Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jun 04 21:33:38 2017
| Host         : DESKTOP-V9D0PGF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Wolvie_jump_enable_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[15]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[17]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[18]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[9]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: frame_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/attack_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_jump/jump_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/movement_enable_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 360 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 5 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.050        0.000                      0                  563        0.085        0.000                      0                  563        3.000        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen    {0.000 21.739}     43.478          23.000          
  clkfbout_pixelClkGen    {0.000 10.000}     20.000          50.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen_1  {0.000 21.739}     43.478          23.000          
  clkfbout_pixelClkGen_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_pixelClkGen         32.050        0.000                      0                  563        0.201        0.000                      0                  563       21.239        0.000                       0                   362  
  clkfbout_pixelClkGen                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_pixelClkGen_1       32.060        0.000                      0                  563        0.201        0.000                      0                  563       21.239        0.000                       0                   362  
  clkfbout_pixelClkGen_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pixelClkGen_1  clk_out1_pixelClkGen         32.050        0.000                      0                  563        0.085        0.000                      0                  563  
clk_out1_pixelClkGen    clk_out1_pixelClkGen_1       32.050        0.000                      0                  563        0.085        0.000                      0                  563  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       32.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.050ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 3.613ns (32.852%)  route 7.385ns (67.148%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.865    10.177    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.301 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.301    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.031    42.351    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         42.351    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 32.050    

Slack (MET) :             32.198ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 3.613ns (33.150%)  route 7.286ns (66.850%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.766    10.078    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y135        LUT6 (Prop_lut6_I4_O)        0.124    10.202 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000    10.202    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.116    42.321    
    SLICE_X70Y135        FDRE (Setup_fdre_C_D)        0.079    42.400    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         42.400    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                 32.198    

Slack (MET) :             32.250ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.797ns  (logic 3.613ns (33.462%)  route 7.184ns (66.538%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.664     9.976    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y135        LUT6 (Prop_lut6_I4_O)        0.124    10.100 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000    10.100    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X68Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.116    42.321    
    SLICE_X68Y135        FDRE (Setup_fdre_C_D)        0.029    42.350    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         42.350    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                 32.250    

Slack (MET) :             32.300ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 3.613ns (33.612%)  route 7.136ns (66.387%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.616     9.928    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.124    10.052 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.052    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X69Y135        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y135        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.116    42.321    
    SLICE_X69Y135        FDRE (Setup_fdre_C_D)        0.031    42.352    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         42.352    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 32.300    

Slack (MET) :             32.336ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.762ns  (logic 3.613ns (33.573%)  route 7.149ns (66.427%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.628     9.940    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.064 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    10.064    inst_graphic/inst_vga/blue[0]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.081    42.401    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         42.401    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 32.336    

Slack (MET) :             32.343ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 3.613ns (33.607%)  route 7.138ns (66.393%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.617     9.929    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.053 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    10.053    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.077    42.397    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         42.397    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 32.343    

Slack (MET) :             32.347ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 3.613ns (33.613%)  route 7.136ns (66.387%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.616     9.928    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.052 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000    10.052    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.079    42.399    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         42.399    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 32.347    

Slack (MET) :             32.401ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 3.613ns (33.935%)  route 7.034ns (66.065%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.514     9.826    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.950 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.950    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X69Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X69Y134        FDRE (Setup_fdre_C_D)        0.031    42.351    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         42.351    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                 32.401    

Slack (MET) :             32.431ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.617ns  (logic 3.613ns (34.031%)  route 7.004ns (65.969%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.484     9.796    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.920 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.920    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.031    42.351    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         42.351    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 32.431    

Slack (MET) :             32.433ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 3.613ns (34.044%)  route 7.000ns (65.956%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.480     9.792    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.916 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.916    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.029    42.349    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         42.349    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 32.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/GreenGoblin_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X59Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  inst_graphic/GreenGoblin_cntH_reg[4]/Q
                         net (fo=10, routed)          0.149    -0.319    inst_graphic/GreenGoblin_cntH_reg_n_0_[4]
    SLICE_X58Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  inst_graphic/GreenGoblin_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    inst_graphic/GreenGoblin_cntH[5]
    SLICE_X58Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.824    -0.849    inst_graphic/clk_out1
    SLICE_X58Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[5]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121    -0.475    inst_graphic/GreenGoblin_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntH_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana3_cntH_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.981%)  route 0.172ns (48.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  inst_graphic/Pedana3_cntH_reg[3]/Q
                         net (fo=8, routed)           0.172    -0.293    inst_graphic/Pedana3_cntH_reg_n_0_[3]
    SLICE_X66Y113        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  inst_graphic/Pedana3_cntH[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    inst_graphic/Pedana3_cntH[7]
    SLICE_X66Y113        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/clk_out1
    SLICE_X66Y113        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[7]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X66Y113        FDRE (Hold_fdre_C_D)         0.120    -0.449    inst_graphic/Pedana3_cntH_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_graphic/BG_pixel_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.522%)  route 0.149ns (44.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X71Y135        FDSE                                         r  inst_graphic/BG_pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  inst_graphic/BG_pixel_reg[10]/Q
                         net (fo=2, routed)           0.149    -0.316    inst_graphic/inst_vga/BG_pixel_reg[10]
    SLICE_X70Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.271    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X70Y135        FDRE (Hold_fdre_C_D)         0.121    -0.472    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.226%)  route 0.187ns (49.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.252    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT4 (Prop_lut4_I1_O)        0.048    -0.204 r  inst_graphic/Wolvie_Life_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_graphic/Wolvie_Life_cntH[3]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[3]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.131    -0.409    inst_graphic/Wolvie_Life_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.366%)  route 0.183ns (49.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.183    -0.256    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  inst_graphic/Wolvie_Life_cntH[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    inst_graphic/Wolvie_Life_cntH[1]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[1]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.120    -0.420    inst_graphic/Wolvie_Life_cntH_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.826%)  route 0.187ns (50.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.252    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  inst_graphic/Wolvie_Life_cntH[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    inst_graphic/Wolvie_Life_cntH[2]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[2]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.121    -0.419    inst_graphic/Wolvie_Life_cntH_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/counter_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  inst_graphic/counter_v_reg[5]/Q
                         net (fo=7, routed)           0.173    -0.298    inst_graphic/counter_v_reg__0[5]
    SLICE_X70Y128        LUT5 (Prop_lut5_I4_O)        0.046    -0.252 r  inst_graphic/counter_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    inst_graphic/plusOp__3[8]
    SLICE_X70Y128        FDRE                                         r  inst_graphic/counter_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.822    -0.851    inst_graphic/clk_out1
    SLICE_X70Y128        FDRE                                         r  inst_graphic/counter_v_reg[8]/C
                         clock pessimism              0.252    -0.599    
    SLICE_X70Y128        FDRE (Hold_fdre_C_D)         0.131    -0.468    inst_graphic/counter_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana2_cntV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.557    -0.607    inst_graphic/clk_out1
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  inst_graphic/Pedana2_cntV_reg[4]/Q
                         net (fo=11, routed)          0.090    -0.369    inst_graphic/Pedana2_cntV_reg__0[4]
    SLICE_X70Y116        LUT6 (Prop_lut6_I5_O)        0.098    -0.271 r  inst_graphic/Pedana2_cntV[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    inst_graphic/p_0_in__3[6]
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.827    -0.846    inst_graphic/clk_out1
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[6]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X70Y116        FDRE (Hold_fdre_C_D)         0.120    -0.487    inst_graphic/Pedana2_cntV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/counter_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  inst_graphic/counter_v_reg[1]/Q
                         net (fo=7, routed)           0.083    -0.401    inst_graphic/counter_v_reg__0[1]
    SLICE_X71Y128        LUT6 (Prop_lut6_I1_O)        0.099    -0.302 r  inst_graphic/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    inst_graphic/plusOp__3[5]
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.822    -0.851    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X71Y128        FDRE (Hold_fdre_C_D)         0.092    -0.520    inst_graphic/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana3_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.729%)  route 0.125ns (40.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  inst_graphic/Pedana3_cntH_reg[6]/Q
                         net (fo=5, routed)           0.125    -0.340    inst_graphic/Pedana3_cntH_reg_n_0_[6]
    SLICE_X69Y114        LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  inst_graphic/Pedana3_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    inst_graphic/Pedana3_cntH[3]
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.092    -0.514    inst_graphic/Pedana3_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X1Y23     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X2Y24     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X1Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X2Y25     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X0Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X3Y18     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X0Y25     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X3Y16     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X3Y19     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X3Y17     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y125    inst_graphic/map_row_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y108    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X68Y140    inst_graphic/inst_vga/h_sync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X80Y88     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y134    inst_graphic/inst_vga/blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y134    inst_graphic/inst_vga/blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X68Y134    inst_graphic/inst_vga/blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X68Y134    inst_graphic/inst_vga/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X64Y103    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y105    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y105    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y108    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X72Y110    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen
  To Clock:  clkfbout_pixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       32.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.060ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 3.613ns (32.852%)  route 7.385ns (67.148%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.865    10.177    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.301 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.301    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.106    42.330    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.031    42.361    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         42.361    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 32.060    

Slack (MET) :             32.208ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 3.613ns (33.150%)  route 7.286ns (66.850%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.766    10.078    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y135        LUT6 (Prop_lut6_I4_O)        0.124    10.202 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000    10.202    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.106    42.331    
    SLICE_X70Y135        FDRE (Setup_fdre_C_D)        0.079    42.410    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         42.410    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                 32.208    

Slack (MET) :             32.260ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.797ns  (logic 3.613ns (33.462%)  route 7.184ns (66.538%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.664     9.976    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y135        LUT6 (Prop_lut6_I4_O)        0.124    10.100 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000    10.100    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X68Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.106    42.331    
    SLICE_X68Y135        FDRE (Setup_fdre_C_D)        0.029    42.360    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         42.360    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                 32.260    

Slack (MET) :             32.310ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 3.613ns (33.612%)  route 7.136ns (66.387%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.616     9.928    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.124    10.052 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.052    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X69Y135        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y135        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.106    42.331    
    SLICE_X69Y135        FDRE (Setup_fdre_C_D)        0.031    42.362    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         42.362    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 32.310    

Slack (MET) :             32.347ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.762ns  (logic 3.613ns (33.573%)  route 7.149ns (66.427%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.628     9.940    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.064 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    10.064    inst_graphic/inst_vga/blue[0]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.106    42.330    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.081    42.411    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         42.411    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 32.347    

Slack (MET) :             32.354ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 3.613ns (33.607%)  route 7.138ns (66.393%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.617     9.929    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.053 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    10.053    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.106    42.330    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.077    42.407    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         42.407    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 32.354    

Slack (MET) :             32.357ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 3.613ns (33.613%)  route 7.136ns (66.387%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.616     9.928    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.052 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000    10.052    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.106    42.330    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.079    42.409    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         42.409    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 32.357    

Slack (MET) :             32.411ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 3.613ns (33.935%)  route 7.034ns (66.065%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.514     9.826    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.950 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.950    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X69Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.106    42.330    
    SLICE_X69Y134        FDRE (Setup_fdre_C_D)        0.031    42.361    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         42.361    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                 32.411    

Slack (MET) :             32.441ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.617ns  (logic 3.613ns (34.031%)  route 7.004ns (65.969%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.484     9.796    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.920 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.920    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.106    42.330    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.031    42.361    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         42.361    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 32.441    

Slack (MET) :             32.443ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 3.613ns (34.044%)  route 7.000ns (65.956%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.480     9.792    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.916 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.916    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.106    42.330    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.029    42.359    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         42.359    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 32.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/GreenGoblin_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X59Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  inst_graphic/GreenGoblin_cntH_reg[4]/Q
                         net (fo=10, routed)          0.149    -0.319    inst_graphic/GreenGoblin_cntH_reg_n_0_[4]
    SLICE_X58Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  inst_graphic/GreenGoblin_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    inst_graphic/GreenGoblin_cntH[5]
    SLICE_X58Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.824    -0.849    inst_graphic/clk_out1
    SLICE_X58Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[5]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121    -0.475    inst_graphic/GreenGoblin_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntH_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana3_cntH_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.981%)  route 0.172ns (48.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  inst_graphic/Pedana3_cntH_reg[3]/Q
                         net (fo=8, routed)           0.172    -0.293    inst_graphic/Pedana3_cntH_reg_n_0_[3]
    SLICE_X66Y113        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  inst_graphic/Pedana3_cntH[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    inst_graphic/Pedana3_cntH[7]
    SLICE_X66Y113        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/clk_out1
    SLICE_X66Y113        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[7]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X66Y113        FDRE (Hold_fdre_C_D)         0.120    -0.449    inst_graphic/Pedana3_cntH_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_graphic/BG_pixel_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.522%)  route 0.149ns (44.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X71Y135        FDSE                                         r  inst_graphic/BG_pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  inst_graphic/BG_pixel_reg[10]/Q
                         net (fo=2, routed)           0.149    -0.316    inst_graphic/inst_vga/BG_pixel_reg[10]
    SLICE_X70Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.271    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X70Y135        FDRE (Hold_fdre_C_D)         0.121    -0.472    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.226%)  route 0.187ns (49.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.252    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT4 (Prop_lut4_I1_O)        0.048    -0.204 r  inst_graphic/Wolvie_Life_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_graphic/Wolvie_Life_cntH[3]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[3]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.131    -0.409    inst_graphic/Wolvie_Life_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.366%)  route 0.183ns (49.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.183    -0.256    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  inst_graphic/Wolvie_Life_cntH[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    inst_graphic/Wolvie_Life_cntH[1]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[1]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.120    -0.420    inst_graphic/Wolvie_Life_cntH_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.826%)  route 0.187ns (50.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.252    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  inst_graphic/Wolvie_Life_cntH[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    inst_graphic/Wolvie_Life_cntH[2]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[2]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.121    -0.419    inst_graphic/Wolvie_Life_cntH_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/counter_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  inst_graphic/counter_v_reg[5]/Q
                         net (fo=7, routed)           0.173    -0.298    inst_graphic/counter_v_reg__0[5]
    SLICE_X70Y128        LUT5 (Prop_lut5_I4_O)        0.046    -0.252 r  inst_graphic/counter_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    inst_graphic/plusOp__3[8]
    SLICE_X70Y128        FDRE                                         r  inst_graphic/counter_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.822    -0.851    inst_graphic/clk_out1
    SLICE_X70Y128        FDRE                                         r  inst_graphic/counter_v_reg[8]/C
                         clock pessimism              0.252    -0.599    
    SLICE_X70Y128        FDRE (Hold_fdre_C_D)         0.131    -0.468    inst_graphic/counter_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana2_cntV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.557    -0.607    inst_graphic/clk_out1
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  inst_graphic/Pedana2_cntV_reg[4]/Q
                         net (fo=11, routed)          0.090    -0.369    inst_graphic/Pedana2_cntV_reg__0[4]
    SLICE_X70Y116        LUT6 (Prop_lut6_I5_O)        0.098    -0.271 r  inst_graphic/Pedana2_cntV[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    inst_graphic/p_0_in__3[6]
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.827    -0.846    inst_graphic/clk_out1
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[6]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X70Y116        FDRE (Hold_fdre_C_D)         0.120    -0.487    inst_graphic/Pedana2_cntV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/counter_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  inst_graphic/counter_v_reg[1]/Q
                         net (fo=7, routed)           0.083    -0.401    inst_graphic/counter_v_reg__0[1]
    SLICE_X71Y128        LUT6 (Prop_lut6_I1_O)        0.099    -0.302 r  inst_graphic/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    inst_graphic/plusOp__3[5]
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.822    -0.851    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X71Y128        FDRE (Hold_fdre_C_D)         0.092    -0.520    inst_graphic/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana3_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.729%)  route 0.125ns (40.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  inst_graphic/Pedana3_cntH_reg[6]/Q
                         net (fo=5, routed)           0.125    -0.340    inst_graphic/Pedana3_cntH_reg_n_0_[6]
    SLICE_X69Y114        LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  inst_graphic/Pedana3_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    inst_graphic/Pedana3_cntH[3]
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.092    -0.514    inst_graphic/Pedana3_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen_1
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X1Y23     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X2Y24     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X1Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X2Y25     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X0Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X3Y18     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X0Y25     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X3Y16     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X3Y19     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         43.478      40.586     RAMB36_X3Y17     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y125    inst_graphic/map_row_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X69Y125    inst_graphic/map_row_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y108    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X68Y140    inst_graphic/inst_vga/h_sync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X80Y88     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y134    inst_graphic/inst_vga/blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y134    inst_graphic/inst_vga/blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X68Y134    inst_graphic/inst_vga/blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X68Y134    inst_graphic/inst_vga/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X64Y103    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y105    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y105    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X70Y108    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X72Y110    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen_1
  To Clock:  clkfbout_pixelClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       32.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.050ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 3.613ns (32.852%)  route 7.385ns (67.148%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.865    10.177    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.301 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.301    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.031    42.351    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         42.351    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 32.050    

Slack (MET) :             32.198ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 3.613ns (33.150%)  route 7.286ns (66.850%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.766    10.078    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y135        LUT6 (Prop_lut6_I4_O)        0.124    10.202 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000    10.202    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.116    42.321    
    SLICE_X70Y135        FDRE (Setup_fdre_C_D)        0.079    42.400    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         42.400    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                 32.198    

Slack (MET) :             32.250ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.797ns  (logic 3.613ns (33.462%)  route 7.184ns (66.538%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.664     9.976    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y135        LUT6 (Prop_lut6_I4_O)        0.124    10.100 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000    10.100    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X68Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.116    42.321    
    SLICE_X68Y135        FDRE (Setup_fdre_C_D)        0.029    42.350    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         42.350    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                 32.250    

Slack (MET) :             32.300ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 3.613ns (33.612%)  route 7.136ns (66.387%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.616     9.928    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.124    10.052 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.052    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X69Y135        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y135        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.116    42.321    
    SLICE_X69Y135        FDRE (Setup_fdre_C_D)        0.031    42.352    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         42.352    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 32.300    

Slack (MET) :             32.336ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.762ns  (logic 3.613ns (33.573%)  route 7.149ns (66.427%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.628     9.940    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.064 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    10.064    inst_graphic/inst_vga/blue[0]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.081    42.401    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         42.401    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 32.336    

Slack (MET) :             32.343ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 3.613ns (33.607%)  route 7.138ns (66.393%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.617     9.929    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.053 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    10.053    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.077    42.397    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         42.397    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 32.343    

Slack (MET) :             32.347ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 3.613ns (33.613%)  route 7.136ns (66.387%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.616     9.928    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.052 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000    10.052    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.079    42.399    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         42.399    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 32.347    

Slack (MET) :             32.401ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 3.613ns (33.935%)  route 7.034ns (66.065%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.514     9.826    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.950 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.950    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X69Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X69Y134        FDRE (Setup_fdre_C_D)        0.031    42.351    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         42.351    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                 32.401    

Slack (MET) :             32.431ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.617ns  (logic 3.613ns (34.031%)  route 7.004ns (65.969%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.484     9.796    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.920 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.920    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.031    42.351    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         42.351    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 32.431    

Slack (MET) :             32.433ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen rise@43.478ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 3.613ns (34.044%)  route 7.000ns (65.956%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.480     9.792    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.916 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.916    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.029    42.349    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         42.349    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 32.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/GreenGoblin_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X59Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  inst_graphic/GreenGoblin_cntH_reg[4]/Q
                         net (fo=10, routed)          0.149    -0.319    inst_graphic/GreenGoblin_cntH_reg_n_0_[4]
    SLICE_X58Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  inst_graphic/GreenGoblin_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    inst_graphic/GreenGoblin_cntH[5]
    SLICE_X58Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.824    -0.849    inst_graphic/clk_out1
    SLICE_X58Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[5]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.116    -0.480    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121    -0.359    inst_graphic/GreenGoblin_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntH_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana3_cntH_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.981%)  route 0.172ns (48.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  inst_graphic/Pedana3_cntH_reg[3]/Q
                         net (fo=8, routed)           0.172    -0.293    inst_graphic/Pedana3_cntH_reg_n_0_[3]
    SLICE_X66Y113        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  inst_graphic/Pedana3_cntH[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    inst_graphic/Pedana3_cntH[7]
    SLICE_X66Y113        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/clk_out1
    SLICE_X66Y113        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[7]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.116    -0.453    
    SLICE_X66Y113        FDRE (Hold_fdre_C_D)         0.120    -0.333    inst_graphic/Pedana3_cntH_reg[7]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inst_graphic/BG_pixel_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.522%)  route 0.149ns (44.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X71Y135        FDSE                                         r  inst_graphic/BG_pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  inst_graphic/BG_pixel_reg[10]/Q
                         net (fo=2, routed)           0.149    -0.316    inst_graphic/inst_vga/BG_pixel_reg[10]
    SLICE_X70Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.271    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.116    -0.477    
    SLICE_X70Y135        FDRE (Hold_fdre_C_D)         0.121    -0.356    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.226%)  route 0.187ns (49.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.252    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT4 (Prop_lut4_I1_O)        0.048    -0.204 r  inst_graphic/Wolvie_Life_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_graphic/Wolvie_Life_cntH[3]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[3]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.116    -0.424    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.131    -0.293    inst_graphic/Wolvie_Life_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.366%)  route 0.183ns (49.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.183    -0.256    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  inst_graphic/Wolvie_Life_cntH[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    inst_graphic/Wolvie_Life_cntH[1]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[1]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.116    -0.424    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.120    -0.304    inst_graphic/Wolvie_Life_cntH_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.826%)  route 0.187ns (50.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.252    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  inst_graphic/Wolvie_Life_cntH[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    inst_graphic/Wolvie_Life_cntH[2]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[2]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.116    -0.424    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.121    -0.303    inst_graphic/Wolvie_Life_cntH_reg[2]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/counter_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  inst_graphic/counter_v_reg[5]/Q
                         net (fo=7, routed)           0.173    -0.298    inst_graphic/counter_v_reg__0[5]
    SLICE_X70Y128        LUT5 (Prop_lut5_I4_O)        0.046    -0.252 r  inst_graphic/counter_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    inst_graphic/plusOp__3[8]
    SLICE_X70Y128        FDRE                                         r  inst_graphic/counter_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.822    -0.851    inst_graphic/clk_out1
    SLICE_X70Y128        FDRE                                         r  inst_graphic/counter_v_reg[8]/C
                         clock pessimism              0.252    -0.599    
                         clock uncertainty            0.116    -0.483    
    SLICE_X70Y128        FDRE (Hold_fdre_C_D)         0.131    -0.352    inst_graphic/counter_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana2_cntV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.557    -0.607    inst_graphic/clk_out1
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  inst_graphic/Pedana2_cntV_reg[4]/Q
                         net (fo=11, routed)          0.090    -0.369    inst_graphic/Pedana2_cntV_reg__0[4]
    SLICE_X70Y116        LUT6 (Prop_lut6_I5_O)        0.098    -0.271 r  inst_graphic/Pedana2_cntV[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    inst_graphic/p_0_in__3[6]
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.827    -0.846    inst_graphic/clk_out1
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[6]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.116    -0.491    
    SLICE_X70Y116        FDRE (Hold_fdre_C_D)         0.120    -0.371    inst_graphic/Pedana2_cntV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/counter_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  inst_graphic/counter_v_reg[1]/Q
                         net (fo=7, routed)           0.083    -0.401    inst_graphic/counter_v_reg__0[1]
    SLICE_X71Y128        LUT6 (Prop_lut6_I1_O)        0.099    -0.302 r  inst_graphic/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    inst_graphic/plusOp__3[5]
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.822    -0.851    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.116    -0.496    
    SLICE_X71Y128        FDRE (Hold_fdre_C_D)         0.092    -0.404    inst_graphic/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana3_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.729%)  route 0.125ns (40.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  inst_graphic/Pedana3_cntH_reg[6]/Q
                         net (fo=5, routed)           0.125    -0.340    inst_graphic/Pedana3_cntH_reg_n_0_[6]
    SLICE_X69Y114        LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  inst_graphic/Pedana3_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    inst_graphic/Pedana3_cntH[3]
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.116    -0.490    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.092    -0.398    inst_graphic/Pedana3_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       32.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.050ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 3.613ns (32.852%)  route 7.385ns (67.148%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.865    10.177    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.301 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.301    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.031    42.351    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         42.351    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 32.050    

Slack (MET) :             32.198ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 3.613ns (33.150%)  route 7.286ns (66.850%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.766    10.078    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y135        LUT6 (Prop_lut6_I4_O)        0.124    10.202 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000    10.202    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.116    42.321    
    SLICE_X70Y135        FDRE (Setup_fdre_C_D)        0.079    42.400    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         42.400    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                 32.198    

Slack (MET) :             32.250ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.797ns  (logic 3.613ns (33.462%)  route 7.184ns (66.538%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.664     9.976    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y135        LUT6 (Prop_lut6_I4_O)        0.124    10.100 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000    10.100    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X68Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.116    42.321    
    SLICE_X68Y135        FDRE (Setup_fdre_C_D)        0.029    42.350    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         42.350    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                 32.250    

Slack (MET) :             32.300ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 3.613ns (33.612%)  route 7.136ns (66.387%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 41.948 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.616     9.928    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.124    10.052 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.052    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X69Y135        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.491    41.948    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y135        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.488    42.437    
                         clock uncertainty           -0.116    42.321    
    SLICE_X69Y135        FDRE (Setup_fdre_C_D)        0.031    42.352    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         42.352    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 32.300    

Slack (MET) :             32.336ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.762ns  (logic 3.613ns (33.573%)  route 7.149ns (66.427%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.628     9.940    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.064 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    10.064    inst_graphic/inst_vga/blue[0]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.081    42.401    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         42.401    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 32.336    

Slack (MET) :             32.343ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 3.613ns (33.607%)  route 7.138ns (66.393%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.617     9.929    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.053 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    10.053    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.077    42.397    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         42.397    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 32.343    

Slack (MET) :             32.347ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 3.613ns (33.613%)  route 7.136ns (66.387%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.616     9.928    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.052 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000    10.052    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y134        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)        0.079    42.399    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         42.399    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 32.347    

Slack (MET) :             32.401ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 3.613ns (33.935%)  route 7.034ns (66.065%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.514     9.826    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X69Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.950 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.950    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X69Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X69Y134        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X69Y134        FDRE (Setup_fdre_C_D)        0.031    42.351    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         42.351    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                 32.401    

Slack (MET) :             32.431ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.617ns  (logic 3.613ns (34.031%)  route 7.004ns (65.969%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.484     9.796    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.920 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.920    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.031    42.351    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         42.351    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 32.431    

Slack (MET) :             32.433ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_pixelClkGen_1 rise@43.478ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 3.613ns (34.044%)  route 7.000ns (65.956%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 41.947 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.843    -0.697    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.757 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.611     3.368    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_47_out[3]
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.124     3.492 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.492    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y158         MUXF7 (Prop_muxf7_I0_O)      0.241     3.733 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.723     6.456    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y139        LUT5 (Prop_lut5_I2_O)        0.298     6.754 r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.177     7.931    inst_graphic/inst_vga/bbstub_douta[11][6]
    SLICE_X66Y135        LUT4 (Prop_lut4_I3_O)        0.124     8.055 f  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.452     8.507    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X66Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.631 r  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.557     9.188    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X66Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  inst_graphic/inst_vga/red[3]_i_4/O
                         net (fo=12, routed)          0.480     9.792    inst_graphic/inst_vga/red[3]_i_4_n_0
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.124     9.916 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.916    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     43.478    43.478 r  
    E3                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.889 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.051    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    38.728 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    40.367    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.458 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.490    41.947    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y134        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    42.436    
                         clock uncertainty           -0.116    42.320    
    SLICE_X68Y134        FDRE (Setup_fdre_C_D)        0.029    42.349    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         42.349    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 32.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/GreenGoblin_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.555    -0.609    inst_graphic/clk_out1
    SLICE_X59Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  inst_graphic/GreenGoblin_cntH_reg[4]/Q
                         net (fo=10, routed)          0.149    -0.319    inst_graphic/GreenGoblin_cntH_reg_n_0_[4]
    SLICE_X58Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  inst_graphic/GreenGoblin_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    inst_graphic/GreenGoblin_cntH[5]
    SLICE_X58Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.824    -0.849    inst_graphic/clk_out1
    SLICE_X58Y133        FDRE                                         r  inst_graphic/GreenGoblin_cntH_reg[5]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.116    -0.480    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121    -0.359    inst_graphic/GreenGoblin_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntH_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana3_cntH_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.981%)  route 0.172ns (48.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  inst_graphic/Pedana3_cntH_reg[3]/Q
                         net (fo=8, routed)           0.172    -0.293    inst_graphic/Pedana3_cntH_reg_n_0_[3]
    SLICE_X66Y113        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  inst_graphic/Pedana3_cntH[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    inst_graphic/Pedana3_cntH[7]
    SLICE_X66Y113        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/clk_out1
    SLICE_X66Y113        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[7]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.116    -0.453    
    SLICE_X66Y113        FDRE (Hold_fdre_C_D)         0.120    -0.333    inst_graphic/Pedana3_cntH_reg[7]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inst_graphic/BG_pixel_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.522%)  route 0.149ns (44.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X71Y135        FDSE                                         r  inst_graphic/BG_pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  inst_graphic/BG_pixel_reg[10]/Q
                         net (fo=2, routed)           0.149    -0.316    inst_graphic/inst_vga/BG_pixel_reg[10]
    SLICE_X70Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.271    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y135        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.116    -0.477    
    SLICE_X70Y135        FDRE (Hold_fdre_C_D)         0.121    -0.356    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.226%)  route 0.187ns (49.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.252    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT4 (Prop_lut4_I1_O)        0.048    -0.204 r  inst_graphic/Wolvie_Life_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_graphic/Wolvie_Life_cntH[3]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[3]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.116    -0.424    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.131    -0.293    inst_graphic/Wolvie_Life_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.366%)  route 0.183ns (49.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.183    -0.256    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  inst_graphic/Wolvie_Life_cntH[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    inst_graphic/Wolvie_Life_cntH[1]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[1]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.116    -0.424    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.120    -0.304    inst_graphic/Wolvie_Life_cntH_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.826%)  route 0.187ns (50.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.584    -0.580    inst_graphic/clk_out1
    SLICE_X72Y116        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  inst_graphic/Wolvie_Life_cntH_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.252    inst_graphic/Wolvie_Life_cntH_reg_n_0_[0]
    SLICE_X74Y115        LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  inst_graphic/Wolvie_Life_cntH[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    inst_graphic/Wolvie_Life_cntH[2]
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.858    -0.815    inst_graphic/clk_out1
    SLICE_X74Y115        FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[2]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.116    -0.424    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.121    -0.303    inst_graphic/Wolvie_Life_cntH_reg[2]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/counter_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  inst_graphic/counter_v_reg[5]/Q
                         net (fo=7, routed)           0.173    -0.298    inst_graphic/counter_v_reg__0[5]
    SLICE_X70Y128        LUT5 (Prop_lut5_I4_O)        0.046    -0.252 r  inst_graphic/counter_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    inst_graphic/plusOp__3[8]
    SLICE_X70Y128        FDRE                                         r  inst_graphic/counter_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.822    -0.851    inst_graphic/clk_out1
    SLICE_X70Y128        FDRE                                         r  inst_graphic/counter_v_reg[8]/C
                         clock pessimism              0.252    -0.599    
                         clock uncertainty            0.116    -0.483    
    SLICE_X70Y128        FDRE (Hold_fdre_C_D)         0.131    -0.352    inst_graphic/counter_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana2_cntV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.557    -0.607    inst_graphic/clk_out1
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  inst_graphic/Pedana2_cntV_reg[4]/Q
                         net (fo=11, routed)          0.090    -0.369    inst_graphic/Pedana2_cntV_reg__0[4]
    SLICE_X70Y116        LUT6 (Prop_lut6_I5_O)        0.098    -0.271 r  inst_graphic/Pedana2_cntV[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    inst_graphic/p_0_in__3[6]
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.827    -0.846    inst_graphic/clk_out1
    SLICE_X70Y116        FDRE                                         r  inst_graphic/Pedana2_cntV_reg[6]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.116    -0.491    
    SLICE_X70Y116        FDRE (Hold_fdre_C_D)         0.120    -0.371    inst_graphic/Pedana2_cntV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/counter_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.552    -0.612    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  inst_graphic/counter_v_reg[1]/Q
                         net (fo=7, routed)           0.083    -0.401    inst_graphic/counter_v_reg__0[1]
    SLICE_X71Y128        LUT6 (Prop_lut6_I1_O)        0.099    -0.302 r  inst_graphic/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    inst_graphic/plusOp__3[5]
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.822    -0.851    inst_graphic/clk_out1
    SLICE_X71Y128        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.116    -0.496    
    SLICE_X71Y128        FDRE (Hold_fdre_C_D)         0.092    -0.404    inst_graphic/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_graphic/Pedana3_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.729%)  route 0.125ns (40.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.558    -0.606    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  inst_graphic/Pedana3_cntH_reg[6]/Q
                         net (fo=5, routed)           0.125    -0.340    inst_graphic/Pedana3_cntH_reg_n_0_[6]
    SLICE_X69Y114        LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  inst_graphic/Pedana3_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    inst_graphic/Pedana3_cntH[3]
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.829    -0.844    inst_graphic/clk_out1
    SLICE_X69Y114        FDRE                                         r  inst_graphic/Pedana3_cntH_reg[3]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.116    -0.490    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.092    -0.398    inst_graphic/Pedana3_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.103    





