WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500048 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 44 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500049 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 44 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500049 (Simulation time: 0 hr 2 min 44 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 5040893 heartbeat IPC: 3.9357 cumulative IPC: 3.93571 (Simulation time: 0 hr 6 min 1 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 7573146 heartbeat IPC: 3.94906 cumulative IPC: 3.94237 (Simulation time: 0 hr 9 min 7 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10104100 heartbeat IPC: 3.95108 cumulative IPC: 3.94527 (Simulation time: 0 hr 11 min 56 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 12631277 heartbeat IPC: 3.95699 cumulative IPC: 3.94819 (Simulation time: 0 hr 14 min 45 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 15160396 heartbeat IPC: 3.95395 cumulative IPC: 3.94934 (Simulation time: 0 hr 17 min 57 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 12660348 cumulative IPC: 3.94934 (Simulation time: 0 hr 17 min 57 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 12660348 (Simulation time: 0 hr 17 min 57 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/625.x264_s-12B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.94934 instructions: 50000001 cycles: 12660348
CPU 0 Branch Prediction Accuracy: 99.9965% MPKI: 0.00154 Average ROB Occupancy at Mispredict: 260.429
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 2e-05
BRANCH_CONDITIONAL: 0.00012
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00136
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:      12000  HIT:       3183  MISS:       8817
LLC LOAD         ACCESS:      11335  HIT:       3025  MISS:       8310
LLC RFO          ACCESS:        471  HIT:          4  MISS:        467
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        147  HIT:        147  MISS:          0
LLC TRANSLATION  ACCESS:         47  HIT:          7  MISS:         40
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 115.504 cycles
cpu0_DTLB TOTAL       ACCESS:    9611450  HIT:    9600765  MISS:      10685
cpu0_DTLB LOAD         ACCESS:    9611450  HIT:    9600765  MISS:      10685
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.6044 cycles
cpu0_ITLB TOTAL       ACCESS:     915222  HIT:     915222  MISS:          0
cpu0_ITLB LOAD         ACCESS:     915222  HIT:     915222  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   10735104  HIT:   10686842  MISS:      48262
cpu0_L1D LOAD         ACCESS:    7712147  HIT:    7664565  MISS:      47582
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3022801  HIT:    3022269  MISS:        532
cpu0_L1D TRANSLATION  ACCESS:        156  HIT:          8  MISS:        148
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.9214 cycles
cpu0_L1I TOTAL       ACCESS:    1063636  HIT:    1063633  MISS:          3
cpu0_L1I LOAD         ACCESS:    1063636  HIT:    1063633  MISS:          3
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 131 cycles
cpu0_L2C TOTAL       ACCESS:      16929  HIT:       5075  MISS:      11854
cpu0_L2C LOAD         ACCESS:      15909  HIT:       4574  MISS:      11335
cpu0_L2C RFO          ACCESS:        497  HIT:         26  MISS:        471
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        375  HIT:        374  MISS:          1
cpu0_L2C TRANSLATION  ACCESS:        148  HIT:        101  MISS:         47
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 106.654 cycles
cpu0_STLB TOTAL       ACCESS:       3597  HIT:       3441  MISS:        156
cpu0_STLB LOAD         ACCESS:       3597  HIT:       3441  MISS:        156
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 266.827 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       6115
  ROW_BUFFER_MISS:       2702
 AVG DBUS CONGESTED CYCLE:      3.566
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

