# MIPS - ACE

Implementation of a MIPS Processor developed during the course of [Processor Architecture] 2015 at UPC.

## Features

- [x] Fully Pipelined
- [x] Hazard Control
- [x] MIPS friendly, high compatability
- [x] Mini OS
- [x] Exceptions
- [x] Benchmarks
- [ ] Store Buffer
- [x] Cache
- [ ] Reorder Buffer / History File
- [ ] Variable Length Pipeline
- [ ] Virtual Memory
- [ ] Branch Prediction
- [ ] Out-of-Order

[Processor Architecture]: http://www.fib.upc.edu/en/masters/miri/syllabus.html?assig=PA-MIRI
