From c92aae71bf380b5bef45769cb75d5f54eae53299 Mon Sep 17 00:00:00 2001
From: Yu Chien Peter Lin <peterlin@andestech.com>
Date: Wed, 17 Jan 2024 14:06:44 +0800
Subject: [PATCH] riscv: dts: Add support for single-core AX65

Signed-off-by: Yu Chine Peter Lin <peterlin@andestech.com>
---
 .../boot/dts/andes/ax65mp_c1_d_dsp_ae350.dts  | 240 ++++++++++++++++++
 1 file changed, 240 insertions(+)
 create mode 100644 arch/riscv/boot/dts/andes/ax65mp_c1_d_dsp_ae350.dts

diff --git a/arch/riscv/boot/dts/andes/ax65mp_c1_d_dsp_ae350.dts b/arch/riscv/boot/dts/andes/ax65mp_c1_d_dsp_ae350.dts
new file mode 100644
index 000000000..e81114043
--- /dev/null
+++ b/arch/riscv/boot/dts/andes/ax65mp_c1_d_dsp_ae350.dts
@@ -0,0 +1,240 @@
+/dts-v1/;
+
+/ {
+	#address-cells = <0x02>;
+	#size-cells = <0x02>;
+	compatible = "andestech,ae350";
+	model = "andestech,ax65";
+	serial-number = "11339b63d";
+
+	aliases {
+		uart0 = "/soc/serial@f0300000";
+		spi0 = "/soc/spi@f0b00000";
+	};
+
+	chosen {
+		bootargs = "console=ttyS0,38400n8 debug loglevel=7 earlycon=sbi";
+		stdout-path = "uart0:38400n8";
+	};
+
+	cpus {
+		#address-cells = <0x01>;
+		#size-cells = <0x00>;
+		timebase-frequency = <0x3938700>;
+
+		cpu@0 {
+			device_type = "cpu";
+			reg = <0x00>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64imafdc_zba_zbb_zbc_zbkb_zbkc_zbkx_zbs_zicbom_zkn_zknd_zkne_zknh_zks_zksed_zksh_zkt_smepmp_sscofpmf_svinval_svnapot_svpbmt_xandes";
+			riscv,priv-major = <0x01>;
+			riscv,priv-minor = <0x0a>;
+			riscv,cbom-block-size = <0x40>;
+			mmu-type = "riscv,sv48";
+			clock-frequency = <0x3938700>;
+			i-cache-size = <0x10000>;
+			i-cache-sets = <0x100>;
+			i-cache-line-size = <0x40>;
+			i-cache-block-size = <0x40>;
+			d-cache-size = <0x10000>;
+			d-cache-sets = <0x100>;
+			d-cache-line-size = <0x40>;
+			d-cache-block-size = <0x40>;
+			next-level-cache = <0x01>;
+
+			interrupt-controller {
+				#interrupt-cells = <0x01>;
+				interrupt-controller;
+				compatible = "riscv,cpu-intc";
+				phandle = <0x02>;
+			};
+		};
+	};
+
+	l2-cache@e0500000 {
+		compatible = "cache";
+		cache-level = <0x02>;
+		cache-size = <0x200000>;
+		reg = <0x00 0xe0500000 0x00 0x10000>;
+		andes,inst-prefetch = <0x03>;
+		andes,data-prefetch = <0x03>;
+		andes,tag-ram-ctl = <0x00 0x00>;
+		andes,data-ram-ctl = <0x00 0x00>;
+		phandle = <0x01>;
+	};
+
+	memory@0 {
+		reg = <0x00 0x00 0x00 0x80000000>;
+		device_type = "memory";
+	};
+
+	soc {
+		#address-cells = <0x02>;
+		#size-cells = <0x02>;
+		compatible = "andestech,riscv-ae350-soc","simple-bus";
+		ranges;
+
+		interrupt-controller@e4000000 {
+			compatible = "riscv,plic0";
+			reg = <0x00 0xe4000000 0x00 0x2000000>;
+			interrupts-extended = <0x02 0x0b 0x02 0x09>;
+			interrupt-controller;
+			#address-cells = <0x02>;
+			#interrupt-cells = <0x02>;
+			riscv,ndev = <0x47>;
+			phandle = <0x04>;
+		};
+
+		interrupt-controller@e6400000 {
+			compatible = "riscv,plic1";
+			reg = <0x00 0xe6400000 0x00 0x400000>;
+			interrupts-extended = <0x02 0x03>;
+			interrupt-controller;
+			#address-cells = <0x02>;
+			#interrupt-cells = <0x02>;
+			riscv,ndev = <0x02>;
+		};
+
+		plmt0@e6000000 {
+			compatible = "riscv,plmt0";
+			reg = <0x00 0xe6000000 0x00 0x100000>;
+			interrupts-extended = <0x02 0x07>;
+		};
+
+		virt_100mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0x00>;
+			clock-frequency = <0x5f5e100>;
+			phandle = <0x06>;
+		};
+
+		timer@f0400000 {
+			compatible = "andestech,atcpit100";
+			reg = <0x00 0xf0400000 0x00 0x1000>;
+			interrupts = <0x03 0x04>;
+			interrupt-parent = <0x04>;
+			clock-frequency = <0x3938700>;
+		};
+
+		pwm@f0400000 {
+			compatible = "andestech,atcpit100-pwm";
+			reg = <0x00 0xf0400000 0x00 0x1000>;
+			interrupts = <0x03 0x04>;
+			interrupt-parent = <0x04>;
+			clock-frequency = <0x3938700>;
+			pwm-cells = <0x02>;
+		};
+
+		wdt@f0500000 {
+			compatible = "andestech,atcwdt200";
+			reg = <0x00 0xf0500000 0x00 0x1000>;
+			interrupts = <0x03 0x04>;
+			interrupt-parent = <0x04>;
+			clock-frequency = <0x3938700>;
+		};
+
+		serial@f0300000 {
+			compatible = "andestech,uart16550\0ns16550a";
+			reg = <0x00 0xf0300000 0x00 0x1000>;
+			interrupts = <0x09 0x04>;
+			interrupt-parent = <0x04>;
+			clock-frequency = <0x12c0000>;
+			current-speed = <0x9600>;
+			reg-shift = <0x02>;
+			reg-offset = <0x20>;
+			reg-io-width = <0x04>;
+			no-loopback-test = <0x01>;
+		};
+
+		rtc@f0600000 {
+			compatible = "andestech,atcrtc100";
+			reg = <0x00 0xf0600000 0x00 0x1000>;
+			interrupts = <0x01 0x04 0x02 0x04>;
+			interrupt-parent = <0x04>;
+			wakeup-source;
+		};
+
+		gpio@f0700000 {
+			compatible = "andestech,atcgpio100";
+			reg = <0x00 0xf0700000 0x00 0x1000>;
+			interrupts = <0x07 0x04>;
+			interrupt-parent = <0x04>;
+			wakeup-source;
+		};
+
+		i2c@f0a00000 {
+			compatible = "andestech,atciic100";
+			reg = <0x00 0xf0a00000 0x00 0x1000>;
+			interrupts = <0x06 0x04>;
+			interrupt-parent = <0x04>;
+			wakeup-source;
+		};
+
+		mac@e0100000 {
+			compatible = "andestech,atmac100";
+			reg = <0x00 0xe0100000 0x00 0x1000>;
+			interrupts = <0x13 0x04>;
+			interrupt-parent = <0x04>;
+			dma-coherent;
+		};
+
+		smu@f0100000 {
+			compatible = "andestech,atcsmu";
+			reg = <0x00 0xf0100000 0x00 0x1000>;
+		};
+
+		mmc@f0e00000 {
+			compatible = "andestech,atfsdc010g";
+			reg = <0x00 0xf0e00000 0x00 0x1000>;
+			interrupts = <0x12 0x04>;
+			interrupt-parent = <0x04>;
+			clock-freq-min-max = <0x61a80 0x5f5e100>;
+			max-frequency = <0x5f5e100>;
+			fifo-depth = <0x10>;
+			dmas = <0x05 0x09>;
+			dma-names = "rxtx";
+			dma-coherent;
+		};
+
+		dma@f0c00000 {
+			compatible = "andestech,atcdmac300g";
+			reg = <0x00 0xf0c00000 0x00 0x1000>;
+			interrupts = <0x0a 0x04>;
+			interrupt-parent = <0x04>;
+			dma-channels = <0x08>;
+			#dma-cells = <0x01>;
+			dma-coherent;
+			phandle = <0x05>;
+		};
+
+		pmu {
+			compatible = "riscv,andes-pmu";
+			device_type = "pmu";
+		};
+
+		spi@f0b00000 {
+			compatible = "andestech,atcspi200";
+			reg = <0x00 0xf0b00000 0x00 0x1000>;
+			interrupts = <0x04 0x04>;
+			interrupt-parent = <0x04>;
+			#address-cells = <0x01>;
+			#size-cells = <0x00>;
+			num-cs = <0x01>;
+			clocks = <0x06>;
+
+			flash@0 {
+				compatible = "jedec,spi-nor";
+				reg = <0x00>;
+				spi-max-frequency = <0x2faf080>;
+				spi-cpol;
+				spi-cpha;
+			};
+		};
+
+		es100@f0900000 {
+			compatible = "andestech,es100";
+			reg = <0x00 0xf0900000 0x00 0x1000>;
+		};
+	};
+};
-- 
2.34.1

