
USB CDC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  0800e000  0800e000  0000e000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011254  0800e1e8  0800e1e8  0000e1e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000328  0801f440  0801f440  0001f440  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f768  0801f768  000205a0  2**0
                  CONTENTS
  4 .ARM          00000000  0801f768  0801f768  000205a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801f768  0801f768  000205a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f768  0801f768  0001f768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f76c  0801f76c  0001f76c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005a0  20000000  0801f770  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001728  200005a0  0801fd10  000205a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001cc8  0801fd10  00021cc8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000205a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002df57  00000000  00000000  000205c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000508a  00000000  00000000  0004e520  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001d38  00000000  00000000  000535b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001b48  00000000  00000000  000552e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000216c8  00000000  00000000  00056e30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00019f05  00000000  00000000  000784f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ad709  00000000  00000000  000923fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013fb06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000086b8  00000000  00000000  0013fb84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800e1e8 <__do_global_dtors_aux>:
 800e1e8:	b510      	push	{r4, lr}
 800e1ea:	4c05      	ldr	r4, [pc, #20]	; (800e200 <__do_global_dtors_aux+0x18>)
 800e1ec:	7823      	ldrb	r3, [r4, #0]
 800e1ee:	b933      	cbnz	r3, 800e1fe <__do_global_dtors_aux+0x16>
 800e1f0:	4b04      	ldr	r3, [pc, #16]	; (800e204 <__do_global_dtors_aux+0x1c>)
 800e1f2:	b113      	cbz	r3, 800e1fa <__do_global_dtors_aux+0x12>
 800e1f4:	4804      	ldr	r0, [pc, #16]	; (800e208 <__do_global_dtors_aux+0x20>)
 800e1f6:	f3af 8000 	nop.w
 800e1fa:	2301      	movs	r3, #1
 800e1fc:	7023      	strb	r3, [r4, #0]
 800e1fe:	bd10      	pop	{r4, pc}
 800e200:	200005a0 	.word	0x200005a0
 800e204:	00000000 	.word	0x00000000
 800e208:	0801f424 	.word	0x0801f424

0800e20c <frame_dummy>:
 800e20c:	b508      	push	{r3, lr}
 800e20e:	4b03      	ldr	r3, [pc, #12]	; (800e21c <frame_dummy+0x10>)
 800e210:	b11b      	cbz	r3, 800e21a <frame_dummy+0xe>
 800e212:	4903      	ldr	r1, [pc, #12]	; (800e220 <frame_dummy+0x14>)
 800e214:	4803      	ldr	r0, [pc, #12]	; (800e224 <frame_dummy+0x18>)
 800e216:	f3af 8000 	nop.w
 800e21a:	bd08      	pop	{r3, pc}
 800e21c:	00000000 	.word	0x00000000
 800e220:	200005a4 	.word	0x200005a4
 800e224:	0801f424 	.word	0x0801f424

0800e228 <strlen>:
 800e228:	4603      	mov	r3, r0
 800e22a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e22e:	2a00      	cmp	r2, #0
 800e230:	d1fb      	bne.n	800e22a <strlen+0x2>
 800e232:	1a18      	subs	r0, r3, r0
 800e234:	3801      	subs	r0, #1
 800e236:	4770      	bx	lr

0800e238 <__aeabi_drsub>:
 800e238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800e23c:	e002      	b.n	800e244 <__adddf3>
 800e23e:	bf00      	nop

0800e240 <__aeabi_dsub>:
 800e240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800e244 <__adddf3>:
 800e244:	b530      	push	{r4, r5, lr}
 800e246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800e24a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800e24e:	ea94 0f05 	teq	r4, r5
 800e252:	bf08      	it	eq
 800e254:	ea90 0f02 	teqeq	r0, r2
 800e258:	bf1f      	itttt	ne
 800e25a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800e25e:	ea55 0c02 	orrsne.w	ip, r5, r2
 800e262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800e266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800e26a:	f000 80e2 	beq.w	800e432 <__adddf3+0x1ee>
 800e26e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800e272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800e276:	bfb8      	it	lt
 800e278:	426d      	neglt	r5, r5
 800e27a:	dd0c      	ble.n	800e296 <__adddf3+0x52>
 800e27c:	442c      	add	r4, r5
 800e27e:	ea80 0202 	eor.w	r2, r0, r2
 800e282:	ea81 0303 	eor.w	r3, r1, r3
 800e286:	ea82 0000 	eor.w	r0, r2, r0
 800e28a:	ea83 0101 	eor.w	r1, r3, r1
 800e28e:	ea80 0202 	eor.w	r2, r0, r2
 800e292:	ea81 0303 	eor.w	r3, r1, r3
 800e296:	2d36      	cmp	r5, #54	; 0x36
 800e298:	bf88      	it	hi
 800e29a:	bd30      	pophi	{r4, r5, pc}
 800e29c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800e2a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800e2a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800e2a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800e2ac:	d002      	beq.n	800e2b4 <__adddf3+0x70>
 800e2ae:	4240      	negs	r0, r0
 800e2b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800e2b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800e2b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800e2bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800e2c0:	d002      	beq.n	800e2c8 <__adddf3+0x84>
 800e2c2:	4252      	negs	r2, r2
 800e2c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800e2c8:	ea94 0f05 	teq	r4, r5
 800e2cc:	f000 80a7 	beq.w	800e41e <__adddf3+0x1da>
 800e2d0:	f1a4 0401 	sub.w	r4, r4, #1
 800e2d4:	f1d5 0e20 	rsbs	lr, r5, #32
 800e2d8:	db0d      	blt.n	800e2f6 <__adddf3+0xb2>
 800e2da:	fa02 fc0e 	lsl.w	ip, r2, lr
 800e2de:	fa22 f205 	lsr.w	r2, r2, r5
 800e2e2:	1880      	adds	r0, r0, r2
 800e2e4:	f141 0100 	adc.w	r1, r1, #0
 800e2e8:	fa03 f20e 	lsl.w	r2, r3, lr
 800e2ec:	1880      	adds	r0, r0, r2
 800e2ee:	fa43 f305 	asr.w	r3, r3, r5
 800e2f2:	4159      	adcs	r1, r3
 800e2f4:	e00e      	b.n	800e314 <__adddf3+0xd0>
 800e2f6:	f1a5 0520 	sub.w	r5, r5, #32
 800e2fa:	f10e 0e20 	add.w	lr, lr, #32
 800e2fe:	2a01      	cmp	r2, #1
 800e300:	fa03 fc0e 	lsl.w	ip, r3, lr
 800e304:	bf28      	it	cs
 800e306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800e30a:	fa43 f305 	asr.w	r3, r3, r5
 800e30e:	18c0      	adds	r0, r0, r3
 800e310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800e314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800e318:	d507      	bpl.n	800e32a <__adddf3+0xe6>
 800e31a:	f04f 0e00 	mov.w	lr, #0
 800e31e:	f1dc 0c00 	rsbs	ip, ip, #0
 800e322:	eb7e 0000 	sbcs.w	r0, lr, r0
 800e326:	eb6e 0101 	sbc.w	r1, lr, r1
 800e32a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800e32e:	d31b      	bcc.n	800e368 <__adddf3+0x124>
 800e330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800e334:	d30c      	bcc.n	800e350 <__adddf3+0x10c>
 800e336:	0849      	lsrs	r1, r1, #1
 800e338:	ea5f 0030 	movs.w	r0, r0, rrx
 800e33c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800e340:	f104 0401 	add.w	r4, r4, #1
 800e344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800e348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800e34c:	f080 809a 	bcs.w	800e484 <__adddf3+0x240>
 800e350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800e354:	bf08      	it	eq
 800e356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800e35a:	f150 0000 	adcs.w	r0, r0, #0
 800e35e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800e362:	ea41 0105 	orr.w	r1, r1, r5
 800e366:	bd30      	pop	{r4, r5, pc}
 800e368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800e36c:	4140      	adcs	r0, r0
 800e36e:	eb41 0101 	adc.w	r1, r1, r1
 800e372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800e376:	f1a4 0401 	sub.w	r4, r4, #1
 800e37a:	d1e9      	bne.n	800e350 <__adddf3+0x10c>
 800e37c:	f091 0f00 	teq	r1, #0
 800e380:	bf04      	itt	eq
 800e382:	4601      	moveq	r1, r0
 800e384:	2000      	moveq	r0, #0
 800e386:	fab1 f381 	clz	r3, r1
 800e38a:	bf08      	it	eq
 800e38c:	3320      	addeq	r3, #32
 800e38e:	f1a3 030b 	sub.w	r3, r3, #11
 800e392:	f1b3 0220 	subs.w	r2, r3, #32
 800e396:	da0c      	bge.n	800e3b2 <__adddf3+0x16e>
 800e398:	320c      	adds	r2, #12
 800e39a:	dd08      	ble.n	800e3ae <__adddf3+0x16a>
 800e39c:	f102 0c14 	add.w	ip, r2, #20
 800e3a0:	f1c2 020c 	rsb	r2, r2, #12
 800e3a4:	fa01 f00c 	lsl.w	r0, r1, ip
 800e3a8:	fa21 f102 	lsr.w	r1, r1, r2
 800e3ac:	e00c      	b.n	800e3c8 <__adddf3+0x184>
 800e3ae:	f102 0214 	add.w	r2, r2, #20
 800e3b2:	bfd8      	it	le
 800e3b4:	f1c2 0c20 	rsble	ip, r2, #32
 800e3b8:	fa01 f102 	lsl.w	r1, r1, r2
 800e3bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 800e3c0:	bfdc      	itt	le
 800e3c2:	ea41 010c 	orrle.w	r1, r1, ip
 800e3c6:	4090      	lslle	r0, r2
 800e3c8:	1ae4      	subs	r4, r4, r3
 800e3ca:	bfa2      	ittt	ge
 800e3cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800e3d0:	4329      	orrge	r1, r5
 800e3d2:	bd30      	popge	{r4, r5, pc}
 800e3d4:	ea6f 0404 	mvn.w	r4, r4
 800e3d8:	3c1f      	subs	r4, #31
 800e3da:	da1c      	bge.n	800e416 <__adddf3+0x1d2>
 800e3dc:	340c      	adds	r4, #12
 800e3de:	dc0e      	bgt.n	800e3fe <__adddf3+0x1ba>
 800e3e0:	f104 0414 	add.w	r4, r4, #20
 800e3e4:	f1c4 0220 	rsb	r2, r4, #32
 800e3e8:	fa20 f004 	lsr.w	r0, r0, r4
 800e3ec:	fa01 f302 	lsl.w	r3, r1, r2
 800e3f0:	ea40 0003 	orr.w	r0, r0, r3
 800e3f4:	fa21 f304 	lsr.w	r3, r1, r4
 800e3f8:	ea45 0103 	orr.w	r1, r5, r3
 800e3fc:	bd30      	pop	{r4, r5, pc}
 800e3fe:	f1c4 040c 	rsb	r4, r4, #12
 800e402:	f1c4 0220 	rsb	r2, r4, #32
 800e406:	fa20 f002 	lsr.w	r0, r0, r2
 800e40a:	fa01 f304 	lsl.w	r3, r1, r4
 800e40e:	ea40 0003 	orr.w	r0, r0, r3
 800e412:	4629      	mov	r1, r5
 800e414:	bd30      	pop	{r4, r5, pc}
 800e416:	fa21 f004 	lsr.w	r0, r1, r4
 800e41a:	4629      	mov	r1, r5
 800e41c:	bd30      	pop	{r4, r5, pc}
 800e41e:	f094 0f00 	teq	r4, #0
 800e422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800e426:	bf06      	itte	eq
 800e428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800e42c:	3401      	addeq	r4, #1
 800e42e:	3d01      	subne	r5, #1
 800e430:	e74e      	b.n	800e2d0 <__adddf3+0x8c>
 800e432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800e436:	bf18      	it	ne
 800e438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800e43c:	d029      	beq.n	800e492 <__adddf3+0x24e>
 800e43e:	ea94 0f05 	teq	r4, r5
 800e442:	bf08      	it	eq
 800e444:	ea90 0f02 	teqeq	r0, r2
 800e448:	d005      	beq.n	800e456 <__adddf3+0x212>
 800e44a:	ea54 0c00 	orrs.w	ip, r4, r0
 800e44e:	bf04      	itt	eq
 800e450:	4619      	moveq	r1, r3
 800e452:	4610      	moveq	r0, r2
 800e454:	bd30      	pop	{r4, r5, pc}
 800e456:	ea91 0f03 	teq	r1, r3
 800e45a:	bf1e      	ittt	ne
 800e45c:	2100      	movne	r1, #0
 800e45e:	2000      	movne	r0, #0
 800e460:	bd30      	popne	{r4, r5, pc}
 800e462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800e466:	d105      	bne.n	800e474 <__adddf3+0x230>
 800e468:	0040      	lsls	r0, r0, #1
 800e46a:	4149      	adcs	r1, r1
 800e46c:	bf28      	it	cs
 800e46e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800e472:	bd30      	pop	{r4, r5, pc}
 800e474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800e478:	bf3c      	itt	cc
 800e47a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800e47e:	bd30      	popcc	{r4, r5, pc}
 800e480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800e484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800e488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e48c:	f04f 0000 	mov.w	r0, #0
 800e490:	bd30      	pop	{r4, r5, pc}
 800e492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800e496:	bf1a      	itte	ne
 800e498:	4619      	movne	r1, r3
 800e49a:	4610      	movne	r0, r2
 800e49c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800e4a0:	bf1c      	itt	ne
 800e4a2:	460b      	movne	r3, r1
 800e4a4:	4602      	movne	r2, r0
 800e4a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800e4aa:	bf06      	itte	eq
 800e4ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800e4b0:	ea91 0f03 	teqeq	r1, r3
 800e4b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800e4b8:	bd30      	pop	{r4, r5, pc}
 800e4ba:	bf00      	nop

0800e4bc <__aeabi_ui2d>:
 800e4bc:	f090 0f00 	teq	r0, #0
 800e4c0:	bf04      	itt	eq
 800e4c2:	2100      	moveq	r1, #0
 800e4c4:	4770      	bxeq	lr
 800e4c6:	b530      	push	{r4, r5, lr}
 800e4c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800e4cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800e4d0:	f04f 0500 	mov.w	r5, #0
 800e4d4:	f04f 0100 	mov.w	r1, #0
 800e4d8:	e750      	b.n	800e37c <__adddf3+0x138>
 800e4da:	bf00      	nop

0800e4dc <__aeabi_i2d>:
 800e4dc:	f090 0f00 	teq	r0, #0
 800e4e0:	bf04      	itt	eq
 800e4e2:	2100      	moveq	r1, #0
 800e4e4:	4770      	bxeq	lr
 800e4e6:	b530      	push	{r4, r5, lr}
 800e4e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800e4ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800e4f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800e4f4:	bf48      	it	mi
 800e4f6:	4240      	negmi	r0, r0
 800e4f8:	f04f 0100 	mov.w	r1, #0
 800e4fc:	e73e      	b.n	800e37c <__adddf3+0x138>
 800e4fe:	bf00      	nop

0800e500 <__aeabi_f2d>:
 800e500:	0042      	lsls	r2, r0, #1
 800e502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800e506:	ea4f 0131 	mov.w	r1, r1, rrx
 800e50a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800e50e:	bf1f      	itttt	ne
 800e510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800e514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800e518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800e51c:	4770      	bxne	lr
 800e51e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800e522:	bf08      	it	eq
 800e524:	4770      	bxeq	lr
 800e526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800e52a:	bf04      	itt	eq
 800e52c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800e530:	4770      	bxeq	lr
 800e532:	b530      	push	{r4, r5, lr}
 800e534:	f44f 7460 	mov.w	r4, #896	; 0x380
 800e538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800e53c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e540:	e71c      	b.n	800e37c <__adddf3+0x138>
 800e542:	bf00      	nop

0800e544 <__aeabi_ul2d>:
 800e544:	ea50 0201 	orrs.w	r2, r0, r1
 800e548:	bf08      	it	eq
 800e54a:	4770      	bxeq	lr
 800e54c:	b530      	push	{r4, r5, lr}
 800e54e:	f04f 0500 	mov.w	r5, #0
 800e552:	e00a      	b.n	800e56a <__aeabi_l2d+0x16>

0800e554 <__aeabi_l2d>:
 800e554:	ea50 0201 	orrs.w	r2, r0, r1
 800e558:	bf08      	it	eq
 800e55a:	4770      	bxeq	lr
 800e55c:	b530      	push	{r4, r5, lr}
 800e55e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800e562:	d502      	bpl.n	800e56a <__aeabi_l2d+0x16>
 800e564:	4240      	negs	r0, r0
 800e566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800e56a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800e56e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800e572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800e576:	f43f aed8 	beq.w	800e32a <__adddf3+0xe6>
 800e57a:	f04f 0203 	mov.w	r2, #3
 800e57e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800e582:	bf18      	it	ne
 800e584:	3203      	addne	r2, #3
 800e586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800e58a:	bf18      	it	ne
 800e58c:	3203      	addne	r2, #3
 800e58e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800e592:	f1c2 0320 	rsb	r3, r2, #32
 800e596:	fa00 fc03 	lsl.w	ip, r0, r3
 800e59a:	fa20 f002 	lsr.w	r0, r0, r2
 800e59e:	fa01 fe03 	lsl.w	lr, r1, r3
 800e5a2:	ea40 000e 	orr.w	r0, r0, lr
 800e5a6:	fa21 f102 	lsr.w	r1, r1, r2
 800e5aa:	4414      	add	r4, r2
 800e5ac:	e6bd      	b.n	800e32a <__adddf3+0xe6>
 800e5ae:	bf00      	nop

0800e5b0 <__aeabi_dmul>:
 800e5b0:	b570      	push	{r4, r5, r6, lr}
 800e5b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800e5b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800e5ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800e5be:	bf1d      	ittte	ne
 800e5c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800e5c4:	ea94 0f0c 	teqne	r4, ip
 800e5c8:	ea95 0f0c 	teqne	r5, ip
 800e5cc:	f000 f8de 	bleq	800e78c <__aeabi_dmul+0x1dc>
 800e5d0:	442c      	add	r4, r5
 800e5d2:	ea81 0603 	eor.w	r6, r1, r3
 800e5d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800e5da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800e5de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800e5e2:	bf18      	it	ne
 800e5e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800e5e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e5ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e5f0:	d038      	beq.n	800e664 <__aeabi_dmul+0xb4>
 800e5f2:	fba0 ce02 	umull	ip, lr, r0, r2
 800e5f6:	f04f 0500 	mov.w	r5, #0
 800e5fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 800e5fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800e602:	fbe0 e503 	umlal	lr, r5, r0, r3
 800e606:	f04f 0600 	mov.w	r6, #0
 800e60a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800e60e:	f09c 0f00 	teq	ip, #0
 800e612:	bf18      	it	ne
 800e614:	f04e 0e01 	orrne.w	lr, lr, #1
 800e618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800e61c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800e620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800e624:	d204      	bcs.n	800e630 <__aeabi_dmul+0x80>
 800e626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800e62a:	416d      	adcs	r5, r5
 800e62c:	eb46 0606 	adc.w	r6, r6, r6
 800e630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800e634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800e638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800e63c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800e640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800e644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800e648:	bf88      	it	hi
 800e64a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800e64e:	d81e      	bhi.n	800e68e <__aeabi_dmul+0xde>
 800e650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800e654:	bf08      	it	eq
 800e656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800e65a:	f150 0000 	adcs.w	r0, r0, #0
 800e65e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800e662:	bd70      	pop	{r4, r5, r6, pc}
 800e664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800e668:	ea46 0101 	orr.w	r1, r6, r1
 800e66c:	ea40 0002 	orr.w	r0, r0, r2
 800e670:	ea81 0103 	eor.w	r1, r1, r3
 800e674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800e678:	bfc2      	ittt	gt
 800e67a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800e67e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800e682:	bd70      	popgt	{r4, r5, r6, pc}
 800e684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e688:	f04f 0e00 	mov.w	lr, #0
 800e68c:	3c01      	subs	r4, #1
 800e68e:	f300 80ab 	bgt.w	800e7e8 <__aeabi_dmul+0x238>
 800e692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800e696:	bfde      	ittt	le
 800e698:	2000      	movle	r0, #0
 800e69a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800e69e:	bd70      	pople	{r4, r5, r6, pc}
 800e6a0:	f1c4 0400 	rsb	r4, r4, #0
 800e6a4:	3c20      	subs	r4, #32
 800e6a6:	da35      	bge.n	800e714 <__aeabi_dmul+0x164>
 800e6a8:	340c      	adds	r4, #12
 800e6aa:	dc1b      	bgt.n	800e6e4 <__aeabi_dmul+0x134>
 800e6ac:	f104 0414 	add.w	r4, r4, #20
 800e6b0:	f1c4 0520 	rsb	r5, r4, #32
 800e6b4:	fa00 f305 	lsl.w	r3, r0, r5
 800e6b8:	fa20 f004 	lsr.w	r0, r0, r4
 800e6bc:	fa01 f205 	lsl.w	r2, r1, r5
 800e6c0:	ea40 0002 	orr.w	r0, r0, r2
 800e6c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800e6c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e6cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800e6d0:	fa21 f604 	lsr.w	r6, r1, r4
 800e6d4:	eb42 0106 	adc.w	r1, r2, r6
 800e6d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800e6dc:	bf08      	it	eq
 800e6de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800e6e2:	bd70      	pop	{r4, r5, r6, pc}
 800e6e4:	f1c4 040c 	rsb	r4, r4, #12
 800e6e8:	f1c4 0520 	rsb	r5, r4, #32
 800e6ec:	fa00 f304 	lsl.w	r3, r0, r4
 800e6f0:	fa20 f005 	lsr.w	r0, r0, r5
 800e6f4:	fa01 f204 	lsl.w	r2, r1, r4
 800e6f8:	ea40 0002 	orr.w	r0, r0, r2
 800e6fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800e700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800e704:	f141 0100 	adc.w	r1, r1, #0
 800e708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800e70c:	bf08      	it	eq
 800e70e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800e712:	bd70      	pop	{r4, r5, r6, pc}
 800e714:	f1c4 0520 	rsb	r5, r4, #32
 800e718:	fa00 f205 	lsl.w	r2, r0, r5
 800e71c:	ea4e 0e02 	orr.w	lr, lr, r2
 800e720:	fa20 f304 	lsr.w	r3, r0, r4
 800e724:	fa01 f205 	lsl.w	r2, r1, r5
 800e728:	ea43 0302 	orr.w	r3, r3, r2
 800e72c:	fa21 f004 	lsr.w	r0, r1, r4
 800e730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800e734:	fa21 f204 	lsr.w	r2, r1, r4
 800e738:	ea20 0002 	bic.w	r0, r0, r2
 800e73c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800e740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800e744:	bf08      	it	eq
 800e746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800e74a:	bd70      	pop	{r4, r5, r6, pc}
 800e74c:	f094 0f00 	teq	r4, #0
 800e750:	d10f      	bne.n	800e772 <__aeabi_dmul+0x1c2>
 800e752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800e756:	0040      	lsls	r0, r0, #1
 800e758:	eb41 0101 	adc.w	r1, r1, r1
 800e75c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800e760:	bf08      	it	eq
 800e762:	3c01      	subeq	r4, #1
 800e764:	d0f7      	beq.n	800e756 <__aeabi_dmul+0x1a6>
 800e766:	ea41 0106 	orr.w	r1, r1, r6
 800e76a:	f095 0f00 	teq	r5, #0
 800e76e:	bf18      	it	ne
 800e770:	4770      	bxne	lr
 800e772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800e776:	0052      	lsls	r2, r2, #1
 800e778:	eb43 0303 	adc.w	r3, r3, r3
 800e77c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800e780:	bf08      	it	eq
 800e782:	3d01      	subeq	r5, #1
 800e784:	d0f7      	beq.n	800e776 <__aeabi_dmul+0x1c6>
 800e786:	ea43 0306 	orr.w	r3, r3, r6
 800e78a:	4770      	bx	lr
 800e78c:	ea94 0f0c 	teq	r4, ip
 800e790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800e794:	bf18      	it	ne
 800e796:	ea95 0f0c 	teqne	r5, ip
 800e79a:	d00c      	beq.n	800e7b6 <__aeabi_dmul+0x206>
 800e79c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800e7a0:	bf18      	it	ne
 800e7a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800e7a6:	d1d1      	bne.n	800e74c <__aeabi_dmul+0x19c>
 800e7a8:	ea81 0103 	eor.w	r1, r1, r3
 800e7ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800e7b0:	f04f 0000 	mov.w	r0, #0
 800e7b4:	bd70      	pop	{r4, r5, r6, pc}
 800e7b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800e7ba:	bf06      	itte	eq
 800e7bc:	4610      	moveq	r0, r2
 800e7be:	4619      	moveq	r1, r3
 800e7c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800e7c4:	d019      	beq.n	800e7fa <__aeabi_dmul+0x24a>
 800e7c6:	ea94 0f0c 	teq	r4, ip
 800e7ca:	d102      	bne.n	800e7d2 <__aeabi_dmul+0x222>
 800e7cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800e7d0:	d113      	bne.n	800e7fa <__aeabi_dmul+0x24a>
 800e7d2:	ea95 0f0c 	teq	r5, ip
 800e7d6:	d105      	bne.n	800e7e4 <__aeabi_dmul+0x234>
 800e7d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800e7dc:	bf1c      	itt	ne
 800e7de:	4610      	movne	r0, r2
 800e7e0:	4619      	movne	r1, r3
 800e7e2:	d10a      	bne.n	800e7fa <__aeabi_dmul+0x24a>
 800e7e4:	ea81 0103 	eor.w	r1, r1, r3
 800e7e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800e7ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800e7f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e7f4:	f04f 0000 	mov.w	r0, #0
 800e7f8:	bd70      	pop	{r4, r5, r6, pc}
 800e7fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800e7fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800e802:	bd70      	pop	{r4, r5, r6, pc}

0800e804 <__aeabi_ddiv>:
 800e804:	b570      	push	{r4, r5, r6, lr}
 800e806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800e80a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800e80e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800e812:	bf1d      	ittte	ne
 800e814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800e818:	ea94 0f0c 	teqne	r4, ip
 800e81c:	ea95 0f0c 	teqne	r5, ip
 800e820:	f000 f8a7 	bleq	800e972 <__aeabi_ddiv+0x16e>
 800e824:	eba4 0405 	sub.w	r4, r4, r5
 800e828:	ea81 0e03 	eor.w	lr, r1, r3
 800e82c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800e830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800e834:	f000 8088 	beq.w	800e948 <__aeabi_ddiv+0x144>
 800e838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800e83c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800e840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800e844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800e848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800e84c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800e850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800e854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800e858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800e85c:	429d      	cmp	r5, r3
 800e85e:	bf08      	it	eq
 800e860:	4296      	cmpeq	r6, r2
 800e862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800e866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800e86a:	d202      	bcs.n	800e872 <__aeabi_ddiv+0x6e>
 800e86c:	085b      	lsrs	r3, r3, #1
 800e86e:	ea4f 0232 	mov.w	r2, r2, rrx
 800e872:	1ab6      	subs	r6, r6, r2
 800e874:	eb65 0503 	sbc.w	r5, r5, r3
 800e878:	085b      	lsrs	r3, r3, #1
 800e87a:	ea4f 0232 	mov.w	r2, r2, rrx
 800e87e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800e882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800e886:	ebb6 0e02 	subs.w	lr, r6, r2
 800e88a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800e88e:	bf22      	ittt	cs
 800e890:	1ab6      	subcs	r6, r6, r2
 800e892:	4675      	movcs	r5, lr
 800e894:	ea40 000c 	orrcs.w	r0, r0, ip
 800e898:	085b      	lsrs	r3, r3, #1
 800e89a:	ea4f 0232 	mov.w	r2, r2, rrx
 800e89e:	ebb6 0e02 	subs.w	lr, r6, r2
 800e8a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 800e8a6:	bf22      	ittt	cs
 800e8a8:	1ab6      	subcs	r6, r6, r2
 800e8aa:	4675      	movcs	r5, lr
 800e8ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800e8b0:	085b      	lsrs	r3, r3, #1
 800e8b2:	ea4f 0232 	mov.w	r2, r2, rrx
 800e8b6:	ebb6 0e02 	subs.w	lr, r6, r2
 800e8ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 800e8be:	bf22      	ittt	cs
 800e8c0:	1ab6      	subcs	r6, r6, r2
 800e8c2:	4675      	movcs	r5, lr
 800e8c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800e8c8:	085b      	lsrs	r3, r3, #1
 800e8ca:	ea4f 0232 	mov.w	r2, r2, rrx
 800e8ce:	ebb6 0e02 	subs.w	lr, r6, r2
 800e8d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 800e8d6:	bf22      	ittt	cs
 800e8d8:	1ab6      	subcs	r6, r6, r2
 800e8da:	4675      	movcs	r5, lr
 800e8dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800e8e0:	ea55 0e06 	orrs.w	lr, r5, r6
 800e8e4:	d018      	beq.n	800e918 <__aeabi_ddiv+0x114>
 800e8e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800e8ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800e8ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800e8f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800e8f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800e8fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800e8fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800e902:	d1c0      	bne.n	800e886 <__aeabi_ddiv+0x82>
 800e904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800e908:	d10b      	bne.n	800e922 <__aeabi_ddiv+0x11e>
 800e90a:	ea41 0100 	orr.w	r1, r1, r0
 800e90e:	f04f 0000 	mov.w	r0, #0
 800e912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800e916:	e7b6      	b.n	800e886 <__aeabi_ddiv+0x82>
 800e918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800e91c:	bf04      	itt	eq
 800e91e:	4301      	orreq	r1, r0
 800e920:	2000      	moveq	r0, #0
 800e922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800e926:	bf88      	it	hi
 800e928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800e92c:	f63f aeaf 	bhi.w	800e68e <__aeabi_dmul+0xde>
 800e930:	ebb5 0c03 	subs.w	ip, r5, r3
 800e934:	bf04      	itt	eq
 800e936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800e93a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800e93e:	f150 0000 	adcs.w	r0, r0, #0
 800e942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800e946:	bd70      	pop	{r4, r5, r6, pc}
 800e948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800e94c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800e950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800e954:	bfc2      	ittt	gt
 800e956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800e95a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800e95e:	bd70      	popgt	{r4, r5, r6, pc}
 800e960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e964:	f04f 0e00 	mov.w	lr, #0
 800e968:	3c01      	subs	r4, #1
 800e96a:	e690      	b.n	800e68e <__aeabi_dmul+0xde>
 800e96c:	ea45 0e06 	orr.w	lr, r5, r6
 800e970:	e68d      	b.n	800e68e <__aeabi_dmul+0xde>
 800e972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800e976:	ea94 0f0c 	teq	r4, ip
 800e97a:	bf08      	it	eq
 800e97c:	ea95 0f0c 	teqeq	r5, ip
 800e980:	f43f af3b 	beq.w	800e7fa <__aeabi_dmul+0x24a>
 800e984:	ea94 0f0c 	teq	r4, ip
 800e988:	d10a      	bne.n	800e9a0 <__aeabi_ddiv+0x19c>
 800e98a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800e98e:	f47f af34 	bne.w	800e7fa <__aeabi_dmul+0x24a>
 800e992:	ea95 0f0c 	teq	r5, ip
 800e996:	f47f af25 	bne.w	800e7e4 <__aeabi_dmul+0x234>
 800e99a:	4610      	mov	r0, r2
 800e99c:	4619      	mov	r1, r3
 800e99e:	e72c      	b.n	800e7fa <__aeabi_dmul+0x24a>
 800e9a0:	ea95 0f0c 	teq	r5, ip
 800e9a4:	d106      	bne.n	800e9b4 <__aeabi_ddiv+0x1b0>
 800e9a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800e9aa:	f43f aefd 	beq.w	800e7a8 <__aeabi_dmul+0x1f8>
 800e9ae:	4610      	mov	r0, r2
 800e9b0:	4619      	mov	r1, r3
 800e9b2:	e722      	b.n	800e7fa <__aeabi_dmul+0x24a>
 800e9b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800e9b8:	bf18      	it	ne
 800e9ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800e9be:	f47f aec5 	bne.w	800e74c <__aeabi_dmul+0x19c>
 800e9c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800e9c6:	f47f af0d 	bne.w	800e7e4 <__aeabi_dmul+0x234>
 800e9ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800e9ce:	f47f aeeb 	bne.w	800e7a8 <__aeabi_dmul+0x1f8>
 800e9d2:	e712      	b.n	800e7fa <__aeabi_dmul+0x24a>

0800e9d4 <__gedf2>:
 800e9d4:	f04f 3cff 	mov.w	ip, #4294967295
 800e9d8:	e006      	b.n	800e9e8 <__cmpdf2+0x4>
 800e9da:	bf00      	nop

0800e9dc <__ledf2>:
 800e9dc:	f04f 0c01 	mov.w	ip, #1
 800e9e0:	e002      	b.n	800e9e8 <__cmpdf2+0x4>
 800e9e2:	bf00      	nop

0800e9e4 <__cmpdf2>:
 800e9e4:	f04f 0c01 	mov.w	ip, #1
 800e9e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 800e9ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800e9f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800e9f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800e9f8:	bf18      	it	ne
 800e9fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800e9fe:	d01b      	beq.n	800ea38 <__cmpdf2+0x54>
 800ea00:	b001      	add	sp, #4
 800ea02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800ea06:	bf0c      	ite	eq
 800ea08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800ea0c:	ea91 0f03 	teqne	r1, r3
 800ea10:	bf02      	ittt	eq
 800ea12:	ea90 0f02 	teqeq	r0, r2
 800ea16:	2000      	moveq	r0, #0
 800ea18:	4770      	bxeq	lr
 800ea1a:	f110 0f00 	cmn.w	r0, #0
 800ea1e:	ea91 0f03 	teq	r1, r3
 800ea22:	bf58      	it	pl
 800ea24:	4299      	cmppl	r1, r3
 800ea26:	bf08      	it	eq
 800ea28:	4290      	cmpeq	r0, r2
 800ea2a:	bf2c      	ite	cs
 800ea2c:	17d8      	asrcs	r0, r3, #31
 800ea2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800ea32:	f040 0001 	orr.w	r0, r0, #1
 800ea36:	4770      	bx	lr
 800ea38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800ea3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800ea40:	d102      	bne.n	800ea48 <__cmpdf2+0x64>
 800ea42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800ea46:	d107      	bne.n	800ea58 <__cmpdf2+0x74>
 800ea48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800ea4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800ea50:	d1d6      	bne.n	800ea00 <__cmpdf2+0x1c>
 800ea52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800ea56:	d0d3      	beq.n	800ea00 <__cmpdf2+0x1c>
 800ea58:	f85d 0b04 	ldr.w	r0, [sp], #4
 800ea5c:	4770      	bx	lr
 800ea5e:	bf00      	nop

0800ea60 <__aeabi_cdrcmple>:
 800ea60:	4684      	mov	ip, r0
 800ea62:	4610      	mov	r0, r2
 800ea64:	4662      	mov	r2, ip
 800ea66:	468c      	mov	ip, r1
 800ea68:	4619      	mov	r1, r3
 800ea6a:	4663      	mov	r3, ip
 800ea6c:	e000      	b.n	800ea70 <__aeabi_cdcmpeq>
 800ea6e:	bf00      	nop

0800ea70 <__aeabi_cdcmpeq>:
 800ea70:	b501      	push	{r0, lr}
 800ea72:	f7ff ffb7 	bl	800e9e4 <__cmpdf2>
 800ea76:	2800      	cmp	r0, #0
 800ea78:	bf48      	it	mi
 800ea7a:	f110 0f00 	cmnmi.w	r0, #0
 800ea7e:	bd01      	pop	{r0, pc}

0800ea80 <__aeabi_dcmpeq>:
 800ea80:	f84d ed08 	str.w	lr, [sp, #-8]!
 800ea84:	f7ff fff4 	bl	800ea70 <__aeabi_cdcmpeq>
 800ea88:	bf0c      	ite	eq
 800ea8a:	2001      	moveq	r0, #1
 800ea8c:	2000      	movne	r0, #0
 800ea8e:	f85d fb08 	ldr.w	pc, [sp], #8
 800ea92:	bf00      	nop

0800ea94 <__aeabi_dcmplt>:
 800ea94:	f84d ed08 	str.w	lr, [sp, #-8]!
 800ea98:	f7ff ffea 	bl	800ea70 <__aeabi_cdcmpeq>
 800ea9c:	bf34      	ite	cc
 800ea9e:	2001      	movcc	r0, #1
 800eaa0:	2000      	movcs	r0, #0
 800eaa2:	f85d fb08 	ldr.w	pc, [sp], #8
 800eaa6:	bf00      	nop

0800eaa8 <__aeabi_dcmple>:
 800eaa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800eaac:	f7ff ffe0 	bl	800ea70 <__aeabi_cdcmpeq>
 800eab0:	bf94      	ite	ls
 800eab2:	2001      	movls	r0, #1
 800eab4:	2000      	movhi	r0, #0
 800eab6:	f85d fb08 	ldr.w	pc, [sp], #8
 800eaba:	bf00      	nop

0800eabc <__aeabi_dcmpge>:
 800eabc:	f84d ed08 	str.w	lr, [sp, #-8]!
 800eac0:	f7ff ffce 	bl	800ea60 <__aeabi_cdrcmple>
 800eac4:	bf94      	ite	ls
 800eac6:	2001      	movls	r0, #1
 800eac8:	2000      	movhi	r0, #0
 800eaca:	f85d fb08 	ldr.w	pc, [sp], #8
 800eace:	bf00      	nop

0800ead0 <__aeabi_dcmpgt>:
 800ead0:	f84d ed08 	str.w	lr, [sp, #-8]!
 800ead4:	f7ff ffc4 	bl	800ea60 <__aeabi_cdrcmple>
 800ead8:	bf34      	ite	cc
 800eada:	2001      	movcc	r0, #1
 800eadc:	2000      	movcs	r0, #0
 800eade:	f85d fb08 	ldr.w	pc, [sp], #8
 800eae2:	bf00      	nop

0800eae4 <__aeabi_dcmpun>:
 800eae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800eae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800eaec:	d102      	bne.n	800eaf4 <__aeabi_dcmpun+0x10>
 800eaee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800eaf2:	d10a      	bne.n	800eb0a <__aeabi_dcmpun+0x26>
 800eaf4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800eaf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800eafc:	d102      	bne.n	800eb04 <__aeabi_dcmpun+0x20>
 800eafe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800eb02:	d102      	bne.n	800eb0a <__aeabi_dcmpun+0x26>
 800eb04:	f04f 0000 	mov.w	r0, #0
 800eb08:	4770      	bx	lr
 800eb0a:	f04f 0001 	mov.w	r0, #1
 800eb0e:	4770      	bx	lr

0800eb10 <__aeabi_d2iz>:
 800eb10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800eb14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800eb18:	d215      	bcs.n	800eb46 <__aeabi_d2iz+0x36>
 800eb1a:	d511      	bpl.n	800eb40 <__aeabi_d2iz+0x30>
 800eb1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800eb20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800eb24:	d912      	bls.n	800eb4c <__aeabi_d2iz+0x3c>
 800eb26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800eb2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800eb2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800eb32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800eb36:	fa23 f002 	lsr.w	r0, r3, r2
 800eb3a:	bf18      	it	ne
 800eb3c:	4240      	negne	r0, r0
 800eb3e:	4770      	bx	lr
 800eb40:	f04f 0000 	mov.w	r0, #0
 800eb44:	4770      	bx	lr
 800eb46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800eb4a:	d105      	bne.n	800eb58 <__aeabi_d2iz+0x48>
 800eb4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800eb50:	bf08      	it	eq
 800eb52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800eb56:	4770      	bx	lr
 800eb58:	f04f 0000 	mov.w	r0, #0
 800eb5c:	4770      	bx	lr
 800eb5e:	bf00      	nop

0800eb60 <__aeabi_d2uiz>:
 800eb60:	004a      	lsls	r2, r1, #1
 800eb62:	d211      	bcs.n	800eb88 <__aeabi_d2uiz+0x28>
 800eb64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800eb68:	d211      	bcs.n	800eb8e <__aeabi_d2uiz+0x2e>
 800eb6a:	d50d      	bpl.n	800eb88 <__aeabi_d2uiz+0x28>
 800eb6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800eb70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800eb74:	d40e      	bmi.n	800eb94 <__aeabi_d2uiz+0x34>
 800eb76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800eb7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800eb7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800eb82:	fa23 f002 	lsr.w	r0, r3, r2
 800eb86:	4770      	bx	lr
 800eb88:	f04f 0000 	mov.w	r0, #0
 800eb8c:	4770      	bx	lr
 800eb8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800eb92:	d102      	bne.n	800eb9a <__aeabi_d2uiz+0x3a>
 800eb94:	f04f 30ff 	mov.w	r0, #4294967295
 800eb98:	4770      	bx	lr
 800eb9a:	f04f 0000 	mov.w	r0, #0
 800eb9e:	4770      	bx	lr

0800eba0 <__aeabi_d2f>:
 800eba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800eba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800eba8:	bf24      	itt	cs
 800ebaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800ebae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800ebb2:	d90d      	bls.n	800ebd0 <__aeabi_d2f+0x30>
 800ebb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800ebb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800ebbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800ebc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800ebc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800ebc8:	bf08      	it	eq
 800ebca:	f020 0001 	biceq.w	r0, r0, #1
 800ebce:	4770      	bx	lr
 800ebd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800ebd4:	d121      	bne.n	800ec1a <__aeabi_d2f+0x7a>
 800ebd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800ebda:	bfbc      	itt	lt
 800ebdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800ebe0:	4770      	bxlt	lr
 800ebe2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ebe6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800ebea:	f1c2 0218 	rsb	r2, r2, #24
 800ebee:	f1c2 0c20 	rsb	ip, r2, #32
 800ebf2:	fa10 f30c 	lsls.w	r3, r0, ip
 800ebf6:	fa20 f002 	lsr.w	r0, r0, r2
 800ebfa:	bf18      	it	ne
 800ebfc:	f040 0001 	orrne.w	r0, r0, #1
 800ec00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800ec04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800ec08:	fa03 fc0c 	lsl.w	ip, r3, ip
 800ec0c:	ea40 000c 	orr.w	r0, r0, ip
 800ec10:	fa23 f302 	lsr.w	r3, r3, r2
 800ec14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ec18:	e7cc      	b.n	800ebb4 <__aeabi_d2f+0x14>
 800ec1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800ec1e:	d107      	bne.n	800ec30 <__aeabi_d2f+0x90>
 800ec20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800ec24:	bf1e      	ittt	ne
 800ec26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800ec2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800ec2e:	4770      	bxne	lr
 800ec30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800ec34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800ec38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800ec3c:	4770      	bx	lr
 800ec3e:	bf00      	nop

0800ec40 <__aeabi_frsub>:
 800ec40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800ec44:	e002      	b.n	800ec4c <__addsf3>
 800ec46:	bf00      	nop

0800ec48 <__aeabi_fsub>:
 800ec48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800ec4c <__addsf3>:
 800ec4c:	0042      	lsls	r2, r0, #1
 800ec4e:	bf1f      	itttt	ne
 800ec50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800ec54:	ea92 0f03 	teqne	r2, r3
 800ec58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800ec5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800ec60:	d06a      	beq.n	800ed38 <__addsf3+0xec>
 800ec62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800ec66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800ec6a:	bfc1      	itttt	gt
 800ec6c:	18d2      	addgt	r2, r2, r3
 800ec6e:	4041      	eorgt	r1, r0
 800ec70:	4048      	eorgt	r0, r1
 800ec72:	4041      	eorgt	r1, r0
 800ec74:	bfb8      	it	lt
 800ec76:	425b      	neglt	r3, r3
 800ec78:	2b19      	cmp	r3, #25
 800ec7a:	bf88      	it	hi
 800ec7c:	4770      	bxhi	lr
 800ec7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800ec82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800ec86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800ec8a:	bf18      	it	ne
 800ec8c:	4240      	negne	r0, r0
 800ec8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800ec92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800ec96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800ec9a:	bf18      	it	ne
 800ec9c:	4249      	negne	r1, r1
 800ec9e:	ea92 0f03 	teq	r2, r3
 800eca2:	d03f      	beq.n	800ed24 <__addsf3+0xd8>
 800eca4:	f1a2 0201 	sub.w	r2, r2, #1
 800eca8:	fa41 fc03 	asr.w	ip, r1, r3
 800ecac:	eb10 000c 	adds.w	r0, r0, ip
 800ecb0:	f1c3 0320 	rsb	r3, r3, #32
 800ecb4:	fa01 f103 	lsl.w	r1, r1, r3
 800ecb8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800ecbc:	d502      	bpl.n	800ecc4 <__addsf3+0x78>
 800ecbe:	4249      	negs	r1, r1
 800ecc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800ecc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800ecc8:	d313      	bcc.n	800ecf2 <__addsf3+0xa6>
 800ecca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800ecce:	d306      	bcc.n	800ecde <__addsf3+0x92>
 800ecd0:	0840      	lsrs	r0, r0, #1
 800ecd2:	ea4f 0131 	mov.w	r1, r1, rrx
 800ecd6:	f102 0201 	add.w	r2, r2, #1
 800ecda:	2afe      	cmp	r2, #254	; 0xfe
 800ecdc:	d251      	bcs.n	800ed82 <__addsf3+0x136>
 800ecde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800ece2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800ece6:	bf08      	it	eq
 800ece8:	f020 0001 	biceq.w	r0, r0, #1
 800ecec:	ea40 0003 	orr.w	r0, r0, r3
 800ecf0:	4770      	bx	lr
 800ecf2:	0049      	lsls	r1, r1, #1
 800ecf4:	eb40 0000 	adc.w	r0, r0, r0
 800ecf8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800ecfc:	f1a2 0201 	sub.w	r2, r2, #1
 800ed00:	d1ed      	bne.n	800ecde <__addsf3+0x92>
 800ed02:	fab0 fc80 	clz	ip, r0
 800ed06:	f1ac 0c08 	sub.w	ip, ip, #8
 800ed0a:	ebb2 020c 	subs.w	r2, r2, ip
 800ed0e:	fa00 f00c 	lsl.w	r0, r0, ip
 800ed12:	bfaa      	itet	ge
 800ed14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800ed18:	4252      	neglt	r2, r2
 800ed1a:	4318      	orrge	r0, r3
 800ed1c:	bfbc      	itt	lt
 800ed1e:	40d0      	lsrlt	r0, r2
 800ed20:	4318      	orrlt	r0, r3
 800ed22:	4770      	bx	lr
 800ed24:	f092 0f00 	teq	r2, #0
 800ed28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800ed2c:	bf06      	itte	eq
 800ed2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800ed32:	3201      	addeq	r2, #1
 800ed34:	3b01      	subne	r3, #1
 800ed36:	e7b5      	b.n	800eca4 <__addsf3+0x58>
 800ed38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800ed3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800ed40:	bf18      	it	ne
 800ed42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800ed46:	d021      	beq.n	800ed8c <__addsf3+0x140>
 800ed48:	ea92 0f03 	teq	r2, r3
 800ed4c:	d004      	beq.n	800ed58 <__addsf3+0x10c>
 800ed4e:	f092 0f00 	teq	r2, #0
 800ed52:	bf08      	it	eq
 800ed54:	4608      	moveq	r0, r1
 800ed56:	4770      	bx	lr
 800ed58:	ea90 0f01 	teq	r0, r1
 800ed5c:	bf1c      	itt	ne
 800ed5e:	2000      	movne	r0, #0
 800ed60:	4770      	bxne	lr
 800ed62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800ed66:	d104      	bne.n	800ed72 <__addsf3+0x126>
 800ed68:	0040      	lsls	r0, r0, #1
 800ed6a:	bf28      	it	cs
 800ed6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800ed70:	4770      	bx	lr
 800ed72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800ed76:	bf3c      	itt	cc
 800ed78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800ed7c:	4770      	bxcc	lr
 800ed7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800ed82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800ed86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800ed8a:	4770      	bx	lr
 800ed8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800ed90:	bf16      	itet	ne
 800ed92:	4608      	movne	r0, r1
 800ed94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800ed98:	4601      	movne	r1, r0
 800ed9a:	0242      	lsls	r2, r0, #9
 800ed9c:	bf06      	itte	eq
 800ed9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800eda2:	ea90 0f01 	teqeq	r0, r1
 800eda6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800edaa:	4770      	bx	lr

0800edac <__aeabi_ui2f>:
 800edac:	f04f 0300 	mov.w	r3, #0
 800edb0:	e004      	b.n	800edbc <__aeabi_i2f+0x8>
 800edb2:	bf00      	nop

0800edb4 <__aeabi_i2f>:
 800edb4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800edb8:	bf48      	it	mi
 800edba:	4240      	negmi	r0, r0
 800edbc:	ea5f 0c00 	movs.w	ip, r0
 800edc0:	bf08      	it	eq
 800edc2:	4770      	bxeq	lr
 800edc4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800edc8:	4601      	mov	r1, r0
 800edca:	f04f 0000 	mov.w	r0, #0
 800edce:	e01c      	b.n	800ee0a <__aeabi_l2f+0x2a>

0800edd0 <__aeabi_ul2f>:
 800edd0:	ea50 0201 	orrs.w	r2, r0, r1
 800edd4:	bf08      	it	eq
 800edd6:	4770      	bxeq	lr
 800edd8:	f04f 0300 	mov.w	r3, #0
 800eddc:	e00a      	b.n	800edf4 <__aeabi_l2f+0x14>
 800edde:	bf00      	nop

0800ede0 <__aeabi_l2f>:
 800ede0:	ea50 0201 	orrs.w	r2, r0, r1
 800ede4:	bf08      	it	eq
 800ede6:	4770      	bxeq	lr
 800ede8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800edec:	d502      	bpl.n	800edf4 <__aeabi_l2f+0x14>
 800edee:	4240      	negs	r0, r0
 800edf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800edf4:	ea5f 0c01 	movs.w	ip, r1
 800edf8:	bf02      	ittt	eq
 800edfa:	4684      	moveq	ip, r0
 800edfc:	4601      	moveq	r1, r0
 800edfe:	2000      	moveq	r0, #0
 800ee00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800ee04:	bf08      	it	eq
 800ee06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800ee0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800ee0e:	fabc f28c 	clz	r2, ip
 800ee12:	3a08      	subs	r2, #8
 800ee14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800ee18:	db10      	blt.n	800ee3c <__aeabi_l2f+0x5c>
 800ee1a:	fa01 fc02 	lsl.w	ip, r1, r2
 800ee1e:	4463      	add	r3, ip
 800ee20:	fa00 fc02 	lsl.w	ip, r0, r2
 800ee24:	f1c2 0220 	rsb	r2, r2, #32
 800ee28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800ee2c:	fa20 f202 	lsr.w	r2, r0, r2
 800ee30:	eb43 0002 	adc.w	r0, r3, r2
 800ee34:	bf08      	it	eq
 800ee36:	f020 0001 	biceq.w	r0, r0, #1
 800ee3a:	4770      	bx	lr
 800ee3c:	f102 0220 	add.w	r2, r2, #32
 800ee40:	fa01 fc02 	lsl.w	ip, r1, r2
 800ee44:	f1c2 0220 	rsb	r2, r2, #32
 800ee48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800ee4c:	fa21 f202 	lsr.w	r2, r1, r2
 800ee50:	eb43 0002 	adc.w	r0, r3, r2
 800ee54:	bf08      	it	eq
 800ee56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800ee5a:	4770      	bx	lr

0800ee5c <__aeabi_fmul>:
 800ee5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800ee60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800ee64:	bf1e      	ittt	ne
 800ee66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800ee6a:	ea92 0f0c 	teqne	r2, ip
 800ee6e:	ea93 0f0c 	teqne	r3, ip
 800ee72:	d06f      	beq.n	800ef54 <__aeabi_fmul+0xf8>
 800ee74:	441a      	add	r2, r3
 800ee76:	ea80 0c01 	eor.w	ip, r0, r1
 800ee7a:	0240      	lsls	r0, r0, #9
 800ee7c:	bf18      	it	ne
 800ee7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800ee82:	d01e      	beq.n	800eec2 <__aeabi_fmul+0x66>
 800ee84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ee88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800ee8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800ee90:	fba0 3101 	umull	r3, r1, r0, r1
 800ee94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800ee98:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800ee9c:	bf3e      	ittt	cc
 800ee9e:	0049      	lslcc	r1, r1, #1
 800eea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800eea4:	005b      	lslcc	r3, r3, #1
 800eea6:	ea40 0001 	orr.w	r0, r0, r1
 800eeaa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800eeae:	2afd      	cmp	r2, #253	; 0xfd
 800eeb0:	d81d      	bhi.n	800eeee <__aeabi_fmul+0x92>
 800eeb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800eeb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800eeba:	bf08      	it	eq
 800eebc:	f020 0001 	biceq.w	r0, r0, #1
 800eec0:	4770      	bx	lr
 800eec2:	f090 0f00 	teq	r0, #0
 800eec6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800eeca:	bf08      	it	eq
 800eecc:	0249      	lsleq	r1, r1, #9
 800eece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800eed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800eed6:	3a7f      	subs	r2, #127	; 0x7f
 800eed8:	bfc2      	ittt	gt
 800eeda:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800eede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800eee2:	4770      	bxgt	lr
 800eee4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800eee8:	f04f 0300 	mov.w	r3, #0
 800eeec:	3a01      	subs	r2, #1
 800eeee:	dc5d      	bgt.n	800efac <__aeabi_fmul+0x150>
 800eef0:	f112 0f19 	cmn.w	r2, #25
 800eef4:	bfdc      	itt	le
 800eef6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800eefa:	4770      	bxle	lr
 800eefc:	f1c2 0200 	rsb	r2, r2, #0
 800ef00:	0041      	lsls	r1, r0, #1
 800ef02:	fa21 f102 	lsr.w	r1, r1, r2
 800ef06:	f1c2 0220 	rsb	r2, r2, #32
 800ef0a:	fa00 fc02 	lsl.w	ip, r0, r2
 800ef0e:	ea5f 0031 	movs.w	r0, r1, rrx
 800ef12:	f140 0000 	adc.w	r0, r0, #0
 800ef16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800ef1a:	bf08      	it	eq
 800ef1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800ef20:	4770      	bx	lr
 800ef22:	f092 0f00 	teq	r2, #0
 800ef26:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800ef2a:	bf02      	ittt	eq
 800ef2c:	0040      	lsleq	r0, r0, #1
 800ef2e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800ef32:	3a01      	subeq	r2, #1
 800ef34:	d0f9      	beq.n	800ef2a <__aeabi_fmul+0xce>
 800ef36:	ea40 000c 	orr.w	r0, r0, ip
 800ef3a:	f093 0f00 	teq	r3, #0
 800ef3e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800ef42:	bf02      	ittt	eq
 800ef44:	0049      	lsleq	r1, r1, #1
 800ef46:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800ef4a:	3b01      	subeq	r3, #1
 800ef4c:	d0f9      	beq.n	800ef42 <__aeabi_fmul+0xe6>
 800ef4e:	ea41 010c 	orr.w	r1, r1, ip
 800ef52:	e78f      	b.n	800ee74 <__aeabi_fmul+0x18>
 800ef54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800ef58:	ea92 0f0c 	teq	r2, ip
 800ef5c:	bf18      	it	ne
 800ef5e:	ea93 0f0c 	teqne	r3, ip
 800ef62:	d00a      	beq.n	800ef7a <__aeabi_fmul+0x11e>
 800ef64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800ef68:	bf18      	it	ne
 800ef6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800ef6e:	d1d8      	bne.n	800ef22 <__aeabi_fmul+0xc6>
 800ef70:	ea80 0001 	eor.w	r0, r0, r1
 800ef74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ef78:	4770      	bx	lr
 800ef7a:	f090 0f00 	teq	r0, #0
 800ef7e:	bf17      	itett	ne
 800ef80:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800ef84:	4608      	moveq	r0, r1
 800ef86:	f091 0f00 	teqne	r1, #0
 800ef8a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800ef8e:	d014      	beq.n	800efba <__aeabi_fmul+0x15e>
 800ef90:	ea92 0f0c 	teq	r2, ip
 800ef94:	d101      	bne.n	800ef9a <__aeabi_fmul+0x13e>
 800ef96:	0242      	lsls	r2, r0, #9
 800ef98:	d10f      	bne.n	800efba <__aeabi_fmul+0x15e>
 800ef9a:	ea93 0f0c 	teq	r3, ip
 800ef9e:	d103      	bne.n	800efa8 <__aeabi_fmul+0x14c>
 800efa0:	024b      	lsls	r3, r1, #9
 800efa2:	bf18      	it	ne
 800efa4:	4608      	movne	r0, r1
 800efa6:	d108      	bne.n	800efba <__aeabi_fmul+0x15e>
 800efa8:	ea80 0001 	eor.w	r0, r0, r1
 800efac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800efb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800efb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800efb8:	4770      	bx	lr
 800efba:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800efbe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800efc2:	4770      	bx	lr

0800efc4 <__aeabi_fdiv>:
 800efc4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800efc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800efcc:	bf1e      	ittt	ne
 800efce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800efd2:	ea92 0f0c 	teqne	r2, ip
 800efd6:	ea93 0f0c 	teqne	r3, ip
 800efda:	d069      	beq.n	800f0b0 <__aeabi_fdiv+0xec>
 800efdc:	eba2 0203 	sub.w	r2, r2, r3
 800efe0:	ea80 0c01 	eor.w	ip, r0, r1
 800efe4:	0249      	lsls	r1, r1, #9
 800efe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800efea:	d037      	beq.n	800f05c <__aeabi_fdiv+0x98>
 800efec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800eff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800eff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800eff8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800effc:	428b      	cmp	r3, r1
 800effe:	bf38      	it	cc
 800f000:	005b      	lslcc	r3, r3, #1
 800f002:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800f006:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800f00a:	428b      	cmp	r3, r1
 800f00c:	bf24      	itt	cs
 800f00e:	1a5b      	subcs	r3, r3, r1
 800f010:	ea40 000c 	orrcs.w	r0, r0, ip
 800f014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800f018:	bf24      	itt	cs
 800f01a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800f01e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800f022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800f026:	bf24      	itt	cs
 800f028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800f02c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800f030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800f034:	bf24      	itt	cs
 800f036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800f03a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800f03e:	011b      	lsls	r3, r3, #4
 800f040:	bf18      	it	ne
 800f042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800f046:	d1e0      	bne.n	800f00a <__aeabi_fdiv+0x46>
 800f048:	2afd      	cmp	r2, #253	; 0xfd
 800f04a:	f63f af50 	bhi.w	800eeee <__aeabi_fmul+0x92>
 800f04e:	428b      	cmp	r3, r1
 800f050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800f054:	bf08      	it	eq
 800f056:	f020 0001 	biceq.w	r0, r0, #1
 800f05a:	4770      	bx	lr
 800f05c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800f060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800f064:	327f      	adds	r2, #127	; 0x7f
 800f066:	bfc2      	ittt	gt
 800f068:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800f06c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800f070:	4770      	bxgt	lr
 800f072:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800f076:	f04f 0300 	mov.w	r3, #0
 800f07a:	3a01      	subs	r2, #1
 800f07c:	e737      	b.n	800eeee <__aeabi_fmul+0x92>
 800f07e:	f092 0f00 	teq	r2, #0
 800f082:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800f086:	bf02      	ittt	eq
 800f088:	0040      	lsleq	r0, r0, #1
 800f08a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800f08e:	3a01      	subeq	r2, #1
 800f090:	d0f9      	beq.n	800f086 <__aeabi_fdiv+0xc2>
 800f092:	ea40 000c 	orr.w	r0, r0, ip
 800f096:	f093 0f00 	teq	r3, #0
 800f09a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800f09e:	bf02      	ittt	eq
 800f0a0:	0049      	lsleq	r1, r1, #1
 800f0a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800f0a6:	3b01      	subeq	r3, #1
 800f0a8:	d0f9      	beq.n	800f09e <__aeabi_fdiv+0xda>
 800f0aa:	ea41 010c 	orr.w	r1, r1, ip
 800f0ae:	e795      	b.n	800efdc <__aeabi_fdiv+0x18>
 800f0b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800f0b4:	ea92 0f0c 	teq	r2, ip
 800f0b8:	d108      	bne.n	800f0cc <__aeabi_fdiv+0x108>
 800f0ba:	0242      	lsls	r2, r0, #9
 800f0bc:	f47f af7d 	bne.w	800efba <__aeabi_fmul+0x15e>
 800f0c0:	ea93 0f0c 	teq	r3, ip
 800f0c4:	f47f af70 	bne.w	800efa8 <__aeabi_fmul+0x14c>
 800f0c8:	4608      	mov	r0, r1
 800f0ca:	e776      	b.n	800efba <__aeabi_fmul+0x15e>
 800f0cc:	ea93 0f0c 	teq	r3, ip
 800f0d0:	d104      	bne.n	800f0dc <__aeabi_fdiv+0x118>
 800f0d2:	024b      	lsls	r3, r1, #9
 800f0d4:	f43f af4c 	beq.w	800ef70 <__aeabi_fmul+0x114>
 800f0d8:	4608      	mov	r0, r1
 800f0da:	e76e      	b.n	800efba <__aeabi_fmul+0x15e>
 800f0dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800f0e0:	bf18      	it	ne
 800f0e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800f0e6:	d1ca      	bne.n	800f07e <__aeabi_fdiv+0xba>
 800f0e8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800f0ec:	f47f af5c 	bne.w	800efa8 <__aeabi_fmul+0x14c>
 800f0f0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800f0f4:	f47f af3c 	bne.w	800ef70 <__aeabi_fmul+0x114>
 800f0f8:	e75f      	b.n	800efba <__aeabi_fmul+0x15e>
 800f0fa:	bf00      	nop

0800f0fc <__gesf2>:
 800f0fc:	f04f 3cff 	mov.w	ip, #4294967295
 800f100:	e006      	b.n	800f110 <__cmpsf2+0x4>
 800f102:	bf00      	nop

0800f104 <__lesf2>:
 800f104:	f04f 0c01 	mov.w	ip, #1
 800f108:	e002      	b.n	800f110 <__cmpsf2+0x4>
 800f10a:	bf00      	nop

0800f10c <__cmpsf2>:
 800f10c:	f04f 0c01 	mov.w	ip, #1
 800f110:	f84d cd04 	str.w	ip, [sp, #-4]!
 800f114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800f118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800f11c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800f120:	bf18      	it	ne
 800f122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800f126:	d011      	beq.n	800f14c <__cmpsf2+0x40>
 800f128:	b001      	add	sp, #4
 800f12a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800f12e:	bf18      	it	ne
 800f130:	ea90 0f01 	teqne	r0, r1
 800f134:	bf58      	it	pl
 800f136:	ebb2 0003 	subspl.w	r0, r2, r3
 800f13a:	bf88      	it	hi
 800f13c:	17c8      	asrhi	r0, r1, #31
 800f13e:	bf38      	it	cc
 800f140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800f144:	bf18      	it	ne
 800f146:	f040 0001 	orrne.w	r0, r0, #1
 800f14a:	4770      	bx	lr
 800f14c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800f150:	d102      	bne.n	800f158 <__cmpsf2+0x4c>
 800f152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800f156:	d105      	bne.n	800f164 <__cmpsf2+0x58>
 800f158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800f15c:	d1e4      	bne.n	800f128 <__cmpsf2+0x1c>
 800f15e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800f162:	d0e1      	beq.n	800f128 <__cmpsf2+0x1c>
 800f164:	f85d 0b04 	ldr.w	r0, [sp], #4
 800f168:	4770      	bx	lr
 800f16a:	bf00      	nop

0800f16c <__aeabi_cfrcmple>:
 800f16c:	4684      	mov	ip, r0
 800f16e:	4608      	mov	r0, r1
 800f170:	4661      	mov	r1, ip
 800f172:	e7ff      	b.n	800f174 <__aeabi_cfcmpeq>

0800f174 <__aeabi_cfcmpeq>:
 800f174:	b50f      	push	{r0, r1, r2, r3, lr}
 800f176:	f7ff ffc9 	bl	800f10c <__cmpsf2>
 800f17a:	2800      	cmp	r0, #0
 800f17c:	bf48      	it	mi
 800f17e:	f110 0f00 	cmnmi.w	r0, #0
 800f182:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800f184 <__aeabi_fcmpeq>:
 800f184:	f84d ed08 	str.w	lr, [sp, #-8]!
 800f188:	f7ff fff4 	bl	800f174 <__aeabi_cfcmpeq>
 800f18c:	bf0c      	ite	eq
 800f18e:	2001      	moveq	r0, #1
 800f190:	2000      	movne	r0, #0
 800f192:	f85d fb08 	ldr.w	pc, [sp], #8
 800f196:	bf00      	nop

0800f198 <__aeabi_fcmplt>:
 800f198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800f19c:	f7ff ffea 	bl	800f174 <__aeabi_cfcmpeq>
 800f1a0:	bf34      	ite	cc
 800f1a2:	2001      	movcc	r0, #1
 800f1a4:	2000      	movcs	r0, #0
 800f1a6:	f85d fb08 	ldr.w	pc, [sp], #8
 800f1aa:	bf00      	nop

0800f1ac <__aeabi_fcmple>:
 800f1ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 800f1b0:	f7ff ffe0 	bl	800f174 <__aeabi_cfcmpeq>
 800f1b4:	bf94      	ite	ls
 800f1b6:	2001      	movls	r0, #1
 800f1b8:	2000      	movhi	r0, #0
 800f1ba:	f85d fb08 	ldr.w	pc, [sp], #8
 800f1be:	bf00      	nop

0800f1c0 <__aeabi_fcmpge>:
 800f1c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 800f1c4:	f7ff ffd2 	bl	800f16c <__aeabi_cfrcmple>
 800f1c8:	bf94      	ite	ls
 800f1ca:	2001      	movls	r0, #1
 800f1cc:	2000      	movhi	r0, #0
 800f1ce:	f85d fb08 	ldr.w	pc, [sp], #8
 800f1d2:	bf00      	nop

0800f1d4 <__aeabi_fcmpgt>:
 800f1d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800f1d8:	f7ff ffc8 	bl	800f16c <__aeabi_cfrcmple>
 800f1dc:	bf34      	ite	cc
 800f1de:	2001      	movcc	r0, #1
 800f1e0:	2000      	movcs	r0, #0
 800f1e2:	f85d fb08 	ldr.w	pc, [sp], #8
 800f1e6:	bf00      	nop

0800f1e8 <__aeabi_f2iz>:
 800f1e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800f1ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800f1f0:	d30f      	bcc.n	800f212 <__aeabi_f2iz+0x2a>
 800f1f2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800f1f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800f1fa:	d90d      	bls.n	800f218 <__aeabi_f2iz+0x30>
 800f1fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800f200:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800f204:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800f208:	fa23 f002 	lsr.w	r0, r3, r2
 800f20c:	bf18      	it	ne
 800f20e:	4240      	negne	r0, r0
 800f210:	4770      	bx	lr
 800f212:	f04f 0000 	mov.w	r0, #0
 800f216:	4770      	bx	lr
 800f218:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800f21c:	d101      	bne.n	800f222 <__aeabi_f2iz+0x3a>
 800f21e:	0242      	lsls	r2, r0, #9
 800f220:	d105      	bne.n	800f22e <__aeabi_f2iz+0x46>
 800f222:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800f226:	bf08      	it	eq
 800f228:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800f22c:	4770      	bx	lr
 800f22e:	f04f 0000 	mov.w	r0, #0
 800f232:	4770      	bx	lr

0800f234 <__aeabi_f2uiz>:
 800f234:	0042      	lsls	r2, r0, #1
 800f236:	d20e      	bcs.n	800f256 <__aeabi_f2uiz+0x22>
 800f238:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800f23c:	d30b      	bcc.n	800f256 <__aeabi_f2uiz+0x22>
 800f23e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800f242:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800f246:	d409      	bmi.n	800f25c <__aeabi_f2uiz+0x28>
 800f248:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800f24c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800f250:	fa23 f002 	lsr.w	r0, r3, r2
 800f254:	4770      	bx	lr
 800f256:	f04f 0000 	mov.w	r0, #0
 800f25a:	4770      	bx	lr
 800f25c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800f260:	d101      	bne.n	800f266 <__aeabi_f2uiz+0x32>
 800f262:	0242      	lsls	r2, r0, #9
 800f264:	d102      	bne.n	800f26c <__aeabi_f2uiz+0x38>
 800f266:	f04f 30ff 	mov.w	r0, #4294967295
 800f26a:	4770      	bx	lr
 800f26c:	f04f 0000 	mov.w	r0, #0
 800f270:	4770      	bx	lr
 800f272:	bf00      	nop

0800f274 <begin>:
	BMI160_INT2_FIFO_FULL_MASK,
	BMI160_INT2_FIFO_WM_MASK
};

//
void begin(TYPE v, uint8_t addr){
 800f274:	b580      	push	{r7, lr}
 800f276:	b082      	sub	sp, #8
 800f278:	af00      	add	r7, sp, #0
 800f27a:	4603      	mov	r3, r0
 800f27c:	460a      	mov	r2, r1
 800f27e:	71fb      	strb	r3, [r7, #7]
 800f280:	4613      	mov	r3, r2
 800f282:	71bb      	strb	r3, [r7, #6]
    Obmi160=(struct bmi160Dev *)malloc(sizeof(struct bmi160Dev));
 800f284:	2028      	movs	r0, #40	; 0x28
 800f286:	f00e fb2b 	bl	801d8e0 <malloc>
 800f28a:	4603      	mov	r3, r0
 800f28c:	461a      	mov	r2, r3
 800f28e:	4b1a      	ldr	r3, [pc, #104]	; (800f2f8 <begin+0x84>)
 800f290:	601a      	str	r2, [r3, #0]
    Oaccel= (struct bmi160SensorData*)malloc(sizeof(struct bmi160SensorData));
 800f292:	200c      	movs	r0, #12
 800f294:	f00e fb24 	bl	801d8e0 <malloc>
 800f298:	4603      	mov	r3, r0
 800f29a:	461a      	mov	r2, r3
 800f29c:	4b17      	ldr	r3, [pc, #92]	; (800f2fc <begin+0x88>)
 800f29e:	601a      	str	r2, [r3, #0]
    Ogyro = (struct bmi160SensorData*)malloc(sizeof(struct bmi160SensorData));
 800f2a0:	200c      	movs	r0, #12
 800f2a2:	f00e fb1d 	bl	801d8e0 <malloc>
 800f2a6:	4603      	mov	r3, r0
 800f2a8:	461a      	mov	r2, r3
 800f2aa:	4b15      	ldr	r3, [pc, #84]	; (800f300 <begin+0x8c>)
 800f2ac:	601a      	str	r2, [r3, #0]
	Obmi160->id = addr;
 800f2ae:	4b12      	ldr	r3, [pc, #72]	; (800f2f8 <begin+0x84>)
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	79ba      	ldrb	r2, [r7, #6]
 800f2b4:	705a      	strb	r2, [r3, #1]
	Obmi160->interface = BMI160_I2C_INTF;
 800f2b6:	4b10      	ldr	r3, [pc, #64]	; (800f2f8 <begin+0x84>)
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	2200      	movs	r2, #0
 800f2bc:	709a      	strb	r2, [r3, #2]
	I2cInit(Obmi160);
 800f2be:	4b0e      	ldr	r3, [pc, #56]	; (800f2f8 <begin+0x84>)
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	f000 f820 	bl	800f308 <I2cInit>
	if(v == eStep){
 800f2c8:	79fb      	ldrb	r3, [r7, #7]
 800f2ca:	2b01      	cmp	r3, #1
 800f2cc:	d110      	bne.n	800f2f0 <begin+0x7c>
        setInt(2);
 800f2ce:	2002      	movs	r0, #2
 800f2d0:	f000 f8fc 	bl	800f4cc <setInt>
        setStepCounter(1,Obmi160);
 800f2d4:	4b08      	ldr	r3, [pc, #32]	; (800f2f8 <begin+0x84>)
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	4619      	mov	r1, r3
 800f2da:	2001      	movs	r0, #1
 800f2dc:	f000 fc5c 	bl	800fb98 <setStepCounter>
        setStepPowerMode(stepNormalPowerMode,Obmi160);
 800f2e0:	4b08      	ldr	r3, [pc, #32]	; (800f304 <begin+0x90>)
 800f2e2:	781a      	ldrb	r2, [r3, #0]
 800f2e4:	4b04      	ldr	r3, [pc, #16]	; (800f2f8 <begin+0x84>)
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	4619      	mov	r1, r3
 800f2ea:	4610      	mov	r0, r2
 800f2ec:	f000 fc96 	bl	800fc1c <setStepPowerMode>
	}
}
 800f2f0:	bf00      	nop
 800f2f2:	3708      	adds	r7, #8
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	bd80      	pop	{r7, pc}
 800f2f8:	20000974 	.word	0x20000974
 800f2fc:	20000970 	.word	0x20000970
 800f300:	2000096c 	.word	0x2000096c
 800f304:	200005bc 	.word	0x200005bc

0800f308 <I2cInit>:

int8_t I2cInit(struct bmi160Dev *dev){
 800f308:	b580      	push	{r7, lr}
 800f30a:	b084      	sub	sp, #16
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
  int8_t rslt=BMI160_OK;
 800f310:	2300      	movs	r3, #0
 800f312:	73fb      	strb	r3, [r7, #15]
  uint8_t chip_id=0;
 800f314:	2300      	movs	r3, #0
 800f316:	73bb      	strb	r3, [r7, #14]
  uint8_t data=0;
 800f318:	2300      	movs	r3, #0
 800f31a:	737b      	strb	r3, [r7, #13]
  if (dev==NULL){
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d102      	bne.n	800f328 <I2cInit+0x20>
    return BMI160_E_NULL_PTR;
 800f322:	f04f 33ff 	mov.w	r3, #4294967295
 800f326:	e039      	b.n	800f39c <I2cInit+0x94>
  }
  if (dev->interface == BMI160_SPI_INTF){
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	789b      	ldrb	r3, [r3, #2]
 800f32c:	2b01      	cmp	r3, #1
 800f32e:	d108      	bne.n	800f342 <I2cInit+0x3a>
    rslt = getRegs(BMI160_SPI_COMM_TEST_ADDR, &data, 1, dev);
 800f330:	f107 010d 	add.w	r1, r7, #13
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	2201      	movs	r2, #1
 800f338:	207f      	movs	r0, #127	; 0x7f
 800f33a:	f001 fd09 	bl	8010d50 <getRegs>
 800f33e:	4603      	mov	r3, r0
 800f340:	73fb      	strb	r3, [r7, #15]
  }
  if (rslt == BMI160_OK){
 800f342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f346:	2b00      	cmp	r3, #0
 800f348:	d126      	bne.n	800f398 <I2cInit+0x90>
    rslt = getRegs(BMI160_CHIP_ID_ADDR, &chip_id, 1, dev);
 800f34a:	f107 010e 	add.w	r1, r7, #14
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	2201      	movs	r2, #1
 800f352:	2000      	movs	r0, #0
 800f354:	f001 fcfc 	bl	8010d50 <getRegs>
 800f358:	4603      	mov	r3, r0
 800f35a:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMI160_OK)&&(chip_id==BMI160_CHIP_ID)){
 800f35c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d117      	bne.n	800f394 <I2cInit+0x8c>
 800f364:	7bbb      	ldrb	r3, [r7, #14]
 800f366:	2bd1      	cmp	r3, #209	; 0xd1
 800f368:	d114      	bne.n	800f394 <I2cInit+0x8c>
      dev->any_sig_sel = eBmi160BothAnySigMotionDisabled;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	22ff      	movs	r2, #255	; 0xff
 800f36e:	70da      	strb	r2, [r3, #3]
      dev->chipId = chip_id;
 800f370:	7bba      	ldrb	r2, [r7, #14]
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	701a      	strb	r2, [r3, #0]
      rslt = softReset(dev);
 800f376:	6878      	ldr	r0, [r7, #4]
 800f378:	f000 f858 	bl	800f42c <softReset>
 800f37c:	4603      	mov	r3, r0
 800f37e:	73fb      	strb	r3, [r7, #15]
      if (rslt==BMI160_OK){
 800f380:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d107      	bne.n	800f398 <I2cInit+0x90>
        rslt = setSensConf(dev);
 800f388:	6878      	ldr	r0, [r7, #4]
 800f38a:	f000 f80b 	bl	800f3a4 <setSensConf>
 800f38e:	4603      	mov	r3, r0
 800f390:	73fb      	strb	r3, [r7, #15]
      if (rslt==BMI160_OK){
 800f392:	e001      	b.n	800f398 <I2cInit+0x90>
      }
    }else{
      rslt = BMI160_E_DEV_NOT_FOUND;
 800f394:	23fd      	movs	r3, #253	; 0xfd
 800f396:	73fb      	strb	r3, [r7, #15]
    }
  }
  return rslt;
 800f398:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f39c:	4618      	mov	r0, r3
 800f39e:	3710      	adds	r7, #16
 800f3a0:	46bd      	mov	sp, r7
 800f3a2:	bd80      	pop	{r7, pc}

0800f3a4 <setSensConf>:

int8_t setSensConf(struct bmi160Dev *dev){
 800f3a4:	b580      	push	{r7, lr}
 800f3a6:	b084      	sub	sp, #16
 800f3a8:	af00      	add	r7, sp, #0
 800f3aa:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMI160_OK;
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	73fb      	strb	r3, [r7, #15]
  dev->accelCfg.odr = BMI160_ACCEL_ODR_1600HZ;
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	220c      	movs	r2, #12
 800f3b4:	715a      	strb	r2, [r3, #5]
  dev->accelCfg.range = BMI160_ACCEL_RANGE_2G;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	2203      	movs	r2, #3
 800f3ba:	719a      	strb	r2, [r3, #6]
  dev->accelCfg.bw = BMI160_ACCEL_BW_NORMAL_AVG4;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	2202      	movs	r2, #2
 800f3c0:	71da      	strb	r2, [r3, #7]

  dev->accelCfg.power = BMI160_ACCEL_NORMAL_MODE;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	2211      	movs	r2, #17
 800f3c6:	711a      	strb	r2, [r3, #4]

  dev->gyroCfg.odr = BMI160_GYRO_ODR_3200HZ;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	220d      	movs	r2, #13
 800f3cc:	735a      	strb	r2, [r3, #13]
  dev->gyroCfg.range = BMI160_GYRO_RANGE_2000_DPS;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	739a      	strb	r2, [r3, #14]
  dev->gyroCfg.bw = BMI160_GYRO_BW_NORMAL_MODE;
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	2202      	movs	r2, #2
 800f3d8:	73da      	strb	r2, [r3, #15]

  dev->gyroCfg.power = BMI160_GYRO_NORMAL_MODE;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	2215      	movs	r2, #21
 800f3de:	731a      	strb	r2, [r3, #12]


  rslt = setAccelConf(dev);
 800f3e0:	6878      	ldr	r0, [r7, #4]
 800f3e2:	f000 fdc7 	bl	800ff74 <setAccelConf>
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK) {
 800f3ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d116      	bne.n	800f420 <setSensConf+0x7c>
    rslt = setGyroConf(dev);
 800f3f2:	6878      	ldr	r0, [r7, #4]
 800f3f4:	f000 fc80 	bl	800fcf8 <setGyroConf>
 800f3f8:	4603      	mov	r3, r0
 800f3fa:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK) {
 800f3fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d10d      	bne.n	800f420 <setSensConf+0x7c>
      /* write power mode for accel and gyro */
      rslt = setPowerMode(dev);
 800f404:	6878      	ldr	r0, [r7, #4]
 800f406:	f000 febc 	bl	8010182 <setPowerMode>
 800f40a:	4603      	mov	r3, r0
 800f40c:	73fb      	strb	r3, [r7, #15]
      if (rslt == BMI160_OK)
 800f40e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f412:	2b00      	cmp	r3, #0
 800f414:	d104      	bne.n	800f420 <setSensConf+0x7c>
        rslt = checkInvalidSettg(dev);
 800f416:	6878      	ldr	r0, [r7, #4]
 800f418:	f000 fd77 	bl	800ff0a <checkInvalidSettg>
 800f41c:	4603      	mov	r3, r0
 800f41e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return rslt;
 800f420:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f424:	4618      	mov	r0, r3
 800f426:	3710      	adds	r7, #16
 800f428:	46bd      	mov	sp, r7
 800f42a:	bd80      	pop	{r7, pc}

0800f42c <softReset>:

int8_t softReset(struct bmi160Dev *dev){
 800f42c:	b580      	push	{r7, lr}
 800f42e:	b084      	sub	sp, #16
 800f430:	af00      	add	r7, sp, #0
 800f432:	6078      	str	r0, [r7, #4]
  int8_t rslt=BMI160_OK;
 800f434:	2300      	movs	r3, #0
 800f436:	73fb      	strb	r3, [r7, #15]
  uint8_t data = BMI160_SOFT_RESET_CMD;
 800f438:	23b6      	movs	r3, #182	; 0xb6
 800f43a:	73bb      	strb	r3, [r7, #14]
  if (dev==NULL){
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d101      	bne.n	800f446 <softReset+0x1a>
    rslt = BMI160_E_NULL_PTR;
 800f442:	23ff      	movs	r3, #255	; 0xff
 800f444:	73fb      	strb	r3, [r7, #15]
  }
  rslt = setRegs(BMI160_COMMAND_REG_ADDR, &data, 1, dev);
 800f446:	f107 010e 	add.w	r1, r7, #14
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	2201      	movs	r2, #1
 800f44e:	207e      	movs	r0, #126	; 0x7e
 800f450:	f001 fcd4 	bl	8010dfc <setRegs>
 800f454:	4603      	mov	r3, r0
 800f456:	73fb      	strb	r3, [r7, #15]
  //delay(BMI160_SOFT_RESET_DELAY_MS);
  HAL_Delay(BMI160_SOFT_RESET_DELAY_MS);
 800f458:	200f      	movs	r0, #15
 800f45a:	f005 fd0d 	bl	8014e78 <HAL_Delay>
  if (rslt == BMI160_OK){
 800f45e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d102      	bne.n	800f46c <softReset+0x40>
    defaultParamSettg(dev);
 800f466:	6878      	ldr	r0, [r7, #4]
 800f468:	f000 f806 	bl	800f478 <defaultParamSettg>
  }
  return rslt;
 800f46c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f470:	4618      	mov	r0, r3
 800f472:	3710      	adds	r7, #16
 800f474:	46bd      	mov	sp, r7
 800f476:	bd80      	pop	{r7, pc}

0800f478 <defaultParamSettg>:

void defaultParamSettg(struct bmi160Dev *dev){
 800f478:	b480      	push	{r7}
 800f47a:	b083      	sub	sp, #12
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	6078      	str	r0, [r7, #4]
  /* Initializing accel and gyro params with
  * default values */
  dev->accelCfg.bw = BMI160_ACCEL_BW_NORMAL_AVG4;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	2202      	movs	r2, #2
 800f484:	71da      	strb	r2, [r3, #7]
  dev->accelCfg.odr = BMI160_ACCEL_ODR_100HZ;
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	2208      	movs	r2, #8
 800f48a:	715a      	strb	r2, [r3, #5]
  dev->accelCfg.power = BMI160_ACCEL_SUSPEND_MODE;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2210      	movs	r2, #16
 800f490:	711a      	strb	r2, [r3, #4]
  dev->accelCfg.range = BMI160_ACCEL_RANGE_2G;
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	2203      	movs	r2, #3
 800f496:	719a      	strb	r2, [r3, #6]
  dev->gyroCfg.bw = BMI160_GYRO_BW_NORMAL_MODE;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	2202      	movs	r2, #2
 800f49c:	73da      	strb	r2, [r3, #15]
  dev->gyroCfg.odr = BMI160_GYRO_ODR_100HZ;
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	2208      	movs	r2, #8
 800f4a2:	735a      	strb	r2, [r3, #13]
  dev->gyroCfg.power = BMI160_GYRO_SUSPEND_MODE;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	2214      	movs	r2, #20
 800f4a8:	731a      	strb	r2, [r3, #12]
  dev->gyroCfg.range = BMI160_GYRO_RANGE_2000_DPS;
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	739a      	strb	r2, [r3, #14]

  /* To maintain the previous state of accel configuration */
  dev->prevAccelCfg = dev->accelCfg;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	687a      	ldr	r2, [r7, #4]
 800f4b4:	6852      	ldr	r2, [r2, #4]
 800f4b6:	609a      	str	r2, [r3, #8]
  /* To maintain the previous state of gyro configuration */
  dev->prevGyroCfg = dev->gyroCfg;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	687a      	ldr	r2, [r7, #4]
 800f4bc:	68d2      	ldr	r2, [r2, #12]
 800f4be:	611a      	str	r2, [r3, #16]
}
 800f4c0:	bf00      	nop
 800f4c2:	370c      	adds	r7, #12
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bc80      	pop	{r7}
 800f4c8:	4770      	bx	lr
	...

0800f4cc <setInt>:

int8_t setInt(int intNum){
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b086      	sub	sp, #24
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
  int8_t rslt=BMI160_OK;
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	75fb      	strb	r3, [r7, #23]
  struct bmi160IntSettg intConfig;
  if (intNum == 1){
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	2b01      	cmp	r3, #1
 800f4dc:	d102      	bne.n	800f4e4 <setInt+0x18>
    intConfig.intChannel = BMI160_INT_CHANNEL_1;
 800f4de:	2301      	movs	r3, #1
 800f4e0:	733b      	strb	r3, [r7, #12]
 800f4e2:	e008      	b.n	800f4f6 <setInt+0x2a>
  }else if(intNum == 2){
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	2b02      	cmp	r3, #2
 800f4e8:	d102      	bne.n	800f4f0 <setInt+0x24>
    intConfig.intChannel = BMI160_INT_CHANNEL_2;
 800f4ea:	2302      	movs	r3, #2
 800f4ec:	733b      	strb	r3, [r7, #12]
 800f4ee:	e002      	b.n	800f4f6 <setInt+0x2a>
  }else{
    return BMI160_E_NULL_PTR;
 800f4f0:	f04f 33ff 	mov.w	r3, #4294967295
 800f4f4:	e02d      	b.n	800f552 <setInt+0x86>
  }
  /* Select the Interrupt type */
  intConfig.intType = BMI160_STEP_DETECT_INT;// Choosing Step Detector interrupt
 800f4f6:	2302      	movs	r3, #2
 800f4f8:	737b      	strb	r3, [r7, #13]
  /* Select the interrupt channel/pin settings */
  intConfig.intPinSettg.outputEn = BMI160_ENABLE;// Enabling interrupt pins to act as output pin
 800f4fa:	7bbb      	ldrb	r3, [r7, #14]
 800f4fc:	f043 0301 	orr.w	r3, r3, #1
 800f500:	73bb      	strb	r3, [r7, #14]
  intConfig.intPinSettg.outputMode = BMI160_DISABLE;// Choosing push-pull mode for interrupt pin
 800f502:	7bbb      	ldrb	r3, [r7, #14]
 800f504:	f36f 0341 	bfc	r3, #1, #1
 800f508:	73bb      	strb	r3, [r7, #14]
  intConfig.intPinSettg.outputType = BMI160_ENABLE;// Choosing active High output
 800f50a:	7bbb      	ldrb	r3, [r7, #14]
 800f50c:	f043 0304 	orr.w	r3, r3, #4
 800f510:	73bb      	strb	r3, [r7, #14]
  intConfig.intPinSettg.edgeCtrl = BMI160_ENABLE;// Choosing edge triggered output
 800f512:	7bbb      	ldrb	r3, [r7, #14]
 800f514:	f043 0308 	orr.w	r3, r3, #8
 800f518:	73bb      	strb	r3, [r7, #14]
  intConfig.intPinSettg.inputEn = BMI160_DISABLE;// Disabling interrupt pin to act as input
 800f51a:	7bbb      	ldrb	r3, [r7, #14]
 800f51c:	f36f 1304 	bfc	r3, #4, #1
 800f520:	73bb      	strb	r3, [r7, #14]
  intConfig.intPinSettg.latchDur =BMI160_LATCH_DUR_NONE;// non-latched output
 800f522:	89fb      	ldrh	r3, [r7, #14]
 800f524:	f36f 1348 	bfc	r3, #5, #4
 800f528:	81fb      	strh	r3, [r7, #14]

  /* Select the Step Detector interrupt parameters, Kindly use the recommended settings for step detector */
  intConfig.intTypeCfg.accStepDetectInt.stepDetectorMode = BMI160_STEP_DETECT_NORMAL;
 800f52a:	7c3b      	ldrb	r3, [r7, #16]
 800f52c:	f36f 1387 	bfc	r3, #6, #2
 800f530:	743b      	strb	r3, [r7, #16]
  intConfig.intTypeCfg.accStepDetectInt.stepDetectorEn = BMI160_ENABLE;// 1-enable, 0-disable the step detector
 800f532:	7c3b      	ldrb	r3, [r7, #16]
 800f534:	f043 0301 	orr.w	r3, r3, #1
 800f538:	743b      	strb	r3, [r7, #16]
  rslt =setIntConfig(&intConfig, Obmi160);
 800f53a:	4b08      	ldr	r3, [pc, #32]	; (800f55c <setInt+0x90>)
 800f53c:	681a      	ldr	r2, [r3, #0]
 800f53e:	f107 030c 	add.w	r3, r7, #12
 800f542:	4611      	mov	r1, r2
 800f544:	4618      	mov	r0, r3
 800f546:	f000 f80b 	bl	800f560 <setIntConfig>
 800f54a:	4603      	mov	r3, r0
 800f54c:	75fb      	strb	r3, [r7, #23]
  return rslt;
 800f54e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f552:	4618      	mov	r0, r3
 800f554:	3718      	adds	r7, #24
 800f556:	46bd      	mov	sp, r7
 800f558:	bd80      	pop	{r7, pc}
 800f55a:	bf00      	nop
 800f55c:	20000974 	.word	0x20000974

0800f560 <setIntConfig>:

int8_t setIntConfig(struct bmi160IntSettg *intConfig, struct bmi160Dev *dev)
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b084      	sub	sp, #16
 800f564:	af00      	add	r7, sp, #0
 800f566:	6078      	str	r0, [r7, #4]
 800f568:	6039      	str	r1, [r7, #0]
  int8_t rslt = BMI160_OK;
 800f56a:	2300      	movs	r3, #0
 800f56c:	73fb      	strb	r3, [r7, #15]
  switch (intConfig->intType) {
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	785b      	ldrb	r3, [r3, #1]
 800f572:	2b0c      	cmp	r3, #12
 800f574:	d823      	bhi.n	800f5be <setIntConfig+0x5e>
 800f576:	a201      	add	r2, pc, #4	; (adr r2, 800f57c <setIntConfig+0x1c>)
 800f578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f57c:	0800f5bf 	.word	0x0800f5bf
 800f580:	0800f5bf 	.word	0x0800f5bf
 800f584:	0800f5b1 	.word	0x0800f5b1
 800f588:	0800f5bf 	.word	0x0800f5bf
 800f58c:	0800f5bf 	.word	0x0800f5bf
 800f590:	0800f5bf 	.word	0x0800f5bf
 800f594:	0800f5bf 	.word	0x0800f5bf
 800f598:	0800f5bf 	.word	0x0800f5bf
 800f59c:	0800f5bf 	.word	0x0800f5bf
 800f5a0:	0800f5bf 	.word	0x0800f5bf
 800f5a4:	0800f5bf 	.word	0x0800f5bf
 800f5a8:	0800f5bf 	.word	0x0800f5bf
 800f5ac:	0800f5bf 	.word	0x0800f5bf
     /* Double tap and single tap Interrupt */
    //rslt = set_accel_tap_int(intConfig, dev);
    break;
  case BMI160_STEP_DETECT_INT:
    /* Step detector interrupt */
    rslt = setAccelStepDetectInt(intConfig, dev);
 800f5b0:	6839      	ldr	r1, [r7, #0]
 800f5b2:	6878      	ldr	r0, [r7, #4]
 800f5b4:	f000 f80a 	bl	800f5cc <setAccelStepDetectInt>
 800f5b8:	4603      	mov	r3, r0
 800f5ba:	73fb      	strb	r3, [r7, #15]
    break;
 800f5bc:	e000      	b.n	800f5c0 <setIntConfig+0x60>
  case BMI160_ACC_GYRO_FIFO_WATERMARK_INT:
     /* Fifo water-mark interrupt */
    //rslt = set_fifo_watermark_int(intConfig, dev);
    break;
  default:
    break;
 800f5be:	bf00      	nop
  }
  return rslt;
 800f5c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	3710      	adds	r7, #16
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	bd80      	pop	{r7, pc}

0800f5cc <setAccelStepDetectInt>:

int8_t setAccelStepDetectInt(struct bmi160IntSettg *intConfig, struct bmi160Dev *dev)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b084      	sub	sp, #16
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
 800f5d4:	6039      	str	r1, [r7, #0]
  int8_t rslt = BMI160_OK;
 800f5d6:	2300      	movs	r3, #0
 800f5d8:	73fb      	strb	r3, [r7, #15]
  /* Null-pointer check */
  if (dev == NULL){
 800f5da:	683b      	ldr	r3, [r7, #0]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d101      	bne.n	800f5e4 <setAccelStepDetectInt+0x18>
    rslt = BMI160_E_NULL_PTR;
 800f5e0:	23ff      	movs	r3, #255	; 0xff
 800f5e2:	73fb      	strb	r3, [r7, #15]
  }
  if ((rslt != BMI160_OK) || (intConfig == NULL)) {
 800f5e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d102      	bne.n	800f5f2 <setAccelStepDetectInt+0x26>
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d102      	bne.n	800f5f8 <setAccelStepDetectInt+0x2c>
    rslt = BMI160_E_NULL_PTR;
 800f5f2:	23ff      	movs	r3, #255	; 0xff
 800f5f4:	73fb      	strb	r3, [r7, #15]
 800f5f6:	e026      	b.n	800f646 <setAccelStepDetectInt+0x7a>
  } else {
    /* updating the interrupt structure to local structure */
    struct bmi160AccStepDetectIntCfg *stepDetectIntCfg =
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	3304      	adds	r3, #4
 800f5fc:	60bb      	str	r3, [r7, #8]
                &(intConfig->intTypeCfg.accStepDetectInt);
    rslt = enableStepDetectInt(stepDetectIntCfg, dev);
 800f5fe:	6839      	ldr	r1, [r7, #0]
 800f600:	68b8      	ldr	r0, [r7, #8]
 800f602:	f000 fa90 	bl	800fb26 <enableStepDetectInt>
 800f606:	4603      	mov	r3, r0
 800f608:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK) {
 800f60a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d119      	bne.n	800f646 <setAccelStepDetectInt+0x7a>
      /* Configure Interrupt pins */
      rslt = setIntrPinConfig(intConfig, dev);
 800f612:	6839      	ldr	r1, [r7, #0]
 800f614:	6878      	ldr	r0, [r7, #4]
 800f616:	f000 f939 	bl	800f88c <setIntrPinConfig>
 800f61a:	4603      	mov	r3, r0
 800f61c:	73fb      	strb	r3, [r7, #15]
      if (rslt == BMI160_OK) {
 800f61e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f622:	2b00      	cmp	r3, #0
 800f624:	d10f      	bne.n	800f646 <setAccelStepDetectInt+0x7a>
        rslt = mapFeatureInterrupt(intConfig, dev);
 800f626:	6839      	ldr	r1, [r7, #0]
 800f628:	6878      	ldr	r0, [r7, #4]
 800f62a:	f000 f813 	bl	800f654 <mapFeatureInterrupt>
 800f62e:	4603      	mov	r3, r0
 800f630:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK){
 800f632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f636:	2b00      	cmp	r3, #0
 800f638:	d105      	bne.n	800f646 <setAccelStepDetectInt+0x7a>
          rslt = configStepDetect(stepDetectIntCfg, dev);
 800f63a:	6839      	ldr	r1, [r7, #0]
 800f63c:	68b8      	ldr	r0, [r7, #8]
 800f63e:	f000 f89b 	bl	800f778 <configStepDetect>
 800f642:	4603      	mov	r3, r0
 800f644:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
  return rslt;
 800f646:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f64a:	4618      	mov	r0, r3
 800f64c:	3710      	adds	r7, #16
 800f64e:	46bd      	mov	sp, r7
 800f650:	bd80      	pop	{r7, pc}
	...

0800f654 <mapFeatureInterrupt>:

int8_t mapFeatureInterrupt(struct bmi160IntSettg *intConfig, struct bmi160Dev *dev){
 800f654:	b580      	push	{r7, lr}
 800f656:	b084      	sub	sp, #16
 800f658:	af00      	add	r7, sp, #0
 800f65a:	6078      	str	r0, [r7, #4]
 800f65c:	6039      	str	r1, [r7, #0]
  int8_t rslt;
  uint8_t data[3] = {0, 0, 0};
 800f65e:	2300      	movs	r3, #0
 800f660:	733b      	strb	r3, [r7, #12]
 800f662:	2300      	movs	r3, #0
 800f664:	737b      	strb	r3, [r7, #13]
 800f666:	2300      	movs	r3, #0
 800f668:	73bb      	strb	r3, [r7, #14]
  uint8_t temp[3] = {0, 0, 0};
 800f66a:	2300      	movs	r3, #0
 800f66c:	723b      	strb	r3, [r7, #8]
 800f66e:	2300      	movs	r3, #0
 800f670:	727b      	strb	r3, [r7, #9]
 800f672:	2300      	movs	r3, #0
 800f674:	72bb      	strb	r3, [r7, #10]
  rslt = getRegs(BMI160_INT_MAP_0_ADDR, data, 3, dev);
 800f676:	f107 010c 	add.w	r1, r7, #12
 800f67a:	683b      	ldr	r3, [r7, #0]
 800f67c:	2203      	movs	r2, #3
 800f67e:	2055      	movs	r0, #85	; 0x55
 800f680:	f001 fb66 	bl	8010d50 <getRegs>
 800f684:	4603      	mov	r3, r0
 800f686:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK) {
 800f688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d16a      	bne.n	800f766 <mapFeatureInterrupt+0x112>
    temp[0] = data[0] & ~int_mask_lookup_table[intConfig->intType];
 800f690:	7b3b      	ldrb	r3, [r7, #12]
 800f692:	b25a      	sxtb	r2, r3
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	785b      	ldrb	r3, [r3, #1]
 800f698:	4619      	mov	r1, r3
 800f69a:	4b36      	ldr	r3, [pc, #216]	; (800f774 <mapFeatureInterrupt+0x120>)
 800f69c:	5c5b      	ldrb	r3, [r3, r1]
 800f69e:	b25b      	sxtb	r3, r3
 800f6a0:	43db      	mvns	r3, r3
 800f6a2:	b25b      	sxtb	r3, r3
 800f6a4:	4013      	ands	r3, r2
 800f6a6:	b25b      	sxtb	r3, r3
 800f6a8:	b2db      	uxtb	r3, r3
 800f6aa:	723b      	strb	r3, [r7, #8]
    temp[2] = data[2] & ~int_mask_lookup_table[intConfig->intType];
 800f6ac:	7bbb      	ldrb	r3, [r7, #14]
 800f6ae:	b25a      	sxtb	r2, r3
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	785b      	ldrb	r3, [r3, #1]
 800f6b4:	4619      	mov	r1, r3
 800f6b6:	4b2f      	ldr	r3, [pc, #188]	; (800f774 <mapFeatureInterrupt+0x120>)
 800f6b8:	5c5b      	ldrb	r3, [r3, r1]
 800f6ba:	b25b      	sxtb	r3, r3
 800f6bc:	43db      	mvns	r3, r3
 800f6be:	b25b      	sxtb	r3, r3
 800f6c0:	4013      	ands	r3, r2
 800f6c2:	b25b      	sxtb	r3, r3
 800f6c4:	b2db      	uxtb	r3, r3
 800f6c6:	72bb      	strb	r3, [r7, #10]
    switch (intConfig->intChannel) {
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	781b      	ldrb	r3, [r3, #0]
 800f6cc:	2b03      	cmp	r3, #3
 800f6ce:	d83b      	bhi.n	800f748 <mapFeatureInterrupt+0xf4>
 800f6d0:	a201      	add	r2, pc, #4	; (adr r2, 800f6d8 <mapFeatureInterrupt+0x84>)
 800f6d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6d6:	bf00      	nop
 800f6d8:	0800f6e9 	.word	0x0800f6e9
 800f6dc:	0800f6f3 	.word	0x0800f6f3
 800f6e0:	0800f70b 	.word	0x0800f70b
 800f6e4:	0800f723 	.word	0x0800f723
    case BMI160_INT_CHANNEL_NONE:
      data[0] = temp[0];
 800f6e8:	7a3b      	ldrb	r3, [r7, #8]
 800f6ea:	733b      	strb	r3, [r7, #12]
      data[2] = temp[2];
 800f6ec:	7abb      	ldrb	r3, [r7, #10]
 800f6ee:	73bb      	strb	r3, [r7, #14]
      break;
 800f6f0:	e02c      	b.n	800f74c <mapFeatureInterrupt+0xf8>
    case BMI160_INT_CHANNEL_1:
      data[0] = temp[0] | int_mask_lookup_table[intConfig->intType];
 800f6f2:	7a3a      	ldrb	r2, [r7, #8]
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	785b      	ldrb	r3, [r3, #1]
 800f6f8:	4619      	mov	r1, r3
 800f6fa:	4b1e      	ldr	r3, [pc, #120]	; (800f774 <mapFeatureInterrupt+0x120>)
 800f6fc:	5c5b      	ldrb	r3, [r3, r1]
 800f6fe:	4313      	orrs	r3, r2
 800f700:	b2db      	uxtb	r3, r3
 800f702:	733b      	strb	r3, [r7, #12]
      data[2] = temp[2];
 800f704:	7abb      	ldrb	r3, [r7, #10]
 800f706:	73bb      	strb	r3, [r7, #14]
      break;
 800f708:	e020      	b.n	800f74c <mapFeatureInterrupt+0xf8>
    case BMI160_INT_CHANNEL_2:
      data[2] = temp[2] | int_mask_lookup_table[intConfig->intType];
 800f70a:	7aba      	ldrb	r2, [r7, #10]
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	785b      	ldrb	r3, [r3, #1]
 800f710:	4619      	mov	r1, r3
 800f712:	4b18      	ldr	r3, [pc, #96]	; (800f774 <mapFeatureInterrupt+0x120>)
 800f714:	5c5b      	ldrb	r3, [r3, r1]
 800f716:	4313      	orrs	r3, r2
 800f718:	b2db      	uxtb	r3, r3
 800f71a:	73bb      	strb	r3, [r7, #14]
      data[0] = temp[0];
 800f71c:	7a3b      	ldrb	r3, [r7, #8]
 800f71e:	733b      	strb	r3, [r7, #12]
      break;
 800f720:	e014      	b.n	800f74c <mapFeatureInterrupt+0xf8>
    case BMI160_INT_CHANNEL_BOTH:
      data[0] = temp[0] | int_mask_lookup_table[intConfig->intType];
 800f722:	7a3a      	ldrb	r2, [r7, #8]
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	785b      	ldrb	r3, [r3, #1]
 800f728:	4619      	mov	r1, r3
 800f72a:	4b12      	ldr	r3, [pc, #72]	; (800f774 <mapFeatureInterrupt+0x120>)
 800f72c:	5c5b      	ldrb	r3, [r3, r1]
 800f72e:	4313      	orrs	r3, r2
 800f730:	b2db      	uxtb	r3, r3
 800f732:	733b      	strb	r3, [r7, #12]
      data[2] = temp[2] | int_mask_lookup_table[intConfig->intType];
 800f734:	7aba      	ldrb	r2, [r7, #10]
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	785b      	ldrb	r3, [r3, #1]
 800f73a:	4619      	mov	r1, r3
 800f73c:	4b0d      	ldr	r3, [pc, #52]	; (800f774 <mapFeatureInterrupt+0x120>)
 800f73e:	5c5b      	ldrb	r3, [r3, r1]
 800f740:	4313      	orrs	r3, r2
 800f742:	b2db      	uxtb	r3, r3
 800f744:	73bb      	strb	r3, [r7, #14]
      break;
 800f746:	e001      	b.n	800f74c <mapFeatureInterrupt+0xf8>
    default:
      rslt = BMI160_E_OUT_OF_RANGE;
 800f748:	23fc      	movs	r3, #252	; 0xfc
 800f74a:	73fb      	strb	r3, [r7, #15]
    }
    if (rslt == BMI160_OK)
 800f74c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f750:	2b00      	cmp	r3, #0
 800f752:	d108      	bne.n	800f766 <mapFeatureInterrupt+0x112>
      rslt = setRegs(BMI160_INT_MAP_0_ADDR, data, 3, dev);
 800f754:	f107 010c 	add.w	r1, r7, #12
 800f758:	683b      	ldr	r3, [r7, #0]
 800f75a:	2203      	movs	r2, #3
 800f75c:	2055      	movs	r0, #85	; 0x55
 800f75e:	f001 fb4d 	bl	8010dfc <setRegs>
 800f762:	4603      	mov	r3, r0
 800f764:	73fb      	strb	r3, [r7, #15]
  }
  return rslt;
 800f766:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f76a:	4618      	mov	r0, r3
 800f76c:	3710      	adds	r7, #16
 800f76e:	46bd      	mov	sp, r7
 800f770:	bd80      	pop	{r7, pc}
 800f772:	bf00      	nop
 800f774:	0801f4b4 	.word	0x0801f4b4

0800f778 <configStepDetect>:

int8_t configStepDetect(struct bmi160AccStepDetectIntCfg *stepDetectIntCfg, struct bmi160Dev *dev){
 800f778:	b580      	push	{r7, lr}
 800f77a:	b084      	sub	sp, #16
 800f77c:	af00      	add	r7, sp, #0
 800f77e:	6078      	str	r0, [r7, #4]
 800f780:	6039      	str	r1, [r7, #0]
  int8_t rslt;
  uint8_t temp = 0;
 800f782:	2300      	movs	r3, #0
 800f784:	73fb      	strb	r3, [r7, #15]
  uint8_t data_array[2] = {0};
 800f786:	2300      	movs	r3, #0
 800f788:	81bb      	strh	r3, [r7, #12]


  if (stepDetectIntCfg->stepDetectorMode == BMI160_STEP_DETECT_NORMAL) {
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	781b      	ldrb	r3, [r3, #0]
 800f78e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f792:	b2db      	uxtb	r3, r3
 800f794:	2b00      	cmp	r3, #0
 800f796:	d104      	bne.n	800f7a2 <configStepDetect+0x2a>
    /* Normal mode setting */
    data_array[0] = 0x15;
 800f798:	2315      	movs	r3, #21
 800f79a:	733b      	strb	r3, [r7, #12]
    data_array[1] = 0x03;
 800f79c:	2303      	movs	r3, #3
 800f79e:	737b      	strb	r3, [r7, #13]
 800f7a0:	e065      	b.n	800f86e <configStepDetect+0xf6>
  } else if (stepDetectIntCfg->stepDetectorMode == BMI160_STEP_DETECT_SENSITIVE) {
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	781b      	ldrb	r3, [r3, #0]
 800f7a6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f7aa:	b2db      	uxtb	r3, r3
 800f7ac:	2b40      	cmp	r3, #64	; 0x40
 800f7ae:	d104      	bne.n	800f7ba <configStepDetect+0x42>
    /* Sensitive mode setting */
    data_array[0] = 0x2D;
 800f7b0:	232d      	movs	r3, #45	; 0x2d
 800f7b2:	733b      	strb	r3, [r7, #12]
    data_array[1] = 0x00;
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	737b      	strb	r3, [r7, #13]
 800f7b8:	e059      	b.n	800f86e <configStepDetect+0xf6>
  } else if (stepDetectIntCfg->stepDetectorMode == BMI160_STEP_DETECT_ROBUST) {
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	781b      	ldrb	r3, [r3, #0]
 800f7be:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f7c2:	b2db      	uxtb	r3, r3
 800f7c4:	2b80      	cmp	r3, #128	; 0x80
 800f7c6:	d104      	bne.n	800f7d2 <configStepDetect+0x5a>
    /* Robust mode setting */
    data_array[0] = 0x1D;
 800f7c8:	231d      	movs	r3, #29
 800f7ca:	733b      	strb	r3, [r7, #12]
    data_array[1] = 0x07;
 800f7cc:	2307      	movs	r3, #7
 800f7ce:	737b      	strb	r3, [r7, #13]
 800f7d0:	e04d      	b.n	800f86e <configStepDetect+0xf6>
  } else if (stepDetectIntCfg->stepDetectorMode == BMI160_STEP_DETECT_USER_DEFINE) {
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	781b      	ldrb	r3, [r3, #0]
 800f7d6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f7da:	b2db      	uxtb	r3, r3
 800f7dc:	2bc0      	cmp	r3, #192	; 0xc0
 800f7de:	d146      	bne.n	800f86e <configStepDetect+0xf6>
    /* Non recommended User defined setting */
    /* Configuring STEP_CONFIG register */
    rslt = getRegs(BMI160_INT_STEP_CONFIG_0_ADDR, &data_array[0], 2, dev);
 800f7e0:	f107 010c 	add.w	r1, r7, #12
 800f7e4:	683b      	ldr	r3, [r7, #0]
 800f7e6:	2202      	movs	r2, #2
 800f7e8:	207a      	movs	r0, #122	; 0x7a
 800f7ea:	f001 fab1 	bl	8010d50 <getRegs>
 800f7ee:	4603      	mov	r3, r0
 800f7f0:	73bb      	strb	r3, [r7, #14]

    if (rslt == BMI160_OK) {
 800f7f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d139      	bne.n	800f86e <configStepDetect+0xf6>
      temp = data_array[0] & ~BMI160_STEP_DETECT_MIN_THRES_MASK;
 800f7fa:	7b3b      	ldrb	r3, [r7, #12]
 800f7fc:	f023 0318 	bic.w	r3, r3, #24
 800f800:	73fb      	strb	r3, [r7, #15]
      /* Adding minThreshold */
      data_array[0] = temp | ((stepDetectIntCfg->minThreshold << 3)
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	781b      	ldrb	r3, [r3, #0]
 800f806:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800f80a:	b2db      	uxtb	r3, r3
 800f80c:	00db      	lsls	r3, r3, #3
          & BMI160_STEP_DETECT_MIN_THRES_MASK);
 800f80e:	b25b      	sxtb	r3, r3
 800f810:	f003 0318 	and.w	r3, r3, #24
 800f814:	b25a      	sxtb	r2, r3
      data_array[0] = temp | ((stepDetectIntCfg->minThreshold << 3)
 800f816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f81a:	4313      	orrs	r3, r2
 800f81c:	b25b      	sxtb	r3, r3
 800f81e:	b2db      	uxtb	r3, r3
 800f820:	733b      	strb	r3, [r7, #12]

      temp = data_array[0] & ~BMI160_STEP_DETECT_STEPTIME_MIN_MASK;
 800f822:	7b3b      	ldrb	r3, [r7, #12]
 800f824:	f023 0307 	bic.w	r3, r3, #7
 800f828:	73fb      	strb	r3, [r7, #15]
      /* Adding steptimeMin */
      data_array[0] = temp | ((stepDetectIntCfg->steptimeMin)
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	781b      	ldrb	r3, [r3, #0]
 800f82e:	f3c3 03c2 	ubfx	r3, r3, #3, #3
 800f832:	b2db      	uxtb	r3, r3
 800f834:	b25b      	sxtb	r3, r3
          & BMI160_STEP_DETECT_STEPTIME_MIN_MASK);
 800f836:	f003 0307 	and.w	r3, r3, #7
 800f83a:	b25a      	sxtb	r2, r3
      data_array[0] = temp | ((stepDetectIntCfg->steptimeMin)
 800f83c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f840:	4313      	orrs	r3, r2
 800f842:	b25b      	sxtb	r3, r3
 800f844:	b2db      	uxtb	r3, r3
 800f846:	733b      	strb	r3, [r7, #12]

      temp = data_array[1] & ~BMI160_STEP_MIN_BUF_MASK;
 800f848:	7b7b      	ldrb	r3, [r7, #13]
 800f84a:	f023 0307 	bic.w	r3, r3, #7
 800f84e:	73fb      	strb	r3, [r7, #15]
      /* Adding steptimeMin */
      data_array[1] = temp | ((stepDetectIntCfg->stepMinBuf) & BMI160_STEP_MIN_BUF_MASK);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	785b      	ldrb	r3, [r3, #1]
 800f854:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800f858:	b2db      	uxtb	r3, r3
 800f85a:	b25b      	sxtb	r3, r3
 800f85c:	f003 0307 	and.w	r3, r3, #7
 800f860:	b25a      	sxtb	r2, r3
 800f862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f866:	4313      	orrs	r3, r2
 800f868:	b25b      	sxtb	r3, r3
 800f86a:	b2db      	uxtb	r3, r3
 800f86c:	737b      	strb	r3, [r7, #13]

    }
  }

  /* Write data to STEP_CONFIG register */
  rslt = setRegs(BMI160_INT_STEP_CONFIG_0_ADDR, data_array, 2, dev);
 800f86e:	f107 010c 	add.w	r1, r7, #12
 800f872:	683b      	ldr	r3, [r7, #0]
 800f874:	2202      	movs	r2, #2
 800f876:	207a      	movs	r0, #122	; 0x7a
 800f878:	f001 fac0 	bl	8010dfc <setRegs>
 800f87c:	4603      	mov	r3, r0
 800f87e:	73bb      	strb	r3, [r7, #14]

  return rslt;
 800f880:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 800f884:	4618      	mov	r0, r3
 800f886:	3710      	adds	r7, #16
 800f888:	46bd      	mov	sp, r7
 800f88a:	bd80      	pop	{r7, pc}

0800f88c <setIntrPinConfig>:

int8_t setIntrPinConfig(struct bmi160IntSettg *intConfig, struct bmi160Dev *dev){
 800f88c:	b580      	push	{r7, lr}
 800f88e:	b084      	sub	sp, #16
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
 800f894:	6039      	str	r1, [r7, #0]
  int8_t rslt;
  /* configure the behavioural settings of interrupt pin */
  rslt = configIntOutCtrl(intConfig, dev);
 800f896:	6839      	ldr	r1, [r7, #0]
 800f898:	6878      	ldr	r0, [r7, #4]
 800f89a:	f000 f87a 	bl	800f992 <configIntOutCtrl>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK)
 800f8a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d105      	bne.n	800f8b6 <setIntrPinConfig+0x2a>
    rslt = configIntLatch(intConfig, dev);
 800f8aa:	6839      	ldr	r1, [r7, #0]
 800f8ac:	6878      	ldr	r0, [r7, #4]
 800f8ae:	f000 f808 	bl	800f8c2 <configIntLatch>
 800f8b2:	4603      	mov	r3, r0
 800f8b4:	73fb      	strb	r3, [r7, #15]
  return rslt;
 800f8b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	3710      	adds	r7, #16
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	bd80      	pop	{r7, pc}

0800f8c2 <configIntLatch>:

int8_t configIntLatch(struct bmi160IntSettg *intConfig, struct bmi160Dev *dev){
 800f8c2:	b580      	push	{r7, lr}
 800f8c4:	b086      	sub	sp, #24
 800f8c6:	af00      	add	r7, sp, #0
 800f8c8:	6078      	str	r0, [r7, #4]
 800f8ca:	6039      	str	r1, [r7, #0]
  int8_t rslt;
  uint8_t temp = 0;
 800f8cc:	2300      	movs	r3, #0
 800f8ce:	75bb      	strb	r3, [r7, #22]
  uint8_t data = 0;
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	73fb      	strb	r3, [r7, #15]
  /* Configuration of latch on pins INT1 and INT2 are done in
   * BMI160_INT_LATCH_ADDR register*/
  rslt = getRegs(BMI160_INT_LATCH_ADDR, &data, 1, dev);
 800f8d4:	f107 010f 	add.w	r1, r7, #15
 800f8d8:	683b      	ldr	r3, [r7, #0]
 800f8da:	2201      	movs	r2, #1
 800f8dc:	2054      	movs	r0, #84	; 0x54
 800f8de:	f001 fa37 	bl	8010d50 <getRegs>
 800f8e2:	4603      	mov	r3, r0
 800f8e4:	75fb      	strb	r3, [r7, #23]
  if (rslt == BMI160_OK) {
 800f8e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d14b      	bne.n	800f986 <configIntLatch+0xc4>
    /* updating the interrupt pin structure to local structure */
    const struct bmi160IntPinSettg *intr_pin_sett = &(intConfig->intPinSettg);
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	3302      	adds	r3, #2
 800f8f2:	613b      	str	r3, [r7, #16]
    if (intConfig->intChannel == BMI160_INT_CHANNEL_1) {
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	781b      	ldrb	r3, [r3, #0]
 800f8f8:	2b01      	cmp	r3, #1
 800f8fa:	d114      	bne.n	800f926 <configIntLatch+0x64>
      /* Configuring channel 1 */
      /* Input enable */
      temp = data & ~BMI160_INT1_INPUT_EN_MASK;
 800f8fc:	7bfb      	ldrb	r3, [r7, #15]
 800f8fe:	f023 0310 	bic.w	r3, r3, #16
 800f902:	75bb      	strb	r3, [r7, #22]
      data = temp | ((intr_pin_sett->inputEn << 4) & BMI160_INT1_INPUT_EN_MASK);
 800f904:	693b      	ldr	r3, [r7, #16]
 800f906:	781b      	ldrb	r3, [r3, #0]
 800f908:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f90c:	b2db      	uxtb	r3, r3
 800f90e:	011b      	lsls	r3, r3, #4
 800f910:	b25b      	sxtb	r3, r3
 800f912:	f003 0310 	and.w	r3, r3, #16
 800f916:	b25a      	sxtb	r2, r3
 800f918:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800f91c:	4313      	orrs	r3, r2
 800f91e:	b25b      	sxtb	r3, r3
 800f920:	b2db      	uxtb	r3, r3
 800f922:	73fb      	strb	r3, [r7, #15]
 800f924:	e013      	b.n	800f94e <configIntLatch+0x8c>
    } else {
      /* Configuring channel 2 */
      /* Input enable */
      temp = data & ~BMI160_INT2_INPUT_EN_MASK;
 800f926:	7bfb      	ldrb	r3, [r7, #15]
 800f928:	f023 0320 	bic.w	r3, r3, #32
 800f92c:	75bb      	strb	r3, [r7, #22]
      data = temp | ((intr_pin_sett->inputEn << 5) & BMI160_INT2_INPUT_EN_MASK);
 800f92e:	693b      	ldr	r3, [r7, #16]
 800f930:	781b      	ldrb	r3, [r3, #0]
 800f932:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f936:	b2db      	uxtb	r3, r3
 800f938:	015b      	lsls	r3, r3, #5
 800f93a:	b25b      	sxtb	r3, r3
 800f93c:	f003 0320 	and.w	r3, r3, #32
 800f940:	b25a      	sxtb	r2, r3
 800f942:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800f946:	4313      	orrs	r3, r2
 800f948:	b25b      	sxtb	r3, r3
 800f94a:	b2db      	uxtb	r3, r3
 800f94c:	73fb      	strb	r3, [r7, #15]
    }
    /* In case of latch interrupt,update the latch duration */
    /* Latching holds the interrupt for the amount of latch
     * duration time */
    temp = data & ~BMI160_INT_LATCH_MASK;
 800f94e:	7bfb      	ldrb	r3, [r7, #15]
 800f950:	f023 030f 	bic.w	r3, r3, #15
 800f954:	75bb      	strb	r3, [r7, #22]
    data = temp | (intr_pin_sett->latchDur & BMI160_INT_LATCH_MASK);
 800f956:	693b      	ldr	r3, [r7, #16]
 800f958:	881b      	ldrh	r3, [r3, #0]
 800f95a:	f3c3 1343 	ubfx	r3, r3, #5, #4
 800f95e:	b2db      	uxtb	r3, r3
 800f960:	b25b      	sxtb	r3, r3
 800f962:	f003 030f 	and.w	r3, r3, #15
 800f966:	b25a      	sxtb	r2, r3
 800f968:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800f96c:	4313      	orrs	r3, r2
 800f96e:	b25b      	sxtb	r3, r3
 800f970:	b2db      	uxtb	r3, r3
 800f972:	73fb      	strb	r3, [r7, #15]
    /* OUT_CTRL_INT and LATCH_INT address lie consecutively,
     * hence writing data to respective registers at one go */
    rslt = setRegs(BMI160_INT_LATCH_ADDR, &data, 1, dev);
 800f974:	f107 010f 	add.w	r1, r7, #15
 800f978:	683b      	ldr	r3, [r7, #0]
 800f97a:	2201      	movs	r2, #1
 800f97c:	2054      	movs	r0, #84	; 0x54
 800f97e:	f001 fa3d 	bl	8010dfc <setRegs>
 800f982:	4603      	mov	r3, r0
 800f984:	75fb      	strb	r3, [r7, #23]
  }
  return rslt;
 800f986:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f98a:	4618      	mov	r0, r3
 800f98c:	3718      	adds	r7, #24
 800f98e:	46bd      	mov	sp, r7
 800f990:	bd80      	pop	{r7, pc}

0800f992 <configIntOutCtrl>:

int8_t configIntOutCtrl(struct bmi160IntSettg *intConfig, struct bmi160Dev *dev){
 800f992:	b580      	push	{r7, lr}
 800f994:	b086      	sub	sp, #24
 800f996:	af00      	add	r7, sp, #0
 800f998:	6078      	str	r0, [r7, #4]
 800f99a:	6039      	str	r1, [r7, #0]
  int8_t rslt;
  uint8_t temp = 0;
 800f99c:	2300      	movs	r3, #0
 800f99e:	75bb      	strb	r3, [r7, #22]
  uint8_t data = 0;
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	73fb      	strb	r3, [r7, #15]

  /* Configuration of output interrupt signals on pins INT1 and INT2 are
   * done in BMI160_INT_OUT_CTRL_ADDR register*/
  rslt = getRegs(BMI160_INT_OUT_CTRL_ADDR, &data, 1, dev);
 800f9a4:	f107 010f 	add.w	r1, r7, #15
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	2201      	movs	r2, #1
 800f9ac:	2053      	movs	r0, #83	; 0x53
 800f9ae:	f001 f9cf 	bl	8010d50 <getRegs>
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	75fb      	strb	r3, [r7, #23]

  if (rslt == BMI160_OK) {
 800f9b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	f040 80ad 	bne.w	800fb1a <configIntOutCtrl+0x188>
    /* updating the interrupt pin structure to local structure */
    const struct bmi160IntPinSettg *intr_pin_sett = &(intConfig->intPinSettg);
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	3302      	adds	r3, #2
 800f9c4:	613b      	str	r3, [r7, #16]

    /* Configuring channel 1 */
    if (intConfig->intChannel == BMI160_INT_CHANNEL_1) {
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	781b      	ldrb	r3, [r3, #0]
 800f9ca:	2b01      	cmp	r3, #1
 800f9cc:	d14f      	bne.n	800fa6e <configIntOutCtrl+0xdc>

      /* Output enable */
      temp = data & ~BMI160_INT1_OUTPUT_EN_MASK;
 800f9ce:	7bfb      	ldrb	r3, [r7, #15]
 800f9d0:	f023 0308 	bic.w	r3, r3, #8
 800f9d4:	75bb      	strb	r3, [r7, #22]
      data = temp | ((intr_pin_sett->outputEn << 3) & BMI160_INT1_OUTPUT_EN_MASK);
 800f9d6:	693b      	ldr	r3, [r7, #16]
 800f9d8:	781b      	ldrb	r3, [r3, #0]
 800f9da:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800f9de:	b2db      	uxtb	r3, r3
 800f9e0:	00db      	lsls	r3, r3, #3
 800f9e2:	b25b      	sxtb	r3, r3
 800f9e4:	f003 0308 	and.w	r3, r3, #8
 800f9e8:	b25a      	sxtb	r2, r3
 800f9ea:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800f9ee:	4313      	orrs	r3, r2
 800f9f0:	b25b      	sxtb	r3, r3
 800f9f2:	b2db      	uxtb	r3, r3
 800f9f4:	73fb      	strb	r3, [r7, #15]

      /* Output mode */
      temp = data & ~BMI160_INT1_OUTPUT_MODE_MASK;
 800f9f6:	7bfb      	ldrb	r3, [r7, #15]
 800f9f8:	f023 0304 	bic.w	r3, r3, #4
 800f9fc:	75bb      	strb	r3, [r7, #22]
      data = temp | ((intr_pin_sett->outputMode << 2) & BMI160_INT1_OUTPUT_MODE_MASK);
 800f9fe:	693b      	ldr	r3, [r7, #16]
 800fa00:	781b      	ldrb	r3, [r3, #0]
 800fa02:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800fa06:	b2db      	uxtb	r3, r3
 800fa08:	009b      	lsls	r3, r3, #2
 800fa0a:	b25b      	sxtb	r3, r3
 800fa0c:	f003 0304 	and.w	r3, r3, #4
 800fa10:	b25a      	sxtb	r2, r3
 800fa12:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800fa16:	4313      	orrs	r3, r2
 800fa18:	b25b      	sxtb	r3, r3
 800fa1a:	b2db      	uxtb	r3, r3
 800fa1c:	73fb      	strb	r3, [r7, #15]

      /* Output type */
      temp = data & ~BMI160_INT1_OUTPUT_TYPE_MASK;
 800fa1e:	7bfb      	ldrb	r3, [r7, #15]
 800fa20:	f023 0302 	bic.w	r3, r3, #2
 800fa24:	75bb      	strb	r3, [r7, #22]
      data = temp | ((intr_pin_sett->outputType << 1) & BMI160_INT1_OUTPUT_TYPE_MASK);
 800fa26:	693b      	ldr	r3, [r7, #16]
 800fa28:	781b      	ldrb	r3, [r3, #0]
 800fa2a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800fa2e:	b2db      	uxtb	r3, r3
 800fa30:	005b      	lsls	r3, r3, #1
 800fa32:	b25b      	sxtb	r3, r3
 800fa34:	f003 0302 	and.w	r3, r3, #2
 800fa38:	b25a      	sxtb	r2, r3
 800fa3a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800fa3e:	4313      	orrs	r3, r2
 800fa40:	b25b      	sxtb	r3, r3
 800fa42:	b2db      	uxtb	r3, r3
 800fa44:	73fb      	strb	r3, [r7, #15]

      /* edge control */
      temp = data & ~BMI160_INT1_EDGE_CTRL_MASK;
 800fa46:	7bfb      	ldrb	r3, [r7, #15]
 800fa48:	f023 0301 	bic.w	r3, r3, #1
 800fa4c:	75bb      	strb	r3, [r7, #22]
      data = temp | ((intr_pin_sett->edgeCtrl) & BMI160_INT1_EDGE_CTRL_MASK);
 800fa4e:	693b      	ldr	r3, [r7, #16]
 800fa50:	781b      	ldrb	r3, [r3, #0]
 800fa52:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800fa56:	b2db      	uxtb	r3, r3
 800fa58:	b25b      	sxtb	r3, r3
 800fa5a:	f003 0301 	and.w	r3, r3, #1
 800fa5e:	b25a      	sxtb	r2, r3
 800fa60:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800fa64:	4313      	orrs	r3, r2
 800fa66:	b25b      	sxtb	r3, r3
 800fa68:	b2db      	uxtb	r3, r3
 800fa6a:	73fb      	strb	r3, [r7, #15]
 800fa6c:	e04c      	b.n	800fb08 <configIntOutCtrl+0x176>

    } else {
      /* Configuring channel 2 */
      /* Output enable */
      temp = data & ~BMI160_INT2_OUTPUT_EN_MASK;
 800fa6e:	7bfb      	ldrb	r3, [r7, #15]
 800fa70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fa74:	75bb      	strb	r3, [r7, #22]
      data = temp | ((intr_pin_sett->outputEn << 7) & BMI160_INT2_OUTPUT_EN_MASK);
 800fa76:	693b      	ldr	r3, [r7, #16]
 800fa78:	781b      	ldrb	r3, [r3, #0]
 800fa7a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fa7e:	b2db      	uxtb	r3, r3
 800fa80:	01db      	lsls	r3, r3, #7
 800fa82:	b25a      	sxtb	r2, r3
 800fa84:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800fa88:	4313      	orrs	r3, r2
 800fa8a:	b25b      	sxtb	r3, r3
 800fa8c:	b2db      	uxtb	r3, r3
 800fa8e:	73fb      	strb	r3, [r7, #15]

      /* Output mode */
      temp = data & ~BMI160_INT2_OUTPUT_MODE_MASK;
 800fa90:	7bfb      	ldrb	r3, [r7, #15]
 800fa92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fa96:	75bb      	strb	r3, [r7, #22]
      data = temp | ((intr_pin_sett->outputMode << 6) & BMI160_INT2_OUTPUT_MODE_MASK);
 800fa98:	693b      	ldr	r3, [r7, #16]
 800fa9a:	781b      	ldrb	r3, [r3, #0]
 800fa9c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800faa0:	b2db      	uxtb	r3, r3
 800faa2:	019b      	lsls	r3, r3, #6
 800faa4:	b25b      	sxtb	r3, r3
 800faa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800faaa:	b25a      	sxtb	r2, r3
 800faac:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800fab0:	4313      	orrs	r3, r2
 800fab2:	b25b      	sxtb	r3, r3
 800fab4:	b2db      	uxtb	r3, r3
 800fab6:	73fb      	strb	r3, [r7, #15]

      /* Output type */
      temp = data & ~BMI160_INT2_OUTPUT_TYPE_MASK;
 800fab8:	7bfb      	ldrb	r3, [r7, #15]
 800faba:	f023 0320 	bic.w	r3, r3, #32
 800fabe:	75bb      	strb	r3, [r7, #22]
      data = temp | ((intr_pin_sett->outputType << 5) & BMI160_INT2_OUTPUT_TYPE_MASK);
 800fac0:	693b      	ldr	r3, [r7, #16]
 800fac2:	781b      	ldrb	r3, [r3, #0]
 800fac4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800fac8:	b2db      	uxtb	r3, r3
 800faca:	015b      	lsls	r3, r3, #5
 800facc:	b25b      	sxtb	r3, r3
 800face:	f003 0320 	and.w	r3, r3, #32
 800fad2:	b25a      	sxtb	r2, r3
 800fad4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800fad8:	4313      	orrs	r3, r2
 800fada:	b25b      	sxtb	r3, r3
 800fadc:	b2db      	uxtb	r3, r3
 800fade:	73fb      	strb	r3, [r7, #15]

      /* edge control */
      temp = data & ~BMI160_INT2_EDGE_CTRL_MASK;
 800fae0:	7bfb      	ldrb	r3, [r7, #15]
 800fae2:	f023 0310 	bic.w	r3, r3, #16
 800fae6:	75bb      	strb	r3, [r7, #22]
      data = temp | ((intr_pin_sett->edgeCtrl << 4) & BMI160_INT2_EDGE_CTRL_MASK);
 800fae8:	693b      	ldr	r3, [r7, #16]
 800faea:	781b      	ldrb	r3, [r3, #0]
 800faec:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800faf0:	b2db      	uxtb	r3, r3
 800faf2:	011b      	lsls	r3, r3, #4
 800faf4:	b25b      	sxtb	r3, r3
 800faf6:	f003 0310 	and.w	r3, r3, #16
 800fafa:	b25a      	sxtb	r2, r3
 800fafc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800fb00:	4313      	orrs	r3, r2
 800fb02:	b25b      	sxtb	r3, r3
 800fb04:	b2db      	uxtb	r3, r3
 800fb06:	73fb      	strb	r3, [r7, #15]
    }

    rslt = setRegs(BMI160_INT_OUT_CTRL_ADDR, &data, 1, dev);
 800fb08:	f107 010f 	add.w	r1, r7, #15
 800fb0c:	683b      	ldr	r3, [r7, #0]
 800fb0e:	2201      	movs	r2, #1
 800fb10:	2053      	movs	r0, #83	; 0x53
 800fb12:	f001 f973 	bl	8010dfc <setRegs>
 800fb16:	4603      	mov	r3, r0
 800fb18:	75fb      	strb	r3, [r7, #23]
  }

  return rslt;
 800fb1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fb1e:	4618      	mov	r0, r3
 800fb20:	3718      	adds	r7, #24
 800fb22:	46bd      	mov	sp, r7
 800fb24:	bd80      	pop	{r7, pc}

0800fb26 <enableStepDetectInt>:

int8_t enableStepDetectInt(struct bmi160AccStepDetectIntCfg *stepDetectIntCfg, struct bmi160Dev *dev){
 800fb26:	b580      	push	{r7, lr}
 800fb28:	b084      	sub	sp, #16
 800fb2a:	af00      	add	r7, sp, #0
 800fb2c:	6078      	str	r0, [r7, #4]
 800fb2e:	6039      	str	r1, [r7, #0]
  int8_t rslt;
  uint8_t data = 0;
 800fb30:	2300      	movs	r3, #0
 800fb32:	737b      	strb	r3, [r7, #13]
  uint8_t temp = 0;
 800fb34:	2300      	movs	r3, #0
 800fb36:	73bb      	strb	r3, [r7, #14]
  /* Enable data ready interrupt in Int Enable 2 register */
  rslt = getRegs(BMI160_INT_ENABLE_2_ADDR, &data, 1, dev);
 800fb38:	f107 010d 	add.w	r1, r7, #13
 800fb3c:	683b      	ldr	r3, [r7, #0]
 800fb3e:	2201      	movs	r2, #1
 800fb40:	2052      	movs	r0, #82	; 0x52
 800fb42:	f001 f905 	bl	8010d50 <getRegs>
 800fb46:	4603      	mov	r3, r0
 800fb48:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK) {
 800fb4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d11c      	bne.n	800fb8c <enableStepDetectInt+0x66>
    temp = data & ~BMI160_STEP_DETECT_INT_EN_MASK;
 800fb52:	7b7b      	ldrb	r3, [r7, #13]
 800fb54:	f023 0308 	bic.w	r3, r3, #8
 800fb58:	73bb      	strb	r3, [r7, #14]
    data = temp | ((stepDetectIntCfg->stepDetectorEn << 3) & BMI160_STEP_DETECT_INT_EN_MASK);
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	781b      	ldrb	r3, [r3, #0]
 800fb5e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fb62:	b2db      	uxtb	r3, r3
 800fb64:	00db      	lsls	r3, r3, #3
 800fb66:	b25b      	sxtb	r3, r3
 800fb68:	f003 0308 	and.w	r3, r3, #8
 800fb6c:	b25a      	sxtb	r2, r3
 800fb6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fb72:	4313      	orrs	r3, r2
 800fb74:	b25b      	sxtb	r3, r3
 800fb76:	b2db      	uxtb	r3, r3
 800fb78:	737b      	strb	r3, [r7, #13]
    /* Writing data to INT ENABLE 2 Address */
    rslt = setRegs(BMI160_INT_ENABLE_2_ADDR, &data, 1, dev);
 800fb7a:	f107 010d 	add.w	r1, r7, #13
 800fb7e:	683b      	ldr	r3, [r7, #0]
 800fb80:	2201      	movs	r2, #1
 800fb82:	2052      	movs	r0, #82	; 0x52
 800fb84:	f001 f93a 	bl	8010dfc <setRegs>
 800fb88:	4603      	mov	r3, r0
 800fb8a:	73fb      	strb	r3, [r7, #15]
  }
  return rslt;
 800fb8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb90:	4618      	mov	r0, r3
 800fb92:	3710      	adds	r7, #16
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}

0800fb98 <setStepCounter>:

int8_t setStepCounter(uint8_t step_cnt_enable, struct bmi160Dev *dev)
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b084      	sub	sp, #16
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	4603      	mov	r3, r0
 800fba0:	6039      	str	r1, [r7, #0]
 800fba2:	71fb      	strb	r3, [r7, #7]
  int8_t rslt = BMI160_OK;
 800fba4:	2300      	movs	r3, #0
 800fba6:	73fb      	strb	r3, [r7, #15]
  uint8_t data = 0;
 800fba8:	2300      	movs	r3, #0
 800fbaa:	73bb      	strb	r3, [r7, #14]
  /* Null-pointer check */
  if (dev == NULL){
 800fbac:	683b      	ldr	r3, [r7, #0]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d101      	bne.n	800fbb6 <setStepCounter+0x1e>
    rslt = BMI160_E_NULL_PTR;
 800fbb2:	23ff      	movs	r3, #255	; 0xff
 800fbb4:	73fb      	strb	r3, [r7, #15]
  }
  if (rslt != BMI160_OK) {
 800fbb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d002      	beq.n	800fbc4 <setStepCounter+0x2c>
    rslt = BMI160_E_NULL_PTR;
 800fbbe:	23ff      	movs	r3, #255	; 0xff
 800fbc0:	73fb      	strb	r3, [r7, #15]
 800fbc2:	e025      	b.n	800fc10 <setStepCounter+0x78>
  } else {
    rslt = getRegs(BMI160_INT_STEP_CONFIG_1_ADDR, &data, 1, dev);
 800fbc4:	f107 010e 	add.w	r1, r7, #14
 800fbc8:	683b      	ldr	r3, [r7, #0]
 800fbca:	2201      	movs	r2, #1
 800fbcc:	207b      	movs	r0, #123	; 0x7b
 800fbce:	f001 f8bf 	bl	8010d50 <getRegs>
 800fbd2:	4603      	mov	r3, r0
 800fbd4:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK) {
 800fbd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d118      	bne.n	800fc10 <setStepCounter+0x78>
      if (step_cnt_enable == BMI160_ENABLE){
 800fbde:	79fb      	ldrb	r3, [r7, #7]
 800fbe0:	2b01      	cmp	r3, #1
 800fbe2:	d107      	bne.n	800fbf4 <setStepCounter+0x5c>
        data |= (uint8_t)(step_cnt_enable << 3);
 800fbe4:	79fb      	ldrb	r3, [r7, #7]
 800fbe6:	00db      	lsls	r3, r3, #3
 800fbe8:	b2da      	uxtb	r2, r3
 800fbea:	7bbb      	ldrb	r3, [r7, #14]
 800fbec:	4313      	orrs	r3, r2
 800fbee:	b2db      	uxtb	r3, r3
 800fbf0:	73bb      	strb	r3, [r7, #14]
 800fbf2:	e004      	b.n	800fbfe <setStepCounter+0x66>
      }else{
        data &= ~BMI160_STEP_COUNT_EN_BIT_MASK;
 800fbf4:	7bbb      	ldrb	r3, [r7, #14]
 800fbf6:	f023 0308 	bic.w	r3, r3, #8
 800fbfa:	b2db      	uxtb	r3, r3
 800fbfc:	73bb      	strb	r3, [r7, #14]
      }
      rslt = setRegs(BMI160_INT_STEP_CONFIG_1_ADDR, &data, 1, dev);
 800fbfe:	f107 010e 	add.w	r1, r7, #14
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	2201      	movs	r2, #1
 800fc06:	207b      	movs	r0, #123	; 0x7b
 800fc08:	f001 f8f8 	bl	8010dfc <setRegs>
 800fc0c:	4603      	mov	r3, r0
 800fc0e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return rslt;
 800fc10:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fc14:	4618      	mov	r0, r3
 800fc16:	3710      	adds	r7, #16
 800fc18:	46bd      	mov	sp, r7
 800fc1a:	bd80      	pop	{r7, pc}

0800fc1c <setStepPowerMode>:

int8_t setStepPowerMode(uint8_t model,struct bmi160Dev *dev)
{
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	b084      	sub	sp, #16
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	4603      	mov	r3, r0
 800fc24:	6039      	str	r1, [r7, #0]
 800fc26:	71fb      	strb	r3, [r7, #7]
  int8_t rslt = BMI160_OK;
 800fc28:	2300      	movs	r3, #0
 800fc2a:	73fb      	strb	r3, [r7, #15]
  if (model == stepNormalPowerMode){
 800fc2c:	4b30      	ldr	r3, [pc, #192]	; (800fcf0 <setStepPowerMode+0xd4>)
 800fc2e:	781b      	ldrb	r3, [r3, #0]
 800fc30:	79fa      	ldrb	r2, [r7, #7]
 800fc32:	429a      	cmp	r2, r3
 800fc34:	d10c      	bne.n	800fc50 <setStepPowerMode+0x34>
    dev->accelCfg.odr=BMI160_ACCEL_ODR_1600HZ;
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	220c      	movs	r2, #12
 800fc3a:	715a      	strb	r2, [r3, #5]
    dev->accelCfg.power = BMI160_ACCEL_NORMAL_MODE;
 800fc3c:	683b      	ldr	r3, [r7, #0]
 800fc3e:	2211      	movs	r2, #17
 800fc40:	711a      	strb	r2, [r3, #4]
    dev->gyroCfg.odr = BMI160_GYRO_ODR_3200HZ;
 800fc42:	683b      	ldr	r3, [r7, #0]
 800fc44:	220d      	movs	r2, #13
 800fc46:	735a      	strb	r2, [r3, #13]
    dev->gyroCfg.power = BMI160_GYRO_NORMAL_MODE;
 800fc48:	683b      	ldr	r3, [r7, #0]
 800fc4a:	2215      	movs	r2, #21
 800fc4c:	731a      	strb	r2, [r3, #12]
 800fc4e:	e01d      	b.n	800fc8c <setStepPowerMode+0x70>
  }else if(model == stepLowPowerMode){
 800fc50:	4b28      	ldr	r3, [pc, #160]	; (800fcf4 <setStepPowerMode+0xd8>)
 800fc52:	781b      	ldrb	r3, [r3, #0]
 800fc54:	79fa      	ldrb	r2, [r7, #7]
 800fc56:	429a      	cmp	r2, r3
 800fc58:	d10c      	bne.n	800fc74 <setStepPowerMode+0x58>
    dev->accelCfg.odr=BMI160_ACCEL_ODR_50HZ;
 800fc5a:	683b      	ldr	r3, [r7, #0]
 800fc5c:	2207      	movs	r2, #7
 800fc5e:	715a      	strb	r2, [r3, #5]
    dev->accelCfg.power = BMI160_ACCEL_LOWPOWER_MODE;
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	2212      	movs	r2, #18
 800fc64:	711a      	strb	r2, [r3, #4]
    dev->gyroCfg.odr = BMI160_GYRO_ODR_50HZ;
 800fc66:	683b      	ldr	r3, [r7, #0]
 800fc68:	2207      	movs	r2, #7
 800fc6a:	735a      	strb	r2, [r3, #13]
    dev->gyroCfg.power = BMI160_GYRO_SUSPEND_MODE;
 800fc6c:	683b      	ldr	r3, [r7, #0]
 800fc6e:	2214      	movs	r2, #20
 800fc70:	731a      	strb	r2, [r3, #12]
 800fc72:	e00b      	b.n	800fc8c <setStepPowerMode+0x70>
  }else{
    dev->accelCfg.odr=BMI160_ACCEL_ODR_1600HZ;
 800fc74:	683b      	ldr	r3, [r7, #0]
 800fc76:	220c      	movs	r2, #12
 800fc78:	715a      	strb	r2, [r3, #5]
    dev->accelCfg.power = BMI160_ACCEL_NORMAL_MODE;
 800fc7a:	683b      	ldr	r3, [r7, #0]
 800fc7c:	2211      	movs	r2, #17
 800fc7e:	711a      	strb	r2, [r3, #4]
    dev->gyroCfg.odr = BMI160_GYRO_ODR_3200HZ;
 800fc80:	683b      	ldr	r3, [r7, #0]
 800fc82:	220d      	movs	r2, #13
 800fc84:	735a      	strb	r2, [r3, #13]
    dev->gyroCfg.power = BMI160_GYRO_NORMAL_MODE;
 800fc86:	683b      	ldr	r3, [r7, #0]
 800fc88:	2215      	movs	r2, #21
 800fc8a:	731a      	strb	r2, [r3, #12]
  }
  dev->accelCfg.bw = BMI160_ACCEL_BW_NORMAL_AVG4;
 800fc8c:	683b      	ldr	r3, [r7, #0]
 800fc8e:	2202      	movs	r2, #2
 800fc90:	71da      	strb	r2, [r3, #7]
  dev->accelCfg.range = BMI160_ACCEL_RANGE_2G;
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	2203      	movs	r2, #3
 800fc96:	719a      	strb	r2, [r3, #6]
  dev->gyroCfg.range = BMI160_GYRO_RANGE_2000_DPS;
 800fc98:	683b      	ldr	r3, [r7, #0]
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	739a      	strb	r2, [r3, #14]
  dev->gyroCfg.bw = BMI160_GYRO_BW_NORMAL_MODE;
 800fc9e:	683b      	ldr	r3, [r7, #0]
 800fca0:	2202      	movs	r2, #2
 800fca2:	73da      	strb	r2, [r3, #15]
  rslt = setAccelConf(dev);
 800fca4:	6838      	ldr	r0, [r7, #0]
 800fca6:	f000 f965 	bl	800ff74 <setAccelConf>
 800fcaa:	4603      	mov	r3, r0
 800fcac:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK) {
 800fcae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d116      	bne.n	800fce4 <setStepPowerMode+0xc8>
    rslt = setGyroConf(dev);
 800fcb6:	6838      	ldr	r0, [r7, #0]
 800fcb8:	f000 f81e 	bl	800fcf8 <setGyroConf>
 800fcbc:	4603      	mov	r3, r0
 800fcbe:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK) {
 800fcc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d10d      	bne.n	800fce4 <setStepPowerMode+0xc8>
      /* write power mode for accel and gyro */
      rslt = setPowerMode(dev);
 800fcc8:	6838      	ldr	r0, [r7, #0]
 800fcca:	f000 fa5a 	bl	8010182 <setPowerMode>
 800fcce:	4603      	mov	r3, r0
 800fcd0:	73fb      	strb	r3, [r7, #15]
      if (rslt == BMI160_OK)
 800fcd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d104      	bne.n	800fce4 <setStepPowerMode+0xc8>
        rslt = checkInvalidSettg(dev);
 800fcda:	6838      	ldr	r0, [r7, #0]
 800fcdc:	f000 f915 	bl	800ff0a <checkInvalidSettg>
 800fce0:	4603      	mov	r3, r0
 800fce2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return rslt;
 800fce4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fce8:	4618      	mov	r0, r3
 800fcea:	3710      	adds	r7, #16
 800fcec:	46bd      	mov	sp, r7
 800fcee:	bd80      	pop	{r7, pc}
 800fcf0:	200005bc 	.word	0x200005bc
 800fcf4:	20000000 	.word	0x20000000

0800fcf8 <setGyroConf>:

int8_t setGyroConf(struct bmi160Dev *dev){
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	b084      	sub	sp, #16
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint8_t data[2]={0};
 800fd00:	2300      	movs	r3, #0
 800fd02:	81bb      	strh	r3, [r7, #12]
  rslt = checkGyroConfig(data, dev);
 800fd04:	f107 030c 	add.w	r3, r7, #12
 800fd08:	6879      	ldr	r1, [r7, #4]
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	f000 f836 	bl	800fd7c <checkGyroConfig>
 800fd10:	4603      	mov	r3, r0
 800fd12:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK) {
 800fd14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d129      	bne.n	800fd70 <setGyroConf+0x78>
    // Write output data rate and bandwidth
    rslt = setRegs(BMI160_GYRO_CONFIG_ADDR, &data[0], 1, dev);
 800fd1c:	f107 010c 	add.w	r1, r7, #12
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	2201      	movs	r2, #1
 800fd24:	2042      	movs	r0, #66	; 0x42
 800fd26:	f001 f869 	bl	8010dfc <setRegs>
 800fd2a:	4603      	mov	r3, r0
 800fd2c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK) {
 800fd2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d11c      	bne.n	800fd70 <setGyroConf+0x78>
      dev->prevGyroCfg.odr = dev->gyroCfg.odr;
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	7b5a      	ldrb	r2, [r3, #13]
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	745a      	strb	r2, [r3, #17]
      dev->prevGyroCfg.bw = dev->gyroCfg.bw;
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	7bda      	ldrb	r2, [r3, #15]
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	74da      	strb	r2, [r3, #19]
      //delay(BMI160_ONE_MS_DELAY);
      HAL_Delay(BMI160_ONE_MS_DELAY);
 800fd46:	2001      	movs	r0, #1
 800fd48:	f005 f896 	bl	8014e78 <HAL_Delay>
      // Write gyro range
      rslt = setRegs(BMI160_GYRO_RANGE_ADDR, &data[1], 1, dev);
 800fd4c:	f107 030c 	add.w	r3, r7, #12
 800fd50:	1c59      	adds	r1, r3, #1
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	2201      	movs	r2, #1
 800fd56:	2043      	movs	r0, #67	; 0x43
 800fd58:	f001 f850 	bl	8010dfc <setRegs>
 800fd5c:	4603      	mov	r3, r0
 800fd5e:	73fb      	strb	r3, [r7, #15]
      if (rslt == BMI160_OK)
 800fd60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d103      	bne.n	800fd70 <setGyroConf+0x78>
        dev->prevGyroCfg.range = dev->gyroCfg.range;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	7b9a      	ldrb	r2, [r3, #14]
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	749a      	strb	r2, [r3, #18]
    }
  }
  return rslt;
 800fd70:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fd74:	4618      	mov	r0, r3
 800fd76:	3710      	adds	r7, #16
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	bd80      	pop	{r7, pc}

0800fd7c <checkGyroConfig>:

int8_t checkGyroConfig(uint8_t *data, struct bmi160Dev *dev){
 800fd7c:	b580      	push	{r7, lr}
 800fd7e:	b084      	sub	sp, #16
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
 800fd84:	6039      	str	r1, [r7, #0]
  int8_t rslt;
  /* read gyro Output data rate and bandwidth */
  rslt = getRegs(BMI160_GYRO_CONFIG_ADDR, data, 2, dev);
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	2202      	movs	r2, #2
 800fd8a:	6879      	ldr	r1, [r7, #4]
 800fd8c:	2042      	movs	r0, #66	; 0x42
 800fd8e:	f000 ffdf 	bl	8010d50 <getRegs>
 800fd92:	4603      	mov	r3, r0
 800fd94:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK) {
 800fd96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d11b      	bne.n	800fdd6 <checkGyroConfig+0x5a>
    rslt = processGyroOdr(&data[0], dev);
 800fd9e:	6839      	ldr	r1, [r7, #0]
 800fda0:	6878      	ldr	r0, [r7, #4]
 800fda2:	f000 f81e 	bl	800fde2 <processGyroOdr>
 800fda6:	4603      	mov	r3, r0
 800fda8:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK) {
 800fdaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d111      	bne.n	800fdd6 <checkGyroConfig+0x5a>
      rslt = processGyroBw(&data[0], dev);
 800fdb2:	6839      	ldr	r1, [r7, #0]
 800fdb4:	6878      	ldr	r0, [r7, #4]
 800fdb6:	f000 f87a 	bl	800feae <processGyroBw>
 800fdba:	4603      	mov	r3, r0
 800fdbc:	73fb      	strb	r3, [r7, #15]
      if (rslt == BMI160_OK)
 800fdbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d107      	bne.n	800fdd6 <checkGyroConfig+0x5a>
        rslt = processGyroRange(&data[1], dev);
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	3301      	adds	r3, #1
 800fdca:	6839      	ldr	r1, [r7, #0]
 800fdcc:	4618      	mov	r0, r3
 800fdce:	f000 f83b 	bl	800fe48 <processGyroRange>
 800fdd2:	4603      	mov	r3, r0
 800fdd4:	73fb      	strb	r3, [r7, #15]
    }
  }
  return rslt;
 800fdd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fdda:	4618      	mov	r0, r3
 800fddc:	3710      	adds	r7, #16
 800fdde:	46bd      	mov	sp, r7
 800fde0:	bd80      	pop	{r7, pc}

0800fde2 <processGyroOdr>:

int8_t processGyroOdr(uint8_t *data, struct bmi160Dev *dev){
 800fde2:	b480      	push	{r7}
 800fde4:	b085      	sub	sp, #20
 800fde6:	af00      	add	r7, sp, #0
 800fde8:	6078      	str	r0, [r7, #4]
 800fdea:	6039      	str	r1, [r7, #0]
  int8_t rslt = 0;
 800fdec:	2300      	movs	r3, #0
 800fdee:	73fb      	strb	r3, [r7, #15]
  uint8_t temp = 0;
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	73bb      	strb	r3, [r7, #14]
  uint8_t odr = 0;
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	737b      	strb	r3, [r7, #13]
  if (dev->gyroCfg.odr <= BMI160_GYRO_ODR_MAX) {
 800fdf8:	683b      	ldr	r3, [r7, #0]
 800fdfa:	7b5b      	ldrb	r3, [r3, #13]
 800fdfc:	2b0d      	cmp	r3, #13
 800fdfe:	d81a      	bhi.n	800fe36 <processGyroOdr+0x54>
    if (dev->gyroCfg.odr != dev->prevGyroCfg.odr) {
 800fe00:	683b      	ldr	r3, [r7, #0]
 800fe02:	7b5a      	ldrb	r2, [r3, #13]
 800fe04:	683b      	ldr	r3, [r7, #0]
 800fe06:	7c5b      	ldrb	r3, [r3, #17]
 800fe08:	429a      	cmp	r2, r3
 800fe0a:	d016      	beq.n	800fe3a <processGyroOdr+0x58>
      odr = (uint8_t)dev->gyroCfg.odr;
 800fe0c:	683b      	ldr	r3, [r7, #0]
 800fe0e:	7b5b      	ldrb	r3, [r3, #13]
 800fe10:	737b      	strb	r3, [r7, #13]
      temp = (*data & ~BMI160_GYRO_ODR_MASK);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	781b      	ldrb	r3, [r3, #0]
 800fe16:	f023 030f 	bic.w	r3, r3, #15
 800fe1a:	73bb      	strb	r3, [r7, #14]
      /* Adding output data rate */
      *data = temp | (odr & BMI160_GYRO_ODR_MASK);
 800fe1c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800fe20:	f003 030f 	and.w	r3, r3, #15
 800fe24:	b25a      	sxtb	r2, r3
 800fe26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe2a:	4313      	orrs	r3, r2
 800fe2c:	b25b      	sxtb	r3, r3
 800fe2e:	b2da      	uxtb	r2, r3
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	701a      	strb	r2, [r3, #0]
 800fe34:	e001      	b.n	800fe3a <processGyroOdr+0x58>
    }
  } else {
    rslt = BMI160_E_OUT_OF_RANGE;
 800fe36:	23fc      	movs	r3, #252	; 0xfc
 800fe38:	73fb      	strb	r3, [r7, #15]
  }

  return rslt;
 800fe3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fe3e:	4618      	mov	r0, r3
 800fe40:	3714      	adds	r7, #20
 800fe42:	46bd      	mov	sp, r7
 800fe44:	bc80      	pop	{r7}
 800fe46:	4770      	bx	lr

0800fe48 <processGyroRange>:

int8_t processGyroRange(uint8_t *data, struct bmi160Dev *dev){
 800fe48:	b480      	push	{r7}
 800fe4a:	b085      	sub	sp, #20
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
 800fe50:	6039      	str	r1, [r7, #0]
  int8_t rslt = 0;
 800fe52:	2300      	movs	r3, #0
 800fe54:	73fb      	strb	r3, [r7, #15]
  uint8_t temp = 0;
 800fe56:	2300      	movs	r3, #0
 800fe58:	73bb      	strb	r3, [r7, #14]
  uint8_t range = 0;
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	737b      	strb	r3, [r7, #13]
  if (dev->gyroCfg.range <= BMI160_GYRO_RANGE_MAX) {
 800fe5e:	683b      	ldr	r3, [r7, #0]
 800fe60:	7b9b      	ldrb	r3, [r3, #14]
 800fe62:	2b04      	cmp	r3, #4
 800fe64:	d81a      	bhi.n	800fe9c <processGyroRange+0x54>
    if (dev->gyroCfg.range != dev->prevGyroCfg.range) {
 800fe66:	683b      	ldr	r3, [r7, #0]
 800fe68:	7b9a      	ldrb	r2, [r3, #14]
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	7c9b      	ldrb	r3, [r3, #18]
 800fe6e:	429a      	cmp	r2, r3
 800fe70:	d016      	beq.n	800fea0 <processGyroRange+0x58>
      range = (uint8_t)dev->gyroCfg.range;
 800fe72:	683b      	ldr	r3, [r7, #0]
 800fe74:	7b9b      	ldrb	r3, [r3, #14]
 800fe76:	737b      	strb	r3, [r7, #13]
      temp = *data & ~BMI160_GYRO_RANGE_MSK;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	781b      	ldrb	r3, [r3, #0]
 800fe7c:	f023 0307 	bic.w	r3, r3, #7
 800fe80:	73bb      	strb	r3, [r7, #14]
      /* Adding range */
      *data = temp | (range & BMI160_GYRO_RANGE_MSK);
 800fe82:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800fe86:	f003 0307 	and.w	r3, r3, #7
 800fe8a:	b25a      	sxtb	r2, r3
 800fe8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe90:	4313      	orrs	r3, r2
 800fe92:	b25b      	sxtb	r3, r3
 800fe94:	b2da      	uxtb	r2, r3
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	701a      	strb	r2, [r3, #0]
 800fe9a:	e001      	b.n	800fea0 <processGyroRange+0x58>
    }
  } else {
    rslt = BMI160_E_OUT_OF_RANGE;
 800fe9c:	23fc      	movs	r3, #252	; 0xfc
 800fe9e:	73fb      	strb	r3, [r7, #15]
  }

  return rslt;
 800fea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fea4:	4618      	mov	r0, r3
 800fea6:	3714      	adds	r7, #20
 800fea8:	46bd      	mov	sp, r7
 800feaa:	bc80      	pop	{r7}
 800feac:	4770      	bx	lr

0800feae <processGyroBw>:

int8_t processGyroBw(uint8_t *data, struct bmi160Dev *dev){
 800feae:	b480      	push	{r7}
 800feb0:	b085      	sub	sp, #20
 800feb2:	af00      	add	r7, sp, #0
 800feb4:	6078      	str	r0, [r7, #4]
 800feb6:	6039      	str	r1, [r7, #0]
  int8_t rslt = 0;
 800feb8:	2300      	movs	r3, #0
 800feba:	73fb      	strb	r3, [r7, #15]
  uint8_t temp = 0;
 800febc:	2300      	movs	r3, #0
 800febe:	73bb      	strb	r3, [r7, #14]
  uint8_t bw = 0;
 800fec0:	2300      	movs	r3, #0
 800fec2:	737b      	strb	r3, [r7, #13]
  if (dev->gyroCfg.bw <= BMI160_GYRO_BW_MAX) {
 800fec4:	683b      	ldr	r3, [r7, #0]
 800fec6:	7bdb      	ldrb	r3, [r3, #15]
 800fec8:	2b02      	cmp	r3, #2
 800feca:	d815      	bhi.n	800fef8 <processGyroBw+0x4a>
    bw = (uint8_t)dev->gyroCfg.bw;
 800fecc:	683b      	ldr	r3, [r7, #0]
 800fece:	7bdb      	ldrb	r3, [r3, #15]
 800fed0:	737b      	strb	r3, [r7, #13]
    temp = *data & ~BMI160_GYRO_BW_MASK;
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	781b      	ldrb	r3, [r3, #0]
 800fed6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800feda:	73bb      	strb	r3, [r7, #14]
    /* Adding bandwidth */
    *data = temp | ((bw << 4) & BMI160_GYRO_BW_MASK);
 800fedc:	7b7b      	ldrb	r3, [r7, #13]
 800fede:	011b      	lsls	r3, r3, #4
 800fee0:	b25b      	sxtb	r3, r3
 800fee2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800fee6:	b25a      	sxtb	r2, r3
 800fee8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800feec:	4313      	orrs	r3, r2
 800feee:	b25b      	sxtb	r3, r3
 800fef0:	b2da      	uxtb	r2, r3
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	701a      	strb	r2, [r3, #0]
 800fef6:	e001      	b.n	800fefc <processGyroBw+0x4e>
  } else {
    rslt = BMI160_E_OUT_OF_RANGE;
 800fef8:	23fc      	movs	r3, #252	; 0xfc
 800fefa:	73fb      	strb	r3, [r7, #15]
  }
  return rslt;
 800fefc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ff00:	4618      	mov	r0, r3
 800ff02:	3714      	adds	r7, #20
 800ff04:	46bd      	mov	sp, r7
 800ff06:	bc80      	pop	{r7}
 800ff08:	4770      	bx	lr

0800ff0a <checkInvalidSettg>:

int8_t checkInvalidSettg( struct bmi160Dev *dev){
 800ff0a:	b580      	push	{r7, lr}
 800ff0c:	b084      	sub	sp, #16
 800ff0e:	af00      	add	r7, sp, #0
 800ff10:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint8_t data = 0;
 800ff12:	2300      	movs	r3, #0
 800ff14:	73bb      	strb	r3, [r7, #14]
  // read the error reg
  rslt = getRegs(BMI160_ERROR_REG_ADDR, &data, 1, dev);
 800ff16:	f107 010e 	add.w	r1, r7, #14
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	2201      	movs	r2, #1
 800ff1e:	2002      	movs	r0, #2
 800ff20:	f000 ff16 	bl	8010d50 <getRegs>
 800ff24:	4603      	mov	r3, r0
 800ff26:	73fb      	strb	r3, [r7, #15]
  data = data >> 1;
 800ff28:	7bbb      	ldrb	r3, [r7, #14]
 800ff2a:	085b      	lsrs	r3, r3, #1
 800ff2c:	b2db      	uxtb	r3, r3
 800ff2e:	73bb      	strb	r3, [r7, #14]
  data = data & BMI160_ERR_REG_MASK;
 800ff30:	7bbb      	ldrb	r3, [r7, #14]
 800ff32:	f003 030f 	and.w	r3, r3, #15
 800ff36:	b2db      	uxtb	r3, r3
 800ff38:	73bb      	strb	r3, [r7, #14]
  if (data == 1)
 800ff3a:	7bbb      	ldrb	r3, [r7, #14]
 800ff3c:	2b01      	cmp	r3, #1
 800ff3e:	d102      	bne.n	800ff46 <checkInvalidSettg+0x3c>
    rslt = BMI160_E_ACCEL_ODR_BW_INVALID;
 800ff40:	23fa      	movs	r3, #250	; 0xfa
 800ff42:	73fb      	strb	r3, [r7, #15]
 800ff44:	e010      	b.n	800ff68 <checkInvalidSettg+0x5e>
  else if (data == 2)
 800ff46:	7bbb      	ldrb	r3, [r7, #14]
 800ff48:	2b02      	cmp	r3, #2
 800ff4a:	d102      	bne.n	800ff52 <checkInvalidSettg+0x48>
    rslt = BMI160_E_GYRO_ODR_BW_INVALID;
 800ff4c:	23f9      	movs	r3, #249	; 0xf9
 800ff4e:	73fb      	strb	r3, [r7, #15]
 800ff50:	e00a      	b.n	800ff68 <checkInvalidSettg+0x5e>
  else if (data == 3)
 800ff52:	7bbb      	ldrb	r3, [r7, #14]
 800ff54:	2b03      	cmp	r3, #3
 800ff56:	d102      	bne.n	800ff5e <checkInvalidSettg+0x54>
    rslt = BMI160_E_LWP_PRE_FLTR_INT_INVALID;
 800ff58:	23f8      	movs	r3, #248	; 0xf8
 800ff5a:	73fb      	strb	r3, [r7, #15]
 800ff5c:	e004      	b.n	800ff68 <checkInvalidSettg+0x5e>
  else if (data == 7)
 800ff5e:	7bbb      	ldrb	r3, [r7, #14]
 800ff60:	2b07      	cmp	r3, #7
 800ff62:	d101      	bne.n	800ff68 <checkInvalidSettg+0x5e>
    rslt = BMI160_E_LWP_PRE_FLTR_INVALID;
 800ff64:	23f7      	movs	r3, #247	; 0xf7
 800ff66:	73fb      	strb	r3, [r7, #15]

  return rslt;
 800ff68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ff6c:	4618      	mov	r0, r3
 800ff6e:	3710      	adds	r7, #16
 800ff70:	46bd      	mov	sp, r7
 800ff72:	bd80      	pop	{r7, pc}

0800ff74 <setAccelConf>:

int8_t setAccelConf(struct bmi160Dev *dev){
 800ff74:	b580      	push	{r7, lr}
 800ff76:	b084      	sub	sp, #16
 800ff78:	af00      	add	r7, sp, #0
 800ff7a:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMI160_OK;
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	73fb      	strb	r3, [r7, #15]
  uint8_t data[2] = {0};
 800ff80:	2300      	movs	r3, #0
 800ff82:	81bb      	strh	r3, [r7, #12]
  rslt = checkAccelConfig(data, dev);
 800ff84:	f107 030c 	add.w	r3, r7, #12
 800ff88:	6879      	ldr	r1, [r7, #4]
 800ff8a:	4618      	mov	r0, r3
 800ff8c:	f000 f836 	bl	800fffc <checkAccelConfig>
 800ff90:	4603      	mov	r3, r0
 800ff92:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK) {
 800ff94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d129      	bne.n	800fff0 <setAccelConf+0x7c>
    rslt = setRegs(BMI160_ACCEL_CONFIG_ADDR, &data[0], 1, dev);
 800ff9c:	f107 010c 	add.w	r1, r7, #12
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	2201      	movs	r2, #1
 800ffa4:	2040      	movs	r0, #64	; 0x40
 800ffa6:	f000 ff29 	bl	8010dfc <setRegs>
 800ffaa:	4603      	mov	r3, r0
 800ffac:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK) {
 800ffae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d11c      	bne.n	800fff0 <setAccelConf+0x7c>
      dev->prevAccelCfg.odr = dev->accelCfg.odr;
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	795a      	ldrb	r2, [r3, #5]
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	725a      	strb	r2, [r3, #9]
      dev->prevAccelCfg.bw = dev->accelCfg.bw;
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	79da      	ldrb	r2, [r3, #7]
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	72da      	strb	r2, [r3, #11]
      //delay(BMI160_ONE_MS_DELAY);
      HAL_Delay(BMI160_ONE_MS_DELAY);
 800ffc6:	2001      	movs	r0, #1
 800ffc8:	f004 ff56 	bl	8014e78 <HAL_Delay>
      rslt = setRegs(BMI160_ACCEL_RANGE_ADDR, &data[1], 1, dev);
 800ffcc:	f107 030c 	add.w	r3, r7, #12
 800ffd0:	1c59      	adds	r1, r3, #1
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	2201      	movs	r2, #1
 800ffd6:	2041      	movs	r0, #65	; 0x41
 800ffd8:	f000 ff10 	bl	8010dfc <setRegs>
 800ffdc:	4603      	mov	r3, r0
 800ffde:	73fb      	strb	r3, [r7, #15]
      if (rslt == BMI160_OK){
 800ffe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d103      	bne.n	800fff0 <setAccelConf+0x7c>
        dev->prevAccelCfg.range = dev->accelCfg.range;
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	799a      	ldrb	r2, [r3, #6]
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	729a      	strb	r2, [r3, #10]
      }
    }
  }
  return rslt;
 800fff0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fff4:	4618      	mov	r0, r3
 800fff6:	3710      	adds	r7, #16
 800fff8:	46bd      	mov	sp, r7
 800fffa:	bd80      	pop	{r7, pc}

0800fffc <checkAccelConfig>:

int8_t checkAccelConfig(uint8_t *data, struct bmi160Dev *dev){
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b084      	sub	sp, #16
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
 8010004:	6039      	str	r1, [r7, #0]
  int8_t rslt;
  /* read accel Output data rate and bandwidth */
  rslt = getRegs(BMI160_ACCEL_CONFIG_ADDR, data, 2, dev);
 8010006:	683b      	ldr	r3, [r7, #0]
 8010008:	2202      	movs	r2, #2
 801000a:	6879      	ldr	r1, [r7, #4]
 801000c:	2040      	movs	r0, #64	; 0x40
 801000e:	f000 fe9f 	bl	8010d50 <getRegs>
 8010012:	4603      	mov	r3, r0
 8010014:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK) {
 8010016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801001a:	2b00      	cmp	r3, #0
 801001c:	d11b      	bne.n	8010056 <checkAccelConfig+0x5a>
    rslt = processAccelOdr(&data[0], dev);
 801001e:	6839      	ldr	r1, [r7, #0]
 8010020:	6878      	ldr	r0, [r7, #4]
 8010022:	f000 f81e 	bl	8010062 <processAccelOdr>
 8010026:	4603      	mov	r3, r0
 8010028:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK) {
 801002a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d111      	bne.n	8010056 <checkAccelConfig+0x5a>
      rslt = processAccelBw(&data[0], dev);
 8010032:	6839      	ldr	r1, [r7, #0]
 8010034:	6878      	ldr	r0, [r7, #4]
 8010036:	f000 f847 	bl	80100c8 <processAccelBw>
 801003a:	4603      	mov	r3, r0
 801003c:	73fb      	strb	r3, [r7, #15]
      if (rslt == BMI160_OK)
 801003e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d107      	bne.n	8010056 <checkAccelConfig+0x5a>
        rslt = processAccelRange(&data[1], dev);
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	3301      	adds	r3, #1
 801004a:	6839      	ldr	r1, [r7, #0]
 801004c:	4618      	mov	r0, r3
 801004e:	f000 f865 	bl	801011c <processAccelRange>
 8010052:	4603      	mov	r3, r0
 8010054:	73fb      	strb	r3, [r7, #15]
    }
  }
  return rslt;
 8010056:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801005a:	4618      	mov	r0, r3
 801005c:	3710      	adds	r7, #16
 801005e:	46bd      	mov	sp, r7
 8010060:	bd80      	pop	{r7, pc}

08010062 <processAccelOdr>:

int8_t processAccelOdr(uint8_t *data,  struct bmi160Dev *dev){
 8010062:	b480      	push	{r7}
 8010064:	b085      	sub	sp, #20
 8010066:	af00      	add	r7, sp, #0
 8010068:	6078      	str	r0, [r7, #4]
 801006a:	6039      	str	r1, [r7, #0]
  int8_t rslt = 0;
 801006c:	2300      	movs	r3, #0
 801006e:	73fb      	strb	r3, [r7, #15]
  uint8_t temp = 0;
 8010070:	2300      	movs	r3, #0
 8010072:	73bb      	strb	r3, [r7, #14]
  uint8_t odr = 0;
 8010074:	2300      	movs	r3, #0
 8010076:	737b      	strb	r3, [r7, #13]

  if (dev->accelCfg.odr <= BMI160_ACCEL_ODR_MAX) {
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	795b      	ldrb	r3, [r3, #5]
 801007c:	2b0f      	cmp	r3, #15
 801007e:	d81a      	bhi.n	80100b6 <processAccelOdr+0x54>
    if (dev->accelCfg.odr != dev->prevAccelCfg.odr) {
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	795a      	ldrb	r2, [r3, #5]
 8010084:	683b      	ldr	r3, [r7, #0]
 8010086:	7a5b      	ldrb	r3, [r3, #9]
 8010088:	429a      	cmp	r2, r3
 801008a:	d016      	beq.n	80100ba <processAccelOdr+0x58>
      odr = (uint8_t)dev->accelCfg.odr;
 801008c:	683b      	ldr	r3, [r7, #0]
 801008e:	795b      	ldrb	r3, [r3, #5]
 8010090:	737b      	strb	r3, [r7, #13]
      temp = *data & ~BMI160_ACCEL_ODR_MASK;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	781b      	ldrb	r3, [r3, #0]
 8010096:	f023 030f 	bic.w	r3, r3, #15
 801009a:	73bb      	strb	r3, [r7, #14]
      /* Adding output data rate */
      *data = temp | (odr & BMI160_ACCEL_ODR_MASK);
 801009c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80100a0:	f003 030f 	and.w	r3, r3, #15
 80100a4:	b25a      	sxtb	r2, r3
 80100a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80100aa:	4313      	orrs	r3, r2
 80100ac:	b25b      	sxtb	r3, r3
 80100ae:	b2da      	uxtb	r2, r3
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	701a      	strb	r2, [r3, #0]
 80100b4:	e001      	b.n	80100ba <processAccelOdr+0x58>
    }
  } else {
    rslt = BMI160_E_OUT_OF_RANGE;
 80100b6:	23fc      	movs	r3, #252	; 0xfc
 80100b8:	73fb      	strb	r3, [r7, #15]
  }

  return rslt;
 80100ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80100be:	4618      	mov	r0, r3
 80100c0:	3714      	adds	r7, #20
 80100c2:	46bd      	mov	sp, r7
 80100c4:	bc80      	pop	{r7}
 80100c6:	4770      	bx	lr

080100c8 <processAccelBw>:

int8_t processAccelBw(uint8_t *data, struct bmi160Dev *dev){
 80100c8:	b480      	push	{r7}
 80100ca:	b085      	sub	sp, #20
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	6078      	str	r0, [r7, #4]
 80100d0:	6039      	str	r1, [r7, #0]
  int8_t rslt = 0;
 80100d2:	2300      	movs	r3, #0
 80100d4:	73fb      	strb	r3, [r7, #15]
  uint8_t temp = 0;
 80100d6:	2300      	movs	r3, #0
 80100d8:	73bb      	strb	r3, [r7, #14]
  uint8_t bw = 0;
 80100da:	2300      	movs	r3, #0
 80100dc:	737b      	strb	r3, [r7, #13]

  if (dev->accelCfg.bw <= BMI160_ACCEL_BW_MAX) {
 80100de:	683b      	ldr	r3, [r7, #0]
 80100e0:	79db      	ldrb	r3, [r3, #7]
 80100e2:	2b02      	cmp	r3, #2
 80100e4:	d811      	bhi.n	801010a <processAccelBw+0x42>
    if (dev->accelCfg.bw != dev->prevAccelCfg.bw) {
 80100e6:	683b      	ldr	r3, [r7, #0]
 80100e8:	79da      	ldrb	r2, [r3, #7]
 80100ea:	683b      	ldr	r3, [r7, #0]
 80100ec:	7adb      	ldrb	r3, [r3, #11]
 80100ee:	429a      	cmp	r2, r3
 80100f0:	d00d      	beq.n	801010e <processAccelBw+0x46>
      bw = (uint8_t)dev->accelCfg.bw;
 80100f2:	683b      	ldr	r3, [r7, #0]
 80100f4:	79db      	ldrb	r3, [r3, #7]
 80100f6:	737b      	strb	r3, [r7, #13]
      temp = *data & ~BMI160_ACCEL_BW_MASK;
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	781b      	ldrb	r3, [r3, #0]
 80100fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010100:	73bb      	strb	r3, [r7, #14]
      /* Adding bandwidth */
      *data = temp | ((bw << 4) & BMI160_ACCEL_ODR_MASK);
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	7bba      	ldrb	r2, [r7, #14]
 8010106:	701a      	strb	r2, [r3, #0]
 8010108:	e001      	b.n	801010e <processAccelBw+0x46>
    }
  } else {
    rslt = BMI160_E_OUT_OF_RANGE;
 801010a:	23fc      	movs	r3, #252	; 0xfc
 801010c:	73fb      	strb	r3, [r7, #15]
  }

  return rslt;
 801010e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010112:	4618      	mov	r0, r3
 8010114:	3714      	adds	r7, #20
 8010116:	46bd      	mov	sp, r7
 8010118:	bc80      	pop	{r7}
 801011a:	4770      	bx	lr

0801011c <processAccelRange>:

int8_t processAccelRange(uint8_t *data, struct bmi160Dev *dev){
 801011c:	b480      	push	{r7}
 801011e:	b085      	sub	sp, #20
 8010120:	af00      	add	r7, sp, #0
 8010122:	6078      	str	r0, [r7, #4]
 8010124:	6039      	str	r1, [r7, #0]
  int8_t rslt = 0;
 8010126:	2300      	movs	r3, #0
 8010128:	73fb      	strb	r3, [r7, #15]
  uint8_t temp = 0;
 801012a:	2300      	movs	r3, #0
 801012c:	73bb      	strb	r3, [r7, #14]
  uint8_t range = 0;
 801012e:	2300      	movs	r3, #0
 8010130:	737b      	strb	r3, [r7, #13]

  if (dev->accelCfg.range <= BMI160_ACCEL_RANGE_MAX) {
 8010132:	683b      	ldr	r3, [r7, #0]
 8010134:	799b      	ldrb	r3, [r3, #6]
 8010136:	2b0c      	cmp	r3, #12
 8010138:	d81a      	bhi.n	8010170 <processAccelRange+0x54>
    if (dev->accelCfg.range != dev->prevAccelCfg.range) {
 801013a:	683b      	ldr	r3, [r7, #0]
 801013c:	799a      	ldrb	r2, [r3, #6]
 801013e:	683b      	ldr	r3, [r7, #0]
 8010140:	7a9b      	ldrb	r3, [r3, #10]
 8010142:	429a      	cmp	r2, r3
 8010144:	d016      	beq.n	8010174 <processAccelRange+0x58>
      range = (uint8_t)dev->accelCfg.range;
 8010146:	683b      	ldr	r3, [r7, #0]
 8010148:	799b      	ldrb	r3, [r3, #6]
 801014a:	737b      	strb	r3, [r7, #13]
      temp = *data & ~BMI160_ACCEL_RANGE_MASK;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	781b      	ldrb	r3, [r3, #0]
 8010150:	f023 030f 	bic.w	r3, r3, #15
 8010154:	73bb      	strb	r3, [r7, #14]
      /* Adding range */
      *data = temp | (range & BMI160_ACCEL_RANGE_MASK);
 8010156:	f997 300d 	ldrsb.w	r3, [r7, #13]
 801015a:	f003 030f 	and.w	r3, r3, #15
 801015e:	b25a      	sxtb	r2, r3
 8010160:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010164:	4313      	orrs	r3, r2
 8010166:	b25b      	sxtb	r3, r3
 8010168:	b2da      	uxtb	r2, r3
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	701a      	strb	r2, [r3, #0]
 801016e:	e001      	b.n	8010174 <processAccelRange+0x58>
    }
  } else {
    rslt = BMI160_E_OUT_OF_RANGE;
 8010170:	23fc      	movs	r3, #252	; 0xfc
 8010172:	73fb      	strb	r3, [r7, #15]
  }

  return rslt;
 8010174:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010178:	4618      	mov	r0, r3
 801017a:	3714      	adds	r7, #20
 801017c:	46bd      	mov	sp, r7
 801017e:	bc80      	pop	{r7}
 8010180:	4770      	bx	lr

08010182 <setPowerMode>:

int8_t setPowerMode(struct bmi160Dev *dev){
 8010182:	b580      	push	{r7, lr}
 8010184:	b084      	sub	sp, #16
 8010186:	af00      	add	r7, sp, #0
 8010188:	6078      	str	r0, [r7, #4]
  int8_t rslt = 0;
 801018a:	2300      	movs	r3, #0
 801018c:	73fb      	strb	r3, [r7, #15]
  rslt = setAccelPwr(dev);
 801018e:	6878      	ldr	r0, [r7, #4]
 8010190:	f000 f811 	bl	80101b6 <setAccelPwr>
 8010194:	4603      	mov	r3, r0
 8010196:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK){
 8010198:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d104      	bne.n	80101aa <setPowerMode+0x28>
    rslt = setGyroPwr(dev);
 80101a0:	6878      	ldr	r0, [r7, #4]
 80101a2:	f000 f89e 	bl	80102e2 <setGyroPwr>
 80101a6:	4603      	mov	r3, r0
 80101a8:	73fb      	strb	r3, [r7, #15]
  }
  return rslt;
 80101aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80101ae:	4618      	mov	r0, r3
 80101b0:	3710      	adds	r7, #16
 80101b2:	46bd      	mov	sp, r7
 80101b4:	bd80      	pop	{r7, pc}

080101b6 <setAccelPwr>:

int8_t setAccelPwr(struct bmi160Dev *dev){
 80101b6:	b580      	push	{r7, lr}
 80101b8:	b084      	sub	sp, #16
 80101ba:	af00      	add	r7, sp, #0
 80101bc:	6078      	str	r0, [r7, #4]
  int8_t rslt = 0;
 80101be:	2300      	movs	r3, #0
 80101c0:	73fb      	strb	r3, [r7, #15]
  uint8_t data = 0;
 80101c2:	2300      	movs	r3, #0
 80101c4:	73bb      	strb	r3, [r7, #14]
  if ((dev->accelCfg.power >= BMI160_ACCEL_SUSPEND_MODE) &&
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	791b      	ldrb	r3, [r3, #4]
 80101ca:	2b0f      	cmp	r3, #15
 80101cc:	d92a      	bls.n	8010224 <setAccelPwr+0x6e>
    (dev->accelCfg.power <= BMI160_ACCEL_LOWPOWER_MODE)) {
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	791b      	ldrb	r3, [r3, #4]
  if ((dev->accelCfg.power >= BMI160_ACCEL_SUSPEND_MODE) &&
 80101d2:	2b12      	cmp	r3, #18
 80101d4:	d826      	bhi.n	8010224 <setAccelPwr+0x6e>
    if (dev->accelCfg.power != dev->prevAccelCfg.power) {
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	791a      	ldrb	r2, [r3, #4]
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	7a1b      	ldrb	r3, [r3, #8]
 80101de:	429a      	cmp	r2, r3
 80101e0:	d023      	beq.n	801022a <setAccelPwr+0x74>
      rslt = processUnderSampling(&data, dev);
 80101e2:	f107 030e 	add.w	r3, r7, #14
 80101e6:	6879      	ldr	r1, [r7, #4]
 80101e8:	4618      	mov	r0, r3
 80101ea:	f000 f825 	bl	8010238 <processUnderSampling>
 80101ee:	4603      	mov	r3, r0
 80101f0:	73fb      	strb	r3, [r7, #15]
      if (rslt == BMI160_OK) {
 80101f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d117      	bne.n	801022a <setAccelPwr+0x74>
        /* Write accel power */
        rslt = setRegs(BMI160_COMMAND_REG_ADDR, &dev->accelCfg.power, 1, dev);
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	1d19      	adds	r1, r3, #4
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	2201      	movs	r2, #1
 8010202:	207e      	movs	r0, #126	; 0x7e
 8010204:	f000 fdfa 	bl	8010dfc <setRegs>
 8010208:	4603      	mov	r3, r0
 801020a:	73fb      	strb	r3, [r7, #15]
        /* Add delay of 5 ms */
        if (dev->prevAccelCfg.power == BMI160_ACCEL_SUSPEND_MODE){
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	7a1b      	ldrb	r3, [r3, #8]
 8010210:	2b10      	cmp	r3, #16
 8010212:	d102      	bne.n	801021a <setAccelPwr+0x64>
          //delay(BMI160_ACCEL_DELAY_MS);
        	HAL_Delay(BMI160_ACCEL_DELAY_MS);
 8010214:	2005      	movs	r0, #5
 8010216:	f004 fe2f 	bl	8014e78 <HAL_Delay>
        }
        dev->prevAccelCfg.power = dev->accelCfg.power;
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	791a      	ldrb	r2, [r3, #4]
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	721a      	strb	r2, [r3, #8]
    if (dev->accelCfg.power != dev->prevAccelCfg.power) {
 8010222:	e002      	b.n	801022a <setAccelPwr+0x74>
      }
    }
  } else {
    rslt = BMI160_E_OUT_OF_RANGE;
 8010224:	23fc      	movs	r3, #252	; 0xfc
 8010226:	73fb      	strb	r3, [r7, #15]
 8010228:	e000      	b.n	801022c <setAccelPwr+0x76>
    if (dev->accelCfg.power != dev->prevAccelCfg.power) {
 801022a:	bf00      	nop
  }
  return rslt;
 801022c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010230:	4618      	mov	r0, r3
 8010232:	3710      	adds	r7, #16
 8010234:	46bd      	mov	sp, r7
 8010236:	bd80      	pop	{r7, pc}

08010238 <processUnderSampling>:

int8_t processUnderSampling(uint8_t *data, struct bmi160Dev *dev){
 8010238:	b580      	push	{r7, lr}
 801023a:	b084      	sub	sp, #16
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]
 8010240:	6039      	str	r1, [r7, #0]
  int8_t rslt;
  uint8_t temp = 0;
 8010242:	2300      	movs	r3, #0
 8010244:	73bb      	strb	r3, [r7, #14]
  uint8_t pre_filter = 0;
 8010246:	2300      	movs	r3, #0
 8010248:	737b      	strb	r3, [r7, #13]
  rslt = getRegs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
 801024a:	683b      	ldr	r3, [r7, #0]
 801024c:	2201      	movs	r2, #1
 801024e:	6879      	ldr	r1, [r7, #4]
 8010250:	2040      	movs	r0, #64	; 0x40
 8010252:	f000 fd7d 	bl	8010d50 <getRegs>
 8010256:	4603      	mov	r3, r0
 8010258:	73fb      	strb	r3, [r7, #15]
  if (rslt == BMI160_OK) {
 801025a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d139      	bne.n	80102d6 <processUnderSampling+0x9e>
    if (dev->accelCfg.power == BMI160_ACCEL_LOWPOWER_MODE) {
 8010262:	683b      	ldr	r3, [r7, #0]
 8010264:	791b      	ldrb	r3, [r3, #4]
 8010266:	2b12      	cmp	r3, #18
 8010268:	d120      	bne.n	80102ac <processUnderSampling+0x74>
      temp = *data & ~BMI160_ACCEL_UNDERSAMPLING_MASK;
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	781b      	ldrb	r3, [r3, #0]
 801026e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010272:	73bb      	strb	r3, [r7, #14]
      /* Set under-sampling parameter */
      *data = temp | ((1 << 7) & BMI160_ACCEL_UNDERSAMPLING_MASK);
 8010274:	7bbb      	ldrb	r3, [r7, #14]
 8010276:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801027a:	b2da      	uxtb	r2, r3
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	701a      	strb	r2, [r3, #0]
      /* Write data */
      rslt = setRegs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
 8010280:	683b      	ldr	r3, [r7, #0]
 8010282:	2201      	movs	r2, #1
 8010284:	6879      	ldr	r1, [r7, #4]
 8010286:	2040      	movs	r0, #64	; 0x40
 8010288:	f000 fdb8 	bl	8010dfc <setRegs>
 801028c:	4603      	mov	r3, r0
 801028e:	73fb      	strb	r3, [r7, #15]
      /* disable the pre-filter data in
       * low power mode */
      if (rslt == BMI160_OK)
 8010290:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010294:	2b00      	cmp	r3, #0
 8010296:	d11e      	bne.n	80102d6 <processUnderSampling+0x9e>
        /* Disable the Pre-filter data*/
        rslt = setRegs(BMI160_INT_DATA_0_ADDR, &pre_filter, 2, dev);
 8010298:	f107 010d 	add.w	r1, r7, #13
 801029c:	683b      	ldr	r3, [r7, #0]
 801029e:	2202      	movs	r2, #2
 80102a0:	2058      	movs	r0, #88	; 0x58
 80102a2:	f000 fdab 	bl	8010dfc <setRegs>
 80102a6:	4603      	mov	r3, r0
 80102a8:	73fb      	strb	r3, [r7, #15]
 80102aa:	e014      	b.n	80102d6 <processUnderSampling+0x9e>
    } else {
      if (*data & BMI160_ACCEL_UNDERSAMPLING_MASK) {
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	781b      	ldrb	r3, [r3, #0]
 80102b0:	b25b      	sxtb	r3, r3
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	da0f      	bge.n	80102d6 <processUnderSampling+0x9e>

        temp = *data & ~BMI160_ACCEL_UNDERSAMPLING_MASK;
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	781b      	ldrb	r3, [r3, #0]
 80102ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80102be:	73bb      	strb	r3, [r7, #14]
        /* disable under-sampling parameter
        if already enabled */
        *data = temp;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	7bba      	ldrb	r2, [r7, #14]
 80102c4:	701a      	strb	r2, [r3, #0]
        /* Write data */
        rslt =setRegs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
 80102c6:	683b      	ldr	r3, [r7, #0]
 80102c8:	2201      	movs	r2, #1
 80102ca:	6879      	ldr	r1, [r7, #4]
 80102cc:	2040      	movs	r0, #64	; 0x40
 80102ce:	f000 fd95 	bl	8010dfc <setRegs>
 80102d2:	4603      	mov	r3, r0
 80102d4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return rslt;
 80102d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80102da:	4618      	mov	r0, r3
 80102dc:	3710      	adds	r7, #16
 80102de:	46bd      	mov	sp, r7
 80102e0:	bd80      	pop	{r7, pc}

080102e2 <setGyroPwr>:

int8_t setGyroPwr(struct bmi160Dev *dev){
 80102e2:	b580      	push	{r7, lr}
 80102e4:	b084      	sub	sp, #16
 80102e6:	af00      	add	r7, sp, #0
 80102e8:	6078      	str	r0, [r7, #4]
  int8_t rslt = 0;
 80102ea:	2300      	movs	r3, #0
 80102ec:	73fb      	strb	r3, [r7, #15]
  if ((dev->gyroCfg.power == BMI160_GYRO_SUSPEND_MODE) || (dev->gyroCfg.power == BMI160_GYRO_NORMAL_MODE)
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	7b1b      	ldrb	r3, [r3, #12]
 80102f2:	2b14      	cmp	r3, #20
 80102f4:	d007      	beq.n	8010306 <setGyroPwr+0x24>
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	7b1b      	ldrb	r3, [r3, #12]
 80102fa:	2b15      	cmp	r3, #21
 80102fc:	d003      	beq.n	8010306 <setGyroPwr+0x24>
    || (dev->gyroCfg.power == BMI160_GYRO_FASTSTARTUP_MODE)) {
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	7b1b      	ldrb	r3, [r3, #12]
 8010302:	2b17      	cmp	r3, #23
 8010304:	d127      	bne.n	8010356 <setGyroPwr+0x74>
    if (dev->gyroCfg.power != dev->prevGyroCfg.power) {
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	7b1a      	ldrb	r2, [r3, #12]
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	7c1b      	ldrb	r3, [r3, #16]
 801030e:	429a      	cmp	r2, r3
 8010310:	d023      	beq.n	801035a <setGyroPwr+0x78>
      /* Write gyro power */
      rslt = setRegs(BMI160_COMMAND_REG_ADDR, &dev->gyroCfg.power, 1, dev);
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	f103 010c 	add.w	r1, r3, #12
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	2201      	movs	r2, #1
 801031c:	207e      	movs	r0, #126	; 0x7e
 801031e:	f000 fd6d 	bl	8010dfc <setRegs>
 8010322:	4603      	mov	r3, r0
 8010324:	73fb      	strb	r3, [r7, #15]
      if (dev->prevGyroCfg.power == BMI160_GYRO_SUSPEND_MODE) {
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	7c1b      	ldrb	r3, [r3, #16]
 801032a:	2b14      	cmp	r3, #20
 801032c:	d103      	bne.n	8010336 <setGyroPwr+0x54>
        /* Delay of 81 ms */
        //delay(BMI160_GYRO_DELAY_MS);
        HAL_Delay(BMI160_GYRO_DELAY_MS);
 801032e:	2051      	movs	r0, #81	; 0x51
 8010330:	f004 fda2 	bl	8014e78 <HAL_Delay>
 8010334:	e00a      	b.n	801034c <setGyroPwr+0x6a>
      } else if ((dev->prevGyroCfg.power == BMI160_GYRO_FASTSTARTUP_MODE)
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	7c1b      	ldrb	r3, [r3, #16]
 801033a:	2b17      	cmp	r3, #23
 801033c:	d106      	bne.n	801034c <setGyroPwr+0x6a>
        && (dev->gyroCfg.power == BMI160_GYRO_NORMAL_MODE)) {
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	7b1b      	ldrb	r3, [r3, #12]
 8010342:	2b15      	cmp	r3, #21
 8010344:	d102      	bne.n	801034c <setGyroPwr+0x6a>
        /* This delay is required for transition from
        fast-startup mode to normal mode */
        //delay(10);
        HAL_Delay(10);
 8010346:	200a      	movs	r0, #10
 8010348:	f004 fd96 	bl	8014e78 <HAL_Delay>
      } else {
        /* do nothing */
      }
      dev->prevGyroCfg.power = dev->gyroCfg.power;
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	7b1a      	ldrb	r2, [r3, #12]
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	741a      	strb	r2, [r3, #16]
    if (dev->gyroCfg.power != dev->prevGyroCfg.power) {
 8010354:	e001      	b.n	801035a <setGyroPwr+0x78>
    }
  } else {
    rslt = BMI160_E_OUT_OF_RANGE;
 8010356:	23fc      	movs	r3, #252	; 0xfc
 8010358:	73fb      	strb	r3, [r7, #15]
  }

  return rslt;
 801035a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801035e:	4618      	mov	r0, r3
 8010360:	3710      	adds	r7, #16
 8010362:	46bd      	mov	sp, r7
 8010364:	bd80      	pop	{r7, pc}
	...

08010368 <getAccX>:

float getAccX(){
 8010368:	b590      	push	{r4, r7, lr}
 801036a:	b087      	sub	sp, #28
 801036c:	af00      	add	r7, sp, #0
	int rslt;
	float k;
	int16_t accelGyro[6]={0};
 801036e:	1d3b      	adds	r3, r7, #4
 8010370:	2200      	movs	r2, #0
 8010372:	601a      	str	r2, [r3, #0]
 8010374:	605a      	str	r2, [r3, #4]
 8010376:	609a      	str	r2, [r3, #8]
	rslt =getAccelGyroData(accelGyro);
 8010378:	1d3b      	adds	r3, r7, #4
 801037a:	4618      	mov	r0, r3
 801037c:	f000 f8c4 	bl	8010508 <getAccelGyroData>
 8010380:	4603      	mov	r3, r0
 8010382:	617b      	str	r3, [r7, #20]
	k=accelGyro[3]/16384.0;
 8010384:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8010388:	4618      	mov	r0, r3
 801038a:	f7fe f8a7 	bl	800e4dc <__aeabi_i2d>
 801038e:	f04f 0200 	mov.w	r2, #0
 8010392:	4b08      	ldr	r3, [pc, #32]	; (80103b4 <getAccX+0x4c>)
 8010394:	f7fe fa36 	bl	800e804 <__aeabi_ddiv>
 8010398:	4603      	mov	r3, r0
 801039a:	460c      	mov	r4, r1
 801039c:	4618      	mov	r0, r3
 801039e:	4621      	mov	r1, r4
 80103a0:	f7fe fbfe 	bl	800eba0 <__aeabi_d2f>
 80103a4:	4603      	mov	r3, r0
 80103a6:	613b      	str	r3, [r7, #16]
	return k;
 80103a8:	693b      	ldr	r3, [r7, #16]
}
 80103aa:	4618      	mov	r0, r3
 80103ac:	371c      	adds	r7, #28
 80103ae:	46bd      	mov	sp, r7
 80103b0:	bd90      	pop	{r4, r7, pc}
 80103b2:	bf00      	nop
 80103b4:	40d00000 	.word	0x40d00000

080103b8 <getAccY>:

float getAccY(){
 80103b8:	b590      	push	{r4, r7, lr}
 80103ba:	b087      	sub	sp, #28
 80103bc:	af00      	add	r7, sp, #0
	int rslt;
	float k;
	int16_t accelGyro[6]={0};
 80103be:	1d3b      	adds	r3, r7, #4
 80103c0:	2200      	movs	r2, #0
 80103c2:	601a      	str	r2, [r3, #0]
 80103c4:	605a      	str	r2, [r3, #4]
 80103c6:	609a      	str	r2, [r3, #8]
	rslt =getAccelGyroData(accelGyro);
 80103c8:	1d3b      	adds	r3, r7, #4
 80103ca:	4618      	mov	r0, r3
 80103cc:	f000 f89c 	bl	8010508 <getAccelGyroData>
 80103d0:	4603      	mov	r3, r0
 80103d2:	617b      	str	r3, [r7, #20]
	k=accelGyro[4]/16384.0;
 80103d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80103d8:	4618      	mov	r0, r3
 80103da:	f7fe f87f 	bl	800e4dc <__aeabi_i2d>
 80103de:	f04f 0200 	mov.w	r2, #0
 80103e2:	4b08      	ldr	r3, [pc, #32]	; (8010404 <getAccY+0x4c>)
 80103e4:	f7fe fa0e 	bl	800e804 <__aeabi_ddiv>
 80103e8:	4603      	mov	r3, r0
 80103ea:	460c      	mov	r4, r1
 80103ec:	4618      	mov	r0, r3
 80103ee:	4621      	mov	r1, r4
 80103f0:	f7fe fbd6 	bl	800eba0 <__aeabi_d2f>
 80103f4:	4603      	mov	r3, r0
 80103f6:	613b      	str	r3, [r7, #16]
	return k;
 80103f8:	693b      	ldr	r3, [r7, #16]
}
 80103fa:	4618      	mov	r0, r3
 80103fc:	371c      	adds	r7, #28
 80103fe:	46bd      	mov	sp, r7
 8010400:	bd90      	pop	{r4, r7, pc}
 8010402:	bf00      	nop
 8010404:	40d00000 	.word	0x40d00000

08010408 <getAccZ>:
float getAccZ(){
 8010408:	b590      	push	{r4, r7, lr}
 801040a:	b087      	sub	sp, #28
 801040c:	af00      	add	r7, sp, #0
	int rslt;
	float k;
	int16_t accelGyro[6]={0};
 801040e:	1d3b      	adds	r3, r7, #4
 8010410:	2200      	movs	r2, #0
 8010412:	601a      	str	r2, [r3, #0]
 8010414:	605a      	str	r2, [r3, #4]
 8010416:	609a      	str	r2, [r3, #8]
	rslt =getAccelGyroData(accelGyro);
 8010418:	1d3b      	adds	r3, r7, #4
 801041a:	4618      	mov	r0, r3
 801041c:	f000 f874 	bl	8010508 <getAccelGyroData>
 8010420:	4603      	mov	r3, r0
 8010422:	617b      	str	r3, [r7, #20]
	k=accelGyro[5]/16384.0;
 8010424:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010428:	4618      	mov	r0, r3
 801042a:	f7fe f857 	bl	800e4dc <__aeabi_i2d>
 801042e:	f04f 0200 	mov.w	r2, #0
 8010432:	4b09      	ldr	r3, [pc, #36]	; (8010458 <getAccZ+0x50>)
 8010434:	f7fe f9e6 	bl	800e804 <__aeabi_ddiv>
 8010438:	4603      	mov	r3, r0
 801043a:	460c      	mov	r4, r1
 801043c:	4618      	mov	r0, r3
 801043e:	4621      	mov	r1, r4
 8010440:	f7fe fbae 	bl	800eba0 <__aeabi_d2f>
 8010444:	4603      	mov	r3, r0
 8010446:	613b      	str	r3, [r7, #16]
	return -k;
 8010448:	693b      	ldr	r3, [r7, #16]
 801044a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
}
 801044e:	4618      	mov	r0, r3
 8010450:	371c      	adds	r7, #28
 8010452:	46bd      	mov	sp, r7
 8010454:	bd90      	pop	{r4, r7, pc}
 8010456:	bf00      	nop
 8010458:	40d00000 	.word	0x40d00000

0801045c <getstep>:

int getstep(void){
 801045c:	b580      	push	{r7, lr}
 801045e:	b082      	sub	sp, #8
 8010460:	af00      	add	r7, sp, #0
	uint16_t k=0;
 8010462:	2300      	movs	r3, #0
 8010464:	80fb      	strh	r3, [r7, #6]
    uint16_t stepCounter = 0;
 8010466:	2300      	movs	r3, #0
 8010468:	80bb      	strh	r3, [r7, #4]
    if (readStepCounter(&stepCounter,Obmi160)==BMI160_OK){
 801046a:	4b08      	ldr	r3, [pc, #32]	; (801048c <getstep+0x30>)
 801046c:	681a      	ldr	r2, [r3, #0]
 801046e:	1d3b      	adds	r3, r7, #4
 8010470:	4611      	mov	r1, r2
 8010472:	4618      	mov	r0, r3
 8010474:	f000 f80c 	bl	8010490 <readStepCounter>
 8010478:	4603      	mov	r3, r0
 801047a:	2b00      	cmp	r3, #0
 801047c:	d101      	bne.n	8010482 <getstep+0x26>
	  k=stepCounter;
 801047e:	88bb      	ldrh	r3, [r7, #4]
 8010480:	80fb      	strh	r3, [r7, #6]
    }
	return k;
 8010482:	88fb      	ldrh	r3, [r7, #6]
}
 8010484:	4618      	mov	r0, r3
 8010486:	3708      	adds	r7, #8
 8010488:	46bd      	mov	sp, r7
 801048a:	bd80      	pop	{r7, pc}
 801048c:	20000974 	.word	0x20000974

08010490 <readStepCounter>:

int8_t readStepCounter(uint16_t *stepVal, struct bmi160Dev *dev){
 8010490:	b580      	push	{r7, lr}
 8010492:	b084      	sub	sp, #16
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
 8010498:	6039      	str	r1, [r7, #0]
  int8_t rslt = BMI160_OK;
 801049a:	2300      	movs	r3, #0
 801049c:	73fb      	strb	r3, [r7, #15]
  uint8_t data[2] = {0, 0};
 801049e:	2300      	movs	r3, #0
 80104a0:	723b      	strb	r3, [r7, #8]
 80104a2:	2300      	movs	r3, #0
 80104a4:	727b      	strb	r3, [r7, #9]
  uint16_t msb = 0;
 80104a6:	2300      	movs	r3, #0
 80104a8:	81bb      	strh	r3, [r7, #12]
  uint8_t lsb = 0;
 80104aa:	2300      	movs	r3, #0
 80104ac:	72fb      	strb	r3, [r7, #11]
  if (dev == NULL){
 80104ae:	683b      	ldr	r3, [r7, #0]
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d101      	bne.n	80104b8 <readStepCounter+0x28>
    rslt = BMI160_E_NULL_PTR;
 80104b4:	23ff      	movs	r3, #255	; 0xff
 80104b6:	73fb      	strb	r3, [r7, #15]
  }
  if (rslt != BMI160_OK) {
 80104b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d002      	beq.n	80104c6 <readStepCounter+0x36>
    rslt = BMI160_E_NULL_PTR;
 80104c0:	23ff      	movs	r3, #255	; 0xff
 80104c2:	73fb      	strb	r3, [r7, #15]
 80104c4:	e019      	b.n	80104fa <readStepCounter+0x6a>
  } else {
    rslt = getRegs(BMI160_INT_STEP_CNT_0_ADDR, data, 2, dev);
 80104c6:	f107 0108 	add.w	r1, r7, #8
 80104ca:	683b      	ldr	r3, [r7, #0]
 80104cc:	2202      	movs	r2, #2
 80104ce:	2078      	movs	r0, #120	; 0x78
 80104d0:	f000 fc3e 	bl	8010d50 <getRegs>
 80104d4:	4603      	mov	r3, r0
 80104d6:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK) {
 80104d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d10c      	bne.n	80104fa <readStepCounter+0x6a>
      lsb = data[0];
 80104e0:	7a3b      	ldrb	r3, [r7, #8]
 80104e2:	72fb      	strb	r3, [r7, #11]
      msb = data[1] << 8;
 80104e4:	7a7b      	ldrb	r3, [r7, #9]
 80104e6:	b29b      	uxth	r3, r3
 80104e8:	021b      	lsls	r3, r3, #8
 80104ea:	81bb      	strh	r3, [r7, #12]
      *stepVal = msb | lsb;
 80104ec:	7afb      	ldrb	r3, [r7, #11]
 80104ee:	b29a      	uxth	r2, r3
 80104f0:	89bb      	ldrh	r3, [r7, #12]
 80104f2:	4313      	orrs	r3, r2
 80104f4:	b29a      	uxth	r2, r3
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	801a      	strh	r2, [r3, #0]
    }
  }
  return rslt;
 80104fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80104fe:	4618      	mov	r0, r3
 8010500:	3710      	adds	r7, #16
 8010502:	46bd      	mov	sp, r7
 8010504:	bd80      	pop	{r7, pc}
	...

08010508 <getAccelGyroData>:

int8_t getAccelGyroData( int16_t* data)
{
 8010508:	b580      	push	{r7, lr}
 801050a:	b084      	sub	sp, #16
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMI160_OK;
 8010510:	2300      	movs	r3, #0
 8010512:	73fb      	strb	r3, [r7, #15]
  rslt = getSensorData((BMI160_ACCEL_SEL | BMI160_GYRO_SEL),Oaccel, Ogyro, Obmi160);
 8010514:	4b1e      	ldr	r3, [pc, #120]	; (8010590 <getAccelGyroData+0x88>)
 8010516:	6819      	ldr	r1, [r3, #0]
 8010518:	4b1e      	ldr	r3, [pc, #120]	; (8010594 <getAccelGyroData+0x8c>)
 801051a:	681a      	ldr	r2, [r3, #0]
 801051c:	4b1e      	ldr	r3, [pc, #120]	; (8010598 <getAccelGyroData+0x90>)
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	2003      	movs	r0, #3
 8010522:	f000 f83b 	bl	801059c <getSensorData>
 8010526:	4603      	mov	r3, r0
 8010528:	73fb      	strb	r3, [r7, #15]
  if(rslt == BMI160_OK){
 801052a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801052e:	2b00      	cmp	r3, #0
 8010530:	d128      	bne.n	8010584 <getAccelGyroData+0x7c>
    data[0]=Ogyro->x;
 8010532:	4b18      	ldr	r3, [pc, #96]	; (8010594 <getAccelGyroData+0x8c>)
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	f9b3 2000 	ldrsh.w	r2, [r3]
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	801a      	strh	r2, [r3, #0]
    data[1]=Ogyro->y;
 801053e:	4b15      	ldr	r3, [pc, #84]	; (8010594 <getAccelGyroData+0x8c>)
 8010540:	681a      	ldr	r2, [r3, #0]
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	3302      	adds	r3, #2
 8010546:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 801054a:	801a      	strh	r2, [r3, #0]
    data[2]=Ogyro->z;
 801054c:	4b11      	ldr	r3, [pc, #68]	; (8010594 <getAccelGyroData+0x8c>)
 801054e:	681a      	ldr	r2, [r3, #0]
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	3304      	adds	r3, #4
 8010554:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8010558:	801a      	strh	r2, [r3, #0]
    data[3]=Oaccel->x;
 801055a:	4b0d      	ldr	r3, [pc, #52]	; (8010590 <getAccelGyroData+0x88>)
 801055c:	681a      	ldr	r2, [r3, #0]
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	3306      	adds	r3, #6
 8010562:	f9b2 2000 	ldrsh.w	r2, [r2]
 8010566:	801a      	strh	r2, [r3, #0]
    data[4]=Oaccel->y;
 8010568:	4b09      	ldr	r3, [pc, #36]	; (8010590 <getAccelGyroData+0x88>)
 801056a:	681a      	ldr	r2, [r3, #0]
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	3308      	adds	r3, #8
 8010570:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8010574:	801a      	strh	r2, [r3, #0]
    data[5]=Oaccel->z;
 8010576:	4b06      	ldr	r3, [pc, #24]	; (8010590 <getAccelGyroData+0x88>)
 8010578:	681a      	ldr	r2, [r3, #0]
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	330a      	adds	r3, #10
 801057e:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8010582:	801a      	strh	r2, [r3, #0]
  }
  return rslt;
 8010584:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010588:	4618      	mov	r0, r3
 801058a:	3710      	adds	r7, #16
 801058c:	46bd      	mov	sp, r7
 801058e:	bd80      	pop	{r7, pc}
 8010590:	20000970 	.word	0x20000970
 8010594:	2000096c 	.word	0x2000096c
 8010598:	20000974 	.word	0x20000974

0801059c <getSensorData>:

int8_t getSensorData(uint8_t select_sensor, struct bmi160SensorData *accel, struct bmi160SensorData *gyro,struct bmi160Dev *dev){
 801059c:	b580      	push	{r7, lr}
 801059e:	b086      	sub	sp, #24
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	60b9      	str	r1, [r7, #8]
 80105a4:	607a      	str	r2, [r7, #4]
 80105a6:	603b      	str	r3, [r7, #0]
 80105a8:	4603      	mov	r3, r0
 80105aa:	73fb      	strb	r3, [r7, #15]
  int8_t rslt = BMI160_OK;
 80105ac:	2300      	movs	r3, #0
 80105ae:	75fb      	strb	r3, [r7, #23]
  uint8_t time_sel;
  uint8_t sen_sel;
  uint8_t len = 0;
 80105b0:	2300      	movs	r3, #0
 80105b2:	75bb      	strb	r3, [r7, #22]
  /*Extract the sensor  and time select information*/
  sen_sel = select_sensor & BMI160_SEN_SEL_MASK;
 80105b4:	7bfb      	ldrb	r3, [r7, #15]
 80105b6:	f003 0307 	and.w	r3, r3, #7
 80105ba:	757b      	strb	r3, [r7, #21]
  time_sel = ((sen_sel & BMI160_TIME_SEL) >> 2);
 80105bc:	7d7b      	ldrb	r3, [r7, #21]
 80105be:	109b      	asrs	r3, r3, #2
 80105c0:	b2db      	uxtb	r3, r3
 80105c2:	f003 0301 	and.w	r3, r3, #1
 80105c6:	753b      	strb	r3, [r7, #20]
  sen_sel = sen_sel & (BMI160_ACCEL_SEL | BMI160_GYRO_SEL);
 80105c8:	7d7b      	ldrb	r3, [r7, #21]
 80105ca:	f003 0303 	and.w	r3, r3, #3
 80105ce:	757b      	strb	r3, [r7, #21]
  if (time_sel == 1)
 80105d0:	7d3b      	ldrb	r3, [r7, #20]
 80105d2:	2b01      	cmp	r3, #1
 80105d4:	d101      	bne.n	80105da <getSensorData+0x3e>
    len = 3;
 80105d6:	2303      	movs	r3, #3
 80105d8:	75bb      	strb	r3, [r7, #22]
  /* Null-pointer check */
  if (dev != NULL) {
 80105da:	683b      	ldr	r3, [r7, #0]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d03a      	beq.n	8010656 <getSensorData+0xba>
    switch (sen_sel) {
 80105e0:	7d7b      	ldrb	r3, [r7, #21]
 80105e2:	2b02      	cmp	r3, #2
 80105e4:	d012      	beq.n	801060c <getSensorData+0x70>
 80105e6:	2b03      	cmp	r3, #3
 80105e8:	d01f      	beq.n	801062a <getSensorData+0x8e>
 80105ea:	2b01      	cmp	r3, #1
 80105ec:	d12f      	bne.n	801064e <getSensorData+0xb2>
    case eBmi160AccelOnly:
      /* Null-pointer check */
      if (accel == NULL)
 80105ee:	68bb      	ldr	r3, [r7, #8]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d102      	bne.n	80105fa <getSensorData+0x5e>
        rslt = BMI160_E_NULL_PTR;
 80105f4:	23ff      	movs	r3, #255	; 0xff
 80105f6:	75fb      	strb	r3, [r7, #23]
      else
        rslt =getAccelData(len, accel, dev);
      break;
 80105f8:	e02f      	b.n	801065a <getSensorData+0xbe>
        rslt =getAccelData(len, accel, dev);
 80105fa:	7dbb      	ldrb	r3, [r7, #22]
 80105fc:	683a      	ldr	r2, [r7, #0]
 80105fe:	68b9      	ldr	r1, [r7, #8]
 8010600:	4618      	mov	r0, r3
 8010602:	f000 f9b5 	bl	8010970 <getAccelData>
 8010606:	4603      	mov	r3, r0
 8010608:	75fb      	strb	r3, [r7, #23]
      break;
 801060a:	e026      	b.n	801065a <getSensorData+0xbe>
    case eBmi160GyroOnly:
      /* Null-pointer check */
      if (gyro == NULL)
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	2b00      	cmp	r3, #0
 8010610:	d102      	bne.n	8010618 <getSensorData+0x7c>
        rslt = BMI160_E_NULL_PTR;
 8010612:	23ff      	movs	r3, #255	; 0xff
 8010614:	75fb      	strb	r3, [r7, #23]
      else
        rslt = getGyroData1(len, gyro, dev);
      break;
 8010616:	e020      	b.n	801065a <getSensorData+0xbe>
        rslt = getGyroData1(len, gyro, dev);
 8010618:	7dbb      	ldrb	r3, [r7, #22]
 801061a:	683a      	ldr	r2, [r7, #0]
 801061c:	6879      	ldr	r1, [r7, #4]
 801061e:	4618      	mov	r0, r3
 8010620:	f000 f821 	bl	8010666 <getGyroData1>
 8010624:	4603      	mov	r3, r0
 8010626:	75fb      	strb	r3, [r7, #23]
      break;
 8010628:	e017      	b.n	801065a <getSensorData+0xbe>
    case eBmi160BothAccelAndGyro:
      /* Null-pointer check */
      if ((gyro == NULL) || (accel == NULL))
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	2b00      	cmp	r3, #0
 801062e:	d002      	beq.n	8010636 <getSensorData+0x9a>
 8010630:	68bb      	ldr	r3, [r7, #8]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d102      	bne.n	801063c <getSensorData+0xa0>
        rslt = BMI160_E_NULL_PTR;
 8010636:	23ff      	movs	r3, #255	; 0xff
 8010638:	75fb      	strb	r3, [r7, #23]
      else
        rslt = getAccelGyroData1(len, accel, gyro, dev);
      break;
 801063a:	e00e      	b.n	801065a <getSensorData+0xbe>
        rslt = getAccelGyroData1(len, accel, gyro, dev);
 801063c:	7db8      	ldrb	r0, [r7, #22]
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	687a      	ldr	r2, [r7, #4]
 8010642:	68b9      	ldr	r1, [r7, #8]
 8010644:	f000 fa4e 	bl	8010ae4 <getAccelGyroData1>
 8010648:	4603      	mov	r3, r0
 801064a:	75fb      	strb	r3, [r7, #23]
      break;
 801064c:	e005      	b.n	801065a <getSensorData+0xbe>
    default:
      rslt = BMI160_E_INVALID_INPUT;
 801064e:	23fb      	movs	r3, #251	; 0xfb
 8010650:	75fb      	strb	r3, [r7, #23]
      break;
 8010652:	bf00      	nop
 8010654:	e001      	b.n	801065a <getSensorData+0xbe>
    }
  } else {
    rslt = BMI160_E_NULL_PTR;
 8010656:	23ff      	movs	r3, #255	; 0xff
 8010658:	75fb      	strb	r3, [r7, #23]
  }

  return rslt;
 801065a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801065e:	4618      	mov	r0, r3
 8010660:	3718      	adds	r7, #24
 8010662:	46bd      	mov	sp, r7
 8010664:	bd80      	pop	{r7, pc}

08010666 <getGyroData1>:

int8_t getGyroData1(uint8_t len, struct bmi160SensorData *gyro, struct bmi160Dev *dev){
 8010666:	b580      	push	{r7, lr}
 8010668:	b08e      	sub	sp, #56	; 0x38
 801066a:	af00      	add	r7, sp, #0
 801066c:	4603      	mov	r3, r0
 801066e:	60b9      	str	r1, [r7, #8]
 8010670:	607a      	str	r2, [r7, #4]
 8010672:	73fb      	strb	r3, [r7, #15]
  int8_t rslt;
  uint8_t idx = 0;
 8010674:	2300      	movs	r3, #0
 8010676:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  uint8_t data_array[15] = {0};
 801067a:	f107 0314 	add.w	r3, r7, #20
 801067e:	2200      	movs	r2, #0
 8010680:	601a      	str	r2, [r3, #0]
 8010682:	605a      	str	r2, [r3, #4]
 8010684:	609a      	str	r2, [r3, #8]
 8010686:	f8c3 200b 	str.w	r2, [r3, #11]
  uint8_t time_0 = 0;
 801068a:	2300      	movs	r3, #0
 801068c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  uint16_t time_1 = 0;
 8010690:	2300      	movs	r3, #0
 8010692:	867b      	strh	r3, [r7, #50]	; 0x32
  uint32_t time_2 = 0;
 8010694:	2300      	movs	r3, #0
 8010696:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint8_t lsb;
  uint8_t msb;
  float msblsb;
  if (len == 0) {
 8010698:	7bfb      	ldrb	r3, [r7, #15]
 801069a:	2b00      	cmp	r3, #0
 801069c:	f040 809b 	bne.w	80107d6 <getGyroData1+0x170>
    /* read gyro data only */
    rslt = getRegs(BMI160_GYRO_DATA_ADDR, data_array, 6, dev);
 80106a0:	f107 0114 	add.w	r1, r7, #20
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	2206      	movs	r2, #6
 80106a8:	200c      	movs	r0, #12
 80106aa:	f000 fb51 	bl	8010d50 <getRegs>
 80106ae:	4603      	mov	r3, r0
 80106b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (rslt == BMI160_OK) {
 80106b4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	f040 8088 	bne.w	80107ce <getGyroData1+0x168>
      /* Gyro Data */
      lsb = data_array[idx++];
 80106be:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80106c2:	1c5a      	adds	r2, r3, #1
 80106c4:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 80106c8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80106cc:	4413      	add	r3, r2
 80106ce:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80106d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      msb = data_array[idx++];
 80106d6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80106da:	1c5a      	adds	r2, r3, #1
 80106dc:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 80106e0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80106e4:	4413      	add	r3, r2
 80106e6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80106ea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      msblsb = (int16_t)((msb << 8) | lsb);
 80106ee:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80106f2:	021b      	lsls	r3, r3, #8
 80106f4:	b21a      	sxth	r2, r3
 80106f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80106fa:	b21b      	sxth	r3, r3
 80106fc:	4313      	orrs	r3, r2
 80106fe:	b21b      	sxth	r3, r3
 8010700:	4618      	mov	r0, r3
 8010702:	f7fe fb57 	bl	800edb4 <__aeabi_i2f>
 8010706:	4603      	mov	r3, r0
 8010708:	627b      	str	r3, [r7, #36]	; 0x24
      gyro->x = msblsb; /* Data in X axis */
 801070a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801070c:	f7fe fd6c 	bl	800f1e8 <__aeabi_f2iz>
 8010710:	4603      	mov	r3, r0
 8010712:	b21a      	sxth	r2, r3
 8010714:	68bb      	ldr	r3, [r7, #8]
 8010716:	801a      	strh	r2, [r3, #0]

      lsb = data_array[idx++];
 8010718:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 801071c:	1c5a      	adds	r2, r3, #1
 801071e:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 8010722:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010726:	4413      	add	r3, r2
 8010728:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 801072c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      msb = data_array[idx++];
 8010730:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010734:	1c5a      	adds	r2, r3, #1
 8010736:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 801073a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801073e:	4413      	add	r3, r2
 8010740:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8010744:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      msblsb = (int16_t)((msb << 8) | lsb);
 8010748:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 801074c:	021b      	lsls	r3, r3, #8
 801074e:	b21a      	sxth	r2, r3
 8010750:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010754:	b21b      	sxth	r3, r3
 8010756:	4313      	orrs	r3, r2
 8010758:	b21b      	sxth	r3, r3
 801075a:	4618      	mov	r0, r3
 801075c:	f7fe fb2a 	bl	800edb4 <__aeabi_i2f>
 8010760:	4603      	mov	r3, r0
 8010762:	627b      	str	r3, [r7, #36]	; 0x24
      gyro->y = msblsb; /* Data in Y axis */
 8010764:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010766:	f7fe fd3f 	bl	800f1e8 <__aeabi_f2iz>
 801076a:	4603      	mov	r3, r0
 801076c:	b21a      	sxth	r2, r3
 801076e:	68bb      	ldr	r3, [r7, #8]
 8010770:	805a      	strh	r2, [r3, #2]

      lsb = data_array[idx++];
 8010772:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010776:	1c5a      	adds	r2, r3, #1
 8010778:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 801077c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010780:	4413      	add	r3, r2
 8010782:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8010786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      msb = data_array[idx++];
 801078a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 801078e:	1c5a      	adds	r2, r3, #1
 8010790:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 8010794:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010798:	4413      	add	r3, r2
 801079a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 801079e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      msblsb = (int16_t)((msb << 8) | lsb);
 80107a2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80107a6:	021b      	lsls	r3, r3, #8
 80107a8:	b21a      	sxth	r2, r3
 80107aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80107ae:	b21b      	sxth	r3, r3
 80107b0:	4313      	orrs	r3, r2
 80107b2:	b21b      	sxth	r3, r3
 80107b4:	4618      	mov	r0, r3
 80107b6:	f7fe fafd 	bl	800edb4 <__aeabi_i2f>
 80107ba:	4603      	mov	r3, r0
 80107bc:	627b      	str	r3, [r7, #36]	; 0x24
      gyro->z = msblsb; /* Data in Z axis */
 80107be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80107c0:	f7fe fd12 	bl	800f1e8 <__aeabi_f2iz>
 80107c4:	4603      	mov	r3, r0
 80107c6:	b21a      	sxth	r2, r3
 80107c8:	68bb      	ldr	r3, [r7, #8]
 80107ca:	809a      	strh	r2, [r3, #4]
 80107cc:	e0ca      	b.n	8010964 <getGyroData1+0x2fe>
    } else {
      rslt = BMI160_E_COM_FAIL;
 80107ce:	23fe      	movs	r3, #254	; 0xfe
 80107d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80107d4:	e0c6      	b.n	8010964 <getGyroData1+0x2fe>
    }
  } else {
    /* read gyro sensor data along with time */
    rslt = getRegs(BMI160_GYRO_DATA_ADDR, data_array, 12 + len, dev);
 80107d6:	7bfb      	ldrb	r3, [r7, #15]
 80107d8:	b29b      	uxth	r3, r3
 80107da:	330c      	adds	r3, #12
 80107dc:	b29a      	uxth	r2, r3
 80107de:	f107 0114 	add.w	r1, r7, #20
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	200c      	movs	r0, #12
 80107e6:	f000 fab3 	bl	8010d50 <getRegs>
 80107ea:	4603      	mov	r3, r0
 80107ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (rslt == BMI160_OK) {
 80107f0:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	f040 80b2 	bne.w	801095e <getGyroData1+0x2f8>
      /* Gyro Data */
      lsb = data_array[idx++];
 80107fa:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80107fe:	1c5a      	adds	r2, r3, #1
 8010800:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 8010804:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010808:	4413      	add	r3, r2
 801080a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 801080e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      msb = data_array[idx++];
 8010812:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010816:	1c5a      	adds	r2, r3, #1
 8010818:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 801081c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010820:	4413      	add	r3, r2
 8010822:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8010826:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      msblsb = (int16_t)((msb << 8) | lsb);
 801082a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 801082e:	021b      	lsls	r3, r3, #8
 8010830:	b21a      	sxth	r2, r3
 8010832:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010836:	b21b      	sxth	r3, r3
 8010838:	4313      	orrs	r3, r2
 801083a:	b21b      	sxth	r3, r3
 801083c:	4618      	mov	r0, r3
 801083e:	f7fe fab9 	bl	800edb4 <__aeabi_i2f>
 8010842:	4603      	mov	r3, r0
 8010844:	627b      	str	r3, [r7, #36]	; 0x24
      gyro->x = msblsb; /* gyro X axis data */
 8010846:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010848:	f7fe fcce 	bl	800f1e8 <__aeabi_f2iz>
 801084c:	4603      	mov	r3, r0
 801084e:	b21a      	sxth	r2, r3
 8010850:	68bb      	ldr	r3, [r7, #8]
 8010852:	801a      	strh	r2, [r3, #0]

      lsb = data_array[idx++];
 8010854:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010858:	1c5a      	adds	r2, r3, #1
 801085a:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 801085e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010862:	4413      	add	r3, r2
 8010864:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8010868:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      msb = data_array[idx++];
 801086c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010870:	1c5a      	adds	r2, r3, #1
 8010872:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 8010876:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801087a:	4413      	add	r3, r2
 801087c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8010880:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      msblsb = (int16_t)((msb << 8) | lsb);
 8010884:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8010888:	021b      	lsls	r3, r3, #8
 801088a:	b21a      	sxth	r2, r3
 801088c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010890:	b21b      	sxth	r3, r3
 8010892:	4313      	orrs	r3, r2
 8010894:	b21b      	sxth	r3, r3
 8010896:	4618      	mov	r0, r3
 8010898:	f7fe fa8c 	bl	800edb4 <__aeabi_i2f>
 801089c:	4603      	mov	r3, r0
 801089e:	627b      	str	r3, [r7, #36]	; 0x24
      gyro->y = msblsb; /* gyro Y axis data */
 80108a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80108a2:	f7fe fca1 	bl	800f1e8 <__aeabi_f2iz>
 80108a6:	4603      	mov	r3, r0
 80108a8:	b21a      	sxth	r2, r3
 80108aa:	68bb      	ldr	r3, [r7, #8]
 80108ac:	805a      	strh	r2, [r3, #2]

      lsb = data_array[idx++];
 80108ae:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80108b2:	1c5a      	adds	r2, r3, #1
 80108b4:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 80108b8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80108bc:	4413      	add	r3, r2
 80108be:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80108c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      msb = data_array[idx++];
 80108c6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80108ca:	1c5a      	adds	r2, r3, #1
 80108cc:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 80108d0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80108d4:	4413      	add	r3, r2
 80108d6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80108da:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      msblsb = (int16_t)((msb << 8) | lsb);
 80108de:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80108e2:	021b      	lsls	r3, r3, #8
 80108e4:	b21a      	sxth	r2, r3
 80108e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80108ea:	b21b      	sxth	r3, r3
 80108ec:	4313      	orrs	r3, r2
 80108ee:	b21b      	sxth	r3, r3
 80108f0:	4618      	mov	r0, r3
 80108f2:	f7fe fa5f 	bl	800edb4 <__aeabi_i2f>
 80108f6:	4603      	mov	r3, r0
 80108f8:	627b      	str	r3, [r7, #36]	; 0x24
      gyro->z = msblsb; /* gyro Z axis data */
 80108fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80108fc:	f7fe fc74 	bl	800f1e8 <__aeabi_f2iz>
 8010900:	4603      	mov	r3, r0
 8010902:	b21a      	sxth	r2, r3
 8010904:	68bb      	ldr	r3, [r7, #8]
 8010906:	809a      	strh	r2, [r3, #4]

      idx = idx + 6;
 8010908:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 801090c:	3306      	adds	r3, #6
 801090e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
      time_0 = data_array[idx++];
 8010912:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010916:	1c5a      	adds	r2, r3, #1
 8010918:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 801091c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010920:	4413      	add	r3, r2
 8010922:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8010926:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
      time_1 = (uint16_t)(data_array[idx++] << 8);
 801092a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 801092e:	1c5a      	adds	r2, r3, #1
 8010930:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 8010934:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010938:	4413      	add	r3, r2
 801093a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 801093e:	b29b      	uxth	r3, r3
 8010940:	021b      	lsls	r3, r3, #8
 8010942:	867b      	strh	r3, [r7, #50]	; 0x32
      time_2 = (uint32_t)(data_array[idx++] << 16);
 8010944:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010948:	1c5a      	adds	r2, r3, #1
 801094a:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 801094e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010952:	4413      	add	r3, r2
 8010954:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8010958:	041b      	lsls	r3, r3, #16
 801095a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801095c:	e002      	b.n	8010964 <getGyroData1+0x2fe>
      //gyro->sensortime = (uint32_t)(time_2 | time_1 | time_0);

    } else {
      rslt = BMI160_E_COM_FAIL;
 801095e:	23fe      	movs	r3, #254	; 0xfe
 8010960:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    }
  }

  return rslt;
 8010964:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8010968:	4618      	mov	r0, r3
 801096a:	3738      	adds	r7, #56	; 0x38
 801096c:	46bd      	mov	sp, r7
 801096e:	bd80      	pop	{r7, pc}

08010970 <getAccelData>:
    data[2]=Oaccel->z;
  }
  return rslt;
}

int8_t getAccelData(uint8_t len, struct bmi160SensorData *accel, struct bmi160Dev *dev){
 8010970:	b580      	push	{r7, lr}
 8010972:	b08c      	sub	sp, #48	; 0x30
 8010974:	af00      	add	r7, sp, #0
 8010976:	4603      	mov	r3, r0
 8010978:	60b9      	str	r1, [r7, #8]
 801097a:	607a      	str	r2, [r7, #4]
 801097c:	73fb      	strb	r3, [r7, #15]
  int8_t rslt;
  uint8_t idx = 0;
 801097e:	2300      	movs	r3, #0
 8010980:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint8_t data_array[9] = {0};
 8010984:	f107 0310 	add.w	r3, r7, #16
 8010988:	2200      	movs	r2, #0
 801098a:	601a      	str	r2, [r3, #0]
 801098c:	605a      	str	r2, [r3, #4]
 801098e:	721a      	strb	r2, [r3, #8]
  uint8_t time_0 = 0;
 8010990:	2300      	movs	r3, #0
 8010992:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  uint16_t time_1 = 0;
 8010996:	2300      	movs	r3, #0
 8010998:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint32_t time_2 = 0;
 801099a:	2300      	movs	r3, #0
 801099c:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t lsb;
  uint8_t msb;
  float msblsb;
  rslt = getRegs(BMI160_ACCEL_DATA_ADDR, data_array, 6 + len, dev);
 801099e:	7bfb      	ldrb	r3, [r7, #15]
 80109a0:	b29b      	uxth	r3, r3
 80109a2:	3306      	adds	r3, #6
 80109a4:	b29a      	uxth	r2, r3
 80109a6:	f107 0110 	add.w	r1, r7, #16
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	2012      	movs	r0, #18
 80109ae:	f000 f9cf 	bl	8010d50 <getRegs>
 80109b2:	4603      	mov	r3, r0
 80109b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (rslt == BMI160_OK){
 80109b8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80109bc:	2b00      	cmp	r3, #0
 80109be:	f040 8088 	bne.w	8010ad2 <getAccelData+0x162>
    lsb = data_array[idx++];
 80109c2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80109c6:	1c5a      	adds	r2, r3, #1
 80109c8:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 80109cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80109d0:	4413      	add	r3, r2
 80109d2:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80109d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    msb = data_array[idx++];
 80109da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80109de:	1c5a      	adds	r2, r3, #1
 80109e0:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 80109e4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80109e8:	4413      	add	r3, r2
 80109ea:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80109ee:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    msblsb = (int16_t)((msb << 8) | lsb);
 80109f2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80109f6:	021b      	lsls	r3, r3, #8
 80109f8:	b21a      	sxth	r2, r3
 80109fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80109fe:	b21b      	sxth	r3, r3
 8010a00:	4313      	orrs	r3, r2
 8010a02:	b21b      	sxth	r3, r3
 8010a04:	4618      	mov	r0, r3
 8010a06:	f7fe f9d5 	bl	800edb4 <__aeabi_i2f>
 8010a0a:	4603      	mov	r3, r0
 8010a0c:	61fb      	str	r3, [r7, #28]
    accel->x = msblsb; /* Data in X axis */
 8010a0e:	69f8      	ldr	r0, [r7, #28]
 8010a10:	f7fe fbea 	bl	800f1e8 <__aeabi_f2iz>
 8010a14:	4603      	mov	r3, r0
 8010a16:	b21a      	sxth	r2, r3
 8010a18:	68bb      	ldr	r3, [r7, #8]
 8010a1a:	801a      	strh	r2, [r3, #0]
    lsb = data_array[idx++];
 8010a1c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010a20:	1c5a      	adds	r2, r3, #1
 8010a22:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010a26:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010a2a:	4413      	add	r3, r2
 8010a2c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010a30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    msb = data_array[idx++];
 8010a34:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010a38:	1c5a      	adds	r2, r3, #1
 8010a3a:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010a3e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010a42:	4413      	add	r3, r2
 8010a44:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010a48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    msblsb = (int16_t)((msb << 8) | lsb);
 8010a4c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010a50:	021b      	lsls	r3, r3, #8
 8010a52:	b21a      	sxth	r2, r3
 8010a54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010a58:	b21b      	sxth	r3, r3
 8010a5a:	4313      	orrs	r3, r2
 8010a5c:	b21b      	sxth	r3, r3
 8010a5e:	4618      	mov	r0, r3
 8010a60:	f7fe f9a8 	bl	800edb4 <__aeabi_i2f>
 8010a64:	4603      	mov	r3, r0
 8010a66:	61fb      	str	r3, [r7, #28]
    accel->y = msblsb; /* Data in X axis */
 8010a68:	69f8      	ldr	r0, [r7, #28]
 8010a6a:	f7fe fbbd 	bl	800f1e8 <__aeabi_f2iz>
 8010a6e:	4603      	mov	r3, r0
 8010a70:	b21a      	sxth	r2, r3
 8010a72:	68bb      	ldr	r3, [r7, #8]
 8010a74:	805a      	strh	r2, [r3, #2]
    lsb = data_array[idx++];
 8010a76:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010a7a:	1c5a      	adds	r2, r3, #1
 8010a7c:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010a80:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010a84:	4413      	add	r3, r2
 8010a86:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010a8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    msb = data_array[idx++];
 8010a8e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010a92:	1c5a      	adds	r2, r3, #1
 8010a94:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010a98:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010a9c:	4413      	add	r3, r2
 8010a9e:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010aa2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    msblsb = (int16_t)((msb << 8) | lsb);
 8010aa6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010aaa:	021b      	lsls	r3, r3, #8
 8010aac:	b21a      	sxth	r2, r3
 8010aae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010ab2:	b21b      	sxth	r3, r3
 8010ab4:	4313      	orrs	r3, r2
 8010ab6:	b21b      	sxth	r3, r3
 8010ab8:	4618      	mov	r0, r3
 8010aba:	f7fe f97b 	bl	800edb4 <__aeabi_i2f>
 8010abe:	4603      	mov	r3, r0
 8010ac0:	61fb      	str	r3, [r7, #28]
    accel->z = msblsb; /* Data in X axis */
 8010ac2:	69f8      	ldr	r0, [r7, #28]
 8010ac4:	f7fe fb90 	bl	800f1e8 <__aeabi_f2iz>
 8010ac8:	4603      	mov	r3, r0
 8010aca:	b21a      	sxth	r2, r3
 8010acc:	68bb      	ldr	r3, [r7, #8]
 8010ace:	809a      	strh	r2, [r3, #4]
 8010ad0:	e002      	b.n	8010ad8 <getAccelData+0x168>
  }else{
    rslt = BMI160_E_COM_FAIL;
 8010ad2:	23fe      	movs	r3, #254	; 0xfe
 8010ad4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  return rslt;
 8010ad8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8010adc:	4618      	mov	r0, r3
 8010ade:	3730      	adds	r7, #48	; 0x30
 8010ae0:	46bd      	mov	sp, r7
 8010ae2:	bd80      	pop	{r7, pc}

08010ae4 <getAccelGyroData1>:

int8_t getAccelGyroData1(uint8_t len, struct bmi160SensorData *accel, struct bmi160SensorData *gyro, struct bmi160Dev *dev){
 8010ae4:	b580      	push	{r7, lr}
 8010ae6:	b08c      	sub	sp, #48	; 0x30
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	60b9      	str	r1, [r7, #8]
 8010aec:	607a      	str	r2, [r7, #4]
 8010aee:	603b      	str	r3, [r7, #0]
 8010af0:	4603      	mov	r3, r0
 8010af2:	73fb      	strb	r3, [r7, #15]
  int8_t rslt;
  uint8_t idx = 0;
 8010af4:	2300      	movs	r3, #0
 8010af6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint8_t data_array[15] = {0};
 8010afa:	f107 0310 	add.w	r3, r7, #16
 8010afe:	2200      	movs	r2, #0
 8010b00:	601a      	str	r2, [r3, #0]
 8010b02:	605a      	str	r2, [r3, #4]
 8010b04:	609a      	str	r2, [r3, #8]
 8010b06:	f8c3 200b 	str.w	r2, [r3, #11]
  uint8_t time_0 = 0;
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  uint16_t time_1 = 0;
 8010b10:	2300      	movs	r3, #0
 8010b12:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint32_t time_2 = 0;
 8010b14:	2300      	movs	r3, #0
 8010b16:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t msb;
  int16_t msblsb;

  /* read both accel and gyro sensor data
   * along with time if requested */
  rslt = getRegs(BMI160_GYRO_DATA_ADDR, data_array, 12 + len, dev);
 8010b18:	7bfb      	ldrb	r3, [r7, #15]
 8010b1a:	b29b      	uxth	r3, r3
 8010b1c:	330c      	adds	r3, #12
 8010b1e:	b29a      	uxth	r2, r3
 8010b20:	f107 0110 	add.w	r1, r7, #16
 8010b24:	683b      	ldr	r3, [r7, #0]
 8010b26:	200c      	movs	r0, #12
 8010b28:	f000 f912 	bl	8010d50 <getRegs>
 8010b2c:	4603      	mov	r3, r0
 8010b2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (rslt == BMI160_OK) {
 8010b32:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	f040 8101 	bne.w	8010d3e <getAccelGyroData1+0x25a>
    /* Gyro Data */
    lsb = data_array[idx++];
 8010b3c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010b40:	1c5a      	adds	r2, r3, #1
 8010b42:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010b46:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010b4a:	4413      	add	r3, r2
 8010b4c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010b50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    msb = data_array[idx++];
 8010b54:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010b58:	1c5a      	adds	r2, r3, #1
 8010b5a:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010b5e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010b62:	4413      	add	r3, r2
 8010b64:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010b68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    msblsb = (int16_t)((msb << 8) | lsb);
 8010b6c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010b70:	021b      	lsls	r3, r3, #8
 8010b72:	b21a      	sxth	r2, r3
 8010b74:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010b78:	b21b      	sxth	r3, r3
 8010b7a:	4313      	orrs	r3, r2
 8010b7c:	843b      	strh	r3, [r7, #32]
    gyro->x = msblsb; /* gyro X axis data */
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	8c3a      	ldrh	r2, [r7, #32]
 8010b82:	801a      	strh	r2, [r3, #0]

    lsb = data_array[idx++];
 8010b84:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010b88:	1c5a      	adds	r2, r3, #1
 8010b8a:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010b8e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010b92:	4413      	add	r3, r2
 8010b94:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010b98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    msb = data_array[idx++];
 8010b9c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010ba0:	1c5a      	adds	r2, r3, #1
 8010ba2:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010ba6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010baa:	4413      	add	r3, r2
 8010bac:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010bb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    msblsb = (int16_t)((msb << 8) | lsb);
 8010bb4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010bb8:	021b      	lsls	r3, r3, #8
 8010bba:	b21a      	sxth	r2, r3
 8010bbc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010bc0:	b21b      	sxth	r3, r3
 8010bc2:	4313      	orrs	r3, r2
 8010bc4:	843b      	strh	r3, [r7, #32]
    gyro->y = msblsb; /* gyro Y axis data */
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	8c3a      	ldrh	r2, [r7, #32]
 8010bca:	805a      	strh	r2, [r3, #2]

    lsb = data_array[idx++];
 8010bcc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010bd0:	1c5a      	adds	r2, r3, #1
 8010bd2:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010bd6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010bda:	4413      	add	r3, r2
 8010bdc:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010be0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    msb = data_array[idx++];
 8010be4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010be8:	1c5a      	adds	r2, r3, #1
 8010bea:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010bee:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010bf2:	4413      	add	r3, r2
 8010bf4:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010bf8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    msblsb = (int16_t)((msb << 8) | lsb);
 8010bfc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010c00:	021b      	lsls	r3, r3, #8
 8010c02:	b21a      	sxth	r2, r3
 8010c04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010c08:	b21b      	sxth	r3, r3
 8010c0a:	4313      	orrs	r3, r2
 8010c0c:	843b      	strh	r3, [r7, #32]
    gyro->z = msblsb; /* gyro Z axis data */
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	8c3a      	ldrh	r2, [r7, #32]
 8010c12:	809a      	strh	r2, [r3, #4]

    /* Accel Data */
    lsb = data_array[idx++];
 8010c14:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010c18:	1c5a      	adds	r2, r3, #1
 8010c1a:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010c1e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010c22:	4413      	add	r3, r2
 8010c24:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010c28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    msb = data_array[idx++];
 8010c2c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010c30:	1c5a      	adds	r2, r3, #1
 8010c32:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010c36:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010c3a:	4413      	add	r3, r2
 8010c3c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010c40:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    msblsb = (int16_t)((msb << 8) | lsb);
 8010c44:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010c48:	021b      	lsls	r3, r3, #8
 8010c4a:	b21a      	sxth	r2, r3
 8010c4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010c50:	b21b      	sxth	r3, r3
 8010c52:	4313      	orrs	r3, r2
 8010c54:	843b      	strh	r3, [r7, #32]
    accel->x = (int16_t)msblsb; /* accel X axis data */
 8010c56:	68bb      	ldr	r3, [r7, #8]
 8010c58:	8c3a      	ldrh	r2, [r7, #32]
 8010c5a:	801a      	strh	r2, [r3, #0]

    lsb = data_array[idx++];
 8010c5c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010c60:	1c5a      	adds	r2, r3, #1
 8010c62:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010c66:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010c6a:	4413      	add	r3, r2
 8010c6c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010c70:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    msb = data_array[idx++];
 8010c74:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010c78:	1c5a      	adds	r2, r3, #1
 8010c7a:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010c7e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010c82:	4413      	add	r3, r2
 8010c84:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010c88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    msblsb = (int16_t)((msb << 8) | lsb);
 8010c8c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010c90:	021b      	lsls	r3, r3, #8
 8010c92:	b21a      	sxth	r2, r3
 8010c94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010c98:	b21b      	sxth	r3, r3
 8010c9a:	4313      	orrs	r3, r2
 8010c9c:	843b      	strh	r3, [r7, #32]
    accel->y = (int16_t)msblsb; /* accel Y axis data */
 8010c9e:	68bb      	ldr	r3, [r7, #8]
 8010ca0:	8c3a      	ldrh	r2, [r7, #32]
 8010ca2:	805a      	strh	r2, [r3, #2]

    lsb = data_array[idx++];
 8010ca4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010ca8:	1c5a      	adds	r2, r3, #1
 8010caa:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010cae:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010cb2:	4413      	add	r3, r2
 8010cb4:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010cb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    msb = data_array[idx++];
 8010cbc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010cc0:	1c5a      	adds	r2, r3, #1
 8010cc2:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010cc6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010cca:	4413      	add	r3, r2
 8010ccc:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010cd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    msblsb = (int16_t)((msb << 8) | lsb);
 8010cd4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010cd8:	021b      	lsls	r3, r3, #8
 8010cda:	b21a      	sxth	r2, r3
 8010cdc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010ce0:	b21b      	sxth	r3, r3
 8010ce2:	4313      	orrs	r3, r2
 8010ce4:	843b      	strh	r3, [r7, #32]
    accel->z = (int16_t)msblsb; /* accel Z axis data */
 8010ce6:	68bb      	ldr	r3, [r7, #8]
 8010ce8:	8c3a      	ldrh	r2, [r7, #32]
 8010cea:	809a      	strh	r2, [r3, #4]

    if (len == 3) {
 8010cec:	7bfb      	ldrb	r3, [r7, #15]
 8010cee:	2b03      	cmp	r3, #3
 8010cf0:	d128      	bne.n	8010d44 <getAccelGyroData1+0x260>
      time_0 = data_array[idx++];
 8010cf2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010cf6:	1c5a      	adds	r2, r3, #1
 8010cf8:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010cfc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010d00:	4413      	add	r3, r2
 8010d02:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010d06:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
      time_1 = (uint16_t)(data_array[idx++] << 8);
 8010d0a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010d0e:	1c5a      	adds	r2, r3, #1
 8010d10:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010d14:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010d18:	4413      	add	r3, r2
 8010d1a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010d1e:	b29b      	uxth	r3, r3
 8010d20:	021b      	lsls	r3, r3, #8
 8010d22:	857b      	strh	r3, [r7, #42]	; 0x2a
      time_2 = (uint32_t)(data_array[idx++] << 16);
 8010d24:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010d28:	1c5a      	adds	r2, r3, #1
 8010d2a:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 8010d2e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010d32:	4413      	add	r3, r2
 8010d34:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8010d38:	041b      	lsls	r3, r3, #16
 8010d3a:	627b      	str	r3, [r7, #36]	; 0x24
 8010d3c:	e002      	b.n	8010d44 <getAccelGyroData1+0x260>
      //accel->sensortime = 0;
      //gyro->sensortime = 0;
      ;
    }
  } else {
    rslt = BMI160_E_COM_FAIL;
 8010d3e:	23fe      	movs	r3, #254	; 0xfe
 8010d40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return rslt;
 8010d44:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8010d48:	4618      	mov	r0, r3
 8010d4a:	3730      	adds	r7, #48	; 0x30
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	bd80      	pop	{r7, pc}

08010d50 <getRegs>:

//
int8_t getRegs(uint8_t reg_addr, uint8_t *data, uint16_t len, struct bmi160Dev *dev){
 8010d50:	b580      	push	{r7, lr}
 8010d52:	b086      	sub	sp, #24
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	60b9      	str	r1, [r7, #8]
 8010d58:	607b      	str	r3, [r7, #4]
 8010d5a:	4603      	mov	r3, r0
 8010d5c:	73fb      	strb	r3, [r7, #15]
 8010d5e:	4613      	mov	r3, r2
 8010d60:	81bb      	strh	r3, [r7, #12]
  int8_t rslt = BMI160_OK;
 8010d62:	2300      	movs	r3, #0
 8010d64:	75fb      	strb	r3, [r7, #23]
  if (dev == NULL) {
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d102      	bne.n	8010d72 <getRegs+0x22>
    rslt = BMI160_E_NULL_PTR;
 8010d6c:	23ff      	movs	r3, #255	; 0xff
 8010d6e:	75fb      	strb	r3, [r7, #23]
 8010d70:	e00d      	b.n	8010d8e <getRegs+0x3e>
  } else {
    rslt = I2cGetRegs(dev, reg_addr, data, len);
 8010d72:	89bb      	ldrh	r3, [r7, #12]
 8010d74:	7bf9      	ldrb	r1, [r7, #15]
 8010d76:	68ba      	ldr	r2, [r7, #8]
 8010d78:	6878      	ldr	r0, [r7, #4]
 8010d7a:	f000 f80f 	bl	8010d9c <I2cGetRegs>
 8010d7e:	4603      	mov	r3, r0
 8010d80:	75fb      	strb	r3, [r7, #23]
    if (rslt != BMI160_OK){
 8010d82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d001      	beq.n	8010d8e <getRegs+0x3e>
      rslt = BMI160_E_COM_FAIL;
 8010d8a:	23fe      	movs	r3, #254	; 0xfe
 8010d8c:	75fb      	strb	r3, [r7, #23]
    }
  }
  return rslt;
 8010d8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010d92:	4618      	mov	r0, r3
 8010d94:	3718      	adds	r7, #24
 8010d96:	46bd      	mov	sp, r7
 8010d98:	bd80      	pop	{r7, pc}
	...

08010d9c <I2cGetRegs>:

int8_t I2cGetRegs(struct bmi160Dev *dev, uint8_t reg_addr, uint8_t *data, uint16_t len){
 8010d9c:	b580      	push	{r7, lr}
 8010d9e:	b086      	sub	sp, #24
 8010da0:	af02      	add	r7, sp, #8
 8010da2:	60f8      	str	r0, [r7, #12]
 8010da4:	607a      	str	r2, [r7, #4]
 8010da6:	461a      	mov	r2, r3
 8010da8:	460b      	mov	r3, r1
 8010daa:	72fb      	strb	r3, [r7, #11]
 8010dac:	4613      	mov	r3, r2
 8010dae:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Master_Transmit(&hi2c2,dev->id<<1,&reg_addr,1,1000);
 8010db0:	68fb      	ldr	r3, [r7, #12]
 8010db2:	785b      	ldrb	r3, [r3, #1]
 8010db4:	b29b      	uxth	r3, r3
 8010db6:	005b      	lsls	r3, r3, #1
 8010db8:	b299      	uxth	r1, r3
 8010dba:	f107 020b 	add.w	r2, r7, #11
 8010dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8010dc2:	9300      	str	r3, [sp, #0]
 8010dc4:	2301      	movs	r3, #1
 8010dc6:	480c      	ldr	r0, [pc, #48]	; (8010df8 <I2cGetRegs+0x5c>)
 8010dc8:	f005 fb74 	bl	80164b4 <HAL_I2C_Master_Transmit>
  HAL_Delay(10);
 8010dcc:	200a      	movs	r0, #10
 8010dce:	f004 f853 	bl	8014e78 <HAL_Delay>
  HAL_I2C_Master_Receive(&hi2c2,dev->id<<1,data,len,1000);
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	785b      	ldrb	r3, [r3, #1]
 8010dd6:	b29b      	uxth	r3, r3
 8010dd8:	005b      	lsls	r3, r3, #1
 8010dda:	b299      	uxth	r1, r3
 8010ddc:	893a      	ldrh	r2, [r7, #8]
 8010dde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8010de2:	9300      	str	r3, [sp, #0]
 8010de4:	4613      	mov	r3, r2
 8010de6:	687a      	ldr	r2, [r7, #4]
 8010de8:	4803      	ldr	r0, [pc, #12]	; (8010df8 <I2cGetRegs+0x5c>)
 8010dea:	f005 fc61 	bl	80166b0 <HAL_I2C_Master_Receive>
  return BMI160_OK;
 8010dee:	2300      	movs	r3, #0
}
 8010df0:	4618      	mov	r0, r3
 8010df2:	3710      	adds	r7, #16
 8010df4:	46bd      	mov	sp, r7
 8010df6:	bd80      	pop	{r7, pc}
 8010df8:	20000918 	.word	0x20000918

08010dfc <setRegs>:

int8_t setRegs(uint8_t reg_addr, uint8_t *data, uint16_t len, struct bmi160Dev *dev){
 8010dfc:	b580      	push	{r7, lr}
 8010dfe:	b086      	sub	sp, #24
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	60b9      	str	r1, [r7, #8]
 8010e04:	607b      	str	r3, [r7, #4]
 8010e06:	4603      	mov	r3, r0
 8010e08:	73fb      	strb	r3, [r7, #15]
 8010e0a:	4613      	mov	r3, r2
 8010e0c:	81bb      	strh	r3, [r7, #12]
  int8_t rslt = BMI160_OK;
 8010e0e:	2300      	movs	r3, #0
 8010e10:	75fb      	strb	r3, [r7, #23]
  uint8_t count = 0;
 8010e12:	2300      	movs	r3, #0
 8010e14:	75bb      	strb	r3, [r7, #22]
  if(dev == NULL){
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d102      	bne.n	8010e22 <setRegs+0x26>
    rslt = BMI160_E_NULL_PTR;
 8010e1c:	23ff      	movs	r3, #255	; 0xff
 8010e1e:	75fb      	strb	r3, [r7, #23]
 8010e20:	e010      	b.n	8010e44 <setRegs+0x48>
  }else{
    rslt =I2cSetRegs(dev,reg_addr,data,len);
 8010e22:	89bb      	ldrh	r3, [r7, #12]
 8010e24:	7bf9      	ldrb	r1, [r7, #15]
 8010e26:	68ba      	ldr	r2, [r7, #8]
 8010e28:	6878      	ldr	r0, [r7, #4]
 8010e2a:	f000 f811 	bl	8010e50 <I2cSetRegs>
 8010e2e:	4603      	mov	r3, r0
 8010e30:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(1);
 8010e32:	2001      	movs	r0, #1
 8010e34:	f004 f820 	bl	8014e78 <HAL_Delay>
    if(rslt != BMI160_OK)
 8010e38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d001      	beq.n	8010e44 <setRegs+0x48>
      rslt = BMI160_E_COM_FAIL;
 8010e40:	23fe      	movs	r3, #254	; 0xfe
 8010e42:	75fb      	strb	r3, [r7, #23]
  }
  return rslt;
 8010e44:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010e48:	4618      	mov	r0, r3
 8010e4a:	3718      	adds	r7, #24
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	bd80      	pop	{r7, pc}

08010e50 <I2cSetRegs>:

int8_t I2cSetRegs(struct bmi160Dev *dev, uint8_t reg_addr, uint8_t *data, uint16_t len){
 8010e50:	b590      	push	{r4, r7, lr}
 8010e52:	b0c9      	sub	sp, #292	; 0x124
 8010e54:	af02      	add	r7, sp, #8
 8010e56:	f107 040c 	add.w	r4, r7, #12
 8010e5a:	6020      	str	r0, [r4, #0]
 8010e5c:	4608      	mov	r0, r1
 8010e5e:	1d39      	adds	r1, r7, #4
 8010e60:	600a      	str	r2, [r1, #0]
 8010e62:	4619      	mov	r1, r3
 8010e64:	f107 030b 	add.w	r3, r7, #11
 8010e68:	4602      	mov	r2, r0
 8010e6a:	701a      	strb	r2, [r3, #0]
 8010e6c:	f107 0308 	add.w	r3, r7, #8
 8010e70:	460a      	mov	r2, r1
 8010e72:	801a      	strh	r2, [r3, #0]
  uint8_t buf[255]={0};
 8010e74:	f107 0314 	add.w	r3, r7, #20
 8010e78:	4618      	mov	r0, r3
 8010e7a:	23ff      	movs	r3, #255	; 0xff
 8010e7c:	461a      	mov	r2, r3
 8010e7e:	2100      	movs	r1, #0
 8010e80:	f00c fd41 	bl	801d906 <memset>
  buf[0]=reg_addr;
 8010e84:	f107 0314 	add.w	r3, r7, #20
 8010e88:	f107 020b 	add.w	r2, r7, #11
 8010e8c:	7812      	ldrb	r2, [r2, #0]
 8010e8e:	701a      	strb	r2, [r3, #0]
  for(int i=1;i<len+1;i++)
 8010e90:	2301      	movs	r3, #1
 8010e92:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8010e96:	e012      	b.n	8010ebe <I2cSetRegs+0x6e>
	  buf[i]=data[i-1];
 8010e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010e9c:	3b01      	subs	r3, #1
 8010e9e:	1d3a      	adds	r2, r7, #4
 8010ea0:	6812      	ldr	r2, [r2, #0]
 8010ea2:	4413      	add	r3, r2
 8010ea4:	7819      	ldrb	r1, [r3, #0]
 8010ea6:	f107 0214 	add.w	r2, r7, #20
 8010eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010eae:	4413      	add	r3, r2
 8010eb0:	460a      	mov	r2, r1
 8010eb2:	701a      	strb	r2, [r3, #0]
  for(int i=1;i<len+1;i++)
 8010eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010eb8:	3301      	adds	r3, #1
 8010eba:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8010ebe:	f107 0308 	add.w	r3, r7, #8
 8010ec2:	881b      	ldrh	r3, [r3, #0]
 8010ec4:	3301      	adds	r3, #1
 8010ec6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	dbe4      	blt.n	8010e98 <I2cSetRegs+0x48>
  HAL_I2C_Master_Transmit(&hi2c2,dev->id<<1,buf,len+1,1000);
 8010ece:	f107 030c 	add.w	r3, r7, #12
 8010ed2:	681b      	ldr	r3, [r3, #0]
 8010ed4:	785b      	ldrb	r3, [r3, #1]
 8010ed6:	b29b      	uxth	r3, r3
 8010ed8:	005b      	lsls	r3, r3, #1
 8010eda:	b299      	uxth	r1, r3
 8010edc:	f107 0308 	add.w	r3, r7, #8
 8010ee0:	881b      	ldrh	r3, [r3, #0]
 8010ee2:	3301      	adds	r3, #1
 8010ee4:	b298      	uxth	r0, r3
 8010ee6:	f107 0214 	add.w	r2, r7, #20
 8010eea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8010eee:	9300      	str	r3, [sp, #0]
 8010ef0:	4603      	mov	r3, r0
 8010ef2:	4804      	ldr	r0, [pc, #16]	; (8010f04 <I2cSetRegs+0xb4>)
 8010ef4:	f005 fade 	bl	80164b4 <HAL_I2C_Master_Transmit>
  return BMI160_OK;
 8010ef8:	2300      	movs	r3, #0
}
 8010efa:	4618      	mov	r0, r3
 8010efc:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8010f00:	46bd      	mov	sp, r7
 8010f02:	bd90      	pop	{r4, r7, pc}
 8010f04:	20000918 	.word	0x20000918

08010f08 <DFR_USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  DFR_USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010f08:	b580      	push	{r7, lr}
 8010f0a:	b084      	sub	sp, #16
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	6078      	str	r0, [r7, #4]
 8010f10:	460b      	mov	r3, r1
 8010f12:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8010f14:	2300      	movs	r3, #0
 8010f16:	73fb      	strb	r3, [r7, #15]
  DFR_USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	7c1b      	ldrb	r3, [r3, #16]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d115      	bne.n	8010f4c <DFR_USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, DFR_CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010f20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010f24:	2202      	movs	r2, #2
 8010f26:	2184      	movs	r1, #132	; 0x84
 8010f28:	6878      	ldr	r0, [r7, #4]
 8010f2a:	f00c fb3c 	bl	801d5a6 <USBD_LL_OpenEP>
                   DFR_CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[DFR_CDC_IN_EP & 0xFU].is_used = 1U;
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	2201      	movs	r2, #1
 8010f32:	669a      	str	r2, [r3, #104]	; 0x68

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, DFR_CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010f34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010f38:	2202      	movs	r2, #2
 8010f3a:	2104      	movs	r1, #4
 8010f3c:	6878      	ldr	r0, [r7, #4]
 8010f3e:	f00c fb32 	bl	801d5a6 <USBD_LL_OpenEP>
                   DFR_CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[DFR_CDC_OUT_EP & 0xFU].is_used = 1U;
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	2201      	movs	r2, #1
 8010f46:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
 8010f4a:	e012      	b.n	8010f72 <DFR_USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, DFR_CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010f4c:	2340      	movs	r3, #64	; 0x40
 8010f4e:	2202      	movs	r2, #2
 8010f50:	2184      	movs	r1, #132	; 0x84
 8010f52:	6878      	ldr	r0, [r7, #4]
 8010f54:	f00c fb27 	bl	801d5a6 <USBD_LL_OpenEP>
                   DFR_CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[DFR_CDC_IN_EP & 0xFU].is_used = 1U;
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	2201      	movs	r2, #1
 8010f5c:	669a      	str	r2, [r3, #104]	; 0x68

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, DFR_CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010f5e:	2340      	movs	r3, #64	; 0x40
 8010f60:	2202      	movs	r2, #2
 8010f62:	2104      	movs	r1, #4
 8010f64:	6878      	ldr	r0, [r7, #4]
 8010f66:	f00c fb1e 	bl	801d5a6 <USBD_LL_OpenEP>
                   DFR_CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[DFR_CDC_OUT_EP & 0xFU].is_used = 1U;
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	2201      	movs	r2, #1
 8010f6e:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, DFR_CDC_CMD_EP, USBD_EP_TYPE_INTR, DFR_CDC_CMD_PACKET_SIZE);
 8010f72:	2308      	movs	r3, #8
 8010f74:	2203      	movs	r2, #3
 8010f76:	2182      	movs	r1, #130	; 0x82
 8010f78:	6878      	ldr	r0, [r7, #4]
 8010f7a:	f00c fb14 	bl	801d5a6 <USBD_LL_OpenEP>
  pdev->ep_in[DFR_CDC_CMD_EP & 0xFU].is_used = 1U;
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	2201      	movs	r2, #1
 8010f82:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(DFR_USBD_CDC_HandleTypeDef));
 8010f84:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8010f88:	f00c fc34 	bl	801d7f4 <USBD_static_malloc>
 8010f8c:	4602      	mov	r2, r0
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d102      	bne.n	8010fa4 <DFR_USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8010f9e:	2301      	movs	r3, #1
 8010fa0:	73fb      	strb	r3, [r7, #15]
 8010fa2:	e026      	b.n	8010ff2 <DFR_USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (DFR_USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010faa:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((DFR_USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8010fb6:	68bb      	ldr	r3, [r7, #8]
 8010fb8:	2200      	movs	r2, #0
 8010fba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8010fbe:	68bb      	ldr	r3, [r7, #8]
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	7c1b      	ldrb	r3, [r3, #16]
 8010fca:	2b00      	cmp	r3, #0
 8010fcc:	d109      	bne.n	8010fe2 <DFR_USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, DFR_CDC_OUT_EP, hcdc->RxBuffer,
 8010fce:	68bb      	ldr	r3, [r7, #8]
 8010fd0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010fd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010fd8:	2104      	movs	r1, #4
 8010fda:	6878      	ldr	r0, [r7, #4]
 8010fdc:	f00c fbd4 	bl	801d788 <USBD_LL_PrepareReceive>
 8010fe0:	e007      	b.n	8010ff2 <DFR_USBD_CDC_Init+0xea>
                             DFR_CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, DFR_CDC_OUT_EP, hcdc->RxBuffer,
 8010fe2:	68bb      	ldr	r3, [r7, #8]
 8010fe4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010fe8:	2340      	movs	r3, #64	; 0x40
 8010fea:	2104      	movs	r1, #4
 8010fec:	6878      	ldr	r0, [r7, #4]
 8010fee:	f00c fbcb 	bl	801d788 <USBD_LL_PrepareReceive>
                             DFR_CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8010ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ff4:	4618      	mov	r0, r3
 8010ff6:	3710      	adds	r7, #16
 8010ff8:	46bd      	mov	sp, r7
 8010ffa:	bd80      	pop	{r7, pc}

08010ffc <DFR_USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  DFR_USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010ffc:	b580      	push	{r7, lr}
 8010ffe:	b084      	sub	sp, #16
 8011000:	af00      	add	r7, sp, #0
 8011002:	6078      	str	r0, [r7, #4]
 8011004:	460b      	mov	r3, r1
 8011006:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8011008:	2300      	movs	r3, #0
 801100a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, DFR_CDC_IN_EP);
 801100c:	2184      	movs	r1, #132	; 0x84
 801100e:	6878      	ldr	r0, [r7, #4]
 8011010:	f00c faef 	bl	801d5f2 <USBD_LL_CloseEP>
  pdev->ep_in[DFR_CDC_IN_EP & 0xFU].is_used = 0U;
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	2200      	movs	r2, #0
 8011018:	669a      	str	r2, [r3, #104]	; 0x68

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, DFR_CDC_OUT_EP);
 801101a:	2104      	movs	r1, #4
 801101c:	6878      	ldr	r0, [r7, #4]
 801101e:	f00c fae8 	bl	801d5f2 <USBD_LL_CloseEP>
  pdev->ep_out[DFR_CDC_OUT_EP & 0xFU].is_used = 0U;
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	2200      	movs	r2, #0
 8011026:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, DFR_CDC_CMD_EP);
 801102a:	2182      	movs	r1, #130	; 0x82
 801102c:	6878      	ldr	r0, [r7, #4]
 801102e:	f00c fae0 	bl	801d5f2 <USBD_LL_CloseEP>
  pdev->ep_in[DFR_CDC_CMD_EP & 0xFU].is_used = 0U;
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	2200      	movs	r2, #0
 8011036:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801103e:	2b00      	cmp	r3, #0
 8011040:	d00e      	beq.n	8011060 <DFR_USBD_CDC_DeInit+0x64>
  {
    ((DFR_USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011048:	685b      	ldr	r3, [r3, #4]
 801104a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011052:	4618      	mov	r0, r3
 8011054:	f00c fbda 	bl	801d80c <USBD_static_free>
    pdev->pClassData = NULL;
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	2200      	movs	r2, #0
 801105c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8011060:	7bfb      	ldrb	r3, [r7, #15]
}
 8011062:	4618      	mov	r0, r3
 8011064:	3710      	adds	r7, #16
 8011066:	46bd      	mov	sp, r7
 8011068:	bd80      	pop	{r7, pc}

0801106a <DFR_USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  DFR_USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 801106a:	b580      	push	{r7, lr}
 801106c:	b086      	sub	sp, #24
 801106e:	af00      	add	r7, sp, #0
 8011070:	6078      	str	r0, [r7, #4]
 8011072:	6039      	str	r1, [r7, #0]
  DFR_USBD_CDC_HandleTypeDef   *hcdc = (DFR_USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801107a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 801107c:	2300      	movs	r3, #0
 801107e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8011080:	2300      	movs	r3, #0
 8011082:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8011084:	2300      	movs	r3, #0
 8011086:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011088:	683b      	ldr	r3, [r7, #0]
 801108a:	781b      	ldrb	r3, [r3, #0]
 801108c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011090:	2b00      	cmp	r3, #0
 8011092:	d039      	beq.n	8011108 <DFR_USBD_CDC_Setup+0x9e>
 8011094:	2b20      	cmp	r3, #32
 8011096:	d17c      	bne.n	8011192 <DFR_USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8011098:	683b      	ldr	r3, [r7, #0]
 801109a:	88db      	ldrh	r3, [r3, #6]
 801109c:	2b00      	cmp	r3, #0
 801109e:	d029      	beq.n	80110f4 <DFR_USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80110a0:	683b      	ldr	r3, [r7, #0]
 80110a2:	781b      	ldrb	r3, [r3, #0]
 80110a4:	b25b      	sxtb	r3, r3
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	da11      	bge.n	80110ce <DFR_USBD_CDC_Setup+0x64>
        {
          ((DFR_USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80110b0:	689b      	ldr	r3, [r3, #8]
 80110b2:	683a      	ldr	r2, [r7, #0]
 80110b4:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80110b6:	6939      	ldr	r1, [r7, #16]
          ((DFR_USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80110b8:	683a      	ldr	r2, [r7, #0]
 80110ba:	88d2      	ldrh	r2, [r2, #6]
 80110bc:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80110be:	6939      	ldr	r1, [r7, #16]
 80110c0:	683b      	ldr	r3, [r7, #0]
 80110c2:	88db      	ldrh	r3, [r3, #6]
 80110c4:	461a      	mov	r2, r3
 80110c6:	6878      	ldr	r0, [r7, #4]
 80110c8:	f00b ff6c 	bl	801cfa4 <USBD_CtlSendData>
      else
      {
        ((DFR_USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80110cc:	e068      	b.n	80111a0 <DFR_USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 80110ce:	683b      	ldr	r3, [r7, #0]
 80110d0:	785a      	ldrb	r2, [r3, #1]
 80110d2:	693b      	ldr	r3, [r7, #16]
 80110d4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80110d8:	683b      	ldr	r3, [r7, #0]
 80110da:	88db      	ldrh	r3, [r3, #6]
 80110dc:	b2da      	uxtb	r2, r3
 80110de:	693b      	ldr	r3, [r7, #16]
 80110e0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80110e4:	6939      	ldr	r1, [r7, #16]
 80110e6:	683b      	ldr	r3, [r7, #0]
 80110e8:	88db      	ldrh	r3, [r3, #6]
 80110ea:	461a      	mov	r2, r3
 80110ec:	6878      	ldr	r0, [r7, #4]
 80110ee:	f00b ff87 	bl	801d000 <USBD_CtlPrepareRx>
      break;
 80110f2:	e055      	b.n	80111a0 <DFR_USBD_CDC_Setup+0x136>
        ((DFR_USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80110fa:	689b      	ldr	r3, [r3, #8]
 80110fc:	683a      	ldr	r2, [r7, #0]
 80110fe:	7850      	ldrb	r0, [r2, #1]
 8011100:	2200      	movs	r2, #0
 8011102:	6839      	ldr	r1, [r7, #0]
 8011104:	4798      	blx	r3
      break;
 8011106:	e04b      	b.n	80111a0 <DFR_USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	785b      	ldrb	r3, [r3, #1]
 801110c:	2b0a      	cmp	r3, #10
 801110e:	d017      	beq.n	8011140 <DFR_USBD_CDC_Setup+0xd6>
 8011110:	2b0b      	cmp	r3, #11
 8011112:	d029      	beq.n	8011168 <DFR_USBD_CDC_Setup+0xfe>
 8011114:	2b00      	cmp	r3, #0
 8011116:	d133      	bne.n	8011180 <DFR_USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801111e:	2b03      	cmp	r3, #3
 8011120:	d107      	bne.n	8011132 <DFR_USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8011122:	f107 030c 	add.w	r3, r7, #12
 8011126:	2202      	movs	r2, #2
 8011128:	4619      	mov	r1, r3
 801112a:	6878      	ldr	r0, [r7, #4]
 801112c:	f00b ff3a 	bl	801cfa4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011130:	e02e      	b.n	8011190 <DFR_USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8011132:	6839      	ldr	r1, [r7, #0]
 8011134:	6878      	ldr	r0, [r7, #4]
 8011136:	f00b fecb 	bl	801ced0 <USBD_CtlError>
            ret = USBD_FAIL;
 801113a:	2302      	movs	r3, #2
 801113c:	75fb      	strb	r3, [r7, #23]
          break;
 801113e:	e027      	b.n	8011190 <DFR_USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011146:	2b03      	cmp	r3, #3
 8011148:	d107      	bne.n	801115a <DFR_USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 801114a:	f107 030f 	add.w	r3, r7, #15
 801114e:	2201      	movs	r2, #1
 8011150:	4619      	mov	r1, r3
 8011152:	6878      	ldr	r0, [r7, #4]
 8011154:	f00b ff26 	bl	801cfa4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011158:	e01a      	b.n	8011190 <DFR_USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 801115a:	6839      	ldr	r1, [r7, #0]
 801115c:	6878      	ldr	r0, [r7, #4]
 801115e:	f00b feb7 	bl	801ced0 <USBD_CtlError>
            ret = USBD_FAIL;
 8011162:	2302      	movs	r3, #2
 8011164:	75fb      	strb	r3, [r7, #23]
          break;
 8011166:	e013      	b.n	8011190 <DFR_USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801116e:	2b03      	cmp	r3, #3
 8011170:	d00d      	beq.n	801118e <DFR_USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8011172:	6839      	ldr	r1, [r7, #0]
 8011174:	6878      	ldr	r0, [r7, #4]
 8011176:	f00b feab 	bl	801ced0 <USBD_CtlError>
            ret = USBD_FAIL;
 801117a:	2302      	movs	r3, #2
 801117c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801117e:	e006      	b.n	801118e <DFR_USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8011180:	6839      	ldr	r1, [r7, #0]
 8011182:	6878      	ldr	r0, [r7, #4]
 8011184:	f00b fea4 	bl	801ced0 <USBD_CtlError>
          ret = USBD_FAIL;
 8011188:	2302      	movs	r3, #2
 801118a:	75fb      	strb	r3, [r7, #23]
          break;
 801118c:	e000      	b.n	8011190 <DFR_USBD_CDC_Setup+0x126>
          break;
 801118e:	bf00      	nop
      }
      break;
 8011190:	e006      	b.n	80111a0 <DFR_USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8011192:	6839      	ldr	r1, [r7, #0]
 8011194:	6878      	ldr	r0, [r7, #4]
 8011196:	f00b fe9b 	bl	801ced0 <USBD_CtlError>
      ret = USBD_FAIL;
 801119a:	2302      	movs	r3, #2
 801119c:	75fb      	strb	r3, [r7, #23]
      break;
 801119e:	bf00      	nop
  }

  return ret;
 80111a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80111a2:	4618      	mov	r0, r3
 80111a4:	3718      	adds	r7, #24
 80111a6:	46bd      	mov	sp, r7
 80111a8:	bd80      	pop	{r7, pc}

080111aa <DFR_USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  DFR_USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80111aa:	b580      	push	{r7, lr}
 80111ac:	b084      	sub	sp, #16
 80111ae:	af00      	add	r7, sp, #0
 80111b0:	6078      	str	r0, [r7, #4]
 80111b2:	460b      	mov	r3, r1
 80111b4:	70fb      	strb	r3, [r7, #3]
  DFR_USBD_CDC_HandleTypeDef *hcdc = (DFR_USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80111bc:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80111c4:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d03a      	beq.n	8011246 <DFR_USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80111d0:	78fa      	ldrb	r2, [r7, #3]
 80111d2:	6879      	ldr	r1, [r7, #4]
 80111d4:	4613      	mov	r3, r2
 80111d6:	009b      	lsls	r3, r3, #2
 80111d8:	4413      	add	r3, r2
 80111da:	009b      	lsls	r3, r3, #2
 80111dc:	440b      	add	r3, r1
 80111de:	331c      	adds	r3, #28
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d029      	beq.n	801123a <DFR_USBD_CDC_DataIn+0x90>
 80111e6:	78fa      	ldrb	r2, [r7, #3]
 80111e8:	6879      	ldr	r1, [r7, #4]
 80111ea:	4613      	mov	r3, r2
 80111ec:	009b      	lsls	r3, r3, #2
 80111ee:	4413      	add	r3, r2
 80111f0:	009b      	lsls	r3, r3, #2
 80111f2:	440b      	add	r3, r1
 80111f4:	331c      	adds	r3, #28
 80111f6:	681a      	ldr	r2, [r3, #0]
 80111f8:	78f9      	ldrb	r1, [r7, #3]
 80111fa:	68b8      	ldr	r0, [r7, #8]
 80111fc:	460b      	mov	r3, r1
 80111fe:	009b      	lsls	r3, r3, #2
 8011200:	440b      	add	r3, r1
 8011202:	00db      	lsls	r3, r3, #3
 8011204:	4403      	add	r3, r0
 8011206:	3338      	adds	r3, #56	; 0x38
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	fbb2 f1f3 	udiv	r1, r2, r3
 801120e:	fb03 f301 	mul.w	r3, r3, r1
 8011212:	1ad3      	subs	r3, r2, r3
 8011214:	2b00      	cmp	r3, #0
 8011216:	d110      	bne.n	801123a <DFR_USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8011218:	78fa      	ldrb	r2, [r7, #3]
 801121a:	6879      	ldr	r1, [r7, #4]
 801121c:	4613      	mov	r3, r2
 801121e:	009b      	lsls	r3, r3, #2
 8011220:	4413      	add	r3, r2
 8011222:	009b      	lsls	r3, r3, #2
 8011224:	440b      	add	r3, r1
 8011226:	331c      	adds	r3, #28
 8011228:	2200      	movs	r2, #0
 801122a:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801122c:	78f9      	ldrb	r1, [r7, #3]
 801122e:	2300      	movs	r3, #0
 8011230:	2200      	movs	r2, #0
 8011232:	6878      	ldr	r0, [r7, #4]
 8011234:	f00c fa85 	bl	801d742 <USBD_LL_Transmit>
 8011238:	e003      	b.n	8011242 <DFR_USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	2200      	movs	r2, #0
 801123e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8011242:	2300      	movs	r3, #0
 8011244:	e000      	b.n	8011248 <DFR_USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8011246:	2302      	movs	r3, #2
  }
}
 8011248:	4618      	mov	r0, r3
 801124a:	3710      	adds	r7, #16
 801124c:	46bd      	mov	sp, r7
 801124e:	bd80      	pop	{r7, pc}

08011250 <DFR_USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  DFR_USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011250:	b580      	push	{r7, lr}
 8011252:	b084      	sub	sp, #16
 8011254:	af00      	add	r7, sp, #0
 8011256:	6078      	str	r0, [r7, #4]
 8011258:	460b      	mov	r3, r1
 801125a:	70fb      	strb	r3, [r7, #3]
  DFR_USBD_CDC_HandleTypeDef   *hcdc = (DFR_USBD_CDC_HandleTypeDef *) pdev->pClassData;
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011262:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011264:	78fb      	ldrb	r3, [r7, #3]
 8011266:	4619      	mov	r1, r3
 8011268:	6878      	ldr	r0, [r7, #4]
 801126a:	f00c fab0 	bl	801d7ce <USBD_LL_GetRxDataSize>
 801126e:	4602      	mov	r2, r0
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801127c:	2b00      	cmp	r3, #0
 801127e:	d00d      	beq.n	801129c <DFR_USBD_CDC_DataOut+0x4c>
  {
    ((DFR_USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011286:	68db      	ldr	r3, [r3, #12]
 8011288:	68fa      	ldr	r2, [r7, #12]
 801128a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 801128e:	68fa      	ldr	r2, [r7, #12]
 8011290:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011294:	4611      	mov	r1, r2
 8011296:	4798      	blx	r3

    return USBD_OK;
 8011298:	2300      	movs	r3, #0
 801129a:	e000      	b.n	801129e <DFR_USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 801129c:	2302      	movs	r3, #2
  }
}
 801129e:	4618      	mov	r0, r3
 80112a0:	3710      	adds	r7, #16
 80112a2:	46bd      	mov	sp, r7
 80112a4:	bd80      	pop	{r7, pc}

080112a6 <DFR_USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  DFR_USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80112a6:	b580      	push	{r7, lr}
 80112a8:	b084      	sub	sp, #16
 80112aa:	af00      	add	r7, sp, #0
 80112ac:	6078      	str	r0, [r7, #4]
  DFR_USBD_CDC_HandleTypeDef   *hcdc = (DFR_USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80112b4:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d015      	beq.n	80112ec <DFR_USBD_CDC_EP0_RxReady+0x46>
 80112c0:	68fb      	ldr	r3, [r7, #12]
 80112c2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80112c6:	2bff      	cmp	r3, #255	; 0xff
 80112c8:	d010      	beq.n	80112ec <DFR_USBD_CDC_EP0_RxReady+0x46>
  {
    ((DFR_USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80112d0:	689b      	ldr	r3, [r3, #8]
 80112d2:	68fa      	ldr	r2, [r7, #12]
 80112d4:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80112d8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80112da:	68fa      	ldr	r2, [r7, #12]
 80112dc:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((DFR_USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80112e0:	b292      	uxth	r2, r2
 80112e2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	22ff      	movs	r2, #255	; 0xff
 80112e8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80112ec:	2300      	movs	r3, #0
}
 80112ee:	4618      	mov	r0, r3
 80112f0:	3710      	adds	r7, #16
 80112f2:	46bd      	mov	sp, r7
 80112f4:	bd80      	pop	{r7, pc}
	...

080112f8 <DFR_USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *DFR_USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80112f8:	b480      	push	{r7}
 80112fa:	b083      	sub	sp, #12
 80112fc:	af00      	add	r7, sp, #0
 80112fe:	6078      	str	r0, [r7, #4]
  *length = sizeof(DFR_USBD_CDC_CfgFSDesc);
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	2243      	movs	r2, #67	; 0x43
 8011304:	801a      	strh	r2, [r3, #0]
  return DFR_USBD_CDC_CfgFSDesc;
 8011306:	4b03      	ldr	r3, [pc, #12]	; (8011314 <DFR_USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8011308:	4618      	mov	r0, r3
 801130a:	370c      	adds	r7, #12
 801130c:	46bd      	mov	sp, r7
 801130e:	bc80      	pop	{r7}
 8011310:	4770      	bx	lr
 8011312:	bf00      	nop
 8011314:	2000008c 	.word	0x2000008c

08011318 <DFR_USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *DFR_USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011318:	b480      	push	{r7}
 801131a:	b083      	sub	sp, #12
 801131c:	af00      	add	r7, sp, #0
 801131e:	6078      	str	r0, [r7, #4]
  *length = sizeof(DFR_USBD_CDC_CfgHSDesc);
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	2243      	movs	r2, #67	; 0x43
 8011324:	801a      	strh	r2, [r3, #0]
  return DFR_USBD_CDC_CfgHSDesc;
 8011326:	4b03      	ldr	r3, [pc, #12]	; (8011334 <DFR_USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8011328:	4618      	mov	r0, r3
 801132a:	370c      	adds	r7, #12
 801132c:	46bd      	mov	sp, r7
 801132e:	bc80      	pop	{r7}
 8011330:	4770      	bx	lr
 8011332:	bf00      	nop
 8011334:	20000048 	.word	0x20000048

08011338 <DFR_USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *DFR_USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011338:	b480      	push	{r7}
 801133a:	b083      	sub	sp, #12
 801133c:	af00      	add	r7, sp, #0
 801133e:	6078      	str	r0, [r7, #4]
  *length = sizeof(DFR_USBD_CDC_OtherSpeedCfgDesc);
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	2243      	movs	r2, #67	; 0x43
 8011344:	801a      	strh	r2, [r3, #0]
  return DFR_USBD_CDC_OtherSpeedCfgDesc;
 8011346:	4b03      	ldr	r3, [pc, #12]	; (8011354 <DFR_USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011348:	4618      	mov	r0, r3
 801134a:	370c      	adds	r7, #12
 801134c:	46bd      	mov	sp, r7
 801134e:	bc80      	pop	{r7}
 8011350:	4770      	bx	lr
 8011352:	bf00      	nop
 8011354:	200000d0 	.word	0x200000d0

08011358 <DFR_USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *DFR_USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011358:	b480      	push	{r7}
 801135a:	b083      	sub	sp, #12
 801135c:	af00      	add	r7, sp, #0
 801135e:	6078      	str	r0, [r7, #4]
  *length = sizeof(DFR_USBD_CDC_DeviceQualifierDesc);
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	220a      	movs	r2, #10
 8011364:	801a      	strh	r2, [r3, #0]
  return DFR_USBD_CDC_DeviceQualifierDesc;
 8011366:	4b03      	ldr	r3, [pc, #12]	; (8011374 <DFR_USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011368:	4618      	mov	r0, r3
 801136a:	370c      	adds	r7, #12
 801136c:	46bd      	mov	sp, r7
 801136e:	bc80      	pop	{r7}
 8011370:	4770      	bx	lr
 8011372:	bf00      	nop
 8011374:	20000004 	.word	0x20000004

08011378 <DFR_USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  DFR_USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8011378:	b480      	push	{r7}
 801137a:	b087      	sub	sp, #28
 801137c:	af00      	add	r7, sp, #0
 801137e:	60f8      	str	r0, [r7, #12]
 8011380:	60b9      	str	r1, [r7, #8]
 8011382:	4613      	mov	r3, r2
 8011384:	80fb      	strh	r3, [r7, #6]
  DFR_USBD_CDC_HandleTypeDef   *hcdc = (DFR_USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801138c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 801138e:	697b      	ldr	r3, [r7, #20]
 8011390:	68ba      	ldr	r2, [r7, #8]
 8011392:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8011396:	88fa      	ldrh	r2, [r7, #6]
 8011398:	697b      	ldr	r3, [r7, #20]
 801139a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 801139e:	2300      	movs	r3, #0
}
 80113a0:	4618      	mov	r0, r3
 80113a2:	371c      	adds	r7, #28
 80113a4:	46bd      	mov	sp, r7
 80113a6:	bc80      	pop	{r7}
 80113a8:	4770      	bx	lr

080113aa <DFR_USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  DFR_USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80113aa:	b480      	push	{r7}
 80113ac:	b085      	sub	sp, #20
 80113ae:	af00      	add	r7, sp, #0
 80113b0:	6078      	str	r0, [r7, #4]
 80113b2:	6039      	str	r1, [r7, #0]
  DFR_USBD_CDC_HandleTypeDef   *hcdc = (DFR_USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80113ba:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	683a      	ldr	r2, [r7, #0]
 80113c0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80113c4:	2300      	movs	r3, #0
}
 80113c6:	4618      	mov	r0, r3
 80113c8:	3714      	adds	r7, #20
 80113ca:	46bd      	mov	sp, r7
 80113cc:	bc80      	pop	{r7}
 80113ce:	4770      	bx	lr

080113d0 <DFR_USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  DFR_USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80113d0:	b580      	push	{r7, lr}
 80113d2:	b084      	sub	sp, #16
 80113d4:	af00      	add	r7, sp, #0
 80113d6:	6078      	str	r0, [r7, #4]
  DFR_USBD_CDC_HandleTypeDef   *hcdc = (DFR_USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80113de:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d01c      	beq.n	8011424 <DFR_USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80113ea:	68fb      	ldr	r3, [r7, #12]
 80113ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d115      	bne.n	8011420 <DFR_USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	2201      	movs	r2, #1
 80113f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[DFR_CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, DFR_CDC_IN_EP, hcdc->TxBuffer,
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, DFR_CDC_IN_EP, hcdc->TxBuffer,
 8011412:	b29b      	uxth	r3, r3
 8011414:	2184      	movs	r1, #132	; 0x84
 8011416:	6878      	ldr	r0, [r7, #4]
 8011418:	f00c f993 	bl	801d742 <USBD_LL_Transmit>

      return USBD_OK;
 801141c:	2300      	movs	r3, #0
 801141e:	e002      	b.n	8011426 <DFR_USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8011420:	2301      	movs	r3, #1
 8011422:	e000      	b.n	8011426 <DFR_USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8011424:	2302      	movs	r3, #2
  }
}
 8011426:	4618      	mov	r0, r3
 8011428:	3710      	adds	r7, #16
 801142a:	46bd      	mov	sp, r7
 801142c:	bd80      	pop	{r7, pc}

0801142e <DFR_USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  DFR_USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801142e:	b580      	push	{r7, lr}
 8011430:	b084      	sub	sp, #16
 8011432:	af00      	add	r7, sp, #0
 8011434:	6078      	str	r0, [r7, #4]
  DFR_USBD_CDC_HandleTypeDef   *hcdc = (DFR_USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801143c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011444:	2b00      	cmp	r3, #0
 8011446:	d017      	beq.n	8011478 <DFR_USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	7c1b      	ldrb	r3, [r3, #16]
 801144c:	2b00      	cmp	r3, #0
 801144e:	d109      	bne.n	8011464 <DFR_USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011456:	f44f 7300 	mov.w	r3, #512	; 0x200
 801145a:	2104      	movs	r1, #4
 801145c:	6878      	ldr	r0, [r7, #4]
 801145e:	f00c f993 	bl	801d788 <USBD_LL_PrepareReceive>
 8011462:	e007      	b.n	8011474 <DFR_USBD_CDC_ReceivePacket+0x46>
                             DFR_CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801146a:	2340      	movs	r3, #64	; 0x40
 801146c:	2104      	movs	r1, #4
 801146e:	6878      	ldr	r0, [r7, #4]
 8011470:	f00c f98a 	bl	801d788 <USBD_LL_PrepareReceive>
                             DFR_CDC_OUT_EP,
                             hcdc->RxBuffer,
                             DFR_CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8011474:	2300      	movs	r3, #0
 8011476:	e000      	b.n	801147a <DFR_USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8011478:	2302      	movs	r3, #2
  }
}
 801147a:	4618      	mov	r0, r3
 801147c:	3710      	adds	r7, #16
 801147e:	46bd      	mov	sp, r7
 8011480:	bd80      	pop	{r7, pc}
	...

08011484 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8011484:	b480      	push	{r7}
 8011486:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8011488:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 801148c:	4b05      	ldr	r3, [pc, #20]	; (80114a4 <__NVIC_SystemReset+0x20>)
 801148e:	68db      	ldr	r3, [r3, #12]
 8011490:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8011494:	4903      	ldr	r1, [pc, #12]	; (80114a4 <__NVIC_SystemReset+0x20>)
 8011496:	4b04      	ldr	r3, [pc, #16]	; (80114a8 <__NVIC_SystemReset+0x24>)
 8011498:	4313      	orrs	r3, r2
 801149a:	60cb      	str	r3, [r1, #12]
 801149c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80114a0:	bf00      	nop
 80114a2:	e7fd      	b.n	80114a0 <__NVIC_SystemReset+0x1c>
 80114a4:	e000ed00 	.word	0xe000ed00
 80114a8:	05fa0004 	.word	0x05fa0004

080114ac <DFR_CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t DFR_CDC_Init_FS(void)
{
 80114ac:	b580      	push	{r7, lr}
 80114ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  DFR_USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80114b0:	2200      	movs	r2, #0
 80114b2:	4905      	ldr	r1, [pc, #20]	; (80114c8 <DFR_CDC_Init_FS+0x1c>)
 80114b4:	4805      	ldr	r0, [pc, #20]	; (80114cc <DFR_CDC_Init_FS+0x20>)
 80114b6:	f7ff ff5f 	bl	8011378 <DFR_USBD_CDC_SetTxBuffer>
  DFR_USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80114ba:	4905      	ldr	r1, [pc, #20]	; (80114d0 <DFR_CDC_Init_FS+0x24>)
 80114bc:	4803      	ldr	r0, [pc, #12]	; (80114cc <DFR_CDC_Init_FS+0x20>)
 80114be:	f7ff ff74 	bl	80113aa <DFR_USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80114c2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80114c4:	4618      	mov	r0, r3
 80114c6:	bd80      	pop	{r7, pc}
 80114c8:	20000d64 	.word	0x20000d64
 80114cc:	20001514 	.word	0x20001514
 80114d0:	20000978 	.word	0x20000978

080114d4 <DFR_CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t DFR_CDC_DeInit_FS(void)
{
 80114d4:	b480      	push	{r7}
 80114d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80114d8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80114da:	4618      	mov	r0, r3
 80114dc:	46bd      	mov	sp, r7
 80114de:	bc80      	pop	{r7}
 80114e0:	4770      	bx	lr
	...

080114e4 <DFR_CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t DFR_CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80114e4:	b580      	push	{r7, lr}
 80114e6:	b082      	sub	sp, #8
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	4603      	mov	r3, r0
 80114ec:	6039      	str	r1, [r7, #0]
 80114ee:	71fb      	strb	r3, [r7, #7]
 80114f0:	4613      	mov	r3, r2
 80114f2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80114f4:	79fb      	ldrb	r3, [r7, #7]
 80114f6:	2b23      	cmp	r3, #35	; 0x23
 80114f8:	d857      	bhi.n	80115aa <DFR_CDC_Control_FS+0xc6>
 80114fa:	a201      	add	r2, pc, #4	; (adr r2, 8011500 <DFR_CDC_Control_FS+0x1c>)
 80114fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011500:	080115ab 	.word	0x080115ab
 8011504:	080115ab 	.word	0x080115ab
 8011508:	080115ab 	.word	0x080115ab
 801150c:	080115ab 	.word	0x080115ab
 8011510:	080115ab 	.word	0x080115ab
 8011514:	080115ab 	.word	0x080115ab
 8011518:	080115ab 	.word	0x080115ab
 801151c:	080115ab 	.word	0x080115ab
 8011520:	080115ab 	.word	0x080115ab
 8011524:	080115ab 	.word	0x080115ab
 8011528:	080115ab 	.word	0x080115ab
 801152c:	080115ab 	.word	0x080115ab
 8011530:	080115ab 	.word	0x080115ab
 8011534:	080115ab 	.word	0x080115ab
 8011538:	080115ab 	.word	0x080115ab
 801153c:	080115ab 	.word	0x080115ab
 8011540:	080115ab 	.word	0x080115ab
 8011544:	080115ab 	.word	0x080115ab
 8011548:	080115ab 	.word	0x080115ab
 801154c:	080115ab 	.word	0x080115ab
 8011550:	080115ab 	.word	0x080115ab
 8011554:	080115ab 	.word	0x080115ab
 8011558:	080115ab 	.word	0x080115ab
 801155c:	080115ab 	.word	0x080115ab
 8011560:	080115ab 	.word	0x080115ab
 8011564:	080115ab 	.word	0x080115ab
 8011568:	080115ab 	.word	0x080115ab
 801156c:	080115ab 	.word	0x080115ab
 8011570:	080115ab 	.word	0x080115ab
 8011574:	080115ab 	.word	0x080115ab
 8011578:	080115ab 	.word	0x080115ab
 801157c:	080115ab 	.word	0x080115ab
 8011580:	08011591 	.word	0x08011591
 8011584:	080115ab 	.word	0x080115ab
 8011588:	080115ab 	.word	0x080115ab
 801158c:	080115ab 	.word	0x080115ab
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case DFR_CDC_SET_LINE_CODING:
    	if(pbuf[0]+(pbuf[1]<<8)==1200)
 8011590:	683b      	ldr	r3, [r7, #0]
 8011592:	781b      	ldrb	r3, [r3, #0]
 8011594:	461a      	mov	r2, r3
 8011596:	683b      	ldr	r3, [r7, #0]
 8011598:	3301      	adds	r3, #1
 801159a:	781b      	ldrb	r3, [r3, #0]
 801159c:	021b      	lsls	r3, r3, #8
 801159e:	4413      	add	r3, r2
 80115a0:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80115a4:	d103      	bne.n	80115ae <DFR_CDC_Control_FS+0xca>
    		NVIC_SystemReset();
 80115a6:	f7ff ff6d 	bl	8011484 <__NVIC_SystemReset>
    case DFR_CDC_SEND_BREAK:

    break;

  default:
    break;
 80115aa:	bf00      	nop
 80115ac:	e000      	b.n	80115b0 <DFR_CDC_Control_FS+0xcc>
    break;
 80115ae:	bf00      	nop
  }

  return (USBD_OK);
 80115b0:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80115b2:	4618      	mov	r0, r3
 80115b4:	3708      	adds	r7, #8
 80115b6:	46bd      	mov	sp, r7
 80115b8:	bd80      	pop	{r7, pc}
 80115ba:	bf00      	nop

080115bc <DFR_CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t DFR_CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80115bc:	b580      	push	{r7, lr}
 80115be:	b082      	sub	sp, #8
 80115c0:	af00      	add	r7, sp, #0
 80115c2:	6078      	str	r0, [r7, #4]
 80115c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
//  DFR_USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
//  DFR_USBD_CDC_ReceivePacket(&hUsbDeviceFS);
//  return (USBD_OK);
	flag2=1;
 80115c6:	4b0d      	ldr	r3, [pc, #52]	; (80115fc <DFR_CDC_Receive_FS+0x40>)
 80115c8:	2201      	movs	r2, #1
 80115ca:	701a      	strb	r2, [r3, #0]
	memcpy(my_RxBuf,Buf,*Len);
 80115cc:	683b      	ldr	r3, [r7, #0]
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	461a      	mov	r2, r3
 80115d2:	6879      	ldr	r1, [r7, #4]
 80115d4:	480a      	ldr	r0, [pc, #40]	; (8011600 <DFR_CDC_Receive_FS+0x44>)
 80115d6:	f00c f98b 	bl	801d8f0 <memcpy>
      my_RxLength=*Len;
 80115da:	683b      	ldr	r3, [r7, #0]
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	4a09      	ldr	r2, [pc, #36]	; (8011604 <DFR_CDC_Receive_FS+0x48>)
 80115e0:	6013      	str	r3, [r2, #0]
      DFR_USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80115e2:	6879      	ldr	r1, [r7, #4]
 80115e4:	4808      	ldr	r0, [pc, #32]	; (8011608 <DFR_CDC_Receive_FS+0x4c>)
 80115e6:	f7ff fee0 	bl	80113aa <DFR_USBD_CDC_SetRxBuffer>
      DFR_USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80115ea:	4807      	ldr	r0, [pc, #28]	; (8011608 <DFR_CDC_Receive_FS+0x4c>)
 80115ec:	f7ff ff1f 	bl	801142e <DFR_USBD_CDC_ReceivePacket>
	return 1;
 80115f0:	2301      	movs	r3, #1
  /* USER CODE END 6 */
}
 80115f2:	4618      	mov	r0, r3
 80115f4:	3708      	adds	r7, #8
 80115f6:	46bd      	mov	sp, r7
 80115f8:	bd80      	pop	{r7, pc}
 80115fa:	bf00      	nop
 80115fc:	20000d60 	.word	0x20000d60
 8011600:	20001150 	.word	0x20001150
 8011604:	2000114c 	.word	0x2000114c
 8011608:	20001514 	.word	0x20001514

0801160c <DFR_CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t DFR_CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801160c:	b580      	push	{r7, lr}
 801160e:	b084      	sub	sp, #16
 8011610:	af00      	add	r7, sp, #0
 8011612:	6078      	str	r0, [r7, #4]
 8011614:	460b      	mov	r3, r1
 8011616:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011618:	2300      	movs	r3, #0
 801161a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  DFR_USBD_CDC_HandleTypeDef *hcdc = (DFR_USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801161c:	4b0d      	ldr	r3, [pc, #52]	; (8011654 <DFR_CDC_Transmit_FS+0x48>)
 801161e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011622:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011624:	68bb      	ldr	r3, [r7, #8]
 8011626:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801162a:	2b00      	cmp	r3, #0
 801162c:	d001      	beq.n	8011632 <DFR_CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801162e:	2301      	movs	r3, #1
 8011630:	e00b      	b.n	801164a <DFR_CDC_Transmit_FS+0x3e>
  }
  DFR_USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8011632:	887b      	ldrh	r3, [r7, #2]
 8011634:	461a      	mov	r2, r3
 8011636:	6879      	ldr	r1, [r7, #4]
 8011638:	4806      	ldr	r0, [pc, #24]	; (8011654 <DFR_CDC_Transmit_FS+0x48>)
 801163a:	f7ff fe9d 	bl	8011378 <DFR_USBD_CDC_SetTxBuffer>
  result = DFR_USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801163e:	4805      	ldr	r0, [pc, #20]	; (8011654 <DFR_CDC_Transmit_FS+0x48>)
 8011640:	f7ff fec6 	bl	80113d0 <DFR_USBD_CDC_TransmitPacket>
 8011644:	4603      	mov	r3, r0
 8011646:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011648:	7bfb      	ldrb	r3, [r7, #15]
}
 801164a:	4618      	mov	r0, r3
 801164c:	3710      	adds	r7, #16
 801164e:	46bd      	mov	sp, r7
 8011650:	bd80      	pop	{r7, pc}
 8011652:	bf00      	nop
 8011654:	20001514 	.word	0x20001514

08011658 <DFR_USBD_Composite_Init>:
* @param  cfgidx: Configuration index
* @retval status
*/
static uint8_t  DFR_USBD_Composite_Init (USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8011658:	b580      	push	{r7, lr}
 801165a:	b084      	sub	sp, #16
 801165c:	af00      	add	r7, sp, #0
 801165e:	6078      	str	r0, [r7, #4]
 8011660:	460b      	mov	r3, r1
 8011662:	70fb      	strb	r3, [r7, #3]
  uint8_t res = 0;
 8011664:	2300      	movs	r3, #0
 8011666:	73fb      	strb	r3, [r7, #15]

  pdev->pUserData =  &DFR_USBD_KEYBOARD_fops_FS;
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	4a16      	ldr	r2, [pc, #88]	; (80116c4 <DFR_USBD_Composite_Init+0x6c>)
 801166c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  res +=  DFR_USBD_KEYBOARD_HID.Init(pdev,cfgidx);
 8011670:	4b15      	ldr	r3, [pc, #84]	; (80116c8 <DFR_USBD_Composite_Init+0x70>)
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	78fa      	ldrb	r2, [r7, #3]
 8011676:	4611      	mov	r1, r2
 8011678:	6878      	ldr	r0, [r7, #4]
 801167a:	4798      	blx	r3
 801167c:	4603      	mov	r3, r0
 801167e:	461a      	mov	r2, r3
 8011680:	7bfb      	ldrb	r3, [r7, #15]
 8011682:	4413      	add	r3, r2
 8011684:	73fb      	strb	r3, [r7, #15]
  pHIDData = pdev->pClassData;
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801168c:	4a0f      	ldr	r2, [pc, #60]	; (80116cc <DFR_USBD_Composite_Init+0x74>)
 801168e:	6013      	str	r3, [r2, #0]
  pdev->pUserData = &DFR_USBD_CDC_fops_FS;
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	4a0f      	ldr	r2, [pc, #60]	; (80116d0 <DFR_USBD_Composite_Init+0x78>)
 8011694:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  res +=  DFR_USBD_CDC.Init(pdev,cfgidx);
 8011698:	4b0e      	ldr	r3, [pc, #56]	; (80116d4 <DFR_USBD_Composite_Init+0x7c>)
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	78fa      	ldrb	r2, [r7, #3]
 801169e:	4611      	mov	r1, r2
 80116a0:	6878      	ldr	r0, [r7, #4]
 80116a2:	4798      	blx	r3
 80116a4:	4603      	mov	r3, r0
 80116a6:	461a      	mov	r2, r3
 80116a8:	7bfb      	ldrb	r3, [r7, #15]
 80116aa:	4413      	add	r3, r2
 80116ac:	73fb      	strb	r3, [r7, #15]
  pCDCData = pdev->pClassData;
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116b4:	4a08      	ldr	r2, [pc, #32]	; (80116d8 <DFR_USBD_Composite_Init+0x80>)
 80116b6:	6013      	str	r3, [r2, #0]
  return res;
 80116b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80116ba:	4618      	mov	r0, r3
 80116bc:	3710      	adds	r7, #16
 80116be:	46bd      	mov	sp, r7
 80116c0:	bd80      	pop	{r7, pc}
 80116c2:	bf00      	nop
 80116c4:	200002f0 	.word	0x200002f0
 80116c8:	200001dc 	.word	0x200001dc
 80116cc:	200005c0 	.word	0x200005c0
 80116d0:	20000114 	.word	0x20000114
 80116d4:	20000010 	.word	0x20000010
 80116d8:	200005c4 	.word	0x200005c4

080116dc <DFR_USBD_Composite_DeInit>:
* @param  cfgidx: configuration index
* @retval status
*/
static uint8_t  DFR_USBD_Composite_DeInit (USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 80116dc:	b580      	push	{r7, lr}
 80116de:	b084      	sub	sp, #16
 80116e0:	af00      	add	r7, sp, #0
 80116e2:	6078      	str	r0, [r7, #4]
 80116e4:	460b      	mov	r3, r1
 80116e6:	70fb      	strb	r3, [r7, #3]
  uint8_t res = 0;
 80116e8:	2300      	movs	r3, #0
 80116ea:	73fb      	strb	r3, [r7, #15]
  pdev->pClassData = pHIDData;
 80116ec:	4b16      	ldr	r3, [pc, #88]	; (8011748 <DFR_USBD_Composite_DeInit+0x6c>)
 80116ee:	681a      	ldr	r2, [r3, #0]
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = &DFR_USBD_KEYBOARD_fops_FS;
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	4a14      	ldr	r2, [pc, #80]	; (801174c <DFR_USBD_Composite_DeInit+0x70>)
 80116fa:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  res +=  DFR_USBD_KEYBOARD_HID.DeInit(pdev,cfgidx);
 80116fe:	4b14      	ldr	r3, [pc, #80]	; (8011750 <DFR_USBD_Composite_DeInit+0x74>)
 8011700:	685b      	ldr	r3, [r3, #4]
 8011702:	78fa      	ldrb	r2, [r7, #3]
 8011704:	4611      	mov	r1, r2
 8011706:	6878      	ldr	r0, [r7, #4]
 8011708:	4798      	blx	r3
 801170a:	4603      	mov	r3, r0
 801170c:	461a      	mov	r2, r3
 801170e:	7bfb      	ldrb	r3, [r7, #15]
 8011710:	4413      	add	r3, r2
 8011712:	73fb      	strb	r3, [r7, #15]

  pdev->pClassData = pCDCData;
 8011714:	4b0f      	ldr	r3, [pc, #60]	; (8011754 <DFR_USBD_Composite_DeInit+0x78>)
 8011716:	681a      	ldr	r2, [r3, #0]
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = &DFR_USBD_CDC_fops_FS;
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	4a0d      	ldr	r2, [pc, #52]	; (8011758 <DFR_USBD_Composite_DeInit+0x7c>)
 8011722:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  res +=  DFR_USBD_CDC.DeInit(pdev,cfgidx);
 8011726:	4b0d      	ldr	r3, [pc, #52]	; (801175c <DFR_USBD_Composite_DeInit+0x80>)
 8011728:	685b      	ldr	r3, [r3, #4]
 801172a:	78fa      	ldrb	r2, [r7, #3]
 801172c:	4611      	mov	r1, r2
 801172e:	6878      	ldr	r0, [r7, #4]
 8011730:	4798      	blx	r3
 8011732:	4603      	mov	r3, r0
 8011734:	461a      	mov	r2, r3
 8011736:	7bfb      	ldrb	r3, [r7, #15]
 8011738:	4413      	add	r3, r2
 801173a:	73fb      	strb	r3, [r7, #15]

  return res;
 801173c:	7bfb      	ldrb	r3, [r7, #15]
}
 801173e:	4618      	mov	r0, r3
 8011740:	3710      	adds	r7, #16
 8011742:	46bd      	mov	sp, r7
 8011744:	bd80      	pop	{r7, pc}
 8011746:	bf00      	nop
 8011748:	200005c0 	.word	0x200005c0
 801174c:	200002f0 	.word	0x200002f0
 8011750:	200001dc 	.word	0x200001dc
 8011754:	200005c4 	.word	0x200005c4
 8011758:	20000114 	.word	0x20000114
 801175c:	20000010 	.word	0x20000010

08011760 <DFR_USBD_Composite_EP0_RxReady>:


static uint8_t  DFR_USBD_Composite_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011760:	b580      	push	{r7, lr}
 8011762:	b082      	sub	sp, #8
 8011764:	af00      	add	r7, sp, #0
 8011766:	6078      	str	r0, [r7, #4]
  DFR_USBD_KEYBOARD_HID.EP0_RxReady(pdev);
 8011768:	4b06      	ldr	r3, [pc, #24]	; (8011784 <DFR_USBD_Composite_EP0_RxReady+0x24>)
 801176a:	691b      	ldr	r3, [r3, #16]
 801176c:	6878      	ldr	r0, [r7, #4]
 801176e:	4798      	blx	r3
  return DFR_USBD_CDC.EP0_RxReady(pdev);
 8011770:	4b05      	ldr	r3, [pc, #20]	; (8011788 <DFR_USBD_Composite_EP0_RxReady+0x28>)
 8011772:	691b      	ldr	r3, [r3, #16]
 8011774:	6878      	ldr	r0, [r7, #4]
 8011776:	4798      	blx	r3
 8011778:	4603      	mov	r3, r0
}
 801177a:	4618      	mov	r0, r3
 801177c:	3708      	adds	r7, #8
 801177e:	46bd      	mov	sp, r7
 8011780:	bd80      	pop	{r7, pc}
 8011782:	bf00      	nop
 8011784:	200001dc 	.word	0x200001dc
 8011788:	20000010 	.word	0x20000010

0801178c <DFR_USBD_Composite_Setup>:
* @param  pdev: device instance
* @param  req: USB request
* @retval status
*/
static uint8_t  DFR_USBD_Composite_Setup (USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801178c:	b580      	push	{r7, lr}
 801178e:	b082      	sub	sp, #8
 8011790:	af00      	add	r7, sp, #0
 8011792:	6078      	str	r0, [r7, #4]
 8011794:	6039      	str	r1, [r7, #0]
  switch (req->bmRequest & USB_REQ_RECIPIENT_MASK)
 8011796:	683b      	ldr	r3, [r7, #0]
 8011798:	781b      	ldrb	r3, [r3, #0]
 801179a:	f003 0303 	and.w	r3, r3, #3
 801179e:	2b01      	cmp	r3, #1
 80117a0:	d002      	beq.n	80117a8 <DFR_USBD_Composite_Setup+0x1c>
 80117a2:	2b02      	cmp	r3, #2
 80117a4:	d028      	beq.n	80117f8 <DFR_USBD_Composite_Setup+0x6c>
 80117a6:	e056      	b.n	8011856 <DFR_USBD_Composite_Setup+0xca>
  {
  case USB_REQ_RECIPIENT_INTERFACE:
    switch(req->wIndex)
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	889b      	ldrh	r3, [r3, #4]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d003      	beq.n	80117b8 <DFR_USBD_Composite_Setup+0x2c>
 80117b0:	2b01      	cmp	r3, #1
 80117b2:	d011      	beq.n	80117d8 <DFR_USBD_Composite_Setup+0x4c>
      pdev->pClassData = pCDCData;
      pdev->pUserData =  &DFR_USBD_CDC_fops_FS;
      return(DFR_USBD_CDC.Setup (pdev, req));

    default:
      break;
 80117b4:	bf00      	nop
    }
    break;
 80117b6:	e04e      	b.n	8011856 <DFR_USBD_Composite_Setup+0xca>
      pdev->pClassData = pHIDData;
 80117b8:	4b29      	ldr	r3, [pc, #164]	; (8011860 <DFR_USBD_Composite_Setup+0xd4>)
 80117ba:	681a      	ldr	r2, [r3, #0]
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
      pdev->pUserData =  &DFR_USBD_KEYBOARD_fops_FS;
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	4a27      	ldr	r2, [pc, #156]	; (8011864 <DFR_USBD_Composite_Setup+0xd8>)
 80117c6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
      return(DFR_USBD_KEYBOARD_HID.Setup(pdev, req));
 80117ca:	4b27      	ldr	r3, [pc, #156]	; (8011868 <DFR_USBD_Composite_Setup+0xdc>)
 80117cc:	689b      	ldr	r3, [r3, #8]
 80117ce:	6839      	ldr	r1, [r7, #0]
 80117d0:	6878      	ldr	r0, [r7, #4]
 80117d2:	4798      	blx	r3
 80117d4:	4603      	mov	r3, r0
 80117d6:	e03f      	b.n	8011858 <DFR_USBD_Composite_Setup+0xcc>
      pdev->pClassData = pCDCData;
 80117d8:	4b24      	ldr	r3, [pc, #144]	; (801186c <DFR_USBD_Composite_Setup+0xe0>)
 80117da:	681a      	ldr	r2, [r3, #0]
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
      pdev->pUserData =  &DFR_USBD_CDC_fops_FS;
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	4a22      	ldr	r2, [pc, #136]	; (8011870 <DFR_USBD_Composite_Setup+0xe4>)
 80117e6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
      return(DFR_USBD_CDC.Setup (pdev, req));
 80117ea:	4b22      	ldr	r3, [pc, #136]	; (8011874 <DFR_USBD_Composite_Setup+0xe8>)
 80117ec:	689b      	ldr	r3, [r3, #8]
 80117ee:	6839      	ldr	r1, [r7, #0]
 80117f0:	6878      	ldr	r0, [r7, #4]
 80117f2:	4798      	blx	r3
 80117f4:	4603      	mov	r3, r0
 80117f6:	e02f      	b.n	8011858 <DFR_USBD_Composite_Setup+0xcc>

  case USB_REQ_RECIPIENT_ENDPOINT:
    switch(req->wIndex)
 80117f8:	683b      	ldr	r3, [r7, #0]
 80117fa:	889b      	ldrh	r3, [r3, #4]
 80117fc:	2b04      	cmp	r3, #4
 80117fe:	d019      	beq.n	8011834 <DFR_USBD_Composite_Setup+0xa8>
 8011800:	2b04      	cmp	r3, #4
 8011802:	dc02      	bgt.n	801180a <DFR_USBD_Composite_Setup+0x7e>
 8011804:	2b01      	cmp	r3, #1
 8011806:	d005      	beq.n	8011814 <DFR_USBD_Composite_Setup+0x88>
      pdev->pClassData = pCDCData;
      pdev->pUserData =  &DFR_USBD_CDC_fops_FS;
      return(DFR_USBD_CDC.Setup (pdev, req));

    default:
      break;
 8011808:	e024      	b.n	8011854 <DFR_USBD_Composite_Setup+0xc8>
    switch(req->wIndex)
 801180a:	2b81      	cmp	r3, #129	; 0x81
 801180c:	d002      	beq.n	8011814 <DFR_USBD_Composite_Setup+0x88>
 801180e:	2b84      	cmp	r3, #132	; 0x84
 8011810:	d010      	beq.n	8011834 <DFR_USBD_Composite_Setup+0xa8>
      break;
 8011812:	e01f      	b.n	8011854 <DFR_USBD_Composite_Setup+0xc8>
      pdev->pClassData = pHIDData;
 8011814:	4b12      	ldr	r3, [pc, #72]	; (8011860 <DFR_USBD_Composite_Setup+0xd4>)
 8011816:	681a      	ldr	r2, [r3, #0]
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
      pdev->pUserData =  &DFR_USBD_KEYBOARD_fops_FS;
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	4a10      	ldr	r2, [pc, #64]	; (8011864 <DFR_USBD_Composite_Setup+0xd8>)
 8011822:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
      return(DFR_USBD_KEYBOARD_HID.Setup(pdev, req));
 8011826:	4b10      	ldr	r3, [pc, #64]	; (8011868 <DFR_USBD_Composite_Setup+0xdc>)
 8011828:	689b      	ldr	r3, [r3, #8]
 801182a:	6839      	ldr	r1, [r7, #0]
 801182c:	6878      	ldr	r0, [r7, #4]
 801182e:	4798      	blx	r3
 8011830:	4603      	mov	r3, r0
 8011832:	e011      	b.n	8011858 <DFR_USBD_Composite_Setup+0xcc>
      pdev->pClassData = pCDCData;
 8011834:	4b0d      	ldr	r3, [pc, #52]	; (801186c <DFR_USBD_Composite_Setup+0xe0>)
 8011836:	681a      	ldr	r2, [r3, #0]
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
      pdev->pUserData =  &DFR_USBD_CDC_fops_FS;
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	4a0b      	ldr	r2, [pc, #44]	; (8011870 <DFR_USBD_Composite_Setup+0xe4>)
 8011842:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
      return(DFR_USBD_CDC.Setup (pdev, req));
 8011846:	4b0b      	ldr	r3, [pc, #44]	; (8011874 <DFR_USBD_Composite_Setup+0xe8>)
 8011848:	689b      	ldr	r3, [r3, #8]
 801184a:	6839      	ldr	r1, [r7, #0]
 801184c:	6878      	ldr	r0, [r7, #4]
 801184e:	4798      	blx	r3
 8011850:	4603      	mov	r3, r0
 8011852:	e001      	b.n	8011858 <DFR_USBD_Composite_Setup+0xcc>
    }
    break;
 8011854:	bf00      	nop
  }
  return USBD_OK;
 8011856:	2300      	movs	r3, #0
}
 8011858:	4618      	mov	r0, r3
 801185a:	3708      	adds	r7, #8
 801185c:	46bd      	mov	sp, r7
 801185e:	bd80      	pop	{r7, pc}
 8011860:	200005c0 	.word	0x200005c0
 8011864:	200002f0 	.word	0x200002f0
 8011868:	200001dc 	.word	0x200001dc
 801186c:	200005c4 	.word	0x200005c4
 8011870:	20000114 	.word	0x20000114
 8011874:	20000010 	.word	0x20000010

08011878 <DFR_USBD_Composite_DataIn>:
* @param  epnum: endpoint index
* @retval status
*/
uint8_t  DFR_USBD_Composite_DataIn (USBD_HandleTypeDef *pdev,
                                uint8_t epnum)
{
 8011878:	b580      	push	{r7, lr}
 801187a:	b082      	sub	sp, #8
 801187c:	af00      	add	r7, sp, #0
 801187e:	6078      	str	r0, [r7, #4]
 8011880:	460b      	mov	r3, r1
 8011882:	70fb      	strb	r3, [r7, #3]
  switch(epnum | 0x80)
 8011884:	78fb      	ldrb	r3, [r7, #3]
 8011886:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801188a:	b2db      	uxtb	r3, r3
 801188c:	2b81      	cmp	r3, #129	; 0x81
 801188e:	d004      	beq.n	801189a <DFR_USBD_Composite_DataIn+0x22>
 8011890:	2b84      	cmp	r3, #132	; 0x84
 8011892:	d013      	beq.n	80118bc <DFR_USBD_Composite_DataIn+0x44>
    pdev->pClassData = pCDCData;
    pdev->pUserData =  &DFR_USBD_CDC_fops_FS;
    return(DFR_USBD_CDC.DataIn(pdev,epnum));

  default:
    break;
 8011894:	bf00      	nop

  }
  return USBD_FAIL;
 8011896:	2302      	movs	r3, #2
 8011898:	e020      	b.n	80118dc <DFR_USBD_Composite_DataIn+0x64>
    pdev->pClassData = pHIDData;
 801189a:	4b12      	ldr	r3, [pc, #72]	; (80118e4 <DFR_USBD_Composite_DataIn+0x6c>)
 801189c:	681a      	ldr	r2, [r3, #0]
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
    pdev->pUserData =  &DFR_USBD_KEYBOARD_fops_FS;
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	4a10      	ldr	r2, [pc, #64]	; (80118e8 <DFR_USBD_Composite_DataIn+0x70>)
 80118a8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return(DFR_USBD_KEYBOARD_HID.DataIn(pdev,epnum));
 80118ac:	4b0f      	ldr	r3, [pc, #60]	; (80118ec <DFR_USBD_Composite_DataIn+0x74>)
 80118ae:	695b      	ldr	r3, [r3, #20]
 80118b0:	78fa      	ldrb	r2, [r7, #3]
 80118b2:	4611      	mov	r1, r2
 80118b4:	6878      	ldr	r0, [r7, #4]
 80118b6:	4798      	blx	r3
 80118b8:	4603      	mov	r3, r0
 80118ba:	e00f      	b.n	80118dc <DFR_USBD_Composite_DataIn+0x64>
    pdev->pClassData = pCDCData;
 80118bc:	4b0c      	ldr	r3, [pc, #48]	; (80118f0 <DFR_USBD_Composite_DataIn+0x78>)
 80118be:	681a      	ldr	r2, [r3, #0]
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
    pdev->pUserData =  &DFR_USBD_CDC_fops_FS;
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	4a0a      	ldr	r2, [pc, #40]	; (80118f4 <DFR_USBD_Composite_DataIn+0x7c>)
 80118ca:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return(DFR_USBD_CDC.DataIn(pdev,epnum));
 80118ce:	4b0a      	ldr	r3, [pc, #40]	; (80118f8 <DFR_USBD_Composite_DataIn+0x80>)
 80118d0:	695b      	ldr	r3, [r3, #20]
 80118d2:	78fa      	ldrb	r2, [r7, #3]
 80118d4:	4611      	mov	r1, r2
 80118d6:	6878      	ldr	r0, [r7, #4]
 80118d8:	4798      	blx	r3
 80118da:	4603      	mov	r3, r0
}
 80118dc:	4618      	mov	r0, r3
 80118de:	3708      	adds	r7, #8
 80118e0:	46bd      	mov	sp, r7
 80118e2:	bd80      	pop	{r7, pc}
 80118e4:	200005c0 	.word	0x200005c0
 80118e8:	200002f0 	.word	0x200002f0
 80118ec:	200001dc 	.word	0x200001dc
 80118f0:	200005c4 	.word	0x200005c4
 80118f4:	20000114 	.word	0x20000114
 80118f8:	20000010 	.word	0x20000010

080118fc <DFR_USBD_Composite_DataOut>:
* @param  epnum: endpoint index
* @retval status
*/
uint8_t  DFR_USBD_Composite_DataOut (USBD_HandleTypeDef *pdev,
                                 uint8_t epnum)
{
 80118fc:	b580      	push	{r7, lr}
 80118fe:	b082      	sub	sp, #8
 8011900:	af00      	add	r7, sp, #0
 8011902:	6078      	str	r0, [r7, #4]
 8011904:	460b      	mov	r3, r1
 8011906:	70fb      	strb	r3, [r7, #3]
  switch(epnum)
 8011908:	78fb      	ldrb	r3, [r7, #3]
 801190a:	2b01      	cmp	r3, #1
 801190c:	d004      	beq.n	8011918 <DFR_USBD_Composite_DataOut+0x1c>
 801190e:	2b04      	cmp	r3, #4
 8011910:	d013      	beq.n	801193a <DFR_USBD_Composite_DataOut+0x3e>
    pdev->pClassData = pCDCData;
    pdev->pUserData =  &DFR_USBD_CDC_fops_FS;
    return(DFR_USBD_CDC.DataOut(pdev,epnum));

  default:
    break;
 8011912:	bf00      	nop

  }
  return USBD_FAIL;
 8011914:	2302      	movs	r3, #2
 8011916:	e020      	b.n	801195a <DFR_USBD_Composite_DataOut+0x5e>
    pdev->pClassData = pHIDData;
 8011918:	4b12      	ldr	r3, [pc, #72]	; (8011964 <DFR_USBD_Composite_DataOut+0x68>)
 801191a:	681a      	ldr	r2, [r3, #0]
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
    pdev->pUserData =  &DFR_USBD_KEYBOARD_fops_FS;
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	4a10      	ldr	r2, [pc, #64]	; (8011968 <DFR_USBD_Composite_DataOut+0x6c>)
 8011926:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return(DFR_USBD_KEYBOARD_HID.DataOut(pdev,epnum));
 801192a:	4b10      	ldr	r3, [pc, #64]	; (801196c <DFR_USBD_Composite_DataOut+0x70>)
 801192c:	699b      	ldr	r3, [r3, #24]
 801192e:	78fa      	ldrb	r2, [r7, #3]
 8011930:	4611      	mov	r1, r2
 8011932:	6878      	ldr	r0, [r7, #4]
 8011934:	4798      	blx	r3
 8011936:	4603      	mov	r3, r0
 8011938:	e00f      	b.n	801195a <DFR_USBD_Composite_DataOut+0x5e>
    pdev->pClassData = pCDCData;
 801193a:	4b0d      	ldr	r3, [pc, #52]	; (8011970 <DFR_USBD_Composite_DataOut+0x74>)
 801193c:	681a      	ldr	r2, [r3, #0]
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
    pdev->pUserData =  &DFR_USBD_CDC_fops_FS;
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	4a0b      	ldr	r2, [pc, #44]	; (8011974 <DFR_USBD_Composite_DataOut+0x78>)
 8011948:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return(DFR_USBD_CDC.DataOut(pdev,epnum));
 801194c:	4b0a      	ldr	r3, [pc, #40]	; (8011978 <DFR_USBD_Composite_DataOut+0x7c>)
 801194e:	699b      	ldr	r3, [r3, #24]
 8011950:	78fa      	ldrb	r2, [r7, #3]
 8011952:	4611      	mov	r1, r2
 8011954:	6878      	ldr	r0, [r7, #4]
 8011956:	4798      	blx	r3
 8011958:	4603      	mov	r3, r0
}
 801195a:	4618      	mov	r0, r3
 801195c:	3708      	adds	r7, #8
 801195e:	46bd      	mov	sp, r7
 8011960:	bd80      	pop	{r7, pc}
 8011962:	bf00      	nop
 8011964:	200005c0 	.word	0x200005c0
 8011968:	200002f0 	.word	0x200002f0
 801196c:	200001dc 	.word	0x200001dc
 8011970:	200005c4 	.word	0x200005c4
 8011974:	20000114 	.word	0x20000114
 8011978:	20000010 	.word	0x20000010

0801197c <DFR_USBD_Composite_GetFSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *DFR_USBD_Composite_GetFSCfgDesc (uint16_t *length)
{
 801197c:	b480      	push	{r7}
 801197e:	b083      	sub	sp, #12
 8011980:	af00      	add	r7, sp, #0
 8011982:	6078      	str	r0, [r7, #4]
  *length = sizeof (DFR_USBD_Composite_CfgFSDesc);
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	2273      	movs	r2, #115	; 0x73
 8011988:	801a      	strh	r2, [r3, #0]
  return DFR_USBD_Composite_CfgFSDesc;
 801198a:	4b03      	ldr	r3, [pc, #12]	; (8011998 <DFR_USBD_Composite_GetFSCfgDesc+0x1c>)
}
 801198c:	4618      	mov	r0, r3
 801198e:	370c      	adds	r7, #12
 8011990:	46bd      	mov	sp, r7
 8011992:	bc80      	pop	{r7}
 8011994:	4770      	bx	lr
 8011996:	bf00      	nop
 8011998:	2000015c 	.word	0x2000015c

0801199c <DFR_USBD_Composite_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *DFR_USBD_Composite_GetDeviceQualifierDescriptor (uint16_t *length)
{
 801199c:	b480      	push	{r7}
 801199e:	b083      	sub	sp, #12
 80119a0:	af00      	add	r7, sp, #0
 80119a2:	6078      	str	r0, [r7, #4]
  *length = sizeof (DFR_USBD_Composite_DeviceQualifierDesc);
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	220a      	movs	r2, #10
 80119a8:	801a      	strh	r2, [r3, #0]
  return DFR_USBD_Composite_DeviceQualifierDesc;
 80119aa:	4b03      	ldr	r3, [pc, #12]	; (80119b8 <DFR_USBD_Composite_GetDeviceQualifierDescriptor+0x1c>)
}
 80119ac:	4618      	mov	r0, r3
 80119ae:	370c      	adds	r7, #12
 80119b0:	46bd      	mov	sp, r7
 80119b2:	bc80      	pop	{r7}
 80119b4:	4770      	bx	lr
 80119b6:	bf00      	nop
 80119b8:	200001d0 	.word	0x200001d0

080119bc <DFR_USBD_KEYBOARD_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  DFR_USBD_KEYBOARD_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 80119bc:	b580      	push	{r7, lr}
 80119be:	b084      	sub	sp, #16
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
 80119c4:	460b      	mov	r3, r1
 80119c6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80119c8:	2300      	movs	r3, #0
 80119ca:	73fb      	strb	r3, [r7, #15]
  DFR_USBD_KEYBOARD_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, DFR_KEYBOARD_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 80119cc:	2302      	movs	r3, #2
 80119ce:	2203      	movs	r2, #3
 80119d0:	2181      	movs	r1, #129	; 0x81
 80119d2:	6878      	ldr	r0, [r7, #4]
 80119d4:	f00b fde7 	bl	801d5a6 <USBD_LL_OpenEP>
                 DFR_KEYBOARD_HID_EPIN_SIZE);

  pdev->ep_in[DFR_KEYBOARD_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	2201      	movs	r2, #1
 80119dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, DFR_KEYBOARD_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 80119de:	2302      	movs	r3, #2
 80119e0:	2203      	movs	r2, #3
 80119e2:	2101      	movs	r1, #1
 80119e4:	6878      	ldr	r0, [r7, #4]
 80119e6:	f00b fdde 	bl	801d5a6 <USBD_LL_OpenEP>
                 DFR_KEYBOARD_HID_EPOUT_SIZE);

  pdev->ep_out[DFR_KEYBOARD_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	2201      	movs	r2, #1
 80119ee:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(DFR_USBD_KEYBOARD_HID_HandleTypeDef));
 80119f2:	2018      	movs	r0, #24
 80119f4:	f00b fefe 	bl	801d7f4 <USBD_static_malloc>
 80119f8:	4602      	mov	r2, r0
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d102      	bne.n	8011a10 <DFR_USBD_KEYBOARD_HID_Init+0x54>
  {
    ret = 1U;
 8011a0a:	2301      	movs	r3, #1
 8011a0c:	73fb      	strb	r3, [r7, #15]
 8011a0e:	e011      	b.n	8011a34 <DFR_USBD_KEYBOARD_HID_Init+0x78>
  }
  else
  {
    hhid = (DFR_USBD_KEYBOARD_HID_HandleTypeDef *) pdev->pClassData;
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a16:	60bb      	str	r3, [r7, #8]

    hhid->state = DFR_KEYBOARD_HID_IDLE;
 8011a18:	68bb      	ldr	r3, [r7, #8]
 8011a1a:	2200      	movs	r2, #0
 8011a1c:	751a      	strb	r2, [r3, #20]
    ((DFR_USBD_KEYBOARD_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a24:	685b      	ldr	r3, [r3, #4]
 8011a26:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, DFR_KEYBOARD_HID_EPOUT_ADDR, hhid->Report_buf,
 8011a28:	68ba      	ldr	r2, [r7, #8]
 8011a2a:	2302      	movs	r3, #2
 8011a2c:	2101      	movs	r1, #1
 8011a2e:	6878      	ldr	r0, [r7, #4]
 8011a30:	f00b feaa 	bl	801d788 <USBD_LL_PrepareReceive>
                           DFR_USBD_KEYBOARDHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 8011a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a36:	4618      	mov	r0, r3
 8011a38:	3710      	adds	r7, #16
 8011a3a:	46bd      	mov	sp, r7
 8011a3c:	bd80      	pop	{r7, pc}

08011a3e <DFR_USBD_KEYBOARD_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  DFR_USBD_KEYBOARD_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8011a3e:	b580      	push	{r7, lr}
 8011a40:	b082      	sub	sp, #8
 8011a42:	af00      	add	r7, sp, #0
 8011a44:	6078      	str	r0, [r7, #4]
 8011a46:	460b      	mov	r3, r1
 8011a48:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, DFR_KEYBOARD_HID_EPIN_ADDR);
 8011a4a:	2181      	movs	r1, #129	; 0x81
 8011a4c:	6878      	ldr	r0, [r7, #4]
 8011a4e:	f00b fdd0 	bl	801d5f2 <USBD_LL_CloseEP>
  pdev->ep_in[DFR_KEYBOARD_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	2200      	movs	r2, #0
 8011a56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, DFR_KEYBOARD_HID_EPOUT_ADDR);
 8011a58:	2101      	movs	r1, #1
 8011a5a:	6878      	ldr	r0, [r7, #4]
 8011a5c:	f00b fdc9 	bl	801d5f2 <USBD_LL_CloseEP>
  pdev->ep_out[DFR_KEYBOARD_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	2200      	movs	r2, #0
 8011a64:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d00e      	beq.n	8011a90 <DFR_USBD_KEYBOARD_HID_DeInit+0x52>
  {
    ((DFR_USBD_KEYBOARD_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a78:	689b      	ldr	r3, [r3, #8]
 8011a7a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a82:	4618      	mov	r0, r3
 8011a84:	f00b fec2 	bl	801d80c <USBD_static_free>
    pdev->pClassData = NULL;
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	2200      	movs	r2, #0
 8011a8c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 8011a90:	2300      	movs	r3, #0
}
 8011a92:	4618      	mov	r0, r3
 8011a94:	3708      	adds	r7, #8
 8011a96:	46bd      	mov	sp, r7
 8011a98:	bd80      	pop	{r7, pc}
	...

08011a9c <DFR_USBD_KEYBOARD_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  DFR_USBD_KEYBOARD_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b088      	sub	sp, #32
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	6078      	str	r0, [r7, #4]
 8011aa4:	6039      	str	r1, [r7, #0]
  DFR_USBD_KEYBOARD_HID_HandleTypeDef *hhid = (DFR_USBD_KEYBOARD_HID_HandleTypeDef *)pdev->pClassData;
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011aac:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8011aae:	2300      	movs	r3, #0
 8011ab0:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 8011aba:	2300      	movs	r3, #0
 8011abc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011abe:	683b      	ldr	r3, [r7, #0]
 8011ac0:	781b      	ldrb	r3, [r3, #0]
 8011ac2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d051      	beq.n	8011b6e <DFR_USBD_KEYBOARD_HID_Setup+0xd2>
 8011aca:	2b20      	cmp	r3, #32
 8011acc:	f040 80d8 	bne.w	8011c80 <DFR_USBD_KEYBOARD_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8011ad0:	683b      	ldr	r3, [r7, #0]
 8011ad2:	785b      	ldrb	r3, [r3, #1]
 8011ad4:	3b02      	subs	r3, #2
 8011ad6:	2b09      	cmp	r3, #9
 8011ad8:	d841      	bhi.n	8011b5e <DFR_USBD_KEYBOARD_HID_Setup+0xc2>
 8011ada:	a201      	add	r2, pc, #4	; (adr r2, 8011ae0 <DFR_USBD_KEYBOARD_HID_Setup+0x44>)
 8011adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ae0:	08011b39 	.word	0x08011b39
 8011ae4:	08011b17 	.word	0x08011b17
 8011ae8:	08011b5f 	.word	0x08011b5f
 8011aec:	08011b5f 	.word	0x08011b5f
 8011af0:	08011b5f 	.word	0x08011b5f
 8011af4:	08011b5f 	.word	0x08011b5f
 8011af8:	08011b5f 	.word	0x08011b5f
 8011afc:	08011b49 	.word	0x08011b49
 8011b00:	08011b27 	.word	0x08011b27
 8011b04:	08011b09 	.word	0x08011b09
      {
        case DFR_KEYBOARD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8011b08:	683b      	ldr	r3, [r7, #0]
 8011b0a:	885b      	ldrh	r3, [r3, #2]
 8011b0c:	b2db      	uxtb	r3, r3
 8011b0e:	461a      	mov	r2, r3
 8011b10:	693b      	ldr	r3, [r7, #16]
 8011b12:	605a      	str	r2, [r3, #4]
          break;
 8011b14:	e02a      	b.n	8011b6c <DFR_USBD_KEYBOARD_HID_Setup+0xd0>

        case DFR_KEYBOARD_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8011b16:	693b      	ldr	r3, [r7, #16]
 8011b18:	3304      	adds	r3, #4
 8011b1a:	2201      	movs	r2, #1
 8011b1c:	4619      	mov	r1, r3
 8011b1e:	6878      	ldr	r0, [r7, #4]
 8011b20:	f00b fa40 	bl	801cfa4 <USBD_CtlSendData>
          break;
 8011b24:	e022      	b.n	8011b6c <DFR_USBD_KEYBOARD_HID_Setup+0xd0>

        case DFR_KEYBOARD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8011b26:	683b      	ldr	r3, [r7, #0]
 8011b28:	885b      	ldrh	r3, [r3, #2]
 8011b2a:	0a1b      	lsrs	r3, r3, #8
 8011b2c:	b29b      	uxth	r3, r3
 8011b2e:	b2db      	uxtb	r3, r3
 8011b30:	461a      	mov	r2, r3
 8011b32:	693b      	ldr	r3, [r7, #16]
 8011b34:	609a      	str	r2, [r3, #8]
          break;
 8011b36:	e019      	b.n	8011b6c <DFR_USBD_KEYBOARD_HID_Setup+0xd0>

        case DFR_KEYBOARD_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8011b38:	693b      	ldr	r3, [r7, #16]
 8011b3a:	3308      	adds	r3, #8
 8011b3c:	2201      	movs	r2, #1
 8011b3e:	4619      	mov	r1, r3
 8011b40:	6878      	ldr	r0, [r7, #4]
 8011b42:	f00b fa2f 	bl	801cfa4 <USBD_CtlSendData>
          break;
 8011b46:	e011      	b.n	8011b6c <DFR_USBD_KEYBOARD_HID_Setup+0xd0>

        case DFR_KEYBOARD_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8011b48:	693b      	ldr	r3, [r7, #16]
 8011b4a:	2201      	movs	r2, #1
 8011b4c:	611a      	str	r2, [r3, #16]
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 8011b4e:	6939      	ldr	r1, [r7, #16]
 8011b50:	683b      	ldr	r3, [r7, #0]
 8011b52:	88db      	ldrh	r3, [r3, #6]
 8011b54:	461a      	mov	r2, r3
 8011b56:	6878      	ldr	r0, [r7, #4]
 8011b58:	f00b fa52 	bl	801d000 <USBD_CtlPrepareRx>
          break;
 8011b5c:	e006      	b.n	8011b6c <DFR_USBD_KEYBOARD_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 8011b5e:	6839      	ldr	r1, [r7, #0]
 8011b60:	6878      	ldr	r0, [r7, #4]
 8011b62:	f00b f9b5 	bl	801ced0 <USBD_CtlError>
          ret = USBD_FAIL;
 8011b66:	2302      	movs	r3, #2
 8011b68:	75fb      	strb	r3, [r7, #23]
          break;
 8011b6a:	bf00      	nop
      }
      break;
 8011b6c:	e08f      	b.n	8011c8e <DFR_USBD_KEYBOARD_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011b6e:	683b      	ldr	r3, [r7, #0]
 8011b70:	785b      	ldrb	r3, [r3, #1]
 8011b72:	2b0b      	cmp	r3, #11
 8011b74:	d87c      	bhi.n	8011c70 <DFR_USBD_KEYBOARD_HID_Setup+0x1d4>
 8011b76:	a201      	add	r2, pc, #4	; (adr r2, 8011b7c <DFR_USBD_KEYBOARD_HID_Setup+0xe0>)
 8011b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b7c:	08011bad 	.word	0x08011bad
 8011b80:	08011c71 	.word	0x08011c71
 8011b84:	08011c71 	.word	0x08011c71
 8011b88:	08011c71 	.word	0x08011c71
 8011b8c:	08011c71 	.word	0x08011c71
 8011b90:	08011c71 	.word	0x08011c71
 8011b94:	08011bd5 	.word	0x08011bd5
 8011b98:	08011c71 	.word	0x08011c71
 8011b9c:	08011c71 	.word	0x08011c71
 8011ba0:	08011c71 	.word	0x08011c71
 8011ba4:	08011c23 	.word	0x08011c23
 8011ba8:	08011c4b 	.word	0x08011c4b
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011bb2:	2b03      	cmp	r3, #3
 8011bb4:	d107      	bne.n	8011bc6 <DFR_USBD_KEYBOARD_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8011bb6:	f107 030e 	add.w	r3, r7, #14
 8011bba:	2202      	movs	r2, #2
 8011bbc:	4619      	mov	r1, r3
 8011bbe:	6878      	ldr	r0, [r7, #4]
 8011bc0:	f00b f9f0 	bl	801cfa4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011bc4:	e05b      	b.n	8011c7e <DFR_USBD_KEYBOARD_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8011bc6:	6839      	ldr	r1, [r7, #0]
 8011bc8:	6878      	ldr	r0, [r7, #4]
 8011bca:	f00b f981 	bl	801ced0 <USBD_CtlError>
            ret = USBD_FAIL;
 8011bce:	2302      	movs	r3, #2
 8011bd0:	75fb      	strb	r3, [r7, #23]
          break;
 8011bd2:	e054      	b.n	8011c7e <DFR_USBD_KEYBOARD_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == DFR_KEYBOARD_HID_REPORT_DESC)
 8011bd4:	683b      	ldr	r3, [r7, #0]
 8011bd6:	885b      	ldrh	r3, [r3, #2]
 8011bd8:	0a1b      	lsrs	r3, r3, #8
 8011bda:	b29b      	uxth	r3, r3
 8011bdc:	2b22      	cmp	r3, #34	; 0x22
 8011bde:	d10b      	bne.n	8011bf8 <DFR_USBD_KEYBOARD_HID_Setup+0x15c>
          {
            len = MIN(DFR_USBD_KEYBOARD_HID_REPORT_DESC_SIZE, req->wLength);
 8011be0:	683b      	ldr	r3, [r7, #0]
 8011be2:	88db      	ldrh	r3, [r3, #6]
 8011be4:	2b3f      	cmp	r3, #63	; 0x3f
 8011be6:	bf28      	it	cs
 8011be8:	233f      	movcs	r3, #63	; 0x3f
 8011bea:	83fb      	strh	r3, [r7, #30]
            pbuf = ((DFR_USBD_KEYBOARD_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	61bb      	str	r3, [r7, #24]
 8011bf6:	e00d      	b.n	8011c14 <DFR_USBD_KEYBOARD_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == DFR_KEYBOARD_HID_DESCRIPTOR_TYPE)
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	885b      	ldrh	r3, [r3, #2]
 8011bfc:	0a1b      	lsrs	r3, r3, #8
 8011bfe:	b29b      	uxth	r3, r3
 8011c00:	2b21      	cmp	r3, #33	; 0x21
 8011c02:	d107      	bne.n	8011c14 <DFR_USBD_KEYBOARD_HID_Setup+0x178>
            {
              pbuf = DFR_USBD_KEYBOARD_HID_Desc;
 8011c04:	4b24      	ldr	r3, [pc, #144]	; (8011c98 <DFR_USBD_KEYBOARD_HID_Setup+0x1fc>)
 8011c06:	61bb      	str	r3, [r7, #24]
              len = MIN(DFR_USB_KEYBOARD_HID_DESC_SIZ, req->wLength);
 8011c08:	683b      	ldr	r3, [r7, #0]
 8011c0a:	88db      	ldrh	r3, [r3, #6]
 8011c0c:	2b09      	cmp	r3, #9
 8011c0e:	bf28      	it	cs
 8011c10:	2309      	movcs	r3, #9
 8011c12:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 8011c14:	8bfb      	ldrh	r3, [r7, #30]
 8011c16:	461a      	mov	r2, r3
 8011c18:	69b9      	ldr	r1, [r7, #24]
 8011c1a:	6878      	ldr	r0, [r7, #4]
 8011c1c:	f00b f9c2 	bl	801cfa4 <USBD_CtlSendData>
          break;
 8011c20:	e02d      	b.n	8011c7e <DFR_USBD_KEYBOARD_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011c28:	2b03      	cmp	r3, #3
 8011c2a:	d107      	bne.n	8011c3c <DFR_USBD_KEYBOARD_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8011c2c:	693b      	ldr	r3, [r7, #16]
 8011c2e:	330c      	adds	r3, #12
 8011c30:	2201      	movs	r2, #1
 8011c32:	4619      	mov	r1, r3
 8011c34:	6878      	ldr	r0, [r7, #4]
 8011c36:	f00b f9b5 	bl	801cfa4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011c3a:	e020      	b.n	8011c7e <DFR_USBD_KEYBOARD_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8011c3c:	6839      	ldr	r1, [r7, #0]
 8011c3e:	6878      	ldr	r0, [r7, #4]
 8011c40:	f00b f946 	bl	801ced0 <USBD_CtlError>
            ret = USBD_FAIL;
 8011c44:	2302      	movs	r3, #2
 8011c46:	75fb      	strb	r3, [r7, #23]
          break;
 8011c48:	e019      	b.n	8011c7e <DFR_USBD_KEYBOARD_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011c50:	2b03      	cmp	r3, #3
 8011c52:	d106      	bne.n	8011c62 <DFR_USBD_KEYBOARD_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8011c54:	683b      	ldr	r3, [r7, #0]
 8011c56:	885b      	ldrh	r3, [r3, #2]
 8011c58:	b2db      	uxtb	r3, r3
 8011c5a:	461a      	mov	r2, r3
 8011c5c:	693b      	ldr	r3, [r7, #16]
 8011c5e:	60da      	str	r2, [r3, #12]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011c60:	e00d      	b.n	8011c7e <DFR_USBD_KEYBOARD_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8011c62:	6839      	ldr	r1, [r7, #0]
 8011c64:	6878      	ldr	r0, [r7, #4]
 8011c66:	f00b f933 	bl	801ced0 <USBD_CtlError>
            ret = USBD_FAIL;
 8011c6a:	2302      	movs	r3, #2
 8011c6c:	75fb      	strb	r3, [r7, #23]
          break;
 8011c6e:	e006      	b.n	8011c7e <DFR_USBD_KEYBOARD_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 8011c70:	6839      	ldr	r1, [r7, #0]
 8011c72:	6878      	ldr	r0, [r7, #4]
 8011c74:	f00b f92c 	bl	801ced0 <USBD_CtlError>
          ret = USBD_FAIL;
 8011c78:	2302      	movs	r3, #2
 8011c7a:	75fb      	strb	r3, [r7, #23]
          break;
 8011c7c:	bf00      	nop
      }
      break;
 8011c7e:	e006      	b.n	8011c8e <DFR_USBD_KEYBOARD_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 8011c80:	6839      	ldr	r1, [r7, #0]
 8011c82:	6878      	ldr	r0, [r7, #4]
 8011c84:	f00b f924 	bl	801ced0 <USBD_CtlError>
      ret = USBD_FAIL;
 8011c88:	2302      	movs	r3, #2
 8011c8a:	75fb      	strb	r3, [r7, #23]
      break;
 8011c8c:	bf00      	nop
  }
  return ret;
 8011c8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011c90:	4618      	mov	r0, r3
 8011c92:	3720      	adds	r7, #32
 8011c94:	46bd      	mov	sp, r7
 8011c96:	bd80      	pop	{r7, pc}
 8011c98:	20000298 	.word	0x20000298

08011c9c <DFR_USBD_KEYBOARD_HID_SendReport>:
  * @retval status
  */
uint8_t DFR_USBD_KEYBOARD_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	b086      	sub	sp, #24
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	60f8      	str	r0, [r7, #12]
 8011ca4:	60b9      	str	r1, [r7, #8]
 8011ca6:	4613      	mov	r3, r2
 8011ca8:	80fb      	strh	r3, [r7, #6]
  DFR_USBD_KEYBOARD_HID_HandleTypeDef     *hhid = (DFR_USBD_KEYBOARD_HID_HandleTypeDef *)pdev->pClassData;
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011cb0:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011cb8:	2b03      	cmp	r3, #3
 8011cba:	d10f      	bne.n	8011cdc <DFR_USBD_KEYBOARD_HID_SendReport+0x40>
  {
    if (hhid->state == DFR_KEYBOARD_HID_IDLE)
 8011cbc:	697b      	ldr	r3, [r7, #20]
 8011cbe:	7d1b      	ldrb	r3, [r3, #20]
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d109      	bne.n	8011cd8 <DFR_USBD_KEYBOARD_HID_SendReport+0x3c>
    {
      hhid->state = DFR_KEYBOARD_HID_BUSY;
 8011cc4:	697b      	ldr	r3, [r7, #20]
 8011cc6:	2201      	movs	r2, #1
 8011cc8:	751a      	strb	r2, [r3, #20]
      USBD_LL_Transmit(pdev, DFR_KEYBOARD_HID_EPIN_ADDR, report, len);
 8011cca:	88fb      	ldrh	r3, [r7, #6]
 8011ccc:	68ba      	ldr	r2, [r7, #8]
 8011cce:	2181      	movs	r1, #129	; 0x81
 8011cd0:	68f8      	ldr	r0, [r7, #12]
 8011cd2:	f00b fd36 	bl	801d742 <USBD_LL_Transmit>
 8011cd6:	e001      	b.n	8011cdc <DFR_USBD_KEYBOARD_HID_SendReport+0x40>
    }
    else
    {
      return USBD_BUSY;
 8011cd8:	2301      	movs	r3, #1
 8011cda:	e000      	b.n	8011cde <DFR_USBD_KEYBOARD_HID_SendReport+0x42>
    }
  }
  return USBD_OK;
 8011cdc:	2300      	movs	r3, #0
}
 8011cde:	4618      	mov	r0, r3
 8011ce0:	3718      	adds	r7, #24
 8011ce2:	46bd      	mov	sp, r7
 8011ce4:	bd80      	pop	{r7, pc}
	...

08011ce8 <DFR_USBD_KEYBOARD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *DFR_USBD_KEYBOARD_HID_GetFSCfgDesc(uint16_t *length)
{
 8011ce8:	b480      	push	{r7}
 8011cea:	b083      	sub	sp, #12
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	6078      	str	r0, [r7, #4]
  *length = sizeof(DFR_USBD_KEYBOARD_HID_CfgFSDesc);
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	2229      	movs	r2, #41	; 0x29
 8011cf4:	801a      	strh	r2, [r3, #0]
  return DFR_USBD_KEYBOARD_HID_CfgFSDesc;
 8011cf6:	4b03      	ldr	r3, [pc, #12]	; (8011d04 <DFR_USBD_KEYBOARD_HID_GetFSCfgDesc+0x1c>)
}
 8011cf8:	4618      	mov	r0, r3
 8011cfa:	370c      	adds	r7, #12
 8011cfc:	46bd      	mov	sp, r7
 8011cfe:	bc80      	pop	{r7}
 8011d00:	4770      	bx	lr
 8011d02:	bf00      	nop
 8011d04:	20000214 	.word	0x20000214

08011d08 <DFR_USBD_KEYBOARD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *DFR_USBD_KEYBOARD_HID_GetHSCfgDesc(uint16_t *length)
{
 8011d08:	b480      	push	{r7}
 8011d0a:	b083      	sub	sp, #12
 8011d0c:	af00      	add	r7, sp, #0
 8011d0e:	6078      	str	r0, [r7, #4]
  *length = sizeof(DFR_USBD_KEYBOARD_HID_CfgHSDesc);
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	2229      	movs	r2, #41	; 0x29
 8011d14:	801a      	strh	r2, [r3, #0]
  return DFR_USBD_KEYBOARD_HID_CfgHSDesc;
 8011d16:	4b03      	ldr	r3, [pc, #12]	; (8011d24 <DFR_USBD_KEYBOARD_HID_GetHSCfgDesc+0x1c>)
}
 8011d18:	4618      	mov	r0, r3
 8011d1a:	370c      	adds	r7, #12
 8011d1c:	46bd      	mov	sp, r7
 8011d1e:	bc80      	pop	{r7}
 8011d20:	4770      	bx	lr
 8011d22:	bf00      	nop
 8011d24:	20000240 	.word	0x20000240

08011d28 <DFR_USBD_KEYBOARD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *DFR_USBD_KEYBOARD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011d28:	b480      	push	{r7}
 8011d2a:	b083      	sub	sp, #12
 8011d2c:	af00      	add	r7, sp, #0
 8011d2e:	6078      	str	r0, [r7, #4]
  *length = sizeof(DFR_USBD_KEYBOARD_HID_OtherSpeedCfgDesc);
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	2229      	movs	r2, #41	; 0x29
 8011d34:	801a      	strh	r2, [r3, #0]
  return DFR_USBD_KEYBOARD_HID_OtherSpeedCfgDesc;
 8011d36:	4b03      	ldr	r3, [pc, #12]	; (8011d44 <DFR_USBD_KEYBOARD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8011d38:	4618      	mov	r0, r3
 8011d3a:	370c      	adds	r7, #12
 8011d3c:	46bd      	mov	sp, r7
 8011d3e:	bc80      	pop	{r7}
 8011d40:	4770      	bx	lr
 8011d42:	bf00      	nop
 8011d44:	2000026c 	.word	0x2000026c

08011d48 <DFR_USBD_KEYBOARD_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  DFR_USBD_KEYBOARD_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 8011d48:	b480      	push	{r7}
 8011d4a:	b083      	sub	sp, #12
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	6078      	str	r0, [r7, #4]
 8011d50:	460b      	mov	r3, r1
 8011d52:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((DFR_USBD_KEYBOARD_HID_HandleTypeDef *)pdev->pClassData)->state = DFR_KEYBOARD_HID_IDLE;
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	751a      	strb	r2, [r3, #20]

  return USBD_OK;
 8011d5e:	2300      	movs	r3, #0
}
 8011d60:	4618      	mov	r0, r3
 8011d62:	370c      	adds	r7, #12
 8011d64:	46bd      	mov	sp, r7
 8011d66:	bc80      	pop	{r7}
 8011d68:	4770      	bx	lr

08011d6a <DFR_USBD_KEYBOARD_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  DFR_USBD_KEYBOARD_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8011d6a:	b580      	push	{r7, lr}
 8011d6c:	b084      	sub	sp, #16
 8011d6e:	af00      	add	r7, sp, #0
 8011d70:	6078      	str	r0, [r7, #4]
 8011d72:	460b      	mov	r3, r1
 8011d74:	70fb      	strb	r3, [r7, #3]

  DFR_USBD_KEYBOARD_HID_HandleTypeDef     *hhid = (DFR_USBD_KEYBOARD_HID_HandleTypeDef *)pdev->pClassData;
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d7c:	60fb      	str	r3, [r7, #12]

  ((DFR_USBD_KEYBOARD_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011d84:	68db      	ldr	r3, [r3, #12]
 8011d86:	68fa      	ldr	r2, [r7, #12]
 8011d88:	7810      	ldrb	r0, [r2, #0]
 8011d8a:	68fa      	ldr	r2, [r7, #12]
 8011d8c:	7852      	ldrb	r2, [r2, #1]
 8011d8e:	4611      	mov	r1, r2
 8011d90:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, DFR_KEYBOARD_HID_EPOUT_ADDR, hhid->Report_buf,
 8011d92:	68fa      	ldr	r2, [r7, #12]
 8011d94:	2302      	movs	r3, #2
 8011d96:	2101      	movs	r1, #1
 8011d98:	6878      	ldr	r0, [r7, #4]
 8011d9a:	f00b fcf5 	bl	801d788 <USBD_LL_PrepareReceive>
                         DFR_USBD_KEYBOARDHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 8011d9e:	2300      	movs	r3, #0
}
 8011da0:	4618      	mov	r0, r3
 8011da2:	3710      	adds	r7, #16
 8011da4:	46bd      	mov	sp, r7
 8011da6:	bd80      	pop	{r7, pc}

08011da8 <DFR_USBD_KEYBOARD_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t DFR_USBD_KEYBOARD_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011da8:	b580      	push	{r7, lr}
 8011daa:	b084      	sub	sp, #16
 8011dac:	af00      	add	r7, sp, #0
 8011dae:	6078      	str	r0, [r7, #4]
  DFR_USBD_KEYBOARD_HID_HandleTypeDef     *hhid = (DFR_USBD_KEYBOARD_HID_HandleTypeDef *)pdev->pClassData;
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011db6:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	691b      	ldr	r3, [r3, #16]
 8011dbc:	2b01      	cmp	r3, #1
 8011dbe:	d10c      	bne.n	8011dda <DFR_USBD_KEYBOARD_HID_EP0_RxReady+0x32>
  {
    ((DFR_USBD_KEYBOARD_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011dc6:	68db      	ldr	r3, [r3, #12]
 8011dc8:	68fa      	ldr	r2, [r7, #12]
 8011dca:	7810      	ldrb	r0, [r2, #0]
 8011dcc:	68fa      	ldr	r2, [r7, #12]
 8011dce:	7852      	ldrb	r2, [r2, #1]
 8011dd0:	4611      	mov	r1, r2
 8011dd2:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	2200      	movs	r2, #0
 8011dd8:	611a      	str	r2, [r3, #16]
  }

  return USBD_OK;
 8011dda:	2300      	movs	r3, #0
}
 8011ddc:	4618      	mov	r0, r3
 8011dde:	3710      	adds	r7, #16
 8011de0:	46bd      	mov	sp, r7
 8011de2:	bd80      	pop	{r7, pc}

08011de4 <DFR_USBD_KEYBOARD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *DFR_USBD_KEYBOARD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8011de4:	b480      	push	{r7}
 8011de6:	b083      	sub	sp, #12
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	6078      	str	r0, [r7, #4]
  *length = sizeof(DFR_USBD_KEYBOARD_HID_DeviceQualifierDesc);
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	220a      	movs	r2, #10
 8011df0:	801a      	strh	r2, [r3, #0]
  return DFR_USBD_KEYBOARD_HID_DeviceQualifierDesc;
 8011df2:	4b03      	ldr	r3, [pc, #12]	; (8011e00 <DFR_USBD_KEYBOARD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8011df4:	4618      	mov	r0, r3
 8011df6:	370c      	adds	r7, #12
 8011df8:	46bd      	mov	sp, r7
 8011dfa:	bc80      	pop	{r7}
 8011dfc:	4770      	bx	lr
 8011dfe:	bf00      	nop
 8011e00:	200002a4 	.word	0x200002a4

08011e04 <DFR_KEYBOARD_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t DFR_KEYBOARD_HID_Init_FS(void)
{
 8011e04:	b480      	push	{r7}
 8011e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011e08:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011e0a:	4618      	mov	r0, r3
 8011e0c:	46bd      	mov	sp, r7
 8011e0e:	bc80      	pop	{r7}
 8011e10:	4770      	bx	lr

08011e12 <DFR_KEYBOARD_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t DFR_KEYBOARD_HID_DeInit_FS(void)
{
 8011e12:	b480      	push	{r7}
 8011e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8011e16:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011e18:	4618      	mov	r0, r3
 8011e1a:	46bd      	mov	sp, r7
 8011e1c:	bc80      	pop	{r7}
 8011e1e:	4770      	bx	lr

08011e20 <DFR_KEYBOARD_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t DFR_KEYBOARD_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8011e20:	b480      	push	{r7}
 8011e22:	b083      	sub	sp, #12
 8011e24:	af00      	add	r7, sp, #0
 8011e26:	4603      	mov	r3, r0
 8011e28:	460a      	mov	r2, r1
 8011e2a:	71fb      	strb	r3, [r7, #7]
 8011e2c:	4613      	mov	r3, r2
 8011e2e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 8011e30:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011e32:	4618      	mov	r0, r3
 8011e34:	370c      	adds	r7, #12
 8011e36:	46bd      	mov	sp, r7
 8011e38:	bc80      	pop	{r7}
 8011e3a:	4770      	bx	lr

08011e3c <protocolWriteRequest>:
Protocol_t protocolInfo;
Protocol_t *protocolPtr = NULL;

HUSKYLENSResult resultDefault;

PROTOCOL_CREATE(Request, Command, COMMAND_REQUEST)
 8011e3c:	b580      	push	{r7, lr}
 8011e3e:	b082      	sub	sp, #8
 8011e40:	af00      	add	r7, sp, #0
 8011e42:	6078      	str	r0, [r7, #4]
 8011e44:	2120      	movs	r1, #32
 8011e46:	6878      	ldr	r0, [r7, #4]
 8011e48:	f000 fa0a 	bl	8012260 <protocolWriteCommand>
 8011e4c:	bf00      	nop
 8011e4e:	3708      	adds	r7, #8
 8011e50:	46bd      	mov	sp, r7
 8011e52:	bd80      	pop	{r7, pc}

08011e54 <protocolWriteRequestClearText>:
PROTOCOL_CREATE(RequestLearned, Command, COMMAND_REQUEST_LEARNED)
PROTOCOL_CREATE(RequestBlocksLearned, Command, COMMAND_REQUEST_BLOCKS_LEARNED)
PROTOCOL_CREATE(RequestArrowsLearned, Command, COMMAND_REQUEST_ARROWS_LEARNED)
PROTOCOL_CREATE(RequestKnock, Command, COMMAND_REQUEST_KNOCK)
PROTOCOL_CREATE(ReturnOK, Command, COMMAND_RETURN_OK)
PROTOCOL_CREATE(RequestClearText, Command, COMMAND_REQUEST_CLEAR_TEXT)
 8011e54:	b580      	push	{r7, lr}
 8011e56:	b082      	sub	sp, #8
 8011e58:	af00      	add	r7, sp, #0
 8011e5a:	6078      	str	r0, [r7, #4]
 8011e5c:	2135      	movs	r1, #53	; 0x35
 8011e5e:	6878      	ldr	r0, [r7, #4]
 8011e60:	f000 f9fe 	bl	8012260 <protocolWriteCommand>
 8011e64:	bf00      	nop
 8011e66:	3708      	adds	r7, #8
 8011e68:	46bd      	mov	sp, r7
 8011e6a:	bd80      	pop	{r7, pc}

08011e6c <protocolWriteRequestTakePhotoToSDCard>:
PROTOCOL_CREATE(RequestTakePhotoToSDCard, Command, COMMAND_REQUEST_TAKE_PHOTO_TO_SD_CARD)
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b082      	sub	sp, #8
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	6078      	str	r0, [r7, #4]
 8011e74:	2130      	movs	r1, #48	; 0x30
 8011e76:	6878      	ldr	r0, [r7, #4]
 8011e78:	f000 f9f2 	bl	8012260 <protocolWriteCommand>
 8011e7c:	bf00      	nop
 8011e7e:	3708      	adds	r7, #8
 8011e80:	46bd      	mov	sp, r7
 8011e82:	bd80      	pop	{r7, pc}

08011e84 <protocolWriteRequestForgetLearn>:
PROTOCOL_CREATE(RequestScreenshotToSDCard, Command, COMMAND_REQUEST_SCREENSHOT_TO_SD_CARD)
PROTOCOL_CREATE(RequestForgetLearn, Command, COMMAND_REQUEST_FORGET)
 8011e84:	b580      	push	{r7, lr}
 8011e86:	b082      	sub	sp, #8
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	6078      	str	r0, [r7, #4]
 8011e8c:	2137      	movs	r1, #55	; 0x37
 8011e8e:	6878      	ldr	r0, [r7, #4]
 8011e90:	f000 f9e6 	bl	8012260 <protocolWriteCommand>
 8011e94:	bf00      	nop
 8011e96:	3708      	adds	r7, #8
 8011e98:	46bd      	mov	sp, r7
 8011e9a:	bd80      	pop	{r7, pc}

08011e9c <protocolWriteRequestSaveModelToTFCard>:
PROTOCOL_CREATE(RequestSaveModelToTFCard, BufferUint8, COMMAND_REQUEST_SAVE_MODEL_TO_SD_CARD)
 8011e9c:	b580      	push	{r7, lr}
 8011e9e:	b082      	sub	sp, #8
 8011ea0:	af00      	add	r7, sp, #0
 8011ea2:	6078      	str	r0, [r7, #4]
 8011ea4:	2132      	movs	r1, #50	; 0x32
 8011ea6:	6878      	ldr	r0, [r7, #4]
 8011ea8:	f000 fb60 	bl	801256c <protocolWriteBufferUint8>
 8011eac:	bf00      	nop
 8011eae:	3708      	adds	r7, #8
 8011eb0:	46bd      	mov	sp, r7
 8011eb2:	bd80      	pop	{r7, pc}

08011eb4 <protocolWriteRequestAlgorithm>:
PROTOCOL_CREATE(RequestLoadModelFromTFCard, BufferUint8, COMMAND_REQUEST_LOAD_MODEL_FROM_SD_CARD)

PROTOCOL_CREATE(RequestByID, OneInt16, COMMAND_REQUEST_BY_ID)
PROTOCOL_CREATE(RequestBlocksByID, OneInt16, COMMAND_REQUEST_BLOCKS_BY_ID)
PROTOCOL_CREATE(RequestArrowsByID, OneInt16, COMMAND_REQUEST_ARROWS_BY_ID)
PROTOCOL_CREATE(RequestAlgorithm, OneInt16, COMMAND_REQUEST_ALGORITHM)
 8011eb4:	b580      	push	{r7, lr}
 8011eb6:	b082      	sub	sp, #8
 8011eb8:	af00      	add	r7, sp, #0
 8011eba:	6078      	str	r0, [r7, #4]
 8011ebc:	212d      	movs	r1, #45	; 0x2d
 8011ebe:	6878      	ldr	r0, [r7, #4]
 8011ec0:	f000 fb04 	bl	80124cc <protocolWriteOneInt16>
 8011ec4:	bf00      	nop
 8011ec6:	3708      	adds	r7, #8
 8011ec8:	46bd      	mov	sp, r7
 8011eca:	bd80      	pop	{r7, pc}

08011ecc <protocolReadReturnInfo>:

PROTOCOL_CREATE(ReturnInfo, FiveInt16, COMMAND_RETURN_INFO)
 8011ecc:	b580      	push	{r7, lr}
 8011ece:	b082      	sub	sp, #8
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	6078      	str	r0, [r7, #4]
 8011ed4:	2129      	movs	r1, #41	; 0x29
 8011ed6:	6878      	ldr	r0, [r7, #4]
 8011ed8:	f000 fa64 	bl	80123a4 <protocolReadFiveInt16>
 8011edc:	4603      	mov	r3, r0
 8011ede:	4618      	mov	r0, r3
 8011ee0:	3708      	adds	r7, #8
 8011ee2:	46bd      	mov	sp, r7
 8011ee4:	bd80      	pop	{r7, pc}

08011ee6 <protocolReadReturnBlock>:
PROTOCOL_CREATE(ReturnBlock, FiveInt16, COMMAND_RETURN_BLOCK)
 8011ee6:	b580      	push	{r7, lr}
 8011ee8:	b082      	sub	sp, #8
 8011eea:	af00      	add	r7, sp, #0
 8011eec:	6078      	str	r0, [r7, #4]
 8011eee:	212a      	movs	r1, #42	; 0x2a
 8011ef0:	6878      	ldr	r0, [r7, #4]
 8011ef2:	f000 fa57 	bl	80123a4 <protocolReadFiveInt16>
 8011ef6:	4603      	mov	r3, r0
 8011ef8:	4618      	mov	r0, r3
 8011efa:	3708      	adds	r7, #8
 8011efc:	46bd      	mov	sp, r7
 8011efe:	bd80      	pop	{r7, pc}

08011f00 <protocolReadReturnArrow>:
PROTOCOL_CREATE(ReturnArrow, FiveInt16, COMMAND_RETURN_ARROW)
 8011f00:	b580      	push	{r7, lr}
 8011f02:	b082      	sub	sp, #8
 8011f04:	af00      	add	r7, sp, #0
 8011f06:	6078      	str	r0, [r7, #4]
 8011f08:	212b      	movs	r1, #43	; 0x2b
 8011f0a:	6878      	ldr	r0, [r7, #4]
 8011f0c:	f000 fa4a 	bl	80123a4 <protocolReadFiveInt16>
 8011f10:	4603      	mov	r3, r0
 8011f12:	4618      	mov	r0, r3
 8011f14:	3708      	adds	r7, #8
 8011f16:	46bd      	mov	sp, r7
 8011f18:	bd80      	pop	{r7, pc}

08011f1a <protocolWriteRequestCustomText>:

PROTOCOL_CREATE(RequestCustomText, BufferUint8, COMMAND_REQUEST_CUSTOM_TEXT)
 8011f1a:	b580      	push	{r7, lr}
 8011f1c:	b082      	sub	sp, #8
 8011f1e:	af00      	add	r7, sp, #0
 8011f20:	6078      	str	r0, [r7, #4]
 8011f22:	2134      	movs	r1, #52	; 0x34
 8011f24:	6878      	ldr	r0, [r7, #4]
 8011f26:	f000 fb21 	bl	801256c <protocolWriteBufferUint8>
 8011f2a:	bf00      	nop
 8011f2c:	3708      	adds	r7, #8
 8011f2e:	46bd      	mov	sp, r7
 8011f30:	bd80      	pop	{r7, pc}

08011f32 <protocolWriteRequestName>:
PROTOCOL_CREATE(RequestName, BufferUint8, COMMAND_REQUEST_NAME)
 8011f32:	b580      	push	{r7, lr}
 8011f34:	b082      	sub	sp, #8
 8011f36:	af00      	add	r7, sp, #0
 8011f38:	6078      	str	r0, [r7, #4]
 8011f3a:	212f      	movs	r1, #47	; 0x2f
 8011f3c:	6878      	ldr	r0, [r7, #4]
 8011f3e:	f000 fb15 	bl	801256c <protocolWriteBufferUint8>
 8011f42:	bf00      	nop
 8011f44:	3708      	adds	r7, #8
 8011f46:	46bd      	mov	sp, r7
 8011f48:	bd80      	pop	{r7, pc}

08011f4a <protocolWriteRequestLearnOnece>:
PROTOCOL_CREATE(RequestLearnOnece, BufferUint8, COMMAND_REQUEST_LEARN_ONECE)
 8011f4a:	b580      	push	{r7, lr}
 8011f4c:	b082      	sub	sp, #8
 8011f4e:	af00      	add	r7, sp, #0
 8011f50:	6078      	str	r0, [r7, #4]
 8011f52:	2136      	movs	r1, #54	; 0x36
 8011f54:	6878      	ldr	r0, [r7, #4]
 8011f56:	f000 fb09 	bl	801256c <protocolWriteBufferUint8>
 8011f5a:	bf00      	nop
 8011f5c:	3708      	adds	r7, #8
 8011f5e:	46bd      	mov	sp, r7
 8011f60:	bd80      	pop	{r7, pc}

08011f62 <writeAlgorithm>:
PROTOCOL_CREATE(RequestFirmwareVersion, BufferUint8, COMMAND_REQUEST_FIRMWARE_VERSION)

uint8_t writeAlgorithm(enum protocolAlgorithm algorithmType){
 8011f62:	b580      	push	{r7, lr}
 8011f64:	b086      	sub	sp, #24
 8011f66:	af00      	add	r7, sp, #0
 8011f68:	4603      	mov	r3, r0
 8011f6a:	71fb      	strb	r3, [r7, #7]
	Protocol_t protocol;
	protocol.algorithmType = algorithmType ;
 8011f6c:	79fb      	ldrb	r3, [r7, #7]
 8011f6e:	b21b      	sxth	r3, r3
 8011f70:	817b      	strh	r3, [r7, #10]
	protocolWriteRequestAlgorithm(&protocol);//protocolWriteOneInt16
 8011f72:	f107 0308 	add.w	r3, r7, #8
 8011f76:	4618      	mov	r0, r3
 8011f78:	f7ff ff9c 	bl	8011eb4 <protocolWriteRequestAlgorithm>
	//return wait(COMMAND_RETURN_OK);
	return 1;
 8011f7c:	2301      	movs	r3, #1
}
 8011f7e:	4618      	mov	r0, r3
 8011f80:	3718      	adds	r7, #24
 8011f82:	46bd      	mov	sp, r7
 8011f84:	bd80      	pop	{r7, pc}

08011f86 <request>:

uint8_t request(){
 8011f86:	b580      	push	{r7, lr}
 8011f88:	b084      	sub	sp, #16
 8011f8a:	af00      	add	r7, sp, #0
	Protocol_t protocol;
    protocolWriteRequest(&protocol);
 8011f8c:	463b      	mov	r3, r7
 8011f8e:	4618      	mov	r0, r3
 8011f90:	f7ff ff54 	bl	8011e3c <protocolWriteRequest>
	HAL_Delay(100);
 8011f94:	2064      	movs	r0, #100	; 0x64
 8011f96:	f002 ff6f 	bl	8014e78 <HAL_Delay>
    return processReturn();
 8011f9a:	f000 f805 	bl	8011fa8 <processReturn>
 8011f9e:	4603      	mov	r3, r0
}
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	3710      	adds	r7, #16
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	bd80      	pop	{r7, pc}

08011fa8 <processReturn>:

uint8_t processReturn(){
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b082      	sub	sp, #8
 8011fac:	af00      	add	r7, sp, #0
    if (!wait(COMMAND_RETURN_INFO))
 8011fae:	2029      	movs	r0, #41	; 0x29
 8011fb0:	f000 f852 	bl	8012058 <wait>
 8011fb4:	4603      	mov	r3, r0
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d101      	bne.n	8011fbe <processReturn+0x16>
        return 0;
 8011fba:	2300      	movs	r3, #0
 8011fbc:	e044      	b.n	8012048 <processReturn+0xa0>
    protocolReadReturnInfo(&protocolInfo);
 8011fbe:	4824      	ldr	r0, [pc, #144]	; (8012050 <processReturn+0xa8>)
 8011fc0:	f7ff ff84 	bl	8011ecc <protocolReadReturnInfo>
    protocolPtr = (Protocol_t *)realloc(protocolPtr, max(protocolInfo.protocolSize, 1) * sizeof(Protocol_t));
 8011fc4:	4b23      	ldr	r3, [pc, #140]	; (8012054 <processReturn+0xac>)
 8011fc6:	681a      	ldr	r2, [r3, #0]
 8011fc8:	4b21      	ldr	r3, [pc, #132]	; (8012050 <processReturn+0xa8>)
 8011fca:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8011fce:	2b01      	cmp	r3, #1
 8011fd0:	bfb8      	it	lt
 8011fd2:	2301      	movlt	r3, #1
 8011fd4:	b21b      	sxth	r3, r3
 8011fd6:	011b      	lsls	r3, r3, #4
 8011fd8:	4619      	mov	r1, r3
 8011fda:	4610      	mov	r0, r2
 8011fdc:	f00c f880 	bl	801e0e0 <realloc>
 8011fe0:	4602      	mov	r2, r0
 8011fe2:	4b1c      	ldr	r3, [pc, #112]	; (8012054 <processReturn+0xac>)
 8011fe4:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < protocolInfo.protocolSize; i++){
 8011fe6:	2300      	movs	r3, #0
 8011fe8:	607b      	str	r3, [r7, #4]
 8011fea:	e025      	b.n	8012038 <processReturn+0x90>
        if (!wait(0))
 8011fec:	2000      	movs	r0, #0
 8011fee:	f000 f833 	bl	8012058 <wait>
 8011ff2:	4603      	mov	r3, r0
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d101      	bne.n	8011ffc <processReturn+0x54>
            return 0;
 8011ff8:	2300      	movs	r3, #0
 8011ffa:	e025      	b.n	8012048 <processReturn+0xa0>
        if (protocolReadReturnBlock(&protocolPtr[i]))
 8011ffc:	4b15      	ldr	r3, [pc, #84]	; (8012054 <processReturn+0xac>)
 8011ffe:	681a      	ldr	r2, [r3, #0]
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	011b      	lsls	r3, r3, #4
 8012004:	4413      	add	r3, r2
 8012006:	4618      	mov	r0, r3
 8012008:	f7ff ff6d 	bl	8011ee6 <protocolReadReturnBlock>
 801200c:	4603      	mov	r3, r0
 801200e:	2b00      	cmp	r3, #0
 8012010:	d10c      	bne.n	801202c <processReturn+0x84>
            continue;
        else if (protocolReadReturnArrow(&protocolPtr[i]))
 8012012:	4b10      	ldr	r3, [pc, #64]	; (8012054 <processReturn+0xac>)
 8012014:	681a      	ldr	r2, [r3, #0]
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	011b      	lsls	r3, r3, #4
 801201a:	4413      	add	r3, r2
 801201c:	4618      	mov	r0, r3
 801201e:	f7ff ff6f 	bl	8011f00 <protocolReadReturnArrow>
 8012022:	4603      	mov	r3, r0
 8012024:	2b00      	cmp	r3, #0
 8012026:	d103      	bne.n	8012030 <processReturn+0x88>
            continue;
        else
            return 0;
 8012028:	2300      	movs	r3, #0
 801202a:	e00d      	b.n	8012048 <processReturn+0xa0>
            continue;
 801202c:	bf00      	nop
 801202e:	e000      	b.n	8012032 <processReturn+0x8a>
            continue;
 8012030:	bf00      	nop
    for (int i = 0; i < protocolInfo.protocolSize; i++){
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	3301      	adds	r3, #1
 8012036:	607b      	str	r3, [r7, #4]
 8012038:	4b05      	ldr	r3, [pc, #20]	; (8012050 <processReturn+0xa8>)
 801203a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 801203e:	461a      	mov	r2, r3
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	4293      	cmp	r3, r2
 8012044:	dbd2      	blt.n	8011fec <processReturn+0x44>
    }
    return 1;
 8012046:	2301      	movs	r3, #1
}
 8012048:	4618      	mov	r0, r3
 801204a:	3708      	adds	r7, #8
 801204c:	46bd      	mov	sp, r7
 801204e:	bd80      	pop	{r7, pc}
 8012050:	200011b4 	.word	0x200011b4
 8012054:	200006d4 	.word	0x200006d4

08012058 <wait>:

uint8_t wait(uint8_t command){
 8012058:	b580      	push	{r7, lr}
 801205a:	b082      	sub	sp, #8
 801205c:	af00      	add	r7, sp, #0
 801205e:	4603      	mov	r3, r0
 8012060:	71fb      	strb	r3, [r7, #7]
	//return 1;
    while (1){
        if (protocolAvailable()){
 8012062:	f000 f839 	bl	80120d8 <protocolAvailable>
 8012066:	4603      	mov	r3, r0
 8012068:	2b00      	cmp	r3, #0
 801206a:	d0fa      	beq.n	8012062 <wait+0xa>
            if (command){
 801206c:	79fb      	ldrb	r3, [r7, #7]
 801206e:	2b00      	cmp	r3, #0
 8012070:	d008      	beq.n	8012084 <wait+0x2c>
                if (husky_lens_protocol_read_begin(command))
 8012072:	79fb      	ldrb	r3, [r7, #7]
 8012074:	4618      	mov	r0, r3
 8012076:	f000 f80b 	bl	8012090 <husky_lens_protocol_read_begin>
 801207a:	4603      	mov	r3, r0
 801207c:	2b00      	cmp	r3, #0
 801207e:	d0f0      	beq.n	8012062 <wait+0xa>
                    return 1;
 8012080:	2301      	movs	r3, #1
 8012082:	e000      	b.n	8012086 <wait+0x2e>
            }else{
                return 1;
 8012084:	2301      	movs	r3, #1
            }
        }
    }
    return 0;
}
 8012086:	4618      	mov	r0, r3
 8012088:	3708      	adds	r7, #8
 801208a:	46bd      	mov	sp, r7
 801208c:	bd80      	pop	{r7, pc}
	...

08012090 <husky_lens_protocol_read_begin>:

uint8_t husky_lens_protocol_read_begin(uint8_t command){
 8012090:	b480      	push	{r7}
 8012092:	b083      	sub	sp, #12
 8012094:	af00      	add	r7, sp, #0
 8012096:	4603      	mov	r3, r0
 8012098:	71fb      	strb	r3, [r7, #7]
    if (command == receive_buffer[COMMAND_INDEX]){
 801209a:	4b0b      	ldr	r3, [pc, #44]	; (80120c8 <husky_lens_protocol_read_begin+0x38>)
 801209c:	791b      	ldrb	r3, [r3, #4]
 801209e:	79fa      	ldrb	r2, [r7, #7]
 80120a0:	429a      	cmp	r2, r3
 80120a2:	d10a      	bne.n	80120ba <husky_lens_protocol_read_begin+0x2a>
        content_current = CONTENT_INDEX;
 80120a4:	4b09      	ldr	r3, [pc, #36]	; (80120cc <husky_lens_protocol_read_begin+0x3c>)
 80120a6:	2205      	movs	r2, #5
 80120a8:	801a      	strh	r2, [r3, #0]
        content_read_end = 0;
 80120aa:	4b09      	ldr	r3, [pc, #36]	; (80120d0 <husky_lens_protocol_read_begin+0x40>)
 80120ac:	2200      	movs	r2, #0
 80120ae:	701a      	strb	r2, [r3, #0]
        receive_fail = 0;
 80120b0:	4b08      	ldr	r3, [pc, #32]	; (80120d4 <husky_lens_protocol_read_begin+0x44>)
 80120b2:	2200      	movs	r2, #0
 80120b4:	701a      	strb	r2, [r3, #0]
        return 1;
 80120b6:	2301      	movs	r3, #1
 80120b8:	e000      	b.n	80120bc <husky_lens_protocol_read_begin+0x2c>
    }
    return 0;
 80120ba:	2300      	movs	r3, #0
}
 80120bc:	4618      	mov	r0, r3
 80120be:	370c      	adds	r7, #12
 80120c0:	46bd      	mov	sp, r7
 80120c2:	bc80      	pop	{r7}
 80120c4:	4770      	bx	lr
 80120c6:	bf00      	nop
 80120c8:	20000648 	.word	0x20000648
 80120cc:	200006ce 	.word	0x200006ce
 80120d0:	200006d2 	.word	0x200006d2
 80120d4:	200006cd 	.word	0x200006cd

080120d8 <protocolAvailable>:

uint8_t protocolAvailable(){
 80120d8:	b580      	push	{r7, lr}
 80120da:	b088      	sub	sp, #32
 80120dc:	af02      	add	r7, sp, #8
	uint8_t buf[16];
	int i;
	uint8_t result;
	HAL_I2C_Master_Receive(&hi2c2,0x32<<1,buf,16,1000);
 80120de:	463a      	mov	r2, r7
 80120e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80120e4:	9300      	str	r3, [sp, #0]
 80120e6:	2310      	movs	r3, #16
 80120e8:	2164      	movs	r1, #100	; 0x64
 80120ea:	480f      	ldr	r0, [pc, #60]	; (8012128 <protocolAvailable+0x50>)
 80120ec:	f004 fae0 	bl	80166b0 <HAL_I2C_Master_Receive>
	for(i=0;i<16;i++){
 80120f0:	2300      	movs	r3, #0
 80120f2:	617b      	str	r3, [r7, #20]
 80120f4:	e010      	b.n	8012118 <protocolAvailable+0x40>
		result=buf[i];
 80120f6:	463a      	mov	r2, r7
 80120f8:	697b      	ldr	r3, [r7, #20]
 80120fa:	4413      	add	r3, r2
 80120fc:	781b      	ldrb	r3, [r3, #0]
 80120fe:	74fb      	strb	r3, [r7, #19]
		if (husky_lens_protocol_receive(result))
 8012100:	7cfb      	ldrb	r3, [r7, #19]
 8012102:	4618      	mov	r0, r3
 8012104:	f000 f83c 	bl	8012180 <husky_lens_protocol_receive>
 8012108:	4603      	mov	r3, r0
 801210a:	2b00      	cmp	r3, #0
 801210c:	d001      	beq.n	8012112 <protocolAvailable+0x3a>
			return 1;
 801210e:	2301      	movs	r3, #1
 8012110:	e006      	b.n	8012120 <protocolAvailable+0x48>
	for(i=0;i<16;i++){
 8012112:	697b      	ldr	r3, [r7, #20]
 8012114:	3301      	adds	r3, #1
 8012116:	617b      	str	r3, [r7, #20]
 8012118:	697b      	ldr	r3, [r7, #20]
 801211a:	2b0f      	cmp	r3, #15
 801211c:	ddeb      	ble.n	80120f6 <protocolAvailable+0x1e>
	}
	return 0;
 801211e:	2300      	movs	r3, #0
}
 8012120:	4618      	mov	r0, r3
 8012122:	3718      	adds	r7, #24
 8012124:	46bd      	mov	sp, r7
 8012126:	bd80      	pop	{r7, pc}
 8012128:	20000918 	.word	0x20000918

0801212c <validateCheckSum>:

uint8_t validateCheckSum(){
 801212c:	b480      	push	{r7}
 801212e:	b083      	sub	sp, #12
 8012130:	af00      	add	r7, sp, #0
    uint8_t stackSumIndex=receive_buffer[CONTENT_SIZE_INDEX] + CONTENT_INDEX;
 8012132:	4b12      	ldr	r3, [pc, #72]	; (801217c <validateCheckSum+0x50>)
 8012134:	78db      	ldrb	r3, [r3, #3]
 8012136:	3305      	adds	r3, #5
 8012138:	717b      	strb	r3, [r7, #5]
    uint8_t sum = 0;
 801213a:	2300      	movs	r3, #0
 801213c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i=0; i< stackSumIndex; i++){
 801213e:	2300      	movs	r3, #0
 8012140:	71bb      	strb	r3, [r7, #6]
 8012142:	e008      	b.n	8012156 <validateCheckSum+0x2a>
        sum+=receive_buffer[i];
 8012144:	79bb      	ldrb	r3, [r7, #6]
 8012146:	4a0d      	ldr	r2, [pc, #52]	; (801217c <validateCheckSum+0x50>)
 8012148:	5cd2      	ldrb	r2, [r2, r3]
 801214a:	79fb      	ldrb	r3, [r7, #7]
 801214c:	4413      	add	r3, r2
 801214e:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i=0; i< stackSumIndex; i++){
 8012150:	79bb      	ldrb	r3, [r7, #6]
 8012152:	3301      	adds	r3, #1
 8012154:	71bb      	strb	r3, [r7, #6]
 8012156:	79ba      	ldrb	r2, [r7, #6]
 8012158:	797b      	ldrb	r3, [r7, #5]
 801215a:	429a      	cmp	r2, r3
 801215c:	d3f2      	bcc.n	8012144 <validateCheckSum+0x18>
    }
    return (sum == receive_buffer[stackSumIndex]);
 801215e:	797b      	ldrb	r3, [r7, #5]
 8012160:	4a06      	ldr	r2, [pc, #24]	; (801217c <validateCheckSum+0x50>)
 8012162:	5cd3      	ldrb	r3, [r2, r3]
 8012164:	79fa      	ldrb	r2, [r7, #7]
 8012166:	429a      	cmp	r2, r3
 8012168:	bf0c      	ite	eq
 801216a:	2301      	moveq	r3, #1
 801216c:	2300      	movne	r3, #0
 801216e:	b2db      	uxtb	r3, r3
}
 8012170:	4618      	mov	r0, r3
 8012172:	370c      	adds	r7, #12
 8012174:	46bd      	mov	sp, r7
 8012176:	bc80      	pop	{r7}
 8012178:	4770      	bx	lr
 801217a:	bf00      	nop
 801217c:	20000648 	.word	0x20000648

08012180 <husky_lens_protocol_receive>:

uint8_t husky_lens_protocol_receive(uint8_t data){
 8012180:	b580      	push	{r7, lr}
 8012182:	b082      	sub	sp, #8
 8012184:	af00      	add	r7, sp, #0
 8012186:	4603      	mov	r3, r0
 8012188:	71fb      	strb	r3, [r7, #7]
    switch (receive_index){
 801218a:	4b32      	ldr	r3, [pc, #200]	; (8012254 <husky_lens_protocol_receive+0xd4>)
 801218c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012190:	2b03      	cmp	r3, #3
 8012192:	d833      	bhi.n	80121fc <husky_lens_protocol_receive+0x7c>
 8012194:	a201      	add	r2, pc, #4	; (adr r2, 801219c <husky_lens_protocol_receive+0x1c>)
 8012196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801219a:	bf00      	nop
 801219c:	080121ad 	.word	0x080121ad
 80121a0:	080121c5 	.word	0x080121c5
 80121a4:	080121dd 	.word	0x080121dd
 80121a8:	080121e5 	.word	0x080121e5
    case HEADER_0_INDEX:
        if (data!=0x55) {receive_index = 0; return 0;}
 80121ac:	79fb      	ldrb	r3, [r7, #7]
 80121ae:	2b55      	cmp	r3, #85	; 0x55
 80121b0:	d004      	beq.n	80121bc <husky_lens_protocol_receive+0x3c>
 80121b2:	4b28      	ldr	r3, [pc, #160]	; (8012254 <husky_lens_protocol_receive+0xd4>)
 80121b4:	2200      	movs	r2, #0
 80121b6:	801a      	strh	r2, [r3, #0]
 80121b8:	2300      	movs	r3, #0
 80121ba:	e046      	b.n	801224a <husky_lens_protocol_receive+0xca>
        receive_buffer[HEADER_0_INDEX] = 0x55;
 80121bc:	4b26      	ldr	r3, [pc, #152]	; (8012258 <husky_lens_protocol_receive+0xd8>)
 80121be:	2255      	movs	r2, #85	; 0x55
 80121c0:	701a      	strb	r2, [r3, #0]
        break;
 80121c2:	e038      	b.n	8012236 <husky_lens_protocol_receive+0xb6>
    case HEADER_1_INDEX:
        if (data!=0xaa) {receive_index = 0; return 0;}
 80121c4:	79fb      	ldrb	r3, [r7, #7]
 80121c6:	2baa      	cmp	r3, #170	; 0xaa
 80121c8:	d004      	beq.n	80121d4 <husky_lens_protocol_receive+0x54>
 80121ca:	4b22      	ldr	r3, [pc, #136]	; (8012254 <husky_lens_protocol_receive+0xd4>)
 80121cc:	2200      	movs	r2, #0
 80121ce:	801a      	strh	r2, [r3, #0]
 80121d0:	2300      	movs	r3, #0
 80121d2:	e03a      	b.n	801224a <husky_lens_protocol_receive+0xca>
        receive_buffer[HEADER_1_INDEX] = 0xaa;
 80121d4:	4b20      	ldr	r3, [pc, #128]	; (8012258 <husky_lens_protocol_receive+0xd8>)
 80121d6:	22aa      	movs	r2, #170	; 0xaa
 80121d8:	705a      	strb	r2, [r3, #1]
        break;
 80121da:	e02c      	b.n	8012236 <husky_lens_protocol_receive+0xb6>
    case ADDRESS_INDEX:
        receive_buffer[ADDRESS_INDEX] = data;
 80121dc:	4a1e      	ldr	r2, [pc, #120]	; (8012258 <husky_lens_protocol_receive+0xd8>)
 80121de:	79fb      	ldrb	r3, [r7, #7]
 80121e0:	7093      	strb	r3, [r2, #2]
        break;
 80121e2:	e028      	b.n	8012236 <husky_lens_protocol_receive+0xb6>
    case CONTENT_SIZE_INDEX:
        if (data >= FRAME_BUFFER_SIZE-PROTOCOL_SIZE) {receive_index = 0; return 0;}
 80121e4:	79fb      	ldrb	r3, [r7, #7]
 80121e6:	2b79      	cmp	r3, #121	; 0x79
 80121e8:	d904      	bls.n	80121f4 <husky_lens_protocol_receive+0x74>
 80121ea:	4b1a      	ldr	r3, [pc, #104]	; (8012254 <husky_lens_protocol_receive+0xd4>)
 80121ec:	2200      	movs	r2, #0
 80121ee:	801a      	strh	r2, [r3, #0]
 80121f0:	2300      	movs	r3, #0
 80121f2:	e02a      	b.n	801224a <husky_lens_protocol_receive+0xca>
        receive_buffer[CONTENT_SIZE_INDEX] = data;
 80121f4:	4a18      	ldr	r2, [pc, #96]	; (8012258 <husky_lens_protocol_receive+0xd8>)
 80121f6:	79fb      	ldrb	r3, [r7, #7]
 80121f8:	70d3      	strb	r3, [r2, #3]
        break;
 80121fa:	e01c      	b.n	8012236 <husky_lens_protocol_receive+0xb6>
    default:
        receive_buffer[receive_index]=data;
 80121fc:	4b15      	ldr	r3, [pc, #84]	; (8012254 <husky_lens_protocol_receive+0xd4>)
 80121fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012202:	4619      	mov	r1, r3
 8012204:	4a14      	ldr	r2, [pc, #80]	; (8012258 <husky_lens_protocol_receive+0xd8>)
 8012206:	79fb      	ldrb	r3, [r7, #7]
 8012208:	5453      	strb	r3, [r2, r1]
        if (receive_index==receive_buffer[CONTENT_SIZE_INDEX]+CONTENT_INDEX) {
 801220a:	4b12      	ldr	r3, [pc, #72]	; (8012254 <husky_lens_protocol_receive+0xd4>)
 801220c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012210:	461a      	mov	r2, r3
 8012212:	4b11      	ldr	r3, [pc, #68]	; (8012258 <husky_lens_protocol_receive+0xd8>)
 8012214:	78db      	ldrb	r3, [r3, #3]
 8012216:	3305      	adds	r3, #5
 8012218:	429a      	cmp	r2, r3
 801221a:	d10b      	bne.n	8012234 <husky_lens_protocol_receive+0xb4>
            content_end = receive_index;
 801221c:	4b0d      	ldr	r3, [pc, #52]	; (8012254 <husky_lens_protocol_receive+0xd4>)
 801221e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8012222:	4b0e      	ldr	r3, [pc, #56]	; (801225c <husky_lens_protocol_receive+0xdc>)
 8012224:	801a      	strh	r2, [r3, #0]
            receive_index=0;
 8012226:	4b0b      	ldr	r3, [pc, #44]	; (8012254 <husky_lens_protocol_receive+0xd4>)
 8012228:	2200      	movs	r2, #0
 801222a:	801a      	strh	r2, [r3, #0]
            return validateCheckSum();
 801222c:	f7ff ff7e 	bl	801212c <validateCheckSum>
 8012230:	4603      	mov	r3, r0
 8012232:	e00a      	b.n	801224a <husky_lens_protocol_receive+0xca>
        }
        break;
 8012234:	bf00      	nop
    }
    receive_index++;
 8012236:	4b07      	ldr	r3, [pc, #28]	; (8012254 <husky_lens_protocol_receive+0xd4>)
 8012238:	f9b3 3000 	ldrsh.w	r3, [r3]
 801223c:	b29b      	uxth	r3, r3
 801223e:	3301      	adds	r3, #1
 8012240:	b29b      	uxth	r3, r3
 8012242:	b21a      	sxth	r2, r3
 8012244:	4b03      	ldr	r3, [pc, #12]	; (8012254 <husky_lens_protocol_receive+0xd4>)
 8012246:	801a      	strh	r2, [r3, #0]
    return 0;
 8012248:	2300      	movs	r3, #0
}
 801224a:	4618      	mov	r0, r3
 801224c:	3708      	adds	r7, #8
 801224e:	46bd      	mov	sp, r7
 8012250:	bd80      	pop	{r7, pc}
 8012252:	bf00      	nop
 8012254:	200006ca 	.word	0x200006ca
 8012258:	20000648 	.word	0x20000648
 801225c:	200006d0 	.word	0x200006d0

08012260 <protocolWriteCommand>:

void protocolWriteCommand(Protocol_t* protocol, uint8_t command){
 8012260:	b580      	push	{r7, lr}
 8012262:	b084      	sub	sp, #16
 8012264:	af00      	add	r7, sp, #0
 8012266:	6078      	str	r0, [r7, #4]
 8012268:	460b      	mov	r3, r1
 801226a:	70fb      	strb	r3, [r7, #3]
     protocol->command = command;
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	78fa      	ldrb	r2, [r7, #3]
 8012270:	701a      	strb	r2, [r3, #0]
     uint8_t *buffer = husky_lens_protocol_write_begin(protocol->command);
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	781b      	ldrb	r3, [r3, #0]
 8012276:	4618      	mov	r0, r3
 8012278:	f000 f870 	bl	801235c <husky_lens_protocol_write_begin>
 801227c:	60f8      	str	r0, [r7, #12]
     int length = husky_lens_protocol_write_end();
 801227e:	f000 f81f 	bl	80122c0 <husky_lens_protocol_write_end>
 8012282:	60b8      	str	r0, [r7, #8]
     protocolWrite(buffer, length);
 8012284:	68b9      	ldr	r1, [r7, #8]
 8012286:	68f8      	ldr	r0, [r7, #12]
 8012288:	f000 f804 	bl	8012294 <protocolWrite>
 }
 801228c:	bf00      	nop
 801228e:	3710      	adds	r7, #16
 8012290:	46bd      	mov	sp, r7
 8012292:	bd80      	pop	{r7, pc}

08012294 <protocolWrite>:
     {
         return 0;
     }
}

void protocolWrite(uint8_t *buffer, int length){
 8012294:	b580      	push	{r7, lr}
 8012296:	b084      	sub	sp, #16
 8012298:	af02      	add	r7, sp, #8
 801229a:	6078      	str	r0, [r7, #4]
 801229c:	6039      	str	r1, [r7, #0]
	HAL_I2C_Master_Transmit(&hi2c2,0x32<<1,buffer,length,1000);
 801229e:	683b      	ldr	r3, [r7, #0]
 80122a0:	b29a      	uxth	r2, r3
 80122a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80122a6:	9300      	str	r3, [sp, #0]
 80122a8:	4613      	mov	r3, r2
 80122aa:	687a      	ldr	r2, [r7, #4]
 80122ac:	2164      	movs	r1, #100	; 0x64
 80122ae:	4803      	ldr	r0, [pc, #12]	; (80122bc <protocolWrite+0x28>)
 80122b0:	f004 f900 	bl	80164b4 <HAL_I2C_Master_Transmit>
}
 80122b4:	bf00      	nop
 80122b6:	3708      	adds	r7, #8
 80122b8:	46bd      	mov	sp, r7
 80122ba:	bd80      	pop	{r7, pc}
 80122bc:	20000918 	.word	0x20000918

080122c0 <husky_lens_protocol_write_end>:

int husky_lens_protocol_write_end(){
 80122c0:	b480      	push	{r7}
 80122c2:	b083      	sub	sp, #12
 80122c4:	af00      	add	r7, sp, #0
    if(send_fail) {return 0;}
 80122c6:	4b22      	ldr	r3, [pc, #136]	; (8012350 <husky_lens_protocol_write_end+0x90>)
 80122c8:	781b      	ldrb	r3, [r3, #0]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d001      	beq.n	80122d2 <husky_lens_protocol_write_end+0x12>
 80122ce:	2300      	movs	r3, #0
 80122d0:	e038      	b.n	8012344 <husky_lens_protocol_write_end+0x84>
    if(send_index + 1 >= FRAME_BUFFER_SIZE) {return 0;}
 80122d2:	4b20      	ldr	r3, [pc, #128]	; (8012354 <husky_lens_protocol_write_end+0x94>)
 80122d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80122d8:	3301      	adds	r3, #1
 80122da:	2b7f      	cmp	r3, #127	; 0x7f
 80122dc:	dd01      	ble.n	80122e2 <husky_lens_protocol_write_end+0x22>
 80122de:	2300      	movs	r3, #0
 80122e0:	e030      	b.n	8012344 <husky_lens_protocol_write_end+0x84>
    send_buffer[CONTENT_SIZE_INDEX] = send_index - CONTENT_INDEX;
 80122e2:	4b1c      	ldr	r3, [pc, #112]	; (8012354 <husky_lens_protocol_write_end+0x94>)
 80122e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80122e8:	b2db      	uxtb	r3, r3
 80122ea:	3b05      	subs	r3, #5
 80122ec:	b2da      	uxtb	r2, r3
 80122ee:	4b1a      	ldr	r3, [pc, #104]	; (8012358 <husky_lens_protocol_write_end+0x98>)
 80122f0:	70da      	strb	r2, [r3, #3]
    uint8_t sum = 0;
 80122f2:	2300      	movs	r3, #0
 80122f4:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < send_index; i++)
 80122f6:	2300      	movs	r3, #0
 80122f8:	603b      	str	r3, [r7, #0]
 80122fa:	e009      	b.n	8012310 <husky_lens_protocol_write_end+0x50>
    {
        sum += send_buffer[i];
 80122fc:	4a16      	ldr	r2, [pc, #88]	; (8012358 <husky_lens_protocol_write_end+0x98>)
 80122fe:	683b      	ldr	r3, [r7, #0]
 8012300:	4413      	add	r3, r2
 8012302:	781a      	ldrb	r2, [r3, #0]
 8012304:	79fb      	ldrb	r3, [r7, #7]
 8012306:	4413      	add	r3, r2
 8012308:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < send_index; i++)
 801230a:	683b      	ldr	r3, [r7, #0]
 801230c:	3301      	adds	r3, #1
 801230e:	603b      	str	r3, [r7, #0]
 8012310:	4b10      	ldr	r3, [pc, #64]	; (8012354 <husky_lens_protocol_write_end+0x94>)
 8012312:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012316:	461a      	mov	r2, r3
 8012318:	683b      	ldr	r3, [r7, #0]
 801231a:	4293      	cmp	r3, r2
 801231c:	dbee      	blt.n	80122fc <husky_lens_protocol_write_end+0x3c>
    }
    send_buffer[send_index] = sum;
 801231e:	4b0d      	ldr	r3, [pc, #52]	; (8012354 <husky_lens_protocol_write_end+0x94>)
 8012320:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012324:	4619      	mov	r1, r3
 8012326:	4a0c      	ldr	r2, [pc, #48]	; (8012358 <husky_lens_protocol_write_end+0x98>)
 8012328:	79fb      	ldrb	r3, [r7, #7]
 801232a:	5453      	strb	r3, [r2, r1]
    send_index ++;
 801232c:	4b09      	ldr	r3, [pc, #36]	; (8012354 <husky_lens_protocol_write_end+0x94>)
 801232e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012332:	b29b      	uxth	r3, r3
 8012334:	3301      	adds	r3, #1
 8012336:	b29b      	uxth	r3, r3
 8012338:	b21a      	sxth	r2, r3
 801233a:	4b06      	ldr	r3, [pc, #24]	; (8012354 <husky_lens_protocol_write_end+0x94>)
 801233c:	801a      	strh	r2, [r3, #0]
    return send_index;
 801233e:	4b05      	ldr	r3, [pc, #20]	; (8012354 <husky_lens_protocol_write_end+0x94>)
 8012340:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8012344:	4618      	mov	r0, r3
 8012346:	370c      	adds	r7, #12
 8012348:	46bd      	mov	sp, r7
 801234a:	bc80      	pop	{r7}
 801234c:	4770      	bx	lr
 801234e:	bf00      	nop
 8012350:	200006cc 	.word	0x200006cc
 8012354:	200006c8 	.word	0x200006c8
 8012358:	200005c8 	.word	0x200005c8

0801235c <husky_lens_protocol_write_begin>:

uint8_t* husky_lens_protocol_write_begin(uint8_t command){
 801235c:	b480      	push	{r7}
 801235e:	b083      	sub	sp, #12
 8012360:	af00      	add	r7, sp, #0
 8012362:	4603      	mov	r3, r0
 8012364:	71fb      	strb	r3, [r7, #7]
     send_fail = 0;
 8012366:	4b0c      	ldr	r3, [pc, #48]	; (8012398 <husky_lens_protocol_write_begin+0x3c>)
 8012368:	2200      	movs	r2, #0
 801236a:	701a      	strb	r2, [r3, #0]
     send_buffer[HEADER_0_INDEX] = 0x55;
 801236c:	4b0b      	ldr	r3, [pc, #44]	; (801239c <husky_lens_protocol_write_begin+0x40>)
 801236e:	2255      	movs	r2, #85	; 0x55
 8012370:	701a      	strb	r2, [r3, #0]
     send_buffer[HEADER_1_INDEX] = 0xAA;
 8012372:	4b0a      	ldr	r3, [pc, #40]	; (801239c <husky_lens_protocol_write_begin+0x40>)
 8012374:	22aa      	movs	r2, #170	; 0xaa
 8012376:	705a      	strb	r2, [r3, #1]
     send_buffer[ADDRESS_INDEX] = 0x11;
 8012378:	4b08      	ldr	r3, [pc, #32]	; (801239c <husky_lens_protocol_write_begin+0x40>)
 801237a:	2211      	movs	r2, #17
 801237c:	709a      	strb	r2, [r3, #2]
     send_buffer[COMMAND_INDEX] = command;
 801237e:	4a07      	ldr	r2, [pc, #28]	; (801239c <husky_lens_protocol_write_begin+0x40>)
 8012380:	79fb      	ldrb	r3, [r7, #7]
 8012382:	7113      	strb	r3, [r2, #4]
     send_index = CONTENT_INDEX;
 8012384:	4b06      	ldr	r3, [pc, #24]	; (80123a0 <husky_lens_protocol_write_begin+0x44>)
 8012386:	2205      	movs	r2, #5
 8012388:	801a      	strh	r2, [r3, #0]
     return &send_buffer;
 801238a:	4b04      	ldr	r3, [pc, #16]	; (801239c <husky_lens_protocol_write_begin+0x40>)
 }
 801238c:	4618      	mov	r0, r3
 801238e:	370c      	adds	r7, #12
 8012390:	46bd      	mov	sp, r7
 8012392:	bc80      	pop	{r7}
 8012394:	4770      	bx	lr
 8012396:	bf00      	nop
 8012398:	200006cc 	.word	0x200006cc
 801239c:	200005c8 	.word	0x200005c8
 80123a0:	200006c8 	.word	0x200006c8

080123a4 <protocolReadFiveInt16>:
     husky_lens_protocol_write_int16(protocol->fifth);
     int length = husky_lens_protocol_write_end();
     protocolWrite(buffer, length);
 }

 uint8_t protocolReadFiveInt16(Protocol_t* protocol, uint8_t command){
 80123a4:	b580      	push	{r7, lr}
 80123a6:	b082      	sub	sp, #8
 80123a8:	af00      	add	r7, sp, #0
 80123aa:	6078      	str	r0, [r7, #4]
 80123ac:	460b      	mov	r3, r1
 80123ae:	70fb      	strb	r3, [r7, #3]
     if (husky_lens_protocol_read_begin(command))
 80123b0:	78fb      	ldrb	r3, [r7, #3]
 80123b2:	4618      	mov	r0, r3
 80123b4:	f7ff fe6c 	bl	8012090 <husky_lens_protocol_read_begin>
 80123b8:	4603      	mov	r3, r0
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d024      	beq.n	8012408 <protocolReadFiveInt16+0x64>
     {
         protocol->command = command;
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	78fa      	ldrb	r2, [r7, #3]
 80123c2:	701a      	strb	r2, [r3, #0]
         protocol->first = husky_lens_protocol_read_int16();
 80123c4:	f000 f846 	bl	8012454 <husky_lens_protocol_read_int16>
 80123c8:	4603      	mov	r3, r0
 80123ca:	461a      	mov	r2, r3
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	805a      	strh	r2, [r3, #2]
         protocol->second = husky_lens_protocol_read_int16();
 80123d0:	f000 f840 	bl	8012454 <husky_lens_protocol_read_int16>
 80123d4:	4603      	mov	r3, r0
 80123d6:	461a      	mov	r2, r3
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	809a      	strh	r2, [r3, #4]
         protocol->third = husky_lens_protocol_read_int16();
 80123dc:	f000 f83a 	bl	8012454 <husky_lens_protocol_read_int16>
 80123e0:	4603      	mov	r3, r0
 80123e2:	461a      	mov	r2, r3
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	80da      	strh	r2, [r3, #6]
         protocol->fourth = husky_lens_protocol_read_int16();
 80123e8:	f000 f834 	bl	8012454 <husky_lens_protocol_read_int16>
 80123ec:	4603      	mov	r3, r0
 80123ee:	461a      	mov	r2, r3
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	811a      	strh	r2, [r3, #8]
         protocol->fifth = husky_lens_protocol_read_int16();
 80123f4:	f000 f82e 	bl	8012454 <husky_lens_protocol_read_int16>
 80123f8:	4603      	mov	r3, r0
 80123fa:	461a      	mov	r2, r3
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	815a      	strh	r2, [r3, #10]
         husky_lens_protocol_read_end();
 8012400:	f000 f808 	bl	8012414 <husky_lens_protocol_read_end>
         return 1;
 8012404:	2301      	movs	r3, #1
 8012406:	e000      	b.n	801240a <protocolReadFiveInt16+0x66>
     }
     else
     {
         return 0;
 8012408:	2300      	movs	r3, #0
     }
 }
 801240a:	4618      	mov	r0, r3
 801240c:	3708      	adds	r7, #8
 801240e:	46bd      	mov	sp, r7
 8012410:	bd80      	pop	{r7, pc}
	...

08012414 <husky_lens_protocol_read_end>:

 uint8_t husky_lens_protocol_read_end(){
 8012414:	b480      	push	{r7}
 8012416:	af00      	add	r7, sp, #0
     if (receive_fail)
 8012418:	4b0b      	ldr	r3, [pc, #44]	; (8012448 <husky_lens_protocol_read_end+0x34>)
 801241a:	781b      	ldrb	r3, [r3, #0]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d004      	beq.n	801242a <husky_lens_protocol_read_end+0x16>
     {
         receive_fail = 0;
 8012420:	4b09      	ldr	r3, [pc, #36]	; (8012448 <husky_lens_protocol_read_end+0x34>)
 8012422:	2200      	movs	r2, #0
 8012424:	701a      	strb	r2, [r3, #0]
         return 0;
 8012426:	2300      	movs	r3, #0
 8012428:	e00a      	b.n	8012440 <husky_lens_protocol_read_end+0x2c>
     }
     return content_current == content_end;
 801242a:	4b08      	ldr	r3, [pc, #32]	; (801244c <husky_lens_protocol_read_end+0x38>)
 801242c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8012430:	4b07      	ldr	r3, [pc, #28]	; (8012450 <husky_lens_protocol_read_end+0x3c>)
 8012432:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012436:	429a      	cmp	r2, r3
 8012438:	bf0c      	ite	eq
 801243a:	2301      	moveq	r3, #1
 801243c:	2300      	movne	r3, #0
 801243e:	b2db      	uxtb	r3, r3
 }
 8012440:	4618      	mov	r0, r3
 8012442:	46bd      	mov	sp, r7
 8012444:	bc80      	pop	{r7}
 8012446:	4770      	bx	lr
 8012448:	200006cd 	.word	0x200006cd
 801244c:	200006ce 	.word	0x200006ce
 8012450:	200006d0 	.word	0x200006d0

08012454 <husky_lens_protocol_read_int16>:

 int16_t husky_lens_protocol_read_int16(){
 8012454:	b480      	push	{r7}
 8012456:	b083      	sub	sp, #12
 8012458:	af00      	add	r7, sp, #0
     if (content_current >= content_end || content_read_end){receive_fail = 1; return 0;}
 801245a:	4b17      	ldr	r3, [pc, #92]	; (80124b8 <husky_lens_protocol_read_int16+0x64>)
 801245c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8012460:	4b16      	ldr	r3, [pc, #88]	; (80124bc <husky_lens_protocol_read_int16+0x68>)
 8012462:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012466:	429a      	cmp	r2, r3
 8012468:	da03      	bge.n	8012472 <husky_lens_protocol_read_int16+0x1e>
 801246a:	4b15      	ldr	r3, [pc, #84]	; (80124c0 <husky_lens_protocol_read_int16+0x6c>)
 801246c:	781b      	ldrb	r3, [r3, #0]
 801246e:	2b00      	cmp	r3, #0
 8012470:	d004      	beq.n	801247c <husky_lens_protocol_read_int16+0x28>
 8012472:	4b14      	ldr	r3, [pc, #80]	; (80124c4 <husky_lens_protocol_read_int16+0x70>)
 8012474:	2201      	movs	r2, #1
 8012476:	701a      	strb	r2, [r3, #0]
 8012478:	2300      	movs	r3, #0
 801247a:	e018      	b.n	80124ae <husky_lens_protocol_read_int16+0x5a>
     int16_t result;
     memcpy(&result, receive_buffer + content_current, sizeof(result));
 801247c:	4b0e      	ldr	r3, [pc, #56]	; (80124b8 <husky_lens_protocol_read_int16+0x64>)
 801247e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012482:	461a      	mov	r2, r3
 8012484:	4b10      	ldr	r3, [pc, #64]	; (80124c8 <husky_lens_protocol_read_int16+0x74>)
 8012486:	4413      	add	r3, r2
 8012488:	881b      	ldrh	r3, [r3, #0]
 801248a:	b29b      	uxth	r3, r3
 801248c:	80bb      	strh	r3, [r7, #4]
     if (IS_BIG_ENDIAN()){__builtin_bswap16(result);}
 801248e:	2301      	movs	r3, #1
 8012490:	80fb      	strh	r3, [r7, #6]
 8012492:	1dbb      	adds	r3, r7, #6
 8012494:	781b      	ldrb	r3, [r3, #0]
 8012496:	2b00      	cmp	r3, #0
     content_current += sizeof(result);
 8012498:	4b07      	ldr	r3, [pc, #28]	; (80124b8 <husky_lens_protocol_read_int16+0x64>)
 801249a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801249e:	b29b      	uxth	r3, r3
 80124a0:	3302      	adds	r3, #2
 80124a2:	b29b      	uxth	r3, r3
 80124a4:	b21a      	sxth	r2, r3
 80124a6:	4b04      	ldr	r3, [pc, #16]	; (80124b8 <husky_lens_protocol_read_int16+0x64>)
 80124a8:	801a      	strh	r2, [r3, #0]
     return result;
 80124aa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 }
 80124ae:	4618      	mov	r0, r3
 80124b0:	370c      	adds	r7, #12
 80124b2:	46bd      	mov	sp, r7
 80124b4:	bc80      	pop	{r7}
 80124b6:	4770      	bx	lr
 80124b8:	200006ce 	.word	0x200006ce
 80124bc:	200006d0 	.word	0x200006d0
 80124c0:	200006d2 	.word	0x200006d2
 80124c4:	200006cd 	.word	0x200006cd
 80124c8:	20000648 	.word	0x20000648

080124cc <protocolWriteOneInt16>:

 void protocolWriteOneInt16(Protocol_t* protocol, uint8_t command){
 80124cc:	b580      	push	{r7, lr}
 80124ce:	b084      	sub	sp, #16
 80124d0:	af00      	add	r7, sp, #0
 80124d2:	6078      	str	r0, [r7, #4]
 80124d4:	460b      	mov	r3, r1
 80124d6:	70fb      	strb	r3, [r7, #3]
     protocol->command = command;
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	78fa      	ldrb	r2, [r7, #3]
 80124dc:	701a      	strb	r2, [r3, #0]
     uint8_t *buffer = husky_lens_protocol_write_begin(protocol->command);
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	781b      	ldrb	r3, [r3, #0]
 80124e2:	4618      	mov	r0, r3
 80124e4:	f7ff ff3a 	bl	801235c <husky_lens_protocol_write_begin>
 80124e8:	60f8      	str	r0, [r7, #12]
     husky_lens_protocol_write_int16(protocol->first);
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80124f0:	4618      	mov	r0, r3
 80124f2:	f000 f80b 	bl	801250c <husky_lens_protocol_write_int16>
     int length = husky_lens_protocol_write_end();
 80124f6:	f7ff fee3 	bl	80122c0 <husky_lens_protocol_write_end>
 80124fa:	60b8      	str	r0, [r7, #8]
     protocolWrite(buffer, length);
 80124fc:	68b9      	ldr	r1, [r7, #8]
 80124fe:	68f8      	ldr	r0, [r7, #12]
 8012500:	f7ff fec8 	bl	8012294 <protocolWrite>
 }
 8012504:	bf00      	nop
 8012506:	3710      	adds	r7, #16
 8012508:	46bd      	mov	sp, r7
 801250a:	bd80      	pop	{r7, pc}

0801250c <husky_lens_protocol_write_int16>:

 void husky_lens_protocol_write_int16(int16_t content){
 801250c:	b480      	push	{r7}
 801250e:	b085      	sub	sp, #20
 8012510:	af00      	add	r7, sp, #0
 8012512:	4603      	mov	r3, r0
 8012514:	80fb      	strh	r3, [r7, #6]
     if(send_index + sizeof(content) >= FRAME_BUFFER_SIZE) {send_fail = 1; return;}
 8012516:	4b12      	ldr	r3, [pc, #72]	; (8012560 <husky_lens_protocol_write_int16+0x54>)
 8012518:	f9b3 3000 	ldrsh.w	r3, [r3]
 801251c:	3302      	adds	r3, #2
 801251e:	2b7f      	cmp	r3, #127	; 0x7f
 8012520:	d903      	bls.n	801252a <husky_lens_protocol_write_int16+0x1e>
 8012522:	4b10      	ldr	r3, [pc, #64]	; (8012564 <husky_lens_protocol_write_int16+0x58>)
 8012524:	2201      	movs	r2, #1
 8012526:	701a      	strb	r2, [r3, #0]
 8012528:	e016      	b.n	8012558 <husky_lens_protocol_write_int16+0x4c>
     if (IS_BIG_ENDIAN()){__builtin_bswap16(content);}
 801252a:	2301      	movs	r3, #1
 801252c:	81fb      	strh	r3, [r7, #14]
 801252e:	f107 030e 	add.w	r3, r7, #14
 8012532:	781b      	ldrb	r3, [r3, #0]
 8012534:	2b00      	cmp	r3, #0
     memcpy(send_buffer + send_index, &content, sizeof(content));
 8012536:	4b0a      	ldr	r3, [pc, #40]	; (8012560 <husky_lens_protocol_write_int16+0x54>)
 8012538:	f9b3 3000 	ldrsh.w	r3, [r3]
 801253c:	461a      	mov	r2, r3
 801253e:	4b0a      	ldr	r3, [pc, #40]	; (8012568 <husky_lens_protocol_write_int16+0x5c>)
 8012540:	4413      	add	r3, r2
 8012542:	88fa      	ldrh	r2, [r7, #6]
 8012544:	801a      	strh	r2, [r3, #0]
     send_index += sizeof(content);
 8012546:	4b06      	ldr	r3, [pc, #24]	; (8012560 <husky_lens_protocol_write_int16+0x54>)
 8012548:	f9b3 3000 	ldrsh.w	r3, [r3]
 801254c:	b29b      	uxth	r3, r3
 801254e:	3302      	adds	r3, #2
 8012550:	b29b      	uxth	r3, r3
 8012552:	b21a      	sxth	r2, r3
 8012554:	4b02      	ldr	r3, [pc, #8]	; (8012560 <husky_lens_protocol_write_int16+0x54>)
 8012556:	801a      	strh	r2, [r3, #0]
 }
 8012558:	3714      	adds	r7, #20
 801255a:	46bd      	mov	sp, r7
 801255c:	bc80      	pop	{r7}
 801255e:	4770      	bx	lr
 8012560:	200006c8 	.word	0x200006c8
 8012564:	200006cc 	.word	0x200006cc
 8012568:	200005c8 	.word	0x200005c8

0801256c <protocolWriteBufferUint8>:
     {
         return 0;
     }
 }

 void protocolWriteBufferUint8(Protocol_t* protocol, uint8_t command){
 801256c:	b580      	push	{r7, lr}
 801256e:	b084      	sub	sp, #16
 8012570:	af00      	add	r7, sp, #0
 8012572:	6078      	str	r0, [r7, #4]
 8012574:	460b      	mov	r3, r1
 8012576:	70fb      	strb	r3, [r7, #3]
     protocol->command = command;
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	78fa      	ldrb	r2, [r7, #3]
 801257c:	701a      	strb	r2, [r3, #0]
     uint8_t *buffer = husky_lens_protocol_write_begin(protocol->command);
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	781b      	ldrb	r3, [r3, #0]
 8012582:	4618      	mov	r0, r3
 8012584:	f7ff feea 	bl	801235c <husky_lens_protocol_write_begin>
 8012588:	60f8      	str	r0, [r7, #12]
     husky_lens_protocol_write_buffer_uint8(protocol->data, protocol->length);
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	68da      	ldr	r2, [r3, #12]
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8012594:	4619      	mov	r1, r3
 8012596:	4610      	mov	r0, r2
 8012598:	f000 f80c 	bl	80125b4 <husky_lens_protocol_write_buffer_uint8>
     int length = husky_lens_protocol_write_end();
 801259c:	f7ff fe90 	bl	80122c0 <husky_lens_protocol_write_end>
 80125a0:	60b8      	str	r0, [r7, #8]
     protocolWrite(buffer, length);
 80125a2:	68b9      	ldr	r1, [r7, #8]
 80125a4:	68f8      	ldr	r0, [r7, #12]
 80125a6:	f7ff fe75 	bl	8012294 <protocolWrite>
 }
 80125aa:	bf00      	nop
 80125ac:	3710      	adds	r7, #16
 80125ae:	46bd      	mov	sp, r7
 80125b0:	bd80      	pop	{r7, pc}
	...

080125b4 <husky_lens_protocol_write_buffer_uint8>:

 void husky_lens_protocol_write_buffer_uint8(uint8_t *content, uint32_t length){
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b082      	sub	sp, #8
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	6078      	str	r0, [r7, #4]
 80125bc:	6039      	str	r1, [r7, #0]
     if(send_index + sizeof(uint8_t) * length >= FRAME_BUFFER_SIZE) {send_fail = 1; return;}
 80125be:	4b12      	ldr	r3, [pc, #72]	; (8012608 <husky_lens_protocol_write_buffer_uint8+0x54>)
 80125c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80125c4:	461a      	mov	r2, r3
 80125c6:	683b      	ldr	r3, [r7, #0]
 80125c8:	4413      	add	r3, r2
 80125ca:	2b7f      	cmp	r3, #127	; 0x7f
 80125cc:	d903      	bls.n	80125d6 <husky_lens_protocol_write_buffer_uint8+0x22>
 80125ce:	4b0f      	ldr	r3, [pc, #60]	; (801260c <husky_lens_protocol_write_buffer_uint8+0x58>)
 80125d0:	2201      	movs	r2, #1
 80125d2:	701a      	strb	r2, [r3, #0]
 80125d4:	e015      	b.n	8012602 <husky_lens_protocol_write_buffer_uint8+0x4e>
     memcpy(send_buffer + send_index, content, sizeof(uint8_t) * length);
 80125d6:	4b0c      	ldr	r3, [pc, #48]	; (8012608 <husky_lens_protocol_write_buffer_uint8+0x54>)
 80125d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80125dc:	461a      	mov	r2, r3
 80125de:	4b0c      	ldr	r3, [pc, #48]	; (8012610 <husky_lens_protocol_write_buffer_uint8+0x5c>)
 80125e0:	4413      	add	r3, r2
 80125e2:	683a      	ldr	r2, [r7, #0]
 80125e4:	6879      	ldr	r1, [r7, #4]
 80125e6:	4618      	mov	r0, r3
 80125e8:	f00b f982 	bl	801d8f0 <memcpy>
     send_index += sizeof(uint8_t) * length;
 80125ec:	683b      	ldr	r3, [r7, #0]
 80125ee:	b29a      	uxth	r2, r3
 80125f0:	4b05      	ldr	r3, [pc, #20]	; (8012608 <husky_lens_protocol_write_buffer_uint8+0x54>)
 80125f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80125f6:	b29b      	uxth	r3, r3
 80125f8:	4413      	add	r3, r2
 80125fa:	b29b      	uxth	r3, r3
 80125fc:	b21a      	sxth	r2, r3
 80125fe:	4b02      	ldr	r3, [pc, #8]	; (8012608 <husky_lens_protocol_write_buffer_uint8+0x54>)
 8012600:	801a      	strh	r2, [r3, #0]
 }
 8012602:	3708      	adds	r7, #8
 8012604:	46bd      	mov	sp, r7
 8012606:	bd80      	pop	{r7, pc}
 8012608:	200006c8 	.word	0x200006c8
 801260c:	200006cc 	.word	0x200006cc
 8012610:	200005c8 	.word	0x200005c8

08012614 <readLearnedIDCount>:
         return 0;
     }
 }

 //ID
 float readLearnedIDCount(){
 8012614:	b580      	push	{r7, lr}
 8012616:	af00      	add	r7, sp, #0
	 return protocolInfo.knowledgeSize;
 8012618:	4b04      	ldr	r3, [pc, #16]	; (801262c <readLearnedIDCount+0x18>)
 801261a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801261e:	4618      	mov	r0, r3
 8012620:	f7fc fbc8 	bl	800edb4 <__aeabi_i2f>
 8012624:	4603      	mov	r3, r0
 }
 8012626:	4618      	mov	r0, r3
 8012628:	bd80      	pop	{r7, pc}
 801262a:	bf00      	nop
 801262c:	200011b4 	.word	0x200011b4

08012630 <writeOSD>:

//
 uint8_t writeOSD(const char* text, int x, int y){
 8012630:	b580      	push	{r7, lr}
 8012632:	b090      	sub	sp, #64	; 0x40
 8012634:	af00      	add	r7, sp, #0
 8012636:	60f8      	str	r0, [r7, #12]
 8012638:	60b9      	str	r1, [r7, #8]
 801263a:	607a      	str	r2, [r7, #4]
     Protocol_t protocol;
     uint8_t textLength = strlen(text);
 801263c:	68f8      	ldr	r0, [r7, #12]
 801263e:	f7fb fdf3 	bl	800e228 <strlen>
 8012642:	4603      	mov	r3, r0
 8012644:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
     uint8_t data[20]={textLength, 0, x, y};
 8012648:	f107 0314 	add.w	r3, r7, #20
 801264c:	2200      	movs	r2, #0
 801264e:	601a      	str	r2, [r3, #0]
 8012650:	605a      	str	r2, [r3, #4]
 8012652:	609a      	str	r2, [r3, #8]
 8012654:	60da      	str	r2, [r3, #12]
 8012656:	611a      	str	r2, [r3, #16]
 8012658:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801265c:	753b      	strb	r3, [r7, #20]
 801265e:	68bb      	ldr	r3, [r7, #8]
 8012660:	b2db      	uxtb	r3, r3
 8012662:	75bb      	strb	r3, [r7, #22]
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	b2db      	uxtb	r3, r3
 8012668:	75fb      	strb	r3, [r7, #23]
     //uint8_t data[textLength + 5] = {textLength, 0, x, y};
     if (x > 255){
 801266a:	68bb      	ldr	r3, [r7, #8]
 801266c:	2bff      	cmp	r3, #255	; 0xff
 801266e:	dd09      	ble.n	8012684 <writeOSD+0x54>
         data[1] = 0xff;
 8012670:	23ff      	movs	r3, #255	; 0xff
 8012672:	757b      	strb	r3, [r7, #21]
         data[2] = x % 256;
 8012674:	68bb      	ldr	r3, [r7, #8]
 8012676:	425a      	negs	r2, r3
 8012678:	b2db      	uxtb	r3, r3
 801267a:	b2d2      	uxtb	r2, r2
 801267c:	bf58      	it	pl
 801267e:	4253      	negpl	r3, r2
 8012680:	b2db      	uxtb	r3, r3
 8012682:	75bb      	strb	r3, [r7, #22]
     }
     for(int i=0;i<textLength + 1;i++){
 8012684:	2300      	movs	r3, #0
 8012686:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012688:	e00d      	b.n	80126a6 <writeOSD+0x76>
    	 data[i+4]=(int)text[i];
 801268a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801268c:	68fa      	ldr	r2, [r7, #12]
 801268e:	441a      	add	r2, r3
 8012690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012692:	3304      	adds	r3, #4
 8012694:	7812      	ldrb	r2, [r2, #0]
 8012696:	f107 0140 	add.w	r1, r7, #64	; 0x40
 801269a:	440b      	add	r3, r1
 801269c:	f803 2c2c 	strb.w	r2, [r3, #-44]
     for(int i=0;i<textLength + 1;i++){
 80126a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80126a2:	3301      	adds	r3, #1
 80126a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80126a6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80126aa:	3301      	adds	r3, #1
 80126ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80126ae:	429a      	cmp	r2, r3
 80126b0:	dbeb      	blt.n	801268a <writeOSD+0x5a>
     }
     protocol.length = textLength + 4;
 80126b2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80126b6:	b29b      	uxth	r3, r3
 80126b8:	3304      	adds	r3, #4
 80126ba:	b29b      	uxth	r3, r3
 80126bc:	b21b      	sxth	r3, r3
 80126be:	867b      	strh	r3, [r7, #50]	; 0x32
     protocol.data = data;
 80126c0:	f107 0314 	add.w	r3, r7, #20
 80126c4:	637b      	str	r3, [r7, #52]	; 0x34
     protocolWriteRequestCustomText(&protocol);
 80126c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80126ca:	4618      	mov	r0, r3
 80126cc:	f7ff fc25 	bl	8011f1a <protocolWriteRequestCustomText>
     return wait(COMMAND_RETURN_OK);
 80126d0:	202e      	movs	r0, #46	; 0x2e
 80126d2:	f7ff fcc1 	bl	8012058 <wait>
 80126d6:	4603      	mov	r3, r0
 }
 80126d8:	4618      	mov	r0, r3
 80126da:	3740      	adds	r7, #64	; 0x40
 80126dc:	46bd      	mov	sp, r7
 80126de:	bd80      	pop	{r7, pc}

080126e0 <clearOSD>:

 //
 uint8_t clearOSD(){
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b084      	sub	sp, #16
 80126e4:	af00      	add	r7, sp, #0
	 Protocol_t protocol;
     protocolWriteRequestClearText(&protocol);
 80126e6:	463b      	mov	r3, r7
 80126e8:	4618      	mov	r0, r3
 80126ea:	f7ff fbb3 	bl	8011e54 <protocolWriteRequestClearText>
     return wait(COMMAND_RETURN_OK);
 80126ee:	202e      	movs	r0, #46	; 0x2e
 80126f0:	f7ff fcb2 	bl	8012058 <wait>
 80126f4:	4603      	mov	r3, r0
 }
 80126f6:	4618      	mov	r0, r3
 80126f8:	3710      	adds	r7, #16
 80126fa:	46bd      	mov	sp, r7
 80126fc:	bd80      	pop	{r7, pc}

080126fe <isAppearDirect>:

//
uint8_t isAppearDirect(HUSKYLENSResultType type){
 80126fe:	b580      	push	{r7, lr}
 8012700:	b082      	sub	sp, #8
 8012702:	af00      	add	r7, sp, #0
 8012704:	4603      	mov	r3, r0
 8012706:	71fb      	strb	r3, [r7, #7]
	 switch (type){
 8012708:	79fb      	ldrb	r3, [r7, #7]
 801270a:	2b00      	cmp	r3, #0
 801270c:	d002      	beq.n	8012714 <isAppearDirect+0x16>
 801270e:	2b01      	cmp	r3, #1
 8012710:	d005      	beq.n	801271e <isAppearDirect+0x20>
 8012712:	e009      	b.n	8012728 <isAppearDirect+0x2a>
	 case HUSKYLENSResultBlock:
		 return countBlocks();
 8012714:	f000 f8d6 	bl	80128c4 <countBlocks>
 8012718:	4603      	mov	r3, r0
 801271a:	b2db      	uxtb	r3, r3
 801271c:	e005      	b.n	801272a <isAppearDirect+0x2c>
	 case HUSKYLENSResultArrow:
		 return countArrows();
 801271e:	f000 f941 	bl	80129a4 <countArrows>
 8012722:	4603      	mov	r3, r0
 8012724:	b2db      	uxtb	r3, r3
 8012726:	e000      	b.n	801272a <isAppearDirect+0x2c>
	 default:
		 return 0;
 8012728:	2300      	movs	r3, #0
	 }
}
 801272a:	4618      	mov	r0, r3
 801272c:	3708      	adds	r7, #8
 801272e:	46bd      	mov	sp, r7
 8012730:	bd80      	pop	{r7, pc}

08012732 <readBlockCenterParameterDirect>:

//
HUSKYLENSBlockDirectInfo readBlockCenterParameterDirect(){
 8012732:	b5b0      	push	{r4, r5, r7, lr}
 8012734:	b094      	sub	sp, #80	; 0x50
 8012736:	af00      	add	r7, sp, #0
 8012738:	6078      	str	r0, [r7, #4]
    int32_t distanceMin = INT32_MAX;
 801273a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801273e:	64fb      	str	r3, [r7, #76]	; 0x4c
    int16_t distanceMinIndex = -1;
 8012740:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012744:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    for (int i = 0; i < blocksavailable(); i++){
 8012748:	2300      	movs	r3, #0
 801274a:	647b      	str	r3, [r7, #68]	; 0x44
 801274c:	e023      	b.n	8012796 <readBlockCenterParameterDirect+0x64>
        HUSKYLENSResult resultBuffer = blocksreadDirect(i);
 801274e:	f107 030c 	add.w	r3, r7, #12
 8012752:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8012754:	4618      	mov	r0, r3
 8012756:	f000 f847 	bl	80127e8 <blocksreadDirect>
        int32_t distance = sq(resultBuffer.xCenter - 320 / 2) + sq(resultBuffer.yCenter - 240 / 2);
 801275a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801275e:	3ba0      	subs	r3, #160	; 0xa0
 8012760:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8012764:	3aa0      	subs	r2, #160	; 0xa0
 8012766:	fb02 f203 	mul.w	r2, r2, r3
 801276a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801276e:	3b78      	subs	r3, #120	; 0x78
 8012770:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8012774:	3978      	subs	r1, #120	; 0x78
 8012776:	fb01 f303 	mul.w	r3, r1, r3
 801277a:	4413      	add	r3, r2
 801277c:	643b      	str	r3, [r7, #64]	; 0x40
        if (distance < distanceMin)
 801277e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8012780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012782:	429a      	cmp	r2, r3
 8012784:	da04      	bge.n	8012790 <readBlockCenterParameterDirect+0x5e>
        {
            distanceMin = distance;
 8012786:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012788:	64fb      	str	r3, [r7, #76]	; 0x4c
            distanceMinIndex = i;
 801278a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801278c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    for (int i = 0; i < blocksavailable(); i++){
 8012790:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012792:	3301      	adds	r3, #1
 8012794:	647b      	str	r3, [r7, #68]	; 0x44
 8012796:	f000 f88d 	bl	80128b4 <blocksavailable>
 801279a:	4602      	mov	r2, r0
 801279c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801279e:	4293      	cmp	r3, r2
 80127a0:	dbd5      	blt.n	801274e <readBlockCenterParameterDirect+0x1c>
        }
    }

    HUSKYLENSResult result = blocksreadDirect(distanceMinIndex);
 80127a2:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	; 0x4a
 80127a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80127aa:	4611      	mov	r1, r2
 80127ac:	4618      	mov	r0, r3
 80127ae:	f000 f81b 	bl	80127e8 <blocksreadDirect>
    HUSKYLENSBlockDirectInfo block;
    block.xCenter = result.xCenter;
 80127b2:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80127b6:	61fb      	str	r3, [r7, #28]
    block.yCenter = result.yCenter;
 80127b8:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80127bc:	623b      	str	r3, [r7, #32]
    block.width = result.width;
 80127be:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80127c2:	627b      	str	r3, [r7, #36]	; 0x24
    block.height = result.height;
 80127c4:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 80127c8:	62bb      	str	r3, [r7, #40]	; 0x28
    block.ID = result.ID;
 80127ca:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 80127ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    return block;
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	461d      	mov	r5, r3
 80127d4:	f107 041c 	add.w	r4, r7, #28
 80127d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80127da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80127dc:	6823      	ldr	r3, [r4, #0]
 80127de:	602b      	str	r3, [r5, #0]
}
 80127e0:	6878      	ldr	r0, [r7, #4]
 80127e2:	3750      	adds	r7, #80	; 0x50
 80127e4:	46bd      	mov	sp, r7
 80127e6:	bdb0      	pop	{r4, r5, r7, pc}

080127e8 <blocksreadDirect>:
int available(){
    return countArrows();
}


HUSKYLENSResult blocksreadDirect(int index){
 80127e8:	b580      	push	{r7, lr}
 80127ea:	b082      	sub	sp, #8
 80127ec:	af00      	add	r7, sp, #0
 80127ee:	6078      	str	r0, [r7, #4]
 80127f0:	6039      	str	r1, [r7, #0]
	return readBlockDirect(index);
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	6839      	ldr	r1, [r7, #0]
 80127f6:	4618      	mov	r0, r3
 80127f8:	f000 f804 	bl	8012804 <readBlockDirect>
}
 80127fc:	6878      	ldr	r0, [r7, #4]
 80127fe:	3708      	adds	r7, #8
 8012800:	46bd      	mov	sp, r7
 8012802:	bd80      	pop	{r7, pc}

08012804 <readBlockDirect>:

HUSKYLENSResult readBlockDirect(int index){
 8012804:	b590      	push	{r4, r7, lr}
 8012806:	b085      	sub	sp, #20
 8012808:	af00      	add	r7, sp, #0
 801280a:	6078      	str	r0, [r7, #4]
 801280c:	6039      	str	r1, [r7, #0]
    Protocol_t *protocol = readBlockProtocol(index);
 801280e:	683b      	ldr	r3, [r7, #0]
 8012810:	b21b      	sxth	r3, r3
 8012812:	4618      	mov	r0, r3
 8012814:	f000 f818 	bl	8012848 <readBlockProtocol>
 8012818:	60f8      	str	r0, [r7, #12]
    return protocol ? *protocol : resultDefault;
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	2b00      	cmp	r3, #0
 801281e:	d006      	beq.n	801282e <readBlockDirect+0x2a>
 8012820:	687a      	ldr	r2, [r7, #4]
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	4614      	mov	r4, r2
 8012826:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012828:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801282c:	e006      	b.n	801283c <readBlockDirect+0x38>
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	4a04      	ldr	r2, [pc, #16]	; (8012844 <readBlockDirect+0x40>)
 8012832:	461c      	mov	r4, r3
 8012834:	4613      	mov	r3, r2
 8012836:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012838:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 801283c:	6878      	ldr	r0, [r7, #4]
 801283e:	3714      	adds	r7, #20
 8012840:	46bd      	mov	sp, r7
 8012842:	bd90      	pop	{r4, r7, pc}
 8012844:	200011c4 	.word	0x200011c4

08012848 <readBlockProtocol>:

Protocol_t *readBlockProtocol(int16_t index){
 8012848:	b480      	push	{r7}
 801284a:	b085      	sub	sp, #20
 801284c:	af00      	add	r7, sp, #0
 801284e:	4603      	mov	r3, r0
 8012850:	80fb      	strh	r3, [r7, #6]
    int16_t counter = 0;
 8012852:	2300      	movs	r3, #0
 8012854:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < protocolInfo.protocolSize; i++)
 8012856:	2300      	movs	r3, #0
 8012858:	60bb      	str	r3, [r7, #8]
 801285a:	e01a      	b.n	8012892 <readBlockProtocol+0x4a>
    {
        if (protocolPtr[i].command == COMMAND_RETURN_BLOCK)
 801285c:	4b13      	ldr	r3, [pc, #76]	; (80128ac <readBlockProtocol+0x64>)
 801285e:	681a      	ldr	r2, [r3, #0]
 8012860:	68bb      	ldr	r3, [r7, #8]
 8012862:	011b      	lsls	r3, r3, #4
 8012864:	4413      	add	r3, r2
 8012866:	781b      	ldrb	r3, [r3, #0]
 8012868:	2b2a      	cmp	r3, #42	; 0x2a
 801286a:	d10f      	bne.n	801288c <readBlockProtocol+0x44>
            if (index == counter++)
 801286c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012870:	b29a      	uxth	r2, r3
 8012872:	3201      	adds	r2, #1
 8012874:	b292      	uxth	r2, r2
 8012876:	81fa      	strh	r2, [r7, #14]
 8012878:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 801287c:	429a      	cmp	r2, r3
 801287e:	d105      	bne.n	801288c <readBlockProtocol+0x44>
                return protocolPtr + i;
 8012880:	4b0a      	ldr	r3, [pc, #40]	; (80128ac <readBlockProtocol+0x64>)
 8012882:	681a      	ldr	r2, [r3, #0]
 8012884:	68bb      	ldr	r3, [r7, #8]
 8012886:	011b      	lsls	r3, r3, #4
 8012888:	4413      	add	r3, r2
 801288a:	e00a      	b.n	80128a2 <readBlockProtocol+0x5a>
    for (int i = 0; i < protocolInfo.protocolSize; i++)
 801288c:	68bb      	ldr	r3, [r7, #8]
 801288e:	3301      	adds	r3, #1
 8012890:	60bb      	str	r3, [r7, #8]
 8012892:	4b07      	ldr	r3, [pc, #28]	; (80128b0 <readBlockProtocol+0x68>)
 8012894:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012898:	461a      	mov	r2, r3
 801289a:	68bb      	ldr	r3, [r7, #8]
 801289c:	4293      	cmp	r3, r2
 801289e:	dbdd      	blt.n	801285c <readBlockProtocol+0x14>
    }
    return NULL;
 80128a0:	2300      	movs	r3, #0
}
 80128a2:	4618      	mov	r0, r3
 80128a4:	3714      	adds	r7, #20
 80128a6:	46bd      	mov	sp, r7
 80128a8:	bc80      	pop	{r7}
 80128aa:	4770      	bx	lr
 80128ac:	200006d4 	.word	0x200006d4
 80128b0:	200011b4 	.word	0x200011b4

080128b4 <blocksavailable>:

int blocksavailable(){
 80128b4:	b580      	push	{r7, lr}
 80128b6:	af00      	add	r7, sp, #0
	return countBlocks();
 80128b8:	f000 f804 	bl	80128c4 <countBlocks>
 80128bc:	4603      	mov	r3, r0
}
 80128be:	4618      	mov	r0, r3
 80128c0:	bd80      	pop	{r7, pc}
	...

080128c4 <countBlocks>:

int16_t countBlocks(){
 80128c4:	b480      	push	{r7}
 80128c6:	b083      	sub	sp, #12
 80128c8:	af00      	add	r7, sp, #0
    int16_t counter = 0;
 80128ca:	2300      	movs	r3, #0
 80128cc:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < protocolInfo.protocolSize; i++){
 80128ce:	2300      	movs	r3, #0
 80128d0:	603b      	str	r3, [r7, #0]
 80128d2:	e010      	b.n	80128f6 <countBlocks+0x32>
        if (protocolPtr[i].command == COMMAND_RETURN_BLOCK)
 80128d4:	4b0f      	ldr	r3, [pc, #60]	; (8012914 <countBlocks+0x50>)
 80128d6:	681a      	ldr	r2, [r3, #0]
 80128d8:	683b      	ldr	r3, [r7, #0]
 80128da:	011b      	lsls	r3, r3, #4
 80128dc:	4413      	add	r3, r2
 80128de:	781b      	ldrb	r3, [r3, #0]
 80128e0:	2b2a      	cmp	r3, #42	; 0x2a
 80128e2:	d105      	bne.n	80128f0 <countBlocks+0x2c>
            counter++;
 80128e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80128e8:	b29b      	uxth	r3, r3
 80128ea:	3301      	adds	r3, #1
 80128ec:	b29b      	uxth	r3, r3
 80128ee:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < protocolInfo.protocolSize; i++){
 80128f0:	683b      	ldr	r3, [r7, #0]
 80128f2:	3301      	adds	r3, #1
 80128f4:	603b      	str	r3, [r7, #0]
 80128f6:	4b08      	ldr	r3, [pc, #32]	; (8012918 <countBlocks+0x54>)
 80128f8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80128fc:	461a      	mov	r2, r3
 80128fe:	683b      	ldr	r3, [r7, #0]
 8012900:	4293      	cmp	r3, r2
 8012902:	dbe7      	blt.n	80128d4 <countBlocks+0x10>
    }
    return counter;
 8012904:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8012908:	4618      	mov	r0, r3
 801290a:	370c      	adds	r7, #12
 801290c:	46bd      	mov	sp, r7
 801290e:	bc80      	pop	{r7}
 8012910:	4770      	bx	lr
 8012912:	bf00      	nop
 8012914:	200006d4 	.word	0x200006d4
 8012918:	200011b4 	.word	0x200011b4

0801291c <isLearned>:

//ID
uint8_t isLearned(int ID){
 801291c:	b580      	push	{r7, lr}
 801291e:	b082      	sub	sp, #8
 8012920:	af00      	add	r7, sp, #0
 8012922:	6078      	str	r0, [r7, #4]

    return (ID <= countLearnedIDs()) && ID > 0;
 8012924:	f000 f810 	bl	8012948 <countLearnedIDs>
 8012928:	4603      	mov	r3, r0
 801292a:	461a      	mov	r2, r3
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	4293      	cmp	r3, r2
 8012930:	dc04      	bgt.n	801293c <isLearned+0x20>
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	2b00      	cmp	r3, #0
 8012936:	dd01      	ble.n	801293c <isLearned+0x20>
 8012938:	2301      	movs	r3, #1
 801293a:	e000      	b.n	801293e <isLearned+0x22>
 801293c:	2300      	movs	r3, #0
 801293e:	b2db      	uxtb	r3, r3
}
 8012940:	4618      	mov	r0, r3
 8012942:	3708      	adds	r7, #8
 8012944:	46bd      	mov	sp, r7
 8012946:	bd80      	pop	{r7, pc}

08012948 <countLearnedIDs>:

int16_t countLearnedIDs(){
 8012948:	b480      	push	{r7}
 801294a:	af00      	add	r7, sp, #0
    return protocolInfo.knowledgeSize;
 801294c:	4b03      	ldr	r3, [pc, #12]	; (801295c <countLearnedIDs+0x14>)
 801294e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
}
 8012952:	4618      	mov	r0, r3
 8012954:	46bd      	mov	sp, r7
 8012956:	bc80      	pop	{r7}
 8012958:	4770      	bx	lr
 801295a:	bf00      	nop
 801295c:	200011b4 	.word	0x200011b4

08012960 <isAppear>:

//ID

uint8_t isAppear(int ID, HUSKYLENSResultType type){
 8012960:	b580      	push	{r7, lr}
 8012962:	b082      	sub	sp, #8
 8012964:	af00      	add	r7, sp, #0
 8012966:	6078      	str	r0, [r7, #4]
 8012968:	460b      	mov	r3, r1
 801296a:	70fb      	strb	r3, [r7, #3]
    switch (type){
 801296c:	78fb      	ldrb	r3, [r7, #3]
 801296e:	2b00      	cmp	r3, #0
 8012970:	d002      	beq.n	8012978 <isAppear+0x18>
 8012972:	2b01      	cmp	r3, #1
 8012974:	d008      	beq.n	8012988 <isAppear+0x28>
 8012976:	e00f      	b.n	8012998 <isAppear+0x38>
    case HUSKYLENSResultBlock:
        return countIDBlocks(ID);
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	b21b      	sxth	r3, r3
 801297c:	4618      	mov	r0, r3
 801297e:	f000 f94b 	bl	8012c18 <countIDBlocks>
 8012982:	4603      	mov	r3, r0
 8012984:	b2db      	uxtb	r3, r3
 8012986:	e008      	b.n	801299a <isAppear+0x3a>
    case HUSKYLENSResultArrow:
        return countIDArrows(ID);
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	b21b      	sxth	r3, r3
 801298c:	4618      	mov	r0, r3
 801298e:	f000 f97b 	bl	8012c88 <countIDArrows>
 8012992:	4603      	mov	r3, r0
 8012994:	b2db      	uxtb	r3, r3
 8012996:	e000      	b.n	801299a <isAppear+0x3a>
    default:
        return 0;
 8012998:	2300      	movs	r3, #0
    }
}
 801299a:	4618      	mov	r0, r3
 801299c:	3708      	adds	r7, #8
 801299e:	46bd      	mov	sp, r7
 80129a0:	bd80      	pop	{r7, pc}
	...

080129a4 <countArrows>:

int16_t countArrows(){
 80129a4:	b480      	push	{r7}
 80129a6:	b083      	sub	sp, #12
 80129a8:	af00      	add	r7, sp, #0
    int16_t counter = 0;
 80129aa:	2300      	movs	r3, #0
 80129ac:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < protocolInfo.protocolSize; i++){
 80129ae:	2300      	movs	r3, #0
 80129b0:	603b      	str	r3, [r7, #0]
 80129b2:	e010      	b.n	80129d6 <countArrows+0x32>
        if (protocolPtr[i].command == COMMAND_RETURN_ARROW)
 80129b4:	4b0f      	ldr	r3, [pc, #60]	; (80129f4 <countArrows+0x50>)
 80129b6:	681a      	ldr	r2, [r3, #0]
 80129b8:	683b      	ldr	r3, [r7, #0]
 80129ba:	011b      	lsls	r3, r3, #4
 80129bc:	4413      	add	r3, r2
 80129be:	781b      	ldrb	r3, [r3, #0]
 80129c0:	2b2b      	cmp	r3, #43	; 0x2b
 80129c2:	d105      	bne.n	80129d0 <countArrows+0x2c>
            counter++;
 80129c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80129c8:	b29b      	uxth	r3, r3
 80129ca:	3301      	adds	r3, #1
 80129cc:	b29b      	uxth	r3, r3
 80129ce:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < protocolInfo.protocolSize; i++){
 80129d0:	683b      	ldr	r3, [r7, #0]
 80129d2:	3301      	adds	r3, #1
 80129d4:	603b      	str	r3, [r7, #0]
 80129d6:	4b08      	ldr	r3, [pc, #32]	; (80129f8 <countArrows+0x54>)
 80129d8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80129dc:	461a      	mov	r2, r3
 80129de:	683b      	ldr	r3, [r7, #0]
 80129e0:	4293      	cmp	r3, r2
 80129e2:	dbe7      	blt.n	80129b4 <countArrows+0x10>
    }
    return counter;
 80129e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80129e8:	4618      	mov	r0, r3
 80129ea:	370c      	adds	r7, #12
 80129ec:	46bd      	mov	sp, r7
 80129ee:	bc80      	pop	{r7}
 80129f0:	4770      	bx	lr
 80129f2:	bf00      	nop
 80129f4:	200006d4 	.word	0x200006d4
 80129f8:	200011b4 	.word	0x200011b4

080129fc <readBlockParameter>:

//ID

HUSKYLENSBlockInfo readBlockParameter(int ID, int index){
 80129fc:	b590      	push	{r4, r7, lr}
 80129fe:	b08d      	sub	sp, #52	; 0x34
 8012a00:	af00      	add	r7, sp, #0
 8012a02:	60f8      	str	r0, [r7, #12]
 8012a04:	60b9      	str	r1, [r7, #8]
 8012a06:	607a      	str	r2, [r7, #4]
    HUSKYLENSResult result = read(ID, index - 1);
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	1e5a      	subs	r2, r3, #1
 8012a0c:	f107 0320 	add.w	r3, r7, #32
 8012a10:	68b9      	ldr	r1, [r7, #8]
 8012a12:	4618      	mov	r0, r3
 8012a14:	f000 f817 	bl	8012a46 <read>
    HUSKYLENSBlockInfo block;
    block.xCenter = result.xCenter;
 8012a18:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012a1c:	613b      	str	r3, [r7, #16]
    block.yCenter = result.yCenter;
 8012a1e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8012a22:	617b      	str	r3, [r7, #20]
    block.width = result.width;
 8012a24:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8012a28:	61bb      	str	r3, [r7, #24]
    block.height = result.height;
 8012a2a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8012a2e:	61fb      	str	r3, [r7, #28]
    return block;
 8012a30:	68fb      	ldr	r3, [r7, #12]
 8012a32:	461c      	mov	r4, r3
 8012a34:	f107 0310 	add.w	r3, r7, #16
 8012a38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012a3a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8012a3e:	68f8      	ldr	r0, [r7, #12]
 8012a40:	3734      	adds	r7, #52	; 0x34
 8012a42:	46bd      	mov	sp, r7
 8012a44:	bd90      	pop	{r4, r7, pc}

08012a46 <read>:
HUSKYLENSResult read(int ID, int index){
 8012a46:	b580      	push	{r7, lr}
 8012a48:	b084      	sub	sp, #16
 8012a4a:	af00      	add	r7, sp, #0
 8012a4c:	60f8      	str	r0, [r7, #12]
 8012a4e:	60b9      	str	r1, [r7, #8]
 8012a50:	607a      	str	r2, [r7, #4]
    return readBlock(ID, index);
 8012a52:	68fb      	ldr	r3, [r7, #12]
 8012a54:	687a      	ldr	r2, [r7, #4]
 8012a56:	68b9      	ldr	r1, [r7, #8]
 8012a58:	4618      	mov	r0, r3
 8012a5a:	f000 f805 	bl	8012a68 <readBlock>
}
 8012a5e:	68f8      	ldr	r0, [r7, #12]
 8012a60:	3710      	adds	r7, #16
 8012a62:	46bd      	mov	sp, r7
 8012a64:	bd80      	pop	{r7, pc}
	...

08012a68 <readBlock>:

HUSKYLENSResult readBlock(int ID , int index){
 8012a68:	b590      	push	{r4, r7, lr}
 8012a6a:	b087      	sub	sp, #28
 8012a6c:	af00      	add	r7, sp, #0
 8012a6e:	60f8      	str	r0, [r7, #12]
 8012a70:	60b9      	str	r1, [r7, #8]
 8012a72:	607a      	str	r2, [r7, #4]
    Protocol_t *protocol = readBlockByIDProtocol(ID, index);
 8012a74:	68bb      	ldr	r3, [r7, #8]
 8012a76:	b21b      	sxth	r3, r3
 8012a78:	687a      	ldr	r2, [r7, #4]
 8012a7a:	b212      	sxth	r2, r2
 8012a7c:	4611      	mov	r1, r2
 8012a7e:	4618      	mov	r0, r3
 8012a80:	f000 f818 	bl	8012ab4 <readBlockByIDProtocol>
 8012a84:	6178      	str	r0, [r7, #20]
    return protocol ? *protocol : resultDefault;
 8012a86:	697b      	ldr	r3, [r7, #20]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d006      	beq.n	8012a9a <readBlock+0x32>
 8012a8c:	68fa      	ldr	r2, [r7, #12]
 8012a8e:	697b      	ldr	r3, [r7, #20]
 8012a90:	4614      	mov	r4, r2
 8012a92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012a94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8012a98:	e006      	b.n	8012aa8 <readBlock+0x40>
 8012a9a:	68fb      	ldr	r3, [r7, #12]
 8012a9c:	4a04      	ldr	r2, [pc, #16]	; (8012ab0 <readBlock+0x48>)
 8012a9e:	461c      	mov	r4, r3
 8012aa0:	4613      	mov	r3, r2
 8012aa2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012aa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8012aa8:	68f8      	ldr	r0, [r7, #12]
 8012aaa:	371c      	adds	r7, #28
 8012aac:	46bd      	mov	sp, r7
 8012aae:	bd90      	pop	{r4, r7, pc}
 8012ab0:	200011c4 	.word	0x200011c4

08012ab4 <readBlockByIDProtocol>:

Protocol_t *readBlockByIDProtocol(int16_t ID, int16_t index){
 8012ab4:	b480      	push	{r7}
 8012ab6:	b085      	sub	sp, #20
 8012ab8:	af00      	add	r7, sp, #0
 8012aba:	4603      	mov	r3, r0
 8012abc:	460a      	mov	r2, r1
 8012abe:	80fb      	strh	r3, [r7, #6]
 8012ac0:	4613      	mov	r3, r2
 8012ac2:	80bb      	strh	r3, [r7, #4]
    int16_t counter = 0;
 8012ac4:	2300      	movs	r3, #0
 8012ac6:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < protocolInfo.protocolSize; i++)
 8012ac8:	2300      	movs	r3, #0
 8012aca:	60bb      	str	r3, [r7, #8]
 8012acc:	e025      	b.n	8012b1a <readBlockByIDProtocol+0x66>
    {
        if (protocolPtr[i].command == COMMAND_RETURN_BLOCK && protocolPtr[i].ID == ID)
 8012ace:	4b19      	ldr	r3, [pc, #100]	; (8012b34 <readBlockByIDProtocol+0x80>)
 8012ad0:	681a      	ldr	r2, [r3, #0]
 8012ad2:	68bb      	ldr	r3, [r7, #8]
 8012ad4:	011b      	lsls	r3, r3, #4
 8012ad6:	4413      	add	r3, r2
 8012ad8:	781b      	ldrb	r3, [r3, #0]
 8012ada:	2b2a      	cmp	r3, #42	; 0x2a
 8012adc:	d11a      	bne.n	8012b14 <readBlockByIDProtocol+0x60>
 8012ade:	4b15      	ldr	r3, [pc, #84]	; (8012b34 <readBlockByIDProtocol+0x80>)
 8012ae0:	681a      	ldr	r2, [r3, #0]
 8012ae2:	68bb      	ldr	r3, [r7, #8]
 8012ae4:	011b      	lsls	r3, r3, #4
 8012ae6:	4413      	add	r3, r2
 8012ae8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8012aec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012af0:	429a      	cmp	r2, r3
 8012af2:	d10f      	bne.n	8012b14 <readBlockByIDProtocol+0x60>
            if (index == counter++)
 8012af4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012af8:	b29a      	uxth	r2, r3
 8012afa:	3201      	adds	r2, #1
 8012afc:	b292      	uxth	r2, r2
 8012afe:	81fa      	strh	r2, [r7, #14]
 8012b00:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8012b04:	429a      	cmp	r2, r3
 8012b06:	d105      	bne.n	8012b14 <readBlockByIDProtocol+0x60>
                return protocolPtr + i;
 8012b08:	4b0a      	ldr	r3, [pc, #40]	; (8012b34 <readBlockByIDProtocol+0x80>)
 8012b0a:	681a      	ldr	r2, [r3, #0]
 8012b0c:	68bb      	ldr	r3, [r7, #8]
 8012b0e:	011b      	lsls	r3, r3, #4
 8012b10:	4413      	add	r3, r2
 8012b12:	e00a      	b.n	8012b2a <readBlockByIDProtocol+0x76>
    for (int i = 0; i < protocolInfo.protocolSize; i++)
 8012b14:	68bb      	ldr	r3, [r7, #8]
 8012b16:	3301      	adds	r3, #1
 8012b18:	60bb      	str	r3, [r7, #8]
 8012b1a:	4b07      	ldr	r3, [pc, #28]	; (8012b38 <readBlockByIDProtocol+0x84>)
 8012b1c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012b20:	461a      	mov	r2, r3
 8012b22:	68bb      	ldr	r3, [r7, #8]
 8012b24:	4293      	cmp	r3, r2
 8012b26:	dbd2      	blt.n	8012ace <readBlockByIDProtocol+0x1a>
    }
    return NULL;
 8012b28:	2300      	movs	r3, #0
}
 8012b2a:	4618      	mov	r0, r3
 8012b2c:	3714      	adds	r7, #20
 8012b2e:	46bd      	mov	sp, r7
 8012b30:	bc80      	pop	{r7}
 8012b32:	4770      	bx	lr
 8012b34:	200006d4 	.word	0x200006d4
 8012b38:	200011b4 	.word	0x200011b4

08012b3c <readArrowParameter>:

HUSKYLENSArrowInfo readArrowParameter(int ID, int index){
 8012b3c:	b590      	push	{r4, r7, lr}
 8012b3e:	b08d      	sub	sp, #52	; 0x34
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	60f8      	str	r0, [r7, #12]
 8012b44:	60b9      	str	r1, [r7, #8]
 8012b46:	607a      	str	r2, [r7, #4]
    HUSKYLENSResult result = arrowsread(ID, index - 1);
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	1e5a      	subs	r2, r3, #1
 8012b4c:	f107 0320 	add.w	r3, r7, #32
 8012b50:	68b9      	ldr	r1, [r7, #8]
 8012b52:	4618      	mov	r0, r3
 8012b54:	f000 f818 	bl	8012b88 <arrowsread>
    HUSKYLENSArrowInfo arrow;
    arrow.xOrigin = result.xOrigin;
 8012b58:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012b5c:	613b      	str	r3, [r7, #16]
    arrow.yOrigin = result.yOrigin;
 8012b5e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8012b62:	617b      	str	r3, [r7, #20]
    arrow.xTarget = result.xTarget;
 8012b64:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8012b68:	61bb      	str	r3, [r7, #24]
    arrow.yTarget = result.yTarget;
 8012b6a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8012b6e:	61fb      	str	r3, [r7, #28]
    return arrow;
 8012b70:	68fb      	ldr	r3, [r7, #12]
 8012b72:	461c      	mov	r4, r3
 8012b74:	f107 0310 	add.w	r3, r7, #16
 8012b78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012b7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8012b7e:	68f8      	ldr	r0, [r7, #12]
 8012b80:	3734      	adds	r7, #52	; 0x34
 8012b82:	46bd      	mov	sp, r7
 8012b84:	bd90      	pop	{r4, r7, pc}
	...

08012b88 <arrowsread>:

HUSKYLENSResult arrowsread(int ID, int index){
 8012b88:	b590      	push	{r4, r7, lr}
 8012b8a:	b087      	sub	sp, #28
 8012b8c:	af00      	add	r7, sp, #0
 8012b8e:	60f8      	str	r0, [r7, #12]
 8012b90:	60b9      	str	r1, [r7, #8]
 8012b92:	607a      	str	r2, [r7, #4]
    Protocol_t *protocol = readBlockByIDProtocol(ID, index);
 8012b94:	68bb      	ldr	r3, [r7, #8]
 8012b96:	b21b      	sxth	r3, r3
 8012b98:	687a      	ldr	r2, [r7, #4]
 8012b9a:	b212      	sxth	r2, r2
 8012b9c:	4611      	mov	r1, r2
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	f7ff ff88 	bl	8012ab4 <readBlockByIDProtocol>
 8012ba4:	6178      	str	r0, [r7, #20]
    return protocol ? *protocol : resultDefault;
 8012ba6:	697b      	ldr	r3, [r7, #20]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d006      	beq.n	8012bba <arrowsread+0x32>
 8012bac:	68fa      	ldr	r2, [r7, #12]
 8012bae:	697b      	ldr	r3, [r7, #20]
 8012bb0:	4614      	mov	r4, r2
 8012bb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012bb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8012bb8:	e006      	b.n	8012bc8 <arrowsread+0x40>
 8012bba:	68fb      	ldr	r3, [r7, #12]
 8012bbc:	4a04      	ldr	r2, [pc, #16]	; (8012bd0 <arrowsread+0x48>)
 8012bbe:	461c      	mov	r4, r3
 8012bc0:	4613      	mov	r3, r2
 8012bc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012bc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8012bc8:	68f8      	ldr	r0, [r7, #12]
 8012bca:	371c      	adds	r7, #28
 8012bcc:	46bd      	mov	sp, r7
 8012bce:	bd90      	pop	{r4, r7, pc}
 8012bd0:	200011c4 	.word	0x200011c4

08012bd4 <readALLCount>:

//
float readALLCount(HUSKYLENSResultType type){
 8012bd4:	b580      	push	{r7, lr}
 8012bd6:	b082      	sub	sp, #8
 8012bd8:	af00      	add	r7, sp, #0
 8012bda:	4603      	mov	r3, r0
 8012bdc:	71fb      	strb	r3, [r7, #7]
    switch (type){
 8012bde:	79fb      	ldrb	r3, [r7, #7]
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d002      	beq.n	8012bea <readALLCount+0x16>
 8012be4:	2b01      	cmp	r3, #1
 8012be6:	d008      	beq.n	8012bfa <readALLCount+0x26>
 8012be8:	e00f      	b.n	8012c0a <readALLCount+0x36>
    case HUSKYLENSResultBlock:
        return countBlocks();
 8012bea:	f7ff fe6b 	bl	80128c4 <countBlocks>
 8012bee:	4603      	mov	r3, r0
 8012bf0:	4618      	mov	r0, r3
 8012bf2:	f7fc f8df 	bl	800edb4 <__aeabi_i2f>
 8012bf6:	4603      	mov	r3, r0
 8012bf8:	e008      	b.n	8012c0c <readALLCount+0x38>
    case HUSKYLENSResultArrow:
        return countArrows();
 8012bfa:	f7ff fed3 	bl	80129a4 <countArrows>
 8012bfe:	4603      	mov	r3, r0
 8012c00:	4618      	mov	r0, r3
 8012c02:	f7fc f8d7 	bl	800edb4 <__aeabi_i2f>
 8012c06:	4603      	mov	r3, r0
 8012c08:	e000      	b.n	8012c0c <readALLCount+0x38>
    default:
        return -1.0f;
 8012c0a:	4b02      	ldr	r3, [pc, #8]	; (8012c14 <readALLCount+0x40>)
    }
}
 8012c0c:	4618      	mov	r0, r3
 8012c0e:	3708      	adds	r7, #8
 8012c10:	46bd      	mov	sp, r7
 8012c12:	bd80      	pop	{r7, pc}
 8012c14:	bf800000 	.word	0xbf800000

08012c18 <countIDBlocks>:
			return countIDArrows(ID);
		default:
			return -1.0f;
    }
}
int16_t countIDBlocks(int16_t ID){
 8012c18:	b480      	push	{r7}
 8012c1a:	b085      	sub	sp, #20
 8012c1c:	af00      	add	r7, sp, #0
 8012c1e:	4603      	mov	r3, r0
 8012c20:	80fb      	strh	r3, [r7, #6]
    int16_t counter = 0;
 8012c22:	2300      	movs	r3, #0
 8012c24:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < protocolInfo.protocolSize; i++)
 8012c26:	2300      	movs	r3, #0
 8012c28:	60bb      	str	r3, [r7, #8]
 8012c2a:	e01b      	b.n	8012c64 <countIDBlocks+0x4c>
    {
        if (protocolPtr[i].command == COMMAND_RETURN_BLOCK && protocolPtr[i].ID == ID)
 8012c2c:	4b14      	ldr	r3, [pc, #80]	; (8012c80 <countIDBlocks+0x68>)
 8012c2e:	681a      	ldr	r2, [r3, #0]
 8012c30:	68bb      	ldr	r3, [r7, #8]
 8012c32:	011b      	lsls	r3, r3, #4
 8012c34:	4413      	add	r3, r2
 8012c36:	781b      	ldrb	r3, [r3, #0]
 8012c38:	2b2a      	cmp	r3, #42	; 0x2a
 8012c3a:	d110      	bne.n	8012c5e <countIDBlocks+0x46>
 8012c3c:	4b10      	ldr	r3, [pc, #64]	; (8012c80 <countIDBlocks+0x68>)
 8012c3e:	681a      	ldr	r2, [r3, #0]
 8012c40:	68bb      	ldr	r3, [r7, #8]
 8012c42:	011b      	lsls	r3, r3, #4
 8012c44:	4413      	add	r3, r2
 8012c46:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8012c4a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012c4e:	429a      	cmp	r2, r3
 8012c50:	d105      	bne.n	8012c5e <countIDBlocks+0x46>
            counter++;
 8012c52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012c56:	b29b      	uxth	r3, r3
 8012c58:	3301      	adds	r3, #1
 8012c5a:	b29b      	uxth	r3, r3
 8012c5c:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < protocolInfo.protocolSize; i++)
 8012c5e:	68bb      	ldr	r3, [r7, #8]
 8012c60:	3301      	adds	r3, #1
 8012c62:	60bb      	str	r3, [r7, #8]
 8012c64:	4b07      	ldr	r3, [pc, #28]	; (8012c84 <countIDBlocks+0x6c>)
 8012c66:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012c6a:	461a      	mov	r2, r3
 8012c6c:	68bb      	ldr	r3, [r7, #8]
 8012c6e:	4293      	cmp	r3, r2
 8012c70:	dbdc      	blt.n	8012c2c <countIDBlocks+0x14>
    }
    return counter;
 8012c72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8012c76:	4618      	mov	r0, r3
 8012c78:	3714      	adds	r7, #20
 8012c7a:	46bd      	mov	sp, r7
 8012c7c:	bc80      	pop	{r7}
 8012c7e:	4770      	bx	lr
 8012c80:	200006d4 	.word	0x200006d4
 8012c84:	200011b4 	.word	0x200011b4

08012c88 <countIDArrows>:
int16_t countIDArrows(int16_t ID){
 8012c88:	b480      	push	{r7}
 8012c8a:	b085      	sub	sp, #20
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	4603      	mov	r3, r0
 8012c90:	80fb      	strh	r3, [r7, #6]
    int16_t counter = 0;
 8012c92:	2300      	movs	r3, #0
 8012c94:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < protocolInfo.protocolSize; i++)
 8012c96:	2300      	movs	r3, #0
 8012c98:	60bb      	str	r3, [r7, #8]
 8012c9a:	e01b      	b.n	8012cd4 <countIDArrows+0x4c>
    {
        if (protocolPtr[i].command == COMMAND_RETURN_ARROW && protocolPtr[i].ID == ID)
 8012c9c:	4b14      	ldr	r3, [pc, #80]	; (8012cf0 <countIDArrows+0x68>)
 8012c9e:	681a      	ldr	r2, [r3, #0]
 8012ca0:	68bb      	ldr	r3, [r7, #8]
 8012ca2:	011b      	lsls	r3, r3, #4
 8012ca4:	4413      	add	r3, r2
 8012ca6:	781b      	ldrb	r3, [r3, #0]
 8012ca8:	2b2b      	cmp	r3, #43	; 0x2b
 8012caa:	d110      	bne.n	8012cce <countIDArrows+0x46>
 8012cac:	4b10      	ldr	r3, [pc, #64]	; (8012cf0 <countIDArrows+0x68>)
 8012cae:	681a      	ldr	r2, [r3, #0]
 8012cb0:	68bb      	ldr	r3, [r7, #8]
 8012cb2:	011b      	lsls	r3, r3, #4
 8012cb4:	4413      	add	r3, r2
 8012cb6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8012cba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012cbe:	429a      	cmp	r2, r3
 8012cc0:	d105      	bne.n	8012cce <countIDArrows+0x46>
            counter++;
 8012cc2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012cc6:	b29b      	uxth	r3, r3
 8012cc8:	3301      	adds	r3, #1
 8012cca:	b29b      	uxth	r3, r3
 8012ccc:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < protocolInfo.protocolSize; i++)
 8012cce:	68bb      	ldr	r3, [r7, #8]
 8012cd0:	3301      	adds	r3, #1
 8012cd2:	60bb      	str	r3, [r7, #8]
 8012cd4:	4b07      	ldr	r3, [pc, #28]	; (8012cf4 <countIDArrows+0x6c>)
 8012cd6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012cda:	461a      	mov	r2, r3
 8012cdc:	68bb      	ldr	r3, [r7, #8]
 8012cde:	4293      	cmp	r3, r2
 8012ce0:	dbdc      	blt.n	8012c9c <countIDArrows+0x14>
    }
    return counter;
 8012ce2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8012ce6:	4618      	mov	r0, r3
 8012ce8:	3714      	adds	r7, #20
 8012cea:	46bd      	mov	sp, r7
 8012cec:	bc80      	pop	{r7}
 8012cee:	4770      	bx	lr
 8012cf0:	200006d4 	.word	0x200006d4
 8012cf4:	200011b4 	.word	0x200011b4

08012cf8 <forgetLearn>:

//
uint8_t forgetLearn(){
 8012cf8:	b580      	push	{r7, lr}
 8012cfa:	b084      	sub	sp, #16
 8012cfc:	af00      	add	r7, sp, #0
	Protocol_t protocol;
    protocolWriteRequestForgetLearn(&protocol);
 8012cfe:	463b      	mov	r3, r7
 8012d00:	4618      	mov	r0, r3
 8012d02:	f7ff f8bf 	bl	8011e84 <protocolWriteRequestForgetLearn>
    return wait(COMMAND_RETURN_OK);
 8012d06:	202e      	movs	r0, #46	; 0x2e
 8012d08:	f7ff f9a6 	bl	8012058 <wait>
 8012d0c:	4603      	mov	r3, r0
}
 8012d0e:	4618      	mov	r0, r3
 8012d10:	3710      	adds	r7, #16
 8012d12:	46bd      	mov	sp, r7
 8012d14:	bd80      	pop	{r7, pc}

08012d16 <learnOnece>:

//
uint8_t learnOnece(uint16_t id){
 8012d16:	b580      	push	{r7, lr}
 8012d18:	b088      	sub	sp, #32
 8012d1a:	af00      	add	r7, sp, #0
 8012d1c:	4603      	mov	r3, r0
 8012d1e:	80fb      	strh	r3, [r7, #6]
    uint8_t data[] = {id & 0xff, (id >> 8) & 0xff};
 8012d20:	88fb      	ldrh	r3, [r7, #6]
 8012d22:	b2db      	uxtb	r3, r3
 8012d24:	773b      	strb	r3, [r7, #28]
 8012d26:	88fb      	ldrh	r3, [r7, #6]
 8012d28:	0a1b      	lsrs	r3, r3, #8
 8012d2a:	b29b      	uxth	r3, r3
 8012d2c:	b2db      	uxtb	r3, r3
 8012d2e:	777b      	strb	r3, [r7, #29]
    Protocol_t protocol;
    protocol.length = 2;
 8012d30:	2302      	movs	r3, #2
 8012d32:	82fb      	strh	r3, [r7, #22]
    protocol.data = data;
 8012d34:	f107 031c 	add.w	r3, r7, #28
 8012d38:	61bb      	str	r3, [r7, #24]
    protocolWriteRequestLearnOnece(&protocol);
 8012d3a:	f107 030c 	add.w	r3, r7, #12
 8012d3e:	4618      	mov	r0, r3
 8012d40:	f7ff f903 	bl	8011f4a <protocolWriteRequestLearnOnece>
    return wait(COMMAND_RETURN_OK);
 8012d44:	202e      	movs	r0, #46	; 0x2e
 8012d46:	f7ff f987 	bl	8012058 <wait>
 8012d4a:	4603      	mov	r3, r0
}
 8012d4c:	4618      	mov	r0, r3
 8012d4e:	3720      	adds	r7, #32
 8012d50:	46bd      	mov	sp, r7
 8012d52:	bd80      	pop	{r7, pc}

08012d54 <writeName>:

//ID
uint8_t writeName(const char*name, uint8_t id){
 8012d54:	b580      	push	{r7, lr}
 8012d56:	b0a2      	sub	sp, #136	; 0x88
 8012d58:	af00      	add	r7, sp, #0
 8012d5a:	6078      	str	r0, [r7, #4]
 8012d5c:	460b      	mov	r3, r1
 8012d5e:	70fb      	strb	r3, [r7, #3]
    Protocol_t protocol;
    uint8_t nameLength = strlen(name);
 8012d60:	6878      	ldr	r0, [r7, #4]
 8012d62:	f7fb fa61 	bl	800e228 <strlen>
 8012d66:	4603      	mov	r3, r0
 8012d68:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    uint8_t data[100] = {id, (nameLength + 1) * 2};
 8012d6c:	f107 030c 	add.w	r3, r7, #12
 8012d70:	2264      	movs	r2, #100	; 0x64
 8012d72:	2100      	movs	r1, #0
 8012d74:	4618      	mov	r0, r3
 8012d76:	f00a fdc6 	bl	801d906 <memset>
 8012d7a:	78fb      	ldrb	r3, [r7, #3]
 8012d7c:	733b      	strb	r3, [r7, #12]
 8012d7e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8012d82:	3301      	adds	r3, #1
 8012d84:	b2db      	uxtb	r3, r3
 8012d86:	005b      	lsls	r3, r3, #1
 8012d88:	b2db      	uxtb	r3, r3
 8012d8a:	737b      	strb	r3, [r7, #13]
    for(int i=0;i<nameLength;i++){
 8012d8c:	2300      	movs	r3, #0
 8012d8e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8012d92:	e011      	b.n	8012db8 <writeName+0x64>
    	data[i+2]=name[i];
 8012d94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012d98:	687a      	ldr	r2, [r7, #4]
 8012d9a:	441a      	add	r2, r3
 8012d9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012da0:	3302      	adds	r3, #2
 8012da2:	7812      	ldrb	r2, [r2, #0]
 8012da4:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8012da8:	440b      	add	r3, r1
 8012daa:	f803 2c7c 	strb.w	r2, [r3, #-124]
    for(int i=0;i<nameLength;i++){
 8012dae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012db2:	3301      	adds	r3, #1
 8012db4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8012db8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8012dbc:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8012dc0:	429a      	cmp	r2, r3
 8012dc2:	dbe7      	blt.n	8012d94 <writeName+0x40>
    }
    protocol.length = nameLength + 3;
 8012dc4:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8012dc8:	b29b      	uxth	r3, r3
 8012dca:	3303      	adds	r3, #3
 8012dcc:	b29b      	uxth	r3, r3
 8012dce:	b21b      	sxth	r3, r3
 8012dd0:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    protocol.data = data;
 8012dd4:	f107 030c 	add.w	r3, r7, #12
 8012dd8:	67fb      	str	r3, [r7, #124]	; 0x7c
    protocolWriteRequestName(&protocol);
 8012dda:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8012dde:	4618      	mov	r0, r3
 8012de0:	f7ff f8a7 	bl	8011f32 <protocolWriteRequestName>
    return wait(COMMAND_RETURN_OK);
 8012de4:	202e      	movs	r0, #46	; 0x2e
 8012de6:	f7ff f937 	bl	8012058 <wait>
 8012dea:	4603      	mov	r3, r0
}
 8012dec:	4618      	mov	r0, r3
 8012dee:	3788      	adds	r7, #136	; 0x88
 8012df0:	46bd      	mov	sp, r7
 8012df2:	bd80      	pop	{r7, pc}

08012df4 <takePhotoToSDCard>:
//
uint8_t takePhotoToSDCard(){
 8012df4:	b580      	push	{r7, lr}
 8012df6:	b084      	sub	sp, #16
 8012df8:	af00      	add	r7, sp, #0
	Protocol_t protocol;
    protocolWriteRequestTakePhotoToSDCard(&protocol);
 8012dfa:	463b      	mov	r3, r7
 8012dfc:	4618      	mov	r0, r3
 8012dfe:	f7ff f835 	bl	8011e6c <protocolWriteRequestTakePhotoToSDCard>
    return wait(COMMAND_RETURN_OK);
 8012e02:	202e      	movs	r0, #46	; 0x2e
 8012e04:	f7ff f928 	bl	8012058 <wait>
 8012e08:	4603      	mov	r3, r0
}
 8012e0a:	4618      	mov	r0, r3
 8012e0c:	3710      	adds	r7, #16
 8012e0e:	46bd      	mov	sp, r7
 8012e10:	bd80      	pop	{r7, pc}

08012e12 <saveModelToTFCard>:

///SD
uint8_t saveModelToTFCard(uint16_t index){
 8012e12:	b580      	push	{r7, lr}
 8012e14:	b088      	sub	sp, #32
 8012e16:	af00      	add	r7, sp, #0
 8012e18:	4603      	mov	r3, r0
 8012e1a:	80fb      	strh	r3, [r7, #6]
    uint8_t data[] = {index & 0xff, (index >> 8) & 0xff};
 8012e1c:	88fb      	ldrh	r3, [r7, #6]
 8012e1e:	b2db      	uxtb	r3, r3
 8012e20:	773b      	strb	r3, [r7, #28]
 8012e22:	88fb      	ldrh	r3, [r7, #6]
 8012e24:	0a1b      	lsrs	r3, r3, #8
 8012e26:	b29b      	uxth	r3, r3
 8012e28:	b2db      	uxtb	r3, r3
 8012e2a:	777b      	strb	r3, [r7, #29]
    Protocol_t protocol;
    protocol.length = 2;
 8012e2c:	2302      	movs	r3, #2
 8012e2e:	82fb      	strh	r3, [r7, #22]
    protocol.data = data;
 8012e30:	f107 031c 	add.w	r3, r7, #28
 8012e34:	61bb      	str	r3, [r7, #24]
    protocolWriteRequestSaveModelToTFCard(&protocol);
 8012e36:	f107 030c 	add.w	r3, r7, #12
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	f7ff f82e 	bl	8011e9c <protocolWriteRequestSaveModelToTFCard>
    return wait(COMMAND_RETURN_OK);
 8012e40:	202e      	movs	r0, #46	; 0x2e
 8012e42:	f7ff f909 	bl	8012058 <wait>
 8012e46:	4603      	mov	r3, r0
}
 8012e48:	4618      	mov	r0, r3
 8012e4a:	3720      	adds	r7, #32
 8012e4c:	46bd      	mov	sp, r7
 8012e4e:	bd80      	pop	{r7, pc}

08012e50 <loadModelFromTFCard>:

uint8_t loadModelFromTFCard(uint16_t index){
 8012e50:	b480      	push	{r7}
 8012e52:	b083      	sub	sp, #12
 8012e54:	af00      	add	r7, sp, #0
 8012e56:	4603      	mov	r3, r0
 8012e58:	80fb      	strh	r3, [r7, #6]

}
 8012e5a:	bf00      	nop
 8012e5c:	4618      	mov	r0, r3
 8012e5e:	370c      	adds	r7, #12
 8012e60:	46bd      	mov	sp, r7
 8012e62:	bc80      	pop	{r7}
 8012e64:	4770      	bx	lr
	...

08012e68 <reoprt_sysex>:
 *  Created on: Nov 2, 2020
 *      Author: Administrator
 */
#include "firmata.h"
#if 1
static void reoprt_sysex(uint8_t command, uint8_t argc, uint8_t *argv){
 8012e68:	b590      	push	{r4, r7, lr}
 8012e6a:	b0cf      	sub	sp, #316	; 0x13c
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	f107 0310 	add.w	r3, r7, #16
 8012e72:	601a      	str	r2, [r3, #0]
 8012e74:	f107 0317 	add.w	r3, r7, #23
 8012e78:	4602      	mov	r2, r0
 8012e7a:	701a      	strb	r2, [r3, #0]
 8012e7c:	f107 0316 	add.w	r3, r7, #22
 8012e80:	460a      	mov	r2, r1
 8012e82:	701a      	strb	r2, [r3, #0]
	uint8_t mode = 0;
 8012e84:	2300      	movs	r3, #0
 8012e86:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
	uint8_t txbuffer[50]={0xf0,0x0d,0};
 8012e8a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8012e8e:	2232      	movs	r2, #50	; 0x32
 8012e90:	2100      	movs	r1, #0
 8012e92:	4618      	mov	r0, r3
 8012e94:	f00a fd37 	bl	801d906 <memset>
 8012e98:	23f0      	movs	r3, #240	; 0xf0
 8012e9a:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
 8012e9e:	230d      	movs	r3, #13
 8012ea0:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
	HUSKYLENSBlockInfo BI;
	HUSKYLENSArrowInfo AI;
	int CT;
	int x ;
	int y ;
	switch(command){
 8012ea4:	f107 0317 	add.w	r3, r7, #23
 8012ea8:	781b      	ldrb	r3, [r3, #0]
 8012eaa:	2b51      	cmp	r3, #81	; 0x51
 8012eac:	f000 85fc 	beq.w	8013aa8 <reoprt_sysex+0xc40>
 8012eb0:	2b76      	cmp	r3, #118	; 0x76
 8012eb2:	f000 85fb 	beq.w	8013aac <reoprt_sysex+0xc44>
 8012eb6:	2b0d      	cmp	r3, #13
 8012eb8:	d001      	beq.n	8012ebe <reoprt_sysex+0x56>
				default:
					break;
			}
			break;
		default :
			break;
 8012eba:	f000 bdf8 	b.w	8013aae <reoprt_sysex+0xc46>
			mode = argv[0];
 8012ebe:	f107 0310 	add.w	r3, r7, #16
 8012ec2:	681b      	ldr	r3, [r3, #0]
 8012ec4:	781b      	ldrb	r3, [r3, #0]
 8012ec6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
			float acceleration=0.0;
 8012eca:	f04f 0300 	mov.w	r3, #0
 8012ece:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
			uint8_t Accbuf[5]={0xf0,0x0d,0x00,0x00,0xf7};
 8012ed2:	f107 0320 	add.w	r3, r7, #32
 8012ed6:	4adc      	ldr	r2, [pc, #880]	; (8013248 <reoprt_sysex+0x3e0>)
 8012ed8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012edc:	6018      	str	r0, [r3, #0]
 8012ede:	3304      	adds	r3, #4
 8012ee0:	7019      	strb	r1, [r3, #0]
			uint8_t symbol=0;//0:1
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
			uint8_t data=0;
 8012ee8:	2300      	movs	r3, #0
 8012eea:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			uint8_t stepbuf[7]={0xf0,0x0d,0x00,0x00,0x00,0x00,0xf7};
 8012eee:	f107 0318 	add.w	r3, r7, #24
 8012ef2:	4ad6      	ldr	r2, [pc, #856]	; (801324c <reoprt_sysex+0x3e4>)
 8012ef4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012ef8:	6018      	str	r0, [r3, #0]
 8012efa:	3304      	adds	r3, #4
 8012efc:	8019      	strh	r1, [r3, #0]
 8012efe:	3302      	adds	r3, #2
 8012f00:	0c0a      	lsrs	r2, r1, #16
 8012f02:	701a      	strb	r2, [r3, #0]
			uint32_t step=0;
 8012f04:	2300      	movs	r3, #0
 8012f06:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
			uint8_t addr=0;
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	f887 3132 	strb.w	r3, [r7, #306]	; 0x132
			switch(mode){
 8012f10:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8012f14:	2b03      	cmp	r3, #3
 8012f16:	f200 85c1 	bhi.w	8013a9c <reoprt_sysex+0xc34>
 8012f1a:	a201      	add	r2, pc, #4	; (adr r2, 8012f20 <reoprt_sysex+0xb8>)
 8012f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f20:	08012f31 	.word	0x08012f31
 8012f24:	08013151 	.word	0x08013151
 8012f28:	080139ef 	.word	0x080139ef
 8012f2c:	08013a05 	.word	0x08013a05
					if(argv[1]==GYROSCOPE_BEGIN){
 8012f30:	f107 0310 	add.w	r3, r7, #16
 8012f34:	681b      	ldr	r3, [r3, #0]
 8012f36:	3301      	adds	r3, #1
 8012f38:	781b      	ldrb	r3, [r3, #0]
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d121      	bne.n	8012f82 <reoprt_sysex+0x11a>
						if(argv[3]==0)
 8012f3e:	f107 0310 	add.w	r3, r7, #16
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	3303      	adds	r3, #3
 8012f46:	781b      	ldrb	r3, [r3, #0]
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d103      	bne.n	8012f54 <reoprt_sysex+0xec>
							addr=0x68;
 8012f4c:	2368      	movs	r3, #104	; 0x68
 8012f4e:	f887 3132 	strb.w	r3, [r7, #306]	; 0x132
 8012f52:	e009      	b.n	8012f68 <reoprt_sysex+0x100>
						else if(argv[3]==1)
 8012f54:	f107 0310 	add.w	r3, r7, #16
 8012f58:	681b      	ldr	r3, [r3, #0]
 8012f5a:	3303      	adds	r3, #3
 8012f5c:	781b      	ldrb	r3, [r3, #0]
 8012f5e:	2b01      	cmp	r3, #1
 8012f60:	d102      	bne.n	8012f68 <reoprt_sysex+0x100>
							addr=0x69;
 8012f62:	2369      	movs	r3, #105	; 0x69
 8012f64:	f887 3132 	strb.w	r3, [r7, #306]	; 0x132
						begin(argv[2],addr);
 8012f68:	f107 0310 	add.w	r3, r7, #16
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	3302      	adds	r3, #2
 8012f70:	781b      	ldrb	r3, [r3, #0]
 8012f72:	f897 2132 	ldrb.w	r2, [r7, #306]	; 0x132
 8012f76:	4611      	mov	r1, r2
 8012f78:	4618      	mov	r0, r3
 8012f7a:	f7fc f97b 	bl	800f274 <begin>
					break;
 8012f7e:	f000 bd8f 	b.w	8013aa0 <reoprt_sysex+0xc38>
					}else if(argv[1]==GYROSCOPE_GET_MESSAGE){
 8012f82:	f107 0310 	add.w	r3, r7, #16
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	3301      	adds	r3, #1
 8012f8a:	781b      	ldrb	r3, [r3, #0]
 8012f8c:	2b01      	cmp	r3, #1
 8012f8e:	f040 8587 	bne.w	8013aa0 <reoprt_sysex+0xc38>
						switch(argv[2]){
 8012f92:	f107 0310 	add.w	r3, r7, #16
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	3302      	adds	r3, #2
 8012f9a:	781b      	ldrb	r3, [r3, #0]
 8012f9c:	2b03      	cmp	r3, #3
 8012f9e:	f200 80d4 	bhi.w	801314a <reoprt_sysex+0x2e2>
 8012fa2:	a201      	add	r2, pc, #4	; (adr r2, 8012fa8 <reoprt_sysex+0x140>)
 8012fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012fa8:	08012fb9 	.word	0x08012fb9
 8012fac:	08013025 	.word	0x08013025
 8012fb0:	08013091 	.word	0x08013091
 8012fb4:	080130fd 	.word	0x080130fd
								acceleration=getAccX();
 8012fb8:	f7fd f9d6 	bl	8010368 <getAccX>
 8012fbc:	f8c7 0124 	str.w	r0, [r7, #292]	; 0x124
								if(acceleration<0)
 8012fc0:	f04f 0100 	mov.w	r1, #0
 8012fc4:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 8012fc8:	f7fc f8e6 	bl	800f198 <__aeabi_fcmplt>
 8012fcc:	4603      	mov	r3, r0
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d002      	beq.n	8012fd8 <reoprt_sysex+0x170>
									symbol=1;
 8012fd2:	2301      	movs	r3, #1
 8012fd4:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
								data=(uint8_t)(fabs(acceleration)*100);
 8012fd8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8012fdc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012fe0:	4618      	mov	r0, r3
 8012fe2:	f7fb fa8d 	bl	800e500 <__aeabi_f2d>
 8012fe6:	f04f 0200 	mov.w	r2, #0
 8012fea:	4b99      	ldr	r3, [pc, #612]	; (8013250 <reoprt_sysex+0x3e8>)
 8012fec:	f7fb fae0 	bl	800e5b0 <__aeabi_dmul>
 8012ff0:	4603      	mov	r3, r0
 8012ff2:	460c      	mov	r4, r1
 8012ff4:	4618      	mov	r0, r3
 8012ff6:	4621      	mov	r1, r4
 8012ff8:	f7fb fdb2 	bl	800eb60 <__aeabi_d2uiz>
 8012ffc:	4603      	mov	r3, r0
 8012ffe:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
								Accbuf[2]=symbol;
 8013002:	f107 0320 	add.w	r3, r7, #32
 8013006:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 801300a:	709a      	strb	r2, [r3, #2]
								Accbuf[3]=data;
 801300c:	f107 0320 	add.w	r3, r7, #32
 8013010:	f897 2123 	ldrb.w	r2, [r7, #291]	; 0x123
 8013014:	70da      	strb	r2, [r3, #3]
								DFR_CDC_Transmit_FS(Accbuf,5);
 8013016:	f107 0320 	add.w	r3, r7, #32
 801301a:	2105      	movs	r1, #5
 801301c:	4618      	mov	r0, r3
 801301e:	f7fe faf5 	bl	801160c <DFR_CDC_Transmit_FS>
								break;
 8013022:	e093      	b.n	801314c <reoprt_sysex+0x2e4>
								acceleration=getAccY();
 8013024:	f7fd f9c8 	bl	80103b8 <getAccY>
 8013028:	f8c7 0124 	str.w	r0, [r7, #292]	; 0x124
								if(acceleration<0)
 801302c:	f04f 0100 	mov.w	r1, #0
 8013030:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 8013034:	f7fc f8b0 	bl	800f198 <__aeabi_fcmplt>
 8013038:	4603      	mov	r3, r0
 801303a:	2b00      	cmp	r3, #0
 801303c:	d002      	beq.n	8013044 <reoprt_sysex+0x1dc>
									symbol=1;
 801303e:	2301      	movs	r3, #1
 8013040:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
								data=(uint8_t)(fabs(acceleration)*100);
 8013044:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8013048:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801304c:	4618      	mov	r0, r3
 801304e:	f7fb fa57 	bl	800e500 <__aeabi_f2d>
 8013052:	f04f 0200 	mov.w	r2, #0
 8013056:	4b7e      	ldr	r3, [pc, #504]	; (8013250 <reoprt_sysex+0x3e8>)
 8013058:	f7fb faaa 	bl	800e5b0 <__aeabi_dmul>
 801305c:	4603      	mov	r3, r0
 801305e:	460c      	mov	r4, r1
 8013060:	4618      	mov	r0, r3
 8013062:	4621      	mov	r1, r4
 8013064:	f7fb fd7c 	bl	800eb60 <__aeabi_d2uiz>
 8013068:	4603      	mov	r3, r0
 801306a:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
								Accbuf[2]=symbol;
 801306e:	f107 0320 	add.w	r3, r7, #32
 8013072:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 8013076:	709a      	strb	r2, [r3, #2]
								Accbuf[3]=data;
 8013078:	f107 0320 	add.w	r3, r7, #32
 801307c:	f897 2123 	ldrb.w	r2, [r7, #291]	; 0x123
 8013080:	70da      	strb	r2, [r3, #3]
								DFR_CDC_Transmit_FS(Accbuf,5);
 8013082:	f107 0320 	add.w	r3, r7, #32
 8013086:	2105      	movs	r1, #5
 8013088:	4618      	mov	r0, r3
 801308a:	f7fe fabf 	bl	801160c <DFR_CDC_Transmit_FS>
								break;
 801308e:	e05d      	b.n	801314c <reoprt_sysex+0x2e4>
								acceleration=getAccZ();
 8013090:	f7fd f9ba 	bl	8010408 <getAccZ>
 8013094:	f8c7 0124 	str.w	r0, [r7, #292]	; 0x124
								if(acceleration<0)
 8013098:	f04f 0100 	mov.w	r1, #0
 801309c:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 80130a0:	f7fc f87a 	bl	800f198 <__aeabi_fcmplt>
 80130a4:	4603      	mov	r3, r0
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d002      	beq.n	80130b0 <reoprt_sysex+0x248>
									symbol=1;
 80130aa:	2301      	movs	r3, #1
 80130ac:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
								data=(uint8_t)(fabs(acceleration)*100);
 80130b0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80130b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80130b8:	4618      	mov	r0, r3
 80130ba:	f7fb fa21 	bl	800e500 <__aeabi_f2d>
 80130be:	f04f 0200 	mov.w	r2, #0
 80130c2:	4b63      	ldr	r3, [pc, #396]	; (8013250 <reoprt_sysex+0x3e8>)
 80130c4:	f7fb fa74 	bl	800e5b0 <__aeabi_dmul>
 80130c8:	4603      	mov	r3, r0
 80130ca:	460c      	mov	r4, r1
 80130cc:	4618      	mov	r0, r3
 80130ce:	4621      	mov	r1, r4
 80130d0:	f7fb fd46 	bl	800eb60 <__aeabi_d2uiz>
 80130d4:	4603      	mov	r3, r0
 80130d6:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
								Accbuf[2]=symbol;
 80130da:	f107 0320 	add.w	r3, r7, #32
 80130de:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 80130e2:	709a      	strb	r2, [r3, #2]
								Accbuf[3]=data;
 80130e4:	f107 0320 	add.w	r3, r7, #32
 80130e8:	f897 2123 	ldrb.w	r2, [r7, #291]	; 0x123
 80130ec:	70da      	strb	r2, [r3, #3]
								DFR_CDC_Transmit_FS(Accbuf,5);
 80130ee:	f107 0320 	add.w	r3, r7, #32
 80130f2:	2105      	movs	r1, #5
 80130f4:	4618      	mov	r0, r3
 80130f6:	f7fe fa89 	bl	801160c <DFR_CDC_Transmit_FS>
								break;
 80130fa:	e027      	b.n	801314c <reoprt_sysex+0x2e4>
								step=getstep();
 80130fc:	f7fd f9ae 	bl	801045c <getstep>
 8013100:	4603      	mov	r3, r0
 8013102:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
								stepbuf[3]=(uint8_t)(step>>24);
 8013106:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801310a:	0e1b      	lsrs	r3, r3, #24
 801310c:	b2da      	uxtb	r2, r3
 801310e:	f107 0318 	add.w	r3, r7, #24
 8013112:	70da      	strb	r2, [r3, #3]
								stepbuf[4]=(uint8_t)(step>>16);
 8013114:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8013118:	0c1b      	lsrs	r3, r3, #16
 801311a:	b2da      	uxtb	r2, r3
 801311c:	f107 0318 	add.w	r3, r7, #24
 8013120:	711a      	strb	r2, [r3, #4]
								stepbuf[5]=(uint8_t)(step>>8);
 8013122:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8013126:	0a1b      	lsrs	r3, r3, #8
 8013128:	b2da      	uxtb	r2, r3
 801312a:	f107 0318 	add.w	r3, r7, #24
 801312e:	715a      	strb	r2, [r3, #5]
								stepbuf[2]=(uint8_t)step;
 8013130:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8013134:	b2da      	uxtb	r2, r3
 8013136:	f107 0318 	add.w	r3, r7, #24
 801313a:	709a      	strb	r2, [r3, #2]
								DFR_CDC_Transmit_FS(stepbuf,7);
 801313c:	f107 0318 	add.w	r3, r7, #24
 8013140:	2107      	movs	r1, #7
 8013142:	4618      	mov	r0, r3
 8013144:	f7fe fa62 	bl	801160c <DFR_CDC_Transmit_FS>
								break;
 8013148:	e000      	b.n	801314c <reoprt_sysex+0x2e4>
								break;
 801314a:	bf00      	nop
					break;
 801314c:	f000 bca8 	b.w	8013aa0 <reoprt_sysex+0xc38>
					switch(argv[1]){
 8013150:	f107 0310 	add.w	r3, r7, #16
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	3301      	adds	r3, #1
 8013158:	781b      	ldrb	r3, [r3, #0]
 801315a:	2b10      	cmp	r3, #16
 801315c:	f200 8443 	bhi.w	80139e6 <reoprt_sysex+0xb7e>
 8013160:	a201      	add	r2, pc, #4	; (adr r2, 8013168 <reoprt_sysex+0x300>)
 8013162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013166:	bf00      	nop
 8013168:	080131ad 	.word	0x080131ad
 801316c:	080131c1 	.word	0x080131c1
 8013170:	080131c9 	.word	0x080131c9
 8013174:	080131fb 	.word	0x080131fb
 8013178:	08013255 	.word	0x08013255
 801317c:	080133d5 	.word	0x080133d5
 8013180:	08013421 	.word	0x08013421
 8013184:	0801347b 	.word	0x0801347b
 8013188:	08013619 	.word	0x08013619
 801318c:	0801365f 	.word	0x0801365f
 8013190:	08013825 	.word	0x08013825
 8013194:	0801383f 	.word	0x0801383f
 8013198:	08013845 	.word	0x08013845
 801319c:	080138bd 	.word	0x080138bd
 80131a0:	08013997 	.word	0x08013997
 80131a4:	0801399d 	.word	0x0801399d
 80131a8:	080139a3 	.word	0x080139a3
							writeAlgorithm(argv[2]);
 80131ac:	f107 0310 	add.w	r3, r7, #16
 80131b0:	681b      	ldr	r3, [r3, #0]
 80131b2:	3302      	adds	r3, #2
 80131b4:	781b      	ldrb	r3, [r3, #0]
 80131b6:	4618      	mov	r0, r3
 80131b8:	f7fe fed3 	bl	8011f62 <writeAlgorithm>
							break;
 80131bc:	f000 bc16 	b.w	80139ec <reoprt_sysex+0xb84>
							request();
 80131c0:	f7fe fee1 	bl	8011f86 <request>
							break;
 80131c4:	f000 bc12 	b.w	80139ec <reoprt_sysex+0xb84>
							TOTAL_ID=readLearnedIDCount();
 80131c8:	f7ff fa24 	bl	8012614 <readLearnedIDCount>
 80131cc:	4603      	mov	r3, r0
 80131ce:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
							txbuffer[2]=0x01;
 80131d2:	2301      	movs	r3, #1
 80131d4:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
							txbuffer[3]=0x02;
 80131d8:	2302      	movs	r3, #2
 80131da:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
							txbuffer[4]=TOTAL_ID;
 80131de:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 80131e2:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
							txbuffer[5]=0xf7;
 80131e6:	23f7      	movs	r3, #247	; 0xf7
 80131e8:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
							DFR_CDC_Transmit_FS(txbuffer,6);
 80131ec:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80131f0:	2106      	movs	r1, #6
 80131f2:	4618      	mov	r0, r3
 80131f4:	f7fe fa0a 	bl	801160c <DFR_CDC_Transmit_FS>
							break;
 80131f8:	e3f8      	b.n	80139ec <reoprt_sysex+0xb84>
							ISAPPEARDIRECT=isAppearDirect(argv[2]);
 80131fa:	f107 0310 	add.w	r3, r7, #16
 80131fe:	681b      	ldr	r3, [r3, #0]
 8013200:	3302      	adds	r3, #2
 8013202:	781b      	ldrb	r3, [r3, #0]
 8013204:	4618      	mov	r0, r3
 8013206:	f7ff fa7a 	bl	80126fe <isAppearDirect>
 801320a:	4603      	mov	r3, r0
 801320c:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
							txbuffer[2]=0x01;
 8013210:	2301      	movs	r3, #1
 8013212:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
							txbuffer[3]=0x03;
 8013216:	2303      	movs	r3, #3
 8013218:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
							if(ISAPPEARDIRECT>0)
 801321c:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8013220:	2b00      	cmp	r3, #0
 8013222:	d003      	beq.n	801322c <reoprt_sysex+0x3c4>
								txbuffer[4]=1;
 8013224:	2301      	movs	r3, #1
 8013226:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
 801322a:	e002      	b.n	8013232 <reoprt_sysex+0x3ca>
								txbuffer[4]=0;
 801322c:	2300      	movs	r3, #0
 801322e:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
							txbuffer[5]=0xf7;
 8013232:	23f7      	movs	r3, #247	; 0xf7
 8013234:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
							DFR_CDC_Transmit_FS(txbuffer,6);
 8013238:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 801323c:	2106      	movs	r1, #6
 801323e:	4618      	mov	r0, r3
 8013240:	f7fe f9e4 	bl	801160c <DFR_CDC_Transmit_FS>
							break;
 8013244:	e3d2      	b.n	80139ec <reoprt_sysex+0xb84>
 8013246:	bf00      	nop
 8013248:	0801f454 	.word	0x0801f454
 801324c:	0801f45c 	.word	0x0801f45c
 8013250:	40590000 	.word	0x40590000
							if(argv[2]==0){
 8013254:	f107 0310 	add.w	r3, r7, #16
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	3302      	adds	r3, #2
 801325c:	781b      	ldrb	r3, [r3, #0]
 801325e:	2b00      	cmp	r3, #0
 8013260:	d104      	bne.n	801326c <reoprt_sysex+0x404>
								CENTER_Block_DATA=readBlockCenterParameterDirect();
 8013262:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8013266:	4618      	mov	r0, r3
 8013268:	f7ff fa63 	bl	8012732 <readBlockCenterParameterDirect>
							txbuffer[2]=0x01;
 801326c:	2301      	movs	r3, #1
 801326e:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
							txbuffer[3]=0x04;
 8013272:	2304      	movs	r3, #4
 8013274:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
							switch(argv[3]){
 8013278:	f107 0310 	add.w	r3, r7, #16
 801327c:	681b      	ldr	r3, [r3, #0]
 801327e:	3303      	adds	r3, #3
 8013280:	781b      	ldrb	r3, [r3, #0]
 8013282:	2b04      	cmp	r3, #4
 8013284:	d87a      	bhi.n	801337c <reoprt_sysex+0x514>
 8013286:	a201      	add	r2, pc, #4	; (adr r2, 801328c <reoprt_sysex+0x424>)
 8013288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801328c:	080132a1 	.word	0x080132a1
 8013290:	080132cd 	.word	0x080132cd
 8013294:	080132f9 	.word	0x080132f9
 8013298:	08013325 	.word	0x08013325
 801329c:	08013351 	.word	0x08013351
									if(argv[2]==0)
 80132a0:	f107 0310 	add.w	r3, r7, #16
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	3302      	adds	r3, #2
 80132a8:	781b      	ldrb	r3, [r3, #0]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d103      	bne.n	80132b6 <reoprt_sysex+0x44e>
										CT=CENTER_Block_DATA.xCenter;
 80132ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80132b0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 80132b4:	e064      	b.n	8013380 <reoprt_sysex+0x518>
									else if(argv[2]==1)
 80132b6:	f107 0310 	add.w	r3, r7, #16
 80132ba:	681b      	ldr	r3, [r3, #0]
 80132bc:	3302      	adds	r3, #2
 80132be:	781b      	ldrb	r3, [r3, #0]
 80132c0:	2b01      	cmp	r3, #1
 80132c2:	d15d      	bne.n	8013380 <reoprt_sysex+0x518>
										CT=CENTER_Arrow_DATA.xOrigin;
 80132c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80132c6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 80132ca:	e059      	b.n	8013380 <reoprt_sysex+0x518>
									if(argv[2]==0)
 80132cc:	f107 0310 	add.w	r3, r7, #16
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	3302      	adds	r3, #2
 80132d4:	781b      	ldrb	r3, [r3, #0]
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	d103      	bne.n	80132e2 <reoprt_sysex+0x47a>
										CT=CENTER_Block_DATA.yCenter;
 80132da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80132dc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 80132e0:	e050      	b.n	8013384 <reoprt_sysex+0x51c>
									else if(argv[2]==1)
 80132e2:	f107 0310 	add.w	r3, r7, #16
 80132e6:	681b      	ldr	r3, [r3, #0]
 80132e8:	3302      	adds	r3, #2
 80132ea:	781b      	ldrb	r3, [r3, #0]
 80132ec:	2b01      	cmp	r3, #1
 80132ee:	d149      	bne.n	8013384 <reoprt_sysex+0x51c>
										CT=CENTER_Arrow_DATA.yOrigin;
 80132f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80132f2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 80132f6:	e045      	b.n	8013384 <reoprt_sysex+0x51c>
									if(argv[2]==0)
 80132f8:	f107 0310 	add.w	r3, r7, #16
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	3302      	adds	r3, #2
 8013300:	781b      	ldrb	r3, [r3, #0]
 8013302:	2b00      	cmp	r3, #0
 8013304:	d103      	bne.n	801330e <reoprt_sysex+0x4a6>
										CT=CENTER_Block_DATA.width;
 8013306:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8013308:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 801330c:	e03c      	b.n	8013388 <reoprt_sysex+0x520>
									else if(argv[2]==1)
 801330e:	f107 0310 	add.w	r3, r7, #16
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	3302      	adds	r3, #2
 8013316:	781b      	ldrb	r3, [r3, #0]
 8013318:	2b01      	cmp	r3, #1
 801331a:	d135      	bne.n	8013388 <reoprt_sysex+0x520>
										CT=CENTER_Arrow_DATA.xTarget;
 801331c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801331e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 8013322:	e031      	b.n	8013388 <reoprt_sysex+0x520>
									if(argv[2]==0)
 8013324:	f107 0310 	add.w	r3, r7, #16
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	3302      	adds	r3, #2
 801332c:	781b      	ldrb	r3, [r3, #0]
 801332e:	2b00      	cmp	r3, #0
 8013330:	d103      	bne.n	801333a <reoprt_sysex+0x4d2>
										CT=CENTER_Block_DATA.height;
 8013332:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8013334:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 8013338:	e028      	b.n	801338c <reoprt_sysex+0x524>
									else if(argv[2]==1)
 801333a:	f107 0310 	add.w	r3, r7, #16
 801333e:	681b      	ldr	r3, [r3, #0]
 8013340:	3302      	adds	r3, #2
 8013342:	781b      	ldrb	r3, [r3, #0]
 8013344:	2b01      	cmp	r3, #1
 8013346:	d121      	bne.n	801338c <reoprt_sysex+0x524>
										CT=CENTER_Arrow_DATA.yTarget;
 8013348:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801334a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 801334e:	e01d      	b.n	801338c <reoprt_sysex+0x524>
									if(argv[2]==0)
 8013350:	f107 0310 	add.w	r3, r7, #16
 8013354:	681b      	ldr	r3, [r3, #0]
 8013356:	3302      	adds	r3, #2
 8013358:	781b      	ldrb	r3, [r3, #0]
 801335a:	2b00      	cmp	r3, #0
 801335c:	d103      	bne.n	8013366 <reoprt_sysex+0x4fe>
										CT=CENTER_Block_DATA.ID;
 801335e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013360:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 8013364:	e014      	b.n	8013390 <reoprt_sysex+0x528>
									else if(argv[2]==1)
 8013366:	f107 0310 	add.w	r3, r7, #16
 801336a:	681b      	ldr	r3, [r3, #0]
 801336c:	3302      	adds	r3, #2
 801336e:	781b      	ldrb	r3, [r3, #0]
 8013370:	2b01      	cmp	r3, #1
 8013372:	d10d      	bne.n	8013390 <reoprt_sysex+0x528>
										CT=CENTER_Arrow_DATA.ID;
 8013374:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013376:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 801337a:	e009      	b.n	8013390 <reoprt_sysex+0x528>
									break;
 801337c:	bf00      	nop
 801337e:	e008      	b.n	8013392 <reoprt_sysex+0x52a>
									break;
 8013380:	bf00      	nop
 8013382:	e006      	b.n	8013392 <reoprt_sysex+0x52a>
									break;
 8013384:	bf00      	nop
 8013386:	e004      	b.n	8013392 <reoprt_sysex+0x52a>
									break;
 8013388:	bf00      	nop
 801338a:	e002      	b.n	8013392 <reoprt_sysex+0x52a>
									break;
 801338c:	bf00      	nop
 801338e:	e000      	b.n	8013392 <reoprt_sysex+0x52a>
									break;
 8013390:	bf00      	nop
							txbuffer[4]=(uint8_t)(CT>>24);
 8013392:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8013396:	161b      	asrs	r3, r3, #24
 8013398:	b2db      	uxtb	r3, r3
 801339a:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
							txbuffer[5]=(uint8_t)(CT>>16);
 801339e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80133a2:	141b      	asrs	r3, r3, #16
 80133a4:	b2db      	uxtb	r3, r3
 80133a6:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
							txbuffer[6]=(uint8_t)(CT>>8);
 80133aa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80133ae:	121b      	asrs	r3, r3, #8
 80133b0:	b2db      	uxtb	r3, r3
 80133b2:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
							txbuffer[7]=(uint8_t)(CT);
 80133b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80133ba:	b2db      	uxtb	r3, r3
 80133bc:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
							txbuffer[8]=0xf7;
 80133c0:	23f7      	movs	r3, #247	; 0xf7
 80133c2:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
							DFR_CDC_Transmit_FS(txbuffer,9);
 80133c6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80133ca:	2109      	movs	r1, #9
 80133cc:	4618      	mov	r0, r3
 80133ce:	f7fe f91d 	bl	801160c <DFR_CDC_Transmit_FS>
							break;
 80133d2:	e30b      	b.n	80139ec <reoprt_sysex+0xb84>
							isLearn=isLearned(argv[2]);
 80133d4:	f107 0310 	add.w	r3, r7, #16
 80133d8:	681b      	ldr	r3, [r3, #0]
 80133da:	3302      	adds	r3, #2
 80133dc:	781b      	ldrb	r3, [r3, #0]
 80133de:	4618      	mov	r0, r3
 80133e0:	f7ff fa9c 	bl	801291c <isLearned>
 80133e4:	4603      	mov	r3, r0
 80133e6:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
							txbuffer[2]=0x01;
 80133ea:	2301      	movs	r3, #1
 80133ec:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
							txbuffer[3]=0x05;
 80133f0:	2305      	movs	r3, #5
 80133f2:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
							if(isLearn>0)
 80133f6:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d003      	beq.n	8013406 <reoprt_sysex+0x59e>
								txbuffer[4]=1;
 80133fe:	2301      	movs	r3, #1
 8013400:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
 8013404:	e002      	b.n	801340c <reoprt_sysex+0x5a4>
								txbuffer[4]=0;
 8013406:	2300      	movs	r3, #0
 8013408:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
							txbuffer[5]=0xf7;
 801340c:	23f7      	movs	r3, #247	; 0xf7
 801340e:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
							DFR_CDC_Transmit_FS(txbuffer,6);
 8013412:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8013416:	2106      	movs	r1, #6
 8013418:	4618      	mov	r0, r3
 801341a:	f7fe f8f7 	bl	801160c <DFR_CDC_Transmit_FS>
							break;
 801341e:	e2e5      	b.n	80139ec <reoprt_sysex+0xb84>
							ISAPPEAR=isAppear(argv[2],argv[3]);
 8013420:	f107 0310 	add.w	r3, r7, #16
 8013424:	681b      	ldr	r3, [r3, #0]
 8013426:	3302      	adds	r3, #2
 8013428:	781b      	ldrb	r3, [r3, #0]
 801342a:	461a      	mov	r2, r3
 801342c:	f107 0310 	add.w	r3, r7, #16
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	3303      	adds	r3, #3
 8013434:	781b      	ldrb	r3, [r3, #0]
 8013436:	4619      	mov	r1, r3
 8013438:	4610      	mov	r0, r2
 801343a:	f7ff fa91 	bl	8012960 <isAppear>
 801343e:	4603      	mov	r3, r0
 8013440:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
							txbuffer[2]=0x01;
 8013444:	2301      	movs	r3, #1
 8013446:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
							txbuffer[3]=0x06;
 801344a:	2306      	movs	r3, #6
 801344c:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
							if(ISAPPEAR>0)
 8013450:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8013454:	2b00      	cmp	r3, #0
 8013456:	d003      	beq.n	8013460 <reoprt_sysex+0x5f8>
								txbuffer[4]=1;
 8013458:	2301      	movs	r3, #1
 801345a:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
 801345e:	e002      	b.n	8013466 <reoprt_sysex+0x5fe>
								txbuffer[4]=0;
 8013460:	2300      	movs	r3, #0
 8013462:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
							txbuffer[5]=0xf7;
 8013466:	23f7      	movs	r3, #247	; 0xf7
 8013468:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
							DFR_CDC_Transmit_FS(txbuffer,6);
 801346c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8013470:	2106      	movs	r1, #6
 8013472:	4618      	mov	r0, r3
 8013474:	f7fe f8ca 	bl	801160c <DFR_CDC_Transmit_FS>
							break;
 8013478:	e2b8      	b.n	80139ec <reoprt_sysex+0xb84>
							ID=argv[2];
 801347a:	f107 0310 	add.w	r3, r7, #16
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	789b      	ldrb	r3, [r3, #2]
 8013482:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
							if(argv[3]==0){
 8013486:	f107 0310 	add.w	r3, r7, #16
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	3303      	adds	r3, #3
 801348e:	781b      	ldrb	r3, [r3, #0]
 8013490:	2b00      	cmp	r3, #0
 8013492:	d108      	bne.n	80134a6 <reoprt_sysex+0x63e>
								BI=readBlockParameter(ID,1);
 8013494:	f897 1112 	ldrb.w	r1, [r7, #274]	; 0x112
 8013498:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801349c:	2201      	movs	r2, #1
 801349e:	4618      	mov	r0, r3
 80134a0:	f7ff faac 	bl	80129fc <readBlockParameter>
 80134a4:	e00e      	b.n	80134c4 <reoprt_sysex+0x65c>
							}else if(argv[3]==1){
 80134a6:	f107 0310 	add.w	r3, r7, #16
 80134aa:	681b      	ldr	r3, [r3, #0]
 80134ac:	3303      	adds	r3, #3
 80134ae:	781b      	ldrb	r3, [r3, #0]
 80134b0:	2b01      	cmp	r3, #1
 80134b2:	d107      	bne.n	80134c4 <reoprt_sysex+0x65c>
								AI=readArrowParameter(ID,1);
 80134b4:	f897 1112 	ldrb.w	r1, [r7, #274]	; 0x112
 80134b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80134bc:	2201      	movs	r2, #1
 80134be:	4618      	mov	r0, r3
 80134c0:	f7ff fb3c 	bl	8012b3c <readArrowParameter>
							txbuffer[2]=0x01;
 80134c4:	2301      	movs	r3, #1
 80134c6:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
							txbuffer[3]=0x07;
 80134ca:	2307      	movs	r3, #7
 80134cc:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
							switch(argv[4]){
 80134d0:	f107 0310 	add.w	r3, r7, #16
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	3304      	adds	r3, #4
 80134d8:	781b      	ldrb	r3, [r3, #0]
 80134da:	2b03      	cmp	r3, #3
 80134dc:	d872      	bhi.n	80135c4 <reoprt_sysex+0x75c>
 80134de:	a201      	add	r2, pc, #4	; (adr r2, 80134e4 <reoprt_sysex+0x67c>)
 80134e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134e4:	080134f5 	.word	0x080134f5
 80134e8:	08013529 	.word	0x08013529
 80134ec:	0801355d 	.word	0x0801355d
 80134f0:	08013591 	.word	0x08013591
									if(argv[3]==0)
 80134f4:	f107 0310 	add.w	r3, r7, #16
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	3303      	adds	r3, #3
 80134fc:	781b      	ldrb	r3, [r3, #0]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d105      	bne.n	801350e <reoprt_sysex+0x6a6>
										CT=BI.xCenter;
 8013502:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 801350c:	e05c      	b.n	80135c8 <reoprt_sysex+0x760>
									else if(argv[2]==1)
 801350e:	f107 0310 	add.w	r3, r7, #16
 8013512:	681b      	ldr	r3, [r3, #0]
 8013514:	3302      	adds	r3, #2
 8013516:	781b      	ldrb	r3, [r3, #0]
 8013518:	2b01      	cmp	r3, #1
 801351a:	d155      	bne.n	80135c8 <reoprt_sysex+0x760>
										CT=AI.xOrigin;
 801351c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013520:	681b      	ldr	r3, [r3, #0]
 8013522:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 8013526:	e04f      	b.n	80135c8 <reoprt_sysex+0x760>
									if(argv[3]==0)
 8013528:	f107 0310 	add.w	r3, r7, #16
 801352c:	681b      	ldr	r3, [r3, #0]
 801352e:	3303      	adds	r3, #3
 8013530:	781b      	ldrb	r3, [r3, #0]
 8013532:	2b00      	cmp	r3, #0
 8013534:	d105      	bne.n	8013542 <reoprt_sysex+0x6da>
										CT=BI.yCenter;
 8013536:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801353a:	685b      	ldr	r3, [r3, #4]
 801353c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 8013540:	e044      	b.n	80135cc <reoprt_sysex+0x764>
									else if(argv[2]==1)
 8013542:	f107 0310 	add.w	r3, r7, #16
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	3302      	adds	r3, #2
 801354a:	781b      	ldrb	r3, [r3, #0]
 801354c:	2b01      	cmp	r3, #1
 801354e:	d13d      	bne.n	80135cc <reoprt_sysex+0x764>
										CT=AI.yOrigin;
 8013550:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013554:	685b      	ldr	r3, [r3, #4]
 8013556:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 801355a:	e037      	b.n	80135cc <reoprt_sysex+0x764>
									if(argv[3]==0)
 801355c:	f107 0310 	add.w	r3, r7, #16
 8013560:	681b      	ldr	r3, [r3, #0]
 8013562:	3303      	adds	r3, #3
 8013564:	781b      	ldrb	r3, [r3, #0]
 8013566:	2b00      	cmp	r3, #0
 8013568:	d105      	bne.n	8013576 <reoprt_sysex+0x70e>
										CT=BI.yCenter;
 801356a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801356e:	685b      	ldr	r3, [r3, #4]
 8013570:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 8013574:	e02c      	b.n	80135d0 <reoprt_sysex+0x768>
									else if(argv[2]==1)
 8013576:	f107 0310 	add.w	r3, r7, #16
 801357a:	681b      	ldr	r3, [r3, #0]
 801357c:	3302      	adds	r3, #2
 801357e:	781b      	ldrb	r3, [r3, #0]
 8013580:	2b01      	cmp	r3, #1
 8013582:	d125      	bne.n	80135d0 <reoprt_sysex+0x768>
										CT=AI.xTarget;
 8013584:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013588:	689b      	ldr	r3, [r3, #8]
 801358a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 801358e:	e01f      	b.n	80135d0 <reoprt_sysex+0x768>
									if(argv[3]==0)
 8013590:	f107 0310 	add.w	r3, r7, #16
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	3303      	adds	r3, #3
 8013598:	781b      	ldrb	r3, [r3, #0]
 801359a:	2b00      	cmp	r3, #0
 801359c:	d105      	bne.n	80135aa <reoprt_sysex+0x742>
										CT=BI.height;
 801359e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80135a2:	68db      	ldr	r3, [r3, #12]
 80135a4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 80135a8:	e014      	b.n	80135d4 <reoprt_sysex+0x76c>
									else if(argv[2]==1)
 80135aa:	f107 0310 	add.w	r3, r7, #16
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	3302      	adds	r3, #2
 80135b2:	781b      	ldrb	r3, [r3, #0]
 80135b4:	2b01      	cmp	r3, #1
 80135b6:	d10d      	bne.n	80135d4 <reoprt_sysex+0x76c>
										CT=AI.yTarget;
 80135b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80135bc:	68db      	ldr	r3, [r3, #12]
 80135be:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 80135c2:	e007      	b.n	80135d4 <reoprt_sysex+0x76c>
									break;
 80135c4:	bf00      	nop
 80135c6:	e006      	b.n	80135d6 <reoprt_sysex+0x76e>
									break;
 80135c8:	bf00      	nop
 80135ca:	e004      	b.n	80135d6 <reoprt_sysex+0x76e>
									break;
 80135cc:	bf00      	nop
 80135ce:	e002      	b.n	80135d6 <reoprt_sysex+0x76e>
									break;
 80135d0:	bf00      	nop
 80135d2:	e000      	b.n	80135d6 <reoprt_sysex+0x76e>
									break;
 80135d4:	bf00      	nop
							txbuffer[4]=(uint8_t)(CT>>24);
 80135d6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80135da:	161b      	asrs	r3, r3, #24
 80135dc:	b2db      	uxtb	r3, r3
 80135de:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
							txbuffer[5]=(uint8_t)(CT>>16);
 80135e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80135e6:	141b      	asrs	r3, r3, #16
 80135e8:	b2db      	uxtb	r3, r3
 80135ea:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
							txbuffer[6]=(uint8_t)(CT>>8);
 80135ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80135f2:	121b      	asrs	r3, r3, #8
 80135f4:	b2db      	uxtb	r3, r3
 80135f6:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
							txbuffer[7]=(uint8_t)(CT);
 80135fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80135fe:	b2db      	uxtb	r3, r3
 8013600:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
							txbuffer[8]=0xf7;
 8013604:	23f7      	movs	r3, #247	; 0xf7
 8013606:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
							DFR_CDC_Transmit_FS(txbuffer,9);
 801360a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 801360e:	2109      	movs	r1, #9
 8013610:	4618      	mov	r0, r3
 8013612:	f7fd fffb 	bl	801160c <DFR_CDC_Transmit_FS>
							break;
 8013616:	e1e9      	b.n	80139ec <reoprt_sysex+0xb84>
							count=(uint8_t)(readALLCount(argv[2]));
 8013618:	f107 0310 	add.w	r3, r7, #16
 801361c:	681b      	ldr	r3, [r3, #0]
 801361e:	3302      	adds	r3, #2
 8013620:	781b      	ldrb	r3, [r3, #0]
 8013622:	4618      	mov	r0, r3
 8013624:	f7ff fad6 	bl	8012bd4 <readALLCount>
 8013628:	4603      	mov	r3, r0
 801362a:	4618      	mov	r0, r3
 801362c:	f7fb fe02 	bl	800f234 <__aeabi_f2uiz>
 8013630:	4603      	mov	r3, r0
 8013632:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
							txbuffer[2]=0x01;
 8013636:	2301      	movs	r3, #1
 8013638:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
							txbuffer[3]=0x08;
 801363c:	2308      	movs	r3, #8
 801363e:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
							txbuffer[4]=count;
 8013642:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 8013646:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
							txbuffer[5]=0xf7;
 801364a:	23f7      	movs	r3, #247	; 0xf7
 801364c:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
							DFR_CDC_Transmit_FS(txbuffer,6);
 8013650:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8013654:	2106      	movs	r1, #6
 8013656:	4618      	mov	r0, r3
 8013658:	f7fd ffd8 	bl	801160c <DFR_CDC_Transmit_FS>
							break;
 801365c:	e1c6      	b.n	80139ec <reoprt_sysex+0xb84>
							ID=argv[2];
 801365e:	f107 0310 	add.w	r3, r7, #16
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	789b      	ldrb	r3, [r3, #2]
 8013666:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
							if(argv[3]==0)
 801366a:	f107 0310 	add.w	r3, r7, #16
 801366e:	681b      	ldr	r3, [r3, #0]
 8013670:	3303      	adds	r3, #3
 8013672:	781b      	ldrb	r3, [r3, #0]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d112      	bne.n	801369e <reoprt_sysex+0x836>
								BI=readBlockParameter(ID,argv[4]);
 8013678:	f897 1112 	ldrb.w	r1, [r7, #274]	; 0x112
 801367c:	f107 0310 	add.w	r3, r7, #16
 8013680:	681b      	ldr	r3, [r3, #0]
 8013682:	3304      	adds	r3, #4
 8013684:	781b      	ldrb	r3, [r3, #0]
 8013686:	461a      	mov	r2, r3
 8013688:	f107 0438 	add.w	r4, r7, #56	; 0x38
 801368c:	463b      	mov	r3, r7
 801368e:	4618      	mov	r0, r3
 8013690:	f7ff f9b4 	bl	80129fc <readBlockParameter>
 8013694:	463b      	mov	r3, r7
 8013696:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013698:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801369c:	e018      	b.n	80136d0 <reoprt_sysex+0x868>
							else if(argv[3]==1)
 801369e:	f107 0310 	add.w	r3, r7, #16
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	3303      	adds	r3, #3
 80136a6:	781b      	ldrb	r3, [r3, #0]
 80136a8:	2b01      	cmp	r3, #1
 80136aa:	d111      	bne.n	80136d0 <reoprt_sysex+0x868>
								AI=readArrowParameter(ID,argv[4]);
 80136ac:	f897 1112 	ldrb.w	r1, [r7, #274]	; 0x112
 80136b0:	f107 0310 	add.w	r3, r7, #16
 80136b4:	681b      	ldr	r3, [r3, #0]
 80136b6:	3304      	adds	r3, #4
 80136b8:	781b      	ldrb	r3, [r3, #0]
 80136ba:	461a      	mov	r2, r3
 80136bc:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80136c0:	463b      	mov	r3, r7
 80136c2:	4618      	mov	r0, r3
 80136c4:	f7ff fa3a 	bl	8012b3c <readArrowParameter>
 80136c8:	463b      	mov	r3, r7
 80136ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80136cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
							txbuffer[2]=0x01;
 80136d0:	2301      	movs	r3, #1
 80136d2:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
							txbuffer[3]=0x09;
 80136d6:	2309      	movs	r3, #9
 80136d8:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
							switch(argv[5]){
 80136dc:	f107 0310 	add.w	r3, r7, #16
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	3305      	adds	r3, #5
 80136e4:	781b      	ldrb	r3, [r3, #0]
 80136e6:	2b03      	cmp	r3, #3
 80136e8:	d872      	bhi.n	80137d0 <reoprt_sysex+0x968>
 80136ea:	a201      	add	r2, pc, #4	; (adr r2, 80136f0 <reoprt_sysex+0x888>)
 80136ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80136f0:	08013701 	.word	0x08013701
 80136f4:	08013735 	.word	0x08013735
 80136f8:	08013769 	.word	0x08013769
 80136fc:	0801379d 	.word	0x0801379d
									if(argv[3]==0)
 8013700:	f107 0310 	add.w	r3, r7, #16
 8013704:	681b      	ldr	r3, [r3, #0]
 8013706:	3303      	adds	r3, #3
 8013708:	781b      	ldrb	r3, [r3, #0]
 801370a:	2b00      	cmp	r3, #0
 801370c:	d105      	bne.n	801371a <reoprt_sysex+0x8b2>
										CT=BI.xCenter;
 801370e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 8013718:	e05c      	b.n	80137d4 <reoprt_sysex+0x96c>
									else if(argv[2]==1)
 801371a:	f107 0310 	add.w	r3, r7, #16
 801371e:	681b      	ldr	r3, [r3, #0]
 8013720:	3302      	adds	r3, #2
 8013722:	781b      	ldrb	r3, [r3, #0]
 8013724:	2b01      	cmp	r3, #1
 8013726:	d155      	bne.n	80137d4 <reoprt_sysex+0x96c>
										CT=AI.xOrigin;
 8013728:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801372c:	681b      	ldr	r3, [r3, #0]
 801372e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 8013732:	e04f      	b.n	80137d4 <reoprt_sysex+0x96c>
									if(argv[3]==0)
 8013734:	f107 0310 	add.w	r3, r7, #16
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	3303      	adds	r3, #3
 801373c:	781b      	ldrb	r3, [r3, #0]
 801373e:	2b00      	cmp	r3, #0
 8013740:	d105      	bne.n	801374e <reoprt_sysex+0x8e6>
										CT=BI.yCenter;
 8013742:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8013746:	685b      	ldr	r3, [r3, #4]
 8013748:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 801374c:	e044      	b.n	80137d8 <reoprt_sysex+0x970>
									else if(argv[2]==1)
 801374e:	f107 0310 	add.w	r3, r7, #16
 8013752:	681b      	ldr	r3, [r3, #0]
 8013754:	3302      	adds	r3, #2
 8013756:	781b      	ldrb	r3, [r3, #0]
 8013758:	2b01      	cmp	r3, #1
 801375a:	d13d      	bne.n	80137d8 <reoprt_sysex+0x970>
										CT=AI.yOrigin;
 801375c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013760:	685b      	ldr	r3, [r3, #4]
 8013762:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 8013766:	e037      	b.n	80137d8 <reoprt_sysex+0x970>
									if(argv[3]==0)
 8013768:	f107 0310 	add.w	r3, r7, #16
 801376c:	681b      	ldr	r3, [r3, #0]
 801376e:	3303      	adds	r3, #3
 8013770:	781b      	ldrb	r3, [r3, #0]
 8013772:	2b00      	cmp	r3, #0
 8013774:	d105      	bne.n	8013782 <reoprt_sysex+0x91a>
										CT=BI.yCenter;
 8013776:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801377a:	685b      	ldr	r3, [r3, #4]
 801377c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 8013780:	e02c      	b.n	80137dc <reoprt_sysex+0x974>
									else if(argv[2]==1)
 8013782:	f107 0310 	add.w	r3, r7, #16
 8013786:	681b      	ldr	r3, [r3, #0]
 8013788:	3302      	adds	r3, #2
 801378a:	781b      	ldrb	r3, [r3, #0]
 801378c:	2b01      	cmp	r3, #1
 801378e:	d125      	bne.n	80137dc <reoprt_sysex+0x974>
										CT=AI.xTarget;
 8013790:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013794:	689b      	ldr	r3, [r3, #8]
 8013796:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 801379a:	e01f      	b.n	80137dc <reoprt_sysex+0x974>
									if(argv[3]==0)
 801379c:	f107 0310 	add.w	r3, r7, #16
 80137a0:	681b      	ldr	r3, [r3, #0]
 80137a2:	3303      	adds	r3, #3
 80137a4:	781b      	ldrb	r3, [r3, #0]
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d105      	bne.n	80137b6 <reoprt_sysex+0x94e>
										CT=BI.height;
 80137aa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80137ae:	68db      	ldr	r3, [r3, #12]
 80137b0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 80137b4:	e014      	b.n	80137e0 <reoprt_sysex+0x978>
									else if(argv[2]==1)
 80137b6:	f107 0310 	add.w	r3, r7, #16
 80137ba:	681b      	ldr	r3, [r3, #0]
 80137bc:	3302      	adds	r3, #2
 80137be:	781b      	ldrb	r3, [r3, #0]
 80137c0:	2b01      	cmp	r3, #1
 80137c2:	d10d      	bne.n	80137e0 <reoprt_sysex+0x978>
										CT=AI.yTarget;
 80137c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80137c8:	68db      	ldr	r3, [r3, #12]
 80137ca:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
									break;
 80137ce:	e007      	b.n	80137e0 <reoprt_sysex+0x978>
									break;
 80137d0:	bf00      	nop
 80137d2:	e006      	b.n	80137e2 <reoprt_sysex+0x97a>
									break;
 80137d4:	bf00      	nop
 80137d6:	e004      	b.n	80137e2 <reoprt_sysex+0x97a>
									break;
 80137d8:	bf00      	nop
 80137da:	e002      	b.n	80137e2 <reoprt_sysex+0x97a>
									break;
 80137dc:	bf00      	nop
 80137de:	e000      	b.n	80137e2 <reoprt_sysex+0x97a>
									break;
 80137e0:	bf00      	nop
							txbuffer[4]=(uint8_t)(CT>>24);
 80137e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80137e6:	161b      	asrs	r3, r3, #24
 80137e8:	b2db      	uxtb	r3, r3
 80137ea:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
							txbuffer[5]=(uint8_t)(CT>>16);
 80137ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80137f2:	141b      	asrs	r3, r3, #16
 80137f4:	b2db      	uxtb	r3, r3
 80137f6:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
							txbuffer[6]=(uint8_t)(CT>>8);
 80137fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80137fe:	121b      	asrs	r3, r3, #8
 8013800:	b2db      	uxtb	r3, r3
 8013802:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
							txbuffer[7]=(uint8_t)(CT);
 8013806:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 801380a:	b2db      	uxtb	r3, r3
 801380c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
							txbuffer[8]=0xf7;
 8013810:	23f7      	movs	r3, #247	; 0xf7
 8013812:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
							DFR_CDC_Transmit_FS(txbuffer,9);
 8013816:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 801381a:	2109      	movs	r1, #9
 801381c:	4618      	mov	r0, r3
 801381e:	f7fd fef5 	bl	801160c <DFR_CDC_Transmit_FS>
							break;
 8013822:	e0e3      	b.n	80139ec <reoprt_sysex+0xb84>
							ID=argv[2];
 8013824:	f107 0310 	add.w	r3, r7, #16
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	789b      	ldrb	r3, [r3, #2]
 801382c:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
							learnOnece(ID);
 8013830:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 8013834:	b29b      	uxth	r3, r3
 8013836:	4618      	mov	r0, r3
 8013838:	f7ff fa6d 	bl	8012d16 <learnOnece>
							break;
 801383c:	e0d6      	b.n	80139ec <reoprt_sysex+0xb84>
							forgetLearn();
 801383e:	f7ff fa5b 	bl	8012cf8 <forgetLearn>
							break;
 8013842:	e0d3      	b.n	80139ec <reoprt_sysex+0xb84>
							ID=argv[2];
 8013844:	f107 0310 	add.w	r3, r7, #16
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	789b      	ldrb	r3, [r3, #2]
 801384c:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
							color_count=argv[3];
 8013850:	f107 0310 	add.w	r3, r7, #16
 8013854:	681b      	ldr	r3, [r3, #0]
 8013856:	78db      	ldrb	r3, [r3, #3]
 8013858:	f887 3111 	strb.w	r3, [r7, #273]	; 0x111
							for(i=0;i<color_count;i++)
 801385c:	2300      	movs	r3, #0
 801385e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8013862:	e013      	b.n	801388c <reoprt_sysex+0xa24>
								rename[i]=(char)argv[i+4];
 8013864:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8013868:	3304      	adds	r3, #4
 801386a:	f107 0210 	add.w	r2, r7, #16
 801386e:	6812      	ldr	r2, [r2, #0]
 8013870:	4413      	add	r3, r2
 8013872:	7819      	ldrb	r1, [r3, #0]
 8013874:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8013878:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801387c:	4413      	add	r3, r2
 801387e:	460a      	mov	r2, r1
 8013880:	701a      	strb	r2, [r3, #0]
							for(i=0;i<color_count;i++)
 8013882:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8013886:	3301      	adds	r3, #1
 8013888:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801388c:	f897 3111 	ldrb.w	r3, [r7, #273]	; 0x111
 8013890:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8013894:	429a      	cmp	r2, r3
 8013896:	dbe5      	blt.n	8013864 <reoprt_sysex+0x9fc>
							rename[i+1]='\0';
 8013898:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801389c:	3301      	adds	r3, #1
 801389e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80138a2:	4413      	add	r3, r2
 80138a4:	2200      	movs	r2, #0
 80138a6:	f803 2c94 	strb.w	r2, [r3, #-148]
							writeName(rename,ID);
 80138aa:	f897 2112 	ldrb.w	r2, [r7, #274]	; 0x112
 80138ae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80138b2:	4611      	mov	r1, r2
 80138b4:	4618      	mov	r0, r3
 80138b6:	f7ff fa4d 	bl	8012d54 <writeName>
							break;
 80138ba:	e097      	b.n	80139ec <reoprt_sysex+0xb84>
							x = (argv[2]<<24) | (argv[3]<<16) | (argv[4]<<8) | argv[5];
 80138bc:	f107 0310 	add.w	r3, r7, #16
 80138c0:	681b      	ldr	r3, [r3, #0]
 80138c2:	3302      	adds	r3, #2
 80138c4:	781b      	ldrb	r3, [r3, #0]
 80138c6:	061a      	lsls	r2, r3, #24
 80138c8:	f107 0310 	add.w	r3, r7, #16
 80138cc:	681b      	ldr	r3, [r3, #0]
 80138ce:	3303      	adds	r3, #3
 80138d0:	781b      	ldrb	r3, [r3, #0]
 80138d2:	041b      	lsls	r3, r3, #16
 80138d4:	431a      	orrs	r2, r3
 80138d6:	f107 0310 	add.w	r3, r7, #16
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	3304      	adds	r3, #4
 80138de:	781b      	ldrb	r3, [r3, #0]
 80138e0:	021b      	lsls	r3, r3, #8
 80138e2:	4313      	orrs	r3, r2
 80138e4:	f107 0210 	add.w	r2, r7, #16
 80138e8:	6812      	ldr	r2, [r2, #0]
 80138ea:	3205      	adds	r2, #5
 80138ec:	7812      	ldrb	r2, [r2, #0]
 80138ee:	4313      	orrs	r3, r2
 80138f0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
							y = (argv[6]<<24) | (argv[7]<<16) | (argv[8]<<8) | argv[9];
 80138f4:	f107 0310 	add.w	r3, r7, #16
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	3306      	adds	r3, #6
 80138fc:	781b      	ldrb	r3, [r3, #0]
 80138fe:	061a      	lsls	r2, r3, #24
 8013900:	f107 0310 	add.w	r3, r7, #16
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	3307      	adds	r3, #7
 8013908:	781b      	ldrb	r3, [r3, #0]
 801390a:	041b      	lsls	r3, r3, #16
 801390c:	431a      	orrs	r2, r3
 801390e:	f107 0310 	add.w	r3, r7, #16
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	3308      	adds	r3, #8
 8013916:	781b      	ldrb	r3, [r3, #0]
 8013918:	021b      	lsls	r3, r3, #8
 801391a:	4313      	orrs	r3, r2
 801391c:	f107 0210 	add.w	r2, r7, #16
 8013920:	6812      	ldr	r2, [r2, #0]
 8013922:	3209      	adds	r2, #9
 8013924:	7812      	ldrb	r2, [r2, #0]
 8013926:	4313      	orrs	r3, r2
 8013928:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
							screen_count=argv[10];
 801392c:	f107 0310 	add.w	r3, r7, #16
 8013930:	681b      	ldr	r3, [r3, #0]
 8013932:	7a9b      	ldrb	r3, [r3, #10]
 8013934:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
							for(i=0;i<screen_count;i++){
 8013938:	2300      	movs	r3, #0
 801393a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801393e:	e013      	b.n	8013968 <reoprt_sysex+0xb00>
								screen[i]=(char)argv[i+11];
 8013940:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8013944:	330b      	adds	r3, #11
 8013946:	f107 0210 	add.w	r2, r7, #16
 801394a:	6812      	ldr	r2, [r2, #0]
 801394c:	4413      	add	r3, r2
 801394e:	7819      	ldrb	r1, [r3, #0]
 8013950:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8013954:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8013958:	4413      	add	r3, r2
 801395a:	460a      	mov	r2, r1
 801395c:	701a      	strb	r2, [r3, #0]
							for(i=0;i<screen_count;i++){
 801395e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8013962:	3301      	adds	r3, #1
 8013964:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8013968:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 801396c:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8013970:	429a      	cmp	r2, r3
 8013972:	dbe5      	blt.n	8013940 <reoprt_sysex+0xad8>
							screen[i]='\0';
 8013974:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8013978:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801397c:	4413      	add	r3, r2
 801397e:	2200      	movs	r2, #0
 8013980:	701a      	strb	r2, [r3, #0]
							writeOSD(screen,x,y);
 8013982:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8013986:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 801398a:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 801398e:	4618      	mov	r0, r3
 8013990:	f7fe fe4e 	bl	8012630 <writeOSD>
							break;
 8013994:	e02a      	b.n	80139ec <reoprt_sysex+0xb84>
							clearOSD();
 8013996:	f7fe fea3 	bl	80126e0 <clearOSD>
							break;
 801399a:	e027      	b.n	80139ec <reoprt_sysex+0xb84>
							takePhotoToSDCard();
 801399c:	f7ff fa2a 	bl	8012df4 <takePhotoToSDCard>
							break;
 80139a0:	e024      	b.n	80139ec <reoprt_sysex+0xb84>
							if(argv[2]==0)
 80139a2:	f107 0310 	add.w	r3, r7, #16
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	3302      	adds	r3, #2
 80139aa:	781b      	ldrb	r3, [r3, #0]
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d109      	bne.n	80139c4 <reoprt_sysex+0xb5c>
								saveModelToTFCard(argv[3]);
 80139b0:	f107 0310 	add.w	r3, r7, #16
 80139b4:	681b      	ldr	r3, [r3, #0]
 80139b6:	3303      	adds	r3, #3
 80139b8:	781b      	ldrb	r3, [r3, #0]
 80139ba:	b29b      	uxth	r3, r3
 80139bc:	4618      	mov	r0, r3
 80139be:	f7ff fa28 	bl	8012e12 <saveModelToTFCard>
							break;
 80139c2:	e012      	b.n	80139ea <reoprt_sysex+0xb82>
							else if(argv[2]==1)
 80139c4:	f107 0310 	add.w	r3, r7, #16
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	3302      	adds	r3, #2
 80139cc:	781b      	ldrb	r3, [r3, #0]
 80139ce:	2b01      	cmp	r3, #1
 80139d0:	d10b      	bne.n	80139ea <reoprt_sysex+0xb82>
								loadModelFromTFCard(argv[3]);
 80139d2:	f107 0310 	add.w	r3, r7, #16
 80139d6:	681b      	ldr	r3, [r3, #0]
 80139d8:	3303      	adds	r3, #3
 80139da:	781b      	ldrb	r3, [r3, #0]
 80139dc:	b29b      	uxth	r3, r3
 80139de:	4618      	mov	r0, r3
 80139e0:	f7ff fa36 	bl	8012e50 <loadModelFromTFCard>
							break;
 80139e4:	e001      	b.n	80139ea <reoprt_sysex+0xb82>
							break;
 80139e6:	bf00      	nop
 80139e8:	e05d      	b.n	8013aa6 <reoprt_sysex+0xc3e>
							break;
 80139ea:	bf00      	nop
					break;
 80139ec:	e05b      	b.n	8013aa6 <reoprt_sysex+0xc3e>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6,argv[1]);
 80139ee:	f107 0310 	add.w	r3, r7, #16
 80139f2:	681b      	ldr	r3, [r3, #0]
 80139f4:	3301      	adds	r3, #1
 80139f6:	781b      	ldrb	r3, [r3, #0]
 80139f8:	461a      	mov	r2, r3
 80139fa:	2140      	movs	r1, #64	; 0x40
 80139fc:	482e      	ldr	r0, [pc, #184]	; (8013ab8 <reoprt_sysex+0xc50>)
 80139fe:	f002 fbf0 	bl	80161e2 <HAL_GPIO_WritePin>
					break;
 8013a02:	e050      	b.n	8013aa6 <reoprt_sysex+0xc3e>
					if(argv[1]==0x00){
 8013a04:	f107 0310 	add.w	r3, r7, #16
 8013a08:	681b      	ldr	r3, [r3, #0]
 8013a0a:	3301      	adds	r3, #1
 8013a0c:	781b      	ldrb	r3, [r3, #0]
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d11e      	bne.n	8013a50 <reoprt_sysex+0xbe8>
						a_down[2]=0x04;
 8013a12:	4b2a      	ldr	r3, [pc, #168]	; (8013abc <reoprt_sysex+0xc54>)
 8013a14:	2204      	movs	r2, #4
 8013a16:	709a      	strb	r2, [r3, #2]
						d_down[2]=0x07;
 8013a18:	4b29      	ldr	r3, [pc, #164]	; (8013ac0 <reoprt_sysex+0xc58>)
 8013a1a:	2207      	movs	r2, #7
 8013a1c:	709a      	strb	r2, [r3, #2]
						w_down[2]=0x1a;
 8013a1e:	4b29      	ldr	r3, [pc, #164]	; (8013ac4 <reoprt_sysex+0xc5c>)
 8013a20:	221a      	movs	r2, #26
 8013a22:	709a      	strb	r2, [r3, #2]
						s_down[2]=0x16;
 8013a24:	4b28      	ldr	r3, [pc, #160]	; (8013ac8 <reoprt_sysex+0xc60>)
 8013a26:	2216      	movs	r2, #22
 8013a28:	709a      	strb	r2, [r3, #2]
						j_down[2]=0x0d;
 8013a2a:	4b28      	ldr	r3, [pc, #160]	; (8013acc <reoprt_sysex+0xc64>)
 8013a2c:	220d      	movs	r2, #13
 8013a2e:	709a      	strb	r2, [r3, #2]
						k_down[2]=0x0e;
 8013a30:	4b27      	ldr	r3, [pc, #156]	; (8013ad0 <reoprt_sysex+0xc68>)
 8013a32:	220e      	movs	r2, #14
 8013a34:	709a      	strb	r2, [r3, #2]
						l_down[2]=0x0f;
 8013a36:	4b27      	ldr	r3, [pc, #156]	; (8013ad4 <reoprt_sysex+0xc6c>)
 8013a38:	220f      	movs	r2, #15
 8013a3a:	709a      	strb	r2, [r3, #2]
						i_down[2]=0x0c;
 8013a3c:	4b26      	ldr	r3, [pc, #152]	; (8013ad8 <reoprt_sysex+0xc70>)
 8013a3e:	220c      	movs	r2, #12
 8013a40:	709a      	strb	r2, [r3, #2]
						o_down[2]=0x12;
 8013a42:	4b26      	ldr	r3, [pc, #152]	; (8013adc <reoprt_sysex+0xc74>)
 8013a44:	2212      	movs	r2, #18
 8013a46:	709a      	strb	r2, [r3, #2]
						p_down[2]=0x13;
 8013a48:	4b25      	ldr	r3, [pc, #148]	; (8013ae0 <reoprt_sysex+0xc78>)
 8013a4a:	2213      	movs	r2, #19
 8013a4c:	709a      	strb	r2, [r3, #2]
					break;
 8013a4e:	e029      	b.n	8013aa4 <reoprt_sysex+0xc3c>
					}else if(argv[1]==0x01){
 8013a50:	f107 0310 	add.w	r3, r7, #16
 8013a54:	681b      	ldr	r3, [r3, #0]
 8013a56:	3301      	adds	r3, #1
 8013a58:	781b      	ldrb	r3, [r3, #0]
 8013a5a:	2b01      	cmp	r3, #1
 8013a5c:	d122      	bne.n	8013aa4 <reoprt_sysex+0xc3c>
						a_down[2]=0x50;
 8013a5e:	4b17      	ldr	r3, [pc, #92]	; (8013abc <reoprt_sysex+0xc54>)
 8013a60:	2250      	movs	r2, #80	; 0x50
 8013a62:	709a      	strb	r2, [r3, #2]
						d_down[2]=0x4f;
 8013a64:	4b16      	ldr	r3, [pc, #88]	; (8013ac0 <reoprt_sysex+0xc58>)
 8013a66:	224f      	movs	r2, #79	; 0x4f
 8013a68:	709a      	strb	r2, [r3, #2]
						w_down[2]=0x52;
 8013a6a:	4b16      	ldr	r3, [pc, #88]	; (8013ac4 <reoprt_sysex+0xc5c>)
 8013a6c:	2252      	movs	r2, #82	; 0x52
 8013a6e:	709a      	strb	r2, [r3, #2]
						s_down[2]=0x51;
 8013a70:	4b15      	ldr	r3, [pc, #84]	; (8013ac8 <reoprt_sysex+0xc60>)
 8013a72:	2251      	movs	r2, #81	; 0x51
 8013a74:	709a      	strb	r2, [r3, #2]
						j_down[2]=0x27;
 8013a76:	4b15      	ldr	r3, [pc, #84]	; (8013acc <reoprt_sysex+0xc64>)
 8013a78:	2227      	movs	r2, #39	; 0x27
 8013a7a:	709a      	strb	r2, [r3, #2]
						k_down[2]=0x1e;
 8013a7c:	4b14      	ldr	r3, [pc, #80]	; (8013ad0 <reoprt_sysex+0xc68>)
 8013a7e:	221e      	movs	r2, #30
 8013a80:	709a      	strb	r2, [r3, #2]
						l_down[2]=0x1f;
 8013a82:	4b14      	ldr	r3, [pc, #80]	; (8013ad4 <reoprt_sysex+0xc6c>)
 8013a84:	221f      	movs	r2, #31
 8013a86:	709a      	strb	r2, [r3, #2]
						i_down[2]=0x20;
 8013a88:	4b13      	ldr	r3, [pc, #76]	; (8013ad8 <reoprt_sysex+0xc70>)
 8013a8a:	2220      	movs	r2, #32
 8013a8c:	709a      	strb	r2, [r3, #2]
						o_down[2]=0x21;
 8013a8e:	4b13      	ldr	r3, [pc, #76]	; (8013adc <reoprt_sysex+0xc74>)
 8013a90:	2221      	movs	r2, #33	; 0x21
 8013a92:	709a      	strb	r2, [r3, #2]
						p_down[2]=0x22;
 8013a94:	4b12      	ldr	r3, [pc, #72]	; (8013ae0 <reoprt_sysex+0xc78>)
 8013a96:	2222      	movs	r2, #34	; 0x22
 8013a98:	709a      	strb	r2, [r3, #2]
					break;
 8013a9a:	e003      	b.n	8013aa4 <reoprt_sysex+0xc3c>
					break;
 8013a9c:	bf00      	nop
 8013a9e:	e006      	b.n	8013aae <reoprt_sysex+0xc46>
					break;
 8013aa0:	bf00      	nop
 8013aa2:	e004      	b.n	8013aae <reoprt_sysex+0xc46>
					break;
 8013aa4:	bf00      	nop
			break;
 8013aa6:	e002      	b.n	8013aae <reoprt_sysex+0xc46>
			break;
 8013aa8:	bf00      	nop
 8013aaa:	e000      	b.n	8013aae <reoprt_sysex+0xc46>
			break;
 8013aac:	bf00      	nop
	}
}
 8013aae:	bf00      	nop
 8013ab0:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8013ab4:	46bd      	mov	sp, r7
 8013ab6:	bd90      	pop	{r4, r7, pc}
 8013ab8:	40011000 	.word	0x40011000
 8013abc:	20000304 	.word	0x20000304
 8013ac0:	2000030c 	.word	0x2000030c
 8013ac4:	20000314 	.word	0x20000314
 8013ac8:	2000031c 	.word	0x2000031c
 8013acc:	20000324 	.word	0x20000324
 8013ad0:	2000032c 	.word	0x2000032c
 8013ad4:	20000334 	.word	0x20000334
 8013ad8:	2000033c 	.word	0x2000033c
 8013adc:	20000344 	.word	0x20000344
 8013ae0:	2000034c 	.word	0x2000034c

08013ae4 <sendFirmwareVersion>:

static void sendFirmwareVersion(uint8_t major, uint8_t minor, size_t bytec, uint8_t *bytev){
 8013ae4:	b580      	push	{r7, lr}
 8013ae6:	b086      	sub	sp, #24
 8013ae8:	af00      	add	r7, sp, #0
 8013aea:	60ba      	str	r2, [r7, #8]
 8013aec:	607b      	str	r3, [r7, #4]
 8013aee:	4603      	mov	r3, r0
 8013af0:	73fb      	strb	r3, [r7, #15]
 8013af2:	460b      	mov	r3, r1
 8013af4:	73bb      	strb	r3, [r7, #14]
	uint8_t msg[5]={START_SYSEX,REPORT_FIRMWARE,major,minor,END_SYSEX};
 8013af6:	23f0      	movs	r3, #240	; 0xf0
 8013af8:	743b      	strb	r3, [r7, #16]
 8013afa:	2379      	movs	r3, #121	; 0x79
 8013afc:	747b      	strb	r3, [r7, #17]
 8013afe:	7bfb      	ldrb	r3, [r7, #15]
 8013b00:	74bb      	strb	r3, [r7, #18]
 8013b02:	7bbb      	ldrb	r3, [r7, #14]
 8013b04:	74fb      	strb	r3, [r7, #19]
 8013b06:	23f7      	movs	r3, #247	; 0xf7
 8013b08:	753b      	strb	r3, [r7, #20]
	DFR_CDC_Transmit_FS(msg,5);
 8013b0a:	f107 0310 	add.w	r3, r7, #16
 8013b0e:	2105      	movs	r1, #5
 8013b10:	4618      	mov	r0, r3
 8013b12:	f7fd fd7b 	bl	801160c <DFR_CDC_Transmit_FS>
}
 8013b16:	bf00      	nop
 8013b18:	3718      	adds	r7, #24
 8013b1a:	46bd      	mov	sp, r7
 8013b1c:	bd80      	pop	{r7, pc}
	...

08013b20 <reoprt_firmware>:

/**
 * 
 */
static void reoprt_firmware(){
 8013b20:	b580      	push	{r7, lr}
 8013b22:	b084      	sub	sp, #16
 8013b24:	af00      	add	r7, sp, #0
	const size_t major_version_offset = 1;
 8013b26:	2301      	movs	r3, #1
 8013b28:	60fb      	str	r3, [r7, #12]
	const size_t minor_version_offset = 2;
 8013b2a:	2302      	movs	r3, #2
 8013b2c:	60bb      	str	r3, [r7, #8]
	const size_t string_offset = 3;
 8013b2e:	2303      	movs	r3, #3
 8013b30:	607b      	str	r3, [r7, #4]
	if(sysexBytesRead < 3){/*Firmata V3.0.0 */
 8013b32:	4b0a      	ldr	r3, [pc, #40]	; (8013b5c <reoprt_firmware+0x3c>)
 8013b34:	681b      	ldr	r3, [r3, #0]
 8013b36:	2b02      	cmp	r3, #2
 8013b38:	d80b      	bhi.n	8013b52 <reoprt_firmware+0x32>
		sendFirmwareVersion(FIRMATA_MAJOR, FIRMATA_MINOR, strlen(myname), (uint8_t *)myname);
 8013b3a:	4b09      	ldr	r3, [pc, #36]	; (8013b60 <reoprt_firmware+0x40>)
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	4618      	mov	r0, r3
 8013b40:	f7fa fb72 	bl	800e228 <strlen>
 8013b44:	4602      	mov	r2, r0
 8013b46:	4b06      	ldr	r3, [pc, #24]	; (8013b60 <reoprt_firmware+0x40>)
 8013b48:	681b      	ldr	r3, [r3, #0]
 8013b4a:	2106      	movs	r1, #6
 8013b4c:	2002      	movs	r0, #2
 8013b4e:	f7ff ffc9 	bl	8013ae4 <sendFirmwareVersion>
	}
}
 8013b52:	bf00      	nop
 8013b54:	3710      	adds	r7, #16
 8013b56:	46bd      	mov	sp, r7
 8013b58:	bd80      	pop	{r7, pc}
 8013b5a:	bf00      	nop
 8013b5c:	200011d8 	.word	0x200011d8
 8013b60:	20000300 	.word	0x20000300

08013b64 <getPinMode>:

uint8_t getPinMode(uint8_t pin){
 8013b64:	b480      	push	{r7}
 8013b66:	b083      	sub	sp, #12
 8013b68:	af00      	add	r7, sp, #0
 8013b6a:	4603      	mov	r3, r0
 8013b6c:	71fb      	strb	r3, [r7, #7]
	if((pin<6) || (pin>7))
 8013b6e:	79fb      	ldrb	r3, [r7, #7]
 8013b70:	2b05      	cmp	r3, #5
 8013b72:	d902      	bls.n	8013b7a <getPinMode+0x16>
 8013b74:	79fb      	ldrb	r3, [r7, #7]
 8013b76:	2b07      	cmp	r3, #7
 8013b78:	d901      	bls.n	8013b7e <getPinMode+0x1a>
		return 255;
 8013b7a:	23ff      	movs	r3, #255	; 0xff
 8013b7c:	e003      	b.n	8013b86 <getPinMode+0x22>
	return pinConfig[pin-6];
 8013b7e:	79fb      	ldrb	r3, [r7, #7]
 8013b80:	3b06      	subs	r3, #6
 8013b82:	4a03      	ldr	r2, [pc, #12]	; (8013b90 <getPinMode+0x2c>)
 8013b84:	5cd3      	ldrb	r3, [r2, r3]
}
 8013b86:	4618      	mov	r0, r3
 8013b88:	370c      	adds	r7, #12
 8013b8a:	46bd      	mov	sp, r7
 8013b8c:	bc80      	pop	{r7}
 8013b8e:	4770      	bx	lr
 8013b90:	200011e0 	.word	0x200011e0

08013b94 <firmata_setPinMode>:

/**
 * IO
 */
static void firmata_setPinMode(uint8_t pin, int mode){
 8013b94:	b580      	push	{r7, lr}
 8013b96:	b082      	sub	sp, #8
 8013b98:	af00      	add	r7, sp, #0
 8013b9a:	4603      	mov	r3, r0
 8013b9c:	6039      	str	r1, [r7, #0]
 8013b9e:	71fb      	strb	r3, [r7, #7]
	if(getPinMode(pin) == PIN_MODE_IGNORE){
 8013ba0:	79fb      	ldrb	r3, [r7, #7]
 8013ba2:	4618      	mov	r0, r3
 8013ba4:	f7ff ffde 	bl	8013b64 <getPinMode>
 8013ba8:	4603      	mov	r3, r0
 8013baa:	2b7f      	cmp	r3, #127	; 0x7f
 8013bac:	d00c      	beq.n	8013bc8 <firmata_setPinMode+0x34>
		return;
	}
	if((pin<6) || (pin>7))
 8013bae:	79fb      	ldrb	r3, [r7, #7]
 8013bb0:	2b05      	cmp	r3, #5
 8013bb2:	d90b      	bls.n	8013bcc <firmata_setPinMode+0x38>
 8013bb4:	79fb      	ldrb	r3, [r7, #7]
 8013bb6:	2b07      	cmp	r3, #7
 8013bb8:	d808      	bhi.n	8013bcc <firmata_setPinMode+0x38>
		return ;
	pinConfig[pin-6]=mode;
 8013bba:	79fb      	ldrb	r3, [r7, #7]
 8013bbc:	3b06      	subs	r3, #6
 8013bbe:	683a      	ldr	r2, [r7, #0]
 8013bc0:	b2d1      	uxtb	r1, r2
 8013bc2:	4a04      	ldr	r2, [pc, #16]	; (8013bd4 <firmata_setPinMode+0x40>)
 8013bc4:	54d1      	strb	r1, [r2, r3]
 8013bc6:	e002      	b.n	8013bce <firmata_setPinMode+0x3a>
		return;
 8013bc8:	bf00      	nop
 8013bca:	e000      	b.n	8013bce <firmata_setPinMode+0x3a>
		return ;
 8013bcc:	bf00      	nop
}
 8013bce:	3708      	adds	r7, #8
 8013bd0:	46bd      	mov	sp, r7
 8013bd2:	bd80      	pop	{r7, pc}
 8013bd4:	200011e0 	.word	0x200011e0

08013bd8 <firmata_setDigitalPinValue>:
 */

/**
 * firmatapymata4digital_pin_write
 */
static void firmata_setDigitalPinValue(uint8_t pin, int value){
 8013bd8:	b580      	push	{r7, lr}
 8013bda:	b082      	sub	sp, #8
 8013bdc:	af00      	add	r7, sp, #0
 8013bde:	4603      	mov	r3, r0
 8013be0:	6039      	str	r1, [r7, #0]
 8013be2:	71fb      	strb	r3, [r7, #7]
	if(getPinMode(pin) == PIN_MODE_OUTPUT){
 8013be4:	79fb      	ldrb	r3, [r7, #7]
 8013be6:	4618      	mov	r0, r3
 8013be8:	f7ff ffbc 	bl	8013b64 <getPinMode>
 8013bec:	4603      	mov	r3, r0
 8013bee:	2b01      	cmp	r3, #1
 8013bf0:	d115      	bne.n	8013c1e <firmata_setDigitalPinValue+0x46>
		switch(pin){
 8013bf2:	79fb      	ldrb	r3, [r7, #7]
 8013bf4:	2b06      	cmp	r3, #6
 8013bf6:	d002      	beq.n	8013bfe <firmata_setDigitalPinValue+0x26>
 8013bf8:	2b07      	cmp	r3, #7
 8013bfa:	d008      	beq.n	8013c0e <firmata_setDigitalPinValue+0x36>
				break;
			case 7:
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7,value);
				break;
			default:
				break;
 8013bfc:	e010      	b.n	8013c20 <firmata_setDigitalPinValue+0x48>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6,value);
 8013bfe:	683b      	ldr	r3, [r7, #0]
 8013c00:	b2db      	uxtb	r3, r3
 8013c02:	461a      	mov	r2, r3
 8013c04:	2140      	movs	r1, #64	; 0x40
 8013c06:	4808      	ldr	r0, [pc, #32]	; (8013c28 <firmata_setDigitalPinValue+0x50>)
 8013c08:	f002 faeb 	bl	80161e2 <HAL_GPIO_WritePin>
				break;
 8013c0c:	e008      	b.n	8013c20 <firmata_setDigitalPinValue+0x48>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7,value);
 8013c0e:	683b      	ldr	r3, [r7, #0]
 8013c10:	b2db      	uxtb	r3, r3
 8013c12:	461a      	mov	r2, r3
 8013c14:	2180      	movs	r1, #128	; 0x80
 8013c16:	4804      	ldr	r0, [pc, #16]	; (8013c28 <firmata_setDigitalPinValue+0x50>)
 8013c18:	f002 fae3 	bl	80161e2 <HAL_GPIO_WritePin>
				break;
 8013c1c:	e000      	b.n	8013c20 <firmata_setDigitalPinValue+0x48>
		}

	}
 8013c1e:	bf00      	nop
}
 8013c20:	bf00      	nop
 8013c22:	3708      	adds	r7, #8
 8013c24:	46bd      	mov	sp, r7
 8013c26:	bd80      	pop	{r7, pc}
 8013c28:	40010800 	.word	0x40010800

08013c2c <firmata_processSysexMessage>:
}

/**
 * dataBuffer
 */
void firmata_processSysexMessage(void){
 8013c2c:	b580      	push	{r7, lr}
 8013c2e:	af00      	add	r7, sp, #0
	switch(dataBuffer[0]){ /**/
 8013c30:	4b0b      	ldr	r3, [pc, #44]	; (8013c60 <firmata_processSysexMessage+0x34>)
 8013c32:	781b      	ldrb	r3, [r3, #0]
 8013c34:	2b71      	cmp	r3, #113	; 0x71
 8013c36:	d010      	beq.n	8013c5a <firmata_processSysexMessage+0x2e>
 8013c38:	2b79      	cmp	r3, #121	; 0x79
 8013c3a:	d102      	bne.n	8013c42 <firmata_processSysexMessage+0x16>
		case REPORT_FIRMWARE:
			reoprt_firmware();
 8013c3c:	f7ff ff70 	bl	8013b20 <reoprt_firmware>
			break;
 8013c40:	e00c      	b.n	8013c5c <firmata_processSysexMessage+0x30>
		case STRING_DATA:
			break;
		default:
			reoprt_sysex(dataBuffer[0], sysexBytesRead - 1, dataBuffer + 1);
 8013c42:	4b07      	ldr	r3, [pc, #28]	; (8013c60 <firmata_processSysexMessage+0x34>)
 8013c44:	7818      	ldrb	r0, [r3, #0]
 8013c46:	4b07      	ldr	r3, [pc, #28]	; (8013c64 <firmata_processSysexMessage+0x38>)
 8013c48:	681b      	ldr	r3, [r3, #0]
 8013c4a:	b2db      	uxtb	r3, r3
 8013c4c:	3b01      	subs	r3, #1
 8013c4e:	b2db      	uxtb	r3, r3
 8013c50:	4a05      	ldr	r2, [pc, #20]	; (8013c68 <firmata_processSysexMessage+0x3c>)
 8013c52:	4619      	mov	r1, r3
 8013c54:	f7ff f908 	bl	8012e68 <reoprt_sysex>
			break;
 8013c58:	e000      	b.n	8013c5c <firmata_processSysexMessage+0x30>
			break;
 8013c5a:	bf00      	nop
	}
}
 8013c5c:	bf00      	nop
 8013c5e:	bd80      	pop	{r7, pc}
 8013c60:	200011e8 	.word	0x200011e8
 8013c64:	200011d8 	.word	0x200011d8
 8013c68:	200011e9 	.word	0x200011e9

08013c6c <firmata_parse>:

void firmata_parse(uint8_t* inputData,uint8_t datalen){
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b084      	sub	sp, #16
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
 8013c74:	460b      	mov	r3, r1
 8013c76:	70fb      	strb	r3, [r7, #3]
	uint8_t command;
	if(inputData[0] < 0xF0){
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	781b      	ldrb	r3, [r3, #0]
 8013c7c:	2bef      	cmp	r3, #239	; 0xef
 8013c7e:	d80c      	bhi.n	8013c9a <firmata_parse+0x2e>
		command = inputData[0] & 0xF0;
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	781b      	ldrb	r3, [r3, #0]
 8013c84:	f023 030f 	bic.w	r3, r3, #15
 8013c88:	73fb      	strb	r3, [r7, #15]
		multiByteChannel = inputData[0] & 0x0F;
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	781b      	ldrb	r3, [r3, #0]
 8013c8e:	f003 030f 	and.w	r3, r3, #15
 8013c92:	b2da      	uxtb	r2, r3
 8013c94:	4b30      	ldr	r3, [pc, #192]	; (8013d58 <firmata_parse+0xec>)
 8013c96:	701a      	strb	r2, [r3, #0]
 8013c98:	e002      	b.n	8013ca0 <firmata_parse+0x34>
	}else{
		command = inputData[0];
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	781b      	ldrb	r3, [r3, #0]
 8013c9e:	73fb      	strb	r3, [r7, #15]
	}
	switch(command){
 8013ca0:	7bfb      	ldrb	r3, [r7, #15]
 8013ca2:	2bf0      	cmp	r3, #240	; 0xf0
 8013ca4:	d02e      	beq.n	8013d04 <firmata_parse+0x98>
 8013ca6:	2bf0      	cmp	r3, #240	; 0xf0
 8013ca8:	dc0b      	bgt.n	8013cc2 <firmata_parse+0x56>
 8013caa:	2bc0      	cmp	r3, #192	; 0xc0
 8013cac:	d04c      	beq.n	8013d48 <firmata_parse+0xdc>
 8013cae:	2bc0      	cmp	r3, #192	; 0xc0
 8013cb0:	dc02      	bgt.n	8013cb8 <firmata_parse+0x4c>
 8013cb2:	2b90      	cmp	r3, #144	; 0x90
 8013cb4:	d010      	beq.n	8013cd8 <firmata_parse+0x6c>
 8013cb6:	e04c      	b.n	8013d52 <firmata_parse+0xe6>
 8013cb8:	2bd0      	cmp	r3, #208	; 0xd0
 8013cba:	d045      	beq.n	8013d48 <firmata_parse+0xdc>
 8013cbc:	2be0      	cmp	r3, #224	; 0xe0
 8013cbe:	d00b      	beq.n	8013cd8 <firmata_parse+0x6c>
 8013cc0:	e047      	b.n	8013d52 <firmata_parse+0xe6>
 8013cc2:	2bf5      	cmp	r3, #245	; 0xf5
 8013cc4:	d013      	beq.n	8013cee <firmata_parse+0x82>
 8013cc6:	2bf5      	cmp	r3, #245	; 0xf5
 8013cc8:	dc02      	bgt.n	8013cd0 <firmata_parse+0x64>
 8013cca:	2bf4      	cmp	r3, #244	; 0xf4
 8013ccc:	d004      	beq.n	8013cd8 <firmata_parse+0x6c>
 8013cce:	e040      	b.n	8013d52 <firmata_parse+0xe6>
 8013cd0:	2bf9      	cmp	r3, #249	; 0xf9
 8013cd2:	d03b      	beq.n	8013d4c <firmata_parse+0xe0>
 8013cd4:	2bff      	cmp	r3, #255	; 0xff
				dataBuffer[i-1]=inputData[i];
			sysexBytesRead=datalen-2;
			firmata_processSysexMessage();
			break;
		case SYSTEM_RESET:
			break;
 8013cd6:	e03c      	b.n	8013d52 <firmata_parse+0xe6>
			firmata_setPinMode(inputData[1],inputData[2]);
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	3301      	adds	r3, #1
 8013cdc:	781a      	ldrb	r2, [r3, #0]
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	3302      	adds	r3, #2
 8013ce2:	781b      	ldrb	r3, [r3, #0]
 8013ce4:	4619      	mov	r1, r3
 8013ce6:	4610      	mov	r0, r2
 8013ce8:	f7ff ff54 	bl	8013b94 <firmata_setPinMode>
			break;
 8013cec:	e031      	b.n	8013d52 <firmata_parse+0xe6>
			firmata_setDigitalPinValue(inputData[1],inputData[2]);
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	3301      	adds	r3, #1
 8013cf2:	781a      	ldrb	r2, [r3, #0]
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	3302      	adds	r3, #2
 8013cf8:	781b      	ldrb	r3, [r3, #0]
 8013cfa:	4619      	mov	r1, r3
 8013cfc:	4610      	mov	r0, r2
 8013cfe:	f7ff ff6b 	bl	8013bd8 <firmata_setDigitalPinValue>
			break;
 8013d02:	e026      	b.n	8013d52 <firmata_parse+0xe6>
			if(END_SYSEX!=inputData[datalen-1])
 8013d04:	78fb      	ldrb	r3, [r7, #3]
 8013d06:	3b01      	subs	r3, #1
 8013d08:	687a      	ldr	r2, [r7, #4]
 8013d0a:	4413      	add	r3, r2
 8013d0c:	781b      	ldrb	r3, [r3, #0]
 8013d0e:	2bf7      	cmp	r3, #247	; 0xf7
 8013d10:	d11e      	bne.n	8013d50 <firmata_parse+0xe4>
			for(int i=1;i<datalen-1;i++)
 8013d12:	2301      	movs	r3, #1
 8013d14:	60bb      	str	r3, [r7, #8]
 8013d16:	e00a      	b.n	8013d2e <firmata_parse+0xc2>
				dataBuffer[i-1]=inputData[i];
 8013d18:	68bb      	ldr	r3, [r7, #8]
 8013d1a:	687a      	ldr	r2, [r7, #4]
 8013d1c:	441a      	add	r2, r3
 8013d1e:	68bb      	ldr	r3, [r7, #8]
 8013d20:	3b01      	subs	r3, #1
 8013d22:	7811      	ldrb	r1, [r2, #0]
 8013d24:	4a0d      	ldr	r2, [pc, #52]	; (8013d5c <firmata_parse+0xf0>)
 8013d26:	54d1      	strb	r1, [r2, r3]
			for(int i=1;i<datalen-1;i++)
 8013d28:	68bb      	ldr	r3, [r7, #8]
 8013d2a:	3301      	adds	r3, #1
 8013d2c:	60bb      	str	r3, [r7, #8]
 8013d2e:	78fb      	ldrb	r3, [r7, #3]
 8013d30:	3b01      	subs	r3, #1
 8013d32:	68ba      	ldr	r2, [r7, #8]
 8013d34:	429a      	cmp	r2, r3
 8013d36:	dbef      	blt.n	8013d18 <firmata_parse+0xac>
			sysexBytesRead=datalen-2;
 8013d38:	78fb      	ldrb	r3, [r7, #3]
 8013d3a:	3b02      	subs	r3, #2
 8013d3c:	461a      	mov	r2, r3
 8013d3e:	4b08      	ldr	r3, [pc, #32]	; (8013d60 <firmata_parse+0xf4>)
 8013d40:	601a      	str	r2, [r3, #0]
			firmata_processSysexMessage();
 8013d42:	f7ff ff73 	bl	8013c2c <firmata_processSysexMessage>
			break;
 8013d46:	e004      	b.n	8013d52 <firmata_parse+0xe6>
			break;
 8013d48:	bf00      	nop
 8013d4a:	e002      	b.n	8013d52 <firmata_parse+0xe6>
		case REPORT_VERSION:
			break;
 8013d4c:	bf00      	nop
 8013d4e:	e000      	b.n	8013d52 <firmata_parse+0xe6>
				return ;
 8013d50:	bf00      	nop
	}
}
 8013d52:	3710      	adds	r7, #16
 8013d54:	46bd      	mov	sp, r7
 8013d56:	bd80      	pop	{r7, pc}
 8013d58:	200011dc 	.word	0x200011dc
 8013d5c:	200011e8 	.word	0x200011e8
 8013d60:	200011d8 	.word	0x200011d8

08013d64 <HAL_GPIO_EXTI_Callback>:
uint8_t pause_down[8]={0x01,0x00,0x3f,0x00,0x00,0x00,0x00,0x00};
uint8_t full_screem_down[8]={0x01,0x00,0x45,0x00,0x00,0x00,0x00,0x00};

float ad0,ad1;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8013d64:	b580      	push	{r7, lr}
 8013d66:	b082      	sub	sp, #8
 8013d68:	af00      	add	r7, sp, #0
 8013d6a:	4603      	mov	r3, r0
 8013d6c:	80fb      	strh	r3, [r7, #6]
	 if(GPIO_Pin == GPIO_PIN_3){
 8013d6e:	88fb      	ldrh	r3, [r7, #6]
 8013d70:	2b08      	cmp	r3, #8
 8013d72:	d11f      	bne.n	8013db4 <HAL_GPIO_EXTI_Callback+0x50>
		 if(1==HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3))
 8013d74:	2108      	movs	r1, #8
 8013d76:	48b1      	ldr	r0, [pc, #708]	; (801403c <HAL_GPIO_EXTI_Callback+0x2d8>)
 8013d78:	f002 fa1c 	bl	80161b4 <HAL_GPIO_ReadPin>
 8013d7c:	4603      	mov	r3, r0
 8013d7e:	2b01      	cmp	r3, #1
 8013d80:	d10a      	bne.n	8013d98 <HAL_GPIO_EXTI_Callback+0x34>
		 {
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8013d82:	2208      	movs	r2, #8
 8013d84:	49ae      	ldr	r1, [pc, #696]	; (8014040 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8013d86:	48af      	ldr	r0, [pc, #700]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013d88:	f7fd ff88 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8013d8c:	2200      	movs	r2, #0
 8013d8e:	2101      	movs	r1, #1
 8013d90:	48ad      	ldr	r0, [pc, #692]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013d92:	f002 fa26 	bl	80161e2 <HAL_GPIO_WritePin>
 8013d96:	e009      	b.n	8013dac <HAL_GPIO_EXTI_Callback+0x48>
		 }else{
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,j_down,8);
 8013d98:	2208      	movs	r2, #8
 8013d9a:	49ac      	ldr	r1, [pc, #688]	; (801404c <HAL_GPIO_EXTI_Callback+0x2e8>)
 8013d9c:	48a9      	ldr	r0, [pc, #676]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013d9e:	f7fd ff7d 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8013da2:	2201      	movs	r2, #1
 8013da4:	2101      	movs	r1, #1
 8013da6:	48a8      	ldr	r0, [pc, #672]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013da8:	f002 fa1b 	bl	80161e2 <HAL_GPIO_WritePin>
		 }
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 8013dac:	4ba8      	ldr	r3, [pc, #672]	; (8014050 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8013dae:	2208      	movs	r2, #8
 8013db0:	615a      	str	r2, [r3, #20]
		 }
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
	 }else{
		 ;
	 }
}
 8013db2:	e13f      	b.n	8014034 <HAL_GPIO_EXTI_Callback+0x2d0>
	 }else if(GPIO_Pin == GPIO_PIN_2){
 8013db4:	88fb      	ldrh	r3, [r7, #6]
 8013db6:	2b04      	cmp	r3, #4
 8013db8:	d11f      	bne.n	8013dfa <HAL_GPIO_EXTI_Callback+0x96>
		 if(1==HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2))
 8013dba:	2104      	movs	r1, #4
 8013dbc:	489f      	ldr	r0, [pc, #636]	; (801403c <HAL_GPIO_EXTI_Callback+0x2d8>)
 8013dbe:	f002 f9f9 	bl	80161b4 <HAL_GPIO_ReadPin>
 8013dc2:	4603      	mov	r3, r0
 8013dc4:	2b01      	cmp	r3, #1
 8013dc6:	d10a      	bne.n	8013dde <HAL_GPIO_EXTI_Callback+0x7a>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8013dc8:	2208      	movs	r2, #8
 8013dca:	499d      	ldr	r1, [pc, #628]	; (8014040 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8013dcc:	489d      	ldr	r0, [pc, #628]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013dce:	f7fd ff65 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8013dd2:	2200      	movs	r2, #0
 8013dd4:	2101      	movs	r1, #1
 8013dd6:	489c      	ldr	r0, [pc, #624]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013dd8:	f002 fa03 	bl	80161e2 <HAL_GPIO_WritePin>
 8013ddc:	e009      	b.n	8013df2 <HAL_GPIO_EXTI_Callback+0x8e>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,k_down,8);
 8013dde:	2208      	movs	r2, #8
 8013de0:	499c      	ldr	r1, [pc, #624]	; (8014054 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8013de2:	4898      	ldr	r0, [pc, #608]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013de4:	f7fd ff5a 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8013de8:	2201      	movs	r2, #1
 8013dea:	2101      	movs	r1, #1
 8013dec:	4896      	ldr	r0, [pc, #600]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013dee:	f002 f9f8 	bl	80161e2 <HAL_GPIO_WritePin>
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_2);
 8013df2:	4b97      	ldr	r3, [pc, #604]	; (8014050 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8013df4:	2204      	movs	r2, #4
 8013df6:	615a      	str	r2, [r3, #20]
}
 8013df8:	e11c      	b.n	8014034 <HAL_GPIO_EXTI_Callback+0x2d0>
	 }else if(GPIO_Pin == GPIO_PIN_1){
 8013dfa:	88fb      	ldrh	r3, [r7, #6]
 8013dfc:	2b02      	cmp	r3, #2
 8013dfe:	d11f      	bne.n	8013e40 <HAL_GPIO_EXTI_Callback+0xdc>
		 if(1==HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1))
 8013e00:	2102      	movs	r1, #2
 8013e02:	488e      	ldr	r0, [pc, #568]	; (801403c <HAL_GPIO_EXTI_Callback+0x2d8>)
 8013e04:	f002 f9d6 	bl	80161b4 <HAL_GPIO_ReadPin>
 8013e08:	4603      	mov	r3, r0
 8013e0a:	2b01      	cmp	r3, #1
 8013e0c:	d10a      	bne.n	8013e24 <HAL_GPIO_EXTI_Callback+0xc0>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8013e0e:	2208      	movs	r2, #8
 8013e10:	498b      	ldr	r1, [pc, #556]	; (8014040 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8013e12:	488c      	ldr	r0, [pc, #560]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013e14:	f7fd ff42 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8013e18:	2200      	movs	r2, #0
 8013e1a:	2101      	movs	r1, #1
 8013e1c:	488a      	ldr	r0, [pc, #552]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013e1e:	f002 f9e0 	bl	80161e2 <HAL_GPIO_WritePin>
 8013e22:	e009      	b.n	8013e38 <HAL_GPIO_EXTI_Callback+0xd4>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,l_down,8);
 8013e24:	2208      	movs	r2, #8
 8013e26:	498c      	ldr	r1, [pc, #560]	; (8014058 <HAL_GPIO_EXTI_Callback+0x2f4>)
 8013e28:	4886      	ldr	r0, [pc, #536]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013e2a:	f7fd ff37 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8013e2e:	2201      	movs	r2, #1
 8013e30:	2101      	movs	r1, #1
 8013e32:	4885      	ldr	r0, [pc, #532]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013e34:	f002 f9d5 	bl	80161e2 <HAL_GPIO_WritePin>
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_1);
 8013e38:	4b85      	ldr	r3, [pc, #532]	; (8014050 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8013e3a:	2202      	movs	r2, #2
 8013e3c:	615a      	str	r2, [r3, #20]
}
 8013e3e:	e0f9      	b.n	8014034 <HAL_GPIO_EXTI_Callback+0x2d0>
	 }else if(GPIO_Pin == GPIO_PIN_0){
 8013e40:	88fb      	ldrh	r3, [r7, #6]
 8013e42:	2b01      	cmp	r3, #1
 8013e44:	d11f      	bne.n	8013e86 <HAL_GPIO_EXTI_Callback+0x122>
		 if(1==HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0))
 8013e46:	2101      	movs	r1, #1
 8013e48:	487c      	ldr	r0, [pc, #496]	; (801403c <HAL_GPIO_EXTI_Callback+0x2d8>)
 8013e4a:	f002 f9b3 	bl	80161b4 <HAL_GPIO_ReadPin>
 8013e4e:	4603      	mov	r3, r0
 8013e50:	2b01      	cmp	r3, #1
 8013e52:	d10a      	bne.n	8013e6a <HAL_GPIO_EXTI_Callback+0x106>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8013e54:	2208      	movs	r2, #8
 8013e56:	497a      	ldr	r1, [pc, #488]	; (8014040 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8013e58:	487a      	ldr	r0, [pc, #488]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013e5a:	f7fd ff1f 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8013e5e:	2200      	movs	r2, #0
 8013e60:	2101      	movs	r1, #1
 8013e62:	4879      	ldr	r0, [pc, #484]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013e64:	f002 f9bd 	bl	80161e2 <HAL_GPIO_WritePin>
 8013e68:	e009      	b.n	8013e7e <HAL_GPIO_EXTI_Callback+0x11a>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,i_down,8);
 8013e6a:	2208      	movs	r2, #8
 8013e6c:	497b      	ldr	r1, [pc, #492]	; (801405c <HAL_GPIO_EXTI_Callback+0x2f8>)
 8013e6e:	4875      	ldr	r0, [pc, #468]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013e70:	f7fd ff14 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8013e74:	2201      	movs	r2, #1
 8013e76:	2101      	movs	r1, #1
 8013e78:	4873      	ldr	r0, [pc, #460]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013e7a:	f002 f9b2 	bl	80161e2 <HAL_GPIO_WritePin>
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8013e7e:	4b74      	ldr	r3, [pc, #464]	; (8014050 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8013e80:	2201      	movs	r2, #1
 8013e82:	615a      	str	r2, [r3, #20]
}
 8013e84:	e0d6      	b.n	8014034 <HAL_GPIO_EXTI_Callback+0x2d0>
	 }else if(GPIO_Pin == GPIO_PIN_9){
 8013e86:	88fb      	ldrh	r3, [r7, #6]
 8013e88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013e8c:	d121      	bne.n	8013ed2 <HAL_GPIO_EXTI_Callback+0x16e>
		 if(1==HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 8013e8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013e92:	486d      	ldr	r0, [pc, #436]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013e94:	f002 f98e 	bl	80161b4 <HAL_GPIO_ReadPin>
 8013e98:	4603      	mov	r3, r0
 8013e9a:	2b01      	cmp	r3, #1
 8013e9c:	d10a      	bne.n	8013eb4 <HAL_GPIO_EXTI_Callback+0x150>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8013e9e:	2208      	movs	r2, #8
 8013ea0:	4967      	ldr	r1, [pc, #412]	; (8014040 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8013ea2:	4868      	ldr	r0, [pc, #416]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013ea4:	f7fd fefa 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8013ea8:	2200      	movs	r2, #0
 8013eaa:	2101      	movs	r1, #1
 8013eac:	4866      	ldr	r0, [pc, #408]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013eae:	f002 f998 	bl	80161e2 <HAL_GPIO_WritePin>
 8013eb2:	e009      	b.n	8013ec8 <HAL_GPIO_EXTI_Callback+0x164>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,o_down,8);
 8013eb4:	2208      	movs	r2, #8
 8013eb6:	496a      	ldr	r1, [pc, #424]	; (8014060 <HAL_GPIO_EXTI_Callback+0x2fc>)
 8013eb8:	4862      	ldr	r0, [pc, #392]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013eba:	f7fd feef 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8013ebe:	2201      	movs	r2, #1
 8013ec0:	2101      	movs	r1, #1
 8013ec2:	4861      	ldr	r0, [pc, #388]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013ec4:	f002 f98d 	bl	80161e2 <HAL_GPIO_WritePin>
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_9);
 8013ec8:	4b61      	ldr	r3, [pc, #388]	; (8014050 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8013eca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013ece:	615a      	str	r2, [r3, #20]
}
 8013ed0:	e0b0      	b.n	8014034 <HAL_GPIO_EXTI_Callback+0x2d0>
	 }else if(GPIO_Pin == GPIO_PIN_8){
 8013ed2:	88fb      	ldrh	r3, [r7, #6]
 8013ed4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013ed8:	d121      	bne.n	8013f1e <HAL_GPIO_EXTI_Callback+0x1ba>
		 if(1==HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8013eda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8013ede:	485a      	ldr	r0, [pc, #360]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013ee0:	f002 f968 	bl	80161b4 <HAL_GPIO_ReadPin>
 8013ee4:	4603      	mov	r3, r0
 8013ee6:	2b01      	cmp	r3, #1
 8013ee8:	d10a      	bne.n	8013f00 <HAL_GPIO_EXTI_Callback+0x19c>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8013eea:	2208      	movs	r2, #8
 8013eec:	4954      	ldr	r1, [pc, #336]	; (8014040 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8013eee:	4855      	ldr	r0, [pc, #340]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013ef0:	f7fd fed4 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8013ef4:	2200      	movs	r2, #0
 8013ef6:	2101      	movs	r1, #1
 8013ef8:	4853      	ldr	r0, [pc, #332]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013efa:	f002 f972 	bl	80161e2 <HAL_GPIO_WritePin>
 8013efe:	e009      	b.n	8013f14 <HAL_GPIO_EXTI_Callback+0x1b0>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,p_down,8);
 8013f00:	2208      	movs	r2, #8
 8013f02:	4958      	ldr	r1, [pc, #352]	; (8014064 <HAL_GPIO_EXTI_Callback+0x300>)
 8013f04:	484f      	ldr	r0, [pc, #316]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013f06:	f7fd fec9 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8013f0a:	2201      	movs	r2, #1
 8013f0c:	2101      	movs	r1, #1
 8013f0e:	484e      	ldr	r0, [pc, #312]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013f10:	f002 f967 	bl	80161e2 <HAL_GPIO_WritePin>
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8);
 8013f14:	4b4e      	ldr	r3, [pc, #312]	; (8014050 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8013f16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013f1a:	615a      	str	r2, [r3, #20]
}
 8013f1c:	e08a      	b.n	8014034 <HAL_GPIO_EXTI_Callback+0x2d0>
	 }else if(GPIO_Pin == GPIO_PIN_7){
 8013f1e:	88fb      	ldrh	r3, [r7, #6]
 8013f20:	2b80      	cmp	r3, #128	; 0x80
 8013f22:	d11f      	bne.n	8013f64 <HAL_GPIO_EXTI_Callback+0x200>
		 if(1==HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7))
 8013f24:	2180      	movs	r1, #128	; 0x80
 8013f26:	4848      	ldr	r0, [pc, #288]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013f28:	f002 f944 	bl	80161b4 <HAL_GPIO_ReadPin>
 8013f2c:	4603      	mov	r3, r0
 8013f2e:	2b01      	cmp	r3, #1
 8013f30:	d10a      	bne.n	8013f48 <HAL_GPIO_EXTI_Callback+0x1e4>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8013f32:	2208      	movs	r2, #8
 8013f34:	4942      	ldr	r1, [pc, #264]	; (8014040 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8013f36:	4843      	ldr	r0, [pc, #268]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013f38:	f7fd feb0 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8013f3c:	2200      	movs	r2, #0
 8013f3e:	2101      	movs	r1, #1
 8013f40:	4841      	ldr	r0, [pc, #260]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013f42:	f002 f94e 	bl	80161e2 <HAL_GPIO_WritePin>
 8013f46:	e009      	b.n	8013f5c <HAL_GPIO_EXTI_Callback+0x1f8>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,space_down,8);
 8013f48:	2208      	movs	r2, #8
 8013f4a:	4947      	ldr	r1, [pc, #284]	; (8014068 <HAL_GPIO_EXTI_Callback+0x304>)
 8013f4c:	483d      	ldr	r0, [pc, #244]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013f4e:	f7fd fea5 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8013f52:	2201      	movs	r2, #1
 8013f54:	2101      	movs	r1, #1
 8013f56:	483c      	ldr	r0, [pc, #240]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013f58:	f002 f943 	bl	80161e2 <HAL_GPIO_WritePin>
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7);
 8013f5c:	4b3c      	ldr	r3, [pc, #240]	; (8014050 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8013f5e:	2280      	movs	r2, #128	; 0x80
 8013f60:	615a      	str	r2, [r3, #20]
}
 8013f62:	e067      	b.n	8014034 <HAL_GPIO_EXTI_Callback+0x2d0>
	 }else if(GPIO_Pin == GPIO_PIN_4){
 8013f64:	88fb      	ldrh	r3, [r7, #6]
 8013f66:	2b10      	cmp	r3, #16
 8013f68:	d11f      	bne.n	8013faa <HAL_GPIO_EXTI_Callback+0x246>
		 if(1==HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4))
 8013f6a:	2110      	movs	r1, #16
 8013f6c:	4836      	ldr	r0, [pc, #216]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013f6e:	f002 f921 	bl	80161b4 <HAL_GPIO_ReadPin>
 8013f72:	4603      	mov	r3, r0
 8013f74:	2b01      	cmp	r3, #1
 8013f76:	d10a      	bne.n	8013f8e <HAL_GPIO_EXTI_Callback+0x22a>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8013f78:	2208      	movs	r2, #8
 8013f7a:	4931      	ldr	r1, [pc, #196]	; (8014040 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8013f7c:	4831      	ldr	r0, [pc, #196]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013f7e:	f7fd fe8d 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8013f82:	2200      	movs	r2, #0
 8013f84:	2101      	movs	r1, #1
 8013f86:	4830      	ldr	r0, [pc, #192]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013f88:	f002 f92b 	bl	80161e2 <HAL_GPIO_WritePin>
 8013f8c:	e009      	b.n	8013fa2 <HAL_GPIO_EXTI_Callback+0x23e>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,start_down,8);
 8013f8e:	2208      	movs	r2, #8
 8013f90:	4936      	ldr	r1, [pc, #216]	; (801406c <HAL_GPIO_EXTI_Callback+0x308>)
 8013f92:	482c      	ldr	r0, [pc, #176]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013f94:	f7fd fe82 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8013f98:	2201      	movs	r2, #1
 8013f9a:	2101      	movs	r1, #1
 8013f9c:	482a      	ldr	r0, [pc, #168]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013f9e:	f002 f920 	bl	80161e2 <HAL_GPIO_WritePin>
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 8013fa2:	4b2b      	ldr	r3, [pc, #172]	; (8014050 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8013fa4:	2210      	movs	r2, #16
 8013fa6:	615a      	str	r2, [r3, #20]
}
 8013fa8:	e044      	b.n	8014034 <HAL_GPIO_EXTI_Callback+0x2d0>
	 }else if(GPIO_Pin == GPIO_PIN_5){
 8013faa:	88fb      	ldrh	r3, [r7, #6]
 8013fac:	2b20      	cmp	r3, #32
 8013fae:	d11f      	bne.n	8013ff0 <HAL_GPIO_EXTI_Callback+0x28c>
		 if(1==HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 8013fb0:	2120      	movs	r1, #32
 8013fb2:	4825      	ldr	r0, [pc, #148]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013fb4:	f002 f8fe 	bl	80161b4 <HAL_GPIO_ReadPin>
 8013fb8:	4603      	mov	r3, r0
 8013fba:	2b01      	cmp	r3, #1
 8013fbc:	d10a      	bne.n	8013fd4 <HAL_GPIO_EXTI_Callback+0x270>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8013fbe:	2208      	movs	r2, #8
 8013fc0:	491f      	ldr	r1, [pc, #124]	; (8014040 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8013fc2:	4820      	ldr	r0, [pc, #128]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013fc4:	f7fd fe6a 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8013fc8:	2200      	movs	r2, #0
 8013fca:	2101      	movs	r1, #1
 8013fcc:	481e      	ldr	r0, [pc, #120]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013fce:	f002 f908 	bl	80161e2 <HAL_GPIO_WritePin>
 8013fd2:	e009      	b.n	8013fe8 <HAL_GPIO_EXTI_Callback+0x284>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,pause_down,8);
 8013fd4:	2208      	movs	r2, #8
 8013fd6:	4926      	ldr	r1, [pc, #152]	; (8014070 <HAL_GPIO_EXTI_Callback+0x30c>)
 8013fd8:	481a      	ldr	r0, [pc, #104]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8013fda:	f7fd fe5f 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8013fde:	2201      	movs	r2, #1
 8013fe0:	2101      	movs	r1, #1
 8013fe2:	4819      	ldr	r0, [pc, #100]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013fe4:	f002 f8fd 	bl	80161e2 <HAL_GPIO_WritePin>
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5);
 8013fe8:	4b19      	ldr	r3, [pc, #100]	; (8014050 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8013fea:	2220      	movs	r2, #32
 8013fec:	615a      	str	r2, [r3, #20]
}
 8013fee:	e021      	b.n	8014034 <HAL_GPIO_EXTI_Callback+0x2d0>
	 }else if(GPIO_Pin == GPIO_PIN_6){
 8013ff0:	88fb      	ldrh	r3, [r7, #6]
 8013ff2:	2b40      	cmp	r3, #64	; 0x40
 8013ff4:	d11e      	bne.n	8014034 <HAL_GPIO_EXTI_Callback+0x2d0>
		 if(1==HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6))
 8013ff6:	2140      	movs	r1, #64	; 0x40
 8013ff8:	4813      	ldr	r0, [pc, #76]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8013ffa:	f002 f8db 	bl	80161b4 <HAL_GPIO_ReadPin>
 8013ffe:	4603      	mov	r3, r0
 8014000:	2b01      	cmp	r3, #1
 8014002:	d10a      	bne.n	801401a <HAL_GPIO_EXTI_Callback+0x2b6>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8014004:	2208      	movs	r2, #8
 8014006:	490e      	ldr	r1, [pc, #56]	; (8014040 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8014008:	480e      	ldr	r0, [pc, #56]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 801400a:	f7fd fe47 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 801400e:	2200      	movs	r2, #0
 8014010:	2101      	movs	r1, #1
 8014012:	480d      	ldr	r0, [pc, #52]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8014014:	f002 f8e5 	bl	80161e2 <HAL_GPIO_WritePin>
 8014018:	e009      	b.n	801402e <HAL_GPIO_EXTI_Callback+0x2ca>
			 DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,full_screem_down,8);
 801401a:	2208      	movs	r2, #8
 801401c:	4915      	ldr	r1, [pc, #84]	; (8014074 <HAL_GPIO_EXTI_Callback+0x310>)
 801401e:	4809      	ldr	r0, [pc, #36]	; (8014044 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8014020:	f7fd fe3c 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8014024:	2201      	movs	r2, #1
 8014026:	2101      	movs	r1, #1
 8014028:	4807      	ldr	r0, [pc, #28]	; (8014048 <HAL_GPIO_EXTI_Callback+0x2e4>)
 801402a:	f002 f8da 	bl	80161e2 <HAL_GPIO_WritePin>
		 __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 801402e:	4b08      	ldr	r3, [pc, #32]	; (8014050 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8014030:	2240      	movs	r2, #64	; 0x40
 8014032:	615a      	str	r2, [r3, #20]
}
 8014034:	bf00      	nop
 8014036:	3708      	adds	r7, #8
 8014038:	46bd      	mov	sp, r7
 801403a:	bd80      	pop	{r7, pc}
 801403c:	40011000 	.word	0x40011000
 8014040:	200006d8 	.word	0x200006d8
 8014044:	20001514 	.word	0x20001514
 8014048:	40010c00 	.word	0x40010c00
 801404c:	20000324 	.word	0x20000324
 8014050:	40010400 	.word	0x40010400
 8014054:	2000032c 	.word	0x2000032c
 8014058:	20000334 	.word	0x20000334
 801405c:	2000033c 	.word	0x2000033c
 8014060:	20000344 	.word	0x20000344
 8014064:	2000034c 	.word	0x2000034c
 8014068:	20000354 	.word	0x20000354
 801406c:	2000035c 	.word	0x2000035c
 8014070:	20000364 	.word	0x20000364
 8014074:	2000036c 	.word	0x2000036c

08014078 <reportAnalogstick>:

void reportAnalogstick(){
 8014078:	b580      	push	{r7, lr}
 801407a:	af00      	add	r7, sp, #0
	if(fabs(old_x-ad0)>1){
 801407c:	4b4e      	ldr	r3, [pc, #312]	; (80141b8 <reportAnalogstick+0x140>)
 801407e:	681a      	ldr	r2, [r3, #0]
 8014080:	4b4e      	ldr	r3, [pc, #312]	; (80141bc <reportAnalogstick+0x144>)
 8014082:	681b      	ldr	r3, [r3, #0]
 8014084:	4619      	mov	r1, r3
 8014086:	4610      	mov	r0, r2
 8014088:	f7fa fdde 	bl	800ec48 <__aeabi_fsub>
 801408c:	4603      	mov	r3, r0
 801408e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014092:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8014096:	4618      	mov	r0, r3
 8014098:	f7fb f89c 	bl	800f1d4 <__aeabi_fcmpgt>
 801409c:	4603      	mov	r3, r0
 801409e:	2b00      	cmp	r3, #0
 80140a0:	d035      	beq.n	801410e <reportAnalogstick+0x96>
		if(ad0<0.6){
 80140a2:	4b46      	ldr	r3, [pc, #280]	; (80141bc <reportAnalogstick+0x144>)
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	4618      	mov	r0, r3
 80140a8:	f7fa fa2a 	bl	800e500 <__aeabi_f2d>
 80140ac:	a33e      	add	r3, pc, #248	; (adr r3, 80141a8 <reportAnalogstick+0x130>)
 80140ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140b2:	f7fa fcef 	bl	800ea94 <__aeabi_dcmplt>
 80140b6:	4603      	mov	r3, r0
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	d009      	beq.n	80140d0 <reportAnalogstick+0x58>
			old_x=ad0;
 80140bc:	4b3f      	ldr	r3, [pc, #252]	; (80141bc <reportAnalogstick+0x144>)
 80140be:	681b      	ldr	r3, [r3, #0]
 80140c0:	4a3d      	ldr	r2, [pc, #244]	; (80141b8 <reportAnalogstick+0x140>)
 80140c2:	6013      	str	r3, [r2, #0]
			DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,a_down,8);
 80140c4:	2208      	movs	r2, #8
 80140c6:	493e      	ldr	r1, [pc, #248]	; (80141c0 <reportAnalogstick+0x148>)
 80140c8:	483e      	ldr	r0, [pc, #248]	; (80141c4 <reportAnalogstick+0x14c>)
 80140ca:	f7fd fde7 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
 80140ce:	e01e      	b.n	801410e <reportAnalogstick+0x96>
		}else if(ad0>2.6){
 80140d0:	4b3a      	ldr	r3, [pc, #232]	; (80141bc <reportAnalogstick+0x144>)
 80140d2:	681b      	ldr	r3, [r3, #0]
 80140d4:	4618      	mov	r0, r3
 80140d6:	f7fa fa13 	bl	800e500 <__aeabi_f2d>
 80140da:	a335      	add	r3, pc, #212	; (adr r3, 80141b0 <reportAnalogstick+0x138>)
 80140dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140e0:	f7fa fcf6 	bl	800ead0 <__aeabi_dcmpgt>
 80140e4:	4603      	mov	r3, r0
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d009      	beq.n	80140fe <reportAnalogstick+0x86>
			old_x=ad0;
 80140ea:	4b34      	ldr	r3, [pc, #208]	; (80141bc <reportAnalogstick+0x144>)
 80140ec:	681b      	ldr	r3, [r3, #0]
 80140ee:	4a32      	ldr	r2, [pc, #200]	; (80141b8 <reportAnalogstick+0x140>)
 80140f0:	6013      	str	r3, [r2, #0]
			DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,d_down,8);
 80140f2:	2208      	movs	r2, #8
 80140f4:	4934      	ldr	r1, [pc, #208]	; (80141c8 <reportAnalogstick+0x150>)
 80140f6:	4833      	ldr	r0, [pc, #204]	; (80141c4 <reportAnalogstick+0x14c>)
 80140f8:	f7fd fdd0 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
 80140fc:	e007      	b.n	801410e <reportAnalogstick+0x96>
		}else{
			old_x=1.6;
 80140fe:	4b2e      	ldr	r3, [pc, #184]	; (80141b8 <reportAnalogstick+0x140>)
 8014100:	4a32      	ldr	r2, [pc, #200]	; (80141cc <reportAnalogstick+0x154>)
 8014102:	601a      	str	r2, [r3, #0]
			DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8014104:	2208      	movs	r2, #8
 8014106:	4932      	ldr	r1, [pc, #200]	; (80141d0 <reportAnalogstick+0x158>)
 8014108:	482e      	ldr	r0, [pc, #184]	; (80141c4 <reportAnalogstick+0x14c>)
 801410a:	f7fd fdc7 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
		}

	}

	if(fabs(old_y-ad1)>1){
 801410e:	4b31      	ldr	r3, [pc, #196]	; (80141d4 <reportAnalogstick+0x15c>)
 8014110:	681a      	ldr	r2, [r3, #0]
 8014112:	4b31      	ldr	r3, [pc, #196]	; (80141d8 <reportAnalogstick+0x160>)
 8014114:	681b      	ldr	r3, [r3, #0]
 8014116:	4619      	mov	r1, r3
 8014118:	4610      	mov	r0, r2
 801411a:	f7fa fd95 	bl	800ec48 <__aeabi_fsub>
 801411e:	4603      	mov	r3, r0
 8014120:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014124:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8014128:	4618      	mov	r0, r3
 801412a:	f7fb f853 	bl	800f1d4 <__aeabi_fcmpgt>
 801412e:	4603      	mov	r3, r0
 8014130:	2b00      	cmp	r3, #0
 8014132:	d100      	bne.n	8014136 <reportAnalogstick+0xbe>
			old_y=1.6;
			DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
		}

	}
}
 8014134:	e035      	b.n	80141a2 <reportAnalogstick+0x12a>
		if(ad1<0.6){
 8014136:	4b28      	ldr	r3, [pc, #160]	; (80141d8 <reportAnalogstick+0x160>)
 8014138:	681b      	ldr	r3, [r3, #0]
 801413a:	4618      	mov	r0, r3
 801413c:	f7fa f9e0 	bl	800e500 <__aeabi_f2d>
 8014140:	a319      	add	r3, pc, #100	; (adr r3, 80141a8 <reportAnalogstick+0x130>)
 8014142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014146:	f7fa fca5 	bl	800ea94 <__aeabi_dcmplt>
 801414a:	4603      	mov	r3, r0
 801414c:	2b00      	cmp	r3, #0
 801414e:	d009      	beq.n	8014164 <reportAnalogstick+0xec>
			old_y=ad1;
 8014150:	4b21      	ldr	r3, [pc, #132]	; (80141d8 <reportAnalogstick+0x160>)
 8014152:	681b      	ldr	r3, [r3, #0]
 8014154:	4a1f      	ldr	r2, [pc, #124]	; (80141d4 <reportAnalogstick+0x15c>)
 8014156:	6013      	str	r3, [r2, #0]
			DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,s_down,8);
 8014158:	2208      	movs	r2, #8
 801415a:	4920      	ldr	r1, [pc, #128]	; (80141dc <reportAnalogstick+0x164>)
 801415c:	4819      	ldr	r0, [pc, #100]	; (80141c4 <reportAnalogstick+0x14c>)
 801415e:	f7fd fd9d 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
}
 8014162:	e01e      	b.n	80141a2 <reportAnalogstick+0x12a>
		}else if(ad1>2.6){
 8014164:	4b1c      	ldr	r3, [pc, #112]	; (80141d8 <reportAnalogstick+0x160>)
 8014166:	681b      	ldr	r3, [r3, #0]
 8014168:	4618      	mov	r0, r3
 801416a:	f7fa f9c9 	bl	800e500 <__aeabi_f2d>
 801416e:	a310      	add	r3, pc, #64	; (adr r3, 80141b0 <reportAnalogstick+0x138>)
 8014170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014174:	f7fa fcac 	bl	800ead0 <__aeabi_dcmpgt>
 8014178:	4603      	mov	r3, r0
 801417a:	2b00      	cmp	r3, #0
 801417c:	d009      	beq.n	8014192 <reportAnalogstick+0x11a>
			old_y=ad1;
 801417e:	4b16      	ldr	r3, [pc, #88]	; (80141d8 <reportAnalogstick+0x160>)
 8014180:	681b      	ldr	r3, [r3, #0]
 8014182:	4a14      	ldr	r2, [pc, #80]	; (80141d4 <reportAnalogstick+0x15c>)
 8014184:	6013      	str	r3, [r2, #0]
			DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,w_down,8);
 8014186:	2208      	movs	r2, #8
 8014188:	4915      	ldr	r1, [pc, #84]	; (80141e0 <reportAnalogstick+0x168>)
 801418a:	480e      	ldr	r0, [pc, #56]	; (80141c4 <reportAnalogstick+0x14c>)
 801418c:	f7fd fd86 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
}
 8014190:	e007      	b.n	80141a2 <reportAnalogstick+0x12a>
			old_y=1.6;
 8014192:	4b10      	ldr	r3, [pc, #64]	; (80141d4 <reportAnalogstick+0x15c>)
 8014194:	4a0d      	ldr	r2, [pc, #52]	; (80141cc <reportAnalogstick+0x154>)
 8014196:	601a      	str	r2, [r3, #0]
			DFR_USBD_KEYBOARD_HID_SendReport(&hUsbDeviceFS,key_up,8);
 8014198:	2208      	movs	r2, #8
 801419a:	490d      	ldr	r1, [pc, #52]	; (80141d0 <reportAnalogstick+0x158>)
 801419c:	4809      	ldr	r0, [pc, #36]	; (80141c4 <reportAnalogstick+0x14c>)
 801419e:	f7fd fd7d 	bl	8011c9c <DFR_USBD_KEYBOARD_HID_SendReport>
}
 80141a2:	bf00      	nop
 80141a4:	bd80      	pop	{r7, pc}
 80141a6:	bf00      	nop
 80141a8:	33333333 	.word	0x33333333
 80141ac:	3fe33333 	.word	0x3fe33333
 80141b0:	cccccccd 	.word	0xcccccccd
 80141b4:	4004cccc 	.word	0x4004cccc
 80141b8:	200006e0 	.word	0x200006e0
 80141bc:	20001234 	.word	0x20001234
 80141c0:	20000304 	.word	0x20000304
 80141c4:	20001514 	.word	0x20001514
 80141c8:	2000030c 	.word	0x2000030c
 80141cc:	3fcccccd 	.word	0x3fcccccd
 80141d0:	200006d8 	.word	0x200006d8
 80141d4:	200006e4 	.word	0x200006e4
 80141d8:	20001410 	.word	0x20001410
 80141dc:	2000031c 	.word	0x2000031c
 80141e0:	20000314 	.word	0x20000314
 80141e4:	00000000 	.word	0x00000000

080141e8 <HAL_ADC_ConvCpltCallback>:


uint32_t ADC_Value[100];

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80141e8:	b590      	push	{r4, r7, lr}
 80141ea:	b083      	sub	sp, #12
 80141ec:	af00      	add	r7, sp, #0
 80141ee:	6078      	str	r0, [r7, #4]
  ad0 = (float)ADC_Value[0] / 4096 * 3.3;
 80141f0:	4b21      	ldr	r3, [pc, #132]	; (8014278 <HAL_ADC_ConvCpltCallback+0x90>)
 80141f2:	681b      	ldr	r3, [r3, #0]
 80141f4:	4618      	mov	r0, r3
 80141f6:	f7fa fdd9 	bl	800edac <__aeabi_ui2f>
 80141fa:	4603      	mov	r3, r0
 80141fc:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8014200:	4618      	mov	r0, r3
 8014202:	f7fa fedf 	bl	800efc4 <__aeabi_fdiv>
 8014206:	4603      	mov	r3, r0
 8014208:	4618      	mov	r0, r3
 801420a:	f7fa f979 	bl	800e500 <__aeabi_f2d>
 801420e:	a318      	add	r3, pc, #96	; (adr r3, 8014270 <HAL_ADC_ConvCpltCallback+0x88>)
 8014210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014214:	f7fa f9cc 	bl	800e5b0 <__aeabi_dmul>
 8014218:	4603      	mov	r3, r0
 801421a:	460c      	mov	r4, r1
 801421c:	4618      	mov	r0, r3
 801421e:	4621      	mov	r1, r4
 8014220:	f7fa fcbe 	bl	800eba0 <__aeabi_d2f>
 8014224:	4602      	mov	r2, r0
 8014226:	4b15      	ldr	r3, [pc, #84]	; (801427c <HAL_ADC_ConvCpltCallback+0x94>)
 8014228:	601a      	str	r2, [r3, #0]
  ad1 = (float)ADC_Value[1] / 4096 * 3.3;
 801422a:	4b13      	ldr	r3, [pc, #76]	; (8014278 <HAL_ADC_ConvCpltCallback+0x90>)
 801422c:	685b      	ldr	r3, [r3, #4]
 801422e:	4618      	mov	r0, r3
 8014230:	f7fa fdbc 	bl	800edac <__aeabi_ui2f>
 8014234:	4603      	mov	r3, r0
 8014236:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 801423a:	4618      	mov	r0, r3
 801423c:	f7fa fec2 	bl	800efc4 <__aeabi_fdiv>
 8014240:	4603      	mov	r3, r0
 8014242:	4618      	mov	r0, r3
 8014244:	f7fa f95c 	bl	800e500 <__aeabi_f2d>
 8014248:	a309      	add	r3, pc, #36	; (adr r3, 8014270 <HAL_ADC_ConvCpltCallback+0x88>)
 801424a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801424e:	f7fa f9af 	bl	800e5b0 <__aeabi_dmul>
 8014252:	4603      	mov	r3, r0
 8014254:	460c      	mov	r4, r1
 8014256:	4618      	mov	r0, r3
 8014258:	4621      	mov	r1, r4
 801425a:	f7fa fca1 	bl	800eba0 <__aeabi_d2f>
 801425e:	4602      	mov	r2, r0
 8014260:	4b07      	ldr	r3, [pc, #28]	; (8014280 <HAL_ADC_ConvCpltCallback+0x98>)
 8014262:	601a      	str	r2, [r3, #0]
}
 8014264:	bf00      	nop
 8014266:	370c      	adds	r7, #12
 8014268:	46bd      	mov	sp, r7
 801426a:	bd90      	pop	{r4, r7, pc}
 801426c:	f3af 8000 	nop.w
 8014270:	66666666 	.word	0x66666666
 8014274:	400a6666 	.word	0x400a6666
 8014278:	20001280 	.word	0x20001280
 801427c:	20001234 	.word	0x20001234
 8014280:	20001410 	.word	0x20001410

08014284 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8014284:	b480      	push	{r7}
 8014286:	b083      	sub	sp, #12
 8014288:	af00      	add	r7, sp, #0
 801428a:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM1)
	{
//		reportAnalogstick();
	}

}
 801428c:	bf00      	nop
 801428e:	370c      	adds	r7, #12
 8014290:	46bd      	mov	sp, r7
 8014292:	bc80      	pop	{r7}
 8014294:	4770      	bx	lr
	...

08014298 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8014298:	b580      	push	{r7, lr}
 801429a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	SCB->VTOR=0x0800e000;
 801429c:	4b28      	ldr	r3, [pc, #160]	; (8014340 <main+0xa8>)
 801429e:	4a29      	ldr	r2, [pc, #164]	; (8014344 <main+0xac>)
 80142a0:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80142a2:	f000 fd87 	bl	8014db4 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 80142a6:	2100      	movs	r1, #0
 80142a8:	4827      	ldr	r0, [pc, #156]	; (8014348 <main+0xb0>)
 80142aa:	f005 f88d 	bl	80193c8 <HAL_TIM_PWM_Start>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80142ae:	f000 f863 	bl	8014378 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10,0);
 80142b2:	2200      	movs	r2, #0
 80142b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80142b8:	4824      	ldr	r0, [pc, #144]	; (801434c <main+0xb4>)
 80142ba:	f001 ff92 	bl	80161e2 <HAL_GPIO_WritePin>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80142be:	f000 fa1f 	bl	8014700 <MX_GPIO_Init>
  MX_DMA_Init();
 80142c2:	f000 f9ff 	bl	80146c4 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 80142c6:	f008 fef1 	bl	801d0ac <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 80142ca:	f000 f983 	bl	80145d4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80142ce:	f000 f9cf 	bl	8014670 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80142d2:	f000 f8b1 	bl	8014438 <MX_ADC1_Init>
  MX_I2C2_Init();
 80142d6:	f000 f8fd 	bl	80144d4 <MX_I2C2_Init>
  MX_TIM1_Init();
 80142da:	f000 f929 	bl	8014530 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT((TIM_HandleTypeDef *)&htim1);
 80142de:	481c      	ldr	r0, [pc, #112]	; (8014350 <main+0xb8>)
 80142e0:	f005 f812 	bl	8019308 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10,1);
 80142e4:	2201      	movs	r2, #1
 80142e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80142ea:	4818      	ldr	r0, [pc, #96]	; (801434c <main+0xb4>)
 80142ec:	f001 ff79 	bl	80161e2 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_ADC_Start_DMA(&hadc1,ADC_Value,100);
 80142f0:	2264      	movs	r2, #100	; 0x64
 80142f2:	4918      	ldr	r1, [pc, #96]	; (8014354 <main+0xbc>)
 80142f4:	4818      	ldr	r0, [pc, #96]	; (8014358 <main+0xc0>)
 80142f6:	f000 fecb 	bl	8015090 <HAL_ADC_Start_DMA>
  while(1){
	  if(ad0!=0){
 80142fa:	4b18      	ldr	r3, [pc, #96]	; (801435c <main+0xc4>)
 80142fc:	681b      	ldr	r3, [r3, #0]
 80142fe:	f04f 0100 	mov.w	r1, #0
 8014302:	4618      	mov	r0, r3
 8014304:	f7fa ff3e 	bl	800f184 <__aeabi_fcmpeq>
 8014308:	4603      	mov	r3, r0
 801430a:	2b00      	cmp	r3, #0
 801430c:	d1f5      	bne.n	80142fa <main+0x62>
		  old_x=ad0;
 801430e:	4b13      	ldr	r3, [pc, #76]	; (801435c <main+0xc4>)
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	4a13      	ldr	r2, [pc, #76]	; (8014360 <main+0xc8>)
 8014314:	6013      	str	r3, [r2, #0]
		  old_y=ad1;
 8014316:	4b13      	ldr	r3, [pc, #76]	; (8014364 <main+0xcc>)
 8014318:	681b      	ldr	r3, [r3, #0]
 801431a:	4a13      	ldr	r2, [pc, #76]	; (8014368 <main+0xd0>)
 801431c:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  reportAnalogstick();
 801431e:	f7ff feab 	bl	8014078 <reportAnalogstick>
	  if(flag2==1){
 8014322:	4b12      	ldr	r3, [pc, #72]	; (801436c <main+0xd4>)
 8014324:	781b      	ldrb	r3, [r3, #0]
 8014326:	2b01      	cmp	r3, #1
 8014328:	d1f9      	bne.n	801431e <main+0x86>
		  firmata_parse(my_RxBuf,my_RxLength);
 801432a:	4b11      	ldr	r3, [pc, #68]	; (8014370 <main+0xd8>)
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	4619      	mov	r1, r3
 8014330:	4810      	ldr	r0, [pc, #64]	; (8014374 <main+0xdc>)
 8014332:	f7ff fc9b 	bl	8013c6c <firmata_parse>
		  flag2=0;
 8014336:	4b0d      	ldr	r3, [pc, #52]	; (801436c <main+0xd4>)
 8014338:	2200      	movs	r2, #0
 801433a:	701a      	strb	r2, [r3, #0]
	  reportAnalogstick();
 801433c:	e7ef      	b.n	801431e <main+0x86>
 801433e:	bf00      	nop
 8014340:	e000ed00 	.word	0xe000ed00
 8014344:	0800e000 	.word	0x0800e000
 8014348:	20001238 	.word	0x20001238
 801434c:	40011000 	.word	0x40011000
 8014350:	200014c8 	.word	0x200014c8
 8014354:	20001280 	.word	0x20001280
 8014358:	20001414 	.word	0x20001414
 801435c:	20001234 	.word	0x20001234
 8014360:	200006e0 	.word	0x200006e0
 8014364:	20001410 	.word	0x20001410
 8014368:	200006e4 	.word	0x200006e4
 801436c:	20000d60 	.word	0x20000d60
 8014370:	2000114c 	.word	0x2000114c
 8014374:	20001150 	.word	0x20001150

08014378 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8014378:	b580      	push	{r7, lr}
 801437a:	b096      	sub	sp, #88	; 0x58
 801437c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 801437e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8014382:	2228      	movs	r2, #40	; 0x28
 8014384:	2100      	movs	r1, #0
 8014386:	4618      	mov	r0, r3
 8014388:	f009 fabd 	bl	801d906 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 801438c:	f107 031c 	add.w	r3, r7, #28
 8014390:	2200      	movs	r2, #0
 8014392:	601a      	str	r2, [r3, #0]
 8014394:	605a      	str	r2, [r3, #4]
 8014396:	609a      	str	r2, [r3, #8]
 8014398:	60da      	str	r2, [r3, #12]
 801439a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801439c:	1d3b      	adds	r3, r7, #4
 801439e:	2200      	movs	r2, #0
 80143a0:	601a      	str	r2, [r3, #0]
 80143a2:	605a      	str	r2, [r3, #4]
 80143a4:	609a      	str	r2, [r3, #8]
 80143a6:	60da      	str	r2, [r3, #12]
 80143a8:	611a      	str	r2, [r3, #16]
 80143aa:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80143ac:	2301      	movs	r3, #1
 80143ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80143b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80143b4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80143b6:	2300      	movs	r3, #0
 80143b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80143ba:	2301      	movs	r3, #1
 80143bc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80143be:	2302      	movs	r3, #2
 80143c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80143c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80143c6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80143c8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80143cc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80143ce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80143d2:	4618      	mov	r0, r3
 80143d4:	f004 fa76 	bl	80188c4 <HAL_RCC_OscConfig>
 80143d8:	4603      	mov	r3, r0
 80143da:	2b00      	cmp	r3, #0
 80143dc:	d001      	beq.n	80143e2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80143de:	f000 fa83 	bl	80148e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80143e2:	230f      	movs	r3, #15
 80143e4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80143e6:	2302      	movs	r3, #2
 80143e8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80143ea:	2300      	movs	r3, #0
 80143ec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80143ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80143f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80143f4:	2300      	movs	r3, #0
 80143f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80143f8:	f107 031c 	add.w	r3, r7, #28
 80143fc:	2101      	movs	r1, #1
 80143fe:	4618      	mov	r0, r3
 8014400:	f004 fce0 	bl	8018dc4 <HAL_RCC_ClockConfig>
 8014404:	4603      	mov	r3, r0
 8014406:	2b00      	cmp	r3, #0
 8014408:	d001      	beq.n	801440e <SystemClock_Config+0x96>
  {
    Error_Handler();
 801440a:	f000 fa6d 	bl	80148e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 801440e:	2312      	movs	r3, #18
 8014410:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8014412:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8014416:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8014418:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801441c:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801441e:	1d3b      	adds	r3, r7, #4
 8014420:	4618      	mov	r0, r3
 8014422:	f004 fe6b 	bl	80190fc <HAL_RCCEx_PeriphCLKConfig>
 8014426:	4603      	mov	r3, r0
 8014428:	2b00      	cmp	r3, #0
 801442a:	d001      	beq.n	8014430 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 801442c:	f000 fa5c 	bl	80148e8 <Error_Handler>
  }
}
 8014430:	bf00      	nop
 8014432:	3758      	adds	r7, #88	; 0x58
 8014434:	46bd      	mov	sp, r7
 8014436:	bd80      	pop	{r7, pc}

08014438 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8014438:	b580      	push	{r7, lr}
 801443a:	b084      	sub	sp, #16
 801443c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 801443e:	1d3b      	adds	r3, r7, #4
 8014440:	2200      	movs	r2, #0
 8014442:	601a      	str	r2, [r3, #0]
 8014444:	605a      	str	r2, [r3, #4]
 8014446:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8014448:	4b20      	ldr	r3, [pc, #128]	; (80144cc <MX_ADC1_Init+0x94>)
 801444a:	4a21      	ldr	r2, [pc, #132]	; (80144d0 <MX_ADC1_Init+0x98>)
 801444c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 801444e:	4b1f      	ldr	r3, [pc, #124]	; (80144cc <MX_ADC1_Init+0x94>)
 8014450:	f44f 7280 	mov.w	r2, #256	; 0x100
 8014454:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8014456:	4b1d      	ldr	r3, [pc, #116]	; (80144cc <MX_ADC1_Init+0x94>)
 8014458:	2201      	movs	r2, #1
 801445a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 801445c:	4b1b      	ldr	r3, [pc, #108]	; (80144cc <MX_ADC1_Init+0x94>)
 801445e:	2200      	movs	r2, #0
 8014460:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8014462:	4b1a      	ldr	r3, [pc, #104]	; (80144cc <MX_ADC1_Init+0x94>)
 8014464:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8014468:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 801446a:	4b18      	ldr	r3, [pc, #96]	; (80144cc <MX_ADC1_Init+0x94>)
 801446c:	2200      	movs	r2, #0
 801446e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8014470:	4b16      	ldr	r3, [pc, #88]	; (80144cc <MX_ADC1_Init+0x94>)
 8014472:	2202      	movs	r2, #2
 8014474:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8014476:	4815      	ldr	r0, [pc, #84]	; (80144cc <MX_ADC1_Init+0x94>)
 8014478:	f000 fd20 	bl	8014ebc <HAL_ADC_Init>
 801447c:	4603      	mov	r3, r0
 801447e:	2b00      	cmp	r3, #0
 8014480:	d001      	beq.n	8014486 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8014482:	f000 fa31 	bl	80148e8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8014486:	2300      	movs	r3, #0
 8014488:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 801448a:	2301      	movs	r3, #1
 801448c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 801448e:	2300      	movs	r3, #0
 8014490:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8014492:	1d3b      	adds	r3, r7, #4
 8014494:	4619      	mov	r1, r3
 8014496:	480d      	ldr	r0, [pc, #52]	; (80144cc <MX_ADC1_Init+0x94>)
 8014498:	f000 feea 	bl	8015270 <HAL_ADC_ConfigChannel>
 801449c:	4603      	mov	r3, r0
 801449e:	2b00      	cmp	r3, #0
 80144a0:	d001      	beq.n	80144a6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80144a2:	f000 fa21 	bl	80148e8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80144a6:	2301      	movs	r3, #1
 80144a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80144aa:	2302      	movs	r3, #2
 80144ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80144ae:	1d3b      	adds	r3, r7, #4
 80144b0:	4619      	mov	r1, r3
 80144b2:	4806      	ldr	r0, [pc, #24]	; (80144cc <MX_ADC1_Init+0x94>)
 80144b4:	f000 fedc 	bl	8015270 <HAL_ADC_ConfigChannel>
 80144b8:	4603      	mov	r3, r0
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d001      	beq.n	80144c2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80144be:	f000 fa13 	bl	80148e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80144c2:	bf00      	nop
 80144c4:	3710      	adds	r7, #16
 80144c6:	46bd      	mov	sp, r7
 80144c8:	bd80      	pop	{r7, pc}
 80144ca:	bf00      	nop
 80144cc:	20001414 	.word	0x20001414
 80144d0:	40012400 	.word	0x40012400

080144d4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80144d4:	b580      	push	{r7, lr}
 80144d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80144d8:	4b12      	ldr	r3, [pc, #72]	; (8014524 <MX_I2C2_Init+0x50>)
 80144da:	4a13      	ldr	r2, [pc, #76]	; (8014528 <MX_I2C2_Init+0x54>)
 80144dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80144de:	4b11      	ldr	r3, [pc, #68]	; (8014524 <MX_I2C2_Init+0x50>)
 80144e0:	4a12      	ldr	r2, [pc, #72]	; (801452c <MX_I2C2_Init+0x58>)
 80144e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80144e4:	4b0f      	ldr	r3, [pc, #60]	; (8014524 <MX_I2C2_Init+0x50>)
 80144e6:	2200      	movs	r2, #0
 80144e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80144ea:	4b0e      	ldr	r3, [pc, #56]	; (8014524 <MX_I2C2_Init+0x50>)
 80144ec:	2200      	movs	r2, #0
 80144ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80144f0:	4b0c      	ldr	r3, [pc, #48]	; (8014524 <MX_I2C2_Init+0x50>)
 80144f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80144f6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80144f8:	4b0a      	ldr	r3, [pc, #40]	; (8014524 <MX_I2C2_Init+0x50>)
 80144fa:	2200      	movs	r2, #0
 80144fc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80144fe:	4b09      	ldr	r3, [pc, #36]	; (8014524 <MX_I2C2_Init+0x50>)
 8014500:	2200      	movs	r2, #0
 8014502:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8014504:	4b07      	ldr	r3, [pc, #28]	; (8014524 <MX_I2C2_Init+0x50>)
 8014506:	2200      	movs	r2, #0
 8014508:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 801450a:	4b06      	ldr	r3, [pc, #24]	; (8014524 <MX_I2C2_Init+0x50>)
 801450c:	2200      	movs	r2, #0
 801450e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8014510:	4804      	ldr	r0, [pc, #16]	; (8014524 <MX_I2C2_Init+0x50>)
 8014512:	f001 fe97 	bl	8016244 <HAL_I2C_Init>
 8014516:	4603      	mov	r3, r0
 8014518:	2b00      	cmp	r3, #0
 801451a:	d001      	beq.n	8014520 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 801451c:	f000 f9e4 	bl	80148e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8014520:	bf00      	nop
 8014522:	bd80      	pop	{r7, pc}
 8014524:	20000918 	.word	0x20000918
 8014528:	40005800 	.word	0x40005800
 801452c:	000186a0 	.word	0x000186a0

08014530 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8014530:	b580      	push	{r7, lr}
 8014532:	b086      	sub	sp, #24
 8014534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8014536:	f107 0308 	add.w	r3, r7, #8
 801453a:	2200      	movs	r2, #0
 801453c:	601a      	str	r2, [r3, #0]
 801453e:	605a      	str	r2, [r3, #4]
 8014540:	609a      	str	r2, [r3, #8]
 8014542:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8014544:	463b      	mov	r3, r7
 8014546:	2200      	movs	r2, #0
 8014548:	601a      	str	r2, [r3, #0]
 801454a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 801454c:	4b1f      	ldr	r3, [pc, #124]	; (80145cc <MX_TIM1_Init+0x9c>)
 801454e:	4a20      	ldr	r2, [pc, #128]	; (80145d0 <MX_TIM1_Init+0xa0>)
 8014550:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4800-1;
 8014552:	4b1e      	ldr	r3, [pc, #120]	; (80145cc <MX_TIM1_Init+0x9c>)
 8014554:	f241 22bf 	movw	r2, #4799	; 0x12bf
 8014558:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 801455a:	4b1c      	ldr	r3, [pc, #112]	; (80145cc <MX_TIM1_Init+0x9c>)
 801455c:	2200      	movs	r2, #0
 801455e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8014560:	4b1a      	ldr	r3, [pc, #104]	; (80145cc <MX_TIM1_Init+0x9c>)
 8014562:	f242 720f 	movw	r2, #9999	; 0x270f
 8014566:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8014568:	4b18      	ldr	r3, [pc, #96]	; (80145cc <MX_TIM1_Init+0x9c>)
 801456a:	2200      	movs	r2, #0
 801456c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 801456e:	4b17      	ldr	r3, [pc, #92]	; (80145cc <MX_TIM1_Init+0x9c>)
 8014570:	2200      	movs	r2, #0
 8014572:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8014574:	4b15      	ldr	r3, [pc, #84]	; (80145cc <MX_TIM1_Init+0x9c>)
 8014576:	2200      	movs	r2, #0
 8014578:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 801457a:	4814      	ldr	r0, [pc, #80]	; (80145cc <MX_TIM1_Init+0x9c>)
 801457c:	f004 fe74 	bl	8019268 <HAL_TIM_Base_Init>
 8014580:	4603      	mov	r3, r0
 8014582:	2b00      	cmp	r3, #0
 8014584:	d001      	beq.n	801458a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8014586:	f000 f9af 	bl	80148e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 801458a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801458e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8014590:	f107 0308 	add.w	r3, r7, #8
 8014594:	4619      	mov	r1, r3
 8014596:	480d      	ldr	r0, [pc, #52]	; (80145cc <MX_TIM1_Init+0x9c>)
 8014598:	f005 f8d8 	bl	801974c <HAL_TIM_ConfigClockSource>
 801459c:	4603      	mov	r3, r0
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d001      	beq.n	80145a6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80145a2:	f000 f9a1 	bl	80148e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80145a6:	2300      	movs	r3, #0
 80145a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80145aa:	2300      	movs	r3, #0
 80145ac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80145ae:	463b      	mov	r3, r7
 80145b0:	4619      	mov	r1, r3
 80145b2:	4806      	ldr	r0, [pc, #24]	; (80145cc <MX_TIM1_Init+0x9c>)
 80145b4:	f005 fada 	bl	8019b6c <HAL_TIMEx_MasterConfigSynchronization>
 80145b8:	4603      	mov	r3, r0
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d001      	beq.n	80145c2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80145be:	f000 f993 	bl	80148e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80145c2:	bf00      	nop
 80145c4:	3718      	adds	r7, #24
 80145c6:	46bd      	mov	sp, r7
 80145c8:	bd80      	pop	{r7, pc}
 80145ca:	bf00      	nop
 80145cc:	200014c8 	.word	0x200014c8
 80145d0:	40012c00 	.word	0x40012c00

080145d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80145d4:	b580      	push	{r7, lr}
 80145d6:	b086      	sub	sp, #24
 80145d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80145da:	f107 0308 	add.w	r3, r7, #8
 80145de:	2200      	movs	r2, #0
 80145e0:	601a      	str	r2, [r3, #0]
 80145e2:	605a      	str	r2, [r3, #4]
 80145e4:	609a      	str	r2, [r3, #8]
 80145e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80145e8:	463b      	mov	r3, r7
 80145ea:	2200      	movs	r2, #0
 80145ec:	601a      	str	r2, [r3, #0]
 80145ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80145f0:	4b1d      	ldr	r3, [pc, #116]	; (8014668 <MX_TIM3_Init+0x94>)
 80145f2:	4a1e      	ldr	r2, [pc, #120]	; (801466c <MX_TIM3_Init+0x98>)
 80145f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1080-1;
 80145f6:	4b1c      	ldr	r3, [pc, #112]	; (8014668 <MX_TIM3_Init+0x94>)
 80145f8:	f240 4237 	movw	r2, #1079	; 0x437
 80145fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80145fe:	4b1a      	ldr	r3, [pc, #104]	; (8014668 <MX_TIM3_Init+0x94>)
 8014600:	2200      	movs	r2, #0
 8014602:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 8014604:	4b18      	ldr	r3, [pc, #96]	; (8014668 <MX_TIM3_Init+0x94>)
 8014606:	f240 72cf 	movw	r2, #1999	; 0x7cf
 801460a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801460c:	4b16      	ldr	r3, [pc, #88]	; (8014668 <MX_TIM3_Init+0x94>)
 801460e:	2200      	movs	r2, #0
 8014610:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8014612:	4b15      	ldr	r3, [pc, #84]	; (8014668 <MX_TIM3_Init+0x94>)
 8014614:	2280      	movs	r2, #128	; 0x80
 8014616:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8014618:	4813      	ldr	r0, [pc, #76]	; (8014668 <MX_TIM3_Init+0x94>)
 801461a:	f004 fe25 	bl	8019268 <HAL_TIM_Base_Init>
 801461e:	4603      	mov	r3, r0
 8014620:	2b00      	cmp	r3, #0
 8014622:	d001      	beq.n	8014628 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8014624:	f000 f960 	bl	80148e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8014628:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801462c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 801462e:	f107 0308 	add.w	r3, r7, #8
 8014632:	4619      	mov	r1, r3
 8014634:	480c      	ldr	r0, [pc, #48]	; (8014668 <MX_TIM3_Init+0x94>)
 8014636:	f005 f889 	bl	801974c <HAL_TIM_ConfigClockSource>
 801463a:	4603      	mov	r3, r0
 801463c:	2b00      	cmp	r3, #0
 801463e:	d001      	beq.n	8014644 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8014640:	f000 f952 	bl	80148e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8014644:	2300      	movs	r3, #0
 8014646:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8014648:	2300      	movs	r3, #0
 801464a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 801464c:	463b      	mov	r3, r7
 801464e:	4619      	mov	r1, r3
 8014650:	4805      	ldr	r0, [pc, #20]	; (8014668 <MX_TIM3_Init+0x94>)
 8014652:	f005 fa8b 	bl	8019b6c <HAL_TIMEx_MasterConfigSynchronization>
 8014656:	4603      	mov	r3, r0
 8014658:	2b00      	cmp	r3, #0
 801465a:	d001      	beq.n	8014660 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 801465c:	f000 f944 	bl	80148e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8014660:	bf00      	nop
 8014662:	3718      	adds	r7, #24
 8014664:	46bd      	mov	sp, r7
 8014666:	bd80      	pop	{r7, pc}
 8014668:	20001238 	.word	0x20001238
 801466c:	40000400 	.word	0x40000400

08014670 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8014670:	b580      	push	{r7, lr}
 8014672:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8014674:	4b11      	ldr	r3, [pc, #68]	; (80146bc <MX_USART1_UART_Init+0x4c>)
 8014676:	4a12      	ldr	r2, [pc, #72]	; (80146c0 <MX_USART1_UART_Init+0x50>)
 8014678:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 801467a:	4b10      	ldr	r3, [pc, #64]	; (80146bc <MX_USART1_UART_Init+0x4c>)
 801467c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8014680:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8014682:	4b0e      	ldr	r3, [pc, #56]	; (80146bc <MX_USART1_UART_Init+0x4c>)
 8014684:	2200      	movs	r2, #0
 8014686:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8014688:	4b0c      	ldr	r3, [pc, #48]	; (80146bc <MX_USART1_UART_Init+0x4c>)
 801468a:	2200      	movs	r2, #0
 801468c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 801468e:	4b0b      	ldr	r3, [pc, #44]	; (80146bc <MX_USART1_UART_Init+0x4c>)
 8014690:	2200      	movs	r2, #0
 8014692:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8014694:	4b09      	ldr	r3, [pc, #36]	; (80146bc <MX_USART1_UART_Init+0x4c>)
 8014696:	220c      	movs	r2, #12
 8014698:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801469a:	4b08      	ldr	r3, [pc, #32]	; (80146bc <MX_USART1_UART_Init+0x4c>)
 801469c:	2200      	movs	r2, #0
 801469e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80146a0:	4b06      	ldr	r3, [pc, #24]	; (80146bc <MX_USART1_UART_Init+0x4c>)
 80146a2:	2200      	movs	r2, #0
 80146a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80146a6:	4805      	ldr	r0, [pc, #20]	; (80146bc <MX_USART1_UART_Init+0x4c>)
 80146a8:	f005 fade 	bl	8019c68 <HAL_UART_Init>
 80146ac:	4603      	mov	r3, r0
 80146ae:	2b00      	cmp	r3, #0
 80146b0:	d001      	beq.n	80146b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80146b2:	f000 f919 	bl	80148e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80146b6:	bf00      	nop
 80146b8:	bd80      	pop	{r7, pc}
 80146ba:	bf00      	nop
 80146bc:	20001444 	.word	0x20001444
 80146c0:	40013800 	.word	0x40013800

080146c4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80146c4:	b580      	push	{r7, lr}
 80146c6:	b082      	sub	sp, #8
 80146c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80146ca:	4b0c      	ldr	r3, [pc, #48]	; (80146fc <MX_DMA_Init+0x38>)
 80146cc:	695b      	ldr	r3, [r3, #20]
 80146ce:	4a0b      	ldr	r2, [pc, #44]	; (80146fc <MX_DMA_Init+0x38>)
 80146d0:	f043 0301 	orr.w	r3, r3, #1
 80146d4:	6153      	str	r3, [r2, #20]
 80146d6:	4b09      	ldr	r3, [pc, #36]	; (80146fc <MX_DMA_Init+0x38>)
 80146d8:	695b      	ldr	r3, [r3, #20]
 80146da:	f003 0301 	and.w	r3, r3, #1
 80146de:	607b      	str	r3, [r7, #4]
 80146e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80146e2:	2200      	movs	r2, #0
 80146e4:	2100      	movs	r1, #0
 80146e6:	200b      	movs	r0, #11
 80146e8:	f001 f883 	bl	80157f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80146ec:	200b      	movs	r0, #11
 80146ee:	f001 f89c 	bl	801582a <HAL_NVIC_EnableIRQ>

}
 80146f2:	bf00      	nop
 80146f4:	3708      	adds	r7, #8
 80146f6:	46bd      	mov	sp, r7
 80146f8:	bd80      	pop	{r7, pc}
 80146fa:	bf00      	nop
 80146fc:	40021000 	.word	0x40021000

08014700 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8014700:	b580      	push	{r7, lr}
 8014702:	b088      	sub	sp, #32
 8014704:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014706:	f107 0310 	add.w	r3, r7, #16
 801470a:	2200      	movs	r2, #0
 801470c:	601a      	str	r2, [r3, #0]
 801470e:	605a      	str	r2, [r3, #4]
 8014710:	609a      	str	r2, [r3, #8]
 8014712:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8014714:	4b6e      	ldr	r3, [pc, #440]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 8014716:	699b      	ldr	r3, [r3, #24]
 8014718:	4a6d      	ldr	r2, [pc, #436]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 801471a:	f043 0320 	orr.w	r3, r3, #32
 801471e:	6193      	str	r3, [r2, #24]
 8014720:	4b6b      	ldr	r3, [pc, #428]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 8014722:	699b      	ldr	r3, [r3, #24]
 8014724:	f003 0320 	and.w	r3, r3, #32
 8014728:	60fb      	str	r3, [r7, #12]
 801472a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 801472c:	4b68      	ldr	r3, [pc, #416]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 801472e:	699b      	ldr	r3, [r3, #24]
 8014730:	4a67      	ldr	r2, [pc, #412]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 8014732:	f043 0310 	orr.w	r3, r3, #16
 8014736:	6193      	str	r3, [r2, #24]
 8014738:	4b65      	ldr	r3, [pc, #404]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 801473a:	699b      	ldr	r3, [r3, #24]
 801473c:	f003 0310 	and.w	r3, r3, #16
 8014740:	60bb      	str	r3, [r7, #8]
 8014742:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8014744:	4b62      	ldr	r3, [pc, #392]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 8014746:	699b      	ldr	r3, [r3, #24]
 8014748:	4a61      	ldr	r2, [pc, #388]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 801474a:	f043 0304 	orr.w	r3, r3, #4
 801474e:	6193      	str	r3, [r2, #24]
 8014750:	4b5f      	ldr	r3, [pc, #380]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 8014752:	699b      	ldr	r3, [r3, #24]
 8014754:	f003 0304 	and.w	r3, r3, #4
 8014758:	607b      	str	r3, [r7, #4]
 801475a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 801475c:	4b5c      	ldr	r3, [pc, #368]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 801475e:	699b      	ldr	r3, [r3, #24]
 8014760:	4a5b      	ldr	r2, [pc, #364]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 8014762:	f043 0308 	orr.w	r3, r3, #8
 8014766:	6193      	str	r3, [r2, #24]
 8014768:	4b59      	ldr	r3, [pc, #356]	; (80148d0 <MX_GPIO_Init+0x1d0>)
 801476a:	699b      	ldr	r3, [r3, #24]
 801476c:	f003 0308 	and.w	r3, r3, #8
 8014770:	603b      	str	r3, [r7, #0]
 8014772:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8014774:	2200      	movs	r2, #0
 8014776:	21c0      	movs	r1, #192	; 0xc0
 8014778:	4856      	ldr	r0, [pc, #344]	; (80148d4 <MX_GPIO_Init+0x1d4>)
 801477a:	f001 fd32 	bl	80161e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_key_GPIO_Port, led_key_Pin, GPIO_PIN_RESET);
 801477e:	2200      	movs	r2, #0
 8014780:	2101      	movs	r1, #1
 8014782:	4855      	ldr	r0, [pc, #340]	; (80148d8 <MX_GPIO_Init+0x1d8>)
 8014784:	f001 fd2d 	bl	80161e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTAR_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 8014788:	2200      	movs	r2, #0
 801478a:	f44f 6188 	mov.w	r1, #1088	; 0x440
 801478e:	4853      	ldr	r0, [pc, #332]	; (80148dc <MX_GPIO_Init+0x1dc>)
 8014790:	f001 fd27 	bl	80161e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : i3_Pin l2_Pin k1_Pin j0_Pin */
  GPIO_InitStruct.Pin = i3_Pin|l2_Pin|k1_Pin|j0_Pin;
 8014794:	230f      	movs	r3, #15
 8014796:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8014798:	4b51      	ldr	r3, [pc, #324]	; (80148e0 <MX_GPIO_Init+0x1e0>)
 801479a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 801479c:	2301      	movs	r3, #1
 801479e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80147a0:	f107 0310 	add.w	r3, r7, #16
 80147a4:	4619      	mov	r1, r3
 80147a6:	484d      	ldr	r0, [pc, #308]	; (80148dc <MX_GPIO_Init+0x1dc>)
 80147a8:	f001 fb9a 	bl	8015ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80147ac:	23c0      	movs	r3, #192	; 0xc0
 80147ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80147b0:	2301      	movs	r3, #1
 80147b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80147b4:	2300      	movs	r3, #0
 80147b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80147b8:	2302      	movs	r3, #2
 80147ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80147bc:	f107 0310 	add.w	r3, r7, #16
 80147c0:	4619      	mov	r1, r3
 80147c2:	4844      	ldr	r0, [pc, #272]	; (80148d4 <MX_GPIO_Init+0x1d4>)
 80147c4:	f001 fb8c 	bl	8015ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : led_key_Pin */
  GPIO_InitStruct.Pin = led_key_Pin;
 80147c8:	2301      	movs	r3, #1
 80147ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80147cc:	2301      	movs	r3, #1
 80147ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80147d0:	2300      	movs	r3, #0
 80147d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80147d4:	2302      	movs	r3, #2
 80147d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(led_key_GPIO_Port, &GPIO_InitStruct);
 80147d8:	f107 0310 	add.w	r3, r7, #16
 80147dc:	4619      	mov	r1, r3
 80147de:	483e      	ldr	r0, [pc, #248]	; (80148d8 <MX_GPIO_Init+0x1d8>)
 80147e0:	f001 fb7e 	bl	8015ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTAR_Pin PC10 */
  GPIO_InitStruct.Pin = MOTAR_Pin|GPIO_PIN_10;
 80147e4:	f44f 6388 	mov.w	r3, #1088	; 0x440
 80147e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80147ea:	2301      	movs	r3, #1
 80147ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80147ee:	2300      	movs	r3, #0
 80147f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80147f2:	2302      	movs	r3, #2
 80147f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80147f6:	f107 0310 	add.w	r3, r7, #16
 80147fa:	4619      	mov	r1, r3
 80147fc:	4837      	ldr	r0, [pc, #220]	; (80148dc <MX_GPIO_Init+0x1dc>)
 80147fe:	f001 fb6f 	bl	8015ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8014802:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8014806:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014808:	2300      	movs	r3, #0
 801480a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801480c:	2300      	movs	r3, #0
 801480e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014810:	f107 0310 	add.w	r3, r7, #16
 8014814:	4619      	mov	r1, r3
 8014816:	482f      	ldr	r0, [pc, #188]	; (80148d4 <MX_GPIO_Init+0x1d4>)
 8014818:	f001 fb62 	bl	8015ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801481c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8014820:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014822:	2300      	movs	r3, #0
 8014824:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014826:	2300      	movs	r3, #0
 8014828:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801482a:	f107 0310 	add.w	r3, r7, #16
 801482e:	4619      	mov	r1, r3
 8014830:	482a      	ldr	r0, [pc, #168]	; (80148dc <MX_GPIO_Init+0x1dc>)
 8014832:	f001 fb55 	bl	8015ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8014836:	2304      	movs	r3, #4
 8014838:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801483a:	2300      	movs	r3, #0
 801483c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801483e:	2300      	movs	r3, #0
 8014840:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8014842:	f107 0310 	add.w	r3, r7, #16
 8014846:	4619      	mov	r1, r3
 8014848:	4826      	ldr	r0, [pc, #152]	; (80148e4 <MX_GPIO_Init+0x1e4>)
 801484a:	f001 fb49 	bl	8015ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : start_Pin pause_Pin full_screem_Pin space_Pin 
                           p5_Pin o4_Pin */
  GPIO_InitStruct.Pin = start_Pin|pause_Pin|full_screem_Pin|space_Pin 
 801484e:	f44f 737c 	mov.w	r3, #1008	; 0x3f0
 8014852:	613b      	str	r3, [r7, #16]
                          |p5_Pin|o4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8014854:	4b22      	ldr	r3, [pc, #136]	; (80148e0 <MX_GPIO_Init+0x1e0>)
 8014856:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8014858:	2301      	movs	r3, #1
 801485a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801485c:	f107 0310 	add.w	r3, r7, #16
 8014860:	4619      	mov	r1, r3
 8014862:	481d      	ldr	r0, [pc, #116]	; (80148d8 <MX_GPIO_Init+0x1d8>)
 8014864:	f001 fb3c 	bl	8015ee0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8014868:	2200      	movs	r2, #0
 801486a:	2100      	movs	r1, #0
 801486c:	2006      	movs	r0, #6
 801486e:	f000 ffc0 	bl	80157f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8014872:	2006      	movs	r0, #6
 8014874:	f000 ffd9 	bl	801582a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8014878:	2200      	movs	r2, #0
 801487a:	2100      	movs	r1, #0
 801487c:	2007      	movs	r0, #7
 801487e:	f000 ffb8 	bl	80157f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8014882:	2007      	movs	r0, #7
 8014884:	f000 ffd1 	bl	801582a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8014888:	2200      	movs	r2, #0
 801488a:	2100      	movs	r1, #0
 801488c:	2008      	movs	r0, #8
 801488e:	f000 ffb0 	bl	80157f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8014892:	2008      	movs	r0, #8
 8014894:	f000 ffc9 	bl	801582a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8014898:	2200      	movs	r2, #0
 801489a:	2100      	movs	r1, #0
 801489c:	2009      	movs	r0, #9
 801489e:	f000 ffa8 	bl	80157f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80148a2:	2009      	movs	r0, #9
 80148a4:	f000 ffc1 	bl	801582a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80148a8:	2200      	movs	r2, #0
 80148aa:	2100      	movs	r1, #0
 80148ac:	200a      	movs	r0, #10
 80148ae:	f000 ffa0 	bl	80157f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80148b2:	200a      	movs	r0, #10
 80148b4:	f000 ffb9 	bl	801582a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80148b8:	2200      	movs	r2, #0
 80148ba:	2100      	movs	r1, #0
 80148bc:	2017      	movs	r0, #23
 80148be:	f000 ff98 	bl	80157f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80148c2:	2017      	movs	r0, #23
 80148c4:	f000 ffb1 	bl	801582a <HAL_NVIC_EnableIRQ>

}
 80148c8:	bf00      	nop
 80148ca:	3720      	adds	r7, #32
 80148cc:	46bd      	mov	sp, r7
 80148ce:	bd80      	pop	{r7, pc}
 80148d0:	40021000 	.word	0x40021000
 80148d4:	40010800 	.word	0x40010800
 80148d8:	40010c00 	.word	0x40010c00
 80148dc:	40011000 	.word	0x40011000
 80148e0:	10310000 	.word	0x10310000
 80148e4:	40011400 	.word	0x40011400

080148e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80148e8:	b480      	push	{r7}
 80148ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80148ec:	bf00      	nop
 80148ee:	46bd      	mov	sp, r7
 80148f0:	bc80      	pop	{r7}
 80148f2:	4770      	bx	lr

080148f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80148f4:	b480      	push	{r7}
 80148f6:	b085      	sub	sp, #20
 80148f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80148fa:	4b15      	ldr	r3, [pc, #84]	; (8014950 <HAL_MspInit+0x5c>)
 80148fc:	699b      	ldr	r3, [r3, #24]
 80148fe:	4a14      	ldr	r2, [pc, #80]	; (8014950 <HAL_MspInit+0x5c>)
 8014900:	f043 0301 	orr.w	r3, r3, #1
 8014904:	6193      	str	r3, [r2, #24]
 8014906:	4b12      	ldr	r3, [pc, #72]	; (8014950 <HAL_MspInit+0x5c>)
 8014908:	699b      	ldr	r3, [r3, #24]
 801490a:	f003 0301 	and.w	r3, r3, #1
 801490e:	60bb      	str	r3, [r7, #8]
 8014910:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8014912:	4b0f      	ldr	r3, [pc, #60]	; (8014950 <HAL_MspInit+0x5c>)
 8014914:	69db      	ldr	r3, [r3, #28]
 8014916:	4a0e      	ldr	r2, [pc, #56]	; (8014950 <HAL_MspInit+0x5c>)
 8014918:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801491c:	61d3      	str	r3, [r2, #28]
 801491e:	4b0c      	ldr	r3, [pc, #48]	; (8014950 <HAL_MspInit+0x5c>)
 8014920:	69db      	ldr	r3, [r3, #28]
 8014922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8014926:	607b      	str	r3, [r7, #4]
 8014928:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 801492a:	4b0a      	ldr	r3, [pc, #40]	; (8014954 <HAL_MspInit+0x60>)
 801492c:	685b      	ldr	r3, [r3, #4]
 801492e:	60fb      	str	r3, [r7, #12]
 8014930:	68fb      	ldr	r3, [r7, #12]
 8014932:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8014936:	60fb      	str	r3, [r7, #12]
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 801493e:	60fb      	str	r3, [r7, #12]
 8014940:	4a04      	ldr	r2, [pc, #16]	; (8014954 <HAL_MspInit+0x60>)
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8014946:	bf00      	nop
 8014948:	3714      	adds	r7, #20
 801494a:	46bd      	mov	sp, r7
 801494c:	bc80      	pop	{r7}
 801494e:	4770      	bx	lr
 8014950:	40021000 	.word	0x40021000
 8014954:	40010000 	.word	0x40010000

08014958 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8014958:	b580      	push	{r7, lr}
 801495a:	b088      	sub	sp, #32
 801495c:	af00      	add	r7, sp, #0
 801495e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014960:	f107 0310 	add.w	r3, r7, #16
 8014964:	2200      	movs	r2, #0
 8014966:	601a      	str	r2, [r3, #0]
 8014968:	605a      	str	r2, [r3, #4]
 801496a:	609a      	str	r2, [r3, #8]
 801496c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	681b      	ldr	r3, [r3, #0]
 8014972:	4a29      	ldr	r2, [pc, #164]	; (8014a18 <HAL_ADC_MspInit+0xc0>)
 8014974:	4293      	cmp	r3, r2
 8014976:	d14a      	bne.n	8014a0e <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8014978:	4b28      	ldr	r3, [pc, #160]	; (8014a1c <HAL_ADC_MspInit+0xc4>)
 801497a:	699b      	ldr	r3, [r3, #24]
 801497c:	4a27      	ldr	r2, [pc, #156]	; (8014a1c <HAL_ADC_MspInit+0xc4>)
 801497e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8014982:	6193      	str	r3, [r2, #24]
 8014984:	4b25      	ldr	r3, [pc, #148]	; (8014a1c <HAL_ADC_MspInit+0xc4>)
 8014986:	699b      	ldr	r3, [r3, #24]
 8014988:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801498c:	60fb      	str	r3, [r7, #12]
 801498e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014990:	4b22      	ldr	r3, [pc, #136]	; (8014a1c <HAL_ADC_MspInit+0xc4>)
 8014992:	699b      	ldr	r3, [r3, #24]
 8014994:	4a21      	ldr	r2, [pc, #132]	; (8014a1c <HAL_ADC_MspInit+0xc4>)
 8014996:	f043 0304 	orr.w	r3, r3, #4
 801499a:	6193      	str	r3, [r2, #24]
 801499c:	4b1f      	ldr	r3, [pc, #124]	; (8014a1c <HAL_ADC_MspInit+0xc4>)
 801499e:	699b      	ldr	r3, [r3, #24]
 80149a0:	f003 0304 	and.w	r3, r3, #4
 80149a4:	60bb      	str	r3, [r7, #8]
 80149a6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = x_Pin|y_Pin;
 80149a8:	2303      	movs	r3, #3
 80149aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80149ac:	2303      	movs	r3, #3
 80149ae:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80149b0:	f107 0310 	add.w	r3, r7, #16
 80149b4:	4619      	mov	r1, r3
 80149b6:	481a      	ldr	r0, [pc, #104]	; (8014a20 <HAL_ADC_MspInit+0xc8>)
 80149b8:	f001 fa92 	bl	8015ee0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80149bc:	4b19      	ldr	r3, [pc, #100]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 80149be:	4a1a      	ldr	r2, [pc, #104]	; (8014a28 <HAL_ADC_MspInit+0xd0>)
 80149c0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80149c2:	4b18      	ldr	r3, [pc, #96]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 80149c4:	2200      	movs	r2, #0
 80149c6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80149c8:	4b16      	ldr	r3, [pc, #88]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 80149ca:	2200      	movs	r2, #0
 80149cc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80149ce:	4b15      	ldr	r3, [pc, #84]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 80149d0:	2280      	movs	r2, #128	; 0x80
 80149d2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80149d4:	4b13      	ldr	r3, [pc, #76]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 80149d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80149da:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80149dc:	4b11      	ldr	r3, [pc, #68]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 80149de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80149e2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80149e4:	4b0f      	ldr	r3, [pc, #60]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 80149e6:	2220      	movs	r2, #32
 80149e8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80149ea:	4b0e      	ldr	r3, [pc, #56]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 80149ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80149f0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80149f2:	480c      	ldr	r0, [pc, #48]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 80149f4:	f000 ff34 	bl	8015860 <HAL_DMA_Init>
 80149f8:	4603      	mov	r3, r0
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d001      	beq.n	8014a02 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80149fe:	f7ff ff73 	bl	80148e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	4a07      	ldr	r2, [pc, #28]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 8014a06:	621a      	str	r2, [r3, #32]
 8014a08:	4a06      	ldr	r2, [pc, #24]	; (8014a24 <HAL_ADC_MspInit+0xcc>)
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8014a0e:	bf00      	nop
 8014a10:	3720      	adds	r7, #32
 8014a12:	46bd      	mov	sp, r7
 8014a14:	bd80      	pop	{r7, pc}
 8014a16:	bf00      	nop
 8014a18:	40012400 	.word	0x40012400
 8014a1c:	40021000 	.word	0x40021000
 8014a20:	40010800 	.word	0x40010800
 8014a24:	20001484 	.word	0x20001484
 8014a28:	40020008 	.word	0x40020008

08014a2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8014a2c:	b580      	push	{r7, lr}
 8014a2e:	b088      	sub	sp, #32
 8014a30:	af00      	add	r7, sp, #0
 8014a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014a34:	f107 0310 	add.w	r3, r7, #16
 8014a38:	2200      	movs	r2, #0
 8014a3a:	601a      	str	r2, [r3, #0]
 8014a3c:	605a      	str	r2, [r3, #4]
 8014a3e:	609a      	str	r2, [r3, #8]
 8014a40:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	681b      	ldr	r3, [r3, #0]
 8014a46:	4a16      	ldr	r2, [pc, #88]	; (8014aa0 <HAL_I2C_MspInit+0x74>)
 8014a48:	4293      	cmp	r3, r2
 8014a4a:	d124      	bne.n	8014a96 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8014a4c:	4b15      	ldr	r3, [pc, #84]	; (8014aa4 <HAL_I2C_MspInit+0x78>)
 8014a4e:	699b      	ldr	r3, [r3, #24]
 8014a50:	4a14      	ldr	r2, [pc, #80]	; (8014aa4 <HAL_I2C_MspInit+0x78>)
 8014a52:	f043 0308 	orr.w	r3, r3, #8
 8014a56:	6193      	str	r3, [r2, #24]
 8014a58:	4b12      	ldr	r3, [pc, #72]	; (8014aa4 <HAL_I2C_MspInit+0x78>)
 8014a5a:	699b      	ldr	r3, [r3, #24]
 8014a5c:	f003 0308 	and.w	r3, r3, #8
 8014a60:	60fb      	str	r3, [r7, #12]
 8014a62:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8014a64:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8014a68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8014a6a:	2312      	movs	r3, #18
 8014a6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8014a6e:	2303      	movs	r3, #3
 8014a70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8014a72:	f107 0310 	add.w	r3, r7, #16
 8014a76:	4619      	mov	r1, r3
 8014a78:	480b      	ldr	r0, [pc, #44]	; (8014aa8 <HAL_I2C_MspInit+0x7c>)
 8014a7a:	f001 fa31 	bl	8015ee0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8014a7e:	4b09      	ldr	r3, [pc, #36]	; (8014aa4 <HAL_I2C_MspInit+0x78>)
 8014a80:	69db      	ldr	r3, [r3, #28]
 8014a82:	4a08      	ldr	r2, [pc, #32]	; (8014aa4 <HAL_I2C_MspInit+0x78>)
 8014a84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8014a88:	61d3      	str	r3, [r2, #28]
 8014a8a:	4b06      	ldr	r3, [pc, #24]	; (8014aa4 <HAL_I2C_MspInit+0x78>)
 8014a8c:	69db      	ldr	r3, [r3, #28]
 8014a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8014a92:	60bb      	str	r3, [r7, #8]
 8014a94:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8014a96:	bf00      	nop
 8014a98:	3720      	adds	r7, #32
 8014a9a:	46bd      	mov	sp, r7
 8014a9c:	bd80      	pop	{r7, pc}
 8014a9e:	bf00      	nop
 8014aa0:	40005800 	.word	0x40005800
 8014aa4:	40021000 	.word	0x40021000
 8014aa8:	40010c00 	.word	0x40010c00

08014aac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8014aac:	b580      	push	{r7, lr}
 8014aae:	b084      	sub	sp, #16
 8014ab0:	af00      	add	r7, sp, #0
 8014ab2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	681b      	ldr	r3, [r3, #0]
 8014ab8:	4a1e      	ldr	r2, [pc, #120]	; (8014b34 <HAL_TIM_Base_MspInit+0x88>)
 8014aba:	4293      	cmp	r3, r2
 8014abc:	d11c      	bne.n	8014af8 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8014abe:	4b1e      	ldr	r3, [pc, #120]	; (8014b38 <HAL_TIM_Base_MspInit+0x8c>)
 8014ac0:	699b      	ldr	r3, [r3, #24]
 8014ac2:	4a1d      	ldr	r2, [pc, #116]	; (8014b38 <HAL_TIM_Base_MspInit+0x8c>)
 8014ac4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8014ac8:	6193      	str	r3, [r2, #24]
 8014aca:	4b1b      	ldr	r3, [pc, #108]	; (8014b38 <HAL_TIM_Base_MspInit+0x8c>)
 8014acc:	699b      	ldr	r3, [r3, #24]
 8014ace:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014ad2:	60fb      	str	r3, [r7, #12]
 8014ad4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8014ad6:	2200      	movs	r2, #0
 8014ad8:	2100      	movs	r1, #0
 8014ada:	2018      	movs	r0, #24
 8014adc:	f000 fe89 	bl	80157f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8014ae0:	2018      	movs	r0, #24
 8014ae2:	f000 fea2 	bl	801582a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8014ae6:	2200      	movs	r2, #0
 8014ae8:	2100      	movs	r1, #0
 8014aea:	2019      	movs	r0, #25
 8014aec:	f000 fe81 	bl	80157f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8014af0:	2019      	movs	r0, #25
 8014af2:	f000 fe9a 	bl	801582a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8014af6:	e018      	b.n	8014b2a <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM3)
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	681b      	ldr	r3, [r3, #0]
 8014afc:	4a0f      	ldr	r2, [pc, #60]	; (8014b3c <HAL_TIM_Base_MspInit+0x90>)
 8014afe:	4293      	cmp	r3, r2
 8014b00:	d113      	bne.n	8014b2a <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8014b02:	4b0d      	ldr	r3, [pc, #52]	; (8014b38 <HAL_TIM_Base_MspInit+0x8c>)
 8014b04:	69db      	ldr	r3, [r3, #28]
 8014b06:	4a0c      	ldr	r2, [pc, #48]	; (8014b38 <HAL_TIM_Base_MspInit+0x8c>)
 8014b08:	f043 0302 	orr.w	r3, r3, #2
 8014b0c:	61d3      	str	r3, [r2, #28]
 8014b0e:	4b0a      	ldr	r3, [pc, #40]	; (8014b38 <HAL_TIM_Base_MspInit+0x8c>)
 8014b10:	69db      	ldr	r3, [r3, #28]
 8014b12:	f003 0302 	and.w	r3, r3, #2
 8014b16:	60bb      	str	r3, [r7, #8]
 8014b18:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8014b1a:	2200      	movs	r2, #0
 8014b1c:	2100      	movs	r1, #0
 8014b1e:	201d      	movs	r0, #29
 8014b20:	f000 fe67 	bl	80157f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8014b24:	201d      	movs	r0, #29
 8014b26:	f000 fe80 	bl	801582a <HAL_NVIC_EnableIRQ>
}
 8014b2a:	bf00      	nop
 8014b2c:	3710      	adds	r7, #16
 8014b2e:	46bd      	mov	sp, r7
 8014b30:	bd80      	pop	{r7, pc}
 8014b32:	bf00      	nop
 8014b34:	40012c00 	.word	0x40012c00
 8014b38:	40021000 	.word	0x40021000
 8014b3c:	40000400 	.word	0x40000400

08014b40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8014b40:	b580      	push	{r7, lr}
 8014b42:	b088      	sub	sp, #32
 8014b44:	af00      	add	r7, sp, #0
 8014b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014b48:	f107 0310 	add.w	r3, r7, #16
 8014b4c:	2200      	movs	r2, #0
 8014b4e:	601a      	str	r2, [r3, #0]
 8014b50:	605a      	str	r2, [r3, #4]
 8014b52:	609a      	str	r2, [r3, #8]
 8014b54:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	681b      	ldr	r3, [r3, #0]
 8014b5a:	4a1c      	ldr	r2, [pc, #112]	; (8014bcc <HAL_UART_MspInit+0x8c>)
 8014b5c:	4293      	cmp	r3, r2
 8014b5e:	d131      	bne.n	8014bc4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8014b60:	4b1b      	ldr	r3, [pc, #108]	; (8014bd0 <HAL_UART_MspInit+0x90>)
 8014b62:	699b      	ldr	r3, [r3, #24]
 8014b64:	4a1a      	ldr	r2, [pc, #104]	; (8014bd0 <HAL_UART_MspInit+0x90>)
 8014b66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8014b6a:	6193      	str	r3, [r2, #24]
 8014b6c:	4b18      	ldr	r3, [pc, #96]	; (8014bd0 <HAL_UART_MspInit+0x90>)
 8014b6e:	699b      	ldr	r3, [r3, #24]
 8014b70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8014b74:	60fb      	str	r3, [r7, #12]
 8014b76:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014b78:	4b15      	ldr	r3, [pc, #84]	; (8014bd0 <HAL_UART_MspInit+0x90>)
 8014b7a:	699b      	ldr	r3, [r3, #24]
 8014b7c:	4a14      	ldr	r2, [pc, #80]	; (8014bd0 <HAL_UART_MspInit+0x90>)
 8014b7e:	f043 0304 	orr.w	r3, r3, #4
 8014b82:	6193      	str	r3, [r2, #24]
 8014b84:	4b12      	ldr	r3, [pc, #72]	; (8014bd0 <HAL_UART_MspInit+0x90>)
 8014b86:	699b      	ldr	r3, [r3, #24]
 8014b88:	f003 0304 	and.w	r3, r3, #4
 8014b8c:	60bb      	str	r3, [r7, #8]
 8014b8e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8014b90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014b94:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014b96:	2302      	movs	r3, #2
 8014b98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8014b9a:	2303      	movs	r3, #3
 8014b9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014b9e:	f107 0310 	add.w	r3, r7, #16
 8014ba2:	4619      	mov	r1, r3
 8014ba4:	480b      	ldr	r0, [pc, #44]	; (8014bd4 <HAL_UART_MspInit+0x94>)
 8014ba6:	f001 f99b 	bl	8015ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8014baa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014bae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014bb0:	2300      	movs	r3, #0
 8014bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014bb4:	2300      	movs	r3, #0
 8014bb6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014bb8:	f107 0310 	add.w	r3, r7, #16
 8014bbc:	4619      	mov	r1, r3
 8014bbe:	4805      	ldr	r0, [pc, #20]	; (8014bd4 <HAL_UART_MspInit+0x94>)
 8014bc0:	f001 f98e 	bl	8015ee0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8014bc4:	bf00      	nop
 8014bc6:	3720      	adds	r7, #32
 8014bc8:	46bd      	mov	sp, r7
 8014bca:	bd80      	pop	{r7, pc}
 8014bcc:	40013800 	.word	0x40013800
 8014bd0:	40021000 	.word	0x40021000
 8014bd4:	40010800 	.word	0x40010800

08014bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8014bd8:	b480      	push	{r7}
 8014bda:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8014bdc:	bf00      	nop
 8014bde:	46bd      	mov	sp, r7
 8014be0:	bc80      	pop	{r7}
 8014be2:	4770      	bx	lr

08014be4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8014be4:	b480      	push	{r7}
 8014be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8014be8:	e7fe      	b.n	8014be8 <HardFault_Handler+0x4>

08014bea <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8014bea:	b480      	push	{r7}
 8014bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8014bee:	e7fe      	b.n	8014bee <MemManage_Handler+0x4>

08014bf0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8014bf0:	b480      	push	{r7}
 8014bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8014bf4:	e7fe      	b.n	8014bf4 <BusFault_Handler+0x4>

08014bf6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8014bf6:	b480      	push	{r7}
 8014bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8014bfa:	e7fe      	b.n	8014bfa <UsageFault_Handler+0x4>

08014bfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8014bfc:	b480      	push	{r7}
 8014bfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8014c00:	bf00      	nop
 8014c02:	46bd      	mov	sp, r7
 8014c04:	bc80      	pop	{r7}
 8014c06:	4770      	bx	lr

08014c08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8014c08:	b480      	push	{r7}
 8014c0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8014c0c:	bf00      	nop
 8014c0e:	46bd      	mov	sp, r7
 8014c10:	bc80      	pop	{r7}
 8014c12:	4770      	bx	lr

08014c14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8014c14:	b480      	push	{r7}
 8014c16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8014c18:	bf00      	nop
 8014c1a:	46bd      	mov	sp, r7
 8014c1c:	bc80      	pop	{r7}
 8014c1e:	4770      	bx	lr

08014c20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8014c20:	b580      	push	{r7, lr}
 8014c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8014c24:	f000 f90c 	bl	8014e40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8014c28:	bf00      	nop
 8014c2a:	bd80      	pop	{r7, pc}

08014c2c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8014c2c:	b580      	push	{r7, lr}
 8014c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8014c30:	2001      	movs	r0, #1
 8014c32:	f001 faef 	bl	8016214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8014c36:	bf00      	nop
 8014c38:	bd80      	pop	{r7, pc}

08014c3a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8014c3a:	b580      	push	{r7, lr}
 8014c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8014c3e:	2002      	movs	r0, #2
 8014c40:	f001 fae8 	bl	8016214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8014c44:	bf00      	nop
 8014c46:	bd80      	pop	{r7, pc}

08014c48 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8014c48:	b580      	push	{r7, lr}
 8014c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8014c4c:	2004      	movs	r0, #4
 8014c4e:	f001 fae1 	bl	8016214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8014c52:	bf00      	nop
 8014c54:	bd80      	pop	{r7, pc}

08014c56 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8014c56:	b580      	push	{r7, lr}
 8014c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8014c5a:	2008      	movs	r0, #8
 8014c5c:	f001 fada 	bl	8016214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8014c60:	bf00      	nop
 8014c62:	bd80      	pop	{r7, pc}

08014c64 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8014c64:	b580      	push	{r7, lr}
 8014c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8014c68:	2010      	movs	r0, #16
 8014c6a:	f001 fad3 	bl	8016214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8014c6e:	bf00      	nop
 8014c70:	bd80      	pop	{r7, pc}
	...

08014c74 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8014c74:	b580      	push	{r7, lr}
 8014c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8014c78:	4802      	ldr	r0, [pc, #8]	; (8014c84 <DMA1_Channel1_IRQHandler+0x10>)
 8014c7a:	f000 fec7 	bl	8015a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8014c7e:	bf00      	nop
 8014c80:	bd80      	pop	{r7, pc}
 8014c82:	bf00      	nop
 8014c84:	20001484 	.word	0x20001484

08014c88 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8014c88:	b580      	push	{r7, lr}
 8014c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8014c8c:	4802      	ldr	r0, [pc, #8]	; (8014c98 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8014c8e:	f002 fbc6 	bl	801741e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8014c92:	bf00      	nop
 8014c94:	bd80      	pop	{r7, pc}
 8014c96:	bf00      	nop
 8014c98:	200019d8 	.word	0x200019d8

08014c9c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8014c9c:	b580      	push	{r7, lr}
 8014c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8014ca0:	2020      	movs	r0, #32
 8014ca2:	f001 fab7 	bl	8016214 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8014ca6:	2040      	movs	r0, #64	; 0x40
 8014ca8:	f001 fab4 	bl	8016214 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8014cac:	2080      	movs	r0, #128	; 0x80
 8014cae:	f001 fab1 	bl	8016214 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8014cb2:	f44f 7080 	mov.w	r0, #256	; 0x100
 8014cb6:	f001 faad 	bl	8016214 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8014cba:	f44f 7000 	mov.w	r0, #512	; 0x200
 8014cbe:	f001 faa9 	bl	8016214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8014cc2:	bf00      	nop
 8014cc4:	bd80      	pop	{r7, pc}
	...

08014cc8 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8014cc8:	b580      	push	{r7, lr}
 8014cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8014ccc:	4802      	ldr	r0, [pc, #8]	; (8014cd8 <TIM1_BRK_IRQHandler+0x10>)
 8014cce:	f004 fc35 	bl	801953c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8014cd2:	bf00      	nop
 8014cd4:	bd80      	pop	{r7, pc}
 8014cd6:	bf00      	nop
 8014cd8:	200014c8 	.word	0x200014c8

08014cdc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8014cdc:	b580      	push	{r7, lr}
 8014cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8014ce0:	4802      	ldr	r0, [pc, #8]	; (8014cec <TIM1_UP_IRQHandler+0x10>)
 8014ce2:	f004 fc2b 	bl	801953c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8014ce6:	bf00      	nop
 8014ce8:	bd80      	pop	{r7, pc}
 8014cea:	bf00      	nop
 8014cec:	200014c8 	.word	0x200014c8

08014cf0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8014cf0:	b580      	push	{r7, lr}
 8014cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8014cf4:	4802      	ldr	r0, [pc, #8]	; (8014d00 <TIM3_IRQHandler+0x10>)
 8014cf6:	f004 fc21 	bl	801953c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8014cfa:	bf00      	nop
 8014cfc:	bd80      	pop	{r7, pc}
 8014cfe:	bf00      	nop
 8014d00:	20001238 	.word	0x20001238

08014d04 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8014d04:	b580      	push	{r7, lr}
 8014d06:	b084      	sub	sp, #16
 8014d08:	af00      	add	r7, sp, #0
 8014d0a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8014d0c:	4b11      	ldr	r3, [pc, #68]	; (8014d54 <_sbrk+0x50>)
 8014d0e:	681b      	ldr	r3, [r3, #0]
 8014d10:	2b00      	cmp	r3, #0
 8014d12:	d102      	bne.n	8014d1a <_sbrk+0x16>
		heap_end = &end;
 8014d14:	4b0f      	ldr	r3, [pc, #60]	; (8014d54 <_sbrk+0x50>)
 8014d16:	4a10      	ldr	r2, [pc, #64]	; (8014d58 <_sbrk+0x54>)
 8014d18:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8014d1a:	4b0e      	ldr	r3, [pc, #56]	; (8014d54 <_sbrk+0x50>)
 8014d1c:	681b      	ldr	r3, [r3, #0]
 8014d1e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8014d20:	4b0c      	ldr	r3, [pc, #48]	; (8014d54 <_sbrk+0x50>)
 8014d22:	681a      	ldr	r2, [r3, #0]
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	4413      	add	r3, r2
 8014d28:	466a      	mov	r2, sp
 8014d2a:	4293      	cmp	r3, r2
 8014d2c:	d907      	bls.n	8014d3e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8014d2e:	f008 fdad 	bl	801d88c <__errno>
 8014d32:	4602      	mov	r2, r0
 8014d34:	230c      	movs	r3, #12
 8014d36:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8014d38:	f04f 33ff 	mov.w	r3, #4294967295
 8014d3c:	e006      	b.n	8014d4c <_sbrk+0x48>
	}

	heap_end += incr;
 8014d3e:	4b05      	ldr	r3, [pc, #20]	; (8014d54 <_sbrk+0x50>)
 8014d40:	681a      	ldr	r2, [r3, #0]
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	4413      	add	r3, r2
 8014d46:	4a03      	ldr	r2, [pc, #12]	; (8014d54 <_sbrk+0x50>)
 8014d48:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8014d4a:	68fb      	ldr	r3, [r7, #12]
}
 8014d4c:	4618      	mov	r0, r3
 8014d4e:	3710      	adds	r7, #16
 8014d50:	46bd      	mov	sp, r7
 8014d52:	bd80      	pop	{r7, pc}
 8014d54:	200006e8 	.word	0x200006e8
 8014d58:	20001cc8 	.word	0x20001cc8

08014d5c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8014d5c:	b480      	push	{r7}
 8014d5e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8014d60:	bf00      	nop
 8014d62:	46bd      	mov	sp, r7
 8014d64:	bc80      	pop	{r7}
 8014d66:	4770      	bx	lr

08014d68 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8014d68:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8014d6a:	e003      	b.n	8014d74 <LoopCopyDataInit>

08014d6c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8014d6c:	4b0b      	ldr	r3, [pc, #44]	; (8014d9c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8014d6e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8014d70:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8014d72:	3104      	adds	r1, #4

08014d74 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8014d74:	480a      	ldr	r0, [pc, #40]	; (8014da0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8014d76:	4b0b      	ldr	r3, [pc, #44]	; (8014da4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8014d78:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8014d7a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8014d7c:	d3f6      	bcc.n	8014d6c <CopyDataInit>
  ldr r2, =_sbss
 8014d7e:	4a0a      	ldr	r2, [pc, #40]	; (8014da8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8014d80:	e002      	b.n	8014d88 <LoopFillZerobss>

08014d82 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8014d82:	2300      	movs	r3, #0
  str r3, [r2], #4
 8014d84:	f842 3b04 	str.w	r3, [r2], #4

08014d88 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8014d88:	4b08      	ldr	r3, [pc, #32]	; (8014dac <LoopFillZerobss+0x24>)
  cmp r2, r3
 8014d8a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8014d8c:	d3f9      	bcc.n	8014d82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8014d8e:	f7ff ffe5 	bl	8014d5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8014d92:	f008 fd81 	bl	801d898 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8014d96:	f7ff fa7f 	bl	8014298 <main>
  bx lr
 8014d9a:	4770      	bx	lr
  ldr r3, =_sidata
 8014d9c:	0801f770 	.word	0x0801f770
  ldr r0, =_sdata
 8014da0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8014da4:	200005a0 	.word	0x200005a0
  ldr r2, =_sbss
 8014da8:	200005a0 	.word	0x200005a0
  ldr r3, = _ebss
 8014dac:	20001cc8 	.word	0x20001cc8

08014db0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8014db0:	e7fe      	b.n	8014db0 <ADC1_2_IRQHandler>
	...

08014db4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8014db4:	b580      	push	{r7, lr}
 8014db6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8014db8:	4b08      	ldr	r3, [pc, #32]	; (8014ddc <HAL_Init+0x28>)
 8014dba:	681b      	ldr	r3, [r3, #0]
 8014dbc:	4a07      	ldr	r2, [pc, #28]	; (8014ddc <HAL_Init+0x28>)
 8014dbe:	f043 0310 	orr.w	r3, r3, #16
 8014dc2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8014dc4:	2003      	movs	r0, #3
 8014dc6:	f000 fd09 	bl	80157dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8014dca:	2000      	movs	r0, #0
 8014dcc:	f000 f808 	bl	8014de0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8014dd0:	f7ff fd90 	bl	80148f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8014dd4:	2300      	movs	r3, #0
}
 8014dd6:	4618      	mov	r0, r3
 8014dd8:	bd80      	pop	{r7, pc}
 8014dda:	bf00      	nop
 8014ddc:	40022000 	.word	0x40022000

08014de0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8014de0:	b580      	push	{r7, lr}
 8014de2:	b082      	sub	sp, #8
 8014de4:	af00      	add	r7, sp, #0
 8014de6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8014de8:	4b12      	ldr	r3, [pc, #72]	; (8014e34 <HAL_InitTick+0x54>)
 8014dea:	681a      	ldr	r2, [r3, #0]
 8014dec:	4b12      	ldr	r3, [pc, #72]	; (8014e38 <HAL_InitTick+0x58>)
 8014dee:	781b      	ldrb	r3, [r3, #0]
 8014df0:	4619      	mov	r1, r3
 8014df2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8014df6:	fbb3 f3f1 	udiv	r3, r3, r1
 8014dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8014dfe:	4618      	mov	r0, r3
 8014e00:	f000 fd21 	bl	8015846 <HAL_SYSTICK_Config>
 8014e04:	4603      	mov	r3, r0
 8014e06:	2b00      	cmp	r3, #0
 8014e08:	d001      	beq.n	8014e0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8014e0a:	2301      	movs	r3, #1
 8014e0c:	e00e      	b.n	8014e2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	2b0f      	cmp	r3, #15
 8014e12:	d80a      	bhi.n	8014e2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8014e14:	2200      	movs	r2, #0
 8014e16:	6879      	ldr	r1, [r7, #4]
 8014e18:	f04f 30ff 	mov.w	r0, #4294967295
 8014e1c:	f000 fce9 	bl	80157f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8014e20:	4a06      	ldr	r2, [pc, #24]	; (8014e3c <HAL_InitTick+0x5c>)
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8014e26:	2300      	movs	r3, #0
 8014e28:	e000      	b.n	8014e2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8014e2a:	2301      	movs	r3, #1
}
 8014e2c:	4618      	mov	r0, r3
 8014e2e:	3708      	adds	r7, #8
 8014e30:	46bd      	mov	sp, r7
 8014e32:	bd80      	pop	{r7, pc}
 8014e34:	20000374 	.word	0x20000374
 8014e38:	2000037c 	.word	0x2000037c
 8014e3c:	20000378 	.word	0x20000378

08014e40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8014e40:	b480      	push	{r7}
 8014e42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8014e44:	4b05      	ldr	r3, [pc, #20]	; (8014e5c <HAL_IncTick+0x1c>)
 8014e46:	781b      	ldrb	r3, [r3, #0]
 8014e48:	461a      	mov	r2, r3
 8014e4a:	4b05      	ldr	r3, [pc, #20]	; (8014e60 <HAL_IncTick+0x20>)
 8014e4c:	681b      	ldr	r3, [r3, #0]
 8014e4e:	4413      	add	r3, r2
 8014e50:	4a03      	ldr	r2, [pc, #12]	; (8014e60 <HAL_IncTick+0x20>)
 8014e52:	6013      	str	r3, [r2, #0]
}
 8014e54:	bf00      	nop
 8014e56:	46bd      	mov	sp, r7
 8014e58:	bc80      	pop	{r7}
 8014e5a:	4770      	bx	lr
 8014e5c:	2000037c 	.word	0x2000037c
 8014e60:	20001510 	.word	0x20001510

08014e64 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8014e64:	b480      	push	{r7}
 8014e66:	af00      	add	r7, sp, #0
  return uwTick;
 8014e68:	4b02      	ldr	r3, [pc, #8]	; (8014e74 <HAL_GetTick+0x10>)
 8014e6a:	681b      	ldr	r3, [r3, #0]
}
 8014e6c:	4618      	mov	r0, r3
 8014e6e:	46bd      	mov	sp, r7
 8014e70:	bc80      	pop	{r7}
 8014e72:	4770      	bx	lr
 8014e74:	20001510 	.word	0x20001510

08014e78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8014e78:	b580      	push	{r7, lr}
 8014e7a:	b084      	sub	sp, #16
 8014e7c:	af00      	add	r7, sp, #0
 8014e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8014e80:	f7ff fff0 	bl	8014e64 <HAL_GetTick>
 8014e84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8014e8a:	68fb      	ldr	r3, [r7, #12]
 8014e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e90:	d005      	beq.n	8014e9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8014e92:	4b09      	ldr	r3, [pc, #36]	; (8014eb8 <HAL_Delay+0x40>)
 8014e94:	781b      	ldrb	r3, [r3, #0]
 8014e96:	461a      	mov	r2, r3
 8014e98:	68fb      	ldr	r3, [r7, #12]
 8014e9a:	4413      	add	r3, r2
 8014e9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8014e9e:	bf00      	nop
 8014ea0:	f7ff ffe0 	bl	8014e64 <HAL_GetTick>
 8014ea4:	4602      	mov	r2, r0
 8014ea6:	68bb      	ldr	r3, [r7, #8]
 8014ea8:	1ad3      	subs	r3, r2, r3
 8014eaa:	68fa      	ldr	r2, [r7, #12]
 8014eac:	429a      	cmp	r2, r3
 8014eae:	d8f7      	bhi.n	8014ea0 <HAL_Delay+0x28>
  {
  }
}
 8014eb0:	bf00      	nop
 8014eb2:	3710      	adds	r7, #16
 8014eb4:	46bd      	mov	sp, r7
 8014eb6:	bd80      	pop	{r7, pc}
 8014eb8:	2000037c 	.word	0x2000037c

08014ebc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8014ebc:	b580      	push	{r7, lr}
 8014ebe:	b086      	sub	sp, #24
 8014ec0:	af00      	add	r7, sp, #0
 8014ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8014ec4:	2300      	movs	r3, #0
 8014ec6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8014ec8:	2300      	movs	r3, #0
 8014eca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8014ecc:	2300      	movs	r3, #0
 8014ece:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8014ed0:	2300      	movs	r3, #0
 8014ed2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d101      	bne.n	8014ede <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8014eda:	2301      	movs	r3, #1
 8014edc:	e0ce      	b.n	801507c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	689b      	ldr	r3, [r3, #8]
 8014ee2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d109      	bne.n	8014f00 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	2200      	movs	r2, #0
 8014ef0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	2200      	movs	r2, #0
 8014ef6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8014efa:	6878      	ldr	r0, [r7, #4]
 8014efc:	f7ff fd2c 	bl	8014958 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8014f00:	6878      	ldr	r0, [r7, #4]
 8014f02:	f000 faff 	bl	8015504 <ADC_ConversionStop_Disable>
 8014f06:	4603      	mov	r3, r0
 8014f08:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014f0e:	f003 0310 	and.w	r3, r3, #16
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	f040 80a9 	bne.w	801506a <HAL_ADC_Init+0x1ae>
 8014f18:	7dfb      	ldrb	r3, [r7, #23]
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	f040 80a5 	bne.w	801506a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014f24:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8014f28:	f023 0302 	bic.w	r3, r3, #2
 8014f2c:	f043 0202 	orr.w	r2, r3, #2
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	681b      	ldr	r3, [r3, #0]
 8014f3c:	4951      	ldr	r1, [pc, #324]	; (8015084 <HAL_ADC_Init+0x1c8>)
 8014f3e:	428b      	cmp	r3, r1
 8014f40:	d10a      	bne.n	8014f58 <HAL_ADC_Init+0x9c>
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	69db      	ldr	r3, [r3, #28]
 8014f46:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8014f4a:	d002      	beq.n	8014f52 <HAL_ADC_Init+0x96>
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	69db      	ldr	r3, [r3, #28]
 8014f50:	e004      	b.n	8014f5c <HAL_ADC_Init+0xa0>
 8014f52:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8014f56:	e001      	b.n	8014f5c <HAL_ADC_Init+0xa0>
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8014f5c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	7b1b      	ldrb	r3, [r3, #12]
 8014f62:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8014f64:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8014f66:	68ba      	ldr	r2, [r7, #8]
 8014f68:	4313      	orrs	r3, r2
 8014f6a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8014f6c:	687b      	ldr	r3, [r7, #4]
 8014f6e:	689b      	ldr	r3, [r3, #8]
 8014f70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014f74:	d003      	beq.n	8014f7e <HAL_ADC_Init+0xc2>
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	689b      	ldr	r3, [r3, #8]
 8014f7a:	2b01      	cmp	r3, #1
 8014f7c:	d102      	bne.n	8014f84 <HAL_ADC_Init+0xc8>
 8014f7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8014f82:	e000      	b.n	8014f86 <HAL_ADC_Init+0xca>
 8014f84:	2300      	movs	r3, #0
 8014f86:	693a      	ldr	r2, [r7, #16]
 8014f88:	4313      	orrs	r3, r2
 8014f8a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	7d1b      	ldrb	r3, [r3, #20]
 8014f90:	2b01      	cmp	r3, #1
 8014f92:	d119      	bne.n	8014fc8 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	7b1b      	ldrb	r3, [r3, #12]
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	d109      	bne.n	8014fb0 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	699b      	ldr	r3, [r3, #24]
 8014fa0:	3b01      	subs	r3, #1
 8014fa2:	035a      	lsls	r2, r3, #13
 8014fa4:	693b      	ldr	r3, [r7, #16]
 8014fa6:	4313      	orrs	r3, r2
 8014fa8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8014fac:	613b      	str	r3, [r7, #16]
 8014fae:	e00b      	b.n	8014fc8 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014fb4:	f043 0220 	orr.w	r2, r3, #32
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014fc0:	f043 0201 	orr.w	r2, r3, #1
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	681b      	ldr	r3, [r3, #0]
 8014fcc:	685b      	ldr	r3, [r3, #4]
 8014fce:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	693a      	ldr	r2, [r7, #16]
 8014fd8:	430a      	orrs	r2, r1
 8014fda:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	689a      	ldr	r2, [r3, #8]
 8014fe2:	4b29      	ldr	r3, [pc, #164]	; (8015088 <HAL_ADC_Init+0x1cc>)
 8014fe4:	4013      	ands	r3, r2
 8014fe6:	687a      	ldr	r2, [r7, #4]
 8014fe8:	6812      	ldr	r2, [r2, #0]
 8014fea:	68b9      	ldr	r1, [r7, #8]
 8014fec:	430b      	orrs	r3, r1
 8014fee:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	689b      	ldr	r3, [r3, #8]
 8014ff4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014ff8:	d003      	beq.n	8015002 <HAL_ADC_Init+0x146>
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	689b      	ldr	r3, [r3, #8]
 8014ffe:	2b01      	cmp	r3, #1
 8015000:	d104      	bne.n	801500c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8015002:	687b      	ldr	r3, [r7, #4]
 8015004:	691b      	ldr	r3, [r3, #16]
 8015006:	3b01      	subs	r3, #1
 8015008:	051b      	lsls	r3, r3, #20
 801500a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	681b      	ldr	r3, [r3, #0]
 8015010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015012:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	681b      	ldr	r3, [r3, #0]
 801501a:	68fa      	ldr	r2, [r7, #12]
 801501c:	430a      	orrs	r2, r1
 801501e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	681b      	ldr	r3, [r3, #0]
 8015024:	689a      	ldr	r2, [r3, #8]
 8015026:	4b19      	ldr	r3, [pc, #100]	; (801508c <HAL_ADC_Init+0x1d0>)
 8015028:	4013      	ands	r3, r2
 801502a:	68ba      	ldr	r2, [r7, #8]
 801502c:	429a      	cmp	r2, r3
 801502e:	d10b      	bne.n	8015048 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	2200      	movs	r2, #0
 8015034:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801503a:	f023 0303 	bic.w	r3, r3, #3
 801503e:	f043 0201 	orr.w	r2, r3, #1
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8015046:	e018      	b.n	801507a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801504c:	f023 0312 	bic.w	r3, r3, #18
 8015050:	f043 0210 	orr.w	r2, r3, #16
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801505c:	f043 0201 	orr.w	r2, r3, #1
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8015064:	2301      	movs	r3, #1
 8015066:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8015068:	e007      	b.n	801507a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801506a:	687b      	ldr	r3, [r7, #4]
 801506c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801506e:	f043 0210 	orr.w	r2, r3, #16
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8015076:	2301      	movs	r3, #1
 8015078:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 801507a:	7dfb      	ldrb	r3, [r7, #23]
}
 801507c:	4618      	mov	r0, r3
 801507e:	3718      	adds	r7, #24
 8015080:	46bd      	mov	sp, r7
 8015082:	bd80      	pop	{r7, pc}
 8015084:	40013c00 	.word	0x40013c00
 8015088:	ffe1f7fd 	.word	0xffe1f7fd
 801508c:	ff1f0efe 	.word	0xff1f0efe

08015090 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8015090:	b580      	push	{r7, lr}
 8015092:	b086      	sub	sp, #24
 8015094:	af00      	add	r7, sp, #0
 8015096:	60f8      	str	r0, [r7, #12]
 8015098:	60b9      	str	r1, [r7, #8]
 801509a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801509c:	2300      	movs	r3, #0
 801509e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80150a0:	68fb      	ldr	r3, [r7, #12]
 80150a2:	681b      	ldr	r3, [r3, #0]
 80150a4:	4a64      	ldr	r2, [pc, #400]	; (8015238 <HAL_ADC_Start_DMA+0x1a8>)
 80150a6:	4293      	cmp	r3, r2
 80150a8:	d004      	beq.n	80150b4 <HAL_ADC_Start_DMA+0x24>
 80150aa:	68fb      	ldr	r3, [r7, #12]
 80150ac:	681b      	ldr	r3, [r3, #0]
 80150ae:	4a63      	ldr	r2, [pc, #396]	; (801523c <HAL_ADC_Start_DMA+0x1ac>)
 80150b0:	4293      	cmp	r3, r2
 80150b2:	d106      	bne.n	80150c2 <HAL_ADC_Start_DMA+0x32>
 80150b4:	4b60      	ldr	r3, [pc, #384]	; (8015238 <HAL_ADC_Start_DMA+0x1a8>)
 80150b6:	685b      	ldr	r3, [r3, #4]
 80150b8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80150bc:	2b00      	cmp	r3, #0
 80150be:	f040 80b3 	bne.w	8015228 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80150c2:	68fb      	ldr	r3, [r7, #12]
 80150c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80150c8:	2b01      	cmp	r3, #1
 80150ca:	d101      	bne.n	80150d0 <HAL_ADC_Start_DMA+0x40>
 80150cc:	2302      	movs	r3, #2
 80150ce:	e0ae      	b.n	801522e <HAL_ADC_Start_DMA+0x19e>
 80150d0:	68fb      	ldr	r3, [r7, #12]
 80150d2:	2201      	movs	r2, #1
 80150d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80150d8:	68f8      	ldr	r0, [r7, #12]
 80150da:	f000 f9c1 	bl	8015460 <ADC_Enable>
 80150de:	4603      	mov	r3, r0
 80150e0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80150e2:	7dfb      	ldrb	r3, [r7, #23]
 80150e4:	2b00      	cmp	r3, #0
 80150e6:	f040 809a 	bne.w	801521e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80150ea:	68fb      	ldr	r3, [r7, #12]
 80150ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80150ee:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80150f2:	f023 0301 	bic.w	r3, r3, #1
 80150f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80150fa:	68fb      	ldr	r3, [r7, #12]
 80150fc:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80150fe:	68fb      	ldr	r3, [r7, #12]
 8015100:	681b      	ldr	r3, [r3, #0]
 8015102:	4a4e      	ldr	r2, [pc, #312]	; (801523c <HAL_ADC_Start_DMA+0x1ac>)
 8015104:	4293      	cmp	r3, r2
 8015106:	d105      	bne.n	8015114 <HAL_ADC_Start_DMA+0x84>
 8015108:	4b4b      	ldr	r3, [pc, #300]	; (8015238 <HAL_ADC_Start_DMA+0x1a8>)
 801510a:	685b      	ldr	r3, [r3, #4]
 801510c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8015110:	2b00      	cmp	r3, #0
 8015112:	d115      	bne.n	8015140 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8015114:	68fb      	ldr	r3, [r7, #12]
 8015116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015118:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 801511c:	68fb      	ldr	r3, [r7, #12]
 801511e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8015120:	68fb      	ldr	r3, [r7, #12]
 8015122:	681b      	ldr	r3, [r3, #0]
 8015124:	685b      	ldr	r3, [r3, #4]
 8015126:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801512a:	2b00      	cmp	r3, #0
 801512c:	d026      	beq.n	801517c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 801512e:	68fb      	ldr	r3, [r7, #12]
 8015130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015132:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8015136:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 801513e:	e01d      	b.n	801517c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8015140:	68fb      	ldr	r3, [r7, #12]
 8015142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015144:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 801514c:	68fb      	ldr	r3, [r7, #12]
 801514e:	681b      	ldr	r3, [r3, #0]
 8015150:	4a39      	ldr	r2, [pc, #228]	; (8015238 <HAL_ADC_Start_DMA+0x1a8>)
 8015152:	4293      	cmp	r3, r2
 8015154:	d004      	beq.n	8015160 <HAL_ADC_Start_DMA+0xd0>
 8015156:	68fb      	ldr	r3, [r7, #12]
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	4a38      	ldr	r2, [pc, #224]	; (801523c <HAL_ADC_Start_DMA+0x1ac>)
 801515c:	4293      	cmp	r3, r2
 801515e:	d10d      	bne.n	801517c <HAL_ADC_Start_DMA+0xec>
 8015160:	4b35      	ldr	r3, [pc, #212]	; (8015238 <HAL_ADC_Start_DMA+0x1a8>)
 8015162:	685b      	ldr	r3, [r3, #4]
 8015164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015168:	2b00      	cmp	r3, #0
 801516a:	d007      	beq.n	801517c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 801516c:	68fb      	ldr	r3, [r7, #12]
 801516e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015170:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8015174:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8015178:	68fb      	ldr	r3, [r7, #12]
 801517a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 801517c:	68fb      	ldr	r3, [r7, #12]
 801517e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015180:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8015184:	2b00      	cmp	r3, #0
 8015186:	d006      	beq.n	8015196 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8015188:	68fb      	ldr	r3, [r7, #12]
 801518a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801518c:	f023 0206 	bic.w	r2, r3, #6
 8015190:	68fb      	ldr	r3, [r7, #12]
 8015192:	62da      	str	r2, [r3, #44]	; 0x2c
 8015194:	e002      	b.n	801519c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8015196:	68fb      	ldr	r3, [r7, #12]
 8015198:	2200      	movs	r2, #0
 801519a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 801519c:	68fb      	ldr	r3, [r7, #12]
 801519e:	2200      	movs	r2, #0
 80151a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80151a4:	68fb      	ldr	r3, [r7, #12]
 80151a6:	6a1b      	ldr	r3, [r3, #32]
 80151a8:	4a25      	ldr	r2, [pc, #148]	; (8015240 <HAL_ADC_Start_DMA+0x1b0>)
 80151aa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80151ac:	68fb      	ldr	r3, [r7, #12]
 80151ae:	6a1b      	ldr	r3, [r3, #32]
 80151b0:	4a24      	ldr	r2, [pc, #144]	; (8015244 <HAL_ADC_Start_DMA+0x1b4>)
 80151b2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80151b4:	68fb      	ldr	r3, [r7, #12]
 80151b6:	6a1b      	ldr	r3, [r3, #32]
 80151b8:	4a23      	ldr	r2, [pc, #140]	; (8015248 <HAL_ADC_Start_DMA+0x1b8>)
 80151ba:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80151bc:	68fb      	ldr	r3, [r7, #12]
 80151be:	681b      	ldr	r3, [r3, #0]
 80151c0:	f06f 0202 	mvn.w	r2, #2
 80151c4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80151c6:	68fb      	ldr	r3, [r7, #12]
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	689a      	ldr	r2, [r3, #8]
 80151cc:	68fb      	ldr	r3, [r7, #12]
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80151d4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80151d6:	68fb      	ldr	r3, [r7, #12]
 80151d8:	6a18      	ldr	r0, [r3, #32]
 80151da:	68fb      	ldr	r3, [r7, #12]
 80151dc:	681b      	ldr	r3, [r3, #0]
 80151de:	334c      	adds	r3, #76	; 0x4c
 80151e0:	4619      	mov	r1, r3
 80151e2:	68ba      	ldr	r2, [r7, #8]
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	f000 fbb1 	bl	801594c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80151ea:	68fb      	ldr	r3, [r7, #12]
 80151ec:	681b      	ldr	r3, [r3, #0]
 80151ee:	689b      	ldr	r3, [r3, #8]
 80151f0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80151f4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80151f8:	d108      	bne.n	801520c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	681b      	ldr	r3, [r3, #0]
 80151fe:	689a      	ldr	r2, [r3, #8]
 8015200:	68fb      	ldr	r3, [r7, #12]
 8015202:	681b      	ldr	r3, [r3, #0]
 8015204:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8015208:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 801520a:	e00f      	b.n	801522c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 801520c:	68fb      	ldr	r3, [r7, #12]
 801520e:	681b      	ldr	r3, [r3, #0]
 8015210:	689a      	ldr	r2, [r3, #8]
 8015212:	68fb      	ldr	r3, [r7, #12]
 8015214:	681b      	ldr	r3, [r3, #0]
 8015216:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801521a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 801521c:	e006      	b.n	801522c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	2200      	movs	r2, #0
 8015222:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8015226:	e001      	b.n	801522c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8015228:	2301      	movs	r3, #1
 801522a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 801522c:	7dfb      	ldrb	r3, [r7, #23]
}
 801522e:	4618      	mov	r0, r3
 8015230:	3718      	adds	r7, #24
 8015232:	46bd      	mov	sp, r7
 8015234:	bd80      	pop	{r7, pc}
 8015236:	bf00      	nop
 8015238:	40012400 	.word	0x40012400
 801523c:	40012800 	.word	0x40012800
 8015240:	08015579 	.word	0x08015579
 8015244:	080155f5 	.word	0x080155f5
 8015248:	08015611 	.word	0x08015611

0801524c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 801524c:	b480      	push	{r7}
 801524e:	b083      	sub	sp, #12
 8015250:	af00      	add	r7, sp, #0
 8015252:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8015254:	bf00      	nop
 8015256:	370c      	adds	r7, #12
 8015258:	46bd      	mov	sp, r7
 801525a:	bc80      	pop	{r7}
 801525c:	4770      	bx	lr

0801525e <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 801525e:	b480      	push	{r7}
 8015260:	b083      	sub	sp, #12
 8015262:	af00      	add	r7, sp, #0
 8015264:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8015266:	bf00      	nop
 8015268:	370c      	adds	r7, #12
 801526a:	46bd      	mov	sp, r7
 801526c:	bc80      	pop	{r7}
 801526e:	4770      	bx	lr

08015270 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8015270:	b480      	push	{r7}
 8015272:	b085      	sub	sp, #20
 8015274:	af00      	add	r7, sp, #0
 8015276:	6078      	str	r0, [r7, #4]
 8015278:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801527a:	2300      	movs	r3, #0
 801527c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 801527e:	2300      	movs	r3, #0
 8015280:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8015288:	2b01      	cmp	r3, #1
 801528a:	d101      	bne.n	8015290 <HAL_ADC_ConfigChannel+0x20>
 801528c:	2302      	movs	r3, #2
 801528e:	e0dc      	b.n	801544a <HAL_ADC_ConfigChannel+0x1da>
 8015290:	687b      	ldr	r3, [r7, #4]
 8015292:	2201      	movs	r2, #1
 8015294:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8015298:	683b      	ldr	r3, [r7, #0]
 801529a:	685b      	ldr	r3, [r3, #4]
 801529c:	2b06      	cmp	r3, #6
 801529e:	d81c      	bhi.n	80152da <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	681b      	ldr	r3, [r3, #0]
 80152a4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80152a6:	683b      	ldr	r3, [r7, #0]
 80152a8:	685a      	ldr	r2, [r3, #4]
 80152aa:	4613      	mov	r3, r2
 80152ac:	009b      	lsls	r3, r3, #2
 80152ae:	4413      	add	r3, r2
 80152b0:	3b05      	subs	r3, #5
 80152b2:	221f      	movs	r2, #31
 80152b4:	fa02 f303 	lsl.w	r3, r2, r3
 80152b8:	43db      	mvns	r3, r3
 80152ba:	4019      	ands	r1, r3
 80152bc:	683b      	ldr	r3, [r7, #0]
 80152be:	6818      	ldr	r0, [r3, #0]
 80152c0:	683b      	ldr	r3, [r7, #0]
 80152c2:	685a      	ldr	r2, [r3, #4]
 80152c4:	4613      	mov	r3, r2
 80152c6:	009b      	lsls	r3, r3, #2
 80152c8:	4413      	add	r3, r2
 80152ca:	3b05      	subs	r3, #5
 80152cc:	fa00 f203 	lsl.w	r2, r0, r3
 80152d0:	687b      	ldr	r3, [r7, #4]
 80152d2:	681b      	ldr	r3, [r3, #0]
 80152d4:	430a      	orrs	r2, r1
 80152d6:	635a      	str	r2, [r3, #52]	; 0x34
 80152d8:	e03c      	b.n	8015354 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80152da:	683b      	ldr	r3, [r7, #0]
 80152dc:	685b      	ldr	r3, [r3, #4]
 80152de:	2b0c      	cmp	r3, #12
 80152e0:	d81c      	bhi.n	801531c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	681b      	ldr	r3, [r3, #0]
 80152e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80152e8:	683b      	ldr	r3, [r7, #0]
 80152ea:	685a      	ldr	r2, [r3, #4]
 80152ec:	4613      	mov	r3, r2
 80152ee:	009b      	lsls	r3, r3, #2
 80152f0:	4413      	add	r3, r2
 80152f2:	3b23      	subs	r3, #35	; 0x23
 80152f4:	221f      	movs	r2, #31
 80152f6:	fa02 f303 	lsl.w	r3, r2, r3
 80152fa:	43db      	mvns	r3, r3
 80152fc:	4019      	ands	r1, r3
 80152fe:	683b      	ldr	r3, [r7, #0]
 8015300:	6818      	ldr	r0, [r3, #0]
 8015302:	683b      	ldr	r3, [r7, #0]
 8015304:	685a      	ldr	r2, [r3, #4]
 8015306:	4613      	mov	r3, r2
 8015308:	009b      	lsls	r3, r3, #2
 801530a:	4413      	add	r3, r2
 801530c:	3b23      	subs	r3, #35	; 0x23
 801530e:	fa00 f203 	lsl.w	r2, r0, r3
 8015312:	687b      	ldr	r3, [r7, #4]
 8015314:	681b      	ldr	r3, [r3, #0]
 8015316:	430a      	orrs	r2, r1
 8015318:	631a      	str	r2, [r3, #48]	; 0x30
 801531a:	e01b      	b.n	8015354 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	681b      	ldr	r3, [r3, #0]
 8015320:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8015322:	683b      	ldr	r3, [r7, #0]
 8015324:	685a      	ldr	r2, [r3, #4]
 8015326:	4613      	mov	r3, r2
 8015328:	009b      	lsls	r3, r3, #2
 801532a:	4413      	add	r3, r2
 801532c:	3b41      	subs	r3, #65	; 0x41
 801532e:	221f      	movs	r2, #31
 8015330:	fa02 f303 	lsl.w	r3, r2, r3
 8015334:	43db      	mvns	r3, r3
 8015336:	4019      	ands	r1, r3
 8015338:	683b      	ldr	r3, [r7, #0]
 801533a:	6818      	ldr	r0, [r3, #0]
 801533c:	683b      	ldr	r3, [r7, #0]
 801533e:	685a      	ldr	r2, [r3, #4]
 8015340:	4613      	mov	r3, r2
 8015342:	009b      	lsls	r3, r3, #2
 8015344:	4413      	add	r3, r2
 8015346:	3b41      	subs	r3, #65	; 0x41
 8015348:	fa00 f203 	lsl.w	r2, r0, r3
 801534c:	687b      	ldr	r3, [r7, #4]
 801534e:	681b      	ldr	r3, [r3, #0]
 8015350:	430a      	orrs	r2, r1
 8015352:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8015354:	683b      	ldr	r3, [r7, #0]
 8015356:	681b      	ldr	r3, [r3, #0]
 8015358:	2b09      	cmp	r3, #9
 801535a:	d91c      	bls.n	8015396 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	681b      	ldr	r3, [r3, #0]
 8015360:	68d9      	ldr	r1, [r3, #12]
 8015362:	683b      	ldr	r3, [r7, #0]
 8015364:	681a      	ldr	r2, [r3, #0]
 8015366:	4613      	mov	r3, r2
 8015368:	005b      	lsls	r3, r3, #1
 801536a:	4413      	add	r3, r2
 801536c:	3b1e      	subs	r3, #30
 801536e:	2207      	movs	r2, #7
 8015370:	fa02 f303 	lsl.w	r3, r2, r3
 8015374:	43db      	mvns	r3, r3
 8015376:	4019      	ands	r1, r3
 8015378:	683b      	ldr	r3, [r7, #0]
 801537a:	6898      	ldr	r0, [r3, #8]
 801537c:	683b      	ldr	r3, [r7, #0]
 801537e:	681a      	ldr	r2, [r3, #0]
 8015380:	4613      	mov	r3, r2
 8015382:	005b      	lsls	r3, r3, #1
 8015384:	4413      	add	r3, r2
 8015386:	3b1e      	subs	r3, #30
 8015388:	fa00 f203 	lsl.w	r2, r0, r3
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	681b      	ldr	r3, [r3, #0]
 8015390:	430a      	orrs	r2, r1
 8015392:	60da      	str	r2, [r3, #12]
 8015394:	e019      	b.n	80153ca <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8015396:	687b      	ldr	r3, [r7, #4]
 8015398:	681b      	ldr	r3, [r3, #0]
 801539a:	6919      	ldr	r1, [r3, #16]
 801539c:	683b      	ldr	r3, [r7, #0]
 801539e:	681a      	ldr	r2, [r3, #0]
 80153a0:	4613      	mov	r3, r2
 80153a2:	005b      	lsls	r3, r3, #1
 80153a4:	4413      	add	r3, r2
 80153a6:	2207      	movs	r2, #7
 80153a8:	fa02 f303 	lsl.w	r3, r2, r3
 80153ac:	43db      	mvns	r3, r3
 80153ae:	4019      	ands	r1, r3
 80153b0:	683b      	ldr	r3, [r7, #0]
 80153b2:	6898      	ldr	r0, [r3, #8]
 80153b4:	683b      	ldr	r3, [r7, #0]
 80153b6:	681a      	ldr	r2, [r3, #0]
 80153b8:	4613      	mov	r3, r2
 80153ba:	005b      	lsls	r3, r3, #1
 80153bc:	4413      	add	r3, r2
 80153be:	fa00 f203 	lsl.w	r2, r0, r3
 80153c2:	687b      	ldr	r3, [r7, #4]
 80153c4:	681b      	ldr	r3, [r3, #0]
 80153c6:	430a      	orrs	r2, r1
 80153c8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80153ca:	683b      	ldr	r3, [r7, #0]
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	2b10      	cmp	r3, #16
 80153d0:	d003      	beq.n	80153da <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80153d2:	683b      	ldr	r3, [r7, #0]
 80153d4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80153d6:	2b11      	cmp	r3, #17
 80153d8:	d132      	bne.n	8015440 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80153da:	687b      	ldr	r3, [r7, #4]
 80153dc:	681b      	ldr	r3, [r3, #0]
 80153de:	4a1d      	ldr	r2, [pc, #116]	; (8015454 <HAL_ADC_ConfigChannel+0x1e4>)
 80153e0:	4293      	cmp	r3, r2
 80153e2:	d125      	bne.n	8015430 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	681b      	ldr	r3, [r3, #0]
 80153e8:	689b      	ldr	r3, [r3, #8]
 80153ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80153ee:	2b00      	cmp	r3, #0
 80153f0:	d126      	bne.n	8015440 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	681b      	ldr	r3, [r3, #0]
 80153f6:	689a      	ldr	r2, [r3, #8]
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	681b      	ldr	r3, [r3, #0]
 80153fc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8015400:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8015402:	683b      	ldr	r3, [r7, #0]
 8015404:	681b      	ldr	r3, [r3, #0]
 8015406:	2b10      	cmp	r3, #16
 8015408:	d11a      	bne.n	8015440 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 801540a:	4b13      	ldr	r3, [pc, #76]	; (8015458 <HAL_ADC_ConfigChannel+0x1e8>)
 801540c:	681b      	ldr	r3, [r3, #0]
 801540e:	4a13      	ldr	r2, [pc, #76]	; (801545c <HAL_ADC_ConfigChannel+0x1ec>)
 8015410:	fba2 2303 	umull	r2, r3, r2, r3
 8015414:	0c9a      	lsrs	r2, r3, #18
 8015416:	4613      	mov	r3, r2
 8015418:	009b      	lsls	r3, r3, #2
 801541a:	4413      	add	r3, r2
 801541c:	005b      	lsls	r3, r3, #1
 801541e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8015420:	e002      	b.n	8015428 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8015422:	68bb      	ldr	r3, [r7, #8]
 8015424:	3b01      	subs	r3, #1
 8015426:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8015428:	68bb      	ldr	r3, [r7, #8]
 801542a:	2b00      	cmp	r3, #0
 801542c:	d1f9      	bne.n	8015422 <HAL_ADC_ConfigChannel+0x1b2>
 801542e:	e007      	b.n	8015440 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8015430:	687b      	ldr	r3, [r7, #4]
 8015432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015434:	f043 0220 	orr.w	r2, r3, #32
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 801543c:	2301      	movs	r3, #1
 801543e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	2200      	movs	r2, #0
 8015444:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8015448:	7bfb      	ldrb	r3, [r7, #15]
}
 801544a:	4618      	mov	r0, r3
 801544c:	3714      	adds	r7, #20
 801544e:	46bd      	mov	sp, r7
 8015450:	bc80      	pop	{r7}
 8015452:	4770      	bx	lr
 8015454:	40012400 	.word	0x40012400
 8015458:	20000374 	.word	0x20000374
 801545c:	431bde83 	.word	0x431bde83

08015460 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8015460:	b580      	push	{r7, lr}
 8015462:	b084      	sub	sp, #16
 8015464:	af00      	add	r7, sp, #0
 8015466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8015468:	2300      	movs	r3, #0
 801546a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 801546c:	2300      	movs	r3, #0
 801546e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	681b      	ldr	r3, [r3, #0]
 8015474:	689b      	ldr	r3, [r3, #8]
 8015476:	f003 0301 	and.w	r3, r3, #1
 801547a:	2b01      	cmp	r3, #1
 801547c:	d039      	beq.n	80154f2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 801547e:	687b      	ldr	r3, [r7, #4]
 8015480:	681b      	ldr	r3, [r3, #0]
 8015482:	689a      	ldr	r2, [r3, #8]
 8015484:	687b      	ldr	r3, [r7, #4]
 8015486:	681b      	ldr	r3, [r3, #0]
 8015488:	f042 0201 	orr.w	r2, r2, #1
 801548c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 801548e:	4b1b      	ldr	r3, [pc, #108]	; (80154fc <ADC_Enable+0x9c>)
 8015490:	681b      	ldr	r3, [r3, #0]
 8015492:	4a1b      	ldr	r2, [pc, #108]	; (8015500 <ADC_Enable+0xa0>)
 8015494:	fba2 2303 	umull	r2, r3, r2, r3
 8015498:	0c9b      	lsrs	r3, r3, #18
 801549a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 801549c:	e002      	b.n	80154a4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 801549e:	68bb      	ldr	r3, [r7, #8]
 80154a0:	3b01      	subs	r3, #1
 80154a2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80154a4:	68bb      	ldr	r3, [r7, #8]
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	d1f9      	bne.n	801549e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80154aa:	f7ff fcdb 	bl	8014e64 <HAL_GetTick>
 80154ae:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80154b0:	e018      	b.n	80154e4 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80154b2:	f7ff fcd7 	bl	8014e64 <HAL_GetTick>
 80154b6:	4602      	mov	r2, r0
 80154b8:	68fb      	ldr	r3, [r7, #12]
 80154ba:	1ad3      	subs	r3, r2, r3
 80154bc:	2b02      	cmp	r3, #2
 80154be:	d911      	bls.n	80154e4 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80154c4:	f043 0210 	orr.w	r2, r3, #16
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80154cc:	687b      	ldr	r3, [r7, #4]
 80154ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80154d0:	f043 0201 	orr.w	r2, r3, #1
 80154d4:	687b      	ldr	r3, [r7, #4]
 80154d6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	2200      	movs	r2, #0
 80154dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80154e0:	2301      	movs	r3, #1
 80154e2:	e007      	b.n	80154f4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	681b      	ldr	r3, [r3, #0]
 80154e8:	689b      	ldr	r3, [r3, #8]
 80154ea:	f003 0301 	and.w	r3, r3, #1
 80154ee:	2b01      	cmp	r3, #1
 80154f0:	d1df      	bne.n	80154b2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80154f2:	2300      	movs	r3, #0
}
 80154f4:	4618      	mov	r0, r3
 80154f6:	3710      	adds	r7, #16
 80154f8:	46bd      	mov	sp, r7
 80154fa:	bd80      	pop	{r7, pc}
 80154fc:	20000374 	.word	0x20000374
 8015500:	431bde83 	.word	0x431bde83

08015504 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8015504:	b580      	push	{r7, lr}
 8015506:	b084      	sub	sp, #16
 8015508:	af00      	add	r7, sp, #0
 801550a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801550c:	2300      	movs	r3, #0
 801550e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8015510:	687b      	ldr	r3, [r7, #4]
 8015512:	681b      	ldr	r3, [r3, #0]
 8015514:	689b      	ldr	r3, [r3, #8]
 8015516:	f003 0301 	and.w	r3, r3, #1
 801551a:	2b01      	cmp	r3, #1
 801551c:	d127      	bne.n	801556e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 801551e:	687b      	ldr	r3, [r7, #4]
 8015520:	681b      	ldr	r3, [r3, #0]
 8015522:	689a      	ldr	r2, [r3, #8]
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	f022 0201 	bic.w	r2, r2, #1
 801552c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 801552e:	f7ff fc99 	bl	8014e64 <HAL_GetTick>
 8015532:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8015534:	e014      	b.n	8015560 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8015536:	f7ff fc95 	bl	8014e64 <HAL_GetTick>
 801553a:	4602      	mov	r2, r0
 801553c:	68fb      	ldr	r3, [r7, #12]
 801553e:	1ad3      	subs	r3, r2, r3
 8015540:	2b02      	cmp	r3, #2
 8015542:	d90d      	bls.n	8015560 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015544:	687b      	ldr	r3, [r7, #4]
 8015546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015548:	f043 0210 	orr.w	r2, r3, #16
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8015550:	687b      	ldr	r3, [r7, #4]
 8015552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015554:	f043 0201 	orr.w	r2, r3, #1
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 801555c:	2301      	movs	r3, #1
 801555e:	e007      	b.n	8015570 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	689b      	ldr	r3, [r3, #8]
 8015566:	f003 0301 	and.w	r3, r3, #1
 801556a:	2b01      	cmp	r3, #1
 801556c:	d0e3      	beq.n	8015536 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 801556e:	2300      	movs	r3, #0
}
 8015570:	4618      	mov	r0, r3
 8015572:	3710      	adds	r7, #16
 8015574:	46bd      	mov	sp, r7
 8015576:	bd80      	pop	{r7, pc}

08015578 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8015578:	b580      	push	{r7, lr}
 801557a:	b084      	sub	sp, #16
 801557c:	af00      	add	r7, sp, #0
 801557e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015584:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8015586:	68fb      	ldr	r3, [r7, #12]
 8015588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801558a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 801558e:	2b00      	cmp	r3, #0
 8015590:	d127      	bne.n	80155e2 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8015592:	68fb      	ldr	r3, [r7, #12]
 8015594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015596:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 801559a:	68fb      	ldr	r3, [r7, #12]
 801559c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	681b      	ldr	r3, [r3, #0]
 80155a2:	689b      	ldr	r3, [r3, #8]
 80155a4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80155a8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80155ac:	d115      	bne.n	80155da <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	d111      	bne.n	80155da <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80155b6:	68fb      	ldr	r3, [r7, #12]
 80155b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80155ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80155be:	68fb      	ldr	r3, [r7, #12]
 80155c0:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80155c2:	68fb      	ldr	r3, [r7, #12]
 80155c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80155c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	d105      	bne.n	80155da <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80155d2:	f043 0201 	orr.w	r2, r3, #1
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80155da:	68f8      	ldr	r0, [r7, #12]
 80155dc:	f7fe fe04 	bl	80141e8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80155e0:	e004      	b.n	80155ec <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80155e2:	68fb      	ldr	r3, [r7, #12]
 80155e4:	6a1b      	ldr	r3, [r3, #32]
 80155e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80155e8:	6878      	ldr	r0, [r7, #4]
 80155ea:	4798      	blx	r3
}
 80155ec:	bf00      	nop
 80155ee:	3710      	adds	r7, #16
 80155f0:	46bd      	mov	sp, r7
 80155f2:	bd80      	pop	{r7, pc}

080155f4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80155f4:	b580      	push	{r7, lr}
 80155f6:	b084      	sub	sp, #16
 80155f8:	af00      	add	r7, sp, #0
 80155fa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015600:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8015602:	68f8      	ldr	r0, [r7, #12]
 8015604:	f7ff fe22 	bl	801524c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8015608:	bf00      	nop
 801560a:	3710      	adds	r7, #16
 801560c:	46bd      	mov	sp, r7
 801560e:	bd80      	pop	{r7, pc}

08015610 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8015610:	b580      	push	{r7, lr}
 8015612:	b084      	sub	sp, #16
 8015614:	af00      	add	r7, sp, #0
 8015616:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801561c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 801561e:	68fb      	ldr	r3, [r7, #12]
 8015620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015622:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8015626:	68fb      	ldr	r3, [r7, #12]
 8015628:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 801562a:	68fb      	ldr	r3, [r7, #12]
 801562c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801562e:	f043 0204 	orr.w	r2, r3, #4
 8015632:	68fb      	ldr	r3, [r7, #12]
 8015634:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8015636:	68f8      	ldr	r0, [r7, #12]
 8015638:	f7ff fe11 	bl	801525e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801563c:	bf00      	nop
 801563e:	3710      	adds	r7, #16
 8015640:	46bd      	mov	sp, r7
 8015642:	bd80      	pop	{r7, pc}

08015644 <__NVIC_SetPriorityGrouping>:
{
 8015644:	b480      	push	{r7}
 8015646:	b085      	sub	sp, #20
 8015648:	af00      	add	r7, sp, #0
 801564a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	f003 0307 	and.w	r3, r3, #7
 8015652:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8015654:	4b0c      	ldr	r3, [pc, #48]	; (8015688 <__NVIC_SetPriorityGrouping+0x44>)
 8015656:	68db      	ldr	r3, [r3, #12]
 8015658:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 801565a:	68ba      	ldr	r2, [r7, #8]
 801565c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8015660:	4013      	ands	r3, r2
 8015662:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8015664:	68fb      	ldr	r3, [r7, #12]
 8015666:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8015668:	68bb      	ldr	r3, [r7, #8]
 801566a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 801566c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8015670:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8015674:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8015676:	4a04      	ldr	r2, [pc, #16]	; (8015688 <__NVIC_SetPriorityGrouping+0x44>)
 8015678:	68bb      	ldr	r3, [r7, #8]
 801567a:	60d3      	str	r3, [r2, #12]
}
 801567c:	bf00      	nop
 801567e:	3714      	adds	r7, #20
 8015680:	46bd      	mov	sp, r7
 8015682:	bc80      	pop	{r7}
 8015684:	4770      	bx	lr
 8015686:	bf00      	nop
 8015688:	e000ed00 	.word	0xe000ed00

0801568c <__NVIC_GetPriorityGrouping>:
{
 801568c:	b480      	push	{r7}
 801568e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8015690:	4b04      	ldr	r3, [pc, #16]	; (80156a4 <__NVIC_GetPriorityGrouping+0x18>)
 8015692:	68db      	ldr	r3, [r3, #12]
 8015694:	0a1b      	lsrs	r3, r3, #8
 8015696:	f003 0307 	and.w	r3, r3, #7
}
 801569a:	4618      	mov	r0, r3
 801569c:	46bd      	mov	sp, r7
 801569e:	bc80      	pop	{r7}
 80156a0:	4770      	bx	lr
 80156a2:	bf00      	nop
 80156a4:	e000ed00 	.word	0xe000ed00

080156a8 <__NVIC_EnableIRQ>:
{
 80156a8:	b480      	push	{r7}
 80156aa:	b083      	sub	sp, #12
 80156ac:	af00      	add	r7, sp, #0
 80156ae:	4603      	mov	r3, r0
 80156b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80156b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80156b6:	2b00      	cmp	r3, #0
 80156b8:	db0b      	blt.n	80156d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80156ba:	79fb      	ldrb	r3, [r7, #7]
 80156bc:	f003 021f 	and.w	r2, r3, #31
 80156c0:	4906      	ldr	r1, [pc, #24]	; (80156dc <__NVIC_EnableIRQ+0x34>)
 80156c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80156c6:	095b      	lsrs	r3, r3, #5
 80156c8:	2001      	movs	r0, #1
 80156ca:	fa00 f202 	lsl.w	r2, r0, r2
 80156ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80156d2:	bf00      	nop
 80156d4:	370c      	adds	r7, #12
 80156d6:	46bd      	mov	sp, r7
 80156d8:	bc80      	pop	{r7}
 80156da:	4770      	bx	lr
 80156dc:	e000e100 	.word	0xe000e100

080156e0 <__NVIC_SetPriority>:
{
 80156e0:	b480      	push	{r7}
 80156e2:	b083      	sub	sp, #12
 80156e4:	af00      	add	r7, sp, #0
 80156e6:	4603      	mov	r3, r0
 80156e8:	6039      	str	r1, [r7, #0]
 80156ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80156ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	db0a      	blt.n	801570a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80156f4:	683b      	ldr	r3, [r7, #0]
 80156f6:	b2da      	uxtb	r2, r3
 80156f8:	490c      	ldr	r1, [pc, #48]	; (801572c <__NVIC_SetPriority+0x4c>)
 80156fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80156fe:	0112      	lsls	r2, r2, #4
 8015700:	b2d2      	uxtb	r2, r2
 8015702:	440b      	add	r3, r1
 8015704:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8015708:	e00a      	b.n	8015720 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801570a:	683b      	ldr	r3, [r7, #0]
 801570c:	b2da      	uxtb	r2, r3
 801570e:	4908      	ldr	r1, [pc, #32]	; (8015730 <__NVIC_SetPriority+0x50>)
 8015710:	79fb      	ldrb	r3, [r7, #7]
 8015712:	f003 030f 	and.w	r3, r3, #15
 8015716:	3b04      	subs	r3, #4
 8015718:	0112      	lsls	r2, r2, #4
 801571a:	b2d2      	uxtb	r2, r2
 801571c:	440b      	add	r3, r1
 801571e:	761a      	strb	r2, [r3, #24]
}
 8015720:	bf00      	nop
 8015722:	370c      	adds	r7, #12
 8015724:	46bd      	mov	sp, r7
 8015726:	bc80      	pop	{r7}
 8015728:	4770      	bx	lr
 801572a:	bf00      	nop
 801572c:	e000e100 	.word	0xe000e100
 8015730:	e000ed00 	.word	0xe000ed00

08015734 <NVIC_EncodePriority>:
{
 8015734:	b480      	push	{r7}
 8015736:	b089      	sub	sp, #36	; 0x24
 8015738:	af00      	add	r7, sp, #0
 801573a:	60f8      	str	r0, [r7, #12]
 801573c:	60b9      	str	r1, [r7, #8]
 801573e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8015740:	68fb      	ldr	r3, [r7, #12]
 8015742:	f003 0307 	and.w	r3, r3, #7
 8015746:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8015748:	69fb      	ldr	r3, [r7, #28]
 801574a:	f1c3 0307 	rsb	r3, r3, #7
 801574e:	2b04      	cmp	r3, #4
 8015750:	bf28      	it	cs
 8015752:	2304      	movcs	r3, #4
 8015754:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8015756:	69fb      	ldr	r3, [r7, #28]
 8015758:	3304      	adds	r3, #4
 801575a:	2b06      	cmp	r3, #6
 801575c:	d902      	bls.n	8015764 <NVIC_EncodePriority+0x30>
 801575e:	69fb      	ldr	r3, [r7, #28]
 8015760:	3b03      	subs	r3, #3
 8015762:	e000      	b.n	8015766 <NVIC_EncodePriority+0x32>
 8015764:	2300      	movs	r3, #0
 8015766:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8015768:	f04f 32ff 	mov.w	r2, #4294967295
 801576c:	69bb      	ldr	r3, [r7, #24]
 801576e:	fa02 f303 	lsl.w	r3, r2, r3
 8015772:	43da      	mvns	r2, r3
 8015774:	68bb      	ldr	r3, [r7, #8]
 8015776:	401a      	ands	r2, r3
 8015778:	697b      	ldr	r3, [r7, #20]
 801577a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 801577c:	f04f 31ff 	mov.w	r1, #4294967295
 8015780:	697b      	ldr	r3, [r7, #20]
 8015782:	fa01 f303 	lsl.w	r3, r1, r3
 8015786:	43d9      	mvns	r1, r3
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801578c:	4313      	orrs	r3, r2
}
 801578e:	4618      	mov	r0, r3
 8015790:	3724      	adds	r7, #36	; 0x24
 8015792:	46bd      	mov	sp, r7
 8015794:	bc80      	pop	{r7}
 8015796:	4770      	bx	lr

08015798 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8015798:	b580      	push	{r7, lr}
 801579a:	b082      	sub	sp, #8
 801579c:	af00      	add	r7, sp, #0
 801579e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	3b01      	subs	r3, #1
 80157a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80157a8:	d301      	bcc.n	80157ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80157aa:	2301      	movs	r3, #1
 80157ac:	e00f      	b.n	80157ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80157ae:	4a0a      	ldr	r2, [pc, #40]	; (80157d8 <SysTick_Config+0x40>)
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	3b01      	subs	r3, #1
 80157b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80157b6:	210f      	movs	r1, #15
 80157b8:	f04f 30ff 	mov.w	r0, #4294967295
 80157bc:	f7ff ff90 	bl	80156e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80157c0:	4b05      	ldr	r3, [pc, #20]	; (80157d8 <SysTick_Config+0x40>)
 80157c2:	2200      	movs	r2, #0
 80157c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80157c6:	4b04      	ldr	r3, [pc, #16]	; (80157d8 <SysTick_Config+0x40>)
 80157c8:	2207      	movs	r2, #7
 80157ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80157cc:	2300      	movs	r3, #0
}
 80157ce:	4618      	mov	r0, r3
 80157d0:	3708      	adds	r7, #8
 80157d2:	46bd      	mov	sp, r7
 80157d4:	bd80      	pop	{r7, pc}
 80157d6:	bf00      	nop
 80157d8:	e000e010 	.word	0xe000e010

080157dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80157dc:	b580      	push	{r7, lr}
 80157de:	b082      	sub	sp, #8
 80157e0:	af00      	add	r7, sp, #0
 80157e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80157e4:	6878      	ldr	r0, [r7, #4]
 80157e6:	f7ff ff2d 	bl	8015644 <__NVIC_SetPriorityGrouping>
}
 80157ea:	bf00      	nop
 80157ec:	3708      	adds	r7, #8
 80157ee:	46bd      	mov	sp, r7
 80157f0:	bd80      	pop	{r7, pc}

080157f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80157f2:	b580      	push	{r7, lr}
 80157f4:	b086      	sub	sp, #24
 80157f6:	af00      	add	r7, sp, #0
 80157f8:	4603      	mov	r3, r0
 80157fa:	60b9      	str	r1, [r7, #8]
 80157fc:	607a      	str	r2, [r7, #4]
 80157fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8015800:	2300      	movs	r3, #0
 8015802:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8015804:	f7ff ff42 	bl	801568c <__NVIC_GetPriorityGrouping>
 8015808:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 801580a:	687a      	ldr	r2, [r7, #4]
 801580c:	68b9      	ldr	r1, [r7, #8]
 801580e:	6978      	ldr	r0, [r7, #20]
 8015810:	f7ff ff90 	bl	8015734 <NVIC_EncodePriority>
 8015814:	4602      	mov	r2, r0
 8015816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801581a:	4611      	mov	r1, r2
 801581c:	4618      	mov	r0, r3
 801581e:	f7ff ff5f 	bl	80156e0 <__NVIC_SetPriority>
}
 8015822:	bf00      	nop
 8015824:	3718      	adds	r7, #24
 8015826:	46bd      	mov	sp, r7
 8015828:	bd80      	pop	{r7, pc}

0801582a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801582a:	b580      	push	{r7, lr}
 801582c:	b082      	sub	sp, #8
 801582e:	af00      	add	r7, sp, #0
 8015830:	4603      	mov	r3, r0
 8015832:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8015834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015838:	4618      	mov	r0, r3
 801583a:	f7ff ff35 	bl	80156a8 <__NVIC_EnableIRQ>
}
 801583e:	bf00      	nop
 8015840:	3708      	adds	r7, #8
 8015842:	46bd      	mov	sp, r7
 8015844:	bd80      	pop	{r7, pc}

08015846 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8015846:	b580      	push	{r7, lr}
 8015848:	b082      	sub	sp, #8
 801584a:	af00      	add	r7, sp, #0
 801584c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 801584e:	6878      	ldr	r0, [r7, #4]
 8015850:	f7ff ffa2 	bl	8015798 <SysTick_Config>
 8015854:	4603      	mov	r3, r0
}
 8015856:	4618      	mov	r0, r3
 8015858:	3708      	adds	r7, #8
 801585a:	46bd      	mov	sp, r7
 801585c:	bd80      	pop	{r7, pc}
	...

08015860 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8015860:	b480      	push	{r7}
 8015862:	b085      	sub	sp, #20
 8015864:	af00      	add	r7, sp, #0
 8015866:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8015868:	2300      	movs	r3, #0
 801586a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	2b00      	cmp	r3, #0
 8015870:	d101      	bne.n	8015876 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8015872:	2301      	movs	r3, #1
 8015874:	e059      	b.n	801592a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8015876:	687b      	ldr	r3, [r7, #4]
 8015878:	681b      	ldr	r3, [r3, #0]
 801587a:	461a      	mov	r2, r3
 801587c:	4b2d      	ldr	r3, [pc, #180]	; (8015934 <HAL_DMA_Init+0xd4>)
 801587e:	429a      	cmp	r2, r3
 8015880:	d80f      	bhi.n	80158a2 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	681b      	ldr	r3, [r3, #0]
 8015886:	461a      	mov	r2, r3
 8015888:	4b2b      	ldr	r3, [pc, #172]	; (8015938 <HAL_DMA_Init+0xd8>)
 801588a:	4413      	add	r3, r2
 801588c:	4a2b      	ldr	r2, [pc, #172]	; (801593c <HAL_DMA_Init+0xdc>)
 801588e:	fba2 2303 	umull	r2, r3, r2, r3
 8015892:	091b      	lsrs	r3, r3, #4
 8015894:	009a      	lsls	r2, r3, #2
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	4a28      	ldr	r2, [pc, #160]	; (8015940 <HAL_DMA_Init+0xe0>)
 801589e:	63da      	str	r2, [r3, #60]	; 0x3c
 80158a0:	e00e      	b.n	80158c0 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80158a2:	687b      	ldr	r3, [r7, #4]
 80158a4:	681b      	ldr	r3, [r3, #0]
 80158a6:	461a      	mov	r2, r3
 80158a8:	4b26      	ldr	r3, [pc, #152]	; (8015944 <HAL_DMA_Init+0xe4>)
 80158aa:	4413      	add	r3, r2
 80158ac:	4a23      	ldr	r2, [pc, #140]	; (801593c <HAL_DMA_Init+0xdc>)
 80158ae:	fba2 2303 	umull	r2, r3, r2, r3
 80158b2:	091b      	lsrs	r3, r3, #4
 80158b4:	009a      	lsls	r2, r3, #2
 80158b6:	687b      	ldr	r3, [r7, #4]
 80158b8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	4a22      	ldr	r2, [pc, #136]	; (8015948 <HAL_DMA_Init+0xe8>)
 80158be:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	2202      	movs	r2, #2
 80158c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80158c8:	687b      	ldr	r3, [r7, #4]
 80158ca:	681b      	ldr	r3, [r3, #0]
 80158cc:	681b      	ldr	r3, [r3, #0]
 80158ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80158d0:	68fb      	ldr	r3, [r7, #12]
 80158d2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80158d6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80158da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80158dc:	687b      	ldr	r3, [r7, #4]
 80158de:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80158e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	68db      	ldr	r3, [r3, #12]
 80158ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80158f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	695b      	ldr	r3, [r3, #20]
 80158f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80158fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80158fe:	687b      	ldr	r3, [r7, #4]
 8015900:	69db      	ldr	r3, [r3, #28]
 8015902:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8015904:	68fa      	ldr	r2, [r7, #12]
 8015906:	4313      	orrs	r3, r2
 8015908:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	681b      	ldr	r3, [r3, #0]
 801590e:	68fa      	ldr	r2, [r7, #12]
 8015910:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8015912:	687b      	ldr	r3, [r7, #4]
 8015914:	2200      	movs	r2, #0
 8015916:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	2201      	movs	r2, #1
 801591c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	2200      	movs	r2, #0
 8015924:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8015928:	2300      	movs	r3, #0
}
 801592a:	4618      	mov	r0, r3
 801592c:	3714      	adds	r7, #20
 801592e:	46bd      	mov	sp, r7
 8015930:	bc80      	pop	{r7}
 8015932:	4770      	bx	lr
 8015934:	40020407 	.word	0x40020407
 8015938:	bffdfff8 	.word	0xbffdfff8
 801593c:	cccccccd 	.word	0xcccccccd
 8015940:	40020000 	.word	0x40020000
 8015944:	bffdfbf8 	.word	0xbffdfbf8
 8015948:	40020400 	.word	0x40020400

0801594c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 801594c:	b580      	push	{r7, lr}
 801594e:	b086      	sub	sp, #24
 8015950:	af00      	add	r7, sp, #0
 8015952:	60f8      	str	r0, [r7, #12]
 8015954:	60b9      	str	r1, [r7, #8]
 8015956:	607a      	str	r2, [r7, #4]
 8015958:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801595a:	2300      	movs	r3, #0
 801595c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 801595e:	68fb      	ldr	r3, [r7, #12]
 8015960:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015964:	2b01      	cmp	r3, #1
 8015966:	d101      	bne.n	801596c <HAL_DMA_Start_IT+0x20>
 8015968:	2302      	movs	r3, #2
 801596a:	e04a      	b.n	8015a02 <HAL_DMA_Start_IT+0xb6>
 801596c:	68fb      	ldr	r3, [r7, #12]
 801596e:	2201      	movs	r2, #1
 8015970:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8015974:	68fb      	ldr	r3, [r7, #12]
 8015976:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801597a:	2b01      	cmp	r3, #1
 801597c:	d13a      	bne.n	80159f4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 801597e:	68fb      	ldr	r3, [r7, #12]
 8015980:	2202      	movs	r2, #2
 8015982:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8015986:	68fb      	ldr	r3, [r7, #12]
 8015988:	2200      	movs	r2, #0
 801598a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 801598c:	68fb      	ldr	r3, [r7, #12]
 801598e:	681b      	ldr	r3, [r3, #0]
 8015990:	681a      	ldr	r2, [r3, #0]
 8015992:	68fb      	ldr	r3, [r7, #12]
 8015994:	681b      	ldr	r3, [r3, #0]
 8015996:	f022 0201 	bic.w	r2, r2, #1
 801599a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 801599c:	683b      	ldr	r3, [r7, #0]
 801599e:	687a      	ldr	r2, [r7, #4]
 80159a0:	68b9      	ldr	r1, [r7, #8]
 80159a2:	68f8      	ldr	r0, [r7, #12]
 80159a4:	f000 fa6e 	bl	8015e84 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80159a8:	68fb      	ldr	r3, [r7, #12]
 80159aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d008      	beq.n	80159c2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80159b0:	68fb      	ldr	r3, [r7, #12]
 80159b2:	681b      	ldr	r3, [r3, #0]
 80159b4:	681a      	ldr	r2, [r3, #0]
 80159b6:	68fb      	ldr	r3, [r7, #12]
 80159b8:	681b      	ldr	r3, [r3, #0]
 80159ba:	f042 020e 	orr.w	r2, r2, #14
 80159be:	601a      	str	r2, [r3, #0]
 80159c0:	e00f      	b.n	80159e2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80159c2:	68fb      	ldr	r3, [r7, #12]
 80159c4:	681b      	ldr	r3, [r3, #0]
 80159c6:	681a      	ldr	r2, [r3, #0]
 80159c8:	68fb      	ldr	r3, [r7, #12]
 80159ca:	681b      	ldr	r3, [r3, #0]
 80159cc:	f022 0204 	bic.w	r2, r2, #4
 80159d0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	681b      	ldr	r3, [r3, #0]
 80159d6:	681a      	ldr	r2, [r3, #0]
 80159d8:	68fb      	ldr	r3, [r7, #12]
 80159da:	681b      	ldr	r3, [r3, #0]
 80159dc:	f042 020a 	orr.w	r2, r2, #10
 80159e0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80159e2:	68fb      	ldr	r3, [r7, #12]
 80159e4:	681b      	ldr	r3, [r3, #0]
 80159e6:	681a      	ldr	r2, [r3, #0]
 80159e8:	68fb      	ldr	r3, [r7, #12]
 80159ea:	681b      	ldr	r3, [r3, #0]
 80159ec:	f042 0201 	orr.w	r2, r2, #1
 80159f0:	601a      	str	r2, [r3, #0]
 80159f2:	e005      	b.n	8015a00 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80159f4:	68fb      	ldr	r3, [r7, #12]
 80159f6:	2200      	movs	r2, #0
 80159f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80159fc:	2302      	movs	r3, #2
 80159fe:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8015a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8015a02:	4618      	mov	r0, r3
 8015a04:	3718      	adds	r7, #24
 8015a06:	46bd      	mov	sp, r7
 8015a08:	bd80      	pop	{r7, pc}
	...

08015a0c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8015a0c:	b580      	push	{r7, lr}
 8015a0e:	b084      	sub	sp, #16
 8015a10:	af00      	add	r7, sp, #0
 8015a12:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015a18:	681b      	ldr	r3, [r3, #0]
 8015a1a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	681b      	ldr	r3, [r3, #0]
 8015a20:	681b      	ldr	r3, [r3, #0]
 8015a22:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015a28:	2204      	movs	r2, #4
 8015a2a:	409a      	lsls	r2, r3
 8015a2c:	68fb      	ldr	r3, [r7, #12]
 8015a2e:	4013      	ands	r3, r2
 8015a30:	2b00      	cmp	r3, #0
 8015a32:	f000 80d6 	beq.w	8015be2 <HAL_DMA_IRQHandler+0x1d6>
 8015a36:	68bb      	ldr	r3, [r7, #8]
 8015a38:	f003 0304 	and.w	r3, r3, #4
 8015a3c:	2b00      	cmp	r3, #0
 8015a3e:	f000 80d0 	beq.w	8015be2 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	681b      	ldr	r3, [r3, #0]
 8015a46:	681b      	ldr	r3, [r3, #0]
 8015a48:	f003 0320 	and.w	r3, r3, #32
 8015a4c:	2b00      	cmp	r3, #0
 8015a4e:	d107      	bne.n	8015a60 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8015a50:	687b      	ldr	r3, [r7, #4]
 8015a52:	681b      	ldr	r3, [r3, #0]
 8015a54:	681a      	ldr	r2, [r3, #0]
 8015a56:	687b      	ldr	r3, [r7, #4]
 8015a58:	681b      	ldr	r3, [r3, #0]
 8015a5a:	f022 0204 	bic.w	r2, r2, #4
 8015a5e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8015a60:	687b      	ldr	r3, [r7, #4]
 8015a62:	681b      	ldr	r3, [r3, #0]
 8015a64:	461a      	mov	r2, r3
 8015a66:	4b9b      	ldr	r3, [pc, #620]	; (8015cd4 <HAL_DMA_IRQHandler+0x2c8>)
 8015a68:	429a      	cmp	r2, r3
 8015a6a:	d958      	bls.n	8015b1e <HAL_DMA_IRQHandler+0x112>
 8015a6c:	687b      	ldr	r3, [r7, #4]
 8015a6e:	681b      	ldr	r3, [r3, #0]
 8015a70:	4a99      	ldr	r2, [pc, #612]	; (8015cd8 <HAL_DMA_IRQHandler+0x2cc>)
 8015a72:	4293      	cmp	r3, r2
 8015a74:	d04f      	beq.n	8015b16 <HAL_DMA_IRQHandler+0x10a>
 8015a76:	687b      	ldr	r3, [r7, #4]
 8015a78:	681b      	ldr	r3, [r3, #0]
 8015a7a:	4a98      	ldr	r2, [pc, #608]	; (8015cdc <HAL_DMA_IRQHandler+0x2d0>)
 8015a7c:	4293      	cmp	r3, r2
 8015a7e:	d048      	beq.n	8015b12 <HAL_DMA_IRQHandler+0x106>
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	681b      	ldr	r3, [r3, #0]
 8015a84:	4a96      	ldr	r2, [pc, #600]	; (8015ce0 <HAL_DMA_IRQHandler+0x2d4>)
 8015a86:	4293      	cmp	r3, r2
 8015a88:	d040      	beq.n	8015b0c <HAL_DMA_IRQHandler+0x100>
 8015a8a:	687b      	ldr	r3, [r7, #4]
 8015a8c:	681b      	ldr	r3, [r3, #0]
 8015a8e:	4a95      	ldr	r2, [pc, #596]	; (8015ce4 <HAL_DMA_IRQHandler+0x2d8>)
 8015a90:	4293      	cmp	r3, r2
 8015a92:	d038      	beq.n	8015b06 <HAL_DMA_IRQHandler+0xfa>
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	681b      	ldr	r3, [r3, #0]
 8015a98:	4a93      	ldr	r2, [pc, #588]	; (8015ce8 <HAL_DMA_IRQHandler+0x2dc>)
 8015a9a:	4293      	cmp	r3, r2
 8015a9c:	d030      	beq.n	8015b00 <HAL_DMA_IRQHandler+0xf4>
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	681b      	ldr	r3, [r3, #0]
 8015aa2:	4a92      	ldr	r2, [pc, #584]	; (8015cec <HAL_DMA_IRQHandler+0x2e0>)
 8015aa4:	4293      	cmp	r3, r2
 8015aa6:	d028      	beq.n	8015afa <HAL_DMA_IRQHandler+0xee>
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	681b      	ldr	r3, [r3, #0]
 8015aac:	4a89      	ldr	r2, [pc, #548]	; (8015cd4 <HAL_DMA_IRQHandler+0x2c8>)
 8015aae:	4293      	cmp	r3, r2
 8015ab0:	d020      	beq.n	8015af4 <HAL_DMA_IRQHandler+0xe8>
 8015ab2:	687b      	ldr	r3, [r7, #4]
 8015ab4:	681b      	ldr	r3, [r3, #0]
 8015ab6:	4a8e      	ldr	r2, [pc, #568]	; (8015cf0 <HAL_DMA_IRQHandler+0x2e4>)
 8015ab8:	4293      	cmp	r3, r2
 8015aba:	d019      	beq.n	8015af0 <HAL_DMA_IRQHandler+0xe4>
 8015abc:	687b      	ldr	r3, [r7, #4]
 8015abe:	681b      	ldr	r3, [r3, #0]
 8015ac0:	4a8c      	ldr	r2, [pc, #560]	; (8015cf4 <HAL_DMA_IRQHandler+0x2e8>)
 8015ac2:	4293      	cmp	r3, r2
 8015ac4:	d012      	beq.n	8015aec <HAL_DMA_IRQHandler+0xe0>
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	681b      	ldr	r3, [r3, #0]
 8015aca:	4a8b      	ldr	r2, [pc, #556]	; (8015cf8 <HAL_DMA_IRQHandler+0x2ec>)
 8015acc:	4293      	cmp	r3, r2
 8015ace:	d00a      	beq.n	8015ae6 <HAL_DMA_IRQHandler+0xda>
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	681b      	ldr	r3, [r3, #0]
 8015ad4:	4a89      	ldr	r2, [pc, #548]	; (8015cfc <HAL_DMA_IRQHandler+0x2f0>)
 8015ad6:	4293      	cmp	r3, r2
 8015ad8:	d102      	bne.n	8015ae0 <HAL_DMA_IRQHandler+0xd4>
 8015ada:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015ade:	e01b      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015ae0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8015ae4:	e018      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015ae6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015aea:	e015      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015aec:	2340      	movs	r3, #64	; 0x40
 8015aee:	e013      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015af0:	2304      	movs	r3, #4
 8015af2:	e011      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015af4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8015af8:	e00e      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015afa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8015afe:	e00b      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015b00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8015b04:	e008      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015b06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015b0a:	e005      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015b0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015b10:	e002      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015b12:	2340      	movs	r3, #64	; 0x40
 8015b14:	e000      	b.n	8015b18 <HAL_DMA_IRQHandler+0x10c>
 8015b16:	2304      	movs	r3, #4
 8015b18:	4a79      	ldr	r2, [pc, #484]	; (8015d00 <HAL_DMA_IRQHandler+0x2f4>)
 8015b1a:	6053      	str	r3, [r2, #4]
 8015b1c:	e057      	b.n	8015bce <HAL_DMA_IRQHandler+0x1c2>
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	681b      	ldr	r3, [r3, #0]
 8015b22:	4a6d      	ldr	r2, [pc, #436]	; (8015cd8 <HAL_DMA_IRQHandler+0x2cc>)
 8015b24:	4293      	cmp	r3, r2
 8015b26:	d04f      	beq.n	8015bc8 <HAL_DMA_IRQHandler+0x1bc>
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	681b      	ldr	r3, [r3, #0]
 8015b2c:	4a6b      	ldr	r2, [pc, #428]	; (8015cdc <HAL_DMA_IRQHandler+0x2d0>)
 8015b2e:	4293      	cmp	r3, r2
 8015b30:	d048      	beq.n	8015bc4 <HAL_DMA_IRQHandler+0x1b8>
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	681b      	ldr	r3, [r3, #0]
 8015b36:	4a6a      	ldr	r2, [pc, #424]	; (8015ce0 <HAL_DMA_IRQHandler+0x2d4>)
 8015b38:	4293      	cmp	r3, r2
 8015b3a:	d040      	beq.n	8015bbe <HAL_DMA_IRQHandler+0x1b2>
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	681b      	ldr	r3, [r3, #0]
 8015b40:	4a68      	ldr	r2, [pc, #416]	; (8015ce4 <HAL_DMA_IRQHandler+0x2d8>)
 8015b42:	4293      	cmp	r3, r2
 8015b44:	d038      	beq.n	8015bb8 <HAL_DMA_IRQHandler+0x1ac>
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	681b      	ldr	r3, [r3, #0]
 8015b4a:	4a67      	ldr	r2, [pc, #412]	; (8015ce8 <HAL_DMA_IRQHandler+0x2dc>)
 8015b4c:	4293      	cmp	r3, r2
 8015b4e:	d030      	beq.n	8015bb2 <HAL_DMA_IRQHandler+0x1a6>
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	681b      	ldr	r3, [r3, #0]
 8015b54:	4a65      	ldr	r2, [pc, #404]	; (8015cec <HAL_DMA_IRQHandler+0x2e0>)
 8015b56:	4293      	cmp	r3, r2
 8015b58:	d028      	beq.n	8015bac <HAL_DMA_IRQHandler+0x1a0>
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	681b      	ldr	r3, [r3, #0]
 8015b5e:	4a5d      	ldr	r2, [pc, #372]	; (8015cd4 <HAL_DMA_IRQHandler+0x2c8>)
 8015b60:	4293      	cmp	r3, r2
 8015b62:	d020      	beq.n	8015ba6 <HAL_DMA_IRQHandler+0x19a>
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	681b      	ldr	r3, [r3, #0]
 8015b68:	4a61      	ldr	r2, [pc, #388]	; (8015cf0 <HAL_DMA_IRQHandler+0x2e4>)
 8015b6a:	4293      	cmp	r3, r2
 8015b6c:	d019      	beq.n	8015ba2 <HAL_DMA_IRQHandler+0x196>
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	681b      	ldr	r3, [r3, #0]
 8015b72:	4a60      	ldr	r2, [pc, #384]	; (8015cf4 <HAL_DMA_IRQHandler+0x2e8>)
 8015b74:	4293      	cmp	r3, r2
 8015b76:	d012      	beq.n	8015b9e <HAL_DMA_IRQHandler+0x192>
 8015b78:	687b      	ldr	r3, [r7, #4]
 8015b7a:	681b      	ldr	r3, [r3, #0]
 8015b7c:	4a5e      	ldr	r2, [pc, #376]	; (8015cf8 <HAL_DMA_IRQHandler+0x2ec>)
 8015b7e:	4293      	cmp	r3, r2
 8015b80:	d00a      	beq.n	8015b98 <HAL_DMA_IRQHandler+0x18c>
 8015b82:	687b      	ldr	r3, [r7, #4]
 8015b84:	681b      	ldr	r3, [r3, #0]
 8015b86:	4a5d      	ldr	r2, [pc, #372]	; (8015cfc <HAL_DMA_IRQHandler+0x2f0>)
 8015b88:	4293      	cmp	r3, r2
 8015b8a:	d102      	bne.n	8015b92 <HAL_DMA_IRQHandler+0x186>
 8015b8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015b90:	e01b      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015b92:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8015b96:	e018      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015b98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015b9c:	e015      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015b9e:	2340      	movs	r3, #64	; 0x40
 8015ba0:	e013      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015ba2:	2304      	movs	r3, #4
 8015ba4:	e011      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015ba6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8015baa:	e00e      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015bac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8015bb0:	e00b      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015bb2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8015bb6:	e008      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015bb8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015bbc:	e005      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015bbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015bc2:	e002      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015bc4:	2340      	movs	r3, #64	; 0x40
 8015bc6:	e000      	b.n	8015bca <HAL_DMA_IRQHandler+0x1be>
 8015bc8:	2304      	movs	r3, #4
 8015bca:	4a4e      	ldr	r2, [pc, #312]	; (8015d04 <HAL_DMA_IRQHandler+0x2f8>)
 8015bcc:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	f000 8136 	beq.w	8015e44 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015bdc:	6878      	ldr	r0, [r7, #4]
 8015bde:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8015be0:	e130      	b.n	8015e44 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015be6:	2202      	movs	r2, #2
 8015be8:	409a      	lsls	r2, r3
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	4013      	ands	r3, r2
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	f000 80f8 	beq.w	8015de4 <HAL_DMA_IRQHandler+0x3d8>
 8015bf4:	68bb      	ldr	r3, [r7, #8]
 8015bf6:	f003 0302 	and.w	r3, r3, #2
 8015bfa:	2b00      	cmp	r3, #0
 8015bfc:	f000 80f2 	beq.w	8015de4 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	681b      	ldr	r3, [r3, #0]
 8015c04:	681b      	ldr	r3, [r3, #0]
 8015c06:	f003 0320 	and.w	r3, r3, #32
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d10b      	bne.n	8015c26 <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8015c0e:	687b      	ldr	r3, [r7, #4]
 8015c10:	681b      	ldr	r3, [r3, #0]
 8015c12:	681a      	ldr	r2, [r3, #0]
 8015c14:	687b      	ldr	r3, [r7, #4]
 8015c16:	681b      	ldr	r3, [r3, #0]
 8015c18:	f022 020a 	bic.w	r2, r2, #10
 8015c1c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8015c1e:	687b      	ldr	r3, [r7, #4]
 8015c20:	2201      	movs	r2, #1
 8015c22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	681b      	ldr	r3, [r3, #0]
 8015c2a:	461a      	mov	r2, r3
 8015c2c:	4b29      	ldr	r3, [pc, #164]	; (8015cd4 <HAL_DMA_IRQHandler+0x2c8>)
 8015c2e:	429a      	cmp	r2, r3
 8015c30:	d973      	bls.n	8015d1a <HAL_DMA_IRQHandler+0x30e>
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	681b      	ldr	r3, [r3, #0]
 8015c36:	4a28      	ldr	r2, [pc, #160]	; (8015cd8 <HAL_DMA_IRQHandler+0x2cc>)
 8015c38:	4293      	cmp	r3, r2
 8015c3a:	d06a      	beq.n	8015d12 <HAL_DMA_IRQHandler+0x306>
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	681b      	ldr	r3, [r3, #0]
 8015c40:	4a26      	ldr	r2, [pc, #152]	; (8015cdc <HAL_DMA_IRQHandler+0x2d0>)
 8015c42:	4293      	cmp	r3, r2
 8015c44:	d063      	beq.n	8015d0e <HAL_DMA_IRQHandler+0x302>
 8015c46:	687b      	ldr	r3, [r7, #4]
 8015c48:	681b      	ldr	r3, [r3, #0]
 8015c4a:	4a25      	ldr	r2, [pc, #148]	; (8015ce0 <HAL_DMA_IRQHandler+0x2d4>)
 8015c4c:	4293      	cmp	r3, r2
 8015c4e:	d05b      	beq.n	8015d08 <HAL_DMA_IRQHandler+0x2fc>
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	681b      	ldr	r3, [r3, #0]
 8015c54:	4a23      	ldr	r2, [pc, #140]	; (8015ce4 <HAL_DMA_IRQHandler+0x2d8>)
 8015c56:	4293      	cmp	r3, r2
 8015c58:	d038      	beq.n	8015ccc <HAL_DMA_IRQHandler+0x2c0>
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	681b      	ldr	r3, [r3, #0]
 8015c5e:	4a22      	ldr	r2, [pc, #136]	; (8015ce8 <HAL_DMA_IRQHandler+0x2dc>)
 8015c60:	4293      	cmp	r3, r2
 8015c62:	d030      	beq.n	8015cc6 <HAL_DMA_IRQHandler+0x2ba>
 8015c64:	687b      	ldr	r3, [r7, #4]
 8015c66:	681b      	ldr	r3, [r3, #0]
 8015c68:	4a20      	ldr	r2, [pc, #128]	; (8015cec <HAL_DMA_IRQHandler+0x2e0>)
 8015c6a:	4293      	cmp	r3, r2
 8015c6c:	d028      	beq.n	8015cc0 <HAL_DMA_IRQHandler+0x2b4>
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	681b      	ldr	r3, [r3, #0]
 8015c72:	4a18      	ldr	r2, [pc, #96]	; (8015cd4 <HAL_DMA_IRQHandler+0x2c8>)
 8015c74:	4293      	cmp	r3, r2
 8015c76:	d020      	beq.n	8015cba <HAL_DMA_IRQHandler+0x2ae>
 8015c78:	687b      	ldr	r3, [r7, #4]
 8015c7a:	681b      	ldr	r3, [r3, #0]
 8015c7c:	4a1c      	ldr	r2, [pc, #112]	; (8015cf0 <HAL_DMA_IRQHandler+0x2e4>)
 8015c7e:	4293      	cmp	r3, r2
 8015c80:	d019      	beq.n	8015cb6 <HAL_DMA_IRQHandler+0x2aa>
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	681b      	ldr	r3, [r3, #0]
 8015c86:	4a1b      	ldr	r2, [pc, #108]	; (8015cf4 <HAL_DMA_IRQHandler+0x2e8>)
 8015c88:	4293      	cmp	r3, r2
 8015c8a:	d012      	beq.n	8015cb2 <HAL_DMA_IRQHandler+0x2a6>
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	681b      	ldr	r3, [r3, #0]
 8015c90:	4a19      	ldr	r2, [pc, #100]	; (8015cf8 <HAL_DMA_IRQHandler+0x2ec>)
 8015c92:	4293      	cmp	r3, r2
 8015c94:	d00a      	beq.n	8015cac <HAL_DMA_IRQHandler+0x2a0>
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	681b      	ldr	r3, [r3, #0]
 8015c9a:	4a18      	ldr	r2, [pc, #96]	; (8015cfc <HAL_DMA_IRQHandler+0x2f0>)
 8015c9c:	4293      	cmp	r3, r2
 8015c9e:	d102      	bne.n	8015ca6 <HAL_DMA_IRQHandler+0x29a>
 8015ca0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8015ca4:	e036      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015ca6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8015caa:	e033      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015cac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015cb0:	e030      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015cb2:	2320      	movs	r3, #32
 8015cb4:	e02e      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015cb6:	2302      	movs	r3, #2
 8015cb8:	e02c      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015cba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8015cbe:	e029      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015cc0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8015cc4:	e026      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015cc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8015cca:	e023      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015ccc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8015cd0:	e020      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015cd2:	bf00      	nop
 8015cd4:	40020080 	.word	0x40020080
 8015cd8:	40020008 	.word	0x40020008
 8015cdc:	4002001c 	.word	0x4002001c
 8015ce0:	40020030 	.word	0x40020030
 8015ce4:	40020044 	.word	0x40020044
 8015ce8:	40020058 	.word	0x40020058
 8015cec:	4002006c 	.word	0x4002006c
 8015cf0:	40020408 	.word	0x40020408
 8015cf4:	4002041c 	.word	0x4002041c
 8015cf8:	40020430 	.word	0x40020430
 8015cfc:	40020444 	.word	0x40020444
 8015d00:	40020400 	.word	0x40020400
 8015d04:	40020000 	.word	0x40020000
 8015d08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015d0c:	e002      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015d0e:	2320      	movs	r3, #32
 8015d10:	e000      	b.n	8015d14 <HAL_DMA_IRQHandler+0x308>
 8015d12:	2302      	movs	r3, #2
 8015d14:	4a4e      	ldr	r2, [pc, #312]	; (8015e50 <HAL_DMA_IRQHandler+0x444>)
 8015d16:	6053      	str	r3, [r2, #4]
 8015d18:	e057      	b.n	8015dca <HAL_DMA_IRQHandler+0x3be>
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	681b      	ldr	r3, [r3, #0]
 8015d1e:	4a4d      	ldr	r2, [pc, #308]	; (8015e54 <HAL_DMA_IRQHandler+0x448>)
 8015d20:	4293      	cmp	r3, r2
 8015d22:	d04f      	beq.n	8015dc4 <HAL_DMA_IRQHandler+0x3b8>
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	681b      	ldr	r3, [r3, #0]
 8015d28:	4a4b      	ldr	r2, [pc, #300]	; (8015e58 <HAL_DMA_IRQHandler+0x44c>)
 8015d2a:	4293      	cmp	r3, r2
 8015d2c:	d048      	beq.n	8015dc0 <HAL_DMA_IRQHandler+0x3b4>
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	681b      	ldr	r3, [r3, #0]
 8015d32:	4a4a      	ldr	r2, [pc, #296]	; (8015e5c <HAL_DMA_IRQHandler+0x450>)
 8015d34:	4293      	cmp	r3, r2
 8015d36:	d040      	beq.n	8015dba <HAL_DMA_IRQHandler+0x3ae>
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	681b      	ldr	r3, [r3, #0]
 8015d3c:	4a48      	ldr	r2, [pc, #288]	; (8015e60 <HAL_DMA_IRQHandler+0x454>)
 8015d3e:	4293      	cmp	r3, r2
 8015d40:	d038      	beq.n	8015db4 <HAL_DMA_IRQHandler+0x3a8>
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	681b      	ldr	r3, [r3, #0]
 8015d46:	4a47      	ldr	r2, [pc, #284]	; (8015e64 <HAL_DMA_IRQHandler+0x458>)
 8015d48:	4293      	cmp	r3, r2
 8015d4a:	d030      	beq.n	8015dae <HAL_DMA_IRQHandler+0x3a2>
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	681b      	ldr	r3, [r3, #0]
 8015d50:	4a45      	ldr	r2, [pc, #276]	; (8015e68 <HAL_DMA_IRQHandler+0x45c>)
 8015d52:	4293      	cmp	r3, r2
 8015d54:	d028      	beq.n	8015da8 <HAL_DMA_IRQHandler+0x39c>
 8015d56:	687b      	ldr	r3, [r7, #4]
 8015d58:	681b      	ldr	r3, [r3, #0]
 8015d5a:	4a44      	ldr	r2, [pc, #272]	; (8015e6c <HAL_DMA_IRQHandler+0x460>)
 8015d5c:	4293      	cmp	r3, r2
 8015d5e:	d020      	beq.n	8015da2 <HAL_DMA_IRQHandler+0x396>
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	681b      	ldr	r3, [r3, #0]
 8015d64:	4a42      	ldr	r2, [pc, #264]	; (8015e70 <HAL_DMA_IRQHandler+0x464>)
 8015d66:	4293      	cmp	r3, r2
 8015d68:	d019      	beq.n	8015d9e <HAL_DMA_IRQHandler+0x392>
 8015d6a:	687b      	ldr	r3, [r7, #4]
 8015d6c:	681b      	ldr	r3, [r3, #0]
 8015d6e:	4a41      	ldr	r2, [pc, #260]	; (8015e74 <HAL_DMA_IRQHandler+0x468>)
 8015d70:	4293      	cmp	r3, r2
 8015d72:	d012      	beq.n	8015d9a <HAL_DMA_IRQHandler+0x38e>
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	4a3f      	ldr	r2, [pc, #252]	; (8015e78 <HAL_DMA_IRQHandler+0x46c>)
 8015d7a:	4293      	cmp	r3, r2
 8015d7c:	d00a      	beq.n	8015d94 <HAL_DMA_IRQHandler+0x388>
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	681b      	ldr	r3, [r3, #0]
 8015d82:	4a3e      	ldr	r2, [pc, #248]	; (8015e7c <HAL_DMA_IRQHandler+0x470>)
 8015d84:	4293      	cmp	r3, r2
 8015d86:	d102      	bne.n	8015d8e <HAL_DMA_IRQHandler+0x382>
 8015d88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8015d8c:	e01b      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015d8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8015d92:	e018      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015d94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015d98:	e015      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015d9a:	2320      	movs	r3, #32
 8015d9c:	e013      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015d9e:	2302      	movs	r3, #2
 8015da0:	e011      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015da2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8015da6:	e00e      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015da8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8015dac:	e00b      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015dae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8015db2:	e008      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015db4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8015db8:	e005      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015dba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015dbe:	e002      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015dc0:	2320      	movs	r3, #32
 8015dc2:	e000      	b.n	8015dc6 <HAL_DMA_IRQHandler+0x3ba>
 8015dc4:	2302      	movs	r3, #2
 8015dc6:	4a2e      	ldr	r2, [pc, #184]	; (8015e80 <HAL_DMA_IRQHandler+0x474>)
 8015dc8:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	2200      	movs	r2, #0
 8015dce:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015dd6:	2b00      	cmp	r3, #0
 8015dd8:	d034      	beq.n	8015e44 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8015dda:	687b      	ldr	r3, [r7, #4]
 8015ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015dde:	6878      	ldr	r0, [r7, #4]
 8015de0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8015de2:	e02f      	b.n	8015e44 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015de8:	2208      	movs	r2, #8
 8015dea:	409a      	lsls	r2, r3
 8015dec:	68fb      	ldr	r3, [r7, #12]
 8015dee:	4013      	ands	r3, r2
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	d028      	beq.n	8015e46 <HAL_DMA_IRQHandler+0x43a>
 8015df4:	68bb      	ldr	r3, [r7, #8]
 8015df6:	f003 0308 	and.w	r3, r3, #8
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	d023      	beq.n	8015e46 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	681b      	ldr	r3, [r3, #0]
 8015e02:	681a      	ldr	r2, [r3, #0]
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	681b      	ldr	r3, [r3, #0]
 8015e08:	f022 020e 	bic.w	r2, r2, #14
 8015e0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015e16:	2101      	movs	r1, #1
 8015e18:	fa01 f202 	lsl.w	r2, r1, r2
 8015e1c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8015e1e:	687b      	ldr	r3, [r7, #4]
 8015e20:	2201      	movs	r2, #1
 8015e22:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	2201      	movs	r2, #1
 8015e28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	2200      	movs	r2, #0
 8015e30:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8015e34:	687b      	ldr	r3, [r7, #4]
 8015e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	d004      	beq.n	8015e46 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015e40:	6878      	ldr	r0, [r7, #4]
 8015e42:	4798      	blx	r3
    }
  }
  return;
 8015e44:	bf00      	nop
 8015e46:	bf00      	nop
}
 8015e48:	3710      	adds	r7, #16
 8015e4a:	46bd      	mov	sp, r7
 8015e4c:	bd80      	pop	{r7, pc}
 8015e4e:	bf00      	nop
 8015e50:	40020400 	.word	0x40020400
 8015e54:	40020008 	.word	0x40020008
 8015e58:	4002001c 	.word	0x4002001c
 8015e5c:	40020030 	.word	0x40020030
 8015e60:	40020044 	.word	0x40020044
 8015e64:	40020058 	.word	0x40020058
 8015e68:	4002006c 	.word	0x4002006c
 8015e6c:	40020080 	.word	0x40020080
 8015e70:	40020408 	.word	0x40020408
 8015e74:	4002041c 	.word	0x4002041c
 8015e78:	40020430 	.word	0x40020430
 8015e7c:	40020444 	.word	0x40020444
 8015e80:	40020000 	.word	0x40020000

08015e84 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8015e84:	b480      	push	{r7}
 8015e86:	b085      	sub	sp, #20
 8015e88:	af00      	add	r7, sp, #0
 8015e8a:	60f8      	str	r0, [r7, #12]
 8015e8c:	60b9      	str	r1, [r7, #8]
 8015e8e:	607a      	str	r2, [r7, #4]
 8015e90:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8015e92:	68fb      	ldr	r3, [r7, #12]
 8015e94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015e96:	68fb      	ldr	r3, [r7, #12]
 8015e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015e9a:	2101      	movs	r1, #1
 8015e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8015ea0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8015ea2:	68fb      	ldr	r3, [r7, #12]
 8015ea4:	681b      	ldr	r3, [r3, #0]
 8015ea6:	683a      	ldr	r2, [r7, #0]
 8015ea8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8015eaa:	68fb      	ldr	r3, [r7, #12]
 8015eac:	685b      	ldr	r3, [r3, #4]
 8015eae:	2b10      	cmp	r3, #16
 8015eb0:	d108      	bne.n	8015ec4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8015eb2:	68fb      	ldr	r3, [r7, #12]
 8015eb4:	681b      	ldr	r3, [r3, #0]
 8015eb6:	687a      	ldr	r2, [r7, #4]
 8015eb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	681b      	ldr	r3, [r3, #0]
 8015ebe:	68ba      	ldr	r2, [r7, #8]
 8015ec0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8015ec2:	e007      	b.n	8015ed4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8015ec4:	68fb      	ldr	r3, [r7, #12]
 8015ec6:	681b      	ldr	r3, [r3, #0]
 8015ec8:	68ba      	ldr	r2, [r7, #8]
 8015eca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8015ecc:	68fb      	ldr	r3, [r7, #12]
 8015ece:	681b      	ldr	r3, [r3, #0]
 8015ed0:	687a      	ldr	r2, [r7, #4]
 8015ed2:	60da      	str	r2, [r3, #12]
}
 8015ed4:	bf00      	nop
 8015ed6:	3714      	adds	r7, #20
 8015ed8:	46bd      	mov	sp, r7
 8015eda:	bc80      	pop	{r7}
 8015edc:	4770      	bx	lr
	...

08015ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8015ee0:	b480      	push	{r7}
 8015ee2:	b08b      	sub	sp, #44	; 0x2c
 8015ee4:	af00      	add	r7, sp, #0
 8015ee6:	6078      	str	r0, [r7, #4]
 8015ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8015eea:	2300      	movs	r3, #0
 8015eec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8015eee:	2300      	movs	r3, #0
 8015ef0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8015ef2:	e133      	b.n	801615c <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8015ef4:	2201      	movs	r2, #1
 8015ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8015efc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8015efe:	683b      	ldr	r3, [r7, #0]
 8015f00:	681b      	ldr	r3, [r3, #0]
 8015f02:	69fa      	ldr	r2, [r7, #28]
 8015f04:	4013      	ands	r3, r2
 8015f06:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8015f08:	69ba      	ldr	r2, [r7, #24]
 8015f0a:	69fb      	ldr	r3, [r7, #28]
 8015f0c:	429a      	cmp	r2, r3
 8015f0e:	f040 8122 	bne.w	8016156 <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8015f12:	683b      	ldr	r3, [r7, #0]
 8015f14:	685b      	ldr	r3, [r3, #4]
 8015f16:	2b12      	cmp	r3, #18
 8015f18:	d034      	beq.n	8015f84 <HAL_GPIO_Init+0xa4>
 8015f1a:	2b12      	cmp	r3, #18
 8015f1c:	d80d      	bhi.n	8015f3a <HAL_GPIO_Init+0x5a>
 8015f1e:	2b02      	cmp	r3, #2
 8015f20:	d02b      	beq.n	8015f7a <HAL_GPIO_Init+0x9a>
 8015f22:	2b02      	cmp	r3, #2
 8015f24:	d804      	bhi.n	8015f30 <HAL_GPIO_Init+0x50>
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d031      	beq.n	8015f8e <HAL_GPIO_Init+0xae>
 8015f2a:	2b01      	cmp	r3, #1
 8015f2c:	d01c      	beq.n	8015f68 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8015f2e:	e048      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8015f30:	2b03      	cmp	r3, #3
 8015f32:	d043      	beq.n	8015fbc <HAL_GPIO_Init+0xdc>
 8015f34:	2b11      	cmp	r3, #17
 8015f36:	d01b      	beq.n	8015f70 <HAL_GPIO_Init+0x90>
          break;
 8015f38:	e043      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8015f3a:	4a8f      	ldr	r2, [pc, #572]	; (8016178 <HAL_GPIO_Init+0x298>)
 8015f3c:	4293      	cmp	r3, r2
 8015f3e:	d026      	beq.n	8015f8e <HAL_GPIO_Init+0xae>
 8015f40:	4a8d      	ldr	r2, [pc, #564]	; (8016178 <HAL_GPIO_Init+0x298>)
 8015f42:	4293      	cmp	r3, r2
 8015f44:	d806      	bhi.n	8015f54 <HAL_GPIO_Init+0x74>
 8015f46:	4a8d      	ldr	r2, [pc, #564]	; (801617c <HAL_GPIO_Init+0x29c>)
 8015f48:	4293      	cmp	r3, r2
 8015f4a:	d020      	beq.n	8015f8e <HAL_GPIO_Init+0xae>
 8015f4c:	4a8c      	ldr	r2, [pc, #560]	; (8016180 <HAL_GPIO_Init+0x2a0>)
 8015f4e:	4293      	cmp	r3, r2
 8015f50:	d01d      	beq.n	8015f8e <HAL_GPIO_Init+0xae>
          break;
 8015f52:	e036      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8015f54:	4a8b      	ldr	r2, [pc, #556]	; (8016184 <HAL_GPIO_Init+0x2a4>)
 8015f56:	4293      	cmp	r3, r2
 8015f58:	d019      	beq.n	8015f8e <HAL_GPIO_Init+0xae>
 8015f5a:	4a8b      	ldr	r2, [pc, #556]	; (8016188 <HAL_GPIO_Init+0x2a8>)
 8015f5c:	4293      	cmp	r3, r2
 8015f5e:	d016      	beq.n	8015f8e <HAL_GPIO_Init+0xae>
 8015f60:	4a8a      	ldr	r2, [pc, #552]	; (801618c <HAL_GPIO_Init+0x2ac>)
 8015f62:	4293      	cmp	r3, r2
 8015f64:	d013      	beq.n	8015f8e <HAL_GPIO_Init+0xae>
          break;
 8015f66:	e02c      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8015f68:	683b      	ldr	r3, [r7, #0]
 8015f6a:	68db      	ldr	r3, [r3, #12]
 8015f6c:	623b      	str	r3, [r7, #32]
          break;
 8015f6e:	e028      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8015f70:	683b      	ldr	r3, [r7, #0]
 8015f72:	68db      	ldr	r3, [r3, #12]
 8015f74:	3304      	adds	r3, #4
 8015f76:	623b      	str	r3, [r7, #32]
          break;
 8015f78:	e023      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8015f7a:	683b      	ldr	r3, [r7, #0]
 8015f7c:	68db      	ldr	r3, [r3, #12]
 8015f7e:	3308      	adds	r3, #8
 8015f80:	623b      	str	r3, [r7, #32]
          break;
 8015f82:	e01e      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8015f84:	683b      	ldr	r3, [r7, #0]
 8015f86:	68db      	ldr	r3, [r3, #12]
 8015f88:	330c      	adds	r3, #12
 8015f8a:	623b      	str	r3, [r7, #32]
          break;
 8015f8c:	e019      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8015f8e:	683b      	ldr	r3, [r7, #0]
 8015f90:	689b      	ldr	r3, [r3, #8]
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	d102      	bne.n	8015f9c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8015f96:	2304      	movs	r3, #4
 8015f98:	623b      	str	r3, [r7, #32]
          break;
 8015f9a:	e012      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8015f9c:	683b      	ldr	r3, [r7, #0]
 8015f9e:	689b      	ldr	r3, [r3, #8]
 8015fa0:	2b01      	cmp	r3, #1
 8015fa2:	d105      	bne.n	8015fb0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8015fa4:	2308      	movs	r3, #8
 8015fa6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	69fa      	ldr	r2, [r7, #28]
 8015fac:	611a      	str	r2, [r3, #16]
          break;
 8015fae:	e008      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8015fb0:	2308      	movs	r3, #8
 8015fb2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	69fa      	ldr	r2, [r7, #28]
 8015fb8:	615a      	str	r2, [r3, #20]
          break;
 8015fba:	e002      	b.n	8015fc2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8015fbc:	2300      	movs	r3, #0
 8015fbe:	623b      	str	r3, [r7, #32]
          break;
 8015fc0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8015fc2:	69bb      	ldr	r3, [r7, #24]
 8015fc4:	2bff      	cmp	r3, #255	; 0xff
 8015fc6:	d801      	bhi.n	8015fcc <HAL_GPIO_Init+0xec>
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	e001      	b.n	8015fd0 <HAL_GPIO_Init+0xf0>
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	3304      	adds	r3, #4
 8015fd0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8015fd2:	69bb      	ldr	r3, [r7, #24]
 8015fd4:	2bff      	cmp	r3, #255	; 0xff
 8015fd6:	d802      	bhi.n	8015fde <HAL_GPIO_Init+0xfe>
 8015fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015fda:	009b      	lsls	r3, r3, #2
 8015fdc:	e002      	b.n	8015fe4 <HAL_GPIO_Init+0x104>
 8015fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015fe0:	3b08      	subs	r3, #8
 8015fe2:	009b      	lsls	r3, r3, #2
 8015fe4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8015fe6:	697b      	ldr	r3, [r7, #20]
 8015fe8:	681a      	ldr	r2, [r3, #0]
 8015fea:	210f      	movs	r1, #15
 8015fec:	693b      	ldr	r3, [r7, #16]
 8015fee:	fa01 f303 	lsl.w	r3, r1, r3
 8015ff2:	43db      	mvns	r3, r3
 8015ff4:	401a      	ands	r2, r3
 8015ff6:	6a39      	ldr	r1, [r7, #32]
 8015ff8:	693b      	ldr	r3, [r7, #16]
 8015ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8015ffe:	431a      	orrs	r2, r3
 8016000:	697b      	ldr	r3, [r7, #20]
 8016002:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8016004:	683b      	ldr	r3, [r7, #0]
 8016006:	685b      	ldr	r3, [r3, #4]
 8016008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801600c:	2b00      	cmp	r3, #0
 801600e:	f000 80a2 	beq.w	8016156 <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8016012:	4b5f      	ldr	r3, [pc, #380]	; (8016190 <HAL_GPIO_Init+0x2b0>)
 8016014:	699b      	ldr	r3, [r3, #24]
 8016016:	4a5e      	ldr	r2, [pc, #376]	; (8016190 <HAL_GPIO_Init+0x2b0>)
 8016018:	f043 0301 	orr.w	r3, r3, #1
 801601c:	6193      	str	r3, [r2, #24]
 801601e:	4b5c      	ldr	r3, [pc, #368]	; (8016190 <HAL_GPIO_Init+0x2b0>)
 8016020:	699b      	ldr	r3, [r3, #24]
 8016022:	f003 0301 	and.w	r3, r3, #1
 8016026:	60bb      	str	r3, [r7, #8]
 8016028:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 801602a:	4a5a      	ldr	r2, [pc, #360]	; (8016194 <HAL_GPIO_Init+0x2b4>)
 801602c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801602e:	089b      	lsrs	r3, r3, #2
 8016030:	3302      	adds	r3, #2
 8016032:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016036:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8016038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801603a:	f003 0303 	and.w	r3, r3, #3
 801603e:	009b      	lsls	r3, r3, #2
 8016040:	220f      	movs	r2, #15
 8016042:	fa02 f303 	lsl.w	r3, r2, r3
 8016046:	43db      	mvns	r3, r3
 8016048:	68fa      	ldr	r2, [r7, #12]
 801604a:	4013      	ands	r3, r2
 801604c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	4a51      	ldr	r2, [pc, #324]	; (8016198 <HAL_GPIO_Init+0x2b8>)
 8016052:	4293      	cmp	r3, r2
 8016054:	d01f      	beq.n	8016096 <HAL_GPIO_Init+0x1b6>
 8016056:	687b      	ldr	r3, [r7, #4]
 8016058:	4a50      	ldr	r2, [pc, #320]	; (801619c <HAL_GPIO_Init+0x2bc>)
 801605a:	4293      	cmp	r3, r2
 801605c:	d019      	beq.n	8016092 <HAL_GPIO_Init+0x1b2>
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	4a4f      	ldr	r2, [pc, #316]	; (80161a0 <HAL_GPIO_Init+0x2c0>)
 8016062:	4293      	cmp	r3, r2
 8016064:	d013      	beq.n	801608e <HAL_GPIO_Init+0x1ae>
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	4a4e      	ldr	r2, [pc, #312]	; (80161a4 <HAL_GPIO_Init+0x2c4>)
 801606a:	4293      	cmp	r3, r2
 801606c:	d00d      	beq.n	801608a <HAL_GPIO_Init+0x1aa>
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	4a4d      	ldr	r2, [pc, #308]	; (80161a8 <HAL_GPIO_Init+0x2c8>)
 8016072:	4293      	cmp	r3, r2
 8016074:	d007      	beq.n	8016086 <HAL_GPIO_Init+0x1a6>
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	4a4c      	ldr	r2, [pc, #304]	; (80161ac <HAL_GPIO_Init+0x2cc>)
 801607a:	4293      	cmp	r3, r2
 801607c:	d101      	bne.n	8016082 <HAL_GPIO_Init+0x1a2>
 801607e:	2305      	movs	r3, #5
 8016080:	e00a      	b.n	8016098 <HAL_GPIO_Init+0x1b8>
 8016082:	2306      	movs	r3, #6
 8016084:	e008      	b.n	8016098 <HAL_GPIO_Init+0x1b8>
 8016086:	2304      	movs	r3, #4
 8016088:	e006      	b.n	8016098 <HAL_GPIO_Init+0x1b8>
 801608a:	2303      	movs	r3, #3
 801608c:	e004      	b.n	8016098 <HAL_GPIO_Init+0x1b8>
 801608e:	2302      	movs	r3, #2
 8016090:	e002      	b.n	8016098 <HAL_GPIO_Init+0x1b8>
 8016092:	2301      	movs	r3, #1
 8016094:	e000      	b.n	8016098 <HAL_GPIO_Init+0x1b8>
 8016096:	2300      	movs	r3, #0
 8016098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801609a:	f002 0203 	and.w	r2, r2, #3
 801609e:	0092      	lsls	r2, r2, #2
 80160a0:	4093      	lsls	r3, r2
 80160a2:	68fa      	ldr	r2, [r7, #12]
 80160a4:	4313      	orrs	r3, r2
 80160a6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80160a8:	493a      	ldr	r1, [pc, #232]	; (8016194 <HAL_GPIO_Init+0x2b4>)
 80160aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160ac:	089b      	lsrs	r3, r3, #2
 80160ae:	3302      	adds	r3, #2
 80160b0:	68fa      	ldr	r2, [r7, #12]
 80160b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80160b6:	683b      	ldr	r3, [r7, #0]
 80160b8:	685b      	ldr	r3, [r3, #4]
 80160ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d006      	beq.n	80160d0 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80160c2:	4b3b      	ldr	r3, [pc, #236]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 80160c4:	681a      	ldr	r2, [r3, #0]
 80160c6:	493a      	ldr	r1, [pc, #232]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 80160c8:	69bb      	ldr	r3, [r7, #24]
 80160ca:	4313      	orrs	r3, r2
 80160cc:	600b      	str	r3, [r1, #0]
 80160ce:	e006      	b.n	80160de <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80160d0:	4b37      	ldr	r3, [pc, #220]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 80160d2:	681a      	ldr	r2, [r3, #0]
 80160d4:	69bb      	ldr	r3, [r7, #24]
 80160d6:	43db      	mvns	r3, r3
 80160d8:	4935      	ldr	r1, [pc, #212]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 80160da:	4013      	ands	r3, r2
 80160dc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80160de:	683b      	ldr	r3, [r7, #0]
 80160e0:	685b      	ldr	r3, [r3, #4]
 80160e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d006      	beq.n	80160f8 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80160ea:	4b31      	ldr	r3, [pc, #196]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 80160ec:	685a      	ldr	r2, [r3, #4]
 80160ee:	4930      	ldr	r1, [pc, #192]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 80160f0:	69bb      	ldr	r3, [r7, #24]
 80160f2:	4313      	orrs	r3, r2
 80160f4:	604b      	str	r3, [r1, #4]
 80160f6:	e006      	b.n	8016106 <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80160f8:	4b2d      	ldr	r3, [pc, #180]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 80160fa:	685a      	ldr	r2, [r3, #4]
 80160fc:	69bb      	ldr	r3, [r7, #24]
 80160fe:	43db      	mvns	r3, r3
 8016100:	492b      	ldr	r1, [pc, #172]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 8016102:	4013      	ands	r3, r2
 8016104:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8016106:	683b      	ldr	r3, [r7, #0]
 8016108:	685b      	ldr	r3, [r3, #4]
 801610a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801610e:	2b00      	cmp	r3, #0
 8016110:	d006      	beq.n	8016120 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8016112:	4b27      	ldr	r3, [pc, #156]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 8016114:	689a      	ldr	r2, [r3, #8]
 8016116:	4926      	ldr	r1, [pc, #152]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 8016118:	69bb      	ldr	r3, [r7, #24]
 801611a:	4313      	orrs	r3, r2
 801611c:	608b      	str	r3, [r1, #8]
 801611e:	e006      	b.n	801612e <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8016120:	4b23      	ldr	r3, [pc, #140]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 8016122:	689a      	ldr	r2, [r3, #8]
 8016124:	69bb      	ldr	r3, [r7, #24]
 8016126:	43db      	mvns	r3, r3
 8016128:	4921      	ldr	r1, [pc, #132]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 801612a:	4013      	ands	r3, r2
 801612c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 801612e:	683b      	ldr	r3, [r7, #0]
 8016130:	685b      	ldr	r3, [r3, #4]
 8016132:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8016136:	2b00      	cmp	r3, #0
 8016138:	d006      	beq.n	8016148 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 801613a:	4b1d      	ldr	r3, [pc, #116]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 801613c:	68da      	ldr	r2, [r3, #12]
 801613e:	491c      	ldr	r1, [pc, #112]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 8016140:	69bb      	ldr	r3, [r7, #24]
 8016142:	4313      	orrs	r3, r2
 8016144:	60cb      	str	r3, [r1, #12]
 8016146:	e006      	b.n	8016156 <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8016148:	4b19      	ldr	r3, [pc, #100]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 801614a:	68da      	ldr	r2, [r3, #12]
 801614c:	69bb      	ldr	r3, [r7, #24]
 801614e:	43db      	mvns	r3, r3
 8016150:	4917      	ldr	r1, [pc, #92]	; (80161b0 <HAL_GPIO_Init+0x2d0>)
 8016152:	4013      	ands	r3, r2
 8016154:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8016156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016158:	3301      	adds	r3, #1
 801615a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 801615c:	683b      	ldr	r3, [r7, #0]
 801615e:	681a      	ldr	r2, [r3, #0]
 8016160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016162:	fa22 f303 	lsr.w	r3, r2, r3
 8016166:	2b00      	cmp	r3, #0
 8016168:	f47f aec4 	bne.w	8015ef4 <HAL_GPIO_Init+0x14>
  }
}
 801616c:	bf00      	nop
 801616e:	372c      	adds	r7, #44	; 0x2c
 8016170:	46bd      	mov	sp, r7
 8016172:	bc80      	pop	{r7}
 8016174:	4770      	bx	lr
 8016176:	bf00      	nop
 8016178:	10210000 	.word	0x10210000
 801617c:	10110000 	.word	0x10110000
 8016180:	10120000 	.word	0x10120000
 8016184:	10310000 	.word	0x10310000
 8016188:	10320000 	.word	0x10320000
 801618c:	10220000 	.word	0x10220000
 8016190:	40021000 	.word	0x40021000
 8016194:	40010000 	.word	0x40010000
 8016198:	40010800 	.word	0x40010800
 801619c:	40010c00 	.word	0x40010c00
 80161a0:	40011000 	.word	0x40011000
 80161a4:	40011400 	.word	0x40011400
 80161a8:	40011800 	.word	0x40011800
 80161ac:	40011c00 	.word	0x40011c00
 80161b0:	40010400 	.word	0x40010400

080161b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80161b4:	b480      	push	{r7}
 80161b6:	b085      	sub	sp, #20
 80161b8:	af00      	add	r7, sp, #0
 80161ba:	6078      	str	r0, [r7, #4]
 80161bc:	460b      	mov	r3, r1
 80161be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80161c0:	687b      	ldr	r3, [r7, #4]
 80161c2:	689a      	ldr	r2, [r3, #8]
 80161c4:	887b      	ldrh	r3, [r7, #2]
 80161c6:	4013      	ands	r3, r2
 80161c8:	2b00      	cmp	r3, #0
 80161ca:	d002      	beq.n	80161d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80161cc:	2301      	movs	r3, #1
 80161ce:	73fb      	strb	r3, [r7, #15]
 80161d0:	e001      	b.n	80161d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80161d2:	2300      	movs	r3, #0
 80161d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80161d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80161d8:	4618      	mov	r0, r3
 80161da:	3714      	adds	r7, #20
 80161dc:	46bd      	mov	sp, r7
 80161de:	bc80      	pop	{r7}
 80161e0:	4770      	bx	lr

080161e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80161e2:	b480      	push	{r7}
 80161e4:	b083      	sub	sp, #12
 80161e6:	af00      	add	r7, sp, #0
 80161e8:	6078      	str	r0, [r7, #4]
 80161ea:	460b      	mov	r3, r1
 80161ec:	807b      	strh	r3, [r7, #2]
 80161ee:	4613      	mov	r3, r2
 80161f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80161f2:	787b      	ldrb	r3, [r7, #1]
 80161f4:	2b00      	cmp	r3, #0
 80161f6:	d003      	beq.n	8016200 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80161f8:	887a      	ldrh	r2, [r7, #2]
 80161fa:	687b      	ldr	r3, [r7, #4]
 80161fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80161fe:	e003      	b.n	8016208 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8016200:	887b      	ldrh	r3, [r7, #2]
 8016202:	041a      	lsls	r2, r3, #16
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	611a      	str	r2, [r3, #16]
}
 8016208:	bf00      	nop
 801620a:	370c      	adds	r7, #12
 801620c:	46bd      	mov	sp, r7
 801620e:	bc80      	pop	{r7}
 8016210:	4770      	bx	lr
	...

08016214 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8016214:	b580      	push	{r7, lr}
 8016216:	b082      	sub	sp, #8
 8016218:	af00      	add	r7, sp, #0
 801621a:	4603      	mov	r3, r0
 801621c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 801621e:	4b08      	ldr	r3, [pc, #32]	; (8016240 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8016220:	695a      	ldr	r2, [r3, #20]
 8016222:	88fb      	ldrh	r3, [r7, #6]
 8016224:	4013      	ands	r3, r2
 8016226:	2b00      	cmp	r3, #0
 8016228:	d006      	beq.n	8016238 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 801622a:	4a05      	ldr	r2, [pc, #20]	; (8016240 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 801622c:	88fb      	ldrh	r3, [r7, #6]
 801622e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8016230:	88fb      	ldrh	r3, [r7, #6]
 8016232:	4618      	mov	r0, r3
 8016234:	f7fd fd96 	bl	8013d64 <HAL_GPIO_EXTI_Callback>
  }
}
 8016238:	bf00      	nop
 801623a:	3708      	adds	r7, #8
 801623c:	46bd      	mov	sp, r7
 801623e:	bd80      	pop	{r7, pc}
 8016240:	40010400 	.word	0x40010400

08016244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8016244:	b580      	push	{r7, lr}
 8016246:	b084      	sub	sp, #16
 8016248:	af00      	add	r7, sp, #0
 801624a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 801624c:	687b      	ldr	r3, [r7, #4]
 801624e:	2b00      	cmp	r3, #0
 8016250:	d101      	bne.n	8016256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8016252:	2301      	movs	r3, #1
 8016254:	e11f      	b.n	8016496 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801625c:	b2db      	uxtb	r3, r3
 801625e:	2b00      	cmp	r3, #0
 8016260:	d106      	bne.n	8016270 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8016262:	687b      	ldr	r3, [r7, #4]
 8016264:	2200      	movs	r2, #0
 8016266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 801626a:	6878      	ldr	r0, [r7, #4]
 801626c:	f7fe fbde 	bl	8014a2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	2224      	movs	r2, #36	; 0x24
 8016274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	681b      	ldr	r3, [r3, #0]
 801627c:	681a      	ldr	r2, [r3, #0]
 801627e:	687b      	ldr	r3, [r7, #4]
 8016280:	681b      	ldr	r3, [r3, #0]
 8016282:	f022 0201 	bic.w	r2, r2, #1
 8016286:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	681b      	ldr	r3, [r3, #0]
 801628c:	681a      	ldr	r2, [r3, #0]
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	681b      	ldr	r3, [r3, #0]
 8016292:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8016296:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8016298:	687b      	ldr	r3, [r7, #4]
 801629a:	681b      	ldr	r3, [r3, #0]
 801629c:	681a      	ldr	r2, [r3, #0]
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80162a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80162a8:	f002 fee2 	bl	8019070 <HAL_RCC_GetPCLK1Freq>
 80162ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	685b      	ldr	r3, [r3, #4]
 80162b2:	4a7b      	ldr	r2, [pc, #492]	; (80164a0 <HAL_I2C_Init+0x25c>)
 80162b4:	4293      	cmp	r3, r2
 80162b6:	d807      	bhi.n	80162c8 <HAL_I2C_Init+0x84>
 80162b8:	68fb      	ldr	r3, [r7, #12]
 80162ba:	4a7a      	ldr	r2, [pc, #488]	; (80164a4 <HAL_I2C_Init+0x260>)
 80162bc:	4293      	cmp	r3, r2
 80162be:	bf94      	ite	ls
 80162c0:	2301      	movls	r3, #1
 80162c2:	2300      	movhi	r3, #0
 80162c4:	b2db      	uxtb	r3, r3
 80162c6:	e006      	b.n	80162d6 <HAL_I2C_Init+0x92>
 80162c8:	68fb      	ldr	r3, [r7, #12]
 80162ca:	4a77      	ldr	r2, [pc, #476]	; (80164a8 <HAL_I2C_Init+0x264>)
 80162cc:	4293      	cmp	r3, r2
 80162ce:	bf94      	ite	ls
 80162d0:	2301      	movls	r3, #1
 80162d2:	2300      	movhi	r3, #0
 80162d4:	b2db      	uxtb	r3, r3
 80162d6:	2b00      	cmp	r3, #0
 80162d8:	d001      	beq.n	80162de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80162da:	2301      	movs	r3, #1
 80162dc:	e0db      	b.n	8016496 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80162de:	68fb      	ldr	r3, [r7, #12]
 80162e0:	4a72      	ldr	r2, [pc, #456]	; (80164ac <HAL_I2C_Init+0x268>)
 80162e2:	fba2 2303 	umull	r2, r3, r2, r3
 80162e6:	0c9b      	lsrs	r3, r3, #18
 80162e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	681b      	ldr	r3, [r3, #0]
 80162ee:	685b      	ldr	r3, [r3, #4]
 80162f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80162f4:	687b      	ldr	r3, [r7, #4]
 80162f6:	681b      	ldr	r3, [r3, #0]
 80162f8:	68ba      	ldr	r2, [r7, #8]
 80162fa:	430a      	orrs	r2, r1
 80162fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80162fe:	687b      	ldr	r3, [r7, #4]
 8016300:	681b      	ldr	r3, [r3, #0]
 8016302:	6a1b      	ldr	r3, [r3, #32]
 8016304:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	685b      	ldr	r3, [r3, #4]
 801630c:	4a64      	ldr	r2, [pc, #400]	; (80164a0 <HAL_I2C_Init+0x25c>)
 801630e:	4293      	cmp	r3, r2
 8016310:	d802      	bhi.n	8016318 <HAL_I2C_Init+0xd4>
 8016312:	68bb      	ldr	r3, [r7, #8]
 8016314:	3301      	adds	r3, #1
 8016316:	e009      	b.n	801632c <HAL_I2C_Init+0xe8>
 8016318:	68bb      	ldr	r3, [r7, #8]
 801631a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801631e:	fb02 f303 	mul.w	r3, r2, r3
 8016322:	4a63      	ldr	r2, [pc, #396]	; (80164b0 <HAL_I2C_Init+0x26c>)
 8016324:	fba2 2303 	umull	r2, r3, r2, r3
 8016328:	099b      	lsrs	r3, r3, #6
 801632a:	3301      	adds	r3, #1
 801632c:	687a      	ldr	r2, [r7, #4]
 801632e:	6812      	ldr	r2, [r2, #0]
 8016330:	430b      	orrs	r3, r1
 8016332:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	681b      	ldr	r3, [r3, #0]
 8016338:	69db      	ldr	r3, [r3, #28]
 801633a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 801633e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8016342:	687b      	ldr	r3, [r7, #4]
 8016344:	685b      	ldr	r3, [r3, #4]
 8016346:	4956      	ldr	r1, [pc, #344]	; (80164a0 <HAL_I2C_Init+0x25c>)
 8016348:	428b      	cmp	r3, r1
 801634a:	d80d      	bhi.n	8016368 <HAL_I2C_Init+0x124>
 801634c:	68fb      	ldr	r3, [r7, #12]
 801634e:	1e59      	subs	r1, r3, #1
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	685b      	ldr	r3, [r3, #4]
 8016354:	005b      	lsls	r3, r3, #1
 8016356:	fbb1 f3f3 	udiv	r3, r1, r3
 801635a:	3301      	adds	r3, #1
 801635c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8016360:	2b04      	cmp	r3, #4
 8016362:	bf38      	it	cc
 8016364:	2304      	movcc	r3, #4
 8016366:	e04f      	b.n	8016408 <HAL_I2C_Init+0x1c4>
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	689b      	ldr	r3, [r3, #8]
 801636c:	2b00      	cmp	r3, #0
 801636e:	d111      	bne.n	8016394 <HAL_I2C_Init+0x150>
 8016370:	68fb      	ldr	r3, [r7, #12]
 8016372:	1e58      	subs	r0, r3, #1
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	6859      	ldr	r1, [r3, #4]
 8016378:	460b      	mov	r3, r1
 801637a:	005b      	lsls	r3, r3, #1
 801637c:	440b      	add	r3, r1
 801637e:	fbb0 f3f3 	udiv	r3, r0, r3
 8016382:	3301      	adds	r3, #1
 8016384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8016388:	2b00      	cmp	r3, #0
 801638a:	bf0c      	ite	eq
 801638c:	2301      	moveq	r3, #1
 801638e:	2300      	movne	r3, #0
 8016390:	b2db      	uxtb	r3, r3
 8016392:	e012      	b.n	80163ba <HAL_I2C_Init+0x176>
 8016394:	68fb      	ldr	r3, [r7, #12]
 8016396:	1e58      	subs	r0, r3, #1
 8016398:	687b      	ldr	r3, [r7, #4]
 801639a:	6859      	ldr	r1, [r3, #4]
 801639c:	460b      	mov	r3, r1
 801639e:	009b      	lsls	r3, r3, #2
 80163a0:	440b      	add	r3, r1
 80163a2:	0099      	lsls	r1, r3, #2
 80163a4:	440b      	add	r3, r1
 80163a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80163aa:	3301      	adds	r3, #1
 80163ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	bf0c      	ite	eq
 80163b4:	2301      	moveq	r3, #1
 80163b6:	2300      	movne	r3, #0
 80163b8:	b2db      	uxtb	r3, r3
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d001      	beq.n	80163c2 <HAL_I2C_Init+0x17e>
 80163be:	2301      	movs	r3, #1
 80163c0:	e022      	b.n	8016408 <HAL_I2C_Init+0x1c4>
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	689b      	ldr	r3, [r3, #8]
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d10e      	bne.n	80163e8 <HAL_I2C_Init+0x1a4>
 80163ca:	68fb      	ldr	r3, [r7, #12]
 80163cc:	1e58      	subs	r0, r3, #1
 80163ce:	687b      	ldr	r3, [r7, #4]
 80163d0:	6859      	ldr	r1, [r3, #4]
 80163d2:	460b      	mov	r3, r1
 80163d4:	005b      	lsls	r3, r3, #1
 80163d6:	440b      	add	r3, r1
 80163d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80163dc:	3301      	adds	r3, #1
 80163de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80163e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80163e6:	e00f      	b.n	8016408 <HAL_I2C_Init+0x1c4>
 80163e8:	68fb      	ldr	r3, [r7, #12]
 80163ea:	1e58      	subs	r0, r3, #1
 80163ec:	687b      	ldr	r3, [r7, #4]
 80163ee:	6859      	ldr	r1, [r3, #4]
 80163f0:	460b      	mov	r3, r1
 80163f2:	009b      	lsls	r3, r3, #2
 80163f4:	440b      	add	r3, r1
 80163f6:	0099      	lsls	r1, r3, #2
 80163f8:	440b      	add	r3, r1
 80163fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80163fe:	3301      	adds	r3, #1
 8016400:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8016404:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8016408:	6879      	ldr	r1, [r7, #4]
 801640a:	6809      	ldr	r1, [r1, #0]
 801640c:	4313      	orrs	r3, r2
 801640e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	681b      	ldr	r3, [r3, #0]
 8016414:	681b      	ldr	r3, [r3, #0]
 8016416:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	69da      	ldr	r2, [r3, #28]
 801641e:	687b      	ldr	r3, [r7, #4]
 8016420:	6a1b      	ldr	r3, [r3, #32]
 8016422:	431a      	orrs	r2, r3
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	681b      	ldr	r3, [r3, #0]
 8016428:	430a      	orrs	r2, r1
 801642a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 801642c:	687b      	ldr	r3, [r7, #4]
 801642e:	681b      	ldr	r3, [r3, #0]
 8016430:	689b      	ldr	r3, [r3, #8]
 8016432:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8016436:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 801643a:	687a      	ldr	r2, [r7, #4]
 801643c:	6911      	ldr	r1, [r2, #16]
 801643e:	687a      	ldr	r2, [r7, #4]
 8016440:	68d2      	ldr	r2, [r2, #12]
 8016442:	4311      	orrs	r1, r2
 8016444:	687a      	ldr	r2, [r7, #4]
 8016446:	6812      	ldr	r2, [r2, #0]
 8016448:	430b      	orrs	r3, r1
 801644a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	681b      	ldr	r3, [r3, #0]
 8016450:	68db      	ldr	r3, [r3, #12]
 8016452:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	695a      	ldr	r2, [r3, #20]
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	699b      	ldr	r3, [r3, #24]
 801645e:	431a      	orrs	r2, r3
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	681b      	ldr	r3, [r3, #0]
 8016464:	430a      	orrs	r2, r1
 8016466:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	681b      	ldr	r3, [r3, #0]
 801646c:	681a      	ldr	r2, [r3, #0]
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	681b      	ldr	r3, [r3, #0]
 8016472:	f042 0201 	orr.w	r2, r2, #1
 8016476:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8016478:	687b      	ldr	r3, [r7, #4]
 801647a:	2200      	movs	r2, #0
 801647c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	2220      	movs	r2, #32
 8016482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	2200      	movs	r2, #0
 801648a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	2200      	movs	r2, #0
 8016490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8016494:	2300      	movs	r3, #0
}
 8016496:	4618      	mov	r0, r3
 8016498:	3710      	adds	r7, #16
 801649a:	46bd      	mov	sp, r7
 801649c:	bd80      	pop	{r7, pc}
 801649e:	bf00      	nop
 80164a0:	000186a0 	.word	0x000186a0
 80164a4:	001e847f 	.word	0x001e847f
 80164a8:	003d08ff 	.word	0x003d08ff
 80164ac:	431bde83 	.word	0x431bde83
 80164b0:	10624dd3 	.word	0x10624dd3

080164b4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80164b4:	b580      	push	{r7, lr}
 80164b6:	b088      	sub	sp, #32
 80164b8:	af02      	add	r7, sp, #8
 80164ba:	60f8      	str	r0, [r7, #12]
 80164bc:	607a      	str	r2, [r7, #4]
 80164be:	461a      	mov	r2, r3
 80164c0:	460b      	mov	r3, r1
 80164c2:	817b      	strh	r3, [r7, #10]
 80164c4:	4613      	mov	r3, r2
 80164c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80164c8:	f7fe fccc 	bl	8014e64 <HAL_GetTick>
 80164cc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80164ce:	68fb      	ldr	r3, [r7, #12]
 80164d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80164d4:	b2db      	uxtb	r3, r3
 80164d6:	2b20      	cmp	r3, #32
 80164d8:	f040 80e0 	bne.w	801669c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80164dc:	697b      	ldr	r3, [r7, #20]
 80164de:	9300      	str	r3, [sp, #0]
 80164e0:	2319      	movs	r3, #25
 80164e2:	2201      	movs	r2, #1
 80164e4:	4970      	ldr	r1, [pc, #448]	; (80166a8 <HAL_I2C_Master_Transmit+0x1f4>)
 80164e6:	68f8      	ldr	r0, [r7, #12]
 80164e8:	f000 fc8c 	bl	8016e04 <I2C_WaitOnFlagUntilTimeout>
 80164ec:	4603      	mov	r3, r0
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	d001      	beq.n	80164f6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80164f2:	2302      	movs	r3, #2
 80164f4:	e0d3      	b.n	801669e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80164f6:	68fb      	ldr	r3, [r7, #12]
 80164f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80164fc:	2b01      	cmp	r3, #1
 80164fe:	d101      	bne.n	8016504 <HAL_I2C_Master_Transmit+0x50>
 8016500:	2302      	movs	r3, #2
 8016502:	e0cc      	b.n	801669e <HAL_I2C_Master_Transmit+0x1ea>
 8016504:	68fb      	ldr	r3, [r7, #12]
 8016506:	2201      	movs	r2, #1
 8016508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 801650c:	68fb      	ldr	r3, [r7, #12]
 801650e:	681b      	ldr	r3, [r3, #0]
 8016510:	681b      	ldr	r3, [r3, #0]
 8016512:	f003 0301 	and.w	r3, r3, #1
 8016516:	2b01      	cmp	r3, #1
 8016518:	d007      	beq.n	801652a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 801651a:	68fb      	ldr	r3, [r7, #12]
 801651c:	681b      	ldr	r3, [r3, #0]
 801651e:	681a      	ldr	r2, [r3, #0]
 8016520:	68fb      	ldr	r3, [r7, #12]
 8016522:	681b      	ldr	r3, [r3, #0]
 8016524:	f042 0201 	orr.w	r2, r2, #1
 8016528:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 801652a:	68fb      	ldr	r3, [r7, #12]
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	681a      	ldr	r2, [r3, #0]
 8016530:	68fb      	ldr	r3, [r7, #12]
 8016532:	681b      	ldr	r3, [r3, #0]
 8016534:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8016538:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 801653a:	68fb      	ldr	r3, [r7, #12]
 801653c:	2221      	movs	r2, #33	; 0x21
 801653e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8016542:	68fb      	ldr	r3, [r7, #12]
 8016544:	2210      	movs	r2, #16
 8016546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 801654a:	68fb      	ldr	r3, [r7, #12]
 801654c:	2200      	movs	r2, #0
 801654e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8016550:	68fb      	ldr	r3, [r7, #12]
 8016552:	687a      	ldr	r2, [r7, #4]
 8016554:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8016556:	68fb      	ldr	r3, [r7, #12]
 8016558:	893a      	ldrh	r2, [r7, #8]
 801655a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016560:	b29a      	uxth	r2, r3
 8016562:	68fb      	ldr	r3, [r7, #12]
 8016564:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8016566:	68fb      	ldr	r3, [r7, #12]
 8016568:	4a50      	ldr	r2, [pc, #320]	; (80166ac <HAL_I2C_Master_Transmit+0x1f8>)
 801656a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 801656c:	8979      	ldrh	r1, [r7, #10]
 801656e:	697b      	ldr	r3, [r7, #20]
 8016570:	6a3a      	ldr	r2, [r7, #32]
 8016572:	68f8      	ldr	r0, [r7, #12]
 8016574:	f000 faf6 	bl	8016b64 <I2C_MasterRequestWrite>
 8016578:	4603      	mov	r3, r0
 801657a:	2b00      	cmp	r3, #0
 801657c:	d001      	beq.n	8016582 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 801657e:	2301      	movs	r3, #1
 8016580:	e08d      	b.n	801669e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8016582:	2300      	movs	r3, #0
 8016584:	613b      	str	r3, [r7, #16]
 8016586:	68fb      	ldr	r3, [r7, #12]
 8016588:	681b      	ldr	r3, [r3, #0]
 801658a:	695b      	ldr	r3, [r3, #20]
 801658c:	613b      	str	r3, [r7, #16]
 801658e:	68fb      	ldr	r3, [r7, #12]
 8016590:	681b      	ldr	r3, [r3, #0]
 8016592:	699b      	ldr	r3, [r3, #24]
 8016594:	613b      	str	r3, [r7, #16]
 8016596:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8016598:	e066      	b.n	8016668 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801659a:	697a      	ldr	r2, [r7, #20]
 801659c:	6a39      	ldr	r1, [r7, #32]
 801659e:	68f8      	ldr	r0, [r7, #12]
 80165a0:	f000 fd06 	bl	8016fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 80165a4:	4603      	mov	r3, r0
 80165a6:	2b00      	cmp	r3, #0
 80165a8:	d00d      	beq.n	80165c6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80165aa:	68fb      	ldr	r3, [r7, #12]
 80165ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80165ae:	2b04      	cmp	r3, #4
 80165b0:	d107      	bne.n	80165c2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80165b2:	68fb      	ldr	r3, [r7, #12]
 80165b4:	681b      	ldr	r3, [r3, #0]
 80165b6:	681a      	ldr	r2, [r3, #0]
 80165b8:	68fb      	ldr	r3, [r7, #12]
 80165ba:	681b      	ldr	r3, [r3, #0]
 80165bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80165c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80165c2:	2301      	movs	r3, #1
 80165c4:	e06b      	b.n	801669e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80165c6:	68fb      	ldr	r3, [r7, #12]
 80165c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80165ca:	781a      	ldrb	r2, [r3, #0]
 80165cc:	68fb      	ldr	r3, [r7, #12]
 80165ce:	681b      	ldr	r3, [r3, #0]
 80165d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80165d2:	68fb      	ldr	r3, [r7, #12]
 80165d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80165d6:	1c5a      	adds	r2, r3, #1
 80165d8:	68fb      	ldr	r3, [r7, #12]
 80165da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80165dc:	68fb      	ldr	r3, [r7, #12]
 80165de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80165e0:	b29b      	uxth	r3, r3
 80165e2:	3b01      	subs	r3, #1
 80165e4:	b29a      	uxth	r2, r3
 80165e6:	68fb      	ldr	r3, [r7, #12]
 80165e8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80165ea:	68fb      	ldr	r3, [r7, #12]
 80165ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80165ee:	3b01      	subs	r3, #1
 80165f0:	b29a      	uxth	r2, r3
 80165f2:	68fb      	ldr	r3, [r7, #12]
 80165f4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80165f6:	68fb      	ldr	r3, [r7, #12]
 80165f8:	681b      	ldr	r3, [r3, #0]
 80165fa:	695b      	ldr	r3, [r3, #20]
 80165fc:	f003 0304 	and.w	r3, r3, #4
 8016600:	2b04      	cmp	r3, #4
 8016602:	d11b      	bne.n	801663c <HAL_I2C_Master_Transmit+0x188>
 8016604:	68fb      	ldr	r3, [r7, #12]
 8016606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016608:	2b00      	cmp	r3, #0
 801660a:	d017      	beq.n	801663c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 801660c:	68fb      	ldr	r3, [r7, #12]
 801660e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016610:	781a      	ldrb	r2, [r3, #0]
 8016612:	68fb      	ldr	r3, [r7, #12]
 8016614:	681b      	ldr	r3, [r3, #0]
 8016616:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8016618:	68fb      	ldr	r3, [r7, #12]
 801661a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801661c:	1c5a      	adds	r2, r3, #1
 801661e:	68fb      	ldr	r3, [r7, #12]
 8016620:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8016622:	68fb      	ldr	r3, [r7, #12]
 8016624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016626:	b29b      	uxth	r3, r3
 8016628:	3b01      	subs	r3, #1
 801662a:	b29a      	uxth	r2, r3
 801662c:	68fb      	ldr	r3, [r7, #12]
 801662e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8016630:	68fb      	ldr	r3, [r7, #12]
 8016632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016634:	3b01      	subs	r3, #1
 8016636:	b29a      	uxth	r2, r3
 8016638:	68fb      	ldr	r3, [r7, #12]
 801663a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801663c:	697a      	ldr	r2, [r7, #20]
 801663e:	6a39      	ldr	r1, [r7, #32]
 8016640:	68f8      	ldr	r0, [r7, #12]
 8016642:	f000 fcf6 	bl	8017032 <I2C_WaitOnBTFFlagUntilTimeout>
 8016646:	4603      	mov	r3, r0
 8016648:	2b00      	cmp	r3, #0
 801664a:	d00d      	beq.n	8016668 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 801664c:	68fb      	ldr	r3, [r7, #12]
 801664e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016650:	2b04      	cmp	r3, #4
 8016652:	d107      	bne.n	8016664 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8016654:	68fb      	ldr	r3, [r7, #12]
 8016656:	681b      	ldr	r3, [r3, #0]
 8016658:	681a      	ldr	r2, [r3, #0]
 801665a:	68fb      	ldr	r3, [r7, #12]
 801665c:	681b      	ldr	r3, [r3, #0]
 801665e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016662:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8016664:	2301      	movs	r3, #1
 8016666:	e01a      	b.n	801669e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8016668:	68fb      	ldr	r3, [r7, #12]
 801666a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801666c:	2b00      	cmp	r3, #0
 801666e:	d194      	bne.n	801659a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8016670:	68fb      	ldr	r3, [r7, #12]
 8016672:	681b      	ldr	r3, [r3, #0]
 8016674:	681a      	ldr	r2, [r3, #0]
 8016676:	68fb      	ldr	r3, [r7, #12]
 8016678:	681b      	ldr	r3, [r3, #0]
 801667a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801667e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8016680:	68fb      	ldr	r3, [r7, #12]
 8016682:	2220      	movs	r2, #32
 8016684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8016688:	68fb      	ldr	r3, [r7, #12]
 801668a:	2200      	movs	r2, #0
 801668c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8016690:	68fb      	ldr	r3, [r7, #12]
 8016692:	2200      	movs	r2, #0
 8016694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8016698:	2300      	movs	r3, #0
 801669a:	e000      	b.n	801669e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 801669c:	2302      	movs	r3, #2
  }
}
 801669e:	4618      	mov	r0, r3
 80166a0:	3718      	adds	r7, #24
 80166a2:	46bd      	mov	sp, r7
 80166a4:	bd80      	pop	{r7, pc}
 80166a6:	bf00      	nop
 80166a8:	00100002 	.word	0x00100002
 80166ac:	ffff0000 	.word	0xffff0000

080166b0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80166b0:	b580      	push	{r7, lr}
 80166b2:	b08c      	sub	sp, #48	; 0x30
 80166b4:	af02      	add	r7, sp, #8
 80166b6:	60f8      	str	r0, [r7, #12]
 80166b8:	607a      	str	r2, [r7, #4]
 80166ba:	461a      	mov	r2, r3
 80166bc:	460b      	mov	r3, r1
 80166be:	817b      	strh	r3, [r7, #10]
 80166c0:	4613      	mov	r3, r2
 80166c2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80166c4:	2300      	movs	r3, #0
 80166c6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80166c8:	f7fe fbcc 	bl	8014e64 <HAL_GetTick>
 80166cc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80166ce:	68fb      	ldr	r3, [r7, #12]
 80166d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80166d4:	b2db      	uxtb	r3, r3
 80166d6:	2b20      	cmp	r3, #32
 80166d8:	f040 8238 	bne.w	8016b4c <HAL_I2C_Master_Receive+0x49c>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80166dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166de:	9300      	str	r3, [sp, #0]
 80166e0:	2319      	movs	r3, #25
 80166e2:	2201      	movs	r2, #1
 80166e4:	497e      	ldr	r1, [pc, #504]	; (80168e0 <HAL_I2C_Master_Receive+0x230>)
 80166e6:	68f8      	ldr	r0, [r7, #12]
 80166e8:	f000 fb8c 	bl	8016e04 <I2C_WaitOnFlagUntilTimeout>
 80166ec:	4603      	mov	r3, r0
 80166ee:	2b00      	cmp	r3, #0
 80166f0:	d001      	beq.n	80166f6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80166f2:	2302      	movs	r3, #2
 80166f4:	e22b      	b.n	8016b4e <HAL_I2C_Master_Receive+0x49e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80166f6:	68fb      	ldr	r3, [r7, #12]
 80166f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80166fc:	2b01      	cmp	r3, #1
 80166fe:	d101      	bne.n	8016704 <HAL_I2C_Master_Receive+0x54>
 8016700:	2302      	movs	r3, #2
 8016702:	e224      	b.n	8016b4e <HAL_I2C_Master_Receive+0x49e>
 8016704:	68fb      	ldr	r3, [r7, #12]
 8016706:	2201      	movs	r2, #1
 8016708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 801670c:	68fb      	ldr	r3, [r7, #12]
 801670e:	681b      	ldr	r3, [r3, #0]
 8016710:	681b      	ldr	r3, [r3, #0]
 8016712:	f003 0301 	and.w	r3, r3, #1
 8016716:	2b01      	cmp	r3, #1
 8016718:	d007      	beq.n	801672a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 801671a:	68fb      	ldr	r3, [r7, #12]
 801671c:	681b      	ldr	r3, [r3, #0]
 801671e:	681a      	ldr	r2, [r3, #0]
 8016720:	68fb      	ldr	r3, [r7, #12]
 8016722:	681b      	ldr	r3, [r3, #0]
 8016724:	f042 0201 	orr.w	r2, r2, #1
 8016728:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 801672a:	68fb      	ldr	r3, [r7, #12]
 801672c:	681b      	ldr	r3, [r3, #0]
 801672e:	681a      	ldr	r2, [r3, #0]
 8016730:	68fb      	ldr	r3, [r7, #12]
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8016738:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 801673a:	68fb      	ldr	r3, [r7, #12]
 801673c:	2222      	movs	r2, #34	; 0x22
 801673e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8016742:	68fb      	ldr	r3, [r7, #12]
 8016744:	2210      	movs	r2, #16
 8016746:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 801674a:	68fb      	ldr	r3, [r7, #12]
 801674c:	2200      	movs	r2, #0
 801674e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8016750:	68fb      	ldr	r3, [r7, #12]
 8016752:	687a      	ldr	r2, [r7, #4]
 8016754:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8016756:	68fb      	ldr	r3, [r7, #12]
 8016758:	893a      	ldrh	r2, [r7, #8]
 801675a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 801675c:	68fb      	ldr	r3, [r7, #12]
 801675e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016760:	b29a      	uxth	r2, r3
 8016762:	68fb      	ldr	r3, [r7, #12]
 8016764:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8016766:	68fb      	ldr	r3, [r7, #12]
 8016768:	4a5e      	ldr	r2, [pc, #376]	; (80168e4 <HAL_I2C_Master_Receive+0x234>)
 801676a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 801676c:	8979      	ldrh	r1, [r7, #10]
 801676e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016770:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016772:	68f8      	ldr	r0, [r7, #12]
 8016774:	f000 fa78 	bl	8016c68 <I2C_MasterRequestRead>
 8016778:	4603      	mov	r3, r0
 801677a:	2b00      	cmp	r3, #0
 801677c:	d001      	beq.n	8016782 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 801677e:	2301      	movs	r3, #1
 8016780:	e1e5      	b.n	8016b4e <HAL_I2C_Master_Receive+0x49e>
    }

    if (hi2c->XferSize == 0U)
 8016782:	68fb      	ldr	r3, [r7, #12]
 8016784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016786:	2b00      	cmp	r3, #0
 8016788:	d113      	bne.n	80167b2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801678a:	2300      	movs	r3, #0
 801678c:	61fb      	str	r3, [r7, #28]
 801678e:	68fb      	ldr	r3, [r7, #12]
 8016790:	681b      	ldr	r3, [r3, #0]
 8016792:	695b      	ldr	r3, [r3, #20]
 8016794:	61fb      	str	r3, [r7, #28]
 8016796:	68fb      	ldr	r3, [r7, #12]
 8016798:	681b      	ldr	r3, [r3, #0]
 801679a:	699b      	ldr	r3, [r3, #24]
 801679c:	61fb      	str	r3, [r7, #28]
 801679e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80167a0:	68fb      	ldr	r3, [r7, #12]
 80167a2:	681b      	ldr	r3, [r3, #0]
 80167a4:	681a      	ldr	r2, [r3, #0]
 80167a6:	68fb      	ldr	r3, [r7, #12]
 80167a8:	681b      	ldr	r3, [r3, #0]
 80167aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80167ae:	601a      	str	r2, [r3, #0]
 80167b0:	e1b9      	b.n	8016b26 <HAL_I2C_Master_Receive+0x476>
    }
    else if (hi2c->XferSize == 1U)
 80167b2:	68fb      	ldr	r3, [r7, #12]
 80167b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80167b6:	2b01      	cmp	r3, #1
 80167b8:	d11d      	bne.n	80167f6 <HAL_I2C_Master_Receive+0x146>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80167ba:	68fb      	ldr	r3, [r7, #12]
 80167bc:	681b      	ldr	r3, [r3, #0]
 80167be:	681a      	ldr	r2, [r3, #0]
 80167c0:	68fb      	ldr	r3, [r7, #12]
 80167c2:	681b      	ldr	r3, [r3, #0]
 80167c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80167c8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80167ca:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80167cc:	2300      	movs	r3, #0
 80167ce:	61bb      	str	r3, [r7, #24]
 80167d0:	68fb      	ldr	r3, [r7, #12]
 80167d2:	681b      	ldr	r3, [r3, #0]
 80167d4:	695b      	ldr	r3, [r3, #20]
 80167d6:	61bb      	str	r3, [r7, #24]
 80167d8:	68fb      	ldr	r3, [r7, #12]
 80167da:	681b      	ldr	r3, [r3, #0]
 80167dc:	699b      	ldr	r3, [r3, #24]
 80167de:	61bb      	str	r3, [r7, #24]
 80167e0:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80167e2:	68fb      	ldr	r3, [r7, #12]
 80167e4:	681b      	ldr	r3, [r3, #0]
 80167e6:	681a      	ldr	r2, [r3, #0]
 80167e8:	68fb      	ldr	r3, [r7, #12]
 80167ea:	681b      	ldr	r3, [r3, #0]
 80167ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80167f0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80167f2:	b662      	cpsie	i
 80167f4:	e197      	b.n	8016b26 <HAL_I2C_Master_Receive+0x476>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80167f6:	68fb      	ldr	r3, [r7, #12]
 80167f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80167fa:	2b02      	cmp	r3, #2
 80167fc:	d11d      	bne.n	801683a <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80167fe:	68fb      	ldr	r3, [r7, #12]
 8016800:	681b      	ldr	r3, [r3, #0]
 8016802:	681a      	ldr	r2, [r3, #0]
 8016804:	68fb      	ldr	r3, [r7, #12]
 8016806:	681b      	ldr	r3, [r3, #0]
 8016808:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801680c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 801680e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8016810:	2300      	movs	r3, #0
 8016812:	617b      	str	r3, [r7, #20]
 8016814:	68fb      	ldr	r3, [r7, #12]
 8016816:	681b      	ldr	r3, [r3, #0]
 8016818:	695b      	ldr	r3, [r3, #20]
 801681a:	617b      	str	r3, [r7, #20]
 801681c:	68fb      	ldr	r3, [r7, #12]
 801681e:	681b      	ldr	r3, [r3, #0]
 8016820:	699b      	ldr	r3, [r3, #24]
 8016822:	617b      	str	r3, [r7, #20]
 8016824:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8016826:	68fb      	ldr	r3, [r7, #12]
 8016828:	681b      	ldr	r3, [r3, #0]
 801682a:	681a      	ldr	r2, [r3, #0]
 801682c:	68fb      	ldr	r3, [r7, #12]
 801682e:	681b      	ldr	r3, [r3, #0]
 8016830:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016834:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8016836:	b662      	cpsie	i
 8016838:	e175      	b.n	8016b26 <HAL_I2C_Master_Receive+0x476>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 801683a:	68fb      	ldr	r3, [r7, #12]
 801683c:	681b      	ldr	r3, [r3, #0]
 801683e:	681a      	ldr	r2, [r3, #0]
 8016840:	68fb      	ldr	r3, [r7, #12]
 8016842:	681b      	ldr	r3, [r3, #0]
 8016844:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8016848:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801684a:	2300      	movs	r3, #0
 801684c:	613b      	str	r3, [r7, #16]
 801684e:	68fb      	ldr	r3, [r7, #12]
 8016850:	681b      	ldr	r3, [r3, #0]
 8016852:	695b      	ldr	r3, [r3, #20]
 8016854:	613b      	str	r3, [r7, #16]
 8016856:	68fb      	ldr	r3, [r7, #12]
 8016858:	681b      	ldr	r3, [r3, #0]
 801685a:	699b      	ldr	r3, [r3, #24]
 801685c:	613b      	str	r3, [r7, #16]
 801685e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8016860:	e161      	b.n	8016b26 <HAL_I2C_Master_Receive+0x476>
    {
      if (hi2c->XferSize <= 3U)
 8016862:	68fb      	ldr	r3, [r7, #12]
 8016864:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016866:	2b03      	cmp	r3, #3
 8016868:	f200 811a 	bhi.w	8016aa0 <HAL_I2C_Master_Receive+0x3f0>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 801686c:	68fb      	ldr	r3, [r7, #12]
 801686e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016870:	2b01      	cmp	r3, #1
 8016872:	d123      	bne.n	80168bc <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8016874:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016876:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016878:	68f8      	ldr	r0, [r7, #12]
 801687a:	f000 fc1b 	bl	80170b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 801687e:	4603      	mov	r3, r0
 8016880:	2b00      	cmp	r3, #0
 8016882:	d001      	beq.n	8016888 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 8016884:	2301      	movs	r3, #1
 8016886:	e162      	b.n	8016b4e <HAL_I2C_Master_Receive+0x49e>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8016888:	68fb      	ldr	r3, [r7, #12]
 801688a:	681b      	ldr	r3, [r3, #0]
 801688c:	691a      	ldr	r2, [r3, #16]
 801688e:	68fb      	ldr	r3, [r7, #12]
 8016890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016892:	b2d2      	uxtb	r2, r2
 8016894:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8016896:	68fb      	ldr	r3, [r7, #12]
 8016898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801689a:	1c5a      	adds	r2, r3, #1
 801689c:	68fb      	ldr	r3, [r7, #12]
 801689e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80168a0:	68fb      	ldr	r3, [r7, #12]
 80168a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80168a4:	3b01      	subs	r3, #1
 80168a6:	b29a      	uxth	r2, r3
 80168a8:	68fb      	ldr	r3, [r7, #12]
 80168aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80168ac:	68fb      	ldr	r3, [r7, #12]
 80168ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80168b0:	b29b      	uxth	r3, r3
 80168b2:	3b01      	subs	r3, #1
 80168b4:	b29a      	uxth	r2, r3
 80168b6:	68fb      	ldr	r3, [r7, #12]
 80168b8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80168ba:	e134      	b.n	8016b26 <HAL_I2C_Master_Receive+0x476>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80168bc:	68fb      	ldr	r3, [r7, #12]
 80168be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80168c0:	2b02      	cmp	r3, #2
 80168c2:	d150      	bne.n	8016966 <HAL_I2C_Master_Receive+0x2b6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80168c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80168c6:	9300      	str	r3, [sp, #0]
 80168c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168ca:	2200      	movs	r2, #0
 80168cc:	4906      	ldr	r1, [pc, #24]	; (80168e8 <HAL_I2C_Master_Receive+0x238>)
 80168ce:	68f8      	ldr	r0, [r7, #12]
 80168d0:	f000 fa98 	bl	8016e04 <I2C_WaitOnFlagUntilTimeout>
 80168d4:	4603      	mov	r3, r0
 80168d6:	2b00      	cmp	r3, #0
 80168d8:	d008      	beq.n	80168ec <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 80168da:	2301      	movs	r3, #1
 80168dc:	e137      	b.n	8016b4e <HAL_I2C_Master_Receive+0x49e>
 80168de:	bf00      	nop
 80168e0:	00100002 	.word	0x00100002
 80168e4:	ffff0000 	.word	0xffff0000
 80168e8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80168ec:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80168ee:	68fb      	ldr	r3, [r7, #12]
 80168f0:	681b      	ldr	r3, [r3, #0]
 80168f2:	681a      	ldr	r2, [r3, #0]
 80168f4:	68fb      	ldr	r3, [r7, #12]
 80168f6:	681b      	ldr	r3, [r3, #0]
 80168f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80168fc:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80168fe:	68fb      	ldr	r3, [r7, #12]
 8016900:	681b      	ldr	r3, [r3, #0]
 8016902:	691a      	ldr	r2, [r3, #16]
 8016904:	68fb      	ldr	r3, [r7, #12]
 8016906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016908:	b2d2      	uxtb	r2, r2
 801690a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 801690c:	68fb      	ldr	r3, [r7, #12]
 801690e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016910:	1c5a      	adds	r2, r3, #1
 8016912:	68fb      	ldr	r3, [r7, #12]
 8016914:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8016916:	68fb      	ldr	r3, [r7, #12]
 8016918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801691a:	3b01      	subs	r3, #1
 801691c:	b29a      	uxth	r2, r3
 801691e:	68fb      	ldr	r3, [r7, #12]
 8016920:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8016922:	68fb      	ldr	r3, [r7, #12]
 8016924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016926:	b29b      	uxth	r3, r3
 8016928:	3b01      	subs	r3, #1
 801692a:	b29a      	uxth	r2, r3
 801692c:	68fb      	ldr	r3, [r7, #12]
 801692e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8016930:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8016932:	68fb      	ldr	r3, [r7, #12]
 8016934:	681b      	ldr	r3, [r3, #0]
 8016936:	691a      	ldr	r2, [r3, #16]
 8016938:	68fb      	ldr	r3, [r7, #12]
 801693a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801693c:	b2d2      	uxtb	r2, r2
 801693e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8016940:	68fb      	ldr	r3, [r7, #12]
 8016942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016944:	1c5a      	adds	r2, r3, #1
 8016946:	68fb      	ldr	r3, [r7, #12]
 8016948:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 801694a:	68fb      	ldr	r3, [r7, #12]
 801694c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801694e:	3b01      	subs	r3, #1
 8016950:	b29a      	uxth	r2, r3
 8016952:	68fb      	ldr	r3, [r7, #12]
 8016954:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8016956:	68fb      	ldr	r3, [r7, #12]
 8016958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801695a:	b29b      	uxth	r3, r3
 801695c:	3b01      	subs	r3, #1
 801695e:	b29a      	uxth	r2, r3
 8016960:	68fb      	ldr	r3, [r7, #12]
 8016962:	855a      	strh	r2, [r3, #42]	; 0x2a
 8016964:	e0df      	b.n	8016b26 <HAL_I2C_Master_Receive+0x476>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8016966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016968:	9300      	str	r3, [sp, #0]
 801696a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801696c:	2200      	movs	r2, #0
 801696e:	497a      	ldr	r1, [pc, #488]	; (8016b58 <HAL_I2C_Master_Receive+0x4a8>)
 8016970:	68f8      	ldr	r0, [r7, #12]
 8016972:	f000 fa47 	bl	8016e04 <I2C_WaitOnFlagUntilTimeout>
 8016976:	4603      	mov	r3, r0
 8016978:	2b00      	cmp	r3, #0
 801697a:	d001      	beq.n	8016980 <HAL_I2C_Master_Receive+0x2d0>
          {
            return HAL_ERROR;
 801697c:	2301      	movs	r3, #1
 801697e:	e0e6      	b.n	8016b4e <HAL_I2C_Master_Receive+0x49e>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8016980:	68fb      	ldr	r3, [r7, #12]
 8016982:	681b      	ldr	r3, [r3, #0]
 8016984:	681a      	ldr	r2, [r3, #0]
 8016986:	68fb      	ldr	r3, [r7, #12]
 8016988:	681b      	ldr	r3, [r3, #0]
 801698a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801698e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8016990:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8016992:	68fb      	ldr	r3, [r7, #12]
 8016994:	681b      	ldr	r3, [r3, #0]
 8016996:	691a      	ldr	r2, [r3, #16]
 8016998:	68fb      	ldr	r3, [r7, #12]
 801699a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801699c:	b2d2      	uxtb	r2, r2
 801699e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80169a0:	68fb      	ldr	r3, [r7, #12]
 80169a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80169a4:	1c5a      	adds	r2, r3, #1
 80169a6:	68fb      	ldr	r3, [r7, #12]
 80169a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80169aa:	68fb      	ldr	r3, [r7, #12]
 80169ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80169ae:	3b01      	subs	r3, #1
 80169b0:	b29a      	uxth	r2, r3
 80169b2:	68fb      	ldr	r3, [r7, #12]
 80169b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80169b6:	68fb      	ldr	r3, [r7, #12]
 80169b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80169ba:	b29b      	uxth	r3, r3
 80169bc:	3b01      	subs	r3, #1
 80169be:	b29a      	uxth	r2, r3
 80169c0:	68fb      	ldr	r3, [r7, #12]
 80169c2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80169c4:	4b65      	ldr	r3, [pc, #404]	; (8016b5c <HAL_I2C_Master_Receive+0x4ac>)
 80169c6:	681b      	ldr	r3, [r3, #0]
 80169c8:	08db      	lsrs	r3, r3, #3
 80169ca:	4a65      	ldr	r2, [pc, #404]	; (8016b60 <HAL_I2C_Master_Receive+0x4b0>)
 80169cc:	fba2 2303 	umull	r2, r3, r2, r3
 80169d0:	0a1a      	lsrs	r2, r3, #8
 80169d2:	4613      	mov	r3, r2
 80169d4:	009b      	lsls	r3, r3, #2
 80169d6:	4413      	add	r3, r2
 80169d8:	00da      	lsls	r2, r3, #3
 80169da:	1ad3      	subs	r3, r2, r3
 80169dc:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80169de:	6a3b      	ldr	r3, [r7, #32]
 80169e0:	3b01      	subs	r3, #1
 80169e2:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80169e4:	6a3b      	ldr	r3, [r7, #32]
 80169e6:	2b00      	cmp	r3, #0
 80169e8:	d117      	bne.n	8016a1a <HAL_I2C_Master_Receive+0x36a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80169ea:	68fb      	ldr	r3, [r7, #12]
 80169ec:	2200      	movs	r2, #0
 80169ee:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80169f0:	68fb      	ldr	r3, [r7, #12]
 80169f2:	2220      	movs	r2, #32
 80169f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80169f8:	68fb      	ldr	r3, [r7, #12]
 80169fa:	2200      	movs	r2, #0
 80169fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8016a00:	68fb      	ldr	r3, [r7, #12]
 8016a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016a04:	f043 0220 	orr.w	r2, r3, #32
 8016a08:	68fb      	ldr	r3, [r7, #12]
 8016a0a:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8016a0c:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8016a0e:	68fb      	ldr	r3, [r7, #12]
 8016a10:	2200      	movs	r2, #0
 8016a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8016a16:	2301      	movs	r3, #1
 8016a18:	e099      	b.n	8016b4e <HAL_I2C_Master_Receive+0x49e>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8016a1a:	68fb      	ldr	r3, [r7, #12]
 8016a1c:	681b      	ldr	r3, [r3, #0]
 8016a1e:	695b      	ldr	r3, [r3, #20]
 8016a20:	f003 0304 	and.w	r3, r3, #4
 8016a24:	2b04      	cmp	r3, #4
 8016a26:	d1da      	bne.n	80169de <HAL_I2C_Master_Receive+0x32e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8016a28:	68fb      	ldr	r3, [r7, #12]
 8016a2a:	681b      	ldr	r3, [r3, #0]
 8016a2c:	681a      	ldr	r2, [r3, #0]
 8016a2e:	68fb      	ldr	r3, [r7, #12]
 8016a30:	681b      	ldr	r3, [r3, #0]
 8016a32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016a36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8016a38:	68fb      	ldr	r3, [r7, #12]
 8016a3a:	681b      	ldr	r3, [r3, #0]
 8016a3c:	691a      	ldr	r2, [r3, #16]
 8016a3e:	68fb      	ldr	r3, [r7, #12]
 8016a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016a42:	b2d2      	uxtb	r2, r2
 8016a44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8016a46:	68fb      	ldr	r3, [r7, #12]
 8016a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016a4a:	1c5a      	adds	r2, r3, #1
 8016a4c:	68fb      	ldr	r3, [r7, #12]
 8016a4e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8016a50:	68fb      	ldr	r3, [r7, #12]
 8016a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016a54:	3b01      	subs	r3, #1
 8016a56:	b29a      	uxth	r2, r3
 8016a58:	68fb      	ldr	r3, [r7, #12]
 8016a5a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8016a5c:	68fb      	ldr	r3, [r7, #12]
 8016a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016a60:	b29b      	uxth	r3, r3
 8016a62:	3b01      	subs	r3, #1
 8016a64:	b29a      	uxth	r2, r3
 8016a66:	68fb      	ldr	r3, [r7, #12]
 8016a68:	855a      	strh	r2, [r3, #42]	; 0x2a
 8016a6a:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8016a6c:	68fb      	ldr	r3, [r7, #12]
 8016a6e:	681b      	ldr	r3, [r3, #0]
 8016a70:	691a      	ldr	r2, [r3, #16]
 8016a72:	68fb      	ldr	r3, [r7, #12]
 8016a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016a76:	b2d2      	uxtb	r2, r2
 8016a78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8016a7a:	68fb      	ldr	r3, [r7, #12]
 8016a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016a7e:	1c5a      	adds	r2, r3, #1
 8016a80:	68fb      	ldr	r3, [r7, #12]
 8016a82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8016a84:	68fb      	ldr	r3, [r7, #12]
 8016a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016a88:	3b01      	subs	r3, #1
 8016a8a:	b29a      	uxth	r2, r3
 8016a8c:	68fb      	ldr	r3, [r7, #12]
 8016a8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8016a90:	68fb      	ldr	r3, [r7, #12]
 8016a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016a94:	b29b      	uxth	r3, r3
 8016a96:	3b01      	subs	r3, #1
 8016a98:	b29a      	uxth	r2, r3
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8016a9e:	e042      	b.n	8016b26 <HAL_I2C_Master_Receive+0x476>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8016aa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016aa2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016aa4:	68f8      	ldr	r0, [r7, #12]
 8016aa6:	f000 fb05 	bl	80170b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8016aaa:	4603      	mov	r3, r0
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d001      	beq.n	8016ab4 <HAL_I2C_Master_Receive+0x404>
        {
          return HAL_ERROR;
 8016ab0:	2301      	movs	r3, #1
 8016ab2:	e04c      	b.n	8016b4e <HAL_I2C_Master_Receive+0x49e>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8016ab4:	68fb      	ldr	r3, [r7, #12]
 8016ab6:	681b      	ldr	r3, [r3, #0]
 8016ab8:	691a      	ldr	r2, [r3, #16]
 8016aba:	68fb      	ldr	r3, [r7, #12]
 8016abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016abe:	b2d2      	uxtb	r2, r2
 8016ac0:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8016ac2:	68fb      	ldr	r3, [r7, #12]
 8016ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ac6:	1c5a      	adds	r2, r3, #1
 8016ac8:	68fb      	ldr	r3, [r7, #12]
 8016aca:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8016acc:	68fb      	ldr	r3, [r7, #12]
 8016ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016ad0:	3b01      	subs	r3, #1
 8016ad2:	b29a      	uxth	r2, r3
 8016ad4:	68fb      	ldr	r3, [r7, #12]
 8016ad6:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8016ad8:	68fb      	ldr	r3, [r7, #12]
 8016ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016adc:	b29b      	uxth	r3, r3
 8016ade:	3b01      	subs	r3, #1
 8016ae0:	b29a      	uxth	r2, r3
 8016ae2:	68fb      	ldr	r3, [r7, #12]
 8016ae4:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8016ae6:	68fb      	ldr	r3, [r7, #12]
 8016ae8:	681b      	ldr	r3, [r3, #0]
 8016aea:	695b      	ldr	r3, [r3, #20]
 8016aec:	f003 0304 	and.w	r3, r3, #4
 8016af0:	2b04      	cmp	r3, #4
 8016af2:	d118      	bne.n	8016b26 <HAL_I2C_Master_Receive+0x476>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8016af4:	68fb      	ldr	r3, [r7, #12]
 8016af6:	681b      	ldr	r3, [r3, #0]
 8016af8:	691a      	ldr	r2, [r3, #16]
 8016afa:	68fb      	ldr	r3, [r7, #12]
 8016afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016afe:	b2d2      	uxtb	r2, r2
 8016b00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8016b02:	68fb      	ldr	r3, [r7, #12]
 8016b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016b06:	1c5a      	adds	r2, r3, #1
 8016b08:	68fb      	ldr	r3, [r7, #12]
 8016b0a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8016b0c:	68fb      	ldr	r3, [r7, #12]
 8016b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016b10:	3b01      	subs	r3, #1
 8016b12:	b29a      	uxth	r2, r3
 8016b14:	68fb      	ldr	r3, [r7, #12]
 8016b16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8016b18:	68fb      	ldr	r3, [r7, #12]
 8016b1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016b1c:	b29b      	uxth	r3, r3
 8016b1e:	3b01      	subs	r3, #1
 8016b20:	b29a      	uxth	r2, r3
 8016b22:	68fb      	ldr	r3, [r7, #12]
 8016b24:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8016b26:	68fb      	ldr	r3, [r7, #12]
 8016b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016b2a:	2b00      	cmp	r3, #0
 8016b2c:	f47f ae99 	bne.w	8016862 <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8016b30:	68fb      	ldr	r3, [r7, #12]
 8016b32:	2220      	movs	r2, #32
 8016b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8016b38:	68fb      	ldr	r3, [r7, #12]
 8016b3a:	2200      	movs	r2, #0
 8016b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8016b40:	68fb      	ldr	r3, [r7, #12]
 8016b42:	2200      	movs	r2, #0
 8016b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8016b48:	2300      	movs	r3, #0
 8016b4a:	e000      	b.n	8016b4e <HAL_I2C_Master_Receive+0x49e>
  }
  else
  {
    return HAL_BUSY;
 8016b4c:	2302      	movs	r3, #2
  }
}
 8016b4e:	4618      	mov	r0, r3
 8016b50:	3728      	adds	r7, #40	; 0x28
 8016b52:	46bd      	mov	sp, r7
 8016b54:	bd80      	pop	{r7, pc}
 8016b56:	bf00      	nop
 8016b58:	00010004 	.word	0x00010004
 8016b5c:	20000374 	.word	0x20000374
 8016b60:	14f8b589 	.word	0x14f8b589

08016b64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8016b64:	b580      	push	{r7, lr}
 8016b66:	b088      	sub	sp, #32
 8016b68:	af02      	add	r7, sp, #8
 8016b6a:	60f8      	str	r0, [r7, #12]
 8016b6c:	607a      	str	r2, [r7, #4]
 8016b6e:	603b      	str	r3, [r7, #0]
 8016b70:	460b      	mov	r3, r1
 8016b72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8016b74:	68fb      	ldr	r3, [r7, #12]
 8016b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016b78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8016b7a:	697b      	ldr	r3, [r7, #20]
 8016b7c:	2b08      	cmp	r3, #8
 8016b7e:	d006      	beq.n	8016b8e <I2C_MasterRequestWrite+0x2a>
 8016b80:	697b      	ldr	r3, [r7, #20]
 8016b82:	2b01      	cmp	r3, #1
 8016b84:	d003      	beq.n	8016b8e <I2C_MasterRequestWrite+0x2a>
 8016b86:	697b      	ldr	r3, [r7, #20]
 8016b88:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8016b8c:	d108      	bne.n	8016ba0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	681b      	ldr	r3, [r3, #0]
 8016b92:	681a      	ldr	r2, [r3, #0]
 8016b94:	68fb      	ldr	r3, [r7, #12]
 8016b96:	681b      	ldr	r3, [r3, #0]
 8016b98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016b9c:	601a      	str	r2, [r3, #0]
 8016b9e:	e00b      	b.n	8016bb8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8016ba0:	68fb      	ldr	r3, [r7, #12]
 8016ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016ba4:	2b12      	cmp	r3, #18
 8016ba6:	d107      	bne.n	8016bb8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8016ba8:	68fb      	ldr	r3, [r7, #12]
 8016baa:	681b      	ldr	r3, [r3, #0]
 8016bac:	681a      	ldr	r2, [r3, #0]
 8016bae:	68fb      	ldr	r3, [r7, #12]
 8016bb0:	681b      	ldr	r3, [r3, #0]
 8016bb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016bb6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8016bb8:	683b      	ldr	r3, [r7, #0]
 8016bba:	9300      	str	r3, [sp, #0]
 8016bbc:	687b      	ldr	r3, [r7, #4]
 8016bbe:	2200      	movs	r2, #0
 8016bc0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8016bc4:	68f8      	ldr	r0, [r7, #12]
 8016bc6:	f000 f91d 	bl	8016e04 <I2C_WaitOnFlagUntilTimeout>
 8016bca:	4603      	mov	r3, r0
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	d00d      	beq.n	8016bec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8016bd0:	68fb      	ldr	r3, [r7, #12]
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	681b      	ldr	r3, [r3, #0]
 8016bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016bda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016bde:	d103      	bne.n	8016be8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8016be0:	68fb      	ldr	r3, [r7, #12]
 8016be2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016be6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8016be8:	2303      	movs	r3, #3
 8016bea:	e035      	b.n	8016c58 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8016bec:	68fb      	ldr	r3, [r7, #12]
 8016bee:	691b      	ldr	r3, [r3, #16]
 8016bf0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016bf4:	d108      	bne.n	8016c08 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8016bf6:	897b      	ldrh	r3, [r7, #10]
 8016bf8:	b2db      	uxtb	r3, r3
 8016bfa:	461a      	mov	r2, r3
 8016bfc:	68fb      	ldr	r3, [r7, #12]
 8016bfe:	681b      	ldr	r3, [r3, #0]
 8016c00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8016c04:	611a      	str	r2, [r3, #16]
 8016c06:	e01b      	b.n	8016c40 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8016c08:	897b      	ldrh	r3, [r7, #10]
 8016c0a:	11db      	asrs	r3, r3, #7
 8016c0c:	b2db      	uxtb	r3, r3
 8016c0e:	f003 0306 	and.w	r3, r3, #6
 8016c12:	b2db      	uxtb	r3, r3
 8016c14:	f063 030f 	orn	r3, r3, #15
 8016c18:	b2da      	uxtb	r2, r3
 8016c1a:	68fb      	ldr	r3, [r7, #12]
 8016c1c:	681b      	ldr	r3, [r3, #0]
 8016c1e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8016c20:	683b      	ldr	r3, [r7, #0]
 8016c22:	687a      	ldr	r2, [r7, #4]
 8016c24:	490e      	ldr	r1, [pc, #56]	; (8016c60 <I2C_MasterRequestWrite+0xfc>)
 8016c26:	68f8      	ldr	r0, [r7, #12]
 8016c28:	f000 f943 	bl	8016eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8016c2c:	4603      	mov	r3, r0
 8016c2e:	2b00      	cmp	r3, #0
 8016c30:	d001      	beq.n	8016c36 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8016c32:	2301      	movs	r3, #1
 8016c34:	e010      	b.n	8016c58 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8016c36:	897b      	ldrh	r3, [r7, #10]
 8016c38:	b2da      	uxtb	r2, r3
 8016c3a:	68fb      	ldr	r3, [r7, #12]
 8016c3c:	681b      	ldr	r3, [r3, #0]
 8016c3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8016c40:	683b      	ldr	r3, [r7, #0]
 8016c42:	687a      	ldr	r2, [r7, #4]
 8016c44:	4907      	ldr	r1, [pc, #28]	; (8016c64 <I2C_MasterRequestWrite+0x100>)
 8016c46:	68f8      	ldr	r0, [r7, #12]
 8016c48:	f000 f933 	bl	8016eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8016c4c:	4603      	mov	r3, r0
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	d001      	beq.n	8016c56 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8016c52:	2301      	movs	r3, #1
 8016c54:	e000      	b.n	8016c58 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8016c56:	2300      	movs	r3, #0
}
 8016c58:	4618      	mov	r0, r3
 8016c5a:	3718      	adds	r7, #24
 8016c5c:	46bd      	mov	sp, r7
 8016c5e:	bd80      	pop	{r7, pc}
 8016c60:	00010008 	.word	0x00010008
 8016c64:	00010002 	.word	0x00010002

08016c68 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8016c68:	b580      	push	{r7, lr}
 8016c6a:	b088      	sub	sp, #32
 8016c6c:	af02      	add	r7, sp, #8
 8016c6e:	60f8      	str	r0, [r7, #12]
 8016c70:	607a      	str	r2, [r7, #4]
 8016c72:	603b      	str	r3, [r7, #0]
 8016c74:	460b      	mov	r3, r1
 8016c76:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8016c78:	68fb      	ldr	r3, [r7, #12]
 8016c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016c7c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8016c7e:	68fb      	ldr	r3, [r7, #12]
 8016c80:	681b      	ldr	r3, [r3, #0]
 8016c82:	681a      	ldr	r2, [r3, #0]
 8016c84:	68fb      	ldr	r3, [r7, #12]
 8016c86:	681b      	ldr	r3, [r3, #0]
 8016c88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8016c8c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8016c8e:	697b      	ldr	r3, [r7, #20]
 8016c90:	2b08      	cmp	r3, #8
 8016c92:	d006      	beq.n	8016ca2 <I2C_MasterRequestRead+0x3a>
 8016c94:	697b      	ldr	r3, [r7, #20]
 8016c96:	2b01      	cmp	r3, #1
 8016c98:	d003      	beq.n	8016ca2 <I2C_MasterRequestRead+0x3a>
 8016c9a:	697b      	ldr	r3, [r7, #20]
 8016c9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8016ca0:	d108      	bne.n	8016cb4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	681b      	ldr	r3, [r3, #0]
 8016ca6:	681a      	ldr	r2, [r3, #0]
 8016ca8:	68fb      	ldr	r3, [r7, #12]
 8016caa:	681b      	ldr	r3, [r3, #0]
 8016cac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016cb0:	601a      	str	r2, [r3, #0]
 8016cb2:	e00b      	b.n	8016ccc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8016cb4:	68fb      	ldr	r3, [r7, #12]
 8016cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016cb8:	2b11      	cmp	r3, #17
 8016cba:	d107      	bne.n	8016ccc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8016cbc:	68fb      	ldr	r3, [r7, #12]
 8016cbe:	681b      	ldr	r3, [r3, #0]
 8016cc0:	681a      	ldr	r2, [r3, #0]
 8016cc2:	68fb      	ldr	r3, [r7, #12]
 8016cc4:	681b      	ldr	r3, [r3, #0]
 8016cc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016cca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8016ccc:	683b      	ldr	r3, [r7, #0]
 8016cce:	9300      	str	r3, [sp, #0]
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	2200      	movs	r2, #0
 8016cd4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8016cd8:	68f8      	ldr	r0, [r7, #12]
 8016cda:	f000 f893 	bl	8016e04 <I2C_WaitOnFlagUntilTimeout>
 8016cde:	4603      	mov	r3, r0
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	d00d      	beq.n	8016d00 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8016ce4:	68fb      	ldr	r3, [r7, #12]
 8016ce6:	681b      	ldr	r3, [r3, #0]
 8016ce8:	681b      	ldr	r3, [r3, #0]
 8016cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016cee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016cf2:	d103      	bne.n	8016cfc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8016cf4:	68fb      	ldr	r3, [r7, #12]
 8016cf6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016cfa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8016cfc:	2303      	movs	r3, #3
 8016cfe:	e079      	b.n	8016df4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8016d00:	68fb      	ldr	r3, [r7, #12]
 8016d02:	691b      	ldr	r3, [r3, #16]
 8016d04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016d08:	d108      	bne.n	8016d1c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8016d0a:	897b      	ldrh	r3, [r7, #10]
 8016d0c:	b2db      	uxtb	r3, r3
 8016d0e:	f043 0301 	orr.w	r3, r3, #1
 8016d12:	b2da      	uxtb	r2, r3
 8016d14:	68fb      	ldr	r3, [r7, #12]
 8016d16:	681b      	ldr	r3, [r3, #0]
 8016d18:	611a      	str	r2, [r3, #16]
 8016d1a:	e05f      	b.n	8016ddc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8016d1c:	897b      	ldrh	r3, [r7, #10]
 8016d1e:	11db      	asrs	r3, r3, #7
 8016d20:	b2db      	uxtb	r3, r3
 8016d22:	f003 0306 	and.w	r3, r3, #6
 8016d26:	b2db      	uxtb	r3, r3
 8016d28:	f063 030f 	orn	r3, r3, #15
 8016d2c:	b2da      	uxtb	r2, r3
 8016d2e:	68fb      	ldr	r3, [r7, #12]
 8016d30:	681b      	ldr	r3, [r3, #0]
 8016d32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8016d34:	683b      	ldr	r3, [r7, #0]
 8016d36:	687a      	ldr	r2, [r7, #4]
 8016d38:	4930      	ldr	r1, [pc, #192]	; (8016dfc <I2C_MasterRequestRead+0x194>)
 8016d3a:	68f8      	ldr	r0, [r7, #12]
 8016d3c:	f000 f8b9 	bl	8016eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8016d40:	4603      	mov	r3, r0
 8016d42:	2b00      	cmp	r3, #0
 8016d44:	d001      	beq.n	8016d4a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8016d46:	2301      	movs	r3, #1
 8016d48:	e054      	b.n	8016df4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8016d4a:	897b      	ldrh	r3, [r7, #10]
 8016d4c:	b2da      	uxtb	r2, r3
 8016d4e:	68fb      	ldr	r3, [r7, #12]
 8016d50:	681b      	ldr	r3, [r3, #0]
 8016d52:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8016d54:	683b      	ldr	r3, [r7, #0]
 8016d56:	687a      	ldr	r2, [r7, #4]
 8016d58:	4929      	ldr	r1, [pc, #164]	; (8016e00 <I2C_MasterRequestRead+0x198>)
 8016d5a:	68f8      	ldr	r0, [r7, #12]
 8016d5c:	f000 f8a9 	bl	8016eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8016d60:	4603      	mov	r3, r0
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	d001      	beq.n	8016d6a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8016d66:	2301      	movs	r3, #1
 8016d68:	e044      	b.n	8016df4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8016d6a:	2300      	movs	r3, #0
 8016d6c:	613b      	str	r3, [r7, #16]
 8016d6e:	68fb      	ldr	r3, [r7, #12]
 8016d70:	681b      	ldr	r3, [r3, #0]
 8016d72:	695b      	ldr	r3, [r3, #20]
 8016d74:	613b      	str	r3, [r7, #16]
 8016d76:	68fb      	ldr	r3, [r7, #12]
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	699b      	ldr	r3, [r3, #24]
 8016d7c:	613b      	str	r3, [r7, #16]
 8016d7e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8016d80:	68fb      	ldr	r3, [r7, #12]
 8016d82:	681b      	ldr	r3, [r3, #0]
 8016d84:	681a      	ldr	r2, [r3, #0]
 8016d86:	68fb      	ldr	r3, [r7, #12]
 8016d88:	681b      	ldr	r3, [r3, #0]
 8016d8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016d8e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8016d90:	683b      	ldr	r3, [r7, #0]
 8016d92:	9300      	str	r3, [sp, #0]
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	2200      	movs	r2, #0
 8016d98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8016d9c:	68f8      	ldr	r0, [r7, #12]
 8016d9e:	f000 f831 	bl	8016e04 <I2C_WaitOnFlagUntilTimeout>
 8016da2:	4603      	mov	r3, r0
 8016da4:	2b00      	cmp	r3, #0
 8016da6:	d00d      	beq.n	8016dc4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8016da8:	68fb      	ldr	r3, [r7, #12]
 8016daa:	681b      	ldr	r3, [r3, #0]
 8016dac:	681b      	ldr	r3, [r3, #0]
 8016dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016db6:	d103      	bne.n	8016dc0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8016db8:	68fb      	ldr	r3, [r7, #12]
 8016dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016dbe:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8016dc0:	2303      	movs	r3, #3
 8016dc2:	e017      	b.n	8016df4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8016dc4:	897b      	ldrh	r3, [r7, #10]
 8016dc6:	11db      	asrs	r3, r3, #7
 8016dc8:	b2db      	uxtb	r3, r3
 8016dca:	f003 0306 	and.w	r3, r3, #6
 8016dce:	b2db      	uxtb	r3, r3
 8016dd0:	f063 030e 	orn	r3, r3, #14
 8016dd4:	b2da      	uxtb	r2, r3
 8016dd6:	68fb      	ldr	r3, [r7, #12]
 8016dd8:	681b      	ldr	r3, [r3, #0]
 8016dda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8016ddc:	683b      	ldr	r3, [r7, #0]
 8016dde:	687a      	ldr	r2, [r7, #4]
 8016de0:	4907      	ldr	r1, [pc, #28]	; (8016e00 <I2C_MasterRequestRead+0x198>)
 8016de2:	68f8      	ldr	r0, [r7, #12]
 8016de4:	f000 f865 	bl	8016eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8016de8:	4603      	mov	r3, r0
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	d001      	beq.n	8016df2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8016dee:	2301      	movs	r3, #1
 8016df0:	e000      	b.n	8016df4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8016df2:	2300      	movs	r3, #0
}
 8016df4:	4618      	mov	r0, r3
 8016df6:	3718      	adds	r7, #24
 8016df8:	46bd      	mov	sp, r7
 8016dfa:	bd80      	pop	{r7, pc}
 8016dfc:	00010008 	.word	0x00010008
 8016e00:	00010002 	.word	0x00010002

08016e04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8016e04:	b580      	push	{r7, lr}
 8016e06:	b084      	sub	sp, #16
 8016e08:	af00      	add	r7, sp, #0
 8016e0a:	60f8      	str	r0, [r7, #12]
 8016e0c:	60b9      	str	r1, [r7, #8]
 8016e0e:	603b      	str	r3, [r7, #0]
 8016e10:	4613      	mov	r3, r2
 8016e12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8016e14:	e025      	b.n	8016e62 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8016e16:	683b      	ldr	r3, [r7, #0]
 8016e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e1c:	d021      	beq.n	8016e62 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8016e1e:	f7fe f821 	bl	8014e64 <HAL_GetTick>
 8016e22:	4602      	mov	r2, r0
 8016e24:	69bb      	ldr	r3, [r7, #24]
 8016e26:	1ad3      	subs	r3, r2, r3
 8016e28:	683a      	ldr	r2, [r7, #0]
 8016e2a:	429a      	cmp	r2, r3
 8016e2c:	d302      	bcc.n	8016e34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8016e2e:	683b      	ldr	r3, [r7, #0]
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d116      	bne.n	8016e62 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8016e34:	68fb      	ldr	r3, [r7, #12]
 8016e36:	2200      	movs	r2, #0
 8016e38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8016e3a:	68fb      	ldr	r3, [r7, #12]
 8016e3c:	2220      	movs	r2, #32
 8016e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8016e42:	68fb      	ldr	r3, [r7, #12]
 8016e44:	2200      	movs	r2, #0
 8016e46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8016e4a:	68fb      	ldr	r3, [r7, #12]
 8016e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016e4e:	f043 0220 	orr.w	r2, r3, #32
 8016e52:	68fb      	ldr	r3, [r7, #12]
 8016e54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8016e56:	68fb      	ldr	r3, [r7, #12]
 8016e58:	2200      	movs	r2, #0
 8016e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8016e5e:	2301      	movs	r3, #1
 8016e60:	e023      	b.n	8016eaa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8016e62:	68bb      	ldr	r3, [r7, #8]
 8016e64:	0c1b      	lsrs	r3, r3, #16
 8016e66:	b2db      	uxtb	r3, r3
 8016e68:	2b01      	cmp	r3, #1
 8016e6a:	d10d      	bne.n	8016e88 <I2C_WaitOnFlagUntilTimeout+0x84>
 8016e6c:	68fb      	ldr	r3, [r7, #12]
 8016e6e:	681b      	ldr	r3, [r3, #0]
 8016e70:	695b      	ldr	r3, [r3, #20]
 8016e72:	43da      	mvns	r2, r3
 8016e74:	68bb      	ldr	r3, [r7, #8]
 8016e76:	4013      	ands	r3, r2
 8016e78:	b29b      	uxth	r3, r3
 8016e7a:	2b00      	cmp	r3, #0
 8016e7c:	bf0c      	ite	eq
 8016e7e:	2301      	moveq	r3, #1
 8016e80:	2300      	movne	r3, #0
 8016e82:	b2db      	uxtb	r3, r3
 8016e84:	461a      	mov	r2, r3
 8016e86:	e00c      	b.n	8016ea2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8016e88:	68fb      	ldr	r3, [r7, #12]
 8016e8a:	681b      	ldr	r3, [r3, #0]
 8016e8c:	699b      	ldr	r3, [r3, #24]
 8016e8e:	43da      	mvns	r2, r3
 8016e90:	68bb      	ldr	r3, [r7, #8]
 8016e92:	4013      	ands	r3, r2
 8016e94:	b29b      	uxth	r3, r3
 8016e96:	2b00      	cmp	r3, #0
 8016e98:	bf0c      	ite	eq
 8016e9a:	2301      	moveq	r3, #1
 8016e9c:	2300      	movne	r3, #0
 8016e9e:	b2db      	uxtb	r3, r3
 8016ea0:	461a      	mov	r2, r3
 8016ea2:	79fb      	ldrb	r3, [r7, #7]
 8016ea4:	429a      	cmp	r2, r3
 8016ea6:	d0b6      	beq.n	8016e16 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8016ea8:	2300      	movs	r3, #0
}
 8016eaa:	4618      	mov	r0, r3
 8016eac:	3710      	adds	r7, #16
 8016eae:	46bd      	mov	sp, r7
 8016eb0:	bd80      	pop	{r7, pc}

08016eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8016eb2:	b580      	push	{r7, lr}
 8016eb4:	b084      	sub	sp, #16
 8016eb6:	af00      	add	r7, sp, #0
 8016eb8:	60f8      	str	r0, [r7, #12]
 8016eba:	60b9      	str	r1, [r7, #8]
 8016ebc:	607a      	str	r2, [r7, #4]
 8016ebe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8016ec0:	e051      	b.n	8016f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8016ec2:	68fb      	ldr	r3, [r7, #12]
 8016ec4:	681b      	ldr	r3, [r3, #0]
 8016ec6:	695b      	ldr	r3, [r3, #20]
 8016ec8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8016ecc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016ed0:	d123      	bne.n	8016f1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8016ed2:	68fb      	ldr	r3, [r7, #12]
 8016ed4:	681b      	ldr	r3, [r3, #0]
 8016ed6:	681a      	ldr	r2, [r3, #0]
 8016ed8:	68fb      	ldr	r3, [r7, #12]
 8016eda:	681b      	ldr	r3, [r3, #0]
 8016edc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016ee0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8016ee2:	68fb      	ldr	r3, [r7, #12]
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8016eea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8016eec:	68fb      	ldr	r3, [r7, #12]
 8016eee:	2200      	movs	r2, #0
 8016ef0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8016ef2:	68fb      	ldr	r3, [r7, #12]
 8016ef4:	2220      	movs	r2, #32
 8016ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8016efa:	68fb      	ldr	r3, [r7, #12]
 8016efc:	2200      	movs	r2, #0
 8016efe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8016f02:	68fb      	ldr	r3, [r7, #12]
 8016f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f06:	f043 0204 	orr.w	r2, r3, #4
 8016f0a:	68fb      	ldr	r3, [r7, #12]
 8016f0c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8016f0e:	68fb      	ldr	r3, [r7, #12]
 8016f10:	2200      	movs	r2, #0
 8016f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8016f16:	2301      	movs	r3, #1
 8016f18:	e046      	b.n	8016fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016f20:	d021      	beq.n	8016f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8016f22:	f7fd ff9f 	bl	8014e64 <HAL_GetTick>
 8016f26:	4602      	mov	r2, r0
 8016f28:	683b      	ldr	r3, [r7, #0]
 8016f2a:	1ad3      	subs	r3, r2, r3
 8016f2c:	687a      	ldr	r2, [r7, #4]
 8016f2e:	429a      	cmp	r2, r3
 8016f30:	d302      	bcc.n	8016f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	d116      	bne.n	8016f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8016f38:	68fb      	ldr	r3, [r7, #12]
 8016f3a:	2200      	movs	r2, #0
 8016f3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8016f3e:	68fb      	ldr	r3, [r7, #12]
 8016f40:	2220      	movs	r2, #32
 8016f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8016f46:	68fb      	ldr	r3, [r7, #12]
 8016f48:	2200      	movs	r2, #0
 8016f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8016f4e:	68fb      	ldr	r3, [r7, #12]
 8016f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f52:	f043 0220 	orr.w	r2, r3, #32
 8016f56:	68fb      	ldr	r3, [r7, #12]
 8016f58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8016f5a:	68fb      	ldr	r3, [r7, #12]
 8016f5c:	2200      	movs	r2, #0
 8016f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8016f62:	2301      	movs	r3, #1
 8016f64:	e020      	b.n	8016fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8016f66:	68bb      	ldr	r3, [r7, #8]
 8016f68:	0c1b      	lsrs	r3, r3, #16
 8016f6a:	b2db      	uxtb	r3, r3
 8016f6c:	2b01      	cmp	r3, #1
 8016f6e:	d10c      	bne.n	8016f8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8016f70:	68fb      	ldr	r3, [r7, #12]
 8016f72:	681b      	ldr	r3, [r3, #0]
 8016f74:	695b      	ldr	r3, [r3, #20]
 8016f76:	43da      	mvns	r2, r3
 8016f78:	68bb      	ldr	r3, [r7, #8]
 8016f7a:	4013      	ands	r3, r2
 8016f7c:	b29b      	uxth	r3, r3
 8016f7e:	2b00      	cmp	r3, #0
 8016f80:	bf14      	ite	ne
 8016f82:	2301      	movne	r3, #1
 8016f84:	2300      	moveq	r3, #0
 8016f86:	b2db      	uxtb	r3, r3
 8016f88:	e00b      	b.n	8016fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8016f8a:	68fb      	ldr	r3, [r7, #12]
 8016f8c:	681b      	ldr	r3, [r3, #0]
 8016f8e:	699b      	ldr	r3, [r3, #24]
 8016f90:	43da      	mvns	r2, r3
 8016f92:	68bb      	ldr	r3, [r7, #8]
 8016f94:	4013      	ands	r3, r2
 8016f96:	b29b      	uxth	r3, r3
 8016f98:	2b00      	cmp	r3, #0
 8016f9a:	bf14      	ite	ne
 8016f9c:	2301      	movne	r3, #1
 8016f9e:	2300      	moveq	r3, #0
 8016fa0:	b2db      	uxtb	r3, r3
 8016fa2:	2b00      	cmp	r3, #0
 8016fa4:	d18d      	bne.n	8016ec2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8016fa6:	2300      	movs	r3, #0
}
 8016fa8:	4618      	mov	r0, r3
 8016faa:	3710      	adds	r7, #16
 8016fac:	46bd      	mov	sp, r7
 8016fae:	bd80      	pop	{r7, pc}

08016fb0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8016fb0:	b580      	push	{r7, lr}
 8016fb2:	b084      	sub	sp, #16
 8016fb4:	af00      	add	r7, sp, #0
 8016fb6:	60f8      	str	r0, [r7, #12]
 8016fb8:	60b9      	str	r1, [r7, #8]
 8016fba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8016fbc:	e02d      	b.n	801701a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8016fbe:	68f8      	ldr	r0, [r7, #12]
 8016fc0:	f000 f8ce 	bl	8017160 <I2C_IsAcknowledgeFailed>
 8016fc4:	4603      	mov	r3, r0
 8016fc6:	2b00      	cmp	r3, #0
 8016fc8:	d001      	beq.n	8016fce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8016fca:	2301      	movs	r3, #1
 8016fcc:	e02d      	b.n	801702a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8016fce:	68bb      	ldr	r3, [r7, #8]
 8016fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016fd4:	d021      	beq.n	801701a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8016fd6:	f7fd ff45 	bl	8014e64 <HAL_GetTick>
 8016fda:	4602      	mov	r2, r0
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	1ad3      	subs	r3, r2, r3
 8016fe0:	68ba      	ldr	r2, [r7, #8]
 8016fe2:	429a      	cmp	r2, r3
 8016fe4:	d302      	bcc.n	8016fec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8016fe6:	68bb      	ldr	r3, [r7, #8]
 8016fe8:	2b00      	cmp	r3, #0
 8016fea:	d116      	bne.n	801701a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8016fec:	68fb      	ldr	r3, [r7, #12]
 8016fee:	2200      	movs	r2, #0
 8016ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8016ff2:	68fb      	ldr	r3, [r7, #12]
 8016ff4:	2220      	movs	r2, #32
 8016ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8016ffa:	68fb      	ldr	r3, [r7, #12]
 8016ffc:	2200      	movs	r2, #0
 8016ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8017002:	68fb      	ldr	r3, [r7, #12]
 8017004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017006:	f043 0220 	orr.w	r2, r3, #32
 801700a:	68fb      	ldr	r3, [r7, #12]
 801700c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801700e:	68fb      	ldr	r3, [r7, #12]
 8017010:	2200      	movs	r2, #0
 8017012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8017016:	2301      	movs	r3, #1
 8017018:	e007      	b.n	801702a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 801701a:	68fb      	ldr	r3, [r7, #12]
 801701c:	681b      	ldr	r3, [r3, #0]
 801701e:	695b      	ldr	r3, [r3, #20]
 8017020:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8017024:	2b80      	cmp	r3, #128	; 0x80
 8017026:	d1ca      	bne.n	8016fbe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8017028:	2300      	movs	r3, #0
}
 801702a:	4618      	mov	r0, r3
 801702c:	3710      	adds	r7, #16
 801702e:	46bd      	mov	sp, r7
 8017030:	bd80      	pop	{r7, pc}

08017032 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8017032:	b580      	push	{r7, lr}
 8017034:	b084      	sub	sp, #16
 8017036:	af00      	add	r7, sp, #0
 8017038:	60f8      	str	r0, [r7, #12]
 801703a:	60b9      	str	r1, [r7, #8]
 801703c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 801703e:	e02d      	b.n	801709c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8017040:	68f8      	ldr	r0, [r7, #12]
 8017042:	f000 f88d 	bl	8017160 <I2C_IsAcknowledgeFailed>
 8017046:	4603      	mov	r3, r0
 8017048:	2b00      	cmp	r3, #0
 801704a:	d001      	beq.n	8017050 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 801704c:	2301      	movs	r3, #1
 801704e:	e02d      	b.n	80170ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8017050:	68bb      	ldr	r3, [r7, #8]
 8017052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017056:	d021      	beq.n	801709c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8017058:	f7fd ff04 	bl	8014e64 <HAL_GetTick>
 801705c:	4602      	mov	r2, r0
 801705e:	687b      	ldr	r3, [r7, #4]
 8017060:	1ad3      	subs	r3, r2, r3
 8017062:	68ba      	ldr	r2, [r7, #8]
 8017064:	429a      	cmp	r2, r3
 8017066:	d302      	bcc.n	801706e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8017068:	68bb      	ldr	r3, [r7, #8]
 801706a:	2b00      	cmp	r3, #0
 801706c:	d116      	bne.n	801709c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 801706e:	68fb      	ldr	r3, [r7, #12]
 8017070:	2200      	movs	r2, #0
 8017072:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8017074:	68fb      	ldr	r3, [r7, #12]
 8017076:	2220      	movs	r2, #32
 8017078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 801707c:	68fb      	ldr	r3, [r7, #12]
 801707e:	2200      	movs	r2, #0
 8017080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8017084:	68fb      	ldr	r3, [r7, #12]
 8017086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017088:	f043 0220 	orr.w	r2, r3, #32
 801708c:	68fb      	ldr	r3, [r7, #12]
 801708e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8017090:	68fb      	ldr	r3, [r7, #12]
 8017092:	2200      	movs	r2, #0
 8017094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8017098:	2301      	movs	r3, #1
 801709a:	e007      	b.n	80170ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 801709c:	68fb      	ldr	r3, [r7, #12]
 801709e:	681b      	ldr	r3, [r3, #0]
 80170a0:	695b      	ldr	r3, [r3, #20]
 80170a2:	f003 0304 	and.w	r3, r3, #4
 80170a6:	2b04      	cmp	r3, #4
 80170a8:	d1ca      	bne.n	8017040 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80170aa:	2300      	movs	r3, #0
}
 80170ac:	4618      	mov	r0, r3
 80170ae:	3710      	adds	r7, #16
 80170b0:	46bd      	mov	sp, r7
 80170b2:	bd80      	pop	{r7, pc}

080170b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80170b4:	b580      	push	{r7, lr}
 80170b6:	b084      	sub	sp, #16
 80170b8:	af00      	add	r7, sp, #0
 80170ba:	60f8      	str	r0, [r7, #12]
 80170bc:	60b9      	str	r1, [r7, #8]
 80170be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80170c0:	e042      	b.n	8017148 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80170c2:	68fb      	ldr	r3, [r7, #12]
 80170c4:	681b      	ldr	r3, [r3, #0]
 80170c6:	695b      	ldr	r3, [r3, #20]
 80170c8:	f003 0310 	and.w	r3, r3, #16
 80170cc:	2b10      	cmp	r3, #16
 80170ce:	d119      	bne.n	8017104 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80170d0:	68fb      	ldr	r3, [r7, #12]
 80170d2:	681b      	ldr	r3, [r3, #0]
 80170d4:	f06f 0210 	mvn.w	r2, #16
 80170d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80170da:	68fb      	ldr	r3, [r7, #12]
 80170dc:	2200      	movs	r2, #0
 80170de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80170e0:	68fb      	ldr	r3, [r7, #12]
 80170e2:	2220      	movs	r2, #32
 80170e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80170e8:	68fb      	ldr	r3, [r7, #12]
 80170ea:	2200      	movs	r2, #0
 80170ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80170f0:	68fb      	ldr	r3, [r7, #12]
 80170f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80170f4:	68fb      	ldr	r3, [r7, #12]
 80170f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80170f8:	68fb      	ldr	r3, [r7, #12]
 80170fa:	2200      	movs	r2, #0
 80170fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8017100:	2301      	movs	r3, #1
 8017102:	e029      	b.n	8017158 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8017104:	f7fd feae 	bl	8014e64 <HAL_GetTick>
 8017108:	4602      	mov	r2, r0
 801710a:	687b      	ldr	r3, [r7, #4]
 801710c:	1ad3      	subs	r3, r2, r3
 801710e:	68ba      	ldr	r2, [r7, #8]
 8017110:	429a      	cmp	r2, r3
 8017112:	d302      	bcc.n	801711a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8017114:	68bb      	ldr	r3, [r7, #8]
 8017116:	2b00      	cmp	r3, #0
 8017118:	d116      	bne.n	8017148 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 801711a:	68fb      	ldr	r3, [r7, #12]
 801711c:	2200      	movs	r2, #0
 801711e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8017120:	68fb      	ldr	r3, [r7, #12]
 8017122:	2220      	movs	r2, #32
 8017124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8017128:	68fb      	ldr	r3, [r7, #12]
 801712a:	2200      	movs	r2, #0
 801712c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8017130:	68fb      	ldr	r3, [r7, #12]
 8017132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017134:	f043 0220 	orr.w	r2, r3, #32
 8017138:	68fb      	ldr	r3, [r7, #12]
 801713a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 801713c:	68fb      	ldr	r3, [r7, #12]
 801713e:	2200      	movs	r2, #0
 8017140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8017144:	2301      	movs	r3, #1
 8017146:	e007      	b.n	8017158 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8017148:	68fb      	ldr	r3, [r7, #12]
 801714a:	681b      	ldr	r3, [r3, #0]
 801714c:	695b      	ldr	r3, [r3, #20]
 801714e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017152:	2b40      	cmp	r3, #64	; 0x40
 8017154:	d1b5      	bne.n	80170c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8017156:	2300      	movs	r3, #0
}
 8017158:	4618      	mov	r0, r3
 801715a:	3710      	adds	r7, #16
 801715c:	46bd      	mov	sp, r7
 801715e:	bd80      	pop	{r7, pc}

08017160 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8017160:	b480      	push	{r7}
 8017162:	b083      	sub	sp, #12
 8017164:	af00      	add	r7, sp, #0
 8017166:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8017168:	687b      	ldr	r3, [r7, #4]
 801716a:	681b      	ldr	r3, [r3, #0]
 801716c:	695b      	ldr	r3, [r3, #20]
 801716e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8017172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8017176:	d11b      	bne.n	80171b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8017178:	687b      	ldr	r3, [r7, #4]
 801717a:	681b      	ldr	r3, [r3, #0]
 801717c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8017180:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8017182:	687b      	ldr	r3, [r7, #4]
 8017184:	2200      	movs	r2, #0
 8017186:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8017188:	687b      	ldr	r3, [r7, #4]
 801718a:	2220      	movs	r2, #32
 801718c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8017190:	687b      	ldr	r3, [r7, #4]
 8017192:	2200      	movs	r2, #0
 8017194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801719c:	f043 0204 	orr.w	r2, r3, #4
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80171a4:	687b      	ldr	r3, [r7, #4]
 80171a6:	2200      	movs	r2, #0
 80171a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80171ac:	2301      	movs	r3, #1
 80171ae:	e000      	b.n	80171b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80171b0:	2300      	movs	r3, #0
}
 80171b2:	4618      	mov	r0, r3
 80171b4:	370c      	adds	r7, #12
 80171b6:	46bd      	mov	sp, r7
 80171b8:	bc80      	pop	{r7}
 80171ba:	4770      	bx	lr

080171bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80171bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80171be:	b08b      	sub	sp, #44	; 0x2c
 80171c0:	af06      	add	r7, sp, #24
 80171c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80171c4:	687b      	ldr	r3, [r7, #4]
 80171c6:	2b00      	cmp	r3, #0
 80171c8:	d101      	bne.n	80171ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80171ca:	2301      	movs	r3, #1
 80171cc:	e0fd      	b.n	80173ca <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80171ce:	687b      	ldr	r3, [r7, #4]
 80171d0:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80171d4:	b2db      	uxtb	r3, r3
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	d106      	bne.n	80171e8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	2200      	movs	r2, #0
 80171de:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80171e2:	6878      	ldr	r0, [r7, #4]
 80171e4:	f006 f896 	bl	801d314 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80171e8:	687b      	ldr	r3, [r7, #4]
 80171ea:	2203      	movs	r2, #3
 80171ec:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	681b      	ldr	r3, [r3, #0]
 80171f4:	4618      	mov	r0, r3
 80171f6:	f002 fe39 	bl	8019e6c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	681b      	ldr	r3, [r3, #0]
 80171fe:	603b      	str	r3, [r7, #0]
 8017200:	687e      	ldr	r6, [r7, #4]
 8017202:	466d      	mov	r5, sp
 8017204:	f106 0410 	add.w	r4, r6, #16
 8017208:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801720a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801720c:	6823      	ldr	r3, [r4, #0]
 801720e:	602b      	str	r3, [r5, #0]
 8017210:	1d33      	adds	r3, r6, #4
 8017212:	cb0e      	ldmia	r3, {r1, r2, r3}
 8017214:	6838      	ldr	r0, [r7, #0]
 8017216:	f002 fe03 	bl	8019e20 <USB_CoreInit>
 801721a:	4603      	mov	r3, r0
 801721c:	2b00      	cmp	r3, #0
 801721e:	d005      	beq.n	801722c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	2202      	movs	r2, #2
 8017224:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8017228:	2301      	movs	r3, #1
 801722a:	e0ce      	b.n	80173ca <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	681b      	ldr	r3, [r3, #0]
 8017230:	2100      	movs	r1, #0
 8017232:	4618      	mov	r0, r3
 8017234:	f002 fe34 	bl	8019ea0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8017238:	2300      	movs	r3, #0
 801723a:	73fb      	strb	r3, [r7, #15]
 801723c:	e04c      	b.n	80172d8 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 801723e:	7bfb      	ldrb	r3, [r7, #15]
 8017240:	6879      	ldr	r1, [r7, #4]
 8017242:	1c5a      	adds	r2, r3, #1
 8017244:	4613      	mov	r3, r2
 8017246:	009b      	lsls	r3, r3, #2
 8017248:	4413      	add	r3, r2
 801724a:	00db      	lsls	r3, r3, #3
 801724c:	440b      	add	r3, r1
 801724e:	3301      	adds	r3, #1
 8017250:	2201      	movs	r2, #1
 8017252:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8017254:	7bfb      	ldrb	r3, [r7, #15]
 8017256:	6879      	ldr	r1, [r7, #4]
 8017258:	1c5a      	adds	r2, r3, #1
 801725a:	4613      	mov	r3, r2
 801725c:	009b      	lsls	r3, r3, #2
 801725e:	4413      	add	r3, r2
 8017260:	00db      	lsls	r3, r3, #3
 8017262:	440b      	add	r3, r1
 8017264:	7bfa      	ldrb	r2, [r7, #15]
 8017266:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8017268:	7bfa      	ldrb	r2, [r7, #15]
 801726a:	7bfb      	ldrb	r3, [r7, #15]
 801726c:	b298      	uxth	r0, r3
 801726e:	6879      	ldr	r1, [r7, #4]
 8017270:	4613      	mov	r3, r2
 8017272:	009b      	lsls	r3, r3, #2
 8017274:	4413      	add	r3, r2
 8017276:	00db      	lsls	r3, r3, #3
 8017278:	440b      	add	r3, r1
 801727a:	3336      	adds	r3, #54	; 0x36
 801727c:	4602      	mov	r2, r0
 801727e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8017280:	7bfb      	ldrb	r3, [r7, #15]
 8017282:	6879      	ldr	r1, [r7, #4]
 8017284:	1c5a      	adds	r2, r3, #1
 8017286:	4613      	mov	r3, r2
 8017288:	009b      	lsls	r3, r3, #2
 801728a:	4413      	add	r3, r2
 801728c:	00db      	lsls	r3, r3, #3
 801728e:	440b      	add	r3, r1
 8017290:	3303      	adds	r3, #3
 8017292:	2200      	movs	r2, #0
 8017294:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8017296:	7bfa      	ldrb	r2, [r7, #15]
 8017298:	6879      	ldr	r1, [r7, #4]
 801729a:	4613      	mov	r3, r2
 801729c:	009b      	lsls	r3, r3, #2
 801729e:	4413      	add	r3, r2
 80172a0:	00db      	lsls	r3, r3, #3
 80172a2:	440b      	add	r3, r1
 80172a4:	3338      	adds	r3, #56	; 0x38
 80172a6:	2200      	movs	r2, #0
 80172a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80172aa:	7bfa      	ldrb	r2, [r7, #15]
 80172ac:	6879      	ldr	r1, [r7, #4]
 80172ae:	4613      	mov	r3, r2
 80172b0:	009b      	lsls	r3, r3, #2
 80172b2:	4413      	add	r3, r2
 80172b4:	00db      	lsls	r3, r3, #3
 80172b6:	440b      	add	r3, r1
 80172b8:	333c      	adds	r3, #60	; 0x3c
 80172ba:	2200      	movs	r2, #0
 80172bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80172be:	7bfa      	ldrb	r2, [r7, #15]
 80172c0:	6879      	ldr	r1, [r7, #4]
 80172c2:	4613      	mov	r3, r2
 80172c4:	009b      	lsls	r3, r3, #2
 80172c6:	4413      	add	r3, r2
 80172c8:	00db      	lsls	r3, r3, #3
 80172ca:	440b      	add	r3, r1
 80172cc:	3340      	adds	r3, #64	; 0x40
 80172ce:	2200      	movs	r2, #0
 80172d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80172d2:	7bfb      	ldrb	r3, [r7, #15]
 80172d4:	3301      	adds	r3, #1
 80172d6:	73fb      	strb	r3, [r7, #15]
 80172d8:	7bfa      	ldrb	r2, [r7, #15]
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	685b      	ldr	r3, [r3, #4]
 80172de:	429a      	cmp	r2, r3
 80172e0:	d3ad      	bcc.n	801723e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80172e2:	2300      	movs	r3, #0
 80172e4:	73fb      	strb	r3, [r7, #15]
 80172e6:	e044      	b.n	8017372 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80172e8:	7bfa      	ldrb	r2, [r7, #15]
 80172ea:	6879      	ldr	r1, [r7, #4]
 80172ec:	4613      	mov	r3, r2
 80172ee:	009b      	lsls	r3, r3, #2
 80172f0:	4413      	add	r3, r2
 80172f2:	00db      	lsls	r3, r3, #3
 80172f4:	440b      	add	r3, r1
 80172f6:	f203 1369 	addw	r3, r3, #361	; 0x169
 80172fa:	2200      	movs	r2, #0
 80172fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80172fe:	7bfa      	ldrb	r2, [r7, #15]
 8017300:	6879      	ldr	r1, [r7, #4]
 8017302:	4613      	mov	r3, r2
 8017304:	009b      	lsls	r3, r3, #2
 8017306:	4413      	add	r3, r2
 8017308:	00db      	lsls	r3, r3, #3
 801730a:	440b      	add	r3, r1
 801730c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8017310:	7bfa      	ldrb	r2, [r7, #15]
 8017312:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8017314:	7bfa      	ldrb	r2, [r7, #15]
 8017316:	6879      	ldr	r1, [r7, #4]
 8017318:	4613      	mov	r3, r2
 801731a:	009b      	lsls	r3, r3, #2
 801731c:	4413      	add	r3, r2
 801731e:	00db      	lsls	r3, r3, #3
 8017320:	440b      	add	r3, r1
 8017322:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8017326:	2200      	movs	r2, #0
 8017328:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 801732a:	7bfa      	ldrb	r2, [r7, #15]
 801732c:	6879      	ldr	r1, [r7, #4]
 801732e:	4613      	mov	r3, r2
 8017330:	009b      	lsls	r3, r3, #2
 8017332:	4413      	add	r3, r2
 8017334:	00db      	lsls	r3, r3, #3
 8017336:	440b      	add	r3, r1
 8017338:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 801733c:	2200      	movs	r2, #0
 801733e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8017340:	7bfa      	ldrb	r2, [r7, #15]
 8017342:	6879      	ldr	r1, [r7, #4]
 8017344:	4613      	mov	r3, r2
 8017346:	009b      	lsls	r3, r3, #2
 8017348:	4413      	add	r3, r2
 801734a:	00db      	lsls	r3, r3, #3
 801734c:	440b      	add	r3, r1
 801734e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8017352:	2200      	movs	r2, #0
 8017354:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8017356:	7bfa      	ldrb	r2, [r7, #15]
 8017358:	6879      	ldr	r1, [r7, #4]
 801735a:	4613      	mov	r3, r2
 801735c:	009b      	lsls	r3, r3, #2
 801735e:	4413      	add	r3, r2
 8017360:	00db      	lsls	r3, r3, #3
 8017362:	440b      	add	r3, r1
 8017364:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8017368:	2200      	movs	r2, #0
 801736a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 801736c:	7bfb      	ldrb	r3, [r7, #15]
 801736e:	3301      	adds	r3, #1
 8017370:	73fb      	strb	r3, [r7, #15]
 8017372:	7bfa      	ldrb	r2, [r7, #15]
 8017374:	687b      	ldr	r3, [r7, #4]
 8017376:	685b      	ldr	r3, [r3, #4]
 8017378:	429a      	cmp	r2, r3
 801737a:	d3b5      	bcc.n	80172e8 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	681b      	ldr	r3, [r3, #0]
 8017380:	603b      	str	r3, [r7, #0]
 8017382:	687e      	ldr	r6, [r7, #4]
 8017384:	466d      	mov	r5, sp
 8017386:	f106 0410 	add.w	r4, r6, #16
 801738a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801738c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801738e:	6823      	ldr	r3, [r4, #0]
 8017390:	602b      	str	r3, [r5, #0]
 8017392:	1d33      	adds	r3, r6, #4
 8017394:	cb0e      	ldmia	r3, {r1, r2, r3}
 8017396:	6838      	ldr	r0, [r7, #0]
 8017398:	f002 fd8e 	bl	8019eb8 <USB_DevInit>
 801739c:	4603      	mov	r3, r0
 801739e:	2b00      	cmp	r3, #0
 80173a0:	d005      	beq.n	80173ae <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	2202      	movs	r2, #2
 80173a6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80173aa:	2301      	movs	r3, #1
 80173ac:	e00d      	b.n	80173ca <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 80173ae:	687b      	ldr	r3, [r7, #4]
 80173b0:	2200      	movs	r2, #0
 80173b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	2201      	movs	r2, #1
 80173ba:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	681b      	ldr	r3, [r3, #0]
 80173c2:	4618      	mov	r0, r3
 80173c4:	f004 fd2f 	bl	801be26 <USB_DevDisconnect>

  return HAL_OK;
 80173c8:	2300      	movs	r3, #0
}
 80173ca:	4618      	mov	r0, r3
 80173cc:	3714      	adds	r7, #20
 80173ce:	46bd      	mov	sp, r7
 80173d0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080173d2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80173d2:	b580      	push	{r7, lr}
 80173d4:	b082      	sub	sp, #8
 80173d6:	af00      	add	r7, sp, #0
 80173d8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80173e0:	2b01      	cmp	r3, #1
 80173e2:	d101      	bne.n	80173e8 <HAL_PCD_Start+0x16>
 80173e4:	2302      	movs	r3, #2
 80173e6:	e016      	b.n	8017416 <HAL_PCD_Start+0x44>
 80173e8:	687b      	ldr	r3, [r7, #4]
 80173ea:	2201      	movs	r2, #1
 80173ec:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	681b      	ldr	r3, [r3, #0]
 80173f4:	4618      	mov	r0, r3
 80173f6:	f002 fd23 	bl	8019e40 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80173fa:	2101      	movs	r1, #1
 80173fc:	6878      	ldr	r0, [r7, #4]
 80173fe:	f006 fa0e 	bl	801d81e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	681b      	ldr	r3, [r3, #0]
 8017406:	4618      	mov	r0, r3
 8017408:	f004 fd03 	bl	801be12 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 801740c:	687b      	ldr	r3, [r7, #4]
 801740e:	2200      	movs	r2, #0
 8017410:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8017414:	2300      	movs	r3, #0
}
 8017416:	4618      	mov	r0, r3
 8017418:	3708      	adds	r7, #8
 801741a:	46bd      	mov	sp, r7
 801741c:	bd80      	pop	{r7, pc}

0801741e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 801741e:	b580      	push	{r7, lr}
 8017420:	b088      	sub	sp, #32
 8017422:	af00      	add	r7, sp, #0
 8017424:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8017426:	687b      	ldr	r3, [r7, #4]
 8017428:	681b      	ldr	r3, [r3, #0]
 801742a:	4618      	mov	r0, r3
 801742c:	f004 fd05 	bl	801be3a <USB_ReadInterrupts>
 8017430:	4603      	mov	r3, r0
 8017432:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8017436:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801743a:	d102      	bne.n	8017442 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 801743c:	6878      	ldr	r0, [r7, #4]
 801743e:	f000 fb61 	bl	8017b04 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	681b      	ldr	r3, [r3, #0]
 8017446:	4618      	mov	r0, r3
 8017448:	f004 fcf7 	bl	801be3a <USB_ReadInterrupts>
 801744c:	4603      	mov	r3, r0
 801744e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8017452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8017456:	d112      	bne.n	801747e <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8017458:	687b      	ldr	r3, [r7, #4]
 801745a:	681b      	ldr	r3, [r3, #0]
 801745c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8017460:	b29a      	uxth	r2, r3
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	681b      	ldr	r3, [r3, #0]
 8017466:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801746a:	b292      	uxth	r2, r2
 801746c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8017470:	6878      	ldr	r0, [r7, #4]
 8017472:	f005 ffca 	bl	801d40a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8017476:	2100      	movs	r1, #0
 8017478:	6878      	ldr	r0, [r7, #4]
 801747a:	f000 f925 	bl	80176c8 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	681b      	ldr	r3, [r3, #0]
 8017482:	4618      	mov	r0, r3
 8017484:	f004 fcd9 	bl	801be3a <USB_ReadInterrupts>
 8017488:	4603      	mov	r3, r0
 801748a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801748e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8017492:	d10b      	bne.n	80174ac <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8017494:	687b      	ldr	r3, [r7, #4]
 8017496:	681b      	ldr	r3, [r3, #0]
 8017498:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 801749c:	b29a      	uxth	r2, r3
 801749e:	687b      	ldr	r3, [r7, #4]
 80174a0:	681b      	ldr	r3, [r3, #0]
 80174a2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80174a6:	b292      	uxth	r2, r2
 80174a8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	681b      	ldr	r3, [r3, #0]
 80174b0:	4618      	mov	r0, r3
 80174b2:	f004 fcc2 	bl	801be3a <USB_ReadInterrupts>
 80174b6:	4603      	mov	r3, r0
 80174b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80174bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80174c0:	d10b      	bne.n	80174da <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80174c2:	687b      	ldr	r3, [r7, #4]
 80174c4:	681b      	ldr	r3, [r3, #0]
 80174c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80174ca:	b29a      	uxth	r2, r3
 80174cc:	687b      	ldr	r3, [r7, #4]
 80174ce:	681b      	ldr	r3, [r3, #0]
 80174d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80174d4:	b292      	uxth	r2, r2
 80174d6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80174da:	687b      	ldr	r3, [r7, #4]
 80174dc:	681b      	ldr	r3, [r3, #0]
 80174de:	4618      	mov	r0, r3
 80174e0:	f004 fcab 	bl	801be3a <USB_ReadInterrupts>
 80174e4:	4603      	mov	r3, r0
 80174e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80174ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80174ee:	d126      	bne.n	801753e <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80174f0:	687b      	ldr	r3, [r7, #4]
 80174f2:	681b      	ldr	r3, [r3, #0]
 80174f4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80174f8:	b29a      	uxth	r2, r3
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	681b      	ldr	r3, [r3, #0]
 80174fe:	f022 0204 	bic.w	r2, r2, #4
 8017502:	b292      	uxth	r2, r2
 8017504:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8017508:	687b      	ldr	r3, [r7, #4]
 801750a:	681b      	ldr	r3, [r3, #0]
 801750c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8017510:	b29a      	uxth	r2, r3
 8017512:	687b      	ldr	r3, [r7, #4]
 8017514:	681b      	ldr	r3, [r3, #0]
 8017516:	f022 0208 	bic.w	r2, r2, #8
 801751a:	b292      	uxth	r2, r2
 801751c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8017520:	6878      	ldr	r0, [r7, #4]
 8017522:	f005 ffab 	bl	801d47c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8017526:	687b      	ldr	r3, [r7, #4]
 8017528:	681b      	ldr	r3, [r3, #0]
 801752a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 801752e:	b29a      	uxth	r2, r3
 8017530:	687b      	ldr	r3, [r7, #4]
 8017532:	681b      	ldr	r3, [r3, #0]
 8017534:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8017538:	b292      	uxth	r2, r2
 801753a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 801753e:	687b      	ldr	r3, [r7, #4]
 8017540:	681b      	ldr	r3, [r3, #0]
 8017542:	4618      	mov	r0, r3
 8017544:	f004 fc79 	bl	801be3a <USB_ReadInterrupts>
 8017548:	4603      	mov	r3, r0
 801754a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801754e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8017552:	f040 8084 	bne.w	801765e <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8017556:	2300      	movs	r3, #0
 8017558:	77fb      	strb	r3, [r7, #31]
 801755a:	e011      	b.n	8017580 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	681b      	ldr	r3, [r3, #0]
 8017560:	461a      	mov	r2, r3
 8017562:	7ffb      	ldrb	r3, [r7, #31]
 8017564:	009b      	lsls	r3, r3, #2
 8017566:	441a      	add	r2, r3
 8017568:	7ffb      	ldrb	r3, [r7, #31]
 801756a:	8812      	ldrh	r2, [r2, #0]
 801756c:	b292      	uxth	r2, r2
 801756e:	005b      	lsls	r3, r3, #1
 8017570:	f107 0120 	add.w	r1, r7, #32
 8017574:	440b      	add	r3, r1
 8017576:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 801757a:	7ffb      	ldrb	r3, [r7, #31]
 801757c:	3301      	adds	r3, #1
 801757e:	77fb      	strb	r3, [r7, #31]
 8017580:	7ffb      	ldrb	r3, [r7, #31]
 8017582:	2b07      	cmp	r3, #7
 8017584:	d9ea      	bls.n	801755c <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8017586:	687b      	ldr	r3, [r7, #4]
 8017588:	681b      	ldr	r3, [r3, #0]
 801758a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 801758e:	b29a      	uxth	r2, r3
 8017590:	687b      	ldr	r3, [r7, #4]
 8017592:	681b      	ldr	r3, [r3, #0]
 8017594:	f042 0201 	orr.w	r2, r2, #1
 8017598:	b292      	uxth	r2, r2
 801759a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	681b      	ldr	r3, [r3, #0]
 80175a2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80175a6:	b29a      	uxth	r2, r3
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	681b      	ldr	r3, [r3, #0]
 80175ac:	f022 0201 	bic.w	r2, r2, #1
 80175b0:	b292      	uxth	r2, r2
 80175b2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80175b6:	bf00      	nop
 80175b8:	687b      	ldr	r3, [r7, #4]
 80175ba:	681b      	ldr	r3, [r3, #0]
 80175bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80175c0:	b29b      	uxth	r3, r3
 80175c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	d0f6      	beq.n	80175b8 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	681b      	ldr	r3, [r3, #0]
 80175ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80175d2:	b29a      	uxth	r2, r3
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	681b      	ldr	r3, [r3, #0]
 80175d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80175dc:	b292      	uxth	r2, r2
 80175de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80175e2:	2300      	movs	r3, #0
 80175e4:	77fb      	strb	r3, [r7, #31]
 80175e6:	e010      	b.n	801760a <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80175e8:	7ffb      	ldrb	r3, [r7, #31]
 80175ea:	687a      	ldr	r2, [r7, #4]
 80175ec:	6812      	ldr	r2, [r2, #0]
 80175ee:	4611      	mov	r1, r2
 80175f0:	7ffa      	ldrb	r2, [r7, #31]
 80175f2:	0092      	lsls	r2, r2, #2
 80175f4:	440a      	add	r2, r1
 80175f6:	005b      	lsls	r3, r3, #1
 80175f8:	f107 0120 	add.w	r1, r7, #32
 80175fc:	440b      	add	r3, r1
 80175fe:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8017602:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8017604:	7ffb      	ldrb	r3, [r7, #31]
 8017606:	3301      	adds	r3, #1
 8017608:	77fb      	strb	r3, [r7, #31]
 801760a:	7ffb      	ldrb	r3, [r7, #31]
 801760c:	2b07      	cmp	r3, #7
 801760e:	d9eb      	bls.n	80175e8 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	681b      	ldr	r3, [r3, #0]
 8017614:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8017618:	b29a      	uxth	r2, r3
 801761a:	687b      	ldr	r3, [r7, #4]
 801761c:	681b      	ldr	r3, [r3, #0]
 801761e:	f042 0208 	orr.w	r2, r2, #8
 8017622:	b292      	uxth	r2, r2
 8017624:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	681b      	ldr	r3, [r3, #0]
 801762c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8017630:	b29a      	uxth	r2, r3
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	681b      	ldr	r3, [r3, #0]
 8017636:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801763a:	b292      	uxth	r2, r2
 801763c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8017640:	687b      	ldr	r3, [r7, #4]
 8017642:	681b      	ldr	r3, [r3, #0]
 8017644:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8017648:	b29a      	uxth	r2, r3
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	681b      	ldr	r3, [r3, #0]
 801764e:	f042 0204 	orr.w	r2, r2, #4
 8017652:	b292      	uxth	r2, r2
 8017654:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8017658:	6878      	ldr	r0, [r7, #4]
 801765a:	f005 fef5 	bl	801d448 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 801765e:	687b      	ldr	r3, [r7, #4]
 8017660:	681b      	ldr	r3, [r3, #0]
 8017662:	4618      	mov	r0, r3
 8017664:	f004 fbe9 	bl	801be3a <USB_ReadInterrupts>
 8017668:	4603      	mov	r3, r0
 801766a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801766e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017672:	d10e      	bne.n	8017692 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	681b      	ldr	r3, [r3, #0]
 8017678:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 801767c:	b29a      	uxth	r2, r3
 801767e:	687b      	ldr	r3, [r7, #4]
 8017680:	681b      	ldr	r3, [r3, #0]
 8017682:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8017686:	b292      	uxth	r2, r2
 8017688:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 801768c:	6878      	ldr	r0, [r7, #4]
 801768e:	f005 feae 	bl	801d3ee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	681b      	ldr	r3, [r3, #0]
 8017696:	4618      	mov	r0, r3
 8017698:	f004 fbcf 	bl	801be3a <USB_ReadInterrupts>
 801769c:	4603      	mov	r3, r0
 801769e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80176a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80176a6:	d10b      	bne.n	80176c0 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	681b      	ldr	r3, [r3, #0]
 80176ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80176b0:	b29a      	uxth	r2, r3
 80176b2:	687b      	ldr	r3, [r7, #4]
 80176b4:	681b      	ldr	r3, [r3, #0]
 80176b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80176ba:	b292      	uxth	r2, r2
 80176bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80176c0:	bf00      	nop
 80176c2:	3720      	adds	r7, #32
 80176c4:	46bd      	mov	sp, r7
 80176c6:	bd80      	pop	{r7, pc}

080176c8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80176c8:	b580      	push	{r7, lr}
 80176ca:	b082      	sub	sp, #8
 80176cc:	af00      	add	r7, sp, #0
 80176ce:	6078      	str	r0, [r7, #4]
 80176d0:	460b      	mov	r3, r1
 80176d2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80176da:	2b01      	cmp	r3, #1
 80176dc:	d101      	bne.n	80176e2 <HAL_PCD_SetAddress+0x1a>
 80176de:	2302      	movs	r3, #2
 80176e0:	e013      	b.n	801770a <HAL_PCD_SetAddress+0x42>
 80176e2:	687b      	ldr	r3, [r7, #4]
 80176e4:	2201      	movs	r2, #1
 80176e6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80176ea:	687b      	ldr	r3, [r7, #4]
 80176ec:	78fa      	ldrb	r2, [r7, #3]
 80176ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80176f2:	687b      	ldr	r3, [r7, #4]
 80176f4:	681b      	ldr	r3, [r3, #0]
 80176f6:	78fa      	ldrb	r2, [r7, #3]
 80176f8:	4611      	mov	r1, r2
 80176fa:	4618      	mov	r0, r3
 80176fc:	f004 fb76 	bl	801bdec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	2200      	movs	r2, #0
 8017704:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8017708:	2300      	movs	r3, #0
}
 801770a:	4618      	mov	r0, r3
 801770c:	3708      	adds	r7, #8
 801770e:	46bd      	mov	sp, r7
 8017710:	bd80      	pop	{r7, pc}

08017712 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8017712:	b580      	push	{r7, lr}
 8017714:	b084      	sub	sp, #16
 8017716:	af00      	add	r7, sp, #0
 8017718:	6078      	str	r0, [r7, #4]
 801771a:	4608      	mov	r0, r1
 801771c:	4611      	mov	r1, r2
 801771e:	461a      	mov	r2, r3
 8017720:	4603      	mov	r3, r0
 8017722:	70fb      	strb	r3, [r7, #3]
 8017724:	460b      	mov	r3, r1
 8017726:	803b      	strh	r3, [r7, #0]
 8017728:	4613      	mov	r3, r2
 801772a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 801772c:	2300      	movs	r3, #0
 801772e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8017730:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017734:	2b00      	cmp	r3, #0
 8017736:	da0e      	bge.n	8017756 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8017738:	78fb      	ldrb	r3, [r7, #3]
 801773a:	f003 0307 	and.w	r3, r3, #7
 801773e:	1c5a      	adds	r2, r3, #1
 8017740:	4613      	mov	r3, r2
 8017742:	009b      	lsls	r3, r3, #2
 8017744:	4413      	add	r3, r2
 8017746:	00db      	lsls	r3, r3, #3
 8017748:	687a      	ldr	r2, [r7, #4]
 801774a:	4413      	add	r3, r2
 801774c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 801774e:	68fb      	ldr	r3, [r7, #12]
 8017750:	2201      	movs	r2, #1
 8017752:	705a      	strb	r2, [r3, #1]
 8017754:	e00e      	b.n	8017774 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8017756:	78fb      	ldrb	r3, [r7, #3]
 8017758:	f003 0207 	and.w	r2, r3, #7
 801775c:	4613      	mov	r3, r2
 801775e:	009b      	lsls	r3, r3, #2
 8017760:	4413      	add	r3, r2
 8017762:	00db      	lsls	r3, r3, #3
 8017764:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8017768:	687a      	ldr	r2, [r7, #4]
 801776a:	4413      	add	r3, r2
 801776c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 801776e:	68fb      	ldr	r3, [r7, #12]
 8017770:	2200      	movs	r2, #0
 8017772:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8017774:	78fb      	ldrb	r3, [r7, #3]
 8017776:	f003 0307 	and.w	r3, r3, #7
 801777a:	b2da      	uxtb	r2, r3
 801777c:	68fb      	ldr	r3, [r7, #12]
 801777e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8017780:	883a      	ldrh	r2, [r7, #0]
 8017782:	68fb      	ldr	r3, [r7, #12]
 8017784:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8017786:	68fb      	ldr	r3, [r7, #12]
 8017788:	78ba      	ldrb	r2, [r7, #2]
 801778a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 801778c:	68fb      	ldr	r3, [r7, #12]
 801778e:	785b      	ldrb	r3, [r3, #1]
 8017790:	2b00      	cmp	r3, #0
 8017792:	d004      	beq.n	801779e <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8017794:	68fb      	ldr	r3, [r7, #12]
 8017796:	781b      	ldrb	r3, [r3, #0]
 8017798:	b29a      	uxth	r2, r3
 801779a:	68fb      	ldr	r3, [r7, #12]
 801779c:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 801779e:	78bb      	ldrb	r3, [r7, #2]
 80177a0:	2b02      	cmp	r3, #2
 80177a2:	d102      	bne.n	80177aa <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80177a4:	68fb      	ldr	r3, [r7, #12]
 80177a6:	2200      	movs	r2, #0
 80177a8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80177aa:	687b      	ldr	r3, [r7, #4]
 80177ac:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80177b0:	2b01      	cmp	r3, #1
 80177b2:	d101      	bne.n	80177b8 <HAL_PCD_EP_Open+0xa6>
 80177b4:	2302      	movs	r3, #2
 80177b6:	e00e      	b.n	80177d6 <HAL_PCD_EP_Open+0xc4>
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	2201      	movs	r2, #1
 80177bc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	681b      	ldr	r3, [r3, #0]
 80177c4:	68f9      	ldr	r1, [r7, #12]
 80177c6:	4618      	mov	r0, r3
 80177c8:	f002 fb96 	bl	8019ef8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80177cc:	687b      	ldr	r3, [r7, #4]
 80177ce:	2200      	movs	r2, #0
 80177d0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80177d4:	7afb      	ldrb	r3, [r7, #11]
}
 80177d6:	4618      	mov	r0, r3
 80177d8:	3710      	adds	r7, #16
 80177da:	46bd      	mov	sp, r7
 80177dc:	bd80      	pop	{r7, pc}

080177de <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80177de:	b580      	push	{r7, lr}
 80177e0:	b084      	sub	sp, #16
 80177e2:	af00      	add	r7, sp, #0
 80177e4:	6078      	str	r0, [r7, #4]
 80177e6:	460b      	mov	r3, r1
 80177e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80177ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80177ee:	2b00      	cmp	r3, #0
 80177f0:	da0e      	bge.n	8017810 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80177f2:	78fb      	ldrb	r3, [r7, #3]
 80177f4:	f003 0307 	and.w	r3, r3, #7
 80177f8:	1c5a      	adds	r2, r3, #1
 80177fa:	4613      	mov	r3, r2
 80177fc:	009b      	lsls	r3, r3, #2
 80177fe:	4413      	add	r3, r2
 8017800:	00db      	lsls	r3, r3, #3
 8017802:	687a      	ldr	r2, [r7, #4]
 8017804:	4413      	add	r3, r2
 8017806:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8017808:	68fb      	ldr	r3, [r7, #12]
 801780a:	2201      	movs	r2, #1
 801780c:	705a      	strb	r2, [r3, #1]
 801780e:	e00e      	b.n	801782e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8017810:	78fb      	ldrb	r3, [r7, #3]
 8017812:	f003 0207 	and.w	r2, r3, #7
 8017816:	4613      	mov	r3, r2
 8017818:	009b      	lsls	r3, r3, #2
 801781a:	4413      	add	r3, r2
 801781c:	00db      	lsls	r3, r3, #3
 801781e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8017822:	687a      	ldr	r2, [r7, #4]
 8017824:	4413      	add	r3, r2
 8017826:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8017828:	68fb      	ldr	r3, [r7, #12]
 801782a:	2200      	movs	r2, #0
 801782c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 801782e:	78fb      	ldrb	r3, [r7, #3]
 8017830:	f003 0307 	and.w	r3, r3, #7
 8017834:	b2da      	uxtb	r2, r3
 8017836:	68fb      	ldr	r3, [r7, #12]
 8017838:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 801783a:	687b      	ldr	r3, [r7, #4]
 801783c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8017840:	2b01      	cmp	r3, #1
 8017842:	d101      	bne.n	8017848 <HAL_PCD_EP_Close+0x6a>
 8017844:	2302      	movs	r3, #2
 8017846:	e00e      	b.n	8017866 <HAL_PCD_EP_Close+0x88>
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	2201      	movs	r2, #1
 801784c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8017850:	687b      	ldr	r3, [r7, #4]
 8017852:	681b      	ldr	r3, [r3, #0]
 8017854:	68f9      	ldr	r1, [r7, #12]
 8017856:	4618      	mov	r0, r3
 8017858:	f002 feb8 	bl	801a5cc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 801785c:	687b      	ldr	r3, [r7, #4]
 801785e:	2200      	movs	r2, #0
 8017860:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8017864:	2300      	movs	r3, #0
}
 8017866:	4618      	mov	r0, r3
 8017868:	3710      	adds	r7, #16
 801786a:	46bd      	mov	sp, r7
 801786c:	bd80      	pop	{r7, pc}

0801786e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 801786e:	b580      	push	{r7, lr}
 8017870:	b086      	sub	sp, #24
 8017872:	af00      	add	r7, sp, #0
 8017874:	60f8      	str	r0, [r7, #12]
 8017876:	607a      	str	r2, [r7, #4]
 8017878:	603b      	str	r3, [r7, #0]
 801787a:	460b      	mov	r3, r1
 801787c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801787e:	7afb      	ldrb	r3, [r7, #11]
 8017880:	f003 0207 	and.w	r2, r3, #7
 8017884:	4613      	mov	r3, r2
 8017886:	009b      	lsls	r3, r3, #2
 8017888:	4413      	add	r3, r2
 801788a:	00db      	lsls	r3, r3, #3
 801788c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8017890:	68fa      	ldr	r2, [r7, #12]
 8017892:	4413      	add	r3, r2
 8017894:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8017896:	697b      	ldr	r3, [r7, #20]
 8017898:	687a      	ldr	r2, [r7, #4]
 801789a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 801789c:	697b      	ldr	r3, [r7, #20]
 801789e:	683a      	ldr	r2, [r7, #0]
 80178a0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80178a2:	697b      	ldr	r3, [r7, #20]
 80178a4:	2200      	movs	r2, #0
 80178a6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80178a8:	697b      	ldr	r3, [r7, #20]
 80178aa:	2200      	movs	r2, #0
 80178ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80178ae:	7afb      	ldrb	r3, [r7, #11]
 80178b0:	f003 0307 	and.w	r3, r3, #7
 80178b4:	b2da      	uxtb	r2, r3
 80178b6:	697b      	ldr	r3, [r7, #20]
 80178b8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80178ba:	7afb      	ldrb	r3, [r7, #11]
 80178bc:	f003 0307 	and.w	r3, r3, #7
 80178c0:	2b00      	cmp	r3, #0
 80178c2:	d106      	bne.n	80178d2 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80178c4:	68fb      	ldr	r3, [r7, #12]
 80178c6:	681b      	ldr	r3, [r3, #0]
 80178c8:	6979      	ldr	r1, [r7, #20]
 80178ca:	4618      	mov	r0, r3
 80178cc:	f003 f86a 	bl	801a9a4 <USB_EPStartXfer>
 80178d0:	e005      	b.n	80178de <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80178d2:	68fb      	ldr	r3, [r7, #12]
 80178d4:	681b      	ldr	r3, [r3, #0]
 80178d6:	6979      	ldr	r1, [r7, #20]
 80178d8:	4618      	mov	r0, r3
 80178da:	f003 f863 	bl	801a9a4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80178de:	2300      	movs	r3, #0
}
 80178e0:	4618      	mov	r0, r3
 80178e2:	3718      	adds	r7, #24
 80178e4:	46bd      	mov	sp, r7
 80178e6:	bd80      	pop	{r7, pc}

080178e8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80178e8:	b480      	push	{r7}
 80178ea:	b083      	sub	sp, #12
 80178ec:	af00      	add	r7, sp, #0
 80178ee:	6078      	str	r0, [r7, #4]
 80178f0:	460b      	mov	r3, r1
 80178f2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80178f4:	78fb      	ldrb	r3, [r7, #3]
 80178f6:	f003 0207 	and.w	r2, r3, #7
 80178fa:	6879      	ldr	r1, [r7, #4]
 80178fc:	4613      	mov	r3, r2
 80178fe:	009b      	lsls	r3, r3, #2
 8017900:	4413      	add	r3, r2
 8017902:	00db      	lsls	r3, r3, #3
 8017904:	440b      	add	r3, r1
 8017906:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 801790a:	681b      	ldr	r3, [r3, #0]
}
 801790c:	4618      	mov	r0, r3
 801790e:	370c      	adds	r7, #12
 8017910:	46bd      	mov	sp, r7
 8017912:	bc80      	pop	{r7}
 8017914:	4770      	bx	lr

08017916 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8017916:	b580      	push	{r7, lr}
 8017918:	b086      	sub	sp, #24
 801791a:	af00      	add	r7, sp, #0
 801791c:	60f8      	str	r0, [r7, #12]
 801791e:	607a      	str	r2, [r7, #4]
 8017920:	603b      	str	r3, [r7, #0]
 8017922:	460b      	mov	r3, r1
 8017924:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8017926:	7afb      	ldrb	r3, [r7, #11]
 8017928:	f003 0307 	and.w	r3, r3, #7
 801792c:	1c5a      	adds	r2, r3, #1
 801792e:	4613      	mov	r3, r2
 8017930:	009b      	lsls	r3, r3, #2
 8017932:	4413      	add	r3, r2
 8017934:	00db      	lsls	r3, r3, #3
 8017936:	68fa      	ldr	r2, [r7, #12]
 8017938:	4413      	add	r3, r2
 801793a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 801793c:	697b      	ldr	r3, [r7, #20]
 801793e:	687a      	ldr	r2, [r7, #4]
 8017940:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8017942:	697b      	ldr	r3, [r7, #20]
 8017944:	683a      	ldr	r2, [r7, #0]
 8017946:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8017948:	697b      	ldr	r3, [r7, #20]
 801794a:	2201      	movs	r2, #1
 801794c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8017950:	697b      	ldr	r3, [r7, #20]
 8017952:	683a      	ldr	r2, [r7, #0]
 8017954:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8017956:	697b      	ldr	r3, [r7, #20]
 8017958:	2200      	movs	r2, #0
 801795a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 801795c:	697b      	ldr	r3, [r7, #20]
 801795e:	2201      	movs	r2, #1
 8017960:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8017962:	7afb      	ldrb	r3, [r7, #11]
 8017964:	f003 0307 	and.w	r3, r3, #7
 8017968:	b2da      	uxtb	r2, r3
 801796a:	697b      	ldr	r3, [r7, #20]
 801796c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 801796e:	7afb      	ldrb	r3, [r7, #11]
 8017970:	f003 0307 	and.w	r3, r3, #7
 8017974:	2b00      	cmp	r3, #0
 8017976:	d106      	bne.n	8017986 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8017978:	68fb      	ldr	r3, [r7, #12]
 801797a:	681b      	ldr	r3, [r3, #0]
 801797c:	6979      	ldr	r1, [r7, #20]
 801797e:	4618      	mov	r0, r3
 8017980:	f003 f810 	bl	801a9a4 <USB_EPStartXfer>
 8017984:	e005      	b.n	8017992 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8017986:	68fb      	ldr	r3, [r7, #12]
 8017988:	681b      	ldr	r3, [r3, #0]
 801798a:	6979      	ldr	r1, [r7, #20]
 801798c:	4618      	mov	r0, r3
 801798e:	f003 f809 	bl	801a9a4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8017992:	2300      	movs	r3, #0
}
 8017994:	4618      	mov	r0, r3
 8017996:	3718      	adds	r7, #24
 8017998:	46bd      	mov	sp, r7
 801799a:	bd80      	pop	{r7, pc}

0801799c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801799c:	b580      	push	{r7, lr}
 801799e:	b084      	sub	sp, #16
 80179a0:	af00      	add	r7, sp, #0
 80179a2:	6078      	str	r0, [r7, #4]
 80179a4:	460b      	mov	r3, r1
 80179a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80179a8:	78fb      	ldrb	r3, [r7, #3]
 80179aa:	f003 0207 	and.w	r2, r3, #7
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	685b      	ldr	r3, [r3, #4]
 80179b2:	429a      	cmp	r2, r3
 80179b4:	d901      	bls.n	80179ba <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80179b6:	2301      	movs	r3, #1
 80179b8:	e04c      	b.n	8017a54 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80179ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80179be:	2b00      	cmp	r3, #0
 80179c0:	da0e      	bge.n	80179e0 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80179c2:	78fb      	ldrb	r3, [r7, #3]
 80179c4:	f003 0307 	and.w	r3, r3, #7
 80179c8:	1c5a      	adds	r2, r3, #1
 80179ca:	4613      	mov	r3, r2
 80179cc:	009b      	lsls	r3, r3, #2
 80179ce:	4413      	add	r3, r2
 80179d0:	00db      	lsls	r3, r3, #3
 80179d2:	687a      	ldr	r2, [r7, #4]
 80179d4:	4413      	add	r3, r2
 80179d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80179d8:	68fb      	ldr	r3, [r7, #12]
 80179da:	2201      	movs	r2, #1
 80179dc:	705a      	strb	r2, [r3, #1]
 80179de:	e00c      	b.n	80179fa <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80179e0:	78fa      	ldrb	r2, [r7, #3]
 80179e2:	4613      	mov	r3, r2
 80179e4:	009b      	lsls	r3, r3, #2
 80179e6:	4413      	add	r3, r2
 80179e8:	00db      	lsls	r3, r3, #3
 80179ea:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80179ee:	687a      	ldr	r2, [r7, #4]
 80179f0:	4413      	add	r3, r2
 80179f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80179f4:	68fb      	ldr	r3, [r7, #12]
 80179f6:	2200      	movs	r2, #0
 80179f8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80179fa:	68fb      	ldr	r3, [r7, #12]
 80179fc:	2201      	movs	r2, #1
 80179fe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8017a00:	78fb      	ldrb	r3, [r7, #3]
 8017a02:	f003 0307 	and.w	r3, r3, #7
 8017a06:	b2da      	uxtb	r2, r3
 8017a08:	68fb      	ldr	r3, [r7, #12]
 8017a0a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8017a0c:	687b      	ldr	r3, [r7, #4]
 8017a0e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8017a12:	2b01      	cmp	r3, #1
 8017a14:	d101      	bne.n	8017a1a <HAL_PCD_EP_SetStall+0x7e>
 8017a16:	2302      	movs	r3, #2
 8017a18:	e01c      	b.n	8017a54 <HAL_PCD_EP_SetStall+0xb8>
 8017a1a:	687b      	ldr	r3, [r7, #4]
 8017a1c:	2201      	movs	r2, #1
 8017a1e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8017a22:	687b      	ldr	r3, [r7, #4]
 8017a24:	681b      	ldr	r3, [r3, #0]
 8017a26:	68f9      	ldr	r1, [r7, #12]
 8017a28:	4618      	mov	r0, r3
 8017a2a:	f004 f8e2 	bl	801bbf2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8017a2e:	78fb      	ldrb	r3, [r7, #3]
 8017a30:	f003 0307 	and.w	r3, r3, #7
 8017a34:	2b00      	cmp	r3, #0
 8017a36:	d108      	bne.n	8017a4a <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8017a38:	687b      	ldr	r3, [r7, #4]
 8017a3a:	681a      	ldr	r2, [r3, #0]
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8017a42:	4619      	mov	r1, r3
 8017a44:	4610      	mov	r0, r2
 8017a46:	f004 fa07 	bl	801be58 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8017a4a:	687b      	ldr	r3, [r7, #4]
 8017a4c:	2200      	movs	r2, #0
 8017a4e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8017a52:	2300      	movs	r3, #0
}
 8017a54:	4618      	mov	r0, r3
 8017a56:	3710      	adds	r7, #16
 8017a58:	46bd      	mov	sp, r7
 8017a5a:	bd80      	pop	{r7, pc}

08017a5c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8017a5c:	b580      	push	{r7, lr}
 8017a5e:	b084      	sub	sp, #16
 8017a60:	af00      	add	r7, sp, #0
 8017a62:	6078      	str	r0, [r7, #4]
 8017a64:	460b      	mov	r3, r1
 8017a66:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8017a68:	78fb      	ldrb	r3, [r7, #3]
 8017a6a:	f003 020f 	and.w	r2, r3, #15
 8017a6e:	687b      	ldr	r3, [r7, #4]
 8017a70:	685b      	ldr	r3, [r3, #4]
 8017a72:	429a      	cmp	r2, r3
 8017a74:	d901      	bls.n	8017a7a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8017a76:	2301      	movs	r3, #1
 8017a78:	e040      	b.n	8017afc <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8017a7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017a7e:	2b00      	cmp	r3, #0
 8017a80:	da0e      	bge.n	8017aa0 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8017a82:	78fb      	ldrb	r3, [r7, #3]
 8017a84:	f003 0307 	and.w	r3, r3, #7
 8017a88:	1c5a      	adds	r2, r3, #1
 8017a8a:	4613      	mov	r3, r2
 8017a8c:	009b      	lsls	r3, r3, #2
 8017a8e:	4413      	add	r3, r2
 8017a90:	00db      	lsls	r3, r3, #3
 8017a92:	687a      	ldr	r2, [r7, #4]
 8017a94:	4413      	add	r3, r2
 8017a96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8017a98:	68fb      	ldr	r3, [r7, #12]
 8017a9a:	2201      	movs	r2, #1
 8017a9c:	705a      	strb	r2, [r3, #1]
 8017a9e:	e00e      	b.n	8017abe <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8017aa0:	78fb      	ldrb	r3, [r7, #3]
 8017aa2:	f003 0207 	and.w	r2, r3, #7
 8017aa6:	4613      	mov	r3, r2
 8017aa8:	009b      	lsls	r3, r3, #2
 8017aaa:	4413      	add	r3, r2
 8017aac:	00db      	lsls	r3, r3, #3
 8017aae:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8017ab2:	687a      	ldr	r2, [r7, #4]
 8017ab4:	4413      	add	r3, r2
 8017ab6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8017ab8:	68fb      	ldr	r3, [r7, #12]
 8017aba:	2200      	movs	r2, #0
 8017abc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8017abe:	68fb      	ldr	r3, [r7, #12]
 8017ac0:	2200      	movs	r2, #0
 8017ac2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8017ac4:	78fb      	ldrb	r3, [r7, #3]
 8017ac6:	f003 0307 	and.w	r3, r3, #7
 8017aca:	b2da      	uxtb	r2, r3
 8017acc:	68fb      	ldr	r3, [r7, #12]
 8017ace:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8017ad0:	687b      	ldr	r3, [r7, #4]
 8017ad2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8017ad6:	2b01      	cmp	r3, #1
 8017ad8:	d101      	bne.n	8017ade <HAL_PCD_EP_ClrStall+0x82>
 8017ada:	2302      	movs	r3, #2
 8017adc:	e00e      	b.n	8017afc <HAL_PCD_EP_ClrStall+0xa0>
 8017ade:	687b      	ldr	r3, [r7, #4]
 8017ae0:	2201      	movs	r2, #1
 8017ae2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8017ae6:	687b      	ldr	r3, [r7, #4]
 8017ae8:	681b      	ldr	r3, [r3, #0]
 8017aea:	68f9      	ldr	r1, [r7, #12]
 8017aec:	4618      	mov	r0, r3
 8017aee:	f004 f8d0 	bl	801bc92 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8017af2:	687b      	ldr	r3, [r7, #4]
 8017af4:	2200      	movs	r2, #0
 8017af6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8017afa:	2300      	movs	r3, #0
}
 8017afc:	4618      	mov	r0, r3
 8017afe:	3710      	adds	r7, #16
 8017b00:	46bd      	mov	sp, r7
 8017b02:	bd80      	pop	{r7, pc}

08017b04 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8017b04:	b580      	push	{r7, lr}
 8017b06:	b08e      	sub	sp, #56	; 0x38
 8017b08:	af00      	add	r7, sp, #0
 8017b0a:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8017b0c:	e2df      	b.n	80180ce <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	681b      	ldr	r3, [r3, #0]
 8017b12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8017b16:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8017b18:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017b1a:	b2db      	uxtb	r3, r3
 8017b1c:	f003 030f 	and.w	r3, r3, #15
 8017b20:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8017b24:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8017b28:	2b00      	cmp	r3, #0
 8017b2a:	f040 8158 	bne.w	8017dde <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8017b2e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017b30:	f003 0310 	and.w	r3, r3, #16
 8017b34:	2b00      	cmp	r3, #0
 8017b36:	d152      	bne.n	8017bde <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	681b      	ldr	r3, [r3, #0]
 8017b3c:	881b      	ldrh	r3, [r3, #0]
 8017b3e:	b29b      	uxth	r3, r3
 8017b40:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8017b44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8017b48:	81fb      	strh	r3, [r7, #14]
 8017b4a:	687b      	ldr	r3, [r7, #4]
 8017b4c:	681a      	ldr	r2, [r3, #0]
 8017b4e:	89fb      	ldrh	r3, [r7, #14]
 8017b50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8017b54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8017b58:	b29b      	uxth	r3, r3
 8017b5a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8017b5c:	687b      	ldr	r3, [r7, #4]
 8017b5e:	3328      	adds	r3, #40	; 0x28
 8017b60:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8017b62:	687b      	ldr	r3, [r7, #4]
 8017b64:	681b      	ldr	r3, [r3, #0]
 8017b66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017b6a:	b29b      	uxth	r3, r3
 8017b6c:	461a      	mov	r2, r3
 8017b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b70:	781b      	ldrb	r3, [r3, #0]
 8017b72:	00db      	lsls	r3, r3, #3
 8017b74:	4413      	add	r3, r2
 8017b76:	3302      	adds	r3, #2
 8017b78:	005b      	lsls	r3, r3, #1
 8017b7a:	687a      	ldr	r2, [r7, #4]
 8017b7c:	6812      	ldr	r2, [r2, #0]
 8017b7e:	4413      	add	r3, r2
 8017b80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8017b84:	881b      	ldrh	r3, [r3, #0]
 8017b86:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8017b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b8c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8017b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b90:	695a      	ldr	r2, [r3, #20]
 8017b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b94:	69db      	ldr	r3, [r3, #28]
 8017b96:	441a      	add	r2, r3
 8017b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b9a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8017b9c:	2100      	movs	r1, #0
 8017b9e:	6878      	ldr	r0, [r7, #4]
 8017ba0:	f005 fc0b 	bl	801d3ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8017ba4:	687b      	ldr	r3, [r7, #4]
 8017ba6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017baa:	b2db      	uxtb	r3, r3
 8017bac:	2b00      	cmp	r3, #0
 8017bae:	f000 828e 	beq.w	80180ce <PCD_EP_ISR_Handler+0x5ca>
 8017bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017bb4:	699b      	ldr	r3, [r3, #24]
 8017bb6:	2b00      	cmp	r3, #0
 8017bb8:	f040 8289 	bne.w	80180ce <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017bc2:	b2db      	uxtb	r3, r3
 8017bc4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8017bc8:	b2da      	uxtb	r2, r3
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	681b      	ldr	r3, [r3, #0]
 8017bce:	b292      	uxth	r2, r2
 8017bd0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8017bd4:	687b      	ldr	r3, [r7, #4]
 8017bd6:	2200      	movs	r2, #0
 8017bd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8017bdc:	e277      	b.n	80180ce <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8017be4:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8017be6:	687b      	ldr	r3, [r7, #4]
 8017be8:	681b      	ldr	r3, [r3, #0]
 8017bea:	881b      	ldrh	r3, [r3, #0]
 8017bec:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8017bee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017bf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	d034      	beq.n	8017c62 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8017bf8:	687b      	ldr	r3, [r7, #4]
 8017bfa:	681b      	ldr	r3, [r3, #0]
 8017bfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017c00:	b29b      	uxth	r3, r3
 8017c02:	461a      	mov	r2, r3
 8017c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017c06:	781b      	ldrb	r3, [r3, #0]
 8017c08:	00db      	lsls	r3, r3, #3
 8017c0a:	4413      	add	r3, r2
 8017c0c:	3306      	adds	r3, #6
 8017c0e:	005b      	lsls	r3, r3, #1
 8017c10:	687a      	ldr	r2, [r7, #4]
 8017c12:	6812      	ldr	r2, [r2, #0]
 8017c14:	4413      	add	r3, r2
 8017c16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8017c1a:	881b      	ldrh	r3, [r3, #0]
 8017c1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8017c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017c22:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	6818      	ldr	r0, [r3, #0]
 8017c28:	687b      	ldr	r3, [r7, #4]
 8017c2a:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8017c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017c30:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8017c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017c34:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8017c36:	b29b      	uxth	r3, r3
 8017c38:	f004 f95d 	bl	801bef6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	681b      	ldr	r3, [r3, #0]
 8017c40:	881b      	ldrh	r3, [r3, #0]
 8017c42:	b29a      	uxth	r2, r3
 8017c44:	f640 738f 	movw	r3, #3983	; 0xf8f
 8017c48:	4013      	ands	r3, r2
 8017c4a:	823b      	strh	r3, [r7, #16]
 8017c4c:	687b      	ldr	r3, [r7, #4]
 8017c4e:	681b      	ldr	r3, [r3, #0]
 8017c50:	8a3a      	ldrh	r2, [r7, #16]
 8017c52:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8017c56:	b292      	uxth	r2, r2
 8017c58:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8017c5a:	6878      	ldr	r0, [r7, #4]
 8017c5c:	f005 fb80 	bl	801d360 <HAL_PCD_SetupStageCallback>
 8017c60:	e235      	b.n	80180ce <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8017c62:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8017c66:	2b00      	cmp	r3, #0
 8017c68:	f280 8231 	bge.w	80180ce <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8017c6c:	687b      	ldr	r3, [r7, #4]
 8017c6e:	681b      	ldr	r3, [r3, #0]
 8017c70:	881b      	ldrh	r3, [r3, #0]
 8017c72:	b29a      	uxth	r2, r3
 8017c74:	f640 738f 	movw	r3, #3983	; 0xf8f
 8017c78:	4013      	ands	r3, r2
 8017c7a:	83bb      	strh	r3, [r7, #28]
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	681b      	ldr	r3, [r3, #0]
 8017c80:	8bba      	ldrh	r2, [r7, #28]
 8017c82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8017c86:	b292      	uxth	r2, r2
 8017c88:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8017c8a:	687b      	ldr	r3, [r7, #4]
 8017c8c:	681b      	ldr	r3, [r3, #0]
 8017c8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017c92:	b29b      	uxth	r3, r3
 8017c94:	461a      	mov	r2, r3
 8017c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017c98:	781b      	ldrb	r3, [r3, #0]
 8017c9a:	00db      	lsls	r3, r3, #3
 8017c9c:	4413      	add	r3, r2
 8017c9e:	3306      	adds	r3, #6
 8017ca0:	005b      	lsls	r3, r3, #1
 8017ca2:	687a      	ldr	r2, [r7, #4]
 8017ca4:	6812      	ldr	r2, [r2, #0]
 8017ca6:	4413      	add	r3, r2
 8017ca8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8017cac:	881b      	ldrh	r3, [r3, #0]
 8017cae:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8017cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017cb4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8017cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017cb8:	69db      	ldr	r3, [r3, #28]
 8017cba:	2b00      	cmp	r3, #0
 8017cbc:	d019      	beq.n	8017cf2 <PCD_EP_ISR_Handler+0x1ee>
 8017cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017cc0:	695b      	ldr	r3, [r3, #20]
 8017cc2:	2b00      	cmp	r3, #0
 8017cc4:	d015      	beq.n	8017cf2 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8017cc6:	687b      	ldr	r3, [r7, #4]
 8017cc8:	6818      	ldr	r0, [r3, #0]
 8017cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ccc:	6959      	ldr	r1, [r3, #20]
 8017cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017cd0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8017cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017cd4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8017cd6:	b29b      	uxth	r3, r3
 8017cd8:	f004 f90d 	bl	801bef6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8017cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017cde:	695a      	ldr	r2, [r3, #20]
 8017ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ce2:	69db      	ldr	r3, [r3, #28]
 8017ce4:	441a      	add	r2, r3
 8017ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ce8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8017cea:	2100      	movs	r1, #0
 8017cec:	6878      	ldr	r0, [r7, #4]
 8017cee:	f005 fb49 	bl	801d384 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8017cf2:	687b      	ldr	r3, [r7, #4]
 8017cf4:	681b      	ldr	r3, [r3, #0]
 8017cf6:	61bb      	str	r3, [r7, #24]
 8017cf8:	687b      	ldr	r3, [r7, #4]
 8017cfa:	681b      	ldr	r3, [r3, #0]
 8017cfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017d00:	b29b      	uxth	r3, r3
 8017d02:	461a      	mov	r2, r3
 8017d04:	69bb      	ldr	r3, [r7, #24]
 8017d06:	4413      	add	r3, r2
 8017d08:	61bb      	str	r3, [r7, #24]
 8017d0a:	69bb      	ldr	r3, [r7, #24]
 8017d0c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8017d10:	617b      	str	r3, [r7, #20]
 8017d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d14:	691b      	ldr	r3, [r3, #16]
 8017d16:	2b00      	cmp	r3, #0
 8017d18:	d112      	bne.n	8017d40 <PCD_EP_ISR_Handler+0x23c>
 8017d1a:	697b      	ldr	r3, [r7, #20]
 8017d1c:	881b      	ldrh	r3, [r3, #0]
 8017d1e:	b29b      	uxth	r3, r3
 8017d20:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8017d24:	b29a      	uxth	r2, r3
 8017d26:	697b      	ldr	r3, [r7, #20]
 8017d28:	801a      	strh	r2, [r3, #0]
 8017d2a:	697b      	ldr	r3, [r7, #20]
 8017d2c:	881b      	ldrh	r3, [r3, #0]
 8017d2e:	b29b      	uxth	r3, r3
 8017d30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8017d34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8017d38:	b29a      	uxth	r2, r3
 8017d3a:	697b      	ldr	r3, [r7, #20]
 8017d3c:	801a      	strh	r2, [r3, #0]
 8017d3e:	e02f      	b.n	8017da0 <PCD_EP_ISR_Handler+0x29c>
 8017d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d42:	691b      	ldr	r3, [r3, #16]
 8017d44:	2b3e      	cmp	r3, #62	; 0x3e
 8017d46:	d813      	bhi.n	8017d70 <PCD_EP_ISR_Handler+0x26c>
 8017d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d4a:	691b      	ldr	r3, [r3, #16]
 8017d4c:	085b      	lsrs	r3, r3, #1
 8017d4e:	633b      	str	r3, [r7, #48]	; 0x30
 8017d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d52:	691b      	ldr	r3, [r3, #16]
 8017d54:	f003 0301 	and.w	r3, r3, #1
 8017d58:	2b00      	cmp	r3, #0
 8017d5a:	d002      	beq.n	8017d62 <PCD_EP_ISR_Handler+0x25e>
 8017d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d5e:	3301      	adds	r3, #1
 8017d60:	633b      	str	r3, [r7, #48]	; 0x30
 8017d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d64:	b29b      	uxth	r3, r3
 8017d66:	029b      	lsls	r3, r3, #10
 8017d68:	b29a      	uxth	r2, r3
 8017d6a:	697b      	ldr	r3, [r7, #20]
 8017d6c:	801a      	strh	r2, [r3, #0]
 8017d6e:	e017      	b.n	8017da0 <PCD_EP_ISR_Handler+0x29c>
 8017d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d72:	691b      	ldr	r3, [r3, #16]
 8017d74:	095b      	lsrs	r3, r3, #5
 8017d76:	633b      	str	r3, [r7, #48]	; 0x30
 8017d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d7a:	691b      	ldr	r3, [r3, #16]
 8017d7c:	f003 031f 	and.w	r3, r3, #31
 8017d80:	2b00      	cmp	r3, #0
 8017d82:	d102      	bne.n	8017d8a <PCD_EP_ISR_Handler+0x286>
 8017d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d86:	3b01      	subs	r3, #1
 8017d88:	633b      	str	r3, [r7, #48]	; 0x30
 8017d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d8c:	b29b      	uxth	r3, r3
 8017d8e:	029b      	lsls	r3, r3, #10
 8017d90:	b29b      	uxth	r3, r3
 8017d92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8017d96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8017d9a:	b29a      	uxth	r2, r3
 8017d9c:	697b      	ldr	r3, [r7, #20]
 8017d9e:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8017da0:	687b      	ldr	r3, [r7, #4]
 8017da2:	681b      	ldr	r3, [r3, #0]
 8017da4:	881b      	ldrh	r3, [r3, #0]
 8017da6:	b29b      	uxth	r3, r3
 8017da8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8017dac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8017db0:	827b      	strh	r3, [r7, #18]
 8017db2:	8a7b      	ldrh	r3, [r7, #18]
 8017db4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8017db8:	827b      	strh	r3, [r7, #18]
 8017dba:	8a7b      	ldrh	r3, [r7, #18]
 8017dbc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8017dc0:	827b      	strh	r3, [r7, #18]
 8017dc2:	687b      	ldr	r3, [r7, #4]
 8017dc4:	681a      	ldr	r2, [r3, #0]
 8017dc6:	8a7b      	ldrh	r3, [r7, #18]
 8017dc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8017dcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8017dd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8017dd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017dd8:	b29b      	uxth	r3, r3
 8017dda:	8013      	strh	r3, [r2, #0]
 8017ddc:	e177      	b.n	80180ce <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8017dde:	687b      	ldr	r3, [r7, #4]
 8017de0:	681b      	ldr	r3, [r3, #0]
 8017de2:	461a      	mov	r2, r3
 8017de4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8017de8:	009b      	lsls	r3, r3, #2
 8017dea:	4413      	add	r3, r2
 8017dec:	881b      	ldrh	r3, [r3, #0]
 8017dee:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8017df0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8017df4:	2b00      	cmp	r3, #0
 8017df6:	f280 80ea 	bge.w	8017fce <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8017dfa:	687b      	ldr	r3, [r7, #4]
 8017dfc:	681b      	ldr	r3, [r3, #0]
 8017dfe:	461a      	mov	r2, r3
 8017e00:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8017e04:	009b      	lsls	r3, r3, #2
 8017e06:	4413      	add	r3, r2
 8017e08:	881b      	ldrh	r3, [r3, #0]
 8017e0a:	b29a      	uxth	r2, r3
 8017e0c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8017e10:	4013      	ands	r3, r2
 8017e12:	853b      	strh	r3, [r7, #40]	; 0x28
 8017e14:	687b      	ldr	r3, [r7, #4]
 8017e16:	681b      	ldr	r3, [r3, #0]
 8017e18:	461a      	mov	r2, r3
 8017e1a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8017e1e:	009b      	lsls	r3, r3, #2
 8017e20:	4413      	add	r3, r2
 8017e22:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8017e24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8017e28:	b292      	uxth	r2, r2
 8017e2a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8017e2c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8017e30:	4613      	mov	r3, r2
 8017e32:	009b      	lsls	r3, r3, #2
 8017e34:	4413      	add	r3, r2
 8017e36:	00db      	lsls	r3, r3, #3
 8017e38:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8017e3c:	687a      	ldr	r2, [r7, #4]
 8017e3e:	4413      	add	r3, r2
 8017e40:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8017e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e44:	7b1b      	ldrb	r3, [r3, #12]
 8017e46:	2b00      	cmp	r3, #0
 8017e48:	d122      	bne.n	8017e90 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8017e4a:	687b      	ldr	r3, [r7, #4]
 8017e4c:	681b      	ldr	r3, [r3, #0]
 8017e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017e52:	b29b      	uxth	r3, r3
 8017e54:	461a      	mov	r2, r3
 8017e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e58:	781b      	ldrb	r3, [r3, #0]
 8017e5a:	00db      	lsls	r3, r3, #3
 8017e5c:	4413      	add	r3, r2
 8017e5e:	3306      	adds	r3, #6
 8017e60:	005b      	lsls	r3, r3, #1
 8017e62:	687a      	ldr	r2, [r7, #4]
 8017e64:	6812      	ldr	r2, [r2, #0]
 8017e66:	4413      	add	r3, r2
 8017e68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8017e6c:	881b      	ldrh	r3, [r3, #0]
 8017e6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8017e72:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8017e74:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017e76:	2b00      	cmp	r3, #0
 8017e78:	f000 8087 	beq.w	8017f8a <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8017e7c:	687b      	ldr	r3, [r7, #4]
 8017e7e:	6818      	ldr	r0, [r3, #0]
 8017e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e82:	6959      	ldr	r1, [r3, #20]
 8017e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e86:	88da      	ldrh	r2, [r3, #6]
 8017e88:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017e8a:	f004 f834 	bl	801bef6 <USB_ReadPMA>
 8017e8e:	e07c      	b.n	8017f8a <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8017e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e92:	78db      	ldrb	r3, [r3, #3]
 8017e94:	2b02      	cmp	r3, #2
 8017e96:	d108      	bne.n	8017eaa <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8017e98:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017e9a:	461a      	mov	r2, r3
 8017e9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017e9e:	6878      	ldr	r0, [r7, #4]
 8017ea0:	f000 f923 	bl	80180ea <HAL_PCD_EP_DB_Receive>
 8017ea4:	4603      	mov	r3, r0
 8017ea6:	86fb      	strh	r3, [r7, #54]	; 0x36
 8017ea8:	e06f      	b.n	8017f8a <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8017eaa:	687b      	ldr	r3, [r7, #4]
 8017eac:	681b      	ldr	r3, [r3, #0]
 8017eae:	461a      	mov	r2, r3
 8017eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017eb2:	781b      	ldrb	r3, [r3, #0]
 8017eb4:	009b      	lsls	r3, r3, #2
 8017eb6:	4413      	add	r3, r2
 8017eb8:	881b      	ldrh	r3, [r3, #0]
 8017eba:	b29b      	uxth	r3, r3
 8017ebc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8017ec0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8017ec4:	847b      	strh	r3, [r7, #34]	; 0x22
 8017ec6:	687b      	ldr	r3, [r7, #4]
 8017ec8:	681b      	ldr	r3, [r3, #0]
 8017eca:	461a      	mov	r2, r3
 8017ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ece:	781b      	ldrb	r3, [r3, #0]
 8017ed0:	009b      	lsls	r3, r3, #2
 8017ed2:	441a      	add	r2, r3
 8017ed4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017ed6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8017eda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8017ede:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8017ee2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8017ee6:	b29b      	uxth	r3, r3
 8017ee8:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8017eea:	687b      	ldr	r3, [r7, #4]
 8017eec:	681b      	ldr	r3, [r3, #0]
 8017eee:	461a      	mov	r2, r3
 8017ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ef2:	781b      	ldrb	r3, [r3, #0]
 8017ef4:	009b      	lsls	r3, r3, #2
 8017ef6:	4413      	add	r3, r2
 8017ef8:	881b      	ldrh	r3, [r3, #0]
 8017efa:	b29b      	uxth	r3, r3
 8017efc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8017f00:	2b00      	cmp	r3, #0
 8017f02:	d021      	beq.n	8017f48 <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8017f04:	687b      	ldr	r3, [r7, #4]
 8017f06:	681b      	ldr	r3, [r3, #0]
 8017f08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017f0c:	b29b      	uxth	r3, r3
 8017f0e:	461a      	mov	r2, r3
 8017f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f12:	781b      	ldrb	r3, [r3, #0]
 8017f14:	00db      	lsls	r3, r3, #3
 8017f16:	4413      	add	r3, r2
 8017f18:	3302      	adds	r3, #2
 8017f1a:	005b      	lsls	r3, r3, #1
 8017f1c:	687a      	ldr	r2, [r7, #4]
 8017f1e:	6812      	ldr	r2, [r2, #0]
 8017f20:	4413      	add	r3, r2
 8017f22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8017f26:	881b      	ldrh	r3, [r3, #0]
 8017f28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8017f2c:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8017f2e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d02a      	beq.n	8017f8a <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8017f34:	687b      	ldr	r3, [r7, #4]
 8017f36:	6818      	ldr	r0, [r3, #0]
 8017f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f3a:	6959      	ldr	r1, [r3, #20]
 8017f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f3e:	891a      	ldrh	r2, [r3, #8]
 8017f40:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017f42:	f003 ffd8 	bl	801bef6 <USB_ReadPMA>
 8017f46:	e020      	b.n	8017f8a <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8017f48:	687b      	ldr	r3, [r7, #4]
 8017f4a:	681b      	ldr	r3, [r3, #0]
 8017f4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017f50:	b29b      	uxth	r3, r3
 8017f52:	461a      	mov	r2, r3
 8017f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f56:	781b      	ldrb	r3, [r3, #0]
 8017f58:	00db      	lsls	r3, r3, #3
 8017f5a:	4413      	add	r3, r2
 8017f5c:	3306      	adds	r3, #6
 8017f5e:	005b      	lsls	r3, r3, #1
 8017f60:	687a      	ldr	r2, [r7, #4]
 8017f62:	6812      	ldr	r2, [r2, #0]
 8017f64:	4413      	add	r3, r2
 8017f66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8017f6a:	881b      	ldrh	r3, [r3, #0]
 8017f6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8017f70:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8017f72:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017f74:	2b00      	cmp	r3, #0
 8017f76:	d008      	beq.n	8017f8a <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8017f78:	687b      	ldr	r3, [r7, #4]
 8017f7a:	6818      	ldr	r0, [r3, #0]
 8017f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f7e:	6959      	ldr	r1, [r3, #20]
 8017f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f82:	895a      	ldrh	r2, [r3, #10]
 8017f84:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017f86:	f003 ffb6 	bl	801bef6 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8017f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f8c:	69da      	ldr	r2, [r3, #28]
 8017f8e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017f90:	441a      	add	r2, r3
 8017f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f94:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8017f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f98:	695a      	ldr	r2, [r3, #20]
 8017f9a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017f9c:	441a      	add	r2, r3
 8017f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fa0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8017fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fa4:	699b      	ldr	r3, [r3, #24]
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d004      	beq.n	8017fb4 <PCD_EP_ISR_Handler+0x4b0>
 8017faa:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8017fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fae:	691b      	ldr	r3, [r3, #16]
 8017fb0:	429a      	cmp	r2, r3
 8017fb2:	d206      	bcs.n	8017fc2 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8017fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fb6:	781b      	ldrb	r3, [r3, #0]
 8017fb8:	4619      	mov	r1, r3
 8017fba:	6878      	ldr	r0, [r7, #4]
 8017fbc:	f005 f9e2 	bl	801d384 <HAL_PCD_DataOutStageCallback>
 8017fc0:	e005      	b.n	8017fce <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8017fc2:	687b      	ldr	r3, [r7, #4]
 8017fc4:	681b      	ldr	r3, [r3, #0]
 8017fc6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017fc8:	4618      	mov	r0, r3
 8017fca:	f002 fceb 	bl	801a9a4 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8017fce:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017fd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8017fd4:	2b00      	cmp	r3, #0
 8017fd6:	d07a      	beq.n	80180ce <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 8017fd8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8017fdc:	1c5a      	adds	r2, r3, #1
 8017fde:	4613      	mov	r3, r2
 8017fe0:	009b      	lsls	r3, r3, #2
 8017fe2:	4413      	add	r3, r2
 8017fe4:	00db      	lsls	r3, r3, #3
 8017fe6:	687a      	ldr	r2, [r7, #4]
 8017fe8:	4413      	add	r3, r2
 8017fea:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8017fec:	687b      	ldr	r3, [r7, #4]
 8017fee:	681b      	ldr	r3, [r3, #0]
 8017ff0:	461a      	mov	r2, r3
 8017ff2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8017ff6:	009b      	lsls	r3, r3, #2
 8017ff8:	4413      	add	r3, r2
 8017ffa:	881b      	ldrh	r3, [r3, #0]
 8017ffc:	b29b      	uxth	r3, r3
 8017ffe:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8018002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8018006:	843b      	strh	r3, [r7, #32]
 8018008:	687b      	ldr	r3, [r7, #4]
 801800a:	681b      	ldr	r3, [r3, #0]
 801800c:	461a      	mov	r2, r3
 801800e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8018012:	009b      	lsls	r3, r3, #2
 8018014:	441a      	add	r2, r3
 8018016:	8c3b      	ldrh	r3, [r7, #32]
 8018018:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801801c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8018020:	b29b      	uxth	r3, r3
 8018022:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8018024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018026:	78db      	ldrb	r3, [r3, #3]
 8018028:	2b02      	cmp	r3, #2
 801802a:	d108      	bne.n	801803e <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 801802c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801802e:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8018030:	2b02      	cmp	r3, #2
 8018032:	d146      	bne.n	80180c2 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8018034:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801803a:	2b00      	cmp	r3, #0
 801803c:	d141      	bne.n	80180c2 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 801803e:	687b      	ldr	r3, [r7, #4]
 8018040:	681b      	ldr	r3, [r3, #0]
 8018042:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018046:	b29b      	uxth	r3, r3
 8018048:	461a      	mov	r2, r3
 801804a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801804c:	781b      	ldrb	r3, [r3, #0]
 801804e:	00db      	lsls	r3, r3, #3
 8018050:	4413      	add	r3, r2
 8018052:	3302      	adds	r3, #2
 8018054:	005b      	lsls	r3, r3, #1
 8018056:	687a      	ldr	r2, [r7, #4]
 8018058:	6812      	ldr	r2, [r2, #0]
 801805a:	4413      	add	r3, r2
 801805c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8018060:	881b      	ldrh	r3, [r3, #0]
 8018062:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8018066:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8018068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801806a:	699a      	ldr	r2, [r3, #24]
 801806c:	8bfb      	ldrh	r3, [r7, #30]
 801806e:	429a      	cmp	r2, r3
 8018070:	d906      	bls.n	8018080 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 8018072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018074:	699a      	ldr	r2, [r3, #24]
 8018076:	8bfb      	ldrh	r3, [r7, #30]
 8018078:	1ad2      	subs	r2, r2, r3
 801807a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801807c:	619a      	str	r2, [r3, #24]
 801807e:	e002      	b.n	8018086 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 8018080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018082:	2200      	movs	r2, #0
 8018084:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8018086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018088:	699b      	ldr	r3, [r3, #24]
 801808a:	2b00      	cmp	r3, #0
 801808c:	d106      	bne.n	801809c <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 801808e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018090:	781b      	ldrb	r3, [r3, #0]
 8018092:	4619      	mov	r1, r3
 8018094:	6878      	ldr	r0, [r7, #4]
 8018096:	f005 f990 	bl	801d3ba <HAL_PCD_DataInStageCallback>
 801809a:	e018      	b.n	80180ce <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 801809c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801809e:	695a      	ldr	r2, [r3, #20]
 80180a0:	8bfb      	ldrh	r3, [r7, #30]
 80180a2:	441a      	add	r2, r3
 80180a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180a6:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80180a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180aa:	69da      	ldr	r2, [r3, #28]
 80180ac:	8bfb      	ldrh	r3, [r7, #30]
 80180ae:	441a      	add	r2, r3
 80180b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180b2:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80180b4:	687b      	ldr	r3, [r7, #4]
 80180b6:	681b      	ldr	r3, [r3, #0]
 80180b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80180ba:	4618      	mov	r0, r3
 80180bc:	f002 fc72 	bl	801a9a4 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80180c0:	e005      	b.n	80180ce <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80180c2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80180c4:	461a      	mov	r2, r3
 80180c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80180c8:	6878      	ldr	r0, [r7, #4]
 80180ca:	f000 f91b 	bl	8018304 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80180ce:	687b      	ldr	r3, [r7, #4]
 80180d0:	681b      	ldr	r3, [r3, #0]
 80180d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80180d6:	b29b      	uxth	r3, r3
 80180d8:	b21b      	sxth	r3, r3
 80180da:	2b00      	cmp	r3, #0
 80180dc:	f6ff ad17 	blt.w	8017b0e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80180e0:	2300      	movs	r3, #0
}
 80180e2:	4618      	mov	r0, r3
 80180e4:	3738      	adds	r7, #56	; 0x38
 80180e6:	46bd      	mov	sp, r7
 80180e8:	bd80      	pop	{r7, pc}

080180ea <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80180ea:	b580      	push	{r7, lr}
 80180ec:	b088      	sub	sp, #32
 80180ee:	af00      	add	r7, sp, #0
 80180f0:	60f8      	str	r0, [r7, #12]
 80180f2:	60b9      	str	r1, [r7, #8]
 80180f4:	4613      	mov	r3, r2
 80180f6:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80180f8:	88fb      	ldrh	r3, [r7, #6]
 80180fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80180fe:	2b00      	cmp	r3, #0
 8018100:	d07e      	beq.n	8018200 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8018102:	68fb      	ldr	r3, [r7, #12]
 8018104:	681b      	ldr	r3, [r3, #0]
 8018106:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801810a:	b29b      	uxth	r3, r3
 801810c:	461a      	mov	r2, r3
 801810e:	68bb      	ldr	r3, [r7, #8]
 8018110:	781b      	ldrb	r3, [r3, #0]
 8018112:	00db      	lsls	r3, r3, #3
 8018114:	4413      	add	r3, r2
 8018116:	3302      	adds	r3, #2
 8018118:	005b      	lsls	r3, r3, #1
 801811a:	68fa      	ldr	r2, [r7, #12]
 801811c:	6812      	ldr	r2, [r2, #0]
 801811e:	4413      	add	r3, r2
 8018120:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8018124:	881b      	ldrh	r3, [r3, #0]
 8018126:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801812a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 801812c:	68bb      	ldr	r3, [r7, #8]
 801812e:	699a      	ldr	r2, [r3, #24]
 8018130:	8b7b      	ldrh	r3, [r7, #26]
 8018132:	429a      	cmp	r2, r3
 8018134:	d306      	bcc.n	8018144 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8018136:	68bb      	ldr	r3, [r7, #8]
 8018138:	699a      	ldr	r2, [r3, #24]
 801813a:	8b7b      	ldrh	r3, [r7, #26]
 801813c:	1ad2      	subs	r2, r2, r3
 801813e:	68bb      	ldr	r3, [r7, #8]
 8018140:	619a      	str	r2, [r3, #24]
 8018142:	e002      	b.n	801814a <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8018144:	68bb      	ldr	r3, [r7, #8]
 8018146:	2200      	movs	r2, #0
 8018148:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 801814a:	68bb      	ldr	r3, [r7, #8]
 801814c:	699b      	ldr	r3, [r3, #24]
 801814e:	2b00      	cmp	r3, #0
 8018150:	d123      	bne.n	801819a <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8018152:	68fb      	ldr	r3, [r7, #12]
 8018154:	681b      	ldr	r3, [r3, #0]
 8018156:	461a      	mov	r2, r3
 8018158:	68bb      	ldr	r3, [r7, #8]
 801815a:	781b      	ldrb	r3, [r3, #0]
 801815c:	009b      	lsls	r3, r3, #2
 801815e:	4413      	add	r3, r2
 8018160:	881b      	ldrh	r3, [r3, #0]
 8018162:	b29b      	uxth	r3, r3
 8018164:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8018168:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801816c:	833b      	strh	r3, [r7, #24]
 801816e:	8b3b      	ldrh	r3, [r7, #24]
 8018170:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8018174:	833b      	strh	r3, [r7, #24]
 8018176:	68fb      	ldr	r3, [r7, #12]
 8018178:	681b      	ldr	r3, [r3, #0]
 801817a:	461a      	mov	r2, r3
 801817c:	68bb      	ldr	r3, [r7, #8]
 801817e:	781b      	ldrb	r3, [r3, #0]
 8018180:	009b      	lsls	r3, r3, #2
 8018182:	441a      	add	r2, r3
 8018184:	8b3b      	ldrh	r3, [r7, #24]
 8018186:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801818a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801818e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8018192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018196:	b29b      	uxth	r3, r3
 8018198:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 801819a:	88fb      	ldrh	r3, [r7, #6]
 801819c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80181a0:	2b00      	cmp	r3, #0
 80181a2:	d01f      	beq.n	80181e4 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80181a4:	68fb      	ldr	r3, [r7, #12]
 80181a6:	681b      	ldr	r3, [r3, #0]
 80181a8:	461a      	mov	r2, r3
 80181aa:	68bb      	ldr	r3, [r7, #8]
 80181ac:	781b      	ldrb	r3, [r3, #0]
 80181ae:	009b      	lsls	r3, r3, #2
 80181b0:	4413      	add	r3, r2
 80181b2:	881b      	ldrh	r3, [r3, #0]
 80181b4:	b29b      	uxth	r3, r3
 80181b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80181ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80181be:	82fb      	strh	r3, [r7, #22]
 80181c0:	68fb      	ldr	r3, [r7, #12]
 80181c2:	681b      	ldr	r3, [r3, #0]
 80181c4:	461a      	mov	r2, r3
 80181c6:	68bb      	ldr	r3, [r7, #8]
 80181c8:	781b      	ldrb	r3, [r3, #0]
 80181ca:	009b      	lsls	r3, r3, #2
 80181cc:	441a      	add	r2, r3
 80181ce:	8afb      	ldrh	r3, [r7, #22]
 80181d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80181d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80181d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80181dc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80181e0:	b29b      	uxth	r3, r3
 80181e2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80181e4:	8b7b      	ldrh	r3, [r7, #26]
 80181e6:	2b00      	cmp	r3, #0
 80181e8:	f000 8087 	beq.w	80182fa <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80181ec:	68fb      	ldr	r3, [r7, #12]
 80181ee:	6818      	ldr	r0, [r3, #0]
 80181f0:	68bb      	ldr	r3, [r7, #8]
 80181f2:	6959      	ldr	r1, [r3, #20]
 80181f4:	68bb      	ldr	r3, [r7, #8]
 80181f6:	891a      	ldrh	r2, [r3, #8]
 80181f8:	8b7b      	ldrh	r3, [r7, #26]
 80181fa:	f003 fe7c 	bl	801bef6 <USB_ReadPMA>
 80181fe:	e07c      	b.n	80182fa <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8018200:	68fb      	ldr	r3, [r7, #12]
 8018202:	681b      	ldr	r3, [r3, #0]
 8018204:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018208:	b29b      	uxth	r3, r3
 801820a:	461a      	mov	r2, r3
 801820c:	68bb      	ldr	r3, [r7, #8]
 801820e:	781b      	ldrb	r3, [r3, #0]
 8018210:	00db      	lsls	r3, r3, #3
 8018212:	4413      	add	r3, r2
 8018214:	3306      	adds	r3, #6
 8018216:	005b      	lsls	r3, r3, #1
 8018218:	68fa      	ldr	r2, [r7, #12]
 801821a:	6812      	ldr	r2, [r2, #0]
 801821c:	4413      	add	r3, r2
 801821e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8018222:	881b      	ldrh	r3, [r3, #0]
 8018224:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8018228:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 801822a:	68bb      	ldr	r3, [r7, #8]
 801822c:	699a      	ldr	r2, [r3, #24]
 801822e:	8b7b      	ldrh	r3, [r7, #26]
 8018230:	429a      	cmp	r2, r3
 8018232:	d306      	bcc.n	8018242 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8018234:	68bb      	ldr	r3, [r7, #8]
 8018236:	699a      	ldr	r2, [r3, #24]
 8018238:	8b7b      	ldrh	r3, [r7, #26]
 801823a:	1ad2      	subs	r2, r2, r3
 801823c:	68bb      	ldr	r3, [r7, #8]
 801823e:	619a      	str	r2, [r3, #24]
 8018240:	e002      	b.n	8018248 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8018242:	68bb      	ldr	r3, [r7, #8]
 8018244:	2200      	movs	r2, #0
 8018246:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8018248:	68bb      	ldr	r3, [r7, #8]
 801824a:	699b      	ldr	r3, [r3, #24]
 801824c:	2b00      	cmp	r3, #0
 801824e:	d123      	bne.n	8018298 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8018250:	68fb      	ldr	r3, [r7, #12]
 8018252:	681b      	ldr	r3, [r3, #0]
 8018254:	461a      	mov	r2, r3
 8018256:	68bb      	ldr	r3, [r7, #8]
 8018258:	781b      	ldrb	r3, [r3, #0]
 801825a:	009b      	lsls	r3, r3, #2
 801825c:	4413      	add	r3, r2
 801825e:	881b      	ldrh	r3, [r3, #0]
 8018260:	b29b      	uxth	r3, r3
 8018262:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8018266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801826a:	83fb      	strh	r3, [r7, #30]
 801826c:	8bfb      	ldrh	r3, [r7, #30]
 801826e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8018272:	83fb      	strh	r3, [r7, #30]
 8018274:	68fb      	ldr	r3, [r7, #12]
 8018276:	681b      	ldr	r3, [r3, #0]
 8018278:	461a      	mov	r2, r3
 801827a:	68bb      	ldr	r3, [r7, #8]
 801827c:	781b      	ldrb	r3, [r3, #0]
 801827e:	009b      	lsls	r3, r3, #2
 8018280:	441a      	add	r2, r3
 8018282:	8bfb      	ldrh	r3, [r7, #30]
 8018284:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8018288:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801828c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8018290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018294:	b29b      	uxth	r3, r3
 8018296:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8018298:	88fb      	ldrh	r3, [r7, #6]
 801829a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801829e:	2b00      	cmp	r3, #0
 80182a0:	d11f      	bne.n	80182e2 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80182a2:	68fb      	ldr	r3, [r7, #12]
 80182a4:	681b      	ldr	r3, [r3, #0]
 80182a6:	461a      	mov	r2, r3
 80182a8:	68bb      	ldr	r3, [r7, #8]
 80182aa:	781b      	ldrb	r3, [r3, #0]
 80182ac:	009b      	lsls	r3, r3, #2
 80182ae:	4413      	add	r3, r2
 80182b0:	881b      	ldrh	r3, [r3, #0]
 80182b2:	b29b      	uxth	r3, r3
 80182b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80182b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80182bc:	83bb      	strh	r3, [r7, #28]
 80182be:	68fb      	ldr	r3, [r7, #12]
 80182c0:	681b      	ldr	r3, [r3, #0]
 80182c2:	461a      	mov	r2, r3
 80182c4:	68bb      	ldr	r3, [r7, #8]
 80182c6:	781b      	ldrb	r3, [r3, #0]
 80182c8:	009b      	lsls	r3, r3, #2
 80182ca:	441a      	add	r2, r3
 80182cc:	8bbb      	ldrh	r3, [r7, #28]
 80182ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80182d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80182d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80182da:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80182de:	b29b      	uxth	r3, r3
 80182e0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80182e2:	8b7b      	ldrh	r3, [r7, #26]
 80182e4:	2b00      	cmp	r3, #0
 80182e6:	d008      	beq.n	80182fa <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80182e8:	68fb      	ldr	r3, [r7, #12]
 80182ea:	6818      	ldr	r0, [r3, #0]
 80182ec:	68bb      	ldr	r3, [r7, #8]
 80182ee:	6959      	ldr	r1, [r3, #20]
 80182f0:	68bb      	ldr	r3, [r7, #8]
 80182f2:	895a      	ldrh	r2, [r3, #10]
 80182f4:	8b7b      	ldrh	r3, [r7, #26]
 80182f6:	f003 fdfe 	bl	801bef6 <USB_ReadPMA>
    }
  }

  return count;
 80182fa:	8b7b      	ldrh	r3, [r7, #26]
}
 80182fc:	4618      	mov	r0, r3
 80182fe:	3720      	adds	r7, #32
 8018300:	46bd      	mov	sp, r7
 8018302:	bd80      	pop	{r7, pc}

08018304 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8018304:	b580      	push	{r7, lr}
 8018306:	b092      	sub	sp, #72	; 0x48
 8018308:	af00      	add	r7, sp, #0
 801830a:	60f8      	str	r0, [r7, #12]
 801830c:	60b9      	str	r1, [r7, #8]
 801830e:	4613      	mov	r3, r2
 8018310:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8018312:	88fb      	ldrh	r3, [r7, #6]
 8018314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018318:	2b00      	cmp	r3, #0
 801831a:	f000 8132 	beq.w	8018582 <HAL_PCD_EP_DB_Transmit+0x27e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 801831e:	68fb      	ldr	r3, [r7, #12]
 8018320:	681b      	ldr	r3, [r3, #0]
 8018322:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018326:	b29b      	uxth	r3, r3
 8018328:	461a      	mov	r2, r3
 801832a:	68bb      	ldr	r3, [r7, #8]
 801832c:	781b      	ldrb	r3, [r3, #0]
 801832e:	00db      	lsls	r3, r3, #3
 8018330:	4413      	add	r3, r2
 8018332:	3302      	adds	r3, #2
 8018334:	005b      	lsls	r3, r3, #1
 8018336:	68fa      	ldr	r2, [r7, #12]
 8018338:	6812      	ldr	r2, [r2, #0]
 801833a:	4413      	add	r3, r2
 801833c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8018340:	881b      	ldrh	r3, [r3, #0]
 8018342:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8018346:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 8018348:	68bb      	ldr	r3, [r7, #8]
 801834a:	699a      	ldr	r2, [r3, #24]
 801834c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801834e:	429a      	cmp	r2, r3
 8018350:	d906      	bls.n	8018360 <HAL_PCD_EP_DB_Transmit+0x5c>
    {
      ep->xfer_len -= TxByteNbre;
 8018352:	68bb      	ldr	r3, [r7, #8]
 8018354:	699a      	ldr	r2, [r3, #24]
 8018356:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8018358:	1ad2      	subs	r2, r2, r3
 801835a:	68bb      	ldr	r3, [r7, #8]
 801835c:	619a      	str	r2, [r3, #24]
 801835e:	e002      	b.n	8018366 <HAL_PCD_EP_DB_Transmit+0x62>
    }
    else
    {
      ep->xfer_len = 0U;
 8018360:	68bb      	ldr	r3, [r7, #8]
 8018362:	2200      	movs	r2, #0
 8018364:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8018366:	68bb      	ldr	r3, [r7, #8]
 8018368:	699b      	ldr	r3, [r3, #24]
 801836a:	2b00      	cmp	r3, #0
 801836c:	d12c      	bne.n	80183c8 <HAL_PCD_EP_DB_Transmit+0xc4>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 801836e:	68bb      	ldr	r3, [r7, #8]
 8018370:	781b      	ldrb	r3, [r3, #0]
 8018372:	4619      	mov	r1, r3
 8018374:	68f8      	ldr	r0, [r7, #12]
 8018376:	f005 f820 	bl	801d3ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 801837a:	88fb      	ldrh	r3, [r7, #6]
 801837c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8018380:	2b00      	cmp	r3, #0
 8018382:	f000 822f 	beq.w	80187e4 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8018386:	68fb      	ldr	r3, [r7, #12]
 8018388:	681b      	ldr	r3, [r3, #0]
 801838a:	461a      	mov	r2, r3
 801838c:	68bb      	ldr	r3, [r7, #8]
 801838e:	781b      	ldrb	r3, [r3, #0]
 8018390:	009b      	lsls	r3, r3, #2
 8018392:	4413      	add	r3, r2
 8018394:	881b      	ldrh	r3, [r3, #0]
 8018396:	b29b      	uxth	r3, r3
 8018398:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801839c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80183a0:	827b      	strh	r3, [r7, #18]
 80183a2:	68fb      	ldr	r3, [r7, #12]
 80183a4:	681b      	ldr	r3, [r3, #0]
 80183a6:	461a      	mov	r2, r3
 80183a8:	68bb      	ldr	r3, [r7, #8]
 80183aa:	781b      	ldrb	r3, [r3, #0]
 80183ac:	009b      	lsls	r3, r3, #2
 80183ae:	441a      	add	r2, r3
 80183b0:	8a7b      	ldrh	r3, [r7, #18]
 80183b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80183b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80183ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80183be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80183c2:	b29b      	uxth	r3, r3
 80183c4:	8013      	strh	r3, [r2, #0]
 80183c6:	e20d      	b.n	80187e4 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80183c8:	88fb      	ldrh	r3, [r7, #6]
 80183ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80183ce:	2b00      	cmp	r3, #0
 80183d0:	d01f      	beq.n	8018412 <HAL_PCD_EP_DB_Transmit+0x10e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80183d2:	68fb      	ldr	r3, [r7, #12]
 80183d4:	681b      	ldr	r3, [r3, #0]
 80183d6:	461a      	mov	r2, r3
 80183d8:	68bb      	ldr	r3, [r7, #8]
 80183da:	781b      	ldrb	r3, [r3, #0]
 80183dc:	009b      	lsls	r3, r3, #2
 80183de:	4413      	add	r3, r2
 80183e0:	881b      	ldrh	r3, [r3, #0]
 80183e2:	b29b      	uxth	r3, r3
 80183e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80183e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80183ec:	84bb      	strh	r3, [r7, #36]	; 0x24
 80183ee:	68fb      	ldr	r3, [r7, #12]
 80183f0:	681b      	ldr	r3, [r3, #0]
 80183f2:	461a      	mov	r2, r3
 80183f4:	68bb      	ldr	r3, [r7, #8]
 80183f6:	781b      	ldrb	r3, [r3, #0]
 80183f8:	009b      	lsls	r3, r3, #2
 80183fa:	441a      	add	r2, r3
 80183fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80183fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8018402:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8018406:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801840a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801840e:	b29b      	uxth	r3, r3
 8018410:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8018412:	68bb      	ldr	r3, [r7, #8]
 8018414:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8018418:	2b01      	cmp	r3, #1
 801841a:	f040 81e3 	bne.w	80187e4 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 801841e:	68bb      	ldr	r3, [r7, #8]
 8018420:	695a      	ldr	r2, [r3, #20]
 8018422:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8018424:	441a      	add	r2, r3
 8018426:	68bb      	ldr	r3, [r7, #8]
 8018428:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 801842a:	68bb      	ldr	r3, [r7, #8]
 801842c:	69da      	ldr	r2, [r3, #28]
 801842e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8018430:	441a      	add	r2, r3
 8018432:	68bb      	ldr	r3, [r7, #8]
 8018434:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8018436:	68bb      	ldr	r3, [r7, #8]
 8018438:	6a1a      	ldr	r2, [r3, #32]
 801843a:	68bb      	ldr	r3, [r7, #8]
 801843c:	691b      	ldr	r3, [r3, #16]
 801843e:	429a      	cmp	r2, r3
 8018440:	d309      	bcc.n	8018456 <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 8018442:	68bb      	ldr	r3, [r7, #8]
 8018444:	691b      	ldr	r3, [r3, #16]
 8018446:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8018448:	68bb      	ldr	r3, [r7, #8]
 801844a:	6a1a      	ldr	r2, [r3, #32]
 801844c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801844e:	1ad2      	subs	r2, r2, r3
 8018450:	68bb      	ldr	r3, [r7, #8]
 8018452:	621a      	str	r2, [r3, #32]
 8018454:	e014      	b.n	8018480 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else if (ep->xfer_len_db == 0U)
 8018456:	68bb      	ldr	r3, [r7, #8]
 8018458:	6a1b      	ldr	r3, [r3, #32]
 801845a:	2b00      	cmp	r3, #0
 801845c:	d106      	bne.n	801846c <HAL_PCD_EP_DB_Transmit+0x168>
        {
          len = TxByteNbre;
 801845e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8018460:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8018462:	68bb      	ldr	r3, [r7, #8]
 8018464:	2200      	movs	r2, #0
 8018466:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 801846a:	e009      	b.n	8018480 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 801846c:	68bb      	ldr	r3, [r7, #8]
 801846e:	2200      	movs	r2, #0
 8018470:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8018474:	68bb      	ldr	r3, [r7, #8]
 8018476:	6a1b      	ldr	r3, [r3, #32]
 8018478:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 801847a:	68bb      	ldr	r3, [r7, #8]
 801847c:	2200      	movs	r2, #0
 801847e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8018480:	68bb      	ldr	r3, [r7, #8]
 8018482:	785b      	ldrb	r3, [r3, #1]
 8018484:	2b00      	cmp	r3, #0
 8018486:	d155      	bne.n	8018534 <HAL_PCD_EP_DB_Transmit+0x230>
 8018488:	68fb      	ldr	r3, [r7, #12]
 801848a:	681b      	ldr	r3, [r3, #0]
 801848c:	61bb      	str	r3, [r7, #24]
 801848e:	68fb      	ldr	r3, [r7, #12]
 8018490:	681b      	ldr	r3, [r3, #0]
 8018492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018496:	b29b      	uxth	r3, r3
 8018498:	461a      	mov	r2, r3
 801849a:	69bb      	ldr	r3, [r7, #24]
 801849c:	4413      	add	r3, r2
 801849e:	61bb      	str	r3, [r7, #24]
 80184a0:	68bb      	ldr	r3, [r7, #8]
 80184a2:	781b      	ldrb	r3, [r3, #0]
 80184a4:	011a      	lsls	r2, r3, #4
 80184a6:	69bb      	ldr	r3, [r7, #24]
 80184a8:	4413      	add	r3, r2
 80184aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80184ae:	617b      	str	r3, [r7, #20]
 80184b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80184b2:	2b00      	cmp	r3, #0
 80184b4:	d112      	bne.n	80184dc <HAL_PCD_EP_DB_Transmit+0x1d8>
 80184b6:	697b      	ldr	r3, [r7, #20]
 80184b8:	881b      	ldrh	r3, [r3, #0]
 80184ba:	b29b      	uxth	r3, r3
 80184bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80184c0:	b29a      	uxth	r2, r3
 80184c2:	697b      	ldr	r3, [r7, #20]
 80184c4:	801a      	strh	r2, [r3, #0]
 80184c6:	697b      	ldr	r3, [r7, #20]
 80184c8:	881b      	ldrh	r3, [r3, #0]
 80184ca:	b29b      	uxth	r3, r3
 80184cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80184d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80184d4:	b29a      	uxth	r2, r3
 80184d6:	697b      	ldr	r3, [r7, #20]
 80184d8:	801a      	strh	r2, [r3, #0]
 80184da:	e047      	b.n	801856c <HAL_PCD_EP_DB_Transmit+0x268>
 80184dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80184de:	2b3e      	cmp	r3, #62	; 0x3e
 80184e0:	d811      	bhi.n	8018506 <HAL_PCD_EP_DB_Transmit+0x202>
 80184e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80184e4:	085b      	lsrs	r3, r3, #1
 80184e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80184e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80184ea:	f003 0301 	and.w	r3, r3, #1
 80184ee:	2b00      	cmp	r3, #0
 80184f0:	d002      	beq.n	80184f8 <HAL_PCD_EP_DB_Transmit+0x1f4>
 80184f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184f4:	3301      	adds	r3, #1
 80184f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80184f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184fa:	b29b      	uxth	r3, r3
 80184fc:	029b      	lsls	r3, r3, #10
 80184fe:	b29a      	uxth	r2, r3
 8018500:	697b      	ldr	r3, [r7, #20]
 8018502:	801a      	strh	r2, [r3, #0]
 8018504:	e032      	b.n	801856c <HAL_PCD_EP_DB_Transmit+0x268>
 8018506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018508:	095b      	lsrs	r3, r3, #5
 801850a:	62bb      	str	r3, [r7, #40]	; 0x28
 801850c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801850e:	f003 031f 	and.w	r3, r3, #31
 8018512:	2b00      	cmp	r3, #0
 8018514:	d102      	bne.n	801851c <HAL_PCD_EP_DB_Transmit+0x218>
 8018516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018518:	3b01      	subs	r3, #1
 801851a:	62bb      	str	r3, [r7, #40]	; 0x28
 801851c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801851e:	b29b      	uxth	r3, r3
 8018520:	029b      	lsls	r3, r3, #10
 8018522:	b29b      	uxth	r3, r3
 8018524:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8018528:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801852c:	b29a      	uxth	r2, r3
 801852e:	697b      	ldr	r3, [r7, #20]
 8018530:	801a      	strh	r2, [r3, #0]
 8018532:	e01b      	b.n	801856c <HAL_PCD_EP_DB_Transmit+0x268>
 8018534:	68bb      	ldr	r3, [r7, #8]
 8018536:	785b      	ldrb	r3, [r3, #1]
 8018538:	2b01      	cmp	r3, #1
 801853a:	d117      	bne.n	801856c <HAL_PCD_EP_DB_Transmit+0x268>
 801853c:	68fb      	ldr	r3, [r7, #12]
 801853e:	681b      	ldr	r3, [r3, #0]
 8018540:	623b      	str	r3, [r7, #32]
 8018542:	68fb      	ldr	r3, [r7, #12]
 8018544:	681b      	ldr	r3, [r3, #0]
 8018546:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801854a:	b29b      	uxth	r3, r3
 801854c:	461a      	mov	r2, r3
 801854e:	6a3b      	ldr	r3, [r7, #32]
 8018550:	4413      	add	r3, r2
 8018552:	623b      	str	r3, [r7, #32]
 8018554:	68bb      	ldr	r3, [r7, #8]
 8018556:	781b      	ldrb	r3, [r3, #0]
 8018558:	011a      	lsls	r2, r3, #4
 801855a:	6a3b      	ldr	r3, [r7, #32]
 801855c:	4413      	add	r3, r2
 801855e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8018562:	61fb      	str	r3, [r7, #28]
 8018564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018566:	b29a      	uxth	r2, r3
 8018568:	69fb      	ldr	r3, [r7, #28]
 801856a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 801856c:	68fb      	ldr	r3, [r7, #12]
 801856e:	6818      	ldr	r0, [r3, #0]
 8018570:	68bb      	ldr	r3, [r7, #8]
 8018572:	6959      	ldr	r1, [r3, #20]
 8018574:	68bb      	ldr	r3, [r7, #8]
 8018576:	891a      	ldrh	r2, [r3, #8]
 8018578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801857a:	b29b      	uxth	r3, r3
 801857c:	f003 fc77 	bl	801be6e <USB_WritePMA>
 8018580:	e130      	b.n	80187e4 <HAL_PCD_EP_DB_Transmit+0x4e0>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8018582:	68fb      	ldr	r3, [r7, #12]
 8018584:	681b      	ldr	r3, [r3, #0]
 8018586:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801858a:	b29b      	uxth	r3, r3
 801858c:	461a      	mov	r2, r3
 801858e:	68bb      	ldr	r3, [r7, #8]
 8018590:	781b      	ldrb	r3, [r3, #0]
 8018592:	00db      	lsls	r3, r3, #3
 8018594:	4413      	add	r3, r2
 8018596:	3306      	adds	r3, #6
 8018598:	005b      	lsls	r3, r3, #1
 801859a:	68fa      	ldr	r2, [r7, #12]
 801859c:	6812      	ldr	r2, [r2, #0]
 801859e:	4413      	add	r3, r2
 80185a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80185a4:	881b      	ldrh	r3, [r3, #0]
 80185a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80185aa:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 80185ac:	68bb      	ldr	r3, [r7, #8]
 80185ae:	699a      	ldr	r2, [r3, #24]
 80185b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80185b2:	429a      	cmp	r2, r3
 80185b4:	d306      	bcc.n	80185c4 <HAL_PCD_EP_DB_Transmit+0x2c0>
    {
      ep->xfer_len -= TxByteNbre;
 80185b6:	68bb      	ldr	r3, [r7, #8]
 80185b8:	699a      	ldr	r2, [r3, #24]
 80185ba:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80185bc:	1ad2      	subs	r2, r2, r3
 80185be:	68bb      	ldr	r3, [r7, #8]
 80185c0:	619a      	str	r2, [r3, #24]
 80185c2:	e002      	b.n	80185ca <HAL_PCD_EP_DB_Transmit+0x2c6>
    }
    else
    {
      ep->xfer_len = 0U;
 80185c4:	68bb      	ldr	r3, [r7, #8]
 80185c6:	2200      	movs	r2, #0
 80185c8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80185ca:	68bb      	ldr	r3, [r7, #8]
 80185cc:	699b      	ldr	r3, [r3, #24]
 80185ce:	2b00      	cmp	r3, #0
 80185d0:	d12c      	bne.n	801862c <HAL_PCD_EP_DB_Transmit+0x328>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80185d2:	68bb      	ldr	r3, [r7, #8]
 80185d4:	781b      	ldrb	r3, [r3, #0]
 80185d6:	4619      	mov	r1, r3
 80185d8:	68f8      	ldr	r0, [r7, #12]
 80185da:	f004 feee 	bl	801d3ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80185de:	88fb      	ldrh	r3, [r7, #6]
 80185e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80185e4:	2b00      	cmp	r3, #0
 80185e6:	f040 80fd 	bne.w	80187e4 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80185ea:	68fb      	ldr	r3, [r7, #12]
 80185ec:	681b      	ldr	r3, [r3, #0]
 80185ee:	461a      	mov	r2, r3
 80185f0:	68bb      	ldr	r3, [r7, #8]
 80185f2:	781b      	ldrb	r3, [r3, #0]
 80185f4:	009b      	lsls	r3, r3, #2
 80185f6:	4413      	add	r3, r2
 80185f8:	881b      	ldrh	r3, [r3, #0]
 80185fa:	b29b      	uxth	r3, r3
 80185fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8018600:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8018604:	84fb      	strh	r3, [r7, #38]	; 0x26
 8018606:	68fb      	ldr	r3, [r7, #12]
 8018608:	681b      	ldr	r3, [r3, #0]
 801860a:	461a      	mov	r2, r3
 801860c:	68bb      	ldr	r3, [r7, #8]
 801860e:	781b      	ldrb	r3, [r3, #0]
 8018610:	009b      	lsls	r3, r3, #2
 8018612:	441a      	add	r2, r3
 8018614:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018616:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801861a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801861e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8018622:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018626:	b29b      	uxth	r3, r3
 8018628:	8013      	strh	r3, [r2, #0]
 801862a:	e0db      	b.n	80187e4 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 801862c:	88fb      	ldrh	r3, [r7, #6]
 801862e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8018632:	2b00      	cmp	r3, #0
 8018634:	d11f      	bne.n	8018676 <HAL_PCD_EP_DB_Transmit+0x372>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8018636:	68fb      	ldr	r3, [r7, #12]
 8018638:	681b      	ldr	r3, [r3, #0]
 801863a:	461a      	mov	r2, r3
 801863c:	68bb      	ldr	r3, [r7, #8]
 801863e:	781b      	ldrb	r3, [r3, #0]
 8018640:	009b      	lsls	r3, r3, #2
 8018642:	4413      	add	r3, r2
 8018644:	881b      	ldrh	r3, [r3, #0]
 8018646:	b29b      	uxth	r3, r3
 8018648:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801864c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8018650:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8018652:	68fb      	ldr	r3, [r7, #12]
 8018654:	681b      	ldr	r3, [r3, #0]
 8018656:	461a      	mov	r2, r3
 8018658:	68bb      	ldr	r3, [r7, #8]
 801865a:	781b      	ldrb	r3, [r3, #0]
 801865c:	009b      	lsls	r3, r3, #2
 801865e:	441a      	add	r2, r3
 8018660:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8018662:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8018666:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801866a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801866e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018672:	b29b      	uxth	r3, r3
 8018674:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8018676:	68bb      	ldr	r3, [r7, #8]
 8018678:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801867c:	2b01      	cmp	r3, #1
 801867e:	f040 80b1 	bne.w	80187e4 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8018682:	68bb      	ldr	r3, [r7, #8]
 8018684:	695a      	ldr	r2, [r3, #20]
 8018686:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8018688:	441a      	add	r2, r3
 801868a:	68bb      	ldr	r3, [r7, #8]
 801868c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 801868e:	68bb      	ldr	r3, [r7, #8]
 8018690:	69da      	ldr	r2, [r3, #28]
 8018692:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8018694:	441a      	add	r2, r3
 8018696:	68bb      	ldr	r3, [r7, #8]
 8018698:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 801869a:	68bb      	ldr	r3, [r7, #8]
 801869c:	6a1a      	ldr	r2, [r3, #32]
 801869e:	68bb      	ldr	r3, [r7, #8]
 80186a0:	691b      	ldr	r3, [r3, #16]
 80186a2:	429a      	cmp	r2, r3
 80186a4:	d309      	bcc.n	80186ba <HAL_PCD_EP_DB_Transmit+0x3b6>
        {
          len = ep->maxpacket;
 80186a6:	68bb      	ldr	r3, [r7, #8]
 80186a8:	691b      	ldr	r3, [r3, #16]
 80186aa:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 80186ac:	68bb      	ldr	r3, [r7, #8]
 80186ae:	6a1a      	ldr	r2, [r3, #32]
 80186b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80186b2:	1ad2      	subs	r2, r2, r3
 80186b4:	68bb      	ldr	r3, [r7, #8]
 80186b6:	621a      	str	r2, [r3, #32]
 80186b8:	e014      	b.n	80186e4 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else if (ep->xfer_len_db == 0U)
 80186ba:	68bb      	ldr	r3, [r7, #8]
 80186bc:	6a1b      	ldr	r3, [r3, #32]
 80186be:	2b00      	cmp	r3, #0
 80186c0:	d106      	bne.n	80186d0 <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = TxByteNbre;
 80186c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80186c4:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 80186c6:	68bb      	ldr	r3, [r7, #8]
 80186c8:	2200      	movs	r2, #0
 80186ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80186ce:	e009      	b.n	80186e4 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else
        {
          len = ep->xfer_len_db;
 80186d0:	68bb      	ldr	r3, [r7, #8]
 80186d2:	6a1b      	ldr	r3, [r3, #32]
 80186d4:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 80186d6:	68bb      	ldr	r3, [r7, #8]
 80186d8:	2200      	movs	r2, #0
 80186da:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80186dc:	68bb      	ldr	r3, [r7, #8]
 80186de:	2200      	movs	r2, #0
 80186e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80186e4:	68fb      	ldr	r3, [r7, #12]
 80186e6:	681b      	ldr	r3, [r3, #0]
 80186e8:	637b      	str	r3, [r7, #52]	; 0x34
 80186ea:	68bb      	ldr	r3, [r7, #8]
 80186ec:	785b      	ldrb	r3, [r3, #1]
 80186ee:	2b00      	cmp	r3, #0
 80186f0:	d155      	bne.n	801879e <HAL_PCD_EP_DB_Transmit+0x49a>
 80186f2:	68fb      	ldr	r3, [r7, #12]
 80186f4:	681b      	ldr	r3, [r3, #0]
 80186f6:	647b      	str	r3, [r7, #68]	; 0x44
 80186f8:	68fb      	ldr	r3, [r7, #12]
 80186fa:	681b      	ldr	r3, [r3, #0]
 80186fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018700:	b29b      	uxth	r3, r3
 8018702:	461a      	mov	r2, r3
 8018704:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018706:	4413      	add	r3, r2
 8018708:	647b      	str	r3, [r7, #68]	; 0x44
 801870a:	68bb      	ldr	r3, [r7, #8]
 801870c:	781b      	ldrb	r3, [r3, #0]
 801870e:	011a      	lsls	r2, r3, #4
 8018710:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018712:	4413      	add	r3, r2
 8018714:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8018718:	643b      	str	r3, [r7, #64]	; 0x40
 801871a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801871c:	2b00      	cmp	r3, #0
 801871e:	d112      	bne.n	8018746 <HAL_PCD_EP_DB_Transmit+0x442>
 8018720:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018722:	881b      	ldrh	r3, [r3, #0]
 8018724:	b29b      	uxth	r3, r3
 8018726:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801872a:	b29a      	uxth	r2, r3
 801872c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801872e:	801a      	strh	r2, [r3, #0]
 8018730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018732:	881b      	ldrh	r3, [r3, #0]
 8018734:	b29b      	uxth	r3, r3
 8018736:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801873a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801873e:	b29a      	uxth	r2, r3
 8018740:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018742:	801a      	strh	r2, [r3, #0]
 8018744:	e044      	b.n	80187d0 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8018746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018748:	2b3e      	cmp	r3, #62	; 0x3e
 801874a:	d811      	bhi.n	8018770 <HAL_PCD_EP_DB_Transmit+0x46c>
 801874c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801874e:	085b      	lsrs	r3, r3, #1
 8018750:	63fb      	str	r3, [r7, #60]	; 0x3c
 8018752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018754:	f003 0301 	and.w	r3, r3, #1
 8018758:	2b00      	cmp	r3, #0
 801875a:	d002      	beq.n	8018762 <HAL_PCD_EP_DB_Transmit+0x45e>
 801875c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801875e:	3301      	adds	r3, #1
 8018760:	63fb      	str	r3, [r7, #60]	; 0x3c
 8018762:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018764:	b29b      	uxth	r3, r3
 8018766:	029b      	lsls	r3, r3, #10
 8018768:	b29a      	uxth	r2, r3
 801876a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801876c:	801a      	strh	r2, [r3, #0]
 801876e:	e02f      	b.n	80187d0 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8018770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018772:	095b      	lsrs	r3, r3, #5
 8018774:	63fb      	str	r3, [r7, #60]	; 0x3c
 8018776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018778:	f003 031f 	and.w	r3, r3, #31
 801877c:	2b00      	cmp	r3, #0
 801877e:	d102      	bne.n	8018786 <HAL_PCD_EP_DB_Transmit+0x482>
 8018780:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018782:	3b01      	subs	r3, #1
 8018784:	63fb      	str	r3, [r7, #60]	; 0x3c
 8018786:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018788:	b29b      	uxth	r3, r3
 801878a:	029b      	lsls	r3, r3, #10
 801878c:	b29b      	uxth	r3, r3
 801878e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8018792:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8018796:	b29a      	uxth	r2, r3
 8018798:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801879a:	801a      	strh	r2, [r3, #0]
 801879c:	e018      	b.n	80187d0 <HAL_PCD_EP_DB_Transmit+0x4cc>
 801879e:	68bb      	ldr	r3, [r7, #8]
 80187a0:	785b      	ldrb	r3, [r3, #1]
 80187a2:	2b01      	cmp	r3, #1
 80187a4:	d114      	bne.n	80187d0 <HAL_PCD_EP_DB_Transmit+0x4cc>
 80187a6:	68fb      	ldr	r3, [r7, #12]
 80187a8:	681b      	ldr	r3, [r3, #0]
 80187aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80187ae:	b29b      	uxth	r3, r3
 80187b0:	461a      	mov	r2, r3
 80187b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80187b4:	4413      	add	r3, r2
 80187b6:	637b      	str	r3, [r7, #52]	; 0x34
 80187b8:	68bb      	ldr	r3, [r7, #8]
 80187ba:	781b      	ldrb	r3, [r3, #0]
 80187bc:	011a      	lsls	r2, r3, #4
 80187be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80187c0:	4413      	add	r3, r2
 80187c2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80187c6:	633b      	str	r3, [r7, #48]	; 0x30
 80187c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80187ca:	b29a      	uxth	r2, r3
 80187cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80187ce:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80187d0:	68fb      	ldr	r3, [r7, #12]
 80187d2:	6818      	ldr	r0, [r3, #0]
 80187d4:	68bb      	ldr	r3, [r7, #8]
 80187d6:	6959      	ldr	r1, [r3, #20]
 80187d8:	68bb      	ldr	r3, [r7, #8]
 80187da:	895a      	ldrh	r2, [r3, #10]
 80187dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80187de:	b29b      	uxth	r3, r3
 80187e0:	f003 fb45 	bl	801be6e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80187e4:	68fb      	ldr	r3, [r7, #12]
 80187e6:	681b      	ldr	r3, [r3, #0]
 80187e8:	461a      	mov	r2, r3
 80187ea:	68bb      	ldr	r3, [r7, #8]
 80187ec:	781b      	ldrb	r3, [r3, #0]
 80187ee:	009b      	lsls	r3, r3, #2
 80187f0:	4413      	add	r3, r2
 80187f2:	881b      	ldrh	r3, [r3, #0]
 80187f4:	b29b      	uxth	r3, r3
 80187f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80187fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80187fe:	823b      	strh	r3, [r7, #16]
 8018800:	8a3b      	ldrh	r3, [r7, #16]
 8018802:	f083 0310 	eor.w	r3, r3, #16
 8018806:	823b      	strh	r3, [r7, #16]
 8018808:	8a3b      	ldrh	r3, [r7, #16]
 801880a:	f083 0320 	eor.w	r3, r3, #32
 801880e:	823b      	strh	r3, [r7, #16]
 8018810:	68fb      	ldr	r3, [r7, #12]
 8018812:	681b      	ldr	r3, [r3, #0]
 8018814:	461a      	mov	r2, r3
 8018816:	68bb      	ldr	r3, [r7, #8]
 8018818:	781b      	ldrb	r3, [r3, #0]
 801881a:	009b      	lsls	r3, r3, #2
 801881c:	441a      	add	r2, r3
 801881e:	8a3b      	ldrh	r3, [r7, #16]
 8018820:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8018824:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8018828:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801882c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018830:	b29b      	uxth	r3, r3
 8018832:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8018834:	2300      	movs	r3, #0
}
 8018836:	4618      	mov	r0, r3
 8018838:	3748      	adds	r7, #72	; 0x48
 801883a:	46bd      	mov	sp, r7
 801883c:	bd80      	pop	{r7, pc}

0801883e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 801883e:	b480      	push	{r7}
 8018840:	b087      	sub	sp, #28
 8018842:	af00      	add	r7, sp, #0
 8018844:	60f8      	str	r0, [r7, #12]
 8018846:	607b      	str	r3, [r7, #4]
 8018848:	460b      	mov	r3, r1
 801884a:	817b      	strh	r3, [r7, #10]
 801884c:	4613      	mov	r3, r2
 801884e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8018850:	897b      	ldrh	r3, [r7, #10]
 8018852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8018856:	b29b      	uxth	r3, r3
 8018858:	2b00      	cmp	r3, #0
 801885a:	d00b      	beq.n	8018874 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 801885c:	897b      	ldrh	r3, [r7, #10]
 801885e:	f003 0307 	and.w	r3, r3, #7
 8018862:	1c5a      	adds	r2, r3, #1
 8018864:	4613      	mov	r3, r2
 8018866:	009b      	lsls	r3, r3, #2
 8018868:	4413      	add	r3, r2
 801886a:	00db      	lsls	r3, r3, #3
 801886c:	68fa      	ldr	r2, [r7, #12]
 801886e:	4413      	add	r3, r2
 8018870:	617b      	str	r3, [r7, #20]
 8018872:	e009      	b.n	8018888 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8018874:	897a      	ldrh	r2, [r7, #10]
 8018876:	4613      	mov	r3, r2
 8018878:	009b      	lsls	r3, r3, #2
 801887a:	4413      	add	r3, r2
 801887c:	00db      	lsls	r3, r3, #3
 801887e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8018882:	68fa      	ldr	r2, [r7, #12]
 8018884:	4413      	add	r3, r2
 8018886:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8018888:	893b      	ldrh	r3, [r7, #8]
 801888a:	2b00      	cmp	r3, #0
 801888c:	d107      	bne.n	801889e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 801888e:	697b      	ldr	r3, [r7, #20]
 8018890:	2200      	movs	r2, #0
 8018892:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8018894:	687b      	ldr	r3, [r7, #4]
 8018896:	b29a      	uxth	r2, r3
 8018898:	697b      	ldr	r3, [r7, #20]
 801889a:	80da      	strh	r2, [r3, #6]
 801889c:	e00b      	b.n	80188b6 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 801889e:	697b      	ldr	r3, [r7, #20]
 80188a0:	2201      	movs	r2, #1
 80188a2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80188a4:	687b      	ldr	r3, [r7, #4]
 80188a6:	b29a      	uxth	r2, r3
 80188a8:	697b      	ldr	r3, [r7, #20]
 80188aa:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	0c1b      	lsrs	r3, r3, #16
 80188b0:	b29a      	uxth	r2, r3
 80188b2:	697b      	ldr	r3, [r7, #20]
 80188b4:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80188b6:	2300      	movs	r3, #0
}
 80188b8:	4618      	mov	r0, r3
 80188ba:	371c      	adds	r7, #28
 80188bc:	46bd      	mov	sp, r7
 80188be:	bc80      	pop	{r7}
 80188c0:	4770      	bx	lr
	...

080188c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80188c4:	b580      	push	{r7, lr}
 80188c6:	b086      	sub	sp, #24
 80188c8:	af00      	add	r7, sp, #0
 80188ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	2b00      	cmp	r3, #0
 80188d0:	d101      	bne.n	80188d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80188d2:	2301      	movs	r3, #1
 80188d4:	e26c      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80188d6:	687b      	ldr	r3, [r7, #4]
 80188d8:	681b      	ldr	r3, [r3, #0]
 80188da:	f003 0301 	and.w	r3, r3, #1
 80188de:	2b00      	cmp	r3, #0
 80188e0:	f000 8087 	beq.w	80189f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80188e4:	4b92      	ldr	r3, [pc, #584]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 80188e6:	685b      	ldr	r3, [r3, #4]
 80188e8:	f003 030c 	and.w	r3, r3, #12
 80188ec:	2b04      	cmp	r3, #4
 80188ee:	d00c      	beq.n	801890a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80188f0:	4b8f      	ldr	r3, [pc, #572]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 80188f2:	685b      	ldr	r3, [r3, #4]
 80188f4:	f003 030c 	and.w	r3, r3, #12
 80188f8:	2b08      	cmp	r3, #8
 80188fa:	d112      	bne.n	8018922 <HAL_RCC_OscConfig+0x5e>
 80188fc:	4b8c      	ldr	r3, [pc, #560]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 80188fe:	685b      	ldr	r3, [r3, #4]
 8018900:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8018904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018908:	d10b      	bne.n	8018922 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801890a:	4b89      	ldr	r3, [pc, #548]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 801890c:	681b      	ldr	r3, [r3, #0]
 801890e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8018912:	2b00      	cmp	r3, #0
 8018914:	d06c      	beq.n	80189f0 <HAL_RCC_OscConfig+0x12c>
 8018916:	687b      	ldr	r3, [r7, #4]
 8018918:	685b      	ldr	r3, [r3, #4]
 801891a:	2b00      	cmp	r3, #0
 801891c:	d168      	bne.n	80189f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 801891e:	2301      	movs	r3, #1
 8018920:	e246      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8018922:	687b      	ldr	r3, [r7, #4]
 8018924:	685b      	ldr	r3, [r3, #4]
 8018926:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801892a:	d106      	bne.n	801893a <HAL_RCC_OscConfig+0x76>
 801892c:	4b80      	ldr	r3, [pc, #512]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 801892e:	681b      	ldr	r3, [r3, #0]
 8018930:	4a7f      	ldr	r2, [pc, #508]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018932:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8018936:	6013      	str	r3, [r2, #0]
 8018938:	e02e      	b.n	8018998 <HAL_RCC_OscConfig+0xd4>
 801893a:	687b      	ldr	r3, [r7, #4]
 801893c:	685b      	ldr	r3, [r3, #4]
 801893e:	2b00      	cmp	r3, #0
 8018940:	d10c      	bne.n	801895c <HAL_RCC_OscConfig+0x98>
 8018942:	4b7b      	ldr	r3, [pc, #492]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018944:	681b      	ldr	r3, [r3, #0]
 8018946:	4a7a      	ldr	r2, [pc, #488]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018948:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801894c:	6013      	str	r3, [r2, #0]
 801894e:	4b78      	ldr	r3, [pc, #480]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018950:	681b      	ldr	r3, [r3, #0]
 8018952:	4a77      	ldr	r2, [pc, #476]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018954:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8018958:	6013      	str	r3, [r2, #0]
 801895a:	e01d      	b.n	8018998 <HAL_RCC_OscConfig+0xd4>
 801895c:	687b      	ldr	r3, [r7, #4]
 801895e:	685b      	ldr	r3, [r3, #4]
 8018960:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8018964:	d10c      	bne.n	8018980 <HAL_RCC_OscConfig+0xbc>
 8018966:	4b72      	ldr	r3, [pc, #456]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018968:	681b      	ldr	r3, [r3, #0]
 801896a:	4a71      	ldr	r2, [pc, #452]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 801896c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8018970:	6013      	str	r3, [r2, #0]
 8018972:	4b6f      	ldr	r3, [pc, #444]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018974:	681b      	ldr	r3, [r3, #0]
 8018976:	4a6e      	ldr	r2, [pc, #440]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801897c:	6013      	str	r3, [r2, #0]
 801897e:	e00b      	b.n	8018998 <HAL_RCC_OscConfig+0xd4>
 8018980:	4b6b      	ldr	r3, [pc, #428]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018982:	681b      	ldr	r3, [r3, #0]
 8018984:	4a6a      	ldr	r2, [pc, #424]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018986:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801898a:	6013      	str	r3, [r2, #0]
 801898c:	4b68      	ldr	r3, [pc, #416]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 801898e:	681b      	ldr	r3, [r3, #0]
 8018990:	4a67      	ldr	r2, [pc, #412]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018992:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8018996:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8018998:	687b      	ldr	r3, [r7, #4]
 801899a:	685b      	ldr	r3, [r3, #4]
 801899c:	2b00      	cmp	r3, #0
 801899e:	d013      	beq.n	80189c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80189a0:	f7fc fa60 	bl	8014e64 <HAL_GetTick>
 80189a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80189a6:	e008      	b.n	80189ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80189a8:	f7fc fa5c 	bl	8014e64 <HAL_GetTick>
 80189ac:	4602      	mov	r2, r0
 80189ae:	693b      	ldr	r3, [r7, #16]
 80189b0:	1ad3      	subs	r3, r2, r3
 80189b2:	2b64      	cmp	r3, #100	; 0x64
 80189b4:	d901      	bls.n	80189ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80189b6:	2303      	movs	r3, #3
 80189b8:	e1fa      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80189ba:	4b5d      	ldr	r3, [pc, #372]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 80189bc:	681b      	ldr	r3, [r3, #0]
 80189be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80189c2:	2b00      	cmp	r3, #0
 80189c4:	d0f0      	beq.n	80189a8 <HAL_RCC_OscConfig+0xe4>
 80189c6:	e014      	b.n	80189f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80189c8:	f7fc fa4c 	bl	8014e64 <HAL_GetTick>
 80189cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80189ce:	e008      	b.n	80189e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80189d0:	f7fc fa48 	bl	8014e64 <HAL_GetTick>
 80189d4:	4602      	mov	r2, r0
 80189d6:	693b      	ldr	r3, [r7, #16]
 80189d8:	1ad3      	subs	r3, r2, r3
 80189da:	2b64      	cmp	r3, #100	; 0x64
 80189dc:	d901      	bls.n	80189e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80189de:	2303      	movs	r3, #3
 80189e0:	e1e6      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80189e2:	4b53      	ldr	r3, [pc, #332]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 80189e4:	681b      	ldr	r3, [r3, #0]
 80189e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80189ea:	2b00      	cmp	r3, #0
 80189ec:	d1f0      	bne.n	80189d0 <HAL_RCC_OscConfig+0x10c>
 80189ee:	e000      	b.n	80189f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80189f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80189f2:	687b      	ldr	r3, [r7, #4]
 80189f4:	681b      	ldr	r3, [r3, #0]
 80189f6:	f003 0302 	and.w	r3, r3, #2
 80189fa:	2b00      	cmp	r3, #0
 80189fc:	d063      	beq.n	8018ac6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80189fe:	4b4c      	ldr	r3, [pc, #304]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018a00:	685b      	ldr	r3, [r3, #4]
 8018a02:	f003 030c 	and.w	r3, r3, #12
 8018a06:	2b00      	cmp	r3, #0
 8018a08:	d00b      	beq.n	8018a22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8018a0a:	4b49      	ldr	r3, [pc, #292]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018a0c:	685b      	ldr	r3, [r3, #4]
 8018a0e:	f003 030c 	and.w	r3, r3, #12
 8018a12:	2b08      	cmp	r3, #8
 8018a14:	d11c      	bne.n	8018a50 <HAL_RCC_OscConfig+0x18c>
 8018a16:	4b46      	ldr	r3, [pc, #280]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018a18:	685b      	ldr	r3, [r3, #4]
 8018a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8018a1e:	2b00      	cmp	r3, #0
 8018a20:	d116      	bne.n	8018a50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8018a22:	4b43      	ldr	r3, [pc, #268]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018a24:	681b      	ldr	r3, [r3, #0]
 8018a26:	f003 0302 	and.w	r3, r3, #2
 8018a2a:	2b00      	cmp	r3, #0
 8018a2c:	d005      	beq.n	8018a3a <HAL_RCC_OscConfig+0x176>
 8018a2e:	687b      	ldr	r3, [r7, #4]
 8018a30:	691b      	ldr	r3, [r3, #16]
 8018a32:	2b01      	cmp	r3, #1
 8018a34:	d001      	beq.n	8018a3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8018a36:	2301      	movs	r3, #1
 8018a38:	e1ba      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8018a3a:	4b3d      	ldr	r3, [pc, #244]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018a3c:	681b      	ldr	r3, [r3, #0]
 8018a3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8018a42:	687b      	ldr	r3, [r7, #4]
 8018a44:	695b      	ldr	r3, [r3, #20]
 8018a46:	00db      	lsls	r3, r3, #3
 8018a48:	4939      	ldr	r1, [pc, #228]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018a4a:	4313      	orrs	r3, r2
 8018a4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8018a4e:	e03a      	b.n	8018ac6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	691b      	ldr	r3, [r3, #16]
 8018a54:	2b00      	cmp	r3, #0
 8018a56:	d020      	beq.n	8018a9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8018a58:	4b36      	ldr	r3, [pc, #216]	; (8018b34 <HAL_RCC_OscConfig+0x270>)
 8018a5a:	2201      	movs	r2, #1
 8018a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8018a5e:	f7fc fa01 	bl	8014e64 <HAL_GetTick>
 8018a62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8018a64:	e008      	b.n	8018a78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8018a66:	f7fc f9fd 	bl	8014e64 <HAL_GetTick>
 8018a6a:	4602      	mov	r2, r0
 8018a6c:	693b      	ldr	r3, [r7, #16]
 8018a6e:	1ad3      	subs	r3, r2, r3
 8018a70:	2b02      	cmp	r3, #2
 8018a72:	d901      	bls.n	8018a78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8018a74:	2303      	movs	r3, #3
 8018a76:	e19b      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8018a78:	4b2d      	ldr	r3, [pc, #180]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018a7a:	681b      	ldr	r3, [r3, #0]
 8018a7c:	f003 0302 	and.w	r3, r3, #2
 8018a80:	2b00      	cmp	r3, #0
 8018a82:	d0f0      	beq.n	8018a66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8018a84:	4b2a      	ldr	r3, [pc, #168]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018a86:	681b      	ldr	r3, [r3, #0]
 8018a88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8018a8c:	687b      	ldr	r3, [r7, #4]
 8018a8e:	695b      	ldr	r3, [r3, #20]
 8018a90:	00db      	lsls	r3, r3, #3
 8018a92:	4927      	ldr	r1, [pc, #156]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018a94:	4313      	orrs	r3, r2
 8018a96:	600b      	str	r3, [r1, #0]
 8018a98:	e015      	b.n	8018ac6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8018a9a:	4b26      	ldr	r3, [pc, #152]	; (8018b34 <HAL_RCC_OscConfig+0x270>)
 8018a9c:	2200      	movs	r2, #0
 8018a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8018aa0:	f7fc f9e0 	bl	8014e64 <HAL_GetTick>
 8018aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8018aa6:	e008      	b.n	8018aba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8018aa8:	f7fc f9dc 	bl	8014e64 <HAL_GetTick>
 8018aac:	4602      	mov	r2, r0
 8018aae:	693b      	ldr	r3, [r7, #16]
 8018ab0:	1ad3      	subs	r3, r2, r3
 8018ab2:	2b02      	cmp	r3, #2
 8018ab4:	d901      	bls.n	8018aba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8018ab6:	2303      	movs	r3, #3
 8018ab8:	e17a      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8018aba:	4b1d      	ldr	r3, [pc, #116]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018abc:	681b      	ldr	r3, [r3, #0]
 8018abe:	f003 0302 	and.w	r3, r3, #2
 8018ac2:	2b00      	cmp	r3, #0
 8018ac4:	d1f0      	bne.n	8018aa8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8018ac6:	687b      	ldr	r3, [r7, #4]
 8018ac8:	681b      	ldr	r3, [r3, #0]
 8018aca:	f003 0308 	and.w	r3, r3, #8
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	d03a      	beq.n	8018b48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	699b      	ldr	r3, [r3, #24]
 8018ad6:	2b00      	cmp	r3, #0
 8018ad8:	d019      	beq.n	8018b0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8018ada:	4b17      	ldr	r3, [pc, #92]	; (8018b38 <HAL_RCC_OscConfig+0x274>)
 8018adc:	2201      	movs	r2, #1
 8018ade:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8018ae0:	f7fc f9c0 	bl	8014e64 <HAL_GetTick>
 8018ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8018ae6:	e008      	b.n	8018afa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8018ae8:	f7fc f9bc 	bl	8014e64 <HAL_GetTick>
 8018aec:	4602      	mov	r2, r0
 8018aee:	693b      	ldr	r3, [r7, #16]
 8018af0:	1ad3      	subs	r3, r2, r3
 8018af2:	2b02      	cmp	r3, #2
 8018af4:	d901      	bls.n	8018afa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8018af6:	2303      	movs	r3, #3
 8018af8:	e15a      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8018afa:	4b0d      	ldr	r3, [pc, #52]	; (8018b30 <HAL_RCC_OscConfig+0x26c>)
 8018afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018afe:	f003 0302 	and.w	r3, r3, #2
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	d0f0      	beq.n	8018ae8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8018b06:	2001      	movs	r0, #1
 8018b08:	f000 fada 	bl	80190c0 <RCC_Delay>
 8018b0c:	e01c      	b.n	8018b48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8018b0e:	4b0a      	ldr	r3, [pc, #40]	; (8018b38 <HAL_RCC_OscConfig+0x274>)
 8018b10:	2200      	movs	r2, #0
 8018b12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8018b14:	f7fc f9a6 	bl	8014e64 <HAL_GetTick>
 8018b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8018b1a:	e00f      	b.n	8018b3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8018b1c:	f7fc f9a2 	bl	8014e64 <HAL_GetTick>
 8018b20:	4602      	mov	r2, r0
 8018b22:	693b      	ldr	r3, [r7, #16]
 8018b24:	1ad3      	subs	r3, r2, r3
 8018b26:	2b02      	cmp	r3, #2
 8018b28:	d908      	bls.n	8018b3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8018b2a:	2303      	movs	r3, #3
 8018b2c:	e140      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
 8018b2e:	bf00      	nop
 8018b30:	40021000 	.word	0x40021000
 8018b34:	42420000 	.word	0x42420000
 8018b38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8018b3c:	4b9e      	ldr	r3, [pc, #632]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018b40:	f003 0302 	and.w	r3, r3, #2
 8018b44:	2b00      	cmp	r3, #0
 8018b46:	d1e9      	bne.n	8018b1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8018b48:	687b      	ldr	r3, [r7, #4]
 8018b4a:	681b      	ldr	r3, [r3, #0]
 8018b4c:	f003 0304 	and.w	r3, r3, #4
 8018b50:	2b00      	cmp	r3, #0
 8018b52:	f000 80a6 	beq.w	8018ca2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8018b56:	2300      	movs	r3, #0
 8018b58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8018b5a:	4b97      	ldr	r3, [pc, #604]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018b5c:	69db      	ldr	r3, [r3, #28]
 8018b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8018b62:	2b00      	cmp	r3, #0
 8018b64:	d10d      	bne.n	8018b82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8018b66:	4b94      	ldr	r3, [pc, #592]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018b68:	69db      	ldr	r3, [r3, #28]
 8018b6a:	4a93      	ldr	r2, [pc, #588]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8018b70:	61d3      	str	r3, [r2, #28]
 8018b72:	4b91      	ldr	r3, [pc, #580]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018b74:	69db      	ldr	r3, [r3, #28]
 8018b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8018b7a:	60bb      	str	r3, [r7, #8]
 8018b7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8018b7e:	2301      	movs	r3, #1
 8018b80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8018b82:	4b8e      	ldr	r3, [pc, #568]	; (8018dbc <HAL_RCC_OscConfig+0x4f8>)
 8018b84:	681b      	ldr	r3, [r3, #0]
 8018b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8018b8a:	2b00      	cmp	r3, #0
 8018b8c:	d118      	bne.n	8018bc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8018b8e:	4b8b      	ldr	r3, [pc, #556]	; (8018dbc <HAL_RCC_OscConfig+0x4f8>)
 8018b90:	681b      	ldr	r3, [r3, #0]
 8018b92:	4a8a      	ldr	r2, [pc, #552]	; (8018dbc <HAL_RCC_OscConfig+0x4f8>)
 8018b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8018b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8018b9a:	f7fc f963 	bl	8014e64 <HAL_GetTick>
 8018b9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8018ba0:	e008      	b.n	8018bb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8018ba2:	f7fc f95f 	bl	8014e64 <HAL_GetTick>
 8018ba6:	4602      	mov	r2, r0
 8018ba8:	693b      	ldr	r3, [r7, #16]
 8018baa:	1ad3      	subs	r3, r2, r3
 8018bac:	2b64      	cmp	r3, #100	; 0x64
 8018bae:	d901      	bls.n	8018bb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8018bb0:	2303      	movs	r3, #3
 8018bb2:	e0fd      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8018bb4:	4b81      	ldr	r3, [pc, #516]	; (8018dbc <HAL_RCC_OscConfig+0x4f8>)
 8018bb6:	681b      	ldr	r3, [r3, #0]
 8018bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8018bbc:	2b00      	cmp	r3, #0
 8018bbe:	d0f0      	beq.n	8018ba2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	68db      	ldr	r3, [r3, #12]
 8018bc4:	2b01      	cmp	r3, #1
 8018bc6:	d106      	bne.n	8018bd6 <HAL_RCC_OscConfig+0x312>
 8018bc8:	4b7b      	ldr	r3, [pc, #492]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018bca:	6a1b      	ldr	r3, [r3, #32]
 8018bcc:	4a7a      	ldr	r2, [pc, #488]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018bce:	f043 0301 	orr.w	r3, r3, #1
 8018bd2:	6213      	str	r3, [r2, #32]
 8018bd4:	e02d      	b.n	8018c32 <HAL_RCC_OscConfig+0x36e>
 8018bd6:	687b      	ldr	r3, [r7, #4]
 8018bd8:	68db      	ldr	r3, [r3, #12]
 8018bda:	2b00      	cmp	r3, #0
 8018bdc:	d10c      	bne.n	8018bf8 <HAL_RCC_OscConfig+0x334>
 8018bde:	4b76      	ldr	r3, [pc, #472]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018be0:	6a1b      	ldr	r3, [r3, #32]
 8018be2:	4a75      	ldr	r2, [pc, #468]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018be4:	f023 0301 	bic.w	r3, r3, #1
 8018be8:	6213      	str	r3, [r2, #32]
 8018bea:	4b73      	ldr	r3, [pc, #460]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018bec:	6a1b      	ldr	r3, [r3, #32]
 8018bee:	4a72      	ldr	r2, [pc, #456]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018bf0:	f023 0304 	bic.w	r3, r3, #4
 8018bf4:	6213      	str	r3, [r2, #32]
 8018bf6:	e01c      	b.n	8018c32 <HAL_RCC_OscConfig+0x36e>
 8018bf8:	687b      	ldr	r3, [r7, #4]
 8018bfa:	68db      	ldr	r3, [r3, #12]
 8018bfc:	2b05      	cmp	r3, #5
 8018bfe:	d10c      	bne.n	8018c1a <HAL_RCC_OscConfig+0x356>
 8018c00:	4b6d      	ldr	r3, [pc, #436]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c02:	6a1b      	ldr	r3, [r3, #32]
 8018c04:	4a6c      	ldr	r2, [pc, #432]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c06:	f043 0304 	orr.w	r3, r3, #4
 8018c0a:	6213      	str	r3, [r2, #32]
 8018c0c:	4b6a      	ldr	r3, [pc, #424]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c0e:	6a1b      	ldr	r3, [r3, #32]
 8018c10:	4a69      	ldr	r2, [pc, #420]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c12:	f043 0301 	orr.w	r3, r3, #1
 8018c16:	6213      	str	r3, [r2, #32]
 8018c18:	e00b      	b.n	8018c32 <HAL_RCC_OscConfig+0x36e>
 8018c1a:	4b67      	ldr	r3, [pc, #412]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c1c:	6a1b      	ldr	r3, [r3, #32]
 8018c1e:	4a66      	ldr	r2, [pc, #408]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c20:	f023 0301 	bic.w	r3, r3, #1
 8018c24:	6213      	str	r3, [r2, #32]
 8018c26:	4b64      	ldr	r3, [pc, #400]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c28:	6a1b      	ldr	r3, [r3, #32]
 8018c2a:	4a63      	ldr	r2, [pc, #396]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c2c:	f023 0304 	bic.w	r3, r3, #4
 8018c30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8018c32:	687b      	ldr	r3, [r7, #4]
 8018c34:	68db      	ldr	r3, [r3, #12]
 8018c36:	2b00      	cmp	r3, #0
 8018c38:	d015      	beq.n	8018c66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8018c3a:	f7fc f913 	bl	8014e64 <HAL_GetTick>
 8018c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8018c40:	e00a      	b.n	8018c58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8018c42:	f7fc f90f 	bl	8014e64 <HAL_GetTick>
 8018c46:	4602      	mov	r2, r0
 8018c48:	693b      	ldr	r3, [r7, #16]
 8018c4a:	1ad3      	subs	r3, r2, r3
 8018c4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8018c50:	4293      	cmp	r3, r2
 8018c52:	d901      	bls.n	8018c58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8018c54:	2303      	movs	r3, #3
 8018c56:	e0ab      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8018c58:	4b57      	ldr	r3, [pc, #348]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c5a:	6a1b      	ldr	r3, [r3, #32]
 8018c5c:	f003 0302 	and.w	r3, r3, #2
 8018c60:	2b00      	cmp	r3, #0
 8018c62:	d0ee      	beq.n	8018c42 <HAL_RCC_OscConfig+0x37e>
 8018c64:	e014      	b.n	8018c90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8018c66:	f7fc f8fd 	bl	8014e64 <HAL_GetTick>
 8018c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8018c6c:	e00a      	b.n	8018c84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8018c6e:	f7fc f8f9 	bl	8014e64 <HAL_GetTick>
 8018c72:	4602      	mov	r2, r0
 8018c74:	693b      	ldr	r3, [r7, #16]
 8018c76:	1ad3      	subs	r3, r2, r3
 8018c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8018c7c:	4293      	cmp	r3, r2
 8018c7e:	d901      	bls.n	8018c84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8018c80:	2303      	movs	r3, #3
 8018c82:	e095      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8018c84:	4b4c      	ldr	r3, [pc, #304]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c86:	6a1b      	ldr	r3, [r3, #32]
 8018c88:	f003 0302 	and.w	r3, r3, #2
 8018c8c:	2b00      	cmp	r3, #0
 8018c8e:	d1ee      	bne.n	8018c6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8018c90:	7dfb      	ldrb	r3, [r7, #23]
 8018c92:	2b01      	cmp	r3, #1
 8018c94:	d105      	bne.n	8018ca2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8018c96:	4b48      	ldr	r3, [pc, #288]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c98:	69db      	ldr	r3, [r3, #28]
 8018c9a:	4a47      	ldr	r2, [pc, #284]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018c9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8018ca0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8018ca2:	687b      	ldr	r3, [r7, #4]
 8018ca4:	69db      	ldr	r3, [r3, #28]
 8018ca6:	2b00      	cmp	r3, #0
 8018ca8:	f000 8081 	beq.w	8018dae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8018cac:	4b42      	ldr	r3, [pc, #264]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018cae:	685b      	ldr	r3, [r3, #4]
 8018cb0:	f003 030c 	and.w	r3, r3, #12
 8018cb4:	2b08      	cmp	r3, #8
 8018cb6:	d061      	beq.n	8018d7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8018cb8:	687b      	ldr	r3, [r7, #4]
 8018cba:	69db      	ldr	r3, [r3, #28]
 8018cbc:	2b02      	cmp	r3, #2
 8018cbe:	d146      	bne.n	8018d4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8018cc0:	4b3f      	ldr	r3, [pc, #252]	; (8018dc0 <HAL_RCC_OscConfig+0x4fc>)
 8018cc2:	2200      	movs	r2, #0
 8018cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8018cc6:	f7fc f8cd 	bl	8014e64 <HAL_GetTick>
 8018cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8018ccc:	e008      	b.n	8018ce0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8018cce:	f7fc f8c9 	bl	8014e64 <HAL_GetTick>
 8018cd2:	4602      	mov	r2, r0
 8018cd4:	693b      	ldr	r3, [r7, #16]
 8018cd6:	1ad3      	subs	r3, r2, r3
 8018cd8:	2b02      	cmp	r3, #2
 8018cda:	d901      	bls.n	8018ce0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8018cdc:	2303      	movs	r3, #3
 8018cde:	e067      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8018ce0:	4b35      	ldr	r3, [pc, #212]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018ce2:	681b      	ldr	r3, [r3, #0]
 8018ce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8018ce8:	2b00      	cmp	r3, #0
 8018cea:	d1f0      	bne.n	8018cce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8018cec:	687b      	ldr	r3, [r7, #4]
 8018cee:	6a1b      	ldr	r3, [r3, #32]
 8018cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018cf4:	d108      	bne.n	8018d08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8018cf6:	4b30      	ldr	r3, [pc, #192]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018cf8:	685b      	ldr	r3, [r3, #4]
 8018cfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8018cfe:	687b      	ldr	r3, [r7, #4]
 8018d00:	689b      	ldr	r3, [r3, #8]
 8018d02:	492d      	ldr	r1, [pc, #180]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018d04:	4313      	orrs	r3, r2
 8018d06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8018d08:	4b2b      	ldr	r3, [pc, #172]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018d0a:	685b      	ldr	r3, [r3, #4]
 8018d0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8018d10:	687b      	ldr	r3, [r7, #4]
 8018d12:	6a19      	ldr	r1, [r3, #32]
 8018d14:	687b      	ldr	r3, [r7, #4]
 8018d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018d18:	430b      	orrs	r3, r1
 8018d1a:	4927      	ldr	r1, [pc, #156]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018d1c:	4313      	orrs	r3, r2
 8018d1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8018d20:	4b27      	ldr	r3, [pc, #156]	; (8018dc0 <HAL_RCC_OscConfig+0x4fc>)
 8018d22:	2201      	movs	r2, #1
 8018d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8018d26:	f7fc f89d 	bl	8014e64 <HAL_GetTick>
 8018d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8018d2c:	e008      	b.n	8018d40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8018d2e:	f7fc f899 	bl	8014e64 <HAL_GetTick>
 8018d32:	4602      	mov	r2, r0
 8018d34:	693b      	ldr	r3, [r7, #16]
 8018d36:	1ad3      	subs	r3, r2, r3
 8018d38:	2b02      	cmp	r3, #2
 8018d3a:	d901      	bls.n	8018d40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8018d3c:	2303      	movs	r3, #3
 8018d3e:	e037      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8018d40:	4b1d      	ldr	r3, [pc, #116]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018d42:	681b      	ldr	r3, [r3, #0]
 8018d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8018d48:	2b00      	cmp	r3, #0
 8018d4a:	d0f0      	beq.n	8018d2e <HAL_RCC_OscConfig+0x46a>
 8018d4c:	e02f      	b.n	8018dae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8018d4e:	4b1c      	ldr	r3, [pc, #112]	; (8018dc0 <HAL_RCC_OscConfig+0x4fc>)
 8018d50:	2200      	movs	r2, #0
 8018d52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8018d54:	f7fc f886 	bl	8014e64 <HAL_GetTick>
 8018d58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8018d5a:	e008      	b.n	8018d6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8018d5c:	f7fc f882 	bl	8014e64 <HAL_GetTick>
 8018d60:	4602      	mov	r2, r0
 8018d62:	693b      	ldr	r3, [r7, #16]
 8018d64:	1ad3      	subs	r3, r2, r3
 8018d66:	2b02      	cmp	r3, #2
 8018d68:	d901      	bls.n	8018d6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8018d6a:	2303      	movs	r3, #3
 8018d6c:	e020      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8018d6e:	4b12      	ldr	r3, [pc, #72]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018d70:	681b      	ldr	r3, [r3, #0]
 8018d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8018d76:	2b00      	cmp	r3, #0
 8018d78:	d1f0      	bne.n	8018d5c <HAL_RCC_OscConfig+0x498>
 8018d7a:	e018      	b.n	8018dae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8018d7c:	687b      	ldr	r3, [r7, #4]
 8018d7e:	69db      	ldr	r3, [r3, #28]
 8018d80:	2b01      	cmp	r3, #1
 8018d82:	d101      	bne.n	8018d88 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8018d84:	2301      	movs	r3, #1
 8018d86:	e013      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8018d88:	4b0b      	ldr	r3, [pc, #44]	; (8018db8 <HAL_RCC_OscConfig+0x4f4>)
 8018d8a:	685b      	ldr	r3, [r3, #4]
 8018d8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8018d8e:	68fb      	ldr	r3, [r7, #12]
 8018d90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8018d94:	687b      	ldr	r3, [r7, #4]
 8018d96:	6a1b      	ldr	r3, [r3, #32]
 8018d98:	429a      	cmp	r2, r3
 8018d9a:	d106      	bne.n	8018daa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8018d9c:	68fb      	ldr	r3, [r7, #12]
 8018d9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8018da2:	687b      	ldr	r3, [r7, #4]
 8018da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8018da6:	429a      	cmp	r2, r3
 8018da8:	d001      	beq.n	8018dae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8018daa:	2301      	movs	r3, #1
 8018dac:	e000      	b.n	8018db0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8018dae:	2300      	movs	r3, #0
}
 8018db0:	4618      	mov	r0, r3
 8018db2:	3718      	adds	r7, #24
 8018db4:	46bd      	mov	sp, r7
 8018db6:	bd80      	pop	{r7, pc}
 8018db8:	40021000 	.word	0x40021000
 8018dbc:	40007000 	.word	0x40007000
 8018dc0:	42420060 	.word	0x42420060

08018dc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8018dc4:	b580      	push	{r7, lr}
 8018dc6:	b084      	sub	sp, #16
 8018dc8:	af00      	add	r7, sp, #0
 8018dca:	6078      	str	r0, [r7, #4]
 8018dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8018dce:	687b      	ldr	r3, [r7, #4]
 8018dd0:	2b00      	cmp	r3, #0
 8018dd2:	d101      	bne.n	8018dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8018dd4:	2301      	movs	r3, #1
 8018dd6:	e0d0      	b.n	8018f7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8018dd8:	4b6a      	ldr	r3, [pc, #424]	; (8018f84 <HAL_RCC_ClockConfig+0x1c0>)
 8018dda:	681b      	ldr	r3, [r3, #0]
 8018ddc:	f003 0307 	and.w	r3, r3, #7
 8018de0:	683a      	ldr	r2, [r7, #0]
 8018de2:	429a      	cmp	r2, r3
 8018de4:	d910      	bls.n	8018e08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8018de6:	4b67      	ldr	r3, [pc, #412]	; (8018f84 <HAL_RCC_ClockConfig+0x1c0>)
 8018de8:	681b      	ldr	r3, [r3, #0]
 8018dea:	f023 0207 	bic.w	r2, r3, #7
 8018dee:	4965      	ldr	r1, [pc, #404]	; (8018f84 <HAL_RCC_ClockConfig+0x1c0>)
 8018df0:	683b      	ldr	r3, [r7, #0]
 8018df2:	4313      	orrs	r3, r2
 8018df4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8018df6:	4b63      	ldr	r3, [pc, #396]	; (8018f84 <HAL_RCC_ClockConfig+0x1c0>)
 8018df8:	681b      	ldr	r3, [r3, #0]
 8018dfa:	f003 0307 	and.w	r3, r3, #7
 8018dfe:	683a      	ldr	r2, [r7, #0]
 8018e00:	429a      	cmp	r2, r3
 8018e02:	d001      	beq.n	8018e08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8018e04:	2301      	movs	r3, #1
 8018e06:	e0b8      	b.n	8018f7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8018e08:	687b      	ldr	r3, [r7, #4]
 8018e0a:	681b      	ldr	r3, [r3, #0]
 8018e0c:	f003 0302 	and.w	r3, r3, #2
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d020      	beq.n	8018e56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8018e14:	687b      	ldr	r3, [r7, #4]
 8018e16:	681b      	ldr	r3, [r3, #0]
 8018e18:	f003 0304 	and.w	r3, r3, #4
 8018e1c:	2b00      	cmp	r3, #0
 8018e1e:	d005      	beq.n	8018e2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8018e20:	4b59      	ldr	r3, [pc, #356]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018e22:	685b      	ldr	r3, [r3, #4]
 8018e24:	4a58      	ldr	r2, [pc, #352]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018e26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8018e2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8018e2c:	687b      	ldr	r3, [r7, #4]
 8018e2e:	681b      	ldr	r3, [r3, #0]
 8018e30:	f003 0308 	and.w	r3, r3, #8
 8018e34:	2b00      	cmp	r3, #0
 8018e36:	d005      	beq.n	8018e44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8018e38:	4b53      	ldr	r3, [pc, #332]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018e3a:	685b      	ldr	r3, [r3, #4]
 8018e3c:	4a52      	ldr	r2, [pc, #328]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018e3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8018e42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8018e44:	4b50      	ldr	r3, [pc, #320]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018e46:	685b      	ldr	r3, [r3, #4]
 8018e48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8018e4c:	687b      	ldr	r3, [r7, #4]
 8018e4e:	689b      	ldr	r3, [r3, #8]
 8018e50:	494d      	ldr	r1, [pc, #308]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018e52:	4313      	orrs	r3, r2
 8018e54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8018e56:	687b      	ldr	r3, [r7, #4]
 8018e58:	681b      	ldr	r3, [r3, #0]
 8018e5a:	f003 0301 	and.w	r3, r3, #1
 8018e5e:	2b00      	cmp	r3, #0
 8018e60:	d040      	beq.n	8018ee4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8018e62:	687b      	ldr	r3, [r7, #4]
 8018e64:	685b      	ldr	r3, [r3, #4]
 8018e66:	2b01      	cmp	r3, #1
 8018e68:	d107      	bne.n	8018e7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8018e6a:	4b47      	ldr	r3, [pc, #284]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018e6c:	681b      	ldr	r3, [r3, #0]
 8018e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8018e72:	2b00      	cmp	r3, #0
 8018e74:	d115      	bne.n	8018ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8018e76:	2301      	movs	r3, #1
 8018e78:	e07f      	b.n	8018f7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8018e7a:	687b      	ldr	r3, [r7, #4]
 8018e7c:	685b      	ldr	r3, [r3, #4]
 8018e7e:	2b02      	cmp	r3, #2
 8018e80:	d107      	bne.n	8018e92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8018e82:	4b41      	ldr	r3, [pc, #260]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018e84:	681b      	ldr	r3, [r3, #0]
 8018e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8018e8a:	2b00      	cmp	r3, #0
 8018e8c:	d109      	bne.n	8018ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8018e8e:	2301      	movs	r3, #1
 8018e90:	e073      	b.n	8018f7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8018e92:	4b3d      	ldr	r3, [pc, #244]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018e94:	681b      	ldr	r3, [r3, #0]
 8018e96:	f003 0302 	and.w	r3, r3, #2
 8018e9a:	2b00      	cmp	r3, #0
 8018e9c:	d101      	bne.n	8018ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8018e9e:	2301      	movs	r3, #1
 8018ea0:	e06b      	b.n	8018f7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8018ea2:	4b39      	ldr	r3, [pc, #228]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018ea4:	685b      	ldr	r3, [r3, #4]
 8018ea6:	f023 0203 	bic.w	r2, r3, #3
 8018eaa:	687b      	ldr	r3, [r7, #4]
 8018eac:	685b      	ldr	r3, [r3, #4]
 8018eae:	4936      	ldr	r1, [pc, #216]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018eb0:	4313      	orrs	r3, r2
 8018eb2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8018eb4:	f7fb ffd6 	bl	8014e64 <HAL_GetTick>
 8018eb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8018eba:	e00a      	b.n	8018ed2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8018ebc:	f7fb ffd2 	bl	8014e64 <HAL_GetTick>
 8018ec0:	4602      	mov	r2, r0
 8018ec2:	68fb      	ldr	r3, [r7, #12]
 8018ec4:	1ad3      	subs	r3, r2, r3
 8018ec6:	f241 3288 	movw	r2, #5000	; 0x1388
 8018eca:	4293      	cmp	r3, r2
 8018ecc:	d901      	bls.n	8018ed2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8018ece:	2303      	movs	r3, #3
 8018ed0:	e053      	b.n	8018f7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8018ed2:	4b2d      	ldr	r3, [pc, #180]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018ed4:	685b      	ldr	r3, [r3, #4]
 8018ed6:	f003 020c 	and.w	r2, r3, #12
 8018eda:	687b      	ldr	r3, [r7, #4]
 8018edc:	685b      	ldr	r3, [r3, #4]
 8018ede:	009b      	lsls	r3, r3, #2
 8018ee0:	429a      	cmp	r2, r3
 8018ee2:	d1eb      	bne.n	8018ebc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8018ee4:	4b27      	ldr	r3, [pc, #156]	; (8018f84 <HAL_RCC_ClockConfig+0x1c0>)
 8018ee6:	681b      	ldr	r3, [r3, #0]
 8018ee8:	f003 0307 	and.w	r3, r3, #7
 8018eec:	683a      	ldr	r2, [r7, #0]
 8018eee:	429a      	cmp	r2, r3
 8018ef0:	d210      	bcs.n	8018f14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8018ef2:	4b24      	ldr	r3, [pc, #144]	; (8018f84 <HAL_RCC_ClockConfig+0x1c0>)
 8018ef4:	681b      	ldr	r3, [r3, #0]
 8018ef6:	f023 0207 	bic.w	r2, r3, #7
 8018efa:	4922      	ldr	r1, [pc, #136]	; (8018f84 <HAL_RCC_ClockConfig+0x1c0>)
 8018efc:	683b      	ldr	r3, [r7, #0]
 8018efe:	4313      	orrs	r3, r2
 8018f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8018f02:	4b20      	ldr	r3, [pc, #128]	; (8018f84 <HAL_RCC_ClockConfig+0x1c0>)
 8018f04:	681b      	ldr	r3, [r3, #0]
 8018f06:	f003 0307 	and.w	r3, r3, #7
 8018f0a:	683a      	ldr	r2, [r7, #0]
 8018f0c:	429a      	cmp	r2, r3
 8018f0e:	d001      	beq.n	8018f14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8018f10:	2301      	movs	r3, #1
 8018f12:	e032      	b.n	8018f7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8018f14:	687b      	ldr	r3, [r7, #4]
 8018f16:	681b      	ldr	r3, [r3, #0]
 8018f18:	f003 0304 	and.w	r3, r3, #4
 8018f1c:	2b00      	cmp	r3, #0
 8018f1e:	d008      	beq.n	8018f32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8018f20:	4b19      	ldr	r3, [pc, #100]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018f22:	685b      	ldr	r3, [r3, #4]
 8018f24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	68db      	ldr	r3, [r3, #12]
 8018f2c:	4916      	ldr	r1, [pc, #88]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018f2e:	4313      	orrs	r3, r2
 8018f30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8018f32:	687b      	ldr	r3, [r7, #4]
 8018f34:	681b      	ldr	r3, [r3, #0]
 8018f36:	f003 0308 	and.w	r3, r3, #8
 8018f3a:	2b00      	cmp	r3, #0
 8018f3c:	d009      	beq.n	8018f52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8018f3e:	4b12      	ldr	r3, [pc, #72]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018f40:	685b      	ldr	r3, [r3, #4]
 8018f42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8018f46:	687b      	ldr	r3, [r7, #4]
 8018f48:	691b      	ldr	r3, [r3, #16]
 8018f4a:	00db      	lsls	r3, r3, #3
 8018f4c:	490e      	ldr	r1, [pc, #56]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018f4e:	4313      	orrs	r3, r2
 8018f50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8018f52:	f000 f821 	bl	8018f98 <HAL_RCC_GetSysClockFreq>
 8018f56:	4601      	mov	r1, r0
 8018f58:	4b0b      	ldr	r3, [pc, #44]	; (8018f88 <HAL_RCC_ClockConfig+0x1c4>)
 8018f5a:	685b      	ldr	r3, [r3, #4]
 8018f5c:	091b      	lsrs	r3, r3, #4
 8018f5e:	f003 030f 	and.w	r3, r3, #15
 8018f62:	4a0a      	ldr	r2, [pc, #40]	; (8018f8c <HAL_RCC_ClockConfig+0x1c8>)
 8018f64:	5cd3      	ldrb	r3, [r2, r3]
 8018f66:	fa21 f303 	lsr.w	r3, r1, r3
 8018f6a:	4a09      	ldr	r2, [pc, #36]	; (8018f90 <HAL_RCC_ClockConfig+0x1cc>)
 8018f6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8018f6e:	4b09      	ldr	r3, [pc, #36]	; (8018f94 <HAL_RCC_ClockConfig+0x1d0>)
 8018f70:	681b      	ldr	r3, [r3, #0]
 8018f72:	4618      	mov	r0, r3
 8018f74:	f7fb ff34 	bl	8014de0 <HAL_InitTick>

  return HAL_OK;
 8018f78:	2300      	movs	r3, #0
}
 8018f7a:	4618      	mov	r0, r3
 8018f7c:	3710      	adds	r7, #16
 8018f7e:	46bd      	mov	sp, r7
 8018f80:	bd80      	pop	{r7, pc}
 8018f82:	bf00      	nop
 8018f84:	40022000 	.word	0x40022000
 8018f88:	40021000 	.word	0x40021000
 8018f8c:	0801f4c4 	.word	0x0801f4c4
 8018f90:	20000374 	.word	0x20000374
 8018f94:	20000378 	.word	0x20000378

08018f98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8018f98:	b490      	push	{r4, r7}
 8018f9a:	b08a      	sub	sp, #40	; 0x28
 8018f9c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8018f9e:	4b2a      	ldr	r3, [pc, #168]	; (8019048 <HAL_RCC_GetSysClockFreq+0xb0>)
 8018fa0:	1d3c      	adds	r4, r7, #4
 8018fa2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018fa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8018fa8:	4b28      	ldr	r3, [pc, #160]	; (801904c <HAL_RCC_GetSysClockFreq+0xb4>)
 8018faa:	881b      	ldrh	r3, [r3, #0]
 8018fac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8018fae:	2300      	movs	r3, #0
 8018fb0:	61fb      	str	r3, [r7, #28]
 8018fb2:	2300      	movs	r3, #0
 8018fb4:	61bb      	str	r3, [r7, #24]
 8018fb6:	2300      	movs	r3, #0
 8018fb8:	627b      	str	r3, [r7, #36]	; 0x24
 8018fba:	2300      	movs	r3, #0
 8018fbc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8018fbe:	2300      	movs	r3, #0
 8018fc0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8018fc2:	4b23      	ldr	r3, [pc, #140]	; (8019050 <HAL_RCC_GetSysClockFreq+0xb8>)
 8018fc4:	685b      	ldr	r3, [r3, #4]
 8018fc6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8018fc8:	69fb      	ldr	r3, [r7, #28]
 8018fca:	f003 030c 	and.w	r3, r3, #12
 8018fce:	2b04      	cmp	r3, #4
 8018fd0:	d002      	beq.n	8018fd8 <HAL_RCC_GetSysClockFreq+0x40>
 8018fd2:	2b08      	cmp	r3, #8
 8018fd4:	d003      	beq.n	8018fde <HAL_RCC_GetSysClockFreq+0x46>
 8018fd6:	e02d      	b.n	8019034 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8018fd8:	4b1e      	ldr	r3, [pc, #120]	; (8019054 <HAL_RCC_GetSysClockFreq+0xbc>)
 8018fda:	623b      	str	r3, [r7, #32]
      break;
 8018fdc:	e02d      	b.n	801903a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8018fde:	69fb      	ldr	r3, [r7, #28]
 8018fe0:	0c9b      	lsrs	r3, r3, #18
 8018fe2:	f003 030f 	and.w	r3, r3, #15
 8018fe6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8018fea:	4413      	add	r3, r2
 8018fec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8018ff0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8018ff2:	69fb      	ldr	r3, [r7, #28]
 8018ff4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8018ff8:	2b00      	cmp	r3, #0
 8018ffa:	d013      	beq.n	8019024 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8018ffc:	4b14      	ldr	r3, [pc, #80]	; (8019050 <HAL_RCC_GetSysClockFreq+0xb8>)
 8018ffe:	685b      	ldr	r3, [r3, #4]
 8019000:	0c5b      	lsrs	r3, r3, #17
 8019002:	f003 0301 	and.w	r3, r3, #1
 8019006:	f107 0228 	add.w	r2, r7, #40	; 0x28
 801900a:	4413      	add	r3, r2
 801900c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8019010:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8019012:	697b      	ldr	r3, [r7, #20]
 8019014:	4a0f      	ldr	r2, [pc, #60]	; (8019054 <HAL_RCC_GetSysClockFreq+0xbc>)
 8019016:	fb02 f203 	mul.w	r2, r2, r3
 801901a:	69bb      	ldr	r3, [r7, #24]
 801901c:	fbb2 f3f3 	udiv	r3, r2, r3
 8019020:	627b      	str	r3, [r7, #36]	; 0x24
 8019022:	e004      	b.n	801902e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8019024:	697b      	ldr	r3, [r7, #20]
 8019026:	4a0c      	ldr	r2, [pc, #48]	; (8019058 <HAL_RCC_GetSysClockFreq+0xc0>)
 8019028:	fb02 f303 	mul.w	r3, r2, r3
 801902c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 801902e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019030:	623b      	str	r3, [r7, #32]
      break;
 8019032:	e002      	b.n	801903a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8019034:	4b07      	ldr	r3, [pc, #28]	; (8019054 <HAL_RCC_GetSysClockFreq+0xbc>)
 8019036:	623b      	str	r3, [r7, #32]
      break;
 8019038:	bf00      	nop
    }
  }
  return sysclockfreq;
 801903a:	6a3b      	ldr	r3, [r7, #32]
}
 801903c:	4618      	mov	r0, r3
 801903e:	3728      	adds	r7, #40	; 0x28
 8019040:	46bd      	mov	sp, r7
 8019042:	bc90      	pop	{r4, r7}
 8019044:	4770      	bx	lr
 8019046:	bf00      	nop
 8019048:	0801f464 	.word	0x0801f464
 801904c:	0801f474 	.word	0x0801f474
 8019050:	40021000 	.word	0x40021000
 8019054:	007a1200 	.word	0x007a1200
 8019058:	003d0900 	.word	0x003d0900

0801905c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801905c:	b480      	push	{r7}
 801905e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8019060:	4b02      	ldr	r3, [pc, #8]	; (801906c <HAL_RCC_GetHCLKFreq+0x10>)
 8019062:	681b      	ldr	r3, [r3, #0]
}
 8019064:	4618      	mov	r0, r3
 8019066:	46bd      	mov	sp, r7
 8019068:	bc80      	pop	{r7}
 801906a:	4770      	bx	lr
 801906c:	20000374 	.word	0x20000374

08019070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8019070:	b580      	push	{r7, lr}
 8019072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8019074:	f7ff fff2 	bl	801905c <HAL_RCC_GetHCLKFreq>
 8019078:	4601      	mov	r1, r0
 801907a:	4b05      	ldr	r3, [pc, #20]	; (8019090 <HAL_RCC_GetPCLK1Freq+0x20>)
 801907c:	685b      	ldr	r3, [r3, #4]
 801907e:	0a1b      	lsrs	r3, r3, #8
 8019080:	f003 0307 	and.w	r3, r3, #7
 8019084:	4a03      	ldr	r2, [pc, #12]	; (8019094 <HAL_RCC_GetPCLK1Freq+0x24>)
 8019086:	5cd3      	ldrb	r3, [r2, r3]
 8019088:	fa21 f303 	lsr.w	r3, r1, r3
}
 801908c:	4618      	mov	r0, r3
 801908e:	bd80      	pop	{r7, pc}
 8019090:	40021000 	.word	0x40021000
 8019094:	0801f4d4 	.word	0x0801f4d4

08019098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8019098:	b580      	push	{r7, lr}
 801909a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 801909c:	f7ff ffde 	bl	801905c <HAL_RCC_GetHCLKFreq>
 80190a0:	4601      	mov	r1, r0
 80190a2:	4b05      	ldr	r3, [pc, #20]	; (80190b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80190a4:	685b      	ldr	r3, [r3, #4]
 80190a6:	0adb      	lsrs	r3, r3, #11
 80190a8:	f003 0307 	and.w	r3, r3, #7
 80190ac:	4a03      	ldr	r2, [pc, #12]	; (80190bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80190ae:	5cd3      	ldrb	r3, [r2, r3]
 80190b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80190b4:	4618      	mov	r0, r3
 80190b6:	bd80      	pop	{r7, pc}
 80190b8:	40021000 	.word	0x40021000
 80190bc:	0801f4d4 	.word	0x0801f4d4

080190c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80190c0:	b480      	push	{r7}
 80190c2:	b085      	sub	sp, #20
 80190c4:	af00      	add	r7, sp, #0
 80190c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80190c8:	4b0a      	ldr	r3, [pc, #40]	; (80190f4 <RCC_Delay+0x34>)
 80190ca:	681b      	ldr	r3, [r3, #0]
 80190cc:	4a0a      	ldr	r2, [pc, #40]	; (80190f8 <RCC_Delay+0x38>)
 80190ce:	fba2 2303 	umull	r2, r3, r2, r3
 80190d2:	0a5b      	lsrs	r3, r3, #9
 80190d4:	687a      	ldr	r2, [r7, #4]
 80190d6:	fb02 f303 	mul.w	r3, r2, r3
 80190da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80190dc:	bf00      	nop
  }
  while (Delay --);
 80190de:	68fb      	ldr	r3, [r7, #12]
 80190e0:	1e5a      	subs	r2, r3, #1
 80190e2:	60fa      	str	r2, [r7, #12]
 80190e4:	2b00      	cmp	r3, #0
 80190e6:	d1f9      	bne.n	80190dc <RCC_Delay+0x1c>
}
 80190e8:	bf00      	nop
 80190ea:	3714      	adds	r7, #20
 80190ec:	46bd      	mov	sp, r7
 80190ee:	bc80      	pop	{r7}
 80190f0:	4770      	bx	lr
 80190f2:	bf00      	nop
 80190f4:	20000374 	.word	0x20000374
 80190f8:	10624dd3 	.word	0x10624dd3

080190fc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80190fc:	b580      	push	{r7, lr}
 80190fe:	b086      	sub	sp, #24
 8019100:	af00      	add	r7, sp, #0
 8019102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8019104:	2300      	movs	r3, #0
 8019106:	613b      	str	r3, [r7, #16]
 8019108:	2300      	movs	r3, #0
 801910a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 801910c:	687b      	ldr	r3, [r7, #4]
 801910e:	681b      	ldr	r3, [r3, #0]
 8019110:	f003 0301 	and.w	r3, r3, #1
 8019114:	2b00      	cmp	r3, #0
 8019116:	d07d      	beq.n	8019214 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8019118:	2300      	movs	r3, #0
 801911a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801911c:	4b4f      	ldr	r3, [pc, #316]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801911e:	69db      	ldr	r3, [r3, #28]
 8019120:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8019124:	2b00      	cmp	r3, #0
 8019126:	d10d      	bne.n	8019144 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8019128:	4b4c      	ldr	r3, [pc, #304]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801912a:	69db      	ldr	r3, [r3, #28]
 801912c:	4a4b      	ldr	r2, [pc, #300]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801912e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8019132:	61d3      	str	r3, [r2, #28]
 8019134:	4b49      	ldr	r3, [pc, #292]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8019136:	69db      	ldr	r3, [r3, #28]
 8019138:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801913c:	60bb      	str	r3, [r7, #8]
 801913e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8019140:	2301      	movs	r3, #1
 8019142:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8019144:	4b46      	ldr	r3, [pc, #280]	; (8019260 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8019146:	681b      	ldr	r3, [r3, #0]
 8019148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801914c:	2b00      	cmp	r3, #0
 801914e:	d118      	bne.n	8019182 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8019150:	4b43      	ldr	r3, [pc, #268]	; (8019260 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8019152:	681b      	ldr	r3, [r3, #0]
 8019154:	4a42      	ldr	r2, [pc, #264]	; (8019260 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8019156:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801915a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801915c:	f7fb fe82 	bl	8014e64 <HAL_GetTick>
 8019160:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8019162:	e008      	b.n	8019176 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8019164:	f7fb fe7e 	bl	8014e64 <HAL_GetTick>
 8019168:	4602      	mov	r2, r0
 801916a:	693b      	ldr	r3, [r7, #16]
 801916c:	1ad3      	subs	r3, r2, r3
 801916e:	2b64      	cmp	r3, #100	; 0x64
 8019170:	d901      	bls.n	8019176 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8019172:	2303      	movs	r3, #3
 8019174:	e06d      	b.n	8019252 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8019176:	4b3a      	ldr	r3, [pc, #232]	; (8019260 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8019178:	681b      	ldr	r3, [r3, #0]
 801917a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801917e:	2b00      	cmp	r3, #0
 8019180:	d0f0      	beq.n	8019164 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8019182:	4b36      	ldr	r3, [pc, #216]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8019184:	6a1b      	ldr	r3, [r3, #32]
 8019186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801918a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 801918c:	68fb      	ldr	r3, [r7, #12]
 801918e:	2b00      	cmp	r3, #0
 8019190:	d02e      	beq.n	80191f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8019192:	687b      	ldr	r3, [r7, #4]
 8019194:	685b      	ldr	r3, [r3, #4]
 8019196:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801919a:	68fa      	ldr	r2, [r7, #12]
 801919c:	429a      	cmp	r2, r3
 801919e:	d027      	beq.n	80191f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80191a0:	4b2e      	ldr	r3, [pc, #184]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80191a2:	6a1b      	ldr	r3, [r3, #32]
 80191a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80191a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80191aa:	4b2e      	ldr	r3, [pc, #184]	; (8019264 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80191ac:	2201      	movs	r2, #1
 80191ae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80191b0:	4b2c      	ldr	r3, [pc, #176]	; (8019264 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80191b2:	2200      	movs	r2, #0
 80191b4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80191b6:	4a29      	ldr	r2, [pc, #164]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80191b8:	68fb      	ldr	r3, [r7, #12]
 80191ba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80191bc:	68fb      	ldr	r3, [r7, #12]
 80191be:	f003 0301 	and.w	r3, r3, #1
 80191c2:	2b00      	cmp	r3, #0
 80191c4:	d014      	beq.n	80191f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80191c6:	f7fb fe4d 	bl	8014e64 <HAL_GetTick>
 80191ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80191cc:	e00a      	b.n	80191e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80191ce:	f7fb fe49 	bl	8014e64 <HAL_GetTick>
 80191d2:	4602      	mov	r2, r0
 80191d4:	693b      	ldr	r3, [r7, #16]
 80191d6:	1ad3      	subs	r3, r2, r3
 80191d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80191dc:	4293      	cmp	r3, r2
 80191de:	d901      	bls.n	80191e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80191e0:	2303      	movs	r3, #3
 80191e2:	e036      	b.n	8019252 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80191e4:	4b1d      	ldr	r3, [pc, #116]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80191e6:	6a1b      	ldr	r3, [r3, #32]
 80191e8:	f003 0302 	and.w	r3, r3, #2
 80191ec:	2b00      	cmp	r3, #0
 80191ee:	d0ee      	beq.n	80191ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80191f0:	4b1a      	ldr	r3, [pc, #104]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80191f2:	6a1b      	ldr	r3, [r3, #32]
 80191f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80191f8:	687b      	ldr	r3, [r7, #4]
 80191fa:	685b      	ldr	r3, [r3, #4]
 80191fc:	4917      	ldr	r1, [pc, #92]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80191fe:	4313      	orrs	r3, r2
 8019200:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8019202:	7dfb      	ldrb	r3, [r7, #23]
 8019204:	2b01      	cmp	r3, #1
 8019206:	d105      	bne.n	8019214 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8019208:	4b14      	ldr	r3, [pc, #80]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801920a:	69db      	ldr	r3, [r3, #28]
 801920c:	4a13      	ldr	r2, [pc, #76]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801920e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8019212:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8019214:	687b      	ldr	r3, [r7, #4]
 8019216:	681b      	ldr	r3, [r3, #0]
 8019218:	f003 0302 	and.w	r3, r3, #2
 801921c:	2b00      	cmp	r3, #0
 801921e:	d008      	beq.n	8019232 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8019220:	4b0e      	ldr	r3, [pc, #56]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8019222:	685b      	ldr	r3, [r3, #4]
 8019224:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8019228:	687b      	ldr	r3, [r7, #4]
 801922a:	689b      	ldr	r3, [r3, #8]
 801922c:	490b      	ldr	r1, [pc, #44]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801922e:	4313      	orrs	r3, r2
 8019230:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8019232:	687b      	ldr	r3, [r7, #4]
 8019234:	681b      	ldr	r3, [r3, #0]
 8019236:	f003 0310 	and.w	r3, r3, #16
 801923a:	2b00      	cmp	r3, #0
 801923c:	d008      	beq.n	8019250 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 801923e:	4b07      	ldr	r3, [pc, #28]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8019240:	685b      	ldr	r3, [r3, #4]
 8019242:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8019246:	687b      	ldr	r3, [r7, #4]
 8019248:	695b      	ldr	r3, [r3, #20]
 801924a:	4904      	ldr	r1, [pc, #16]	; (801925c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801924c:	4313      	orrs	r3, r2
 801924e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8019250:	2300      	movs	r3, #0
}
 8019252:	4618      	mov	r0, r3
 8019254:	3718      	adds	r7, #24
 8019256:	46bd      	mov	sp, r7
 8019258:	bd80      	pop	{r7, pc}
 801925a:	bf00      	nop
 801925c:	40021000 	.word	0x40021000
 8019260:	40007000 	.word	0x40007000
 8019264:	42420440 	.word	0x42420440

08019268 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8019268:	b580      	push	{r7, lr}
 801926a:	b082      	sub	sp, #8
 801926c:	af00      	add	r7, sp, #0
 801926e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8019270:	687b      	ldr	r3, [r7, #4]
 8019272:	2b00      	cmp	r3, #0
 8019274:	d101      	bne.n	801927a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8019276:	2301      	movs	r3, #1
 8019278:	e041      	b.n	80192fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801927a:	687b      	ldr	r3, [r7, #4]
 801927c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8019280:	b2db      	uxtb	r3, r3
 8019282:	2b00      	cmp	r3, #0
 8019284:	d106      	bne.n	8019294 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8019286:	687b      	ldr	r3, [r7, #4]
 8019288:	2200      	movs	r2, #0
 801928a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801928e:	6878      	ldr	r0, [r7, #4]
 8019290:	f7fb fc0c 	bl	8014aac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8019294:	687b      	ldr	r3, [r7, #4]
 8019296:	2202      	movs	r2, #2
 8019298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801929c:	687b      	ldr	r3, [r7, #4]
 801929e:	681a      	ldr	r2, [r3, #0]
 80192a0:	687b      	ldr	r3, [r7, #4]
 80192a2:	3304      	adds	r3, #4
 80192a4:	4619      	mov	r1, r3
 80192a6:	4610      	mov	r0, r2
 80192a8:	f000 fb2c 	bl	8019904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80192ac:	687b      	ldr	r3, [r7, #4]
 80192ae:	2201      	movs	r2, #1
 80192b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80192b4:	687b      	ldr	r3, [r7, #4]
 80192b6:	2201      	movs	r2, #1
 80192b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	2201      	movs	r2, #1
 80192c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80192c4:	687b      	ldr	r3, [r7, #4]
 80192c6:	2201      	movs	r2, #1
 80192c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80192cc:	687b      	ldr	r3, [r7, #4]
 80192ce:	2201      	movs	r2, #1
 80192d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80192d4:	687b      	ldr	r3, [r7, #4]
 80192d6:	2201      	movs	r2, #1
 80192d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80192dc:	687b      	ldr	r3, [r7, #4]
 80192de:	2201      	movs	r2, #1
 80192e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80192e4:	687b      	ldr	r3, [r7, #4]
 80192e6:	2201      	movs	r2, #1
 80192e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80192ec:	687b      	ldr	r3, [r7, #4]
 80192ee:	2201      	movs	r2, #1
 80192f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80192f4:	687b      	ldr	r3, [r7, #4]
 80192f6:	2201      	movs	r2, #1
 80192f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80192fc:	2300      	movs	r3, #0
}
 80192fe:	4618      	mov	r0, r3
 8019300:	3708      	adds	r7, #8
 8019302:	46bd      	mov	sp, r7
 8019304:	bd80      	pop	{r7, pc}
	...

08019308 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8019308:	b480      	push	{r7}
 801930a:	b085      	sub	sp, #20
 801930c:	af00      	add	r7, sp, #0
 801930e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8019310:	687b      	ldr	r3, [r7, #4]
 8019312:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8019316:	b2db      	uxtb	r3, r3
 8019318:	2b01      	cmp	r3, #1
 801931a:	d001      	beq.n	8019320 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 801931c:	2301      	movs	r3, #1
 801931e:	e044      	b.n	80193aa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8019320:	687b      	ldr	r3, [r7, #4]
 8019322:	2202      	movs	r2, #2
 8019324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8019328:	687b      	ldr	r3, [r7, #4]
 801932a:	681b      	ldr	r3, [r3, #0]
 801932c:	68da      	ldr	r2, [r3, #12]
 801932e:	687b      	ldr	r3, [r7, #4]
 8019330:	681b      	ldr	r3, [r3, #0]
 8019332:	f042 0201 	orr.w	r2, r2, #1
 8019336:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8019338:	687b      	ldr	r3, [r7, #4]
 801933a:	681b      	ldr	r3, [r3, #0]
 801933c:	4a1d      	ldr	r2, [pc, #116]	; (80193b4 <HAL_TIM_Base_Start_IT+0xac>)
 801933e:	4293      	cmp	r3, r2
 8019340:	d018      	beq.n	8019374 <HAL_TIM_Base_Start_IT+0x6c>
 8019342:	687b      	ldr	r3, [r7, #4]
 8019344:	681b      	ldr	r3, [r3, #0]
 8019346:	4a1c      	ldr	r2, [pc, #112]	; (80193b8 <HAL_TIM_Base_Start_IT+0xb0>)
 8019348:	4293      	cmp	r3, r2
 801934a:	d013      	beq.n	8019374 <HAL_TIM_Base_Start_IT+0x6c>
 801934c:	687b      	ldr	r3, [r7, #4]
 801934e:	681b      	ldr	r3, [r3, #0]
 8019350:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8019354:	d00e      	beq.n	8019374 <HAL_TIM_Base_Start_IT+0x6c>
 8019356:	687b      	ldr	r3, [r7, #4]
 8019358:	681b      	ldr	r3, [r3, #0]
 801935a:	4a18      	ldr	r2, [pc, #96]	; (80193bc <HAL_TIM_Base_Start_IT+0xb4>)
 801935c:	4293      	cmp	r3, r2
 801935e:	d009      	beq.n	8019374 <HAL_TIM_Base_Start_IT+0x6c>
 8019360:	687b      	ldr	r3, [r7, #4]
 8019362:	681b      	ldr	r3, [r3, #0]
 8019364:	4a16      	ldr	r2, [pc, #88]	; (80193c0 <HAL_TIM_Base_Start_IT+0xb8>)
 8019366:	4293      	cmp	r3, r2
 8019368:	d004      	beq.n	8019374 <HAL_TIM_Base_Start_IT+0x6c>
 801936a:	687b      	ldr	r3, [r7, #4]
 801936c:	681b      	ldr	r3, [r3, #0]
 801936e:	4a15      	ldr	r2, [pc, #84]	; (80193c4 <HAL_TIM_Base_Start_IT+0xbc>)
 8019370:	4293      	cmp	r3, r2
 8019372:	d111      	bne.n	8019398 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8019374:	687b      	ldr	r3, [r7, #4]
 8019376:	681b      	ldr	r3, [r3, #0]
 8019378:	689b      	ldr	r3, [r3, #8]
 801937a:	f003 0307 	and.w	r3, r3, #7
 801937e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8019380:	68fb      	ldr	r3, [r7, #12]
 8019382:	2b06      	cmp	r3, #6
 8019384:	d010      	beq.n	80193a8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8019386:	687b      	ldr	r3, [r7, #4]
 8019388:	681b      	ldr	r3, [r3, #0]
 801938a:	681a      	ldr	r2, [r3, #0]
 801938c:	687b      	ldr	r3, [r7, #4]
 801938e:	681b      	ldr	r3, [r3, #0]
 8019390:	f042 0201 	orr.w	r2, r2, #1
 8019394:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8019396:	e007      	b.n	80193a8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8019398:	687b      	ldr	r3, [r7, #4]
 801939a:	681b      	ldr	r3, [r3, #0]
 801939c:	681a      	ldr	r2, [r3, #0]
 801939e:	687b      	ldr	r3, [r7, #4]
 80193a0:	681b      	ldr	r3, [r3, #0]
 80193a2:	f042 0201 	orr.w	r2, r2, #1
 80193a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80193a8:	2300      	movs	r3, #0
}
 80193aa:	4618      	mov	r0, r3
 80193ac:	3714      	adds	r7, #20
 80193ae:	46bd      	mov	sp, r7
 80193b0:	bc80      	pop	{r7}
 80193b2:	4770      	bx	lr
 80193b4:	40012c00 	.word	0x40012c00
 80193b8:	40013400 	.word	0x40013400
 80193bc:	40000400 	.word	0x40000400
 80193c0:	40000800 	.word	0x40000800
 80193c4:	40000c00 	.word	0x40000c00

080193c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80193c8:	b580      	push	{r7, lr}
 80193ca:	b084      	sub	sp, #16
 80193cc:	af00      	add	r7, sp, #0
 80193ce:	6078      	str	r0, [r7, #4]
 80193d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80193d2:	683b      	ldr	r3, [r7, #0]
 80193d4:	2b00      	cmp	r3, #0
 80193d6:	d109      	bne.n	80193ec <HAL_TIM_PWM_Start+0x24>
 80193d8:	687b      	ldr	r3, [r7, #4]
 80193da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80193de:	b2db      	uxtb	r3, r3
 80193e0:	2b01      	cmp	r3, #1
 80193e2:	bf14      	ite	ne
 80193e4:	2301      	movne	r3, #1
 80193e6:	2300      	moveq	r3, #0
 80193e8:	b2db      	uxtb	r3, r3
 80193ea:	e022      	b.n	8019432 <HAL_TIM_PWM_Start+0x6a>
 80193ec:	683b      	ldr	r3, [r7, #0]
 80193ee:	2b04      	cmp	r3, #4
 80193f0:	d109      	bne.n	8019406 <HAL_TIM_PWM_Start+0x3e>
 80193f2:	687b      	ldr	r3, [r7, #4]
 80193f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80193f8:	b2db      	uxtb	r3, r3
 80193fa:	2b01      	cmp	r3, #1
 80193fc:	bf14      	ite	ne
 80193fe:	2301      	movne	r3, #1
 8019400:	2300      	moveq	r3, #0
 8019402:	b2db      	uxtb	r3, r3
 8019404:	e015      	b.n	8019432 <HAL_TIM_PWM_Start+0x6a>
 8019406:	683b      	ldr	r3, [r7, #0]
 8019408:	2b08      	cmp	r3, #8
 801940a:	d109      	bne.n	8019420 <HAL_TIM_PWM_Start+0x58>
 801940c:	687b      	ldr	r3, [r7, #4]
 801940e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8019412:	b2db      	uxtb	r3, r3
 8019414:	2b01      	cmp	r3, #1
 8019416:	bf14      	ite	ne
 8019418:	2301      	movne	r3, #1
 801941a:	2300      	moveq	r3, #0
 801941c:	b2db      	uxtb	r3, r3
 801941e:	e008      	b.n	8019432 <HAL_TIM_PWM_Start+0x6a>
 8019420:	687b      	ldr	r3, [r7, #4]
 8019422:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8019426:	b2db      	uxtb	r3, r3
 8019428:	2b01      	cmp	r3, #1
 801942a:	bf14      	ite	ne
 801942c:	2301      	movne	r3, #1
 801942e:	2300      	moveq	r3, #0
 8019430:	b2db      	uxtb	r3, r3
 8019432:	2b00      	cmp	r3, #0
 8019434:	d001      	beq.n	801943a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8019436:	2301      	movs	r3, #1
 8019438:	e072      	b.n	8019520 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801943a:	683b      	ldr	r3, [r7, #0]
 801943c:	2b00      	cmp	r3, #0
 801943e:	d104      	bne.n	801944a <HAL_TIM_PWM_Start+0x82>
 8019440:	687b      	ldr	r3, [r7, #4]
 8019442:	2202      	movs	r2, #2
 8019444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8019448:	e013      	b.n	8019472 <HAL_TIM_PWM_Start+0xaa>
 801944a:	683b      	ldr	r3, [r7, #0]
 801944c:	2b04      	cmp	r3, #4
 801944e:	d104      	bne.n	801945a <HAL_TIM_PWM_Start+0x92>
 8019450:	687b      	ldr	r3, [r7, #4]
 8019452:	2202      	movs	r2, #2
 8019454:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8019458:	e00b      	b.n	8019472 <HAL_TIM_PWM_Start+0xaa>
 801945a:	683b      	ldr	r3, [r7, #0]
 801945c:	2b08      	cmp	r3, #8
 801945e:	d104      	bne.n	801946a <HAL_TIM_PWM_Start+0xa2>
 8019460:	687b      	ldr	r3, [r7, #4]
 8019462:	2202      	movs	r2, #2
 8019464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8019468:	e003      	b.n	8019472 <HAL_TIM_PWM_Start+0xaa>
 801946a:	687b      	ldr	r3, [r7, #4]
 801946c:	2202      	movs	r2, #2
 801946e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8019472:	687b      	ldr	r3, [r7, #4]
 8019474:	681b      	ldr	r3, [r3, #0]
 8019476:	2201      	movs	r2, #1
 8019478:	6839      	ldr	r1, [r7, #0]
 801947a:	4618      	mov	r0, r3
 801947c:	f000 fb52 	bl	8019b24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8019480:	687b      	ldr	r3, [r7, #4]
 8019482:	681b      	ldr	r3, [r3, #0]
 8019484:	4a28      	ldr	r2, [pc, #160]	; (8019528 <HAL_TIM_PWM_Start+0x160>)
 8019486:	4293      	cmp	r3, r2
 8019488:	d004      	beq.n	8019494 <HAL_TIM_PWM_Start+0xcc>
 801948a:	687b      	ldr	r3, [r7, #4]
 801948c:	681b      	ldr	r3, [r3, #0]
 801948e:	4a27      	ldr	r2, [pc, #156]	; (801952c <HAL_TIM_PWM_Start+0x164>)
 8019490:	4293      	cmp	r3, r2
 8019492:	d101      	bne.n	8019498 <HAL_TIM_PWM_Start+0xd0>
 8019494:	2301      	movs	r3, #1
 8019496:	e000      	b.n	801949a <HAL_TIM_PWM_Start+0xd2>
 8019498:	2300      	movs	r3, #0
 801949a:	2b00      	cmp	r3, #0
 801949c:	d007      	beq.n	80194ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801949e:	687b      	ldr	r3, [r7, #4]
 80194a0:	681b      	ldr	r3, [r3, #0]
 80194a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80194a4:	687b      	ldr	r3, [r7, #4]
 80194a6:	681b      	ldr	r3, [r3, #0]
 80194a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80194ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80194ae:	687b      	ldr	r3, [r7, #4]
 80194b0:	681b      	ldr	r3, [r3, #0]
 80194b2:	4a1d      	ldr	r2, [pc, #116]	; (8019528 <HAL_TIM_PWM_Start+0x160>)
 80194b4:	4293      	cmp	r3, r2
 80194b6:	d018      	beq.n	80194ea <HAL_TIM_PWM_Start+0x122>
 80194b8:	687b      	ldr	r3, [r7, #4]
 80194ba:	681b      	ldr	r3, [r3, #0]
 80194bc:	4a1b      	ldr	r2, [pc, #108]	; (801952c <HAL_TIM_PWM_Start+0x164>)
 80194be:	4293      	cmp	r3, r2
 80194c0:	d013      	beq.n	80194ea <HAL_TIM_PWM_Start+0x122>
 80194c2:	687b      	ldr	r3, [r7, #4]
 80194c4:	681b      	ldr	r3, [r3, #0]
 80194c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80194ca:	d00e      	beq.n	80194ea <HAL_TIM_PWM_Start+0x122>
 80194cc:	687b      	ldr	r3, [r7, #4]
 80194ce:	681b      	ldr	r3, [r3, #0]
 80194d0:	4a17      	ldr	r2, [pc, #92]	; (8019530 <HAL_TIM_PWM_Start+0x168>)
 80194d2:	4293      	cmp	r3, r2
 80194d4:	d009      	beq.n	80194ea <HAL_TIM_PWM_Start+0x122>
 80194d6:	687b      	ldr	r3, [r7, #4]
 80194d8:	681b      	ldr	r3, [r3, #0]
 80194da:	4a16      	ldr	r2, [pc, #88]	; (8019534 <HAL_TIM_PWM_Start+0x16c>)
 80194dc:	4293      	cmp	r3, r2
 80194de:	d004      	beq.n	80194ea <HAL_TIM_PWM_Start+0x122>
 80194e0:	687b      	ldr	r3, [r7, #4]
 80194e2:	681b      	ldr	r3, [r3, #0]
 80194e4:	4a14      	ldr	r2, [pc, #80]	; (8019538 <HAL_TIM_PWM_Start+0x170>)
 80194e6:	4293      	cmp	r3, r2
 80194e8:	d111      	bne.n	801950e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80194ea:	687b      	ldr	r3, [r7, #4]
 80194ec:	681b      	ldr	r3, [r3, #0]
 80194ee:	689b      	ldr	r3, [r3, #8]
 80194f0:	f003 0307 	and.w	r3, r3, #7
 80194f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80194f6:	68fb      	ldr	r3, [r7, #12]
 80194f8:	2b06      	cmp	r3, #6
 80194fa:	d010      	beq.n	801951e <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80194fc:	687b      	ldr	r3, [r7, #4]
 80194fe:	681b      	ldr	r3, [r3, #0]
 8019500:	681a      	ldr	r2, [r3, #0]
 8019502:	687b      	ldr	r3, [r7, #4]
 8019504:	681b      	ldr	r3, [r3, #0]
 8019506:	f042 0201 	orr.w	r2, r2, #1
 801950a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801950c:	e007      	b.n	801951e <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801950e:	687b      	ldr	r3, [r7, #4]
 8019510:	681b      	ldr	r3, [r3, #0]
 8019512:	681a      	ldr	r2, [r3, #0]
 8019514:	687b      	ldr	r3, [r7, #4]
 8019516:	681b      	ldr	r3, [r3, #0]
 8019518:	f042 0201 	orr.w	r2, r2, #1
 801951c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801951e:	2300      	movs	r3, #0
}
 8019520:	4618      	mov	r0, r3
 8019522:	3710      	adds	r7, #16
 8019524:	46bd      	mov	sp, r7
 8019526:	bd80      	pop	{r7, pc}
 8019528:	40012c00 	.word	0x40012c00
 801952c:	40013400 	.word	0x40013400
 8019530:	40000400 	.word	0x40000400
 8019534:	40000800 	.word	0x40000800
 8019538:	40000c00 	.word	0x40000c00

0801953c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801953c:	b580      	push	{r7, lr}
 801953e:	b082      	sub	sp, #8
 8019540:	af00      	add	r7, sp, #0
 8019542:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8019544:	687b      	ldr	r3, [r7, #4]
 8019546:	681b      	ldr	r3, [r3, #0]
 8019548:	691b      	ldr	r3, [r3, #16]
 801954a:	f003 0302 	and.w	r3, r3, #2
 801954e:	2b02      	cmp	r3, #2
 8019550:	d122      	bne.n	8019598 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8019552:	687b      	ldr	r3, [r7, #4]
 8019554:	681b      	ldr	r3, [r3, #0]
 8019556:	68db      	ldr	r3, [r3, #12]
 8019558:	f003 0302 	and.w	r3, r3, #2
 801955c:	2b02      	cmp	r3, #2
 801955e:	d11b      	bne.n	8019598 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8019560:	687b      	ldr	r3, [r7, #4]
 8019562:	681b      	ldr	r3, [r3, #0]
 8019564:	f06f 0202 	mvn.w	r2, #2
 8019568:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801956a:	687b      	ldr	r3, [r7, #4]
 801956c:	2201      	movs	r2, #1
 801956e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8019570:	687b      	ldr	r3, [r7, #4]
 8019572:	681b      	ldr	r3, [r3, #0]
 8019574:	699b      	ldr	r3, [r3, #24]
 8019576:	f003 0303 	and.w	r3, r3, #3
 801957a:	2b00      	cmp	r3, #0
 801957c:	d003      	beq.n	8019586 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801957e:	6878      	ldr	r0, [r7, #4]
 8019580:	f000 f9a4 	bl	80198cc <HAL_TIM_IC_CaptureCallback>
 8019584:	e005      	b.n	8019592 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8019586:	6878      	ldr	r0, [r7, #4]
 8019588:	f000 f997 	bl	80198ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801958c:	6878      	ldr	r0, [r7, #4]
 801958e:	f000 f9a6 	bl	80198de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8019592:	687b      	ldr	r3, [r7, #4]
 8019594:	2200      	movs	r2, #0
 8019596:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8019598:	687b      	ldr	r3, [r7, #4]
 801959a:	681b      	ldr	r3, [r3, #0]
 801959c:	691b      	ldr	r3, [r3, #16]
 801959e:	f003 0304 	and.w	r3, r3, #4
 80195a2:	2b04      	cmp	r3, #4
 80195a4:	d122      	bne.n	80195ec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80195a6:	687b      	ldr	r3, [r7, #4]
 80195a8:	681b      	ldr	r3, [r3, #0]
 80195aa:	68db      	ldr	r3, [r3, #12]
 80195ac:	f003 0304 	and.w	r3, r3, #4
 80195b0:	2b04      	cmp	r3, #4
 80195b2:	d11b      	bne.n	80195ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80195b4:	687b      	ldr	r3, [r7, #4]
 80195b6:	681b      	ldr	r3, [r3, #0]
 80195b8:	f06f 0204 	mvn.w	r2, #4
 80195bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80195be:	687b      	ldr	r3, [r7, #4]
 80195c0:	2202      	movs	r2, #2
 80195c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80195c4:	687b      	ldr	r3, [r7, #4]
 80195c6:	681b      	ldr	r3, [r3, #0]
 80195c8:	699b      	ldr	r3, [r3, #24]
 80195ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80195ce:	2b00      	cmp	r3, #0
 80195d0:	d003      	beq.n	80195da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80195d2:	6878      	ldr	r0, [r7, #4]
 80195d4:	f000 f97a 	bl	80198cc <HAL_TIM_IC_CaptureCallback>
 80195d8:	e005      	b.n	80195e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80195da:	6878      	ldr	r0, [r7, #4]
 80195dc:	f000 f96d 	bl	80198ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80195e0:	6878      	ldr	r0, [r7, #4]
 80195e2:	f000 f97c 	bl	80198de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80195e6:	687b      	ldr	r3, [r7, #4]
 80195e8:	2200      	movs	r2, #0
 80195ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80195ec:	687b      	ldr	r3, [r7, #4]
 80195ee:	681b      	ldr	r3, [r3, #0]
 80195f0:	691b      	ldr	r3, [r3, #16]
 80195f2:	f003 0308 	and.w	r3, r3, #8
 80195f6:	2b08      	cmp	r3, #8
 80195f8:	d122      	bne.n	8019640 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80195fa:	687b      	ldr	r3, [r7, #4]
 80195fc:	681b      	ldr	r3, [r3, #0]
 80195fe:	68db      	ldr	r3, [r3, #12]
 8019600:	f003 0308 	and.w	r3, r3, #8
 8019604:	2b08      	cmp	r3, #8
 8019606:	d11b      	bne.n	8019640 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8019608:	687b      	ldr	r3, [r7, #4]
 801960a:	681b      	ldr	r3, [r3, #0]
 801960c:	f06f 0208 	mvn.w	r2, #8
 8019610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8019612:	687b      	ldr	r3, [r7, #4]
 8019614:	2204      	movs	r2, #4
 8019616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8019618:	687b      	ldr	r3, [r7, #4]
 801961a:	681b      	ldr	r3, [r3, #0]
 801961c:	69db      	ldr	r3, [r3, #28]
 801961e:	f003 0303 	and.w	r3, r3, #3
 8019622:	2b00      	cmp	r3, #0
 8019624:	d003      	beq.n	801962e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8019626:	6878      	ldr	r0, [r7, #4]
 8019628:	f000 f950 	bl	80198cc <HAL_TIM_IC_CaptureCallback>
 801962c:	e005      	b.n	801963a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801962e:	6878      	ldr	r0, [r7, #4]
 8019630:	f000 f943 	bl	80198ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8019634:	6878      	ldr	r0, [r7, #4]
 8019636:	f000 f952 	bl	80198de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801963a:	687b      	ldr	r3, [r7, #4]
 801963c:	2200      	movs	r2, #0
 801963e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8019640:	687b      	ldr	r3, [r7, #4]
 8019642:	681b      	ldr	r3, [r3, #0]
 8019644:	691b      	ldr	r3, [r3, #16]
 8019646:	f003 0310 	and.w	r3, r3, #16
 801964a:	2b10      	cmp	r3, #16
 801964c:	d122      	bne.n	8019694 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 801964e:	687b      	ldr	r3, [r7, #4]
 8019650:	681b      	ldr	r3, [r3, #0]
 8019652:	68db      	ldr	r3, [r3, #12]
 8019654:	f003 0310 	and.w	r3, r3, #16
 8019658:	2b10      	cmp	r3, #16
 801965a:	d11b      	bne.n	8019694 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 801965c:	687b      	ldr	r3, [r7, #4]
 801965e:	681b      	ldr	r3, [r3, #0]
 8019660:	f06f 0210 	mvn.w	r2, #16
 8019664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8019666:	687b      	ldr	r3, [r7, #4]
 8019668:	2208      	movs	r2, #8
 801966a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801966c:	687b      	ldr	r3, [r7, #4]
 801966e:	681b      	ldr	r3, [r3, #0]
 8019670:	69db      	ldr	r3, [r3, #28]
 8019672:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8019676:	2b00      	cmp	r3, #0
 8019678:	d003      	beq.n	8019682 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801967a:	6878      	ldr	r0, [r7, #4]
 801967c:	f000 f926 	bl	80198cc <HAL_TIM_IC_CaptureCallback>
 8019680:	e005      	b.n	801968e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8019682:	6878      	ldr	r0, [r7, #4]
 8019684:	f000 f919 	bl	80198ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8019688:	6878      	ldr	r0, [r7, #4]
 801968a:	f000 f928 	bl	80198de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801968e:	687b      	ldr	r3, [r7, #4]
 8019690:	2200      	movs	r2, #0
 8019692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8019694:	687b      	ldr	r3, [r7, #4]
 8019696:	681b      	ldr	r3, [r3, #0]
 8019698:	691b      	ldr	r3, [r3, #16]
 801969a:	f003 0301 	and.w	r3, r3, #1
 801969e:	2b01      	cmp	r3, #1
 80196a0:	d10e      	bne.n	80196c0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80196a2:	687b      	ldr	r3, [r7, #4]
 80196a4:	681b      	ldr	r3, [r3, #0]
 80196a6:	68db      	ldr	r3, [r3, #12]
 80196a8:	f003 0301 	and.w	r3, r3, #1
 80196ac:	2b01      	cmp	r3, #1
 80196ae:	d107      	bne.n	80196c0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80196b0:	687b      	ldr	r3, [r7, #4]
 80196b2:	681b      	ldr	r3, [r3, #0]
 80196b4:	f06f 0201 	mvn.w	r2, #1
 80196b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80196ba:	6878      	ldr	r0, [r7, #4]
 80196bc:	f7fa fde2 	bl	8014284 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80196c0:	687b      	ldr	r3, [r7, #4]
 80196c2:	681b      	ldr	r3, [r3, #0]
 80196c4:	691b      	ldr	r3, [r3, #16]
 80196c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80196ca:	2b80      	cmp	r3, #128	; 0x80
 80196cc:	d10e      	bne.n	80196ec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80196ce:	687b      	ldr	r3, [r7, #4]
 80196d0:	681b      	ldr	r3, [r3, #0]
 80196d2:	68db      	ldr	r3, [r3, #12]
 80196d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80196d8:	2b80      	cmp	r3, #128	; 0x80
 80196da:	d107      	bne.n	80196ec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80196dc:	687b      	ldr	r3, [r7, #4]
 80196de:	681b      	ldr	r3, [r3, #0]
 80196e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80196e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80196e6:	6878      	ldr	r0, [r7, #4]
 80196e8:	f000 fab5 	bl	8019c56 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80196ec:	687b      	ldr	r3, [r7, #4]
 80196ee:	681b      	ldr	r3, [r3, #0]
 80196f0:	691b      	ldr	r3, [r3, #16]
 80196f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80196f6:	2b40      	cmp	r3, #64	; 0x40
 80196f8:	d10e      	bne.n	8019718 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80196fa:	687b      	ldr	r3, [r7, #4]
 80196fc:	681b      	ldr	r3, [r3, #0]
 80196fe:	68db      	ldr	r3, [r3, #12]
 8019700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019704:	2b40      	cmp	r3, #64	; 0x40
 8019706:	d107      	bne.n	8019718 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8019708:	687b      	ldr	r3, [r7, #4]
 801970a:	681b      	ldr	r3, [r3, #0]
 801970c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8019710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8019712:	6878      	ldr	r0, [r7, #4]
 8019714:	f000 f8ec 	bl	80198f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8019718:	687b      	ldr	r3, [r7, #4]
 801971a:	681b      	ldr	r3, [r3, #0]
 801971c:	691b      	ldr	r3, [r3, #16]
 801971e:	f003 0320 	and.w	r3, r3, #32
 8019722:	2b20      	cmp	r3, #32
 8019724:	d10e      	bne.n	8019744 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8019726:	687b      	ldr	r3, [r7, #4]
 8019728:	681b      	ldr	r3, [r3, #0]
 801972a:	68db      	ldr	r3, [r3, #12]
 801972c:	f003 0320 	and.w	r3, r3, #32
 8019730:	2b20      	cmp	r3, #32
 8019732:	d107      	bne.n	8019744 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8019734:	687b      	ldr	r3, [r7, #4]
 8019736:	681b      	ldr	r3, [r3, #0]
 8019738:	f06f 0220 	mvn.w	r2, #32
 801973c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801973e:	6878      	ldr	r0, [r7, #4]
 8019740:	f000 fa80 	bl	8019c44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8019744:	bf00      	nop
 8019746:	3708      	adds	r7, #8
 8019748:	46bd      	mov	sp, r7
 801974a:	bd80      	pop	{r7, pc}

0801974c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801974c:	b580      	push	{r7, lr}
 801974e:	b084      	sub	sp, #16
 8019750:	af00      	add	r7, sp, #0
 8019752:	6078      	str	r0, [r7, #4]
 8019754:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8019756:	687b      	ldr	r3, [r7, #4]
 8019758:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801975c:	2b01      	cmp	r3, #1
 801975e:	d101      	bne.n	8019764 <HAL_TIM_ConfigClockSource+0x18>
 8019760:	2302      	movs	r3, #2
 8019762:	e0a6      	b.n	80198b2 <HAL_TIM_ConfigClockSource+0x166>
 8019764:	687b      	ldr	r3, [r7, #4]
 8019766:	2201      	movs	r2, #1
 8019768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801976c:	687b      	ldr	r3, [r7, #4]
 801976e:	2202      	movs	r2, #2
 8019770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8019774:	687b      	ldr	r3, [r7, #4]
 8019776:	681b      	ldr	r3, [r3, #0]
 8019778:	689b      	ldr	r3, [r3, #8]
 801977a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801977c:	68fb      	ldr	r3, [r7, #12]
 801977e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8019782:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8019784:	68fb      	ldr	r3, [r7, #12]
 8019786:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801978a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 801978c:	687b      	ldr	r3, [r7, #4]
 801978e:	681b      	ldr	r3, [r3, #0]
 8019790:	68fa      	ldr	r2, [r7, #12]
 8019792:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8019794:	683b      	ldr	r3, [r7, #0]
 8019796:	681b      	ldr	r3, [r3, #0]
 8019798:	2b40      	cmp	r3, #64	; 0x40
 801979a:	d067      	beq.n	801986c <HAL_TIM_ConfigClockSource+0x120>
 801979c:	2b40      	cmp	r3, #64	; 0x40
 801979e:	d80b      	bhi.n	80197b8 <HAL_TIM_ConfigClockSource+0x6c>
 80197a0:	2b10      	cmp	r3, #16
 80197a2:	d073      	beq.n	801988c <HAL_TIM_ConfigClockSource+0x140>
 80197a4:	2b10      	cmp	r3, #16
 80197a6:	d802      	bhi.n	80197ae <HAL_TIM_ConfigClockSource+0x62>
 80197a8:	2b00      	cmp	r3, #0
 80197aa:	d06f      	beq.n	801988c <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80197ac:	e078      	b.n	80198a0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80197ae:	2b20      	cmp	r3, #32
 80197b0:	d06c      	beq.n	801988c <HAL_TIM_ConfigClockSource+0x140>
 80197b2:	2b30      	cmp	r3, #48	; 0x30
 80197b4:	d06a      	beq.n	801988c <HAL_TIM_ConfigClockSource+0x140>
      break;
 80197b6:	e073      	b.n	80198a0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80197b8:	2b70      	cmp	r3, #112	; 0x70
 80197ba:	d00d      	beq.n	80197d8 <HAL_TIM_ConfigClockSource+0x8c>
 80197bc:	2b70      	cmp	r3, #112	; 0x70
 80197be:	d804      	bhi.n	80197ca <HAL_TIM_ConfigClockSource+0x7e>
 80197c0:	2b50      	cmp	r3, #80	; 0x50
 80197c2:	d033      	beq.n	801982c <HAL_TIM_ConfigClockSource+0xe0>
 80197c4:	2b60      	cmp	r3, #96	; 0x60
 80197c6:	d041      	beq.n	801984c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80197c8:	e06a      	b.n	80198a0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80197ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80197ce:	d066      	beq.n	801989e <HAL_TIM_ConfigClockSource+0x152>
 80197d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80197d4:	d017      	beq.n	8019806 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80197d6:	e063      	b.n	80198a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80197d8:	687b      	ldr	r3, [r7, #4]
 80197da:	6818      	ldr	r0, [r3, #0]
 80197dc:	683b      	ldr	r3, [r7, #0]
 80197de:	6899      	ldr	r1, [r3, #8]
 80197e0:	683b      	ldr	r3, [r7, #0]
 80197e2:	685a      	ldr	r2, [r3, #4]
 80197e4:	683b      	ldr	r3, [r7, #0]
 80197e6:	68db      	ldr	r3, [r3, #12]
 80197e8:	f000 f97d 	bl	8019ae6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80197ec:	687b      	ldr	r3, [r7, #4]
 80197ee:	681b      	ldr	r3, [r3, #0]
 80197f0:	689b      	ldr	r3, [r3, #8]
 80197f2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80197f4:	68fb      	ldr	r3, [r7, #12]
 80197f6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80197fa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80197fc:	687b      	ldr	r3, [r7, #4]
 80197fe:	681b      	ldr	r3, [r3, #0]
 8019800:	68fa      	ldr	r2, [r7, #12]
 8019802:	609a      	str	r2, [r3, #8]
      break;
 8019804:	e04c      	b.n	80198a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8019806:	687b      	ldr	r3, [r7, #4]
 8019808:	6818      	ldr	r0, [r3, #0]
 801980a:	683b      	ldr	r3, [r7, #0]
 801980c:	6899      	ldr	r1, [r3, #8]
 801980e:	683b      	ldr	r3, [r7, #0]
 8019810:	685a      	ldr	r2, [r3, #4]
 8019812:	683b      	ldr	r3, [r7, #0]
 8019814:	68db      	ldr	r3, [r3, #12]
 8019816:	f000 f966 	bl	8019ae6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801981a:	687b      	ldr	r3, [r7, #4]
 801981c:	681b      	ldr	r3, [r3, #0]
 801981e:	689a      	ldr	r2, [r3, #8]
 8019820:	687b      	ldr	r3, [r7, #4]
 8019822:	681b      	ldr	r3, [r3, #0]
 8019824:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8019828:	609a      	str	r2, [r3, #8]
      break;
 801982a:	e039      	b.n	80198a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 801982c:	687b      	ldr	r3, [r7, #4]
 801982e:	6818      	ldr	r0, [r3, #0]
 8019830:	683b      	ldr	r3, [r7, #0]
 8019832:	6859      	ldr	r1, [r3, #4]
 8019834:	683b      	ldr	r3, [r7, #0]
 8019836:	68db      	ldr	r3, [r3, #12]
 8019838:	461a      	mov	r2, r3
 801983a:	f000 f8dd 	bl	80199f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801983e:	687b      	ldr	r3, [r7, #4]
 8019840:	681b      	ldr	r3, [r3, #0]
 8019842:	2150      	movs	r1, #80	; 0x50
 8019844:	4618      	mov	r0, r3
 8019846:	f000 f934 	bl	8019ab2 <TIM_ITRx_SetConfig>
      break;
 801984a:	e029      	b.n	80198a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 801984c:	687b      	ldr	r3, [r7, #4]
 801984e:	6818      	ldr	r0, [r3, #0]
 8019850:	683b      	ldr	r3, [r7, #0]
 8019852:	6859      	ldr	r1, [r3, #4]
 8019854:	683b      	ldr	r3, [r7, #0]
 8019856:	68db      	ldr	r3, [r3, #12]
 8019858:	461a      	mov	r2, r3
 801985a:	f000 f8fb 	bl	8019a54 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801985e:	687b      	ldr	r3, [r7, #4]
 8019860:	681b      	ldr	r3, [r3, #0]
 8019862:	2160      	movs	r1, #96	; 0x60
 8019864:	4618      	mov	r0, r3
 8019866:	f000 f924 	bl	8019ab2 <TIM_ITRx_SetConfig>
      break;
 801986a:	e019      	b.n	80198a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 801986c:	687b      	ldr	r3, [r7, #4]
 801986e:	6818      	ldr	r0, [r3, #0]
 8019870:	683b      	ldr	r3, [r7, #0]
 8019872:	6859      	ldr	r1, [r3, #4]
 8019874:	683b      	ldr	r3, [r7, #0]
 8019876:	68db      	ldr	r3, [r3, #12]
 8019878:	461a      	mov	r2, r3
 801987a:	f000 f8bd 	bl	80199f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801987e:	687b      	ldr	r3, [r7, #4]
 8019880:	681b      	ldr	r3, [r3, #0]
 8019882:	2140      	movs	r1, #64	; 0x40
 8019884:	4618      	mov	r0, r3
 8019886:	f000 f914 	bl	8019ab2 <TIM_ITRx_SetConfig>
      break;
 801988a:	e009      	b.n	80198a0 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801988c:	687b      	ldr	r3, [r7, #4]
 801988e:	681a      	ldr	r2, [r3, #0]
 8019890:	683b      	ldr	r3, [r7, #0]
 8019892:	681b      	ldr	r3, [r3, #0]
 8019894:	4619      	mov	r1, r3
 8019896:	4610      	mov	r0, r2
 8019898:	f000 f90b 	bl	8019ab2 <TIM_ITRx_SetConfig>
        break;
 801989c:	e000      	b.n	80198a0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 801989e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80198a0:	687b      	ldr	r3, [r7, #4]
 80198a2:	2201      	movs	r2, #1
 80198a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80198a8:	687b      	ldr	r3, [r7, #4]
 80198aa:	2200      	movs	r2, #0
 80198ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80198b0:	2300      	movs	r3, #0
}
 80198b2:	4618      	mov	r0, r3
 80198b4:	3710      	adds	r7, #16
 80198b6:	46bd      	mov	sp, r7
 80198b8:	bd80      	pop	{r7, pc}

080198ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80198ba:	b480      	push	{r7}
 80198bc:	b083      	sub	sp, #12
 80198be:	af00      	add	r7, sp, #0
 80198c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80198c2:	bf00      	nop
 80198c4:	370c      	adds	r7, #12
 80198c6:	46bd      	mov	sp, r7
 80198c8:	bc80      	pop	{r7}
 80198ca:	4770      	bx	lr

080198cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80198cc:	b480      	push	{r7}
 80198ce:	b083      	sub	sp, #12
 80198d0:	af00      	add	r7, sp, #0
 80198d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80198d4:	bf00      	nop
 80198d6:	370c      	adds	r7, #12
 80198d8:	46bd      	mov	sp, r7
 80198da:	bc80      	pop	{r7}
 80198dc:	4770      	bx	lr

080198de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80198de:	b480      	push	{r7}
 80198e0:	b083      	sub	sp, #12
 80198e2:	af00      	add	r7, sp, #0
 80198e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80198e6:	bf00      	nop
 80198e8:	370c      	adds	r7, #12
 80198ea:	46bd      	mov	sp, r7
 80198ec:	bc80      	pop	{r7}
 80198ee:	4770      	bx	lr

080198f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80198f0:	b480      	push	{r7}
 80198f2:	b083      	sub	sp, #12
 80198f4:	af00      	add	r7, sp, #0
 80198f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80198f8:	bf00      	nop
 80198fa:	370c      	adds	r7, #12
 80198fc:	46bd      	mov	sp, r7
 80198fe:	bc80      	pop	{r7}
 8019900:	4770      	bx	lr
	...

08019904 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8019904:	b480      	push	{r7}
 8019906:	b085      	sub	sp, #20
 8019908:	af00      	add	r7, sp, #0
 801990a:	6078      	str	r0, [r7, #4]
 801990c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801990e:	687b      	ldr	r3, [r7, #4]
 8019910:	681b      	ldr	r3, [r3, #0]
 8019912:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8019914:	687b      	ldr	r3, [r7, #4]
 8019916:	4a33      	ldr	r2, [pc, #204]	; (80199e4 <TIM_Base_SetConfig+0xe0>)
 8019918:	4293      	cmp	r3, r2
 801991a:	d013      	beq.n	8019944 <TIM_Base_SetConfig+0x40>
 801991c:	687b      	ldr	r3, [r7, #4]
 801991e:	4a32      	ldr	r2, [pc, #200]	; (80199e8 <TIM_Base_SetConfig+0xe4>)
 8019920:	4293      	cmp	r3, r2
 8019922:	d00f      	beq.n	8019944 <TIM_Base_SetConfig+0x40>
 8019924:	687b      	ldr	r3, [r7, #4]
 8019926:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801992a:	d00b      	beq.n	8019944 <TIM_Base_SetConfig+0x40>
 801992c:	687b      	ldr	r3, [r7, #4]
 801992e:	4a2f      	ldr	r2, [pc, #188]	; (80199ec <TIM_Base_SetConfig+0xe8>)
 8019930:	4293      	cmp	r3, r2
 8019932:	d007      	beq.n	8019944 <TIM_Base_SetConfig+0x40>
 8019934:	687b      	ldr	r3, [r7, #4]
 8019936:	4a2e      	ldr	r2, [pc, #184]	; (80199f0 <TIM_Base_SetConfig+0xec>)
 8019938:	4293      	cmp	r3, r2
 801993a:	d003      	beq.n	8019944 <TIM_Base_SetConfig+0x40>
 801993c:	687b      	ldr	r3, [r7, #4]
 801993e:	4a2d      	ldr	r2, [pc, #180]	; (80199f4 <TIM_Base_SetConfig+0xf0>)
 8019940:	4293      	cmp	r3, r2
 8019942:	d108      	bne.n	8019956 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8019944:	68fb      	ldr	r3, [r7, #12]
 8019946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801994a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801994c:	683b      	ldr	r3, [r7, #0]
 801994e:	685b      	ldr	r3, [r3, #4]
 8019950:	68fa      	ldr	r2, [r7, #12]
 8019952:	4313      	orrs	r3, r2
 8019954:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8019956:	687b      	ldr	r3, [r7, #4]
 8019958:	4a22      	ldr	r2, [pc, #136]	; (80199e4 <TIM_Base_SetConfig+0xe0>)
 801995a:	4293      	cmp	r3, r2
 801995c:	d013      	beq.n	8019986 <TIM_Base_SetConfig+0x82>
 801995e:	687b      	ldr	r3, [r7, #4]
 8019960:	4a21      	ldr	r2, [pc, #132]	; (80199e8 <TIM_Base_SetConfig+0xe4>)
 8019962:	4293      	cmp	r3, r2
 8019964:	d00f      	beq.n	8019986 <TIM_Base_SetConfig+0x82>
 8019966:	687b      	ldr	r3, [r7, #4]
 8019968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801996c:	d00b      	beq.n	8019986 <TIM_Base_SetConfig+0x82>
 801996e:	687b      	ldr	r3, [r7, #4]
 8019970:	4a1e      	ldr	r2, [pc, #120]	; (80199ec <TIM_Base_SetConfig+0xe8>)
 8019972:	4293      	cmp	r3, r2
 8019974:	d007      	beq.n	8019986 <TIM_Base_SetConfig+0x82>
 8019976:	687b      	ldr	r3, [r7, #4]
 8019978:	4a1d      	ldr	r2, [pc, #116]	; (80199f0 <TIM_Base_SetConfig+0xec>)
 801997a:	4293      	cmp	r3, r2
 801997c:	d003      	beq.n	8019986 <TIM_Base_SetConfig+0x82>
 801997e:	687b      	ldr	r3, [r7, #4]
 8019980:	4a1c      	ldr	r2, [pc, #112]	; (80199f4 <TIM_Base_SetConfig+0xf0>)
 8019982:	4293      	cmp	r3, r2
 8019984:	d108      	bne.n	8019998 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8019986:	68fb      	ldr	r3, [r7, #12]
 8019988:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801998c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801998e:	683b      	ldr	r3, [r7, #0]
 8019990:	68db      	ldr	r3, [r3, #12]
 8019992:	68fa      	ldr	r2, [r7, #12]
 8019994:	4313      	orrs	r3, r2
 8019996:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8019998:	68fb      	ldr	r3, [r7, #12]
 801999a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 801999e:	683b      	ldr	r3, [r7, #0]
 80199a0:	695b      	ldr	r3, [r3, #20]
 80199a2:	4313      	orrs	r3, r2
 80199a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80199a6:	687b      	ldr	r3, [r7, #4]
 80199a8:	68fa      	ldr	r2, [r7, #12]
 80199aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80199ac:	683b      	ldr	r3, [r7, #0]
 80199ae:	689a      	ldr	r2, [r3, #8]
 80199b0:	687b      	ldr	r3, [r7, #4]
 80199b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80199b4:	683b      	ldr	r3, [r7, #0]
 80199b6:	681a      	ldr	r2, [r3, #0]
 80199b8:	687b      	ldr	r3, [r7, #4]
 80199ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80199bc:	687b      	ldr	r3, [r7, #4]
 80199be:	4a09      	ldr	r2, [pc, #36]	; (80199e4 <TIM_Base_SetConfig+0xe0>)
 80199c0:	4293      	cmp	r3, r2
 80199c2:	d003      	beq.n	80199cc <TIM_Base_SetConfig+0xc8>
 80199c4:	687b      	ldr	r3, [r7, #4]
 80199c6:	4a08      	ldr	r2, [pc, #32]	; (80199e8 <TIM_Base_SetConfig+0xe4>)
 80199c8:	4293      	cmp	r3, r2
 80199ca:	d103      	bne.n	80199d4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80199cc:	683b      	ldr	r3, [r7, #0]
 80199ce:	691a      	ldr	r2, [r3, #16]
 80199d0:	687b      	ldr	r3, [r7, #4]
 80199d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80199d4:	687b      	ldr	r3, [r7, #4]
 80199d6:	2201      	movs	r2, #1
 80199d8:	615a      	str	r2, [r3, #20]
}
 80199da:	bf00      	nop
 80199dc:	3714      	adds	r7, #20
 80199de:	46bd      	mov	sp, r7
 80199e0:	bc80      	pop	{r7}
 80199e2:	4770      	bx	lr
 80199e4:	40012c00 	.word	0x40012c00
 80199e8:	40013400 	.word	0x40013400
 80199ec:	40000400 	.word	0x40000400
 80199f0:	40000800 	.word	0x40000800
 80199f4:	40000c00 	.word	0x40000c00

080199f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80199f8:	b480      	push	{r7}
 80199fa:	b087      	sub	sp, #28
 80199fc:	af00      	add	r7, sp, #0
 80199fe:	60f8      	str	r0, [r7, #12]
 8019a00:	60b9      	str	r1, [r7, #8]
 8019a02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8019a04:	68fb      	ldr	r3, [r7, #12]
 8019a06:	6a1b      	ldr	r3, [r3, #32]
 8019a08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8019a0a:	68fb      	ldr	r3, [r7, #12]
 8019a0c:	6a1b      	ldr	r3, [r3, #32]
 8019a0e:	f023 0201 	bic.w	r2, r3, #1
 8019a12:	68fb      	ldr	r3, [r7, #12]
 8019a14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8019a16:	68fb      	ldr	r3, [r7, #12]
 8019a18:	699b      	ldr	r3, [r3, #24]
 8019a1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8019a1c:	693b      	ldr	r3, [r7, #16]
 8019a1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8019a22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8019a24:	687b      	ldr	r3, [r7, #4]
 8019a26:	011b      	lsls	r3, r3, #4
 8019a28:	693a      	ldr	r2, [r7, #16]
 8019a2a:	4313      	orrs	r3, r2
 8019a2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8019a2e:	697b      	ldr	r3, [r7, #20]
 8019a30:	f023 030a 	bic.w	r3, r3, #10
 8019a34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8019a36:	697a      	ldr	r2, [r7, #20]
 8019a38:	68bb      	ldr	r3, [r7, #8]
 8019a3a:	4313      	orrs	r3, r2
 8019a3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8019a3e:	68fb      	ldr	r3, [r7, #12]
 8019a40:	693a      	ldr	r2, [r7, #16]
 8019a42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019a44:	68fb      	ldr	r3, [r7, #12]
 8019a46:	697a      	ldr	r2, [r7, #20]
 8019a48:	621a      	str	r2, [r3, #32]
}
 8019a4a:	bf00      	nop
 8019a4c:	371c      	adds	r7, #28
 8019a4e:	46bd      	mov	sp, r7
 8019a50:	bc80      	pop	{r7}
 8019a52:	4770      	bx	lr

08019a54 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8019a54:	b480      	push	{r7}
 8019a56:	b087      	sub	sp, #28
 8019a58:	af00      	add	r7, sp, #0
 8019a5a:	60f8      	str	r0, [r7, #12]
 8019a5c:	60b9      	str	r1, [r7, #8]
 8019a5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8019a60:	68fb      	ldr	r3, [r7, #12]
 8019a62:	6a1b      	ldr	r3, [r3, #32]
 8019a64:	f023 0210 	bic.w	r2, r3, #16
 8019a68:	68fb      	ldr	r3, [r7, #12]
 8019a6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8019a6c:	68fb      	ldr	r3, [r7, #12]
 8019a6e:	699b      	ldr	r3, [r3, #24]
 8019a70:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8019a72:	68fb      	ldr	r3, [r7, #12]
 8019a74:	6a1b      	ldr	r3, [r3, #32]
 8019a76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8019a78:	697b      	ldr	r3, [r7, #20]
 8019a7a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8019a7e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8019a80:	687b      	ldr	r3, [r7, #4]
 8019a82:	031b      	lsls	r3, r3, #12
 8019a84:	697a      	ldr	r2, [r7, #20]
 8019a86:	4313      	orrs	r3, r2
 8019a88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8019a8a:	693b      	ldr	r3, [r7, #16]
 8019a8c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8019a90:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8019a92:	68bb      	ldr	r3, [r7, #8]
 8019a94:	011b      	lsls	r3, r3, #4
 8019a96:	693a      	ldr	r2, [r7, #16]
 8019a98:	4313      	orrs	r3, r2
 8019a9a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8019a9c:	68fb      	ldr	r3, [r7, #12]
 8019a9e:	697a      	ldr	r2, [r7, #20]
 8019aa0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019aa2:	68fb      	ldr	r3, [r7, #12]
 8019aa4:	693a      	ldr	r2, [r7, #16]
 8019aa6:	621a      	str	r2, [r3, #32]
}
 8019aa8:	bf00      	nop
 8019aaa:	371c      	adds	r7, #28
 8019aac:	46bd      	mov	sp, r7
 8019aae:	bc80      	pop	{r7}
 8019ab0:	4770      	bx	lr

08019ab2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8019ab2:	b480      	push	{r7}
 8019ab4:	b085      	sub	sp, #20
 8019ab6:	af00      	add	r7, sp, #0
 8019ab8:	6078      	str	r0, [r7, #4]
 8019aba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8019abc:	687b      	ldr	r3, [r7, #4]
 8019abe:	689b      	ldr	r3, [r3, #8]
 8019ac0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8019ac2:	68fb      	ldr	r3, [r7, #12]
 8019ac4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8019ac8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8019aca:	683a      	ldr	r2, [r7, #0]
 8019acc:	68fb      	ldr	r3, [r7, #12]
 8019ace:	4313      	orrs	r3, r2
 8019ad0:	f043 0307 	orr.w	r3, r3, #7
 8019ad4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8019ad6:	687b      	ldr	r3, [r7, #4]
 8019ad8:	68fa      	ldr	r2, [r7, #12]
 8019ada:	609a      	str	r2, [r3, #8]
}
 8019adc:	bf00      	nop
 8019ade:	3714      	adds	r7, #20
 8019ae0:	46bd      	mov	sp, r7
 8019ae2:	bc80      	pop	{r7}
 8019ae4:	4770      	bx	lr

08019ae6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8019ae6:	b480      	push	{r7}
 8019ae8:	b087      	sub	sp, #28
 8019aea:	af00      	add	r7, sp, #0
 8019aec:	60f8      	str	r0, [r7, #12]
 8019aee:	60b9      	str	r1, [r7, #8]
 8019af0:	607a      	str	r2, [r7, #4]
 8019af2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8019af4:	68fb      	ldr	r3, [r7, #12]
 8019af6:	689b      	ldr	r3, [r3, #8]
 8019af8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8019afa:	697b      	ldr	r3, [r7, #20]
 8019afc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8019b00:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8019b02:	683b      	ldr	r3, [r7, #0]
 8019b04:	021a      	lsls	r2, r3, #8
 8019b06:	687b      	ldr	r3, [r7, #4]
 8019b08:	431a      	orrs	r2, r3
 8019b0a:	68bb      	ldr	r3, [r7, #8]
 8019b0c:	4313      	orrs	r3, r2
 8019b0e:	697a      	ldr	r2, [r7, #20]
 8019b10:	4313      	orrs	r3, r2
 8019b12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8019b14:	68fb      	ldr	r3, [r7, #12]
 8019b16:	697a      	ldr	r2, [r7, #20]
 8019b18:	609a      	str	r2, [r3, #8]
}
 8019b1a:	bf00      	nop
 8019b1c:	371c      	adds	r7, #28
 8019b1e:	46bd      	mov	sp, r7
 8019b20:	bc80      	pop	{r7}
 8019b22:	4770      	bx	lr

08019b24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8019b24:	b480      	push	{r7}
 8019b26:	b087      	sub	sp, #28
 8019b28:	af00      	add	r7, sp, #0
 8019b2a:	60f8      	str	r0, [r7, #12]
 8019b2c:	60b9      	str	r1, [r7, #8]
 8019b2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8019b30:	68bb      	ldr	r3, [r7, #8]
 8019b32:	f003 031f 	and.w	r3, r3, #31
 8019b36:	2201      	movs	r2, #1
 8019b38:	fa02 f303 	lsl.w	r3, r2, r3
 8019b3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8019b3e:	68fb      	ldr	r3, [r7, #12]
 8019b40:	6a1a      	ldr	r2, [r3, #32]
 8019b42:	697b      	ldr	r3, [r7, #20]
 8019b44:	43db      	mvns	r3, r3
 8019b46:	401a      	ands	r2, r3
 8019b48:	68fb      	ldr	r3, [r7, #12]
 8019b4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8019b4c:	68fb      	ldr	r3, [r7, #12]
 8019b4e:	6a1a      	ldr	r2, [r3, #32]
 8019b50:	68bb      	ldr	r3, [r7, #8]
 8019b52:	f003 031f 	and.w	r3, r3, #31
 8019b56:	6879      	ldr	r1, [r7, #4]
 8019b58:	fa01 f303 	lsl.w	r3, r1, r3
 8019b5c:	431a      	orrs	r2, r3
 8019b5e:	68fb      	ldr	r3, [r7, #12]
 8019b60:	621a      	str	r2, [r3, #32]
}
 8019b62:	bf00      	nop
 8019b64:	371c      	adds	r7, #28
 8019b66:	46bd      	mov	sp, r7
 8019b68:	bc80      	pop	{r7}
 8019b6a:	4770      	bx	lr

08019b6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8019b6c:	b480      	push	{r7}
 8019b6e:	b085      	sub	sp, #20
 8019b70:	af00      	add	r7, sp, #0
 8019b72:	6078      	str	r0, [r7, #4]
 8019b74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8019b76:	687b      	ldr	r3, [r7, #4]
 8019b78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8019b7c:	2b01      	cmp	r3, #1
 8019b7e:	d101      	bne.n	8019b84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8019b80:	2302      	movs	r3, #2
 8019b82:	e050      	b.n	8019c26 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8019b84:	687b      	ldr	r3, [r7, #4]
 8019b86:	2201      	movs	r2, #1
 8019b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8019b8c:	687b      	ldr	r3, [r7, #4]
 8019b8e:	2202      	movs	r2, #2
 8019b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8019b94:	687b      	ldr	r3, [r7, #4]
 8019b96:	681b      	ldr	r3, [r3, #0]
 8019b98:	685b      	ldr	r3, [r3, #4]
 8019b9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8019b9c:	687b      	ldr	r3, [r7, #4]
 8019b9e:	681b      	ldr	r3, [r3, #0]
 8019ba0:	689b      	ldr	r3, [r3, #8]
 8019ba2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8019ba4:	68fb      	ldr	r3, [r7, #12]
 8019ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8019baa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8019bac:	683b      	ldr	r3, [r7, #0]
 8019bae:	681b      	ldr	r3, [r3, #0]
 8019bb0:	68fa      	ldr	r2, [r7, #12]
 8019bb2:	4313      	orrs	r3, r2
 8019bb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8019bb6:	687b      	ldr	r3, [r7, #4]
 8019bb8:	681b      	ldr	r3, [r3, #0]
 8019bba:	68fa      	ldr	r2, [r7, #12]
 8019bbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8019bbe:	687b      	ldr	r3, [r7, #4]
 8019bc0:	681b      	ldr	r3, [r3, #0]
 8019bc2:	4a1b      	ldr	r2, [pc, #108]	; (8019c30 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8019bc4:	4293      	cmp	r3, r2
 8019bc6:	d018      	beq.n	8019bfa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8019bc8:	687b      	ldr	r3, [r7, #4]
 8019bca:	681b      	ldr	r3, [r3, #0]
 8019bcc:	4a19      	ldr	r2, [pc, #100]	; (8019c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8019bce:	4293      	cmp	r3, r2
 8019bd0:	d013      	beq.n	8019bfa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8019bd2:	687b      	ldr	r3, [r7, #4]
 8019bd4:	681b      	ldr	r3, [r3, #0]
 8019bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8019bda:	d00e      	beq.n	8019bfa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8019bdc:	687b      	ldr	r3, [r7, #4]
 8019bde:	681b      	ldr	r3, [r3, #0]
 8019be0:	4a15      	ldr	r2, [pc, #84]	; (8019c38 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8019be2:	4293      	cmp	r3, r2
 8019be4:	d009      	beq.n	8019bfa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8019be6:	687b      	ldr	r3, [r7, #4]
 8019be8:	681b      	ldr	r3, [r3, #0]
 8019bea:	4a14      	ldr	r2, [pc, #80]	; (8019c3c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8019bec:	4293      	cmp	r3, r2
 8019bee:	d004      	beq.n	8019bfa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8019bf0:	687b      	ldr	r3, [r7, #4]
 8019bf2:	681b      	ldr	r3, [r3, #0]
 8019bf4:	4a12      	ldr	r2, [pc, #72]	; (8019c40 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8019bf6:	4293      	cmp	r3, r2
 8019bf8:	d10c      	bne.n	8019c14 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8019bfa:	68bb      	ldr	r3, [r7, #8]
 8019bfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8019c00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8019c02:	683b      	ldr	r3, [r7, #0]
 8019c04:	685b      	ldr	r3, [r3, #4]
 8019c06:	68ba      	ldr	r2, [r7, #8]
 8019c08:	4313      	orrs	r3, r2
 8019c0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8019c0c:	687b      	ldr	r3, [r7, #4]
 8019c0e:	681b      	ldr	r3, [r3, #0]
 8019c10:	68ba      	ldr	r2, [r7, #8]
 8019c12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8019c14:	687b      	ldr	r3, [r7, #4]
 8019c16:	2201      	movs	r2, #1
 8019c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8019c1c:	687b      	ldr	r3, [r7, #4]
 8019c1e:	2200      	movs	r2, #0
 8019c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8019c24:	2300      	movs	r3, #0
}
 8019c26:	4618      	mov	r0, r3
 8019c28:	3714      	adds	r7, #20
 8019c2a:	46bd      	mov	sp, r7
 8019c2c:	bc80      	pop	{r7}
 8019c2e:	4770      	bx	lr
 8019c30:	40012c00 	.word	0x40012c00
 8019c34:	40013400 	.word	0x40013400
 8019c38:	40000400 	.word	0x40000400
 8019c3c:	40000800 	.word	0x40000800
 8019c40:	40000c00 	.word	0x40000c00

08019c44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8019c44:	b480      	push	{r7}
 8019c46:	b083      	sub	sp, #12
 8019c48:	af00      	add	r7, sp, #0
 8019c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8019c4c:	bf00      	nop
 8019c4e:	370c      	adds	r7, #12
 8019c50:	46bd      	mov	sp, r7
 8019c52:	bc80      	pop	{r7}
 8019c54:	4770      	bx	lr

08019c56 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8019c56:	b480      	push	{r7}
 8019c58:	b083      	sub	sp, #12
 8019c5a:	af00      	add	r7, sp, #0
 8019c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8019c5e:	bf00      	nop
 8019c60:	370c      	adds	r7, #12
 8019c62:	46bd      	mov	sp, r7
 8019c64:	bc80      	pop	{r7}
 8019c66:	4770      	bx	lr

08019c68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8019c68:	b580      	push	{r7, lr}
 8019c6a:	b082      	sub	sp, #8
 8019c6c:	af00      	add	r7, sp, #0
 8019c6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8019c70:	687b      	ldr	r3, [r7, #4]
 8019c72:	2b00      	cmp	r3, #0
 8019c74:	d101      	bne.n	8019c7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8019c76:	2301      	movs	r3, #1
 8019c78:	e03f      	b.n	8019cfa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8019c7a:	687b      	ldr	r3, [r7, #4]
 8019c7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8019c80:	b2db      	uxtb	r3, r3
 8019c82:	2b00      	cmp	r3, #0
 8019c84:	d106      	bne.n	8019c94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8019c86:	687b      	ldr	r3, [r7, #4]
 8019c88:	2200      	movs	r2, #0
 8019c8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8019c8e:	6878      	ldr	r0, [r7, #4]
 8019c90:	f7fa ff56 	bl	8014b40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8019c94:	687b      	ldr	r3, [r7, #4]
 8019c96:	2224      	movs	r2, #36	; 0x24
 8019c98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8019c9c:	687b      	ldr	r3, [r7, #4]
 8019c9e:	681b      	ldr	r3, [r3, #0]
 8019ca0:	68da      	ldr	r2, [r3, #12]
 8019ca2:	687b      	ldr	r3, [r7, #4]
 8019ca4:	681b      	ldr	r3, [r3, #0]
 8019ca6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8019caa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8019cac:	6878      	ldr	r0, [r7, #4]
 8019cae:	f000 f829 	bl	8019d04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8019cb2:	687b      	ldr	r3, [r7, #4]
 8019cb4:	681b      	ldr	r3, [r3, #0]
 8019cb6:	691a      	ldr	r2, [r3, #16]
 8019cb8:	687b      	ldr	r3, [r7, #4]
 8019cba:	681b      	ldr	r3, [r3, #0]
 8019cbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8019cc0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8019cc2:	687b      	ldr	r3, [r7, #4]
 8019cc4:	681b      	ldr	r3, [r3, #0]
 8019cc6:	695a      	ldr	r2, [r3, #20]
 8019cc8:	687b      	ldr	r3, [r7, #4]
 8019cca:	681b      	ldr	r3, [r3, #0]
 8019ccc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8019cd0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8019cd2:	687b      	ldr	r3, [r7, #4]
 8019cd4:	681b      	ldr	r3, [r3, #0]
 8019cd6:	68da      	ldr	r2, [r3, #12]
 8019cd8:	687b      	ldr	r3, [r7, #4]
 8019cda:	681b      	ldr	r3, [r3, #0]
 8019cdc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8019ce0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019ce2:	687b      	ldr	r3, [r7, #4]
 8019ce4:	2200      	movs	r2, #0
 8019ce6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8019ce8:	687b      	ldr	r3, [r7, #4]
 8019cea:	2220      	movs	r2, #32
 8019cec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8019cf0:	687b      	ldr	r3, [r7, #4]
 8019cf2:	2220      	movs	r2, #32
 8019cf4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8019cf8:	2300      	movs	r3, #0
}
 8019cfa:	4618      	mov	r0, r3
 8019cfc:	3708      	adds	r7, #8
 8019cfe:	46bd      	mov	sp, r7
 8019d00:	bd80      	pop	{r7, pc}
	...

08019d04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8019d04:	b580      	push	{r7, lr}
 8019d06:	b084      	sub	sp, #16
 8019d08:	af00      	add	r7, sp, #0
 8019d0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8019d0c:	687b      	ldr	r3, [r7, #4]
 8019d0e:	681b      	ldr	r3, [r3, #0]
 8019d10:	691b      	ldr	r3, [r3, #16]
 8019d12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8019d16:	687b      	ldr	r3, [r7, #4]
 8019d18:	68da      	ldr	r2, [r3, #12]
 8019d1a:	687b      	ldr	r3, [r7, #4]
 8019d1c:	681b      	ldr	r3, [r3, #0]
 8019d1e:	430a      	orrs	r2, r1
 8019d20:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8019d22:	687b      	ldr	r3, [r7, #4]
 8019d24:	689a      	ldr	r2, [r3, #8]
 8019d26:	687b      	ldr	r3, [r7, #4]
 8019d28:	691b      	ldr	r3, [r3, #16]
 8019d2a:	431a      	orrs	r2, r3
 8019d2c:	687b      	ldr	r3, [r7, #4]
 8019d2e:	695b      	ldr	r3, [r3, #20]
 8019d30:	4313      	orrs	r3, r2
 8019d32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8019d34:	687b      	ldr	r3, [r7, #4]
 8019d36:	681b      	ldr	r3, [r3, #0]
 8019d38:	68db      	ldr	r3, [r3, #12]
 8019d3a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8019d3e:	f023 030c 	bic.w	r3, r3, #12
 8019d42:	687a      	ldr	r2, [r7, #4]
 8019d44:	6812      	ldr	r2, [r2, #0]
 8019d46:	68b9      	ldr	r1, [r7, #8]
 8019d48:	430b      	orrs	r3, r1
 8019d4a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	681b      	ldr	r3, [r3, #0]
 8019d50:	695b      	ldr	r3, [r3, #20]
 8019d52:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8019d56:	687b      	ldr	r3, [r7, #4]
 8019d58:	699a      	ldr	r2, [r3, #24]
 8019d5a:	687b      	ldr	r3, [r7, #4]
 8019d5c:	681b      	ldr	r3, [r3, #0]
 8019d5e:	430a      	orrs	r2, r1
 8019d60:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8019d62:	687b      	ldr	r3, [r7, #4]
 8019d64:	681b      	ldr	r3, [r3, #0]
 8019d66:	4a2c      	ldr	r2, [pc, #176]	; (8019e18 <UART_SetConfig+0x114>)
 8019d68:	4293      	cmp	r3, r2
 8019d6a:	d103      	bne.n	8019d74 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8019d6c:	f7ff f994 	bl	8019098 <HAL_RCC_GetPCLK2Freq>
 8019d70:	60f8      	str	r0, [r7, #12]
 8019d72:	e002      	b.n	8019d7a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8019d74:	f7ff f97c 	bl	8019070 <HAL_RCC_GetPCLK1Freq>
 8019d78:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8019d7a:	68fa      	ldr	r2, [r7, #12]
 8019d7c:	4613      	mov	r3, r2
 8019d7e:	009b      	lsls	r3, r3, #2
 8019d80:	4413      	add	r3, r2
 8019d82:	009a      	lsls	r2, r3, #2
 8019d84:	441a      	add	r2, r3
 8019d86:	687b      	ldr	r3, [r7, #4]
 8019d88:	685b      	ldr	r3, [r3, #4]
 8019d8a:	009b      	lsls	r3, r3, #2
 8019d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8019d90:	4a22      	ldr	r2, [pc, #136]	; (8019e1c <UART_SetConfig+0x118>)
 8019d92:	fba2 2303 	umull	r2, r3, r2, r3
 8019d96:	095b      	lsrs	r3, r3, #5
 8019d98:	0119      	lsls	r1, r3, #4
 8019d9a:	68fa      	ldr	r2, [r7, #12]
 8019d9c:	4613      	mov	r3, r2
 8019d9e:	009b      	lsls	r3, r3, #2
 8019da0:	4413      	add	r3, r2
 8019da2:	009a      	lsls	r2, r3, #2
 8019da4:	441a      	add	r2, r3
 8019da6:	687b      	ldr	r3, [r7, #4]
 8019da8:	685b      	ldr	r3, [r3, #4]
 8019daa:	009b      	lsls	r3, r3, #2
 8019dac:	fbb2 f2f3 	udiv	r2, r2, r3
 8019db0:	4b1a      	ldr	r3, [pc, #104]	; (8019e1c <UART_SetConfig+0x118>)
 8019db2:	fba3 0302 	umull	r0, r3, r3, r2
 8019db6:	095b      	lsrs	r3, r3, #5
 8019db8:	2064      	movs	r0, #100	; 0x64
 8019dba:	fb00 f303 	mul.w	r3, r0, r3
 8019dbe:	1ad3      	subs	r3, r2, r3
 8019dc0:	011b      	lsls	r3, r3, #4
 8019dc2:	3332      	adds	r3, #50	; 0x32
 8019dc4:	4a15      	ldr	r2, [pc, #84]	; (8019e1c <UART_SetConfig+0x118>)
 8019dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8019dca:	095b      	lsrs	r3, r3, #5
 8019dcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019dd0:	4419      	add	r1, r3
 8019dd2:	68fa      	ldr	r2, [r7, #12]
 8019dd4:	4613      	mov	r3, r2
 8019dd6:	009b      	lsls	r3, r3, #2
 8019dd8:	4413      	add	r3, r2
 8019dda:	009a      	lsls	r2, r3, #2
 8019ddc:	441a      	add	r2, r3
 8019dde:	687b      	ldr	r3, [r7, #4]
 8019de0:	685b      	ldr	r3, [r3, #4]
 8019de2:	009b      	lsls	r3, r3, #2
 8019de4:	fbb2 f2f3 	udiv	r2, r2, r3
 8019de8:	4b0c      	ldr	r3, [pc, #48]	; (8019e1c <UART_SetConfig+0x118>)
 8019dea:	fba3 0302 	umull	r0, r3, r3, r2
 8019dee:	095b      	lsrs	r3, r3, #5
 8019df0:	2064      	movs	r0, #100	; 0x64
 8019df2:	fb00 f303 	mul.w	r3, r0, r3
 8019df6:	1ad3      	subs	r3, r2, r3
 8019df8:	011b      	lsls	r3, r3, #4
 8019dfa:	3332      	adds	r3, #50	; 0x32
 8019dfc:	4a07      	ldr	r2, [pc, #28]	; (8019e1c <UART_SetConfig+0x118>)
 8019dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8019e02:	095b      	lsrs	r3, r3, #5
 8019e04:	f003 020f 	and.w	r2, r3, #15
 8019e08:	687b      	ldr	r3, [r7, #4]
 8019e0a:	681b      	ldr	r3, [r3, #0]
 8019e0c:	440a      	add	r2, r1
 8019e0e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8019e10:	bf00      	nop
 8019e12:	3710      	adds	r7, #16
 8019e14:	46bd      	mov	sp, r7
 8019e16:	bd80      	pop	{r7, pc}
 8019e18:	40013800 	.word	0x40013800
 8019e1c:	51eb851f 	.word	0x51eb851f

08019e20 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8019e20:	b084      	sub	sp, #16
 8019e22:	b480      	push	{r7}
 8019e24:	b083      	sub	sp, #12
 8019e26:	af00      	add	r7, sp, #0
 8019e28:	6078      	str	r0, [r7, #4]
 8019e2a:	f107 0014 	add.w	r0, r7, #20
 8019e2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8019e32:	2300      	movs	r3, #0
}
 8019e34:	4618      	mov	r0, r3
 8019e36:	370c      	adds	r7, #12
 8019e38:	46bd      	mov	sp, r7
 8019e3a:	bc80      	pop	{r7}
 8019e3c:	b004      	add	sp, #16
 8019e3e:	4770      	bx	lr

08019e40 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8019e40:	b480      	push	{r7}
 8019e42:	b085      	sub	sp, #20
 8019e44:	af00      	add	r7, sp, #0
 8019e46:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8019e48:	687b      	ldr	r3, [r7, #4]
 8019e4a:	2200      	movs	r2, #0
 8019e4c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8019e50:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8019e54:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8019e56:	68fb      	ldr	r3, [r7, #12]
 8019e58:	b29a      	uxth	r2, r3
 8019e5a:	687b      	ldr	r3, [r7, #4]
 8019e5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8019e60:	2300      	movs	r3, #0
}
 8019e62:	4618      	mov	r0, r3
 8019e64:	3714      	adds	r7, #20
 8019e66:	46bd      	mov	sp, r7
 8019e68:	bc80      	pop	{r7}
 8019e6a:	4770      	bx	lr

08019e6c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8019e6c:	b480      	push	{r7}
 8019e6e:	b085      	sub	sp, #20
 8019e70:	af00      	add	r7, sp, #0
 8019e72:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8019e74:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8019e78:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8019e7a:	687b      	ldr	r3, [r7, #4]
 8019e7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8019e80:	b29a      	uxth	r2, r3
 8019e82:	68fb      	ldr	r3, [r7, #12]
 8019e84:	b29b      	uxth	r3, r3
 8019e86:	43db      	mvns	r3, r3
 8019e88:	b29b      	uxth	r3, r3
 8019e8a:	4013      	ands	r3, r2
 8019e8c:	b29a      	uxth	r2, r3
 8019e8e:	687b      	ldr	r3, [r7, #4]
 8019e90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8019e94:	2300      	movs	r3, #0
}
 8019e96:	4618      	mov	r0, r3
 8019e98:	3714      	adds	r7, #20
 8019e9a:	46bd      	mov	sp, r7
 8019e9c:	bc80      	pop	{r7}
 8019e9e:	4770      	bx	lr

08019ea0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8019ea0:	b480      	push	{r7}
 8019ea2:	b083      	sub	sp, #12
 8019ea4:	af00      	add	r7, sp, #0
 8019ea6:	6078      	str	r0, [r7, #4]
 8019ea8:	460b      	mov	r3, r1
 8019eaa:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8019eac:	2300      	movs	r3, #0
}
 8019eae:	4618      	mov	r0, r3
 8019eb0:	370c      	adds	r7, #12
 8019eb2:	46bd      	mov	sp, r7
 8019eb4:	bc80      	pop	{r7}
 8019eb6:	4770      	bx	lr

08019eb8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8019eb8:	b084      	sub	sp, #16
 8019eba:	b480      	push	{r7}
 8019ebc:	b083      	sub	sp, #12
 8019ebe:	af00      	add	r7, sp, #0
 8019ec0:	6078      	str	r0, [r7, #4]
 8019ec2:	f107 0014 	add.w	r0, r7, #20
 8019ec6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8019eca:	687b      	ldr	r3, [r7, #4]
 8019ecc:	2201      	movs	r2, #1
 8019ece:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8019ed2:	687b      	ldr	r3, [r7, #4]
 8019ed4:	2200      	movs	r2, #0
 8019ed6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8019eda:	687b      	ldr	r3, [r7, #4]
 8019edc:	2200      	movs	r2, #0
 8019ede:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8019ee2:	687b      	ldr	r3, [r7, #4]
 8019ee4:	2200      	movs	r2, #0
 8019ee6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8019eea:	2300      	movs	r3, #0
}
 8019eec:	4618      	mov	r0, r3
 8019eee:	370c      	adds	r7, #12
 8019ef0:	46bd      	mov	sp, r7
 8019ef2:	bc80      	pop	{r7}
 8019ef4:	b004      	add	sp, #16
 8019ef6:	4770      	bx	lr

08019ef8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8019ef8:	b480      	push	{r7}
 8019efa:	b09b      	sub	sp, #108	; 0x6c
 8019efc:	af00      	add	r7, sp, #0
 8019efe:	6078      	str	r0, [r7, #4]
 8019f00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8019f02:	2300      	movs	r3, #0
 8019f04:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8019f08:	687a      	ldr	r2, [r7, #4]
 8019f0a:	683b      	ldr	r3, [r7, #0]
 8019f0c:	781b      	ldrb	r3, [r3, #0]
 8019f0e:	009b      	lsls	r3, r3, #2
 8019f10:	4413      	add	r3, r2
 8019f12:	881b      	ldrh	r3, [r3, #0]
 8019f14:	b29b      	uxth	r3, r3
 8019f16:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8019f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8019f1e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8019f22:	683b      	ldr	r3, [r7, #0]
 8019f24:	78db      	ldrb	r3, [r3, #3]
 8019f26:	2b03      	cmp	r3, #3
 8019f28:	d81f      	bhi.n	8019f6a <USB_ActivateEndpoint+0x72>
 8019f2a:	a201      	add	r2, pc, #4	; (adr r2, 8019f30 <USB_ActivateEndpoint+0x38>)
 8019f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019f30:	08019f41 	.word	0x08019f41
 8019f34:	08019f5d 	.word	0x08019f5d
 8019f38:	08019f73 	.word	0x08019f73
 8019f3c:	08019f4f 	.word	0x08019f4f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8019f40:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8019f44:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8019f48:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8019f4c:	e012      	b.n	8019f74 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8019f4e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8019f52:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8019f56:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8019f5a:	e00b      	b.n	8019f74 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8019f5c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8019f60:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8019f64:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8019f68:	e004      	b.n	8019f74 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8019f6a:	2301      	movs	r3, #1
 8019f6c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8019f70:	e000      	b.n	8019f74 <USB_ActivateEndpoint+0x7c>
      break;
 8019f72:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8019f74:	687a      	ldr	r2, [r7, #4]
 8019f76:	683b      	ldr	r3, [r7, #0]
 8019f78:	781b      	ldrb	r3, [r3, #0]
 8019f7a:	009b      	lsls	r3, r3, #2
 8019f7c:	441a      	add	r2, r3
 8019f7e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8019f82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8019f86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8019f8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8019f8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019f92:	b29b      	uxth	r3, r3
 8019f94:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8019f96:	687a      	ldr	r2, [r7, #4]
 8019f98:	683b      	ldr	r3, [r7, #0]
 8019f9a:	781b      	ldrb	r3, [r3, #0]
 8019f9c:	009b      	lsls	r3, r3, #2
 8019f9e:	4413      	add	r3, r2
 8019fa0:	881b      	ldrh	r3, [r3, #0]
 8019fa2:	b29b      	uxth	r3, r3
 8019fa4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8019fa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8019fac:	b29a      	uxth	r2, r3
 8019fae:	683b      	ldr	r3, [r7, #0]
 8019fb0:	781b      	ldrb	r3, [r3, #0]
 8019fb2:	b29b      	uxth	r3, r3
 8019fb4:	4313      	orrs	r3, r2
 8019fb6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8019fba:	687a      	ldr	r2, [r7, #4]
 8019fbc:	683b      	ldr	r3, [r7, #0]
 8019fbe:	781b      	ldrb	r3, [r3, #0]
 8019fc0:	009b      	lsls	r3, r3, #2
 8019fc2:	441a      	add	r2, r3
 8019fc4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8019fc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8019fcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8019fd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8019fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019fd8:	b29b      	uxth	r3, r3
 8019fda:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8019fdc:	683b      	ldr	r3, [r7, #0]
 8019fde:	7b1b      	ldrb	r3, [r3, #12]
 8019fe0:	2b00      	cmp	r3, #0
 8019fe2:	f040 8149 	bne.w	801a278 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8019fe6:	683b      	ldr	r3, [r7, #0]
 8019fe8:	785b      	ldrb	r3, [r3, #1]
 8019fea:	2b00      	cmp	r3, #0
 8019fec:	f000 8084 	beq.w	801a0f8 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8019ff0:	687b      	ldr	r3, [r7, #4]
 8019ff2:	617b      	str	r3, [r7, #20]
 8019ff4:	687b      	ldr	r3, [r7, #4]
 8019ff6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8019ffa:	b29b      	uxth	r3, r3
 8019ffc:	461a      	mov	r2, r3
 8019ffe:	697b      	ldr	r3, [r7, #20]
 801a000:	4413      	add	r3, r2
 801a002:	617b      	str	r3, [r7, #20]
 801a004:	683b      	ldr	r3, [r7, #0]
 801a006:	781b      	ldrb	r3, [r3, #0]
 801a008:	011a      	lsls	r2, r3, #4
 801a00a:	697b      	ldr	r3, [r7, #20]
 801a00c:	4413      	add	r3, r2
 801a00e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801a012:	613b      	str	r3, [r7, #16]
 801a014:	683b      	ldr	r3, [r7, #0]
 801a016:	88db      	ldrh	r3, [r3, #6]
 801a018:	085b      	lsrs	r3, r3, #1
 801a01a:	b29b      	uxth	r3, r3
 801a01c:	005b      	lsls	r3, r3, #1
 801a01e:	b29a      	uxth	r2, r3
 801a020:	693b      	ldr	r3, [r7, #16]
 801a022:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a024:	687a      	ldr	r2, [r7, #4]
 801a026:	683b      	ldr	r3, [r7, #0]
 801a028:	781b      	ldrb	r3, [r3, #0]
 801a02a:	009b      	lsls	r3, r3, #2
 801a02c:	4413      	add	r3, r2
 801a02e:	881b      	ldrh	r3, [r3, #0]
 801a030:	81fb      	strh	r3, [r7, #14]
 801a032:	89fb      	ldrh	r3, [r7, #14]
 801a034:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a038:	2b00      	cmp	r3, #0
 801a03a:	d01b      	beq.n	801a074 <USB_ActivateEndpoint+0x17c>
 801a03c:	687a      	ldr	r2, [r7, #4]
 801a03e:	683b      	ldr	r3, [r7, #0]
 801a040:	781b      	ldrb	r3, [r3, #0]
 801a042:	009b      	lsls	r3, r3, #2
 801a044:	4413      	add	r3, r2
 801a046:	881b      	ldrh	r3, [r3, #0]
 801a048:	b29b      	uxth	r3, r3
 801a04a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a04e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a052:	81bb      	strh	r3, [r7, #12]
 801a054:	687a      	ldr	r2, [r7, #4]
 801a056:	683b      	ldr	r3, [r7, #0]
 801a058:	781b      	ldrb	r3, [r3, #0]
 801a05a:	009b      	lsls	r3, r3, #2
 801a05c:	441a      	add	r2, r3
 801a05e:	89bb      	ldrh	r3, [r7, #12]
 801a060:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a064:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a068:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a06c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801a070:	b29b      	uxth	r3, r3
 801a072:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801a074:	683b      	ldr	r3, [r7, #0]
 801a076:	78db      	ldrb	r3, [r3, #3]
 801a078:	2b01      	cmp	r3, #1
 801a07a:	d020      	beq.n	801a0be <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801a07c:	687a      	ldr	r2, [r7, #4]
 801a07e:	683b      	ldr	r3, [r7, #0]
 801a080:	781b      	ldrb	r3, [r3, #0]
 801a082:	009b      	lsls	r3, r3, #2
 801a084:	4413      	add	r3, r2
 801a086:	881b      	ldrh	r3, [r3, #0]
 801a088:	b29b      	uxth	r3, r3
 801a08a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a08e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801a092:	813b      	strh	r3, [r7, #8]
 801a094:	893b      	ldrh	r3, [r7, #8]
 801a096:	f083 0320 	eor.w	r3, r3, #32
 801a09a:	813b      	strh	r3, [r7, #8]
 801a09c:	687a      	ldr	r2, [r7, #4]
 801a09e:	683b      	ldr	r3, [r7, #0]
 801a0a0:	781b      	ldrb	r3, [r3, #0]
 801a0a2:	009b      	lsls	r3, r3, #2
 801a0a4:	441a      	add	r2, r3
 801a0a6:	893b      	ldrh	r3, [r7, #8]
 801a0a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a0ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a0b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a0b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a0b8:	b29b      	uxth	r3, r3
 801a0ba:	8013      	strh	r3, [r2, #0]
 801a0bc:	e27f      	b.n	801a5be <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a0be:	687a      	ldr	r2, [r7, #4]
 801a0c0:	683b      	ldr	r3, [r7, #0]
 801a0c2:	781b      	ldrb	r3, [r3, #0]
 801a0c4:	009b      	lsls	r3, r3, #2
 801a0c6:	4413      	add	r3, r2
 801a0c8:	881b      	ldrh	r3, [r3, #0]
 801a0ca:	b29b      	uxth	r3, r3
 801a0cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a0d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801a0d4:	817b      	strh	r3, [r7, #10]
 801a0d6:	687a      	ldr	r2, [r7, #4]
 801a0d8:	683b      	ldr	r3, [r7, #0]
 801a0da:	781b      	ldrb	r3, [r3, #0]
 801a0dc:	009b      	lsls	r3, r3, #2
 801a0de:	441a      	add	r2, r3
 801a0e0:	897b      	ldrh	r3, [r7, #10]
 801a0e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a0e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a0ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a0ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a0f2:	b29b      	uxth	r3, r3
 801a0f4:	8013      	strh	r3, [r2, #0]
 801a0f6:	e262      	b.n	801a5be <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801a0f8:	687b      	ldr	r3, [r7, #4]
 801a0fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a0fc:	687b      	ldr	r3, [r7, #4]
 801a0fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801a102:	b29b      	uxth	r3, r3
 801a104:	461a      	mov	r2, r3
 801a106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a108:	4413      	add	r3, r2
 801a10a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a10c:	683b      	ldr	r3, [r7, #0]
 801a10e:	781b      	ldrb	r3, [r3, #0]
 801a110:	011a      	lsls	r2, r3, #4
 801a112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a114:	4413      	add	r3, r2
 801a116:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 801a11a:	62bb      	str	r3, [r7, #40]	; 0x28
 801a11c:	683b      	ldr	r3, [r7, #0]
 801a11e:	88db      	ldrh	r3, [r3, #6]
 801a120:	085b      	lsrs	r3, r3, #1
 801a122:	b29b      	uxth	r3, r3
 801a124:	005b      	lsls	r3, r3, #1
 801a126:	b29a      	uxth	r2, r3
 801a128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a12a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 801a12c:	687b      	ldr	r3, [r7, #4]
 801a12e:	627b      	str	r3, [r7, #36]	; 0x24
 801a130:	687b      	ldr	r3, [r7, #4]
 801a132:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801a136:	b29b      	uxth	r3, r3
 801a138:	461a      	mov	r2, r3
 801a13a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a13c:	4413      	add	r3, r2
 801a13e:	627b      	str	r3, [r7, #36]	; 0x24
 801a140:	683b      	ldr	r3, [r7, #0]
 801a142:	781b      	ldrb	r3, [r3, #0]
 801a144:	011a      	lsls	r2, r3, #4
 801a146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a148:	4413      	add	r3, r2
 801a14a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801a14e:	623b      	str	r3, [r7, #32]
 801a150:	683b      	ldr	r3, [r7, #0]
 801a152:	691b      	ldr	r3, [r3, #16]
 801a154:	2b00      	cmp	r3, #0
 801a156:	d112      	bne.n	801a17e <USB_ActivateEndpoint+0x286>
 801a158:	6a3b      	ldr	r3, [r7, #32]
 801a15a:	881b      	ldrh	r3, [r3, #0]
 801a15c:	b29b      	uxth	r3, r3
 801a15e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801a162:	b29a      	uxth	r2, r3
 801a164:	6a3b      	ldr	r3, [r7, #32]
 801a166:	801a      	strh	r2, [r3, #0]
 801a168:	6a3b      	ldr	r3, [r7, #32]
 801a16a:	881b      	ldrh	r3, [r3, #0]
 801a16c:	b29b      	uxth	r3, r3
 801a16e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801a172:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801a176:	b29a      	uxth	r2, r3
 801a178:	6a3b      	ldr	r3, [r7, #32]
 801a17a:	801a      	strh	r2, [r3, #0]
 801a17c:	e02f      	b.n	801a1de <USB_ActivateEndpoint+0x2e6>
 801a17e:	683b      	ldr	r3, [r7, #0]
 801a180:	691b      	ldr	r3, [r3, #16]
 801a182:	2b3e      	cmp	r3, #62	; 0x3e
 801a184:	d813      	bhi.n	801a1ae <USB_ActivateEndpoint+0x2b6>
 801a186:	683b      	ldr	r3, [r7, #0]
 801a188:	691b      	ldr	r3, [r3, #16]
 801a18a:	085b      	lsrs	r3, r3, #1
 801a18c:	663b      	str	r3, [r7, #96]	; 0x60
 801a18e:	683b      	ldr	r3, [r7, #0]
 801a190:	691b      	ldr	r3, [r3, #16]
 801a192:	f003 0301 	and.w	r3, r3, #1
 801a196:	2b00      	cmp	r3, #0
 801a198:	d002      	beq.n	801a1a0 <USB_ActivateEndpoint+0x2a8>
 801a19a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801a19c:	3301      	adds	r3, #1
 801a19e:	663b      	str	r3, [r7, #96]	; 0x60
 801a1a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801a1a2:	b29b      	uxth	r3, r3
 801a1a4:	029b      	lsls	r3, r3, #10
 801a1a6:	b29a      	uxth	r2, r3
 801a1a8:	6a3b      	ldr	r3, [r7, #32]
 801a1aa:	801a      	strh	r2, [r3, #0]
 801a1ac:	e017      	b.n	801a1de <USB_ActivateEndpoint+0x2e6>
 801a1ae:	683b      	ldr	r3, [r7, #0]
 801a1b0:	691b      	ldr	r3, [r3, #16]
 801a1b2:	095b      	lsrs	r3, r3, #5
 801a1b4:	663b      	str	r3, [r7, #96]	; 0x60
 801a1b6:	683b      	ldr	r3, [r7, #0]
 801a1b8:	691b      	ldr	r3, [r3, #16]
 801a1ba:	f003 031f 	and.w	r3, r3, #31
 801a1be:	2b00      	cmp	r3, #0
 801a1c0:	d102      	bne.n	801a1c8 <USB_ActivateEndpoint+0x2d0>
 801a1c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801a1c4:	3b01      	subs	r3, #1
 801a1c6:	663b      	str	r3, [r7, #96]	; 0x60
 801a1c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801a1ca:	b29b      	uxth	r3, r3
 801a1cc:	029b      	lsls	r3, r3, #10
 801a1ce:	b29b      	uxth	r3, r3
 801a1d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801a1d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801a1d8:	b29a      	uxth	r2, r3
 801a1da:	6a3b      	ldr	r3, [r7, #32]
 801a1dc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a1de:	687a      	ldr	r2, [r7, #4]
 801a1e0:	683b      	ldr	r3, [r7, #0]
 801a1e2:	781b      	ldrb	r3, [r3, #0]
 801a1e4:	009b      	lsls	r3, r3, #2
 801a1e6:	4413      	add	r3, r2
 801a1e8:	881b      	ldrh	r3, [r3, #0]
 801a1ea:	83fb      	strh	r3, [r7, #30]
 801a1ec:	8bfb      	ldrh	r3, [r7, #30]
 801a1ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801a1f2:	2b00      	cmp	r3, #0
 801a1f4:	d01b      	beq.n	801a22e <USB_ActivateEndpoint+0x336>
 801a1f6:	687a      	ldr	r2, [r7, #4]
 801a1f8:	683b      	ldr	r3, [r7, #0]
 801a1fa:	781b      	ldrb	r3, [r3, #0]
 801a1fc:	009b      	lsls	r3, r3, #2
 801a1fe:	4413      	add	r3, r2
 801a200:	881b      	ldrh	r3, [r3, #0]
 801a202:	b29b      	uxth	r3, r3
 801a204:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a208:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a20c:	83bb      	strh	r3, [r7, #28]
 801a20e:	687a      	ldr	r2, [r7, #4]
 801a210:	683b      	ldr	r3, [r7, #0]
 801a212:	781b      	ldrb	r3, [r3, #0]
 801a214:	009b      	lsls	r3, r3, #2
 801a216:	441a      	add	r2, r3
 801a218:	8bbb      	ldrh	r3, [r7, #28]
 801a21a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a21e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a222:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801a226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a22a:	b29b      	uxth	r3, r3
 801a22c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801a22e:	687a      	ldr	r2, [r7, #4]
 801a230:	683b      	ldr	r3, [r7, #0]
 801a232:	781b      	ldrb	r3, [r3, #0]
 801a234:	009b      	lsls	r3, r3, #2
 801a236:	4413      	add	r3, r2
 801a238:	881b      	ldrh	r3, [r3, #0]
 801a23a:	b29b      	uxth	r3, r3
 801a23c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801a240:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a244:	837b      	strh	r3, [r7, #26]
 801a246:	8b7b      	ldrh	r3, [r7, #26]
 801a248:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801a24c:	837b      	strh	r3, [r7, #26]
 801a24e:	8b7b      	ldrh	r3, [r7, #26]
 801a250:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 801a254:	837b      	strh	r3, [r7, #26]
 801a256:	687a      	ldr	r2, [r7, #4]
 801a258:	683b      	ldr	r3, [r7, #0]
 801a25a:	781b      	ldrb	r3, [r3, #0]
 801a25c:	009b      	lsls	r3, r3, #2
 801a25e:	441a      	add	r2, r3
 801a260:	8b7b      	ldrh	r3, [r7, #26]
 801a262:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a266:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a26a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a26e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a272:	b29b      	uxth	r3, r3
 801a274:	8013      	strh	r3, [r2, #0]
 801a276:	e1a2      	b.n	801a5be <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 801a278:	687a      	ldr	r2, [r7, #4]
 801a27a:	683b      	ldr	r3, [r7, #0]
 801a27c:	781b      	ldrb	r3, [r3, #0]
 801a27e:	009b      	lsls	r3, r3, #2
 801a280:	4413      	add	r3, r2
 801a282:	881b      	ldrh	r3, [r3, #0]
 801a284:	b29b      	uxth	r3, r3
 801a286:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a28a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a28e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 801a292:	687a      	ldr	r2, [r7, #4]
 801a294:	683b      	ldr	r3, [r7, #0]
 801a296:	781b      	ldrb	r3, [r3, #0]
 801a298:	009b      	lsls	r3, r3, #2
 801a29a:	441a      	add	r2, r3
 801a29c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 801a2a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a2a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a2a8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 801a2ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a2b0:	b29b      	uxth	r3, r3
 801a2b2:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 801a2b4:	687b      	ldr	r3, [r7, #4]
 801a2b6:	65bb      	str	r3, [r7, #88]	; 0x58
 801a2b8:	687b      	ldr	r3, [r7, #4]
 801a2ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801a2be:	b29b      	uxth	r3, r3
 801a2c0:	461a      	mov	r2, r3
 801a2c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801a2c4:	4413      	add	r3, r2
 801a2c6:	65bb      	str	r3, [r7, #88]	; 0x58
 801a2c8:	683b      	ldr	r3, [r7, #0]
 801a2ca:	781b      	ldrb	r3, [r3, #0]
 801a2cc:	011a      	lsls	r2, r3, #4
 801a2ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801a2d0:	4413      	add	r3, r2
 801a2d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801a2d6:	657b      	str	r3, [r7, #84]	; 0x54
 801a2d8:	683b      	ldr	r3, [r7, #0]
 801a2da:	891b      	ldrh	r3, [r3, #8]
 801a2dc:	085b      	lsrs	r3, r3, #1
 801a2de:	b29b      	uxth	r3, r3
 801a2e0:	005b      	lsls	r3, r3, #1
 801a2e2:	b29a      	uxth	r2, r3
 801a2e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a2e6:	801a      	strh	r2, [r3, #0]
 801a2e8:	687b      	ldr	r3, [r7, #4]
 801a2ea:	653b      	str	r3, [r7, #80]	; 0x50
 801a2ec:	687b      	ldr	r3, [r7, #4]
 801a2ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801a2f2:	b29b      	uxth	r3, r3
 801a2f4:	461a      	mov	r2, r3
 801a2f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a2f8:	4413      	add	r3, r2
 801a2fa:	653b      	str	r3, [r7, #80]	; 0x50
 801a2fc:	683b      	ldr	r3, [r7, #0]
 801a2fe:	781b      	ldrb	r3, [r3, #0]
 801a300:	011a      	lsls	r2, r3, #4
 801a302:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a304:	4413      	add	r3, r2
 801a306:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 801a30a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801a30c:	683b      	ldr	r3, [r7, #0]
 801a30e:	895b      	ldrh	r3, [r3, #10]
 801a310:	085b      	lsrs	r3, r3, #1
 801a312:	b29b      	uxth	r3, r3
 801a314:	005b      	lsls	r3, r3, #1
 801a316:	b29a      	uxth	r2, r3
 801a318:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a31a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 801a31c:	683b      	ldr	r3, [r7, #0]
 801a31e:	785b      	ldrb	r3, [r3, #1]
 801a320:	2b00      	cmp	r3, #0
 801a322:	f040 8091 	bne.w	801a448 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a326:	687a      	ldr	r2, [r7, #4]
 801a328:	683b      	ldr	r3, [r7, #0]
 801a32a:	781b      	ldrb	r3, [r3, #0]
 801a32c:	009b      	lsls	r3, r3, #2
 801a32e:	4413      	add	r3, r2
 801a330:	881b      	ldrh	r3, [r3, #0]
 801a332:	87bb      	strh	r3, [r7, #60]	; 0x3c
 801a334:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a336:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801a33a:	2b00      	cmp	r3, #0
 801a33c:	d01b      	beq.n	801a376 <USB_ActivateEndpoint+0x47e>
 801a33e:	687a      	ldr	r2, [r7, #4]
 801a340:	683b      	ldr	r3, [r7, #0]
 801a342:	781b      	ldrb	r3, [r3, #0]
 801a344:	009b      	lsls	r3, r3, #2
 801a346:	4413      	add	r3, r2
 801a348:	881b      	ldrh	r3, [r3, #0]
 801a34a:	b29b      	uxth	r3, r3
 801a34c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a350:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a354:	877b      	strh	r3, [r7, #58]	; 0x3a
 801a356:	687a      	ldr	r2, [r7, #4]
 801a358:	683b      	ldr	r3, [r7, #0]
 801a35a:	781b      	ldrb	r3, [r3, #0]
 801a35c:	009b      	lsls	r3, r3, #2
 801a35e:	441a      	add	r2, r3
 801a360:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a362:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a366:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a36a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801a36e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a372:	b29b      	uxth	r3, r3
 801a374:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a376:	687a      	ldr	r2, [r7, #4]
 801a378:	683b      	ldr	r3, [r7, #0]
 801a37a:	781b      	ldrb	r3, [r3, #0]
 801a37c:	009b      	lsls	r3, r3, #2
 801a37e:	4413      	add	r3, r2
 801a380:	881b      	ldrh	r3, [r3, #0]
 801a382:	873b      	strh	r3, [r7, #56]	; 0x38
 801a384:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801a386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a38a:	2b00      	cmp	r3, #0
 801a38c:	d01b      	beq.n	801a3c6 <USB_ActivateEndpoint+0x4ce>
 801a38e:	687a      	ldr	r2, [r7, #4]
 801a390:	683b      	ldr	r3, [r7, #0]
 801a392:	781b      	ldrb	r3, [r3, #0]
 801a394:	009b      	lsls	r3, r3, #2
 801a396:	4413      	add	r3, r2
 801a398:	881b      	ldrh	r3, [r3, #0]
 801a39a:	b29b      	uxth	r3, r3
 801a39c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a3a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a3a4:	86fb      	strh	r3, [r7, #54]	; 0x36
 801a3a6:	687a      	ldr	r2, [r7, #4]
 801a3a8:	683b      	ldr	r3, [r7, #0]
 801a3aa:	781b      	ldrb	r3, [r3, #0]
 801a3ac:	009b      	lsls	r3, r3, #2
 801a3ae:	441a      	add	r2, r3
 801a3b0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801a3b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a3b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a3ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a3be:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801a3c2:	b29b      	uxth	r3, r3
 801a3c4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801a3c6:	687a      	ldr	r2, [r7, #4]
 801a3c8:	683b      	ldr	r3, [r7, #0]
 801a3ca:	781b      	ldrb	r3, [r3, #0]
 801a3cc:	009b      	lsls	r3, r3, #2
 801a3ce:	4413      	add	r3, r2
 801a3d0:	881b      	ldrh	r3, [r3, #0]
 801a3d2:	b29b      	uxth	r3, r3
 801a3d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801a3d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a3dc:	86bb      	strh	r3, [r7, #52]	; 0x34
 801a3de:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801a3e0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801a3e4:	86bb      	strh	r3, [r7, #52]	; 0x34
 801a3e6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801a3e8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 801a3ec:	86bb      	strh	r3, [r7, #52]	; 0x34
 801a3ee:	687a      	ldr	r2, [r7, #4]
 801a3f0:	683b      	ldr	r3, [r7, #0]
 801a3f2:	781b      	ldrb	r3, [r3, #0]
 801a3f4:	009b      	lsls	r3, r3, #2
 801a3f6:	441a      	add	r2, r3
 801a3f8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801a3fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a3fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a402:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a40a:	b29b      	uxth	r3, r3
 801a40c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a40e:	687a      	ldr	r2, [r7, #4]
 801a410:	683b      	ldr	r3, [r7, #0]
 801a412:	781b      	ldrb	r3, [r3, #0]
 801a414:	009b      	lsls	r3, r3, #2
 801a416:	4413      	add	r3, r2
 801a418:	881b      	ldrh	r3, [r3, #0]
 801a41a:	b29b      	uxth	r3, r3
 801a41c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a420:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801a424:	867b      	strh	r3, [r7, #50]	; 0x32
 801a426:	687a      	ldr	r2, [r7, #4]
 801a428:	683b      	ldr	r3, [r7, #0]
 801a42a:	781b      	ldrb	r3, [r3, #0]
 801a42c:	009b      	lsls	r3, r3, #2
 801a42e:	441a      	add	r2, r3
 801a430:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801a432:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a436:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a43a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a43e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a442:	b29b      	uxth	r3, r3
 801a444:	8013      	strh	r3, [r2, #0]
 801a446:	e0ba      	b.n	801a5be <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a448:	687a      	ldr	r2, [r7, #4]
 801a44a:	683b      	ldr	r3, [r7, #0]
 801a44c:	781b      	ldrb	r3, [r3, #0]
 801a44e:	009b      	lsls	r3, r3, #2
 801a450:	4413      	add	r3, r2
 801a452:	881b      	ldrh	r3, [r3, #0]
 801a454:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 801a458:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 801a45c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801a460:	2b00      	cmp	r3, #0
 801a462:	d01d      	beq.n	801a4a0 <USB_ActivateEndpoint+0x5a8>
 801a464:	687a      	ldr	r2, [r7, #4]
 801a466:	683b      	ldr	r3, [r7, #0]
 801a468:	781b      	ldrb	r3, [r3, #0]
 801a46a:	009b      	lsls	r3, r3, #2
 801a46c:	4413      	add	r3, r2
 801a46e:	881b      	ldrh	r3, [r3, #0]
 801a470:	b29b      	uxth	r3, r3
 801a472:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a47a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801a47e:	687a      	ldr	r2, [r7, #4]
 801a480:	683b      	ldr	r3, [r7, #0]
 801a482:	781b      	ldrb	r3, [r3, #0]
 801a484:	009b      	lsls	r3, r3, #2
 801a486:	441a      	add	r2, r3
 801a488:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801a48c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a490:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a494:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801a498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a49c:	b29b      	uxth	r3, r3
 801a49e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a4a0:	687a      	ldr	r2, [r7, #4]
 801a4a2:	683b      	ldr	r3, [r7, #0]
 801a4a4:	781b      	ldrb	r3, [r3, #0]
 801a4a6:	009b      	lsls	r3, r3, #2
 801a4a8:	4413      	add	r3, r2
 801a4aa:	881b      	ldrh	r3, [r3, #0]
 801a4ac:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 801a4b0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801a4b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a4b8:	2b00      	cmp	r3, #0
 801a4ba:	d01d      	beq.n	801a4f8 <USB_ActivateEndpoint+0x600>
 801a4bc:	687a      	ldr	r2, [r7, #4]
 801a4be:	683b      	ldr	r3, [r7, #0]
 801a4c0:	781b      	ldrb	r3, [r3, #0]
 801a4c2:	009b      	lsls	r3, r3, #2
 801a4c4:	4413      	add	r3, r2
 801a4c6:	881b      	ldrh	r3, [r3, #0]
 801a4c8:	b29b      	uxth	r3, r3
 801a4ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a4ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a4d2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 801a4d6:	687a      	ldr	r2, [r7, #4]
 801a4d8:	683b      	ldr	r3, [r7, #0]
 801a4da:	781b      	ldrb	r3, [r3, #0]
 801a4dc:	009b      	lsls	r3, r3, #2
 801a4de:	441a      	add	r2, r3
 801a4e0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801a4e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a4e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a4ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a4f0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801a4f4:	b29b      	uxth	r3, r3
 801a4f6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801a4f8:	683b      	ldr	r3, [r7, #0]
 801a4fa:	78db      	ldrb	r3, [r3, #3]
 801a4fc:	2b01      	cmp	r3, #1
 801a4fe:	d024      	beq.n	801a54a <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801a500:	687a      	ldr	r2, [r7, #4]
 801a502:	683b      	ldr	r3, [r7, #0]
 801a504:	781b      	ldrb	r3, [r3, #0]
 801a506:	009b      	lsls	r3, r3, #2
 801a508:	4413      	add	r3, r2
 801a50a:	881b      	ldrh	r3, [r3, #0]
 801a50c:	b29b      	uxth	r3, r3
 801a50e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a512:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801a516:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801a51a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801a51e:	f083 0320 	eor.w	r3, r3, #32
 801a522:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801a526:	687a      	ldr	r2, [r7, #4]
 801a528:	683b      	ldr	r3, [r7, #0]
 801a52a:	781b      	ldrb	r3, [r3, #0]
 801a52c:	009b      	lsls	r3, r3, #2
 801a52e:	441a      	add	r2, r3
 801a530:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801a534:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a538:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a53c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a540:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a544:	b29b      	uxth	r3, r3
 801a546:	8013      	strh	r3, [r2, #0]
 801a548:	e01d      	b.n	801a586 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a54a:	687a      	ldr	r2, [r7, #4]
 801a54c:	683b      	ldr	r3, [r7, #0]
 801a54e:	781b      	ldrb	r3, [r3, #0]
 801a550:	009b      	lsls	r3, r3, #2
 801a552:	4413      	add	r3, r2
 801a554:	881b      	ldrh	r3, [r3, #0]
 801a556:	b29b      	uxth	r3, r3
 801a558:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a55c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801a560:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801a564:	687a      	ldr	r2, [r7, #4]
 801a566:	683b      	ldr	r3, [r7, #0]
 801a568:	781b      	ldrb	r3, [r3, #0]
 801a56a:	009b      	lsls	r3, r3, #2
 801a56c:	441a      	add	r2, r3
 801a56e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a572:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a576:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a57a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a57e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a582:	b29b      	uxth	r3, r3
 801a584:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a586:	687a      	ldr	r2, [r7, #4]
 801a588:	683b      	ldr	r3, [r7, #0]
 801a58a:	781b      	ldrb	r3, [r3, #0]
 801a58c:	009b      	lsls	r3, r3, #2
 801a58e:	4413      	add	r3, r2
 801a590:	881b      	ldrh	r3, [r3, #0]
 801a592:	b29b      	uxth	r3, r3
 801a594:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801a598:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a59c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 801a59e:	687a      	ldr	r2, [r7, #4]
 801a5a0:	683b      	ldr	r3, [r7, #0]
 801a5a2:	781b      	ldrb	r3, [r3, #0]
 801a5a4:	009b      	lsls	r3, r3, #2
 801a5a6:	441a      	add	r2, r3
 801a5a8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a5aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a5ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a5b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a5b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a5ba:	b29b      	uxth	r3, r3
 801a5bc:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 801a5be:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 801a5c2:	4618      	mov	r0, r3
 801a5c4:	376c      	adds	r7, #108	; 0x6c
 801a5c6:	46bd      	mov	sp, r7
 801a5c8:	bc80      	pop	{r7}
 801a5ca:	4770      	bx	lr

0801a5cc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801a5cc:	b480      	push	{r7}
 801a5ce:	b08d      	sub	sp, #52	; 0x34
 801a5d0:	af00      	add	r7, sp, #0
 801a5d2:	6078      	str	r0, [r7, #4]
 801a5d4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801a5d6:	683b      	ldr	r3, [r7, #0]
 801a5d8:	7b1b      	ldrb	r3, [r3, #12]
 801a5da:	2b00      	cmp	r3, #0
 801a5dc:	f040 808e 	bne.w	801a6fc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 801a5e0:	683b      	ldr	r3, [r7, #0]
 801a5e2:	785b      	ldrb	r3, [r3, #1]
 801a5e4:	2b00      	cmp	r3, #0
 801a5e6:	d044      	beq.n	801a672 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a5e8:	687a      	ldr	r2, [r7, #4]
 801a5ea:	683b      	ldr	r3, [r7, #0]
 801a5ec:	781b      	ldrb	r3, [r3, #0]
 801a5ee:	009b      	lsls	r3, r3, #2
 801a5f0:	4413      	add	r3, r2
 801a5f2:	881b      	ldrh	r3, [r3, #0]
 801a5f4:	81bb      	strh	r3, [r7, #12]
 801a5f6:	89bb      	ldrh	r3, [r7, #12]
 801a5f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a5fc:	2b00      	cmp	r3, #0
 801a5fe:	d01b      	beq.n	801a638 <USB_DeactivateEndpoint+0x6c>
 801a600:	687a      	ldr	r2, [r7, #4]
 801a602:	683b      	ldr	r3, [r7, #0]
 801a604:	781b      	ldrb	r3, [r3, #0]
 801a606:	009b      	lsls	r3, r3, #2
 801a608:	4413      	add	r3, r2
 801a60a:	881b      	ldrh	r3, [r3, #0]
 801a60c:	b29b      	uxth	r3, r3
 801a60e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a616:	817b      	strh	r3, [r7, #10]
 801a618:	687a      	ldr	r2, [r7, #4]
 801a61a:	683b      	ldr	r3, [r7, #0]
 801a61c:	781b      	ldrb	r3, [r3, #0]
 801a61e:	009b      	lsls	r3, r3, #2
 801a620:	441a      	add	r2, r3
 801a622:	897b      	ldrh	r3, [r7, #10]
 801a624:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a628:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a62c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a630:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801a634:	b29b      	uxth	r3, r3
 801a636:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a638:	687a      	ldr	r2, [r7, #4]
 801a63a:	683b      	ldr	r3, [r7, #0]
 801a63c:	781b      	ldrb	r3, [r3, #0]
 801a63e:	009b      	lsls	r3, r3, #2
 801a640:	4413      	add	r3, r2
 801a642:	881b      	ldrh	r3, [r3, #0]
 801a644:	b29b      	uxth	r3, r3
 801a646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a64a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801a64e:	813b      	strh	r3, [r7, #8]
 801a650:	687a      	ldr	r2, [r7, #4]
 801a652:	683b      	ldr	r3, [r7, #0]
 801a654:	781b      	ldrb	r3, [r3, #0]
 801a656:	009b      	lsls	r3, r3, #2
 801a658:	441a      	add	r2, r3
 801a65a:	893b      	ldrh	r3, [r7, #8]
 801a65c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a660:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a664:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a66c:	b29b      	uxth	r3, r3
 801a66e:	8013      	strh	r3, [r2, #0]
 801a670:	e192      	b.n	801a998 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a672:	687a      	ldr	r2, [r7, #4]
 801a674:	683b      	ldr	r3, [r7, #0]
 801a676:	781b      	ldrb	r3, [r3, #0]
 801a678:	009b      	lsls	r3, r3, #2
 801a67a:	4413      	add	r3, r2
 801a67c:	881b      	ldrh	r3, [r3, #0]
 801a67e:	827b      	strh	r3, [r7, #18]
 801a680:	8a7b      	ldrh	r3, [r7, #18]
 801a682:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801a686:	2b00      	cmp	r3, #0
 801a688:	d01b      	beq.n	801a6c2 <USB_DeactivateEndpoint+0xf6>
 801a68a:	687a      	ldr	r2, [r7, #4]
 801a68c:	683b      	ldr	r3, [r7, #0]
 801a68e:	781b      	ldrb	r3, [r3, #0]
 801a690:	009b      	lsls	r3, r3, #2
 801a692:	4413      	add	r3, r2
 801a694:	881b      	ldrh	r3, [r3, #0]
 801a696:	b29b      	uxth	r3, r3
 801a698:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a69c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a6a0:	823b      	strh	r3, [r7, #16]
 801a6a2:	687a      	ldr	r2, [r7, #4]
 801a6a4:	683b      	ldr	r3, [r7, #0]
 801a6a6:	781b      	ldrb	r3, [r3, #0]
 801a6a8:	009b      	lsls	r3, r3, #2
 801a6aa:	441a      	add	r2, r3
 801a6ac:	8a3b      	ldrh	r3, [r7, #16]
 801a6ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a6b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a6b6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801a6ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a6be:	b29b      	uxth	r3, r3
 801a6c0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a6c2:	687a      	ldr	r2, [r7, #4]
 801a6c4:	683b      	ldr	r3, [r7, #0]
 801a6c6:	781b      	ldrb	r3, [r3, #0]
 801a6c8:	009b      	lsls	r3, r3, #2
 801a6ca:	4413      	add	r3, r2
 801a6cc:	881b      	ldrh	r3, [r3, #0]
 801a6ce:	b29b      	uxth	r3, r3
 801a6d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801a6d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a6d8:	81fb      	strh	r3, [r7, #14]
 801a6da:	687a      	ldr	r2, [r7, #4]
 801a6dc:	683b      	ldr	r3, [r7, #0]
 801a6de:	781b      	ldrb	r3, [r3, #0]
 801a6e0:	009b      	lsls	r3, r3, #2
 801a6e2:	441a      	add	r2, r3
 801a6e4:	89fb      	ldrh	r3, [r7, #14]
 801a6e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a6ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a6ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a6f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a6f6:	b29b      	uxth	r3, r3
 801a6f8:	8013      	strh	r3, [r2, #0]
 801a6fa:	e14d      	b.n	801a998 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 801a6fc:	683b      	ldr	r3, [r7, #0]
 801a6fe:	785b      	ldrb	r3, [r3, #1]
 801a700:	2b00      	cmp	r3, #0
 801a702:	f040 80a5 	bne.w	801a850 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a706:	687a      	ldr	r2, [r7, #4]
 801a708:	683b      	ldr	r3, [r7, #0]
 801a70a:	781b      	ldrb	r3, [r3, #0]
 801a70c:	009b      	lsls	r3, r3, #2
 801a70e:	4413      	add	r3, r2
 801a710:	881b      	ldrh	r3, [r3, #0]
 801a712:	843b      	strh	r3, [r7, #32]
 801a714:	8c3b      	ldrh	r3, [r7, #32]
 801a716:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801a71a:	2b00      	cmp	r3, #0
 801a71c:	d01b      	beq.n	801a756 <USB_DeactivateEndpoint+0x18a>
 801a71e:	687a      	ldr	r2, [r7, #4]
 801a720:	683b      	ldr	r3, [r7, #0]
 801a722:	781b      	ldrb	r3, [r3, #0]
 801a724:	009b      	lsls	r3, r3, #2
 801a726:	4413      	add	r3, r2
 801a728:	881b      	ldrh	r3, [r3, #0]
 801a72a:	b29b      	uxth	r3, r3
 801a72c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a730:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a734:	83fb      	strh	r3, [r7, #30]
 801a736:	687a      	ldr	r2, [r7, #4]
 801a738:	683b      	ldr	r3, [r7, #0]
 801a73a:	781b      	ldrb	r3, [r3, #0]
 801a73c:	009b      	lsls	r3, r3, #2
 801a73e:	441a      	add	r2, r3
 801a740:	8bfb      	ldrh	r3, [r7, #30]
 801a742:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a746:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a74a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801a74e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a752:	b29b      	uxth	r3, r3
 801a754:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a756:	687a      	ldr	r2, [r7, #4]
 801a758:	683b      	ldr	r3, [r7, #0]
 801a75a:	781b      	ldrb	r3, [r3, #0]
 801a75c:	009b      	lsls	r3, r3, #2
 801a75e:	4413      	add	r3, r2
 801a760:	881b      	ldrh	r3, [r3, #0]
 801a762:	83bb      	strh	r3, [r7, #28]
 801a764:	8bbb      	ldrh	r3, [r7, #28]
 801a766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a76a:	2b00      	cmp	r3, #0
 801a76c:	d01b      	beq.n	801a7a6 <USB_DeactivateEndpoint+0x1da>
 801a76e:	687a      	ldr	r2, [r7, #4]
 801a770:	683b      	ldr	r3, [r7, #0]
 801a772:	781b      	ldrb	r3, [r3, #0]
 801a774:	009b      	lsls	r3, r3, #2
 801a776:	4413      	add	r3, r2
 801a778:	881b      	ldrh	r3, [r3, #0]
 801a77a:	b29b      	uxth	r3, r3
 801a77c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a780:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a784:	837b      	strh	r3, [r7, #26]
 801a786:	687a      	ldr	r2, [r7, #4]
 801a788:	683b      	ldr	r3, [r7, #0]
 801a78a:	781b      	ldrb	r3, [r3, #0]
 801a78c:	009b      	lsls	r3, r3, #2
 801a78e:	441a      	add	r2, r3
 801a790:	8b7b      	ldrh	r3, [r7, #26]
 801a792:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a796:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a79a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a79e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801a7a2:	b29b      	uxth	r3, r3
 801a7a4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 801a7a6:	687a      	ldr	r2, [r7, #4]
 801a7a8:	683b      	ldr	r3, [r7, #0]
 801a7aa:	781b      	ldrb	r3, [r3, #0]
 801a7ac:	009b      	lsls	r3, r3, #2
 801a7ae:	4413      	add	r3, r2
 801a7b0:	881b      	ldrh	r3, [r3, #0]
 801a7b2:	b29b      	uxth	r3, r3
 801a7b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a7b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a7bc:	833b      	strh	r3, [r7, #24]
 801a7be:	687a      	ldr	r2, [r7, #4]
 801a7c0:	683b      	ldr	r3, [r7, #0]
 801a7c2:	781b      	ldrb	r3, [r3, #0]
 801a7c4:	009b      	lsls	r3, r3, #2
 801a7c6:	441a      	add	r2, r3
 801a7c8:	8b3b      	ldrh	r3, [r7, #24]
 801a7ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a7ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a7d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a7d6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801a7da:	b29b      	uxth	r3, r3
 801a7dc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a7de:	687a      	ldr	r2, [r7, #4]
 801a7e0:	683b      	ldr	r3, [r7, #0]
 801a7e2:	781b      	ldrb	r3, [r3, #0]
 801a7e4:	009b      	lsls	r3, r3, #2
 801a7e6:	4413      	add	r3, r2
 801a7e8:	881b      	ldrh	r3, [r3, #0]
 801a7ea:	b29b      	uxth	r3, r3
 801a7ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801a7f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a7f4:	82fb      	strh	r3, [r7, #22]
 801a7f6:	687a      	ldr	r2, [r7, #4]
 801a7f8:	683b      	ldr	r3, [r7, #0]
 801a7fa:	781b      	ldrb	r3, [r3, #0]
 801a7fc:	009b      	lsls	r3, r3, #2
 801a7fe:	441a      	add	r2, r3
 801a800:	8afb      	ldrh	r3, [r7, #22]
 801a802:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a806:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a80a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a80e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a812:	b29b      	uxth	r3, r3
 801a814:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a816:	687a      	ldr	r2, [r7, #4]
 801a818:	683b      	ldr	r3, [r7, #0]
 801a81a:	781b      	ldrb	r3, [r3, #0]
 801a81c:	009b      	lsls	r3, r3, #2
 801a81e:	4413      	add	r3, r2
 801a820:	881b      	ldrh	r3, [r3, #0]
 801a822:	b29b      	uxth	r3, r3
 801a824:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a828:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801a82c:	82bb      	strh	r3, [r7, #20]
 801a82e:	687a      	ldr	r2, [r7, #4]
 801a830:	683b      	ldr	r3, [r7, #0]
 801a832:	781b      	ldrb	r3, [r3, #0]
 801a834:	009b      	lsls	r3, r3, #2
 801a836:	441a      	add	r2, r3
 801a838:	8abb      	ldrh	r3, [r7, #20]
 801a83a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a83e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a842:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a846:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a84a:	b29b      	uxth	r3, r3
 801a84c:	8013      	strh	r3, [r2, #0]
 801a84e:	e0a3      	b.n	801a998 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a850:	687a      	ldr	r2, [r7, #4]
 801a852:	683b      	ldr	r3, [r7, #0]
 801a854:	781b      	ldrb	r3, [r3, #0]
 801a856:	009b      	lsls	r3, r3, #2
 801a858:	4413      	add	r3, r2
 801a85a:	881b      	ldrh	r3, [r3, #0]
 801a85c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801a85e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801a860:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801a864:	2b00      	cmp	r3, #0
 801a866:	d01b      	beq.n	801a8a0 <USB_DeactivateEndpoint+0x2d4>
 801a868:	687a      	ldr	r2, [r7, #4]
 801a86a:	683b      	ldr	r3, [r7, #0]
 801a86c:	781b      	ldrb	r3, [r3, #0]
 801a86e:	009b      	lsls	r3, r3, #2
 801a870:	4413      	add	r3, r2
 801a872:	881b      	ldrh	r3, [r3, #0]
 801a874:	b29b      	uxth	r3, r3
 801a876:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a87a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a87e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 801a880:	687a      	ldr	r2, [r7, #4]
 801a882:	683b      	ldr	r3, [r7, #0]
 801a884:	781b      	ldrb	r3, [r3, #0]
 801a886:	009b      	lsls	r3, r3, #2
 801a888:	441a      	add	r2, r3
 801a88a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801a88c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a890:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a894:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801a898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a89c:	b29b      	uxth	r3, r3
 801a89e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a8a0:	687a      	ldr	r2, [r7, #4]
 801a8a2:	683b      	ldr	r3, [r7, #0]
 801a8a4:	781b      	ldrb	r3, [r3, #0]
 801a8a6:	009b      	lsls	r3, r3, #2
 801a8a8:	4413      	add	r3, r2
 801a8aa:	881b      	ldrh	r3, [r3, #0]
 801a8ac:	857b      	strh	r3, [r7, #42]	; 0x2a
 801a8ae:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801a8b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a8b4:	2b00      	cmp	r3, #0
 801a8b6:	d01b      	beq.n	801a8f0 <USB_DeactivateEndpoint+0x324>
 801a8b8:	687a      	ldr	r2, [r7, #4]
 801a8ba:	683b      	ldr	r3, [r7, #0]
 801a8bc:	781b      	ldrb	r3, [r3, #0]
 801a8be:	009b      	lsls	r3, r3, #2
 801a8c0:	4413      	add	r3, r2
 801a8c2:	881b      	ldrh	r3, [r3, #0]
 801a8c4:	b29b      	uxth	r3, r3
 801a8c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a8ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a8ce:	853b      	strh	r3, [r7, #40]	; 0x28
 801a8d0:	687a      	ldr	r2, [r7, #4]
 801a8d2:	683b      	ldr	r3, [r7, #0]
 801a8d4:	781b      	ldrb	r3, [r3, #0]
 801a8d6:	009b      	lsls	r3, r3, #2
 801a8d8:	441a      	add	r2, r3
 801a8da:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801a8dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a8e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a8e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a8e8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801a8ec:	b29b      	uxth	r3, r3
 801a8ee:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 801a8f0:	687a      	ldr	r2, [r7, #4]
 801a8f2:	683b      	ldr	r3, [r7, #0]
 801a8f4:	781b      	ldrb	r3, [r3, #0]
 801a8f6:	009b      	lsls	r3, r3, #2
 801a8f8:	4413      	add	r3, r2
 801a8fa:	881b      	ldrh	r3, [r3, #0]
 801a8fc:	b29b      	uxth	r3, r3
 801a8fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a906:	84fb      	strh	r3, [r7, #38]	; 0x26
 801a908:	687a      	ldr	r2, [r7, #4]
 801a90a:	683b      	ldr	r3, [r7, #0]
 801a90c:	781b      	ldrb	r3, [r3, #0]
 801a90e:	009b      	lsls	r3, r3, #2
 801a910:	441a      	add	r2, r3
 801a912:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801a914:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a918:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a91c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801a920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a924:	b29b      	uxth	r3, r3
 801a926:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a928:	687a      	ldr	r2, [r7, #4]
 801a92a:	683b      	ldr	r3, [r7, #0]
 801a92c:	781b      	ldrb	r3, [r3, #0]
 801a92e:	009b      	lsls	r3, r3, #2
 801a930:	4413      	add	r3, r2
 801a932:	881b      	ldrh	r3, [r3, #0]
 801a934:	b29b      	uxth	r3, r3
 801a936:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a93a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801a93e:	84bb      	strh	r3, [r7, #36]	; 0x24
 801a940:	687a      	ldr	r2, [r7, #4]
 801a942:	683b      	ldr	r3, [r7, #0]
 801a944:	781b      	ldrb	r3, [r3, #0]
 801a946:	009b      	lsls	r3, r3, #2
 801a948:	441a      	add	r2, r3
 801a94a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a94c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a950:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a954:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a95c:	b29b      	uxth	r3, r3
 801a95e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a960:	687a      	ldr	r2, [r7, #4]
 801a962:	683b      	ldr	r3, [r7, #0]
 801a964:	781b      	ldrb	r3, [r3, #0]
 801a966:	009b      	lsls	r3, r3, #2
 801a968:	4413      	add	r3, r2
 801a96a:	881b      	ldrh	r3, [r3, #0]
 801a96c:	b29b      	uxth	r3, r3
 801a96e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801a972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a976:	847b      	strh	r3, [r7, #34]	; 0x22
 801a978:	687a      	ldr	r2, [r7, #4]
 801a97a:	683b      	ldr	r3, [r7, #0]
 801a97c:	781b      	ldrb	r3, [r3, #0]
 801a97e:	009b      	lsls	r3, r3, #2
 801a980:	441a      	add	r2, r3
 801a982:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a984:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801a988:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801a98c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801a990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a994:	b29b      	uxth	r3, r3
 801a996:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 801a998:	2300      	movs	r3, #0
}
 801a99a:	4618      	mov	r0, r3
 801a99c:	3734      	adds	r7, #52	; 0x34
 801a99e:	46bd      	mov	sp, r7
 801a9a0:	bc80      	pop	{r7}
 801a9a2:	4770      	bx	lr

0801a9a4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801a9a4:	b580      	push	{r7, lr}
 801a9a6:	b0c4      	sub	sp, #272	; 0x110
 801a9a8:	af00      	add	r7, sp, #0
 801a9aa:	1d3b      	adds	r3, r7, #4
 801a9ac:	6018      	str	r0, [r3, #0]
 801a9ae:	463b      	mov	r3, r7
 801a9b0:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;
uint8_t a=0x98;
 801a9b2:	2398      	movs	r3, #152	; 0x98
 801a9b4:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
  /* IN endpoint */
  if (ep->is_in == 1U)
 801a9b8:	463b      	mov	r3, r7
 801a9ba:	681b      	ldr	r3, [r3, #0]
 801a9bc:	785b      	ldrb	r3, [r3, #1]
 801a9be:	2b01      	cmp	r3, #1
 801a9c0:	f040 855b 	bne.w	801b47a <USB_EPStartXfer+0xad6>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 801a9c4:	463b      	mov	r3, r7
 801a9c6:	681b      	ldr	r3, [r3, #0]
 801a9c8:	699a      	ldr	r2, [r3, #24]
 801a9ca:	463b      	mov	r3, r7
 801a9cc:	681b      	ldr	r3, [r3, #0]
 801a9ce:	691b      	ldr	r3, [r3, #16]
 801a9d0:	429a      	cmp	r2, r3
 801a9d2:	d905      	bls.n	801a9e0 <USB_EPStartXfer+0x3c>
    {
      len = ep->maxpacket;
 801a9d4:	463b      	mov	r3, r7
 801a9d6:	681b      	ldr	r3, [r3, #0]
 801a9d8:	691b      	ldr	r3, [r3, #16]
 801a9da:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 801a9de:	e004      	b.n	801a9ea <USB_EPStartXfer+0x46>
    }
    else
    {
      len = ep->xfer_len;
 801a9e0:	463b      	mov	r3, r7
 801a9e2:	681b      	ldr	r3, [r3, #0]
 801a9e4:	699b      	ldr	r3, [r3, #24]
 801a9e6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 801a9ea:	463b      	mov	r3, r7
 801a9ec:	681b      	ldr	r3, [r3, #0]
 801a9ee:	7b1b      	ldrb	r3, [r3, #12]
 801a9f0:	2b00      	cmp	r3, #0
 801a9f2:	d134      	bne.n	801aa5e <USB_EPStartXfer+0xba>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 801a9f4:	463b      	mov	r3, r7
 801a9f6:	681b      	ldr	r3, [r3, #0]
 801a9f8:	6959      	ldr	r1, [r3, #20]
 801a9fa:	463b      	mov	r3, r7
 801a9fc:	681b      	ldr	r3, [r3, #0]
 801a9fe:	88da      	ldrh	r2, [r3, #6]
 801aa00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801aa04:	b29b      	uxth	r3, r3
 801aa06:	1d38      	adds	r0, r7, #4
 801aa08:	6800      	ldr	r0, [r0, #0]
 801aa0a:	f001 fa30 	bl	801be6e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801aa0e:	f107 0310 	add.w	r3, r7, #16
 801aa12:	1d3a      	adds	r2, r7, #4
 801aa14:	6812      	ldr	r2, [r2, #0]
 801aa16:	601a      	str	r2, [r3, #0]
 801aa18:	1d3b      	adds	r3, r7, #4
 801aa1a:	681b      	ldr	r3, [r3, #0]
 801aa1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801aa20:	b29b      	uxth	r3, r3
 801aa22:	4619      	mov	r1, r3
 801aa24:	f107 0310 	add.w	r3, r7, #16
 801aa28:	f107 0210 	add.w	r2, r7, #16
 801aa2c:	6812      	ldr	r2, [r2, #0]
 801aa2e:	440a      	add	r2, r1
 801aa30:	601a      	str	r2, [r3, #0]
 801aa32:	463b      	mov	r3, r7
 801aa34:	681b      	ldr	r3, [r3, #0]
 801aa36:	781b      	ldrb	r3, [r3, #0]
 801aa38:	011a      	lsls	r2, r3, #4
 801aa3a:	f107 0310 	add.w	r3, r7, #16
 801aa3e:	681b      	ldr	r3, [r3, #0]
 801aa40:	4413      	add	r3, r2
 801aa42:	f203 4204 	addw	r2, r3, #1028	; 0x404
 801aa46:	f107 030c 	add.w	r3, r7, #12
 801aa4a:	601a      	str	r2, [r3, #0]
 801aa4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801aa50:	b29a      	uxth	r2, r3
 801aa52:	f107 030c 	add.w	r3, r7, #12
 801aa56:	681b      	ldr	r3, [r3, #0]
 801aa58:	801a      	strh	r2, [r3, #0]
 801aa5a:	f000 bcd9 	b.w	801b410 <USB_EPStartXfer+0xa6c>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 801aa5e:	463b      	mov	r3, r7
 801aa60:	681b      	ldr	r3, [r3, #0]
 801aa62:	78db      	ldrb	r3, [r3, #3]
 801aa64:	2b02      	cmp	r3, #2
 801aa66:	f040 8347 	bne.w	801b0f8 <USB_EPStartXfer+0x754>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 801aa6a:	463b      	mov	r3, r7
 801aa6c:	681b      	ldr	r3, [r3, #0]
 801aa6e:	6a1a      	ldr	r2, [r3, #32]
 801aa70:	463b      	mov	r3, r7
 801aa72:	681b      	ldr	r3, [r3, #0]
 801aa74:	691b      	ldr	r3, [r3, #16]
 801aa76:	429a      	cmp	r2, r3
 801aa78:	f240 82eb 	bls.w	801b052 <USB_EPStartXfer+0x6ae>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 801aa7c:	1d3b      	adds	r3, r7, #4
 801aa7e:	681a      	ldr	r2, [r3, #0]
 801aa80:	463b      	mov	r3, r7
 801aa82:	681b      	ldr	r3, [r3, #0]
 801aa84:	781b      	ldrb	r3, [r3, #0]
 801aa86:	009b      	lsls	r3, r3, #2
 801aa88:	4413      	add	r3, r2
 801aa8a:	881b      	ldrh	r3, [r3, #0]
 801aa8c:	b29b      	uxth	r3, r3
 801aa8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801aa92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801aa96:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 801aa9a:	1d3b      	adds	r3, r7, #4
 801aa9c:	681a      	ldr	r2, [r3, #0]
 801aa9e:	463b      	mov	r3, r7
 801aaa0:	681b      	ldr	r3, [r3, #0]
 801aaa2:	781b      	ldrb	r3, [r3, #0]
 801aaa4:	009b      	lsls	r3, r3, #2
 801aaa6:	441a      	add	r2, r3
 801aaa8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 801aaac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801aab0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801aab4:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 801aab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801aabc:	b29b      	uxth	r3, r3
 801aabe:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801aac0:	463b      	mov	r3, r7
 801aac2:	681b      	ldr	r3, [r3, #0]
 801aac4:	6a1a      	ldr	r2, [r3, #32]
 801aac6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801aaca:	1ad2      	subs	r2, r2, r3
 801aacc:	463b      	mov	r3, r7
 801aace:	681b      	ldr	r3, [r3, #0]
 801aad0:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801aad2:	1d3b      	adds	r3, r7, #4
 801aad4:	681a      	ldr	r2, [r3, #0]
 801aad6:	463b      	mov	r3, r7
 801aad8:	681b      	ldr	r3, [r3, #0]
 801aada:	781b      	ldrb	r3, [r3, #0]
 801aadc:	009b      	lsls	r3, r3, #2
 801aade:	4413      	add	r3, r2
 801aae0:	881b      	ldrh	r3, [r3, #0]
 801aae2:	b29b      	uxth	r3, r3
 801aae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801aae8:	2b00      	cmp	r3, #0
 801aaea:	f000 8159 	beq.w	801ada0 <USB_EPStartXfer+0x3fc>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801aaee:	1d3b      	adds	r3, r7, #4
 801aaf0:	681b      	ldr	r3, [r3, #0]
 801aaf2:	633b      	str	r3, [r7, #48]	; 0x30
 801aaf4:	463b      	mov	r3, r7
 801aaf6:	681b      	ldr	r3, [r3, #0]
 801aaf8:	785b      	ldrb	r3, [r3, #1]
 801aafa:	2b00      	cmp	r3, #0
 801aafc:	d164      	bne.n	801abc8 <USB_EPStartXfer+0x224>
 801aafe:	1d3b      	adds	r3, r7, #4
 801ab00:	681b      	ldr	r3, [r3, #0]
 801ab02:	62bb      	str	r3, [r7, #40]	; 0x28
 801ab04:	1d3b      	adds	r3, r7, #4
 801ab06:	681b      	ldr	r3, [r3, #0]
 801ab08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801ab0c:	b29b      	uxth	r3, r3
 801ab0e:	461a      	mov	r2, r3
 801ab10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab12:	4413      	add	r3, r2
 801ab14:	62bb      	str	r3, [r7, #40]	; 0x28
 801ab16:	463b      	mov	r3, r7
 801ab18:	681b      	ldr	r3, [r3, #0]
 801ab1a:	781b      	ldrb	r3, [r3, #0]
 801ab1c:	011a      	lsls	r2, r3, #4
 801ab1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab20:	4413      	add	r3, r2
 801ab22:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801ab26:	627b      	str	r3, [r7, #36]	; 0x24
 801ab28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ab2c:	2b00      	cmp	r3, #0
 801ab2e:	d112      	bne.n	801ab56 <USB_EPStartXfer+0x1b2>
 801ab30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab32:	881b      	ldrh	r3, [r3, #0]
 801ab34:	b29b      	uxth	r3, r3
 801ab36:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801ab3a:	b29a      	uxth	r2, r3
 801ab3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab3e:	801a      	strh	r2, [r3, #0]
 801ab40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab42:	881b      	ldrh	r3, [r3, #0]
 801ab44:	b29b      	uxth	r3, r3
 801ab46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801ab4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801ab4e:	b29a      	uxth	r2, r3
 801ab50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab52:	801a      	strh	r2, [r3, #0]
 801ab54:	e054      	b.n	801ac00 <USB_EPStartXfer+0x25c>
 801ab56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ab5a:	2b3e      	cmp	r3, #62	; 0x3e
 801ab5c:	d817      	bhi.n	801ab8e <USB_EPStartXfer+0x1ea>
 801ab5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ab62:	085b      	lsrs	r3, r3, #1
 801ab64:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 801ab68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ab6c:	f003 0301 	and.w	r3, r3, #1
 801ab70:	2b00      	cmp	r3, #0
 801ab72:	d004      	beq.n	801ab7e <USB_EPStartXfer+0x1da>
 801ab74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801ab78:	3301      	adds	r3, #1
 801ab7a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 801ab7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801ab82:	b29b      	uxth	r3, r3
 801ab84:	029b      	lsls	r3, r3, #10
 801ab86:	b29a      	uxth	r2, r3
 801ab88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab8a:	801a      	strh	r2, [r3, #0]
 801ab8c:	e038      	b.n	801ac00 <USB_EPStartXfer+0x25c>
 801ab8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ab92:	095b      	lsrs	r3, r3, #5
 801ab94:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 801ab98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ab9c:	f003 031f 	and.w	r3, r3, #31
 801aba0:	2b00      	cmp	r3, #0
 801aba2:	d104      	bne.n	801abae <USB_EPStartXfer+0x20a>
 801aba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801aba8:	3b01      	subs	r3, #1
 801abaa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 801abae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801abb2:	b29b      	uxth	r3, r3
 801abb4:	029b      	lsls	r3, r3, #10
 801abb6:	b29b      	uxth	r3, r3
 801abb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801abbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801abc0:	b29a      	uxth	r2, r3
 801abc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801abc4:	801a      	strh	r2, [r3, #0]
 801abc6:	e01b      	b.n	801ac00 <USB_EPStartXfer+0x25c>
 801abc8:	463b      	mov	r3, r7
 801abca:	681b      	ldr	r3, [r3, #0]
 801abcc:	785b      	ldrb	r3, [r3, #1]
 801abce:	2b01      	cmp	r3, #1
 801abd0:	d116      	bne.n	801ac00 <USB_EPStartXfer+0x25c>
 801abd2:	1d3b      	adds	r3, r7, #4
 801abd4:	681b      	ldr	r3, [r3, #0]
 801abd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801abda:	b29b      	uxth	r3, r3
 801abdc:	461a      	mov	r2, r3
 801abde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abe0:	4413      	add	r3, r2
 801abe2:	633b      	str	r3, [r7, #48]	; 0x30
 801abe4:	463b      	mov	r3, r7
 801abe6:	681b      	ldr	r3, [r3, #0]
 801abe8:	781b      	ldrb	r3, [r3, #0]
 801abea:	011a      	lsls	r2, r3, #4
 801abec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abee:	4413      	add	r3, r2
 801abf0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801abf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 801abf6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801abfa:	b29a      	uxth	r2, r3
 801abfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801abfe:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801ac00:	463b      	mov	r3, r7
 801ac02:	681b      	ldr	r3, [r3, #0]
 801ac04:	895b      	ldrh	r3, [r3, #10]
 801ac06:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801ac0a:	463b      	mov	r3, r7
 801ac0c:	681b      	ldr	r3, [r3, #0]
 801ac0e:	6959      	ldr	r1, [r3, #20]
 801ac10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ac14:	b29b      	uxth	r3, r3
 801ac16:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 801ac1a:	1d38      	adds	r0, r7, #4
 801ac1c:	6800      	ldr	r0, [r0, #0]
 801ac1e:	f001 f926 	bl	801be6e <USB_WritePMA>
            ep->xfer_buff += len;
 801ac22:	463b      	mov	r3, r7
 801ac24:	681b      	ldr	r3, [r3, #0]
 801ac26:	695a      	ldr	r2, [r3, #20]
 801ac28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ac2c:	441a      	add	r2, r3
 801ac2e:	463b      	mov	r3, r7
 801ac30:	681b      	ldr	r3, [r3, #0]
 801ac32:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801ac34:	463b      	mov	r3, r7
 801ac36:	681b      	ldr	r3, [r3, #0]
 801ac38:	6a1a      	ldr	r2, [r3, #32]
 801ac3a:	463b      	mov	r3, r7
 801ac3c:	681b      	ldr	r3, [r3, #0]
 801ac3e:	691b      	ldr	r3, [r3, #16]
 801ac40:	429a      	cmp	r2, r3
 801ac42:	d909      	bls.n	801ac58 <USB_EPStartXfer+0x2b4>
            {
              ep->xfer_len_db -= len;
 801ac44:	463b      	mov	r3, r7
 801ac46:	681b      	ldr	r3, [r3, #0]
 801ac48:	6a1a      	ldr	r2, [r3, #32]
 801ac4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ac4e:	1ad2      	subs	r2, r2, r3
 801ac50:	463b      	mov	r3, r7
 801ac52:	681b      	ldr	r3, [r3, #0]
 801ac54:	621a      	str	r2, [r3, #32]
 801ac56:	e008      	b.n	801ac6a <USB_EPStartXfer+0x2c6>
            }
            else
            {
              len = ep->xfer_len_db;
 801ac58:	463b      	mov	r3, r7
 801ac5a:	681b      	ldr	r3, [r3, #0]
 801ac5c:	6a1b      	ldr	r3, [r3, #32]
 801ac5e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 801ac62:	463b      	mov	r3, r7
 801ac64:	681b      	ldr	r3, [r3, #0]
 801ac66:	2200      	movs	r2, #0
 801ac68:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801ac6a:	463b      	mov	r3, r7
 801ac6c:	681b      	ldr	r3, [r3, #0]
 801ac6e:	785b      	ldrb	r3, [r3, #1]
 801ac70:	2b00      	cmp	r3, #0
 801ac72:	d164      	bne.n	801ad3e <USB_EPStartXfer+0x39a>
 801ac74:	1d3b      	adds	r3, r7, #4
 801ac76:	681b      	ldr	r3, [r3, #0]
 801ac78:	61bb      	str	r3, [r7, #24]
 801ac7a:	1d3b      	adds	r3, r7, #4
 801ac7c:	681b      	ldr	r3, [r3, #0]
 801ac7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801ac82:	b29b      	uxth	r3, r3
 801ac84:	461a      	mov	r2, r3
 801ac86:	69bb      	ldr	r3, [r7, #24]
 801ac88:	4413      	add	r3, r2
 801ac8a:	61bb      	str	r3, [r7, #24]
 801ac8c:	463b      	mov	r3, r7
 801ac8e:	681b      	ldr	r3, [r3, #0]
 801ac90:	781b      	ldrb	r3, [r3, #0]
 801ac92:	011a      	lsls	r2, r3, #4
 801ac94:	69bb      	ldr	r3, [r7, #24]
 801ac96:	4413      	add	r3, r2
 801ac98:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801ac9c:	617b      	str	r3, [r7, #20]
 801ac9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801aca2:	2b00      	cmp	r3, #0
 801aca4:	d112      	bne.n	801accc <USB_EPStartXfer+0x328>
 801aca6:	697b      	ldr	r3, [r7, #20]
 801aca8:	881b      	ldrh	r3, [r3, #0]
 801acaa:	b29b      	uxth	r3, r3
 801acac:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801acb0:	b29a      	uxth	r2, r3
 801acb2:	697b      	ldr	r3, [r7, #20]
 801acb4:	801a      	strh	r2, [r3, #0]
 801acb6:	697b      	ldr	r3, [r7, #20]
 801acb8:	881b      	ldrh	r3, [r3, #0]
 801acba:	b29b      	uxth	r3, r3
 801acbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801acc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801acc4:	b29a      	uxth	r2, r3
 801acc6:	697b      	ldr	r3, [r7, #20]
 801acc8:	801a      	strh	r2, [r3, #0]
 801acca:	e057      	b.n	801ad7c <USB_EPStartXfer+0x3d8>
 801accc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801acd0:	2b3e      	cmp	r3, #62	; 0x3e
 801acd2:	d817      	bhi.n	801ad04 <USB_EPStartXfer+0x360>
 801acd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801acd8:	085b      	lsrs	r3, r3, #1
 801acda:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 801acde:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ace2:	f003 0301 	and.w	r3, r3, #1
 801ace6:	2b00      	cmp	r3, #0
 801ace8:	d004      	beq.n	801acf4 <USB_EPStartXfer+0x350>
 801acea:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 801acee:	3301      	adds	r3, #1
 801acf0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 801acf4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 801acf8:	b29b      	uxth	r3, r3
 801acfa:	029b      	lsls	r3, r3, #10
 801acfc:	b29a      	uxth	r2, r3
 801acfe:	697b      	ldr	r3, [r7, #20]
 801ad00:	801a      	strh	r2, [r3, #0]
 801ad02:	e03b      	b.n	801ad7c <USB_EPStartXfer+0x3d8>
 801ad04:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ad08:	095b      	lsrs	r3, r3, #5
 801ad0a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 801ad0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ad12:	f003 031f 	and.w	r3, r3, #31
 801ad16:	2b00      	cmp	r3, #0
 801ad18:	d104      	bne.n	801ad24 <USB_EPStartXfer+0x380>
 801ad1a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 801ad1e:	3b01      	subs	r3, #1
 801ad20:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 801ad24:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 801ad28:	b29b      	uxth	r3, r3
 801ad2a:	029b      	lsls	r3, r3, #10
 801ad2c:	b29b      	uxth	r3, r3
 801ad2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801ad32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801ad36:	b29a      	uxth	r2, r3
 801ad38:	697b      	ldr	r3, [r7, #20]
 801ad3a:	801a      	strh	r2, [r3, #0]
 801ad3c:	e01e      	b.n	801ad7c <USB_EPStartXfer+0x3d8>
 801ad3e:	463b      	mov	r3, r7
 801ad40:	681b      	ldr	r3, [r3, #0]
 801ad42:	785b      	ldrb	r3, [r3, #1]
 801ad44:	2b01      	cmp	r3, #1
 801ad46:	d119      	bne.n	801ad7c <USB_EPStartXfer+0x3d8>
 801ad48:	1d3b      	adds	r3, r7, #4
 801ad4a:	681b      	ldr	r3, [r3, #0]
 801ad4c:	623b      	str	r3, [r7, #32]
 801ad4e:	1d3b      	adds	r3, r7, #4
 801ad50:	681b      	ldr	r3, [r3, #0]
 801ad52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801ad56:	b29b      	uxth	r3, r3
 801ad58:	461a      	mov	r2, r3
 801ad5a:	6a3b      	ldr	r3, [r7, #32]
 801ad5c:	4413      	add	r3, r2
 801ad5e:	623b      	str	r3, [r7, #32]
 801ad60:	463b      	mov	r3, r7
 801ad62:	681b      	ldr	r3, [r3, #0]
 801ad64:	781b      	ldrb	r3, [r3, #0]
 801ad66:	011a      	lsls	r2, r3, #4
 801ad68:	6a3b      	ldr	r3, [r7, #32]
 801ad6a:	4413      	add	r3, r2
 801ad6c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801ad70:	61fb      	str	r3, [r7, #28]
 801ad72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ad76:	b29a      	uxth	r2, r3
 801ad78:	69fb      	ldr	r3, [r7, #28]
 801ad7a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801ad7c:	463b      	mov	r3, r7
 801ad7e:	681b      	ldr	r3, [r3, #0]
 801ad80:	891b      	ldrh	r3, [r3, #8]
 801ad82:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801ad86:	463b      	mov	r3, r7
 801ad88:	681b      	ldr	r3, [r3, #0]
 801ad8a:	6959      	ldr	r1, [r3, #20]
 801ad8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ad90:	b29b      	uxth	r3, r3
 801ad92:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 801ad96:	1d38      	adds	r0, r7, #4
 801ad98:	6800      	ldr	r0, [r0, #0]
 801ad9a:	f001 f868 	bl	801be6e <USB_WritePMA>
 801ad9e:	e337      	b.n	801b410 <USB_EPStartXfer+0xa6c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801ada0:	463b      	mov	r3, r7
 801ada2:	681b      	ldr	r3, [r3, #0]
 801ada4:	785b      	ldrb	r3, [r3, #1]
 801ada6:	2b00      	cmp	r3, #0
 801ada8:	d164      	bne.n	801ae74 <USB_EPStartXfer+0x4d0>
 801adaa:	1d3b      	adds	r3, r7, #4
 801adac:	681b      	ldr	r3, [r3, #0]
 801adae:	64bb      	str	r3, [r7, #72]	; 0x48
 801adb0:	1d3b      	adds	r3, r7, #4
 801adb2:	681b      	ldr	r3, [r3, #0]
 801adb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801adb8:	b29b      	uxth	r3, r3
 801adba:	461a      	mov	r2, r3
 801adbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801adbe:	4413      	add	r3, r2
 801adc0:	64bb      	str	r3, [r7, #72]	; 0x48
 801adc2:	463b      	mov	r3, r7
 801adc4:	681b      	ldr	r3, [r3, #0]
 801adc6:	781b      	ldrb	r3, [r3, #0]
 801adc8:	011a      	lsls	r2, r3, #4
 801adca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801adcc:	4413      	add	r3, r2
 801adce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801add2:	647b      	str	r3, [r7, #68]	; 0x44
 801add4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801add8:	2b00      	cmp	r3, #0
 801adda:	d112      	bne.n	801ae02 <USB_EPStartXfer+0x45e>
 801addc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801adde:	881b      	ldrh	r3, [r3, #0]
 801ade0:	b29b      	uxth	r3, r3
 801ade2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801ade6:	b29a      	uxth	r2, r3
 801ade8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801adea:	801a      	strh	r2, [r3, #0]
 801adec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801adee:	881b      	ldrh	r3, [r3, #0]
 801adf0:	b29b      	uxth	r3, r3
 801adf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801adf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801adfa:	b29a      	uxth	r2, r3
 801adfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801adfe:	801a      	strh	r2, [r3, #0]
 801ae00:	e057      	b.n	801aeb2 <USB_EPStartXfer+0x50e>
 801ae02:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ae06:	2b3e      	cmp	r3, #62	; 0x3e
 801ae08:	d817      	bhi.n	801ae3a <USB_EPStartXfer+0x496>
 801ae0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ae0e:	085b      	lsrs	r3, r3, #1
 801ae10:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 801ae14:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ae18:	f003 0301 	and.w	r3, r3, #1
 801ae1c:	2b00      	cmp	r3, #0
 801ae1e:	d004      	beq.n	801ae2a <USB_EPStartXfer+0x486>
 801ae20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801ae24:	3301      	adds	r3, #1
 801ae26:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 801ae2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801ae2e:	b29b      	uxth	r3, r3
 801ae30:	029b      	lsls	r3, r3, #10
 801ae32:	b29a      	uxth	r2, r3
 801ae34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801ae36:	801a      	strh	r2, [r3, #0]
 801ae38:	e03b      	b.n	801aeb2 <USB_EPStartXfer+0x50e>
 801ae3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ae3e:	095b      	lsrs	r3, r3, #5
 801ae40:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 801ae44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ae48:	f003 031f 	and.w	r3, r3, #31
 801ae4c:	2b00      	cmp	r3, #0
 801ae4e:	d104      	bne.n	801ae5a <USB_EPStartXfer+0x4b6>
 801ae50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801ae54:	3b01      	subs	r3, #1
 801ae56:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 801ae5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801ae5e:	b29b      	uxth	r3, r3
 801ae60:	029b      	lsls	r3, r3, #10
 801ae62:	b29b      	uxth	r3, r3
 801ae64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801ae68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801ae6c:	b29a      	uxth	r2, r3
 801ae6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801ae70:	801a      	strh	r2, [r3, #0]
 801ae72:	e01e      	b.n	801aeb2 <USB_EPStartXfer+0x50e>
 801ae74:	463b      	mov	r3, r7
 801ae76:	681b      	ldr	r3, [r3, #0]
 801ae78:	785b      	ldrb	r3, [r3, #1]
 801ae7a:	2b01      	cmp	r3, #1
 801ae7c:	d119      	bne.n	801aeb2 <USB_EPStartXfer+0x50e>
 801ae7e:	1d3b      	adds	r3, r7, #4
 801ae80:	681b      	ldr	r3, [r3, #0]
 801ae82:	653b      	str	r3, [r7, #80]	; 0x50
 801ae84:	1d3b      	adds	r3, r7, #4
 801ae86:	681b      	ldr	r3, [r3, #0]
 801ae88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801ae8c:	b29b      	uxth	r3, r3
 801ae8e:	461a      	mov	r2, r3
 801ae90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ae92:	4413      	add	r3, r2
 801ae94:	653b      	str	r3, [r7, #80]	; 0x50
 801ae96:	463b      	mov	r3, r7
 801ae98:	681b      	ldr	r3, [r3, #0]
 801ae9a:	781b      	ldrb	r3, [r3, #0]
 801ae9c:	011a      	lsls	r2, r3, #4
 801ae9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801aea0:	4413      	add	r3, r2
 801aea2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801aea6:	64fb      	str	r3, [r7, #76]	; 0x4c
 801aea8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801aeac:	b29a      	uxth	r2, r3
 801aeae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801aeb0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801aeb2:	463b      	mov	r3, r7
 801aeb4:	681b      	ldr	r3, [r3, #0]
 801aeb6:	891b      	ldrh	r3, [r3, #8]
 801aeb8:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801aebc:	463b      	mov	r3, r7
 801aebe:	681b      	ldr	r3, [r3, #0]
 801aec0:	6959      	ldr	r1, [r3, #20]
 801aec2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801aec6:	b29b      	uxth	r3, r3
 801aec8:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 801aecc:	1d38      	adds	r0, r7, #4
 801aece:	6800      	ldr	r0, [r0, #0]
 801aed0:	f000 ffcd 	bl	801be6e <USB_WritePMA>
            ep->xfer_buff += len;
 801aed4:	463b      	mov	r3, r7
 801aed6:	681b      	ldr	r3, [r3, #0]
 801aed8:	695a      	ldr	r2, [r3, #20]
 801aeda:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801aede:	441a      	add	r2, r3
 801aee0:	463b      	mov	r3, r7
 801aee2:	681b      	ldr	r3, [r3, #0]
 801aee4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801aee6:	463b      	mov	r3, r7
 801aee8:	681b      	ldr	r3, [r3, #0]
 801aeea:	6a1a      	ldr	r2, [r3, #32]
 801aeec:	463b      	mov	r3, r7
 801aeee:	681b      	ldr	r3, [r3, #0]
 801aef0:	691b      	ldr	r3, [r3, #16]
 801aef2:	429a      	cmp	r2, r3
 801aef4:	d909      	bls.n	801af0a <USB_EPStartXfer+0x566>
            {
              ep->xfer_len_db -= len;
 801aef6:	463b      	mov	r3, r7
 801aef8:	681b      	ldr	r3, [r3, #0]
 801aefa:	6a1a      	ldr	r2, [r3, #32]
 801aefc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801af00:	1ad2      	subs	r2, r2, r3
 801af02:	463b      	mov	r3, r7
 801af04:	681b      	ldr	r3, [r3, #0]
 801af06:	621a      	str	r2, [r3, #32]
 801af08:	e008      	b.n	801af1c <USB_EPStartXfer+0x578>
            }
            else
            {
              len = ep->xfer_len_db;
 801af0a:	463b      	mov	r3, r7
 801af0c:	681b      	ldr	r3, [r3, #0]
 801af0e:	6a1b      	ldr	r3, [r3, #32]
 801af10:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 801af14:	463b      	mov	r3, r7
 801af16:	681b      	ldr	r3, [r3, #0]
 801af18:	2200      	movs	r2, #0
 801af1a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801af1c:	1d3b      	adds	r3, r7, #4
 801af1e:	681b      	ldr	r3, [r3, #0]
 801af20:	643b      	str	r3, [r7, #64]	; 0x40
 801af22:	463b      	mov	r3, r7
 801af24:	681b      	ldr	r3, [r3, #0]
 801af26:	785b      	ldrb	r3, [r3, #1]
 801af28:	2b00      	cmp	r3, #0
 801af2a:	d164      	bne.n	801aff6 <USB_EPStartXfer+0x652>
 801af2c:	1d3b      	adds	r3, r7, #4
 801af2e:	681b      	ldr	r3, [r3, #0]
 801af30:	63bb      	str	r3, [r7, #56]	; 0x38
 801af32:	1d3b      	adds	r3, r7, #4
 801af34:	681b      	ldr	r3, [r3, #0]
 801af36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801af3a:	b29b      	uxth	r3, r3
 801af3c:	461a      	mov	r2, r3
 801af3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801af40:	4413      	add	r3, r2
 801af42:	63bb      	str	r3, [r7, #56]	; 0x38
 801af44:	463b      	mov	r3, r7
 801af46:	681b      	ldr	r3, [r3, #0]
 801af48:	781b      	ldrb	r3, [r3, #0]
 801af4a:	011a      	lsls	r2, r3, #4
 801af4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801af4e:	4413      	add	r3, r2
 801af50:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801af54:	637b      	str	r3, [r7, #52]	; 0x34
 801af56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801af5a:	2b00      	cmp	r3, #0
 801af5c:	d112      	bne.n	801af84 <USB_EPStartXfer+0x5e0>
 801af5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af60:	881b      	ldrh	r3, [r3, #0]
 801af62:	b29b      	uxth	r3, r3
 801af64:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801af68:	b29a      	uxth	r2, r3
 801af6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af6c:	801a      	strh	r2, [r3, #0]
 801af6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af70:	881b      	ldrh	r3, [r3, #0]
 801af72:	b29b      	uxth	r3, r3
 801af74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801af78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801af7c:	b29a      	uxth	r2, r3
 801af7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af80:	801a      	strh	r2, [r3, #0]
 801af82:	e054      	b.n	801b02e <USB_EPStartXfer+0x68a>
 801af84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801af88:	2b3e      	cmp	r3, #62	; 0x3e
 801af8a:	d817      	bhi.n	801afbc <USB_EPStartXfer+0x618>
 801af8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801af90:	085b      	lsrs	r3, r3, #1
 801af92:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 801af96:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801af9a:	f003 0301 	and.w	r3, r3, #1
 801af9e:	2b00      	cmp	r3, #0
 801afa0:	d004      	beq.n	801afac <USB_EPStartXfer+0x608>
 801afa2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 801afa6:	3301      	adds	r3, #1
 801afa8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 801afac:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 801afb0:	b29b      	uxth	r3, r3
 801afb2:	029b      	lsls	r3, r3, #10
 801afb4:	b29a      	uxth	r2, r3
 801afb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801afb8:	801a      	strh	r2, [r3, #0]
 801afba:	e038      	b.n	801b02e <USB_EPStartXfer+0x68a>
 801afbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801afc0:	095b      	lsrs	r3, r3, #5
 801afc2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 801afc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801afca:	f003 031f 	and.w	r3, r3, #31
 801afce:	2b00      	cmp	r3, #0
 801afd0:	d104      	bne.n	801afdc <USB_EPStartXfer+0x638>
 801afd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 801afd6:	3b01      	subs	r3, #1
 801afd8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 801afdc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 801afe0:	b29b      	uxth	r3, r3
 801afe2:	029b      	lsls	r3, r3, #10
 801afe4:	b29b      	uxth	r3, r3
 801afe6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801afea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801afee:	b29a      	uxth	r2, r3
 801aff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801aff2:	801a      	strh	r2, [r3, #0]
 801aff4:	e01b      	b.n	801b02e <USB_EPStartXfer+0x68a>
 801aff6:	463b      	mov	r3, r7
 801aff8:	681b      	ldr	r3, [r3, #0]
 801affa:	785b      	ldrb	r3, [r3, #1]
 801affc:	2b01      	cmp	r3, #1
 801affe:	d116      	bne.n	801b02e <USB_EPStartXfer+0x68a>
 801b000:	1d3b      	adds	r3, r7, #4
 801b002:	681b      	ldr	r3, [r3, #0]
 801b004:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b008:	b29b      	uxth	r3, r3
 801b00a:	461a      	mov	r2, r3
 801b00c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801b00e:	4413      	add	r3, r2
 801b010:	643b      	str	r3, [r7, #64]	; 0x40
 801b012:	463b      	mov	r3, r7
 801b014:	681b      	ldr	r3, [r3, #0]
 801b016:	781b      	ldrb	r3, [r3, #0]
 801b018:	011a      	lsls	r2, r3, #4
 801b01a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801b01c:	4413      	add	r3, r2
 801b01e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801b022:	63fb      	str	r3, [r7, #60]	; 0x3c
 801b024:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b028:	b29a      	uxth	r2, r3
 801b02a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b02c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801b02e:	463b      	mov	r3, r7
 801b030:	681b      	ldr	r3, [r3, #0]
 801b032:	895b      	ldrh	r3, [r3, #10]
 801b034:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801b038:	463b      	mov	r3, r7
 801b03a:	681b      	ldr	r3, [r3, #0]
 801b03c:	6959      	ldr	r1, [r3, #20]
 801b03e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b042:	b29b      	uxth	r3, r3
 801b044:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 801b048:	1d38      	adds	r0, r7, #4
 801b04a:	6800      	ldr	r0, [r0, #0]
 801b04c:	f000 ff0f 	bl	801be6e <USB_WritePMA>
 801b050:	e1de      	b.n	801b410 <USB_EPStartXfer+0xa6c>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 801b052:	463b      	mov	r3, r7
 801b054:	681b      	ldr	r3, [r3, #0]
 801b056:	6a1b      	ldr	r3, [r3, #32]
 801b058:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 801b05c:	1d3b      	adds	r3, r7, #4
 801b05e:	681a      	ldr	r2, [r3, #0]
 801b060:	463b      	mov	r3, r7
 801b062:	681b      	ldr	r3, [r3, #0]
 801b064:	781b      	ldrb	r3, [r3, #0]
 801b066:	009b      	lsls	r3, r3, #2
 801b068:	4413      	add	r3, r2
 801b06a:	881b      	ldrh	r3, [r3, #0]
 801b06c:	b29b      	uxth	r3, r3
 801b06e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 801b072:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801b076:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 801b07a:	1d3b      	adds	r3, r7, #4
 801b07c:	681a      	ldr	r2, [r3, #0]
 801b07e:	463b      	mov	r3, r7
 801b080:	681b      	ldr	r3, [r3, #0]
 801b082:	781b      	ldrb	r3, [r3, #0]
 801b084:	009b      	lsls	r3, r3, #2
 801b086:	441a      	add	r2, r3
 801b088:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 801b08c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801b090:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801b094:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801b098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b09c:	b29b      	uxth	r3, r3
 801b09e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801b0a0:	1d3b      	adds	r3, r7, #4
 801b0a2:	681b      	ldr	r3, [r3, #0]
 801b0a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 801b0a6:	1d3b      	adds	r3, r7, #4
 801b0a8:	681b      	ldr	r3, [r3, #0]
 801b0aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b0ae:	b29b      	uxth	r3, r3
 801b0b0:	461a      	mov	r2, r3
 801b0b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801b0b4:	4413      	add	r3, r2
 801b0b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 801b0b8:	463b      	mov	r3, r7
 801b0ba:	681b      	ldr	r3, [r3, #0]
 801b0bc:	781b      	ldrb	r3, [r3, #0]
 801b0be:	011a      	lsls	r2, r3, #4
 801b0c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801b0c2:	4413      	add	r3, r2
 801b0c4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801b0c8:	65bb      	str	r3, [r7, #88]	; 0x58
 801b0ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b0ce:	b29a      	uxth	r2, r3
 801b0d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801b0d2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801b0d4:	463b      	mov	r3, r7
 801b0d6:	681b      	ldr	r3, [r3, #0]
 801b0d8:	891b      	ldrh	r3, [r3, #8]
 801b0da:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801b0de:	463b      	mov	r3, r7
 801b0e0:	681b      	ldr	r3, [r3, #0]
 801b0e2:	6959      	ldr	r1, [r3, #20]
 801b0e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b0e8:	b29b      	uxth	r3, r3
 801b0ea:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 801b0ee:	1d38      	adds	r0, r7, #4
 801b0f0:	6800      	ldr	r0, [r0, #0]
 801b0f2:	f000 febc 	bl	801be6e <USB_WritePMA>
 801b0f6:	e18b      	b.n	801b410 <USB_EPStartXfer+0xa6c>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801b0f8:	1d3b      	adds	r3, r7, #4
 801b0fa:	681a      	ldr	r2, [r3, #0]
 801b0fc:	463b      	mov	r3, r7
 801b0fe:	681b      	ldr	r3, [r3, #0]
 801b100:	781b      	ldrb	r3, [r3, #0]
 801b102:	009b      	lsls	r3, r3, #2
 801b104:	4413      	add	r3, r2
 801b106:	881b      	ldrh	r3, [r3, #0]
 801b108:	b29b      	uxth	r3, r3
 801b10a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801b10e:	2b00      	cmp	r3, #0
 801b110:	f000 808f 	beq.w	801b232 <USB_EPStartXfer+0x88e>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801b114:	1d3b      	adds	r3, r7, #4
 801b116:	681b      	ldr	r3, [r3, #0]
 801b118:	677b      	str	r3, [r7, #116]	; 0x74
 801b11a:	463b      	mov	r3, r7
 801b11c:	681b      	ldr	r3, [r3, #0]
 801b11e:	785b      	ldrb	r3, [r3, #1]
 801b120:	2b00      	cmp	r3, #0
 801b122:	d164      	bne.n	801b1ee <USB_EPStartXfer+0x84a>
 801b124:	1d3b      	adds	r3, r7, #4
 801b126:	681b      	ldr	r3, [r3, #0]
 801b128:	66fb      	str	r3, [r7, #108]	; 0x6c
 801b12a:	1d3b      	adds	r3, r7, #4
 801b12c:	681b      	ldr	r3, [r3, #0]
 801b12e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b132:	b29b      	uxth	r3, r3
 801b134:	461a      	mov	r2, r3
 801b136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801b138:	4413      	add	r3, r2
 801b13a:	66fb      	str	r3, [r7, #108]	; 0x6c
 801b13c:	463b      	mov	r3, r7
 801b13e:	681b      	ldr	r3, [r3, #0]
 801b140:	781b      	ldrb	r3, [r3, #0]
 801b142:	011a      	lsls	r2, r3, #4
 801b144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801b146:	4413      	add	r3, r2
 801b148:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801b14c:	66bb      	str	r3, [r7, #104]	; 0x68
 801b14e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b152:	2b00      	cmp	r3, #0
 801b154:	d112      	bne.n	801b17c <USB_EPStartXfer+0x7d8>
 801b156:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801b158:	881b      	ldrh	r3, [r3, #0]
 801b15a:	b29b      	uxth	r3, r3
 801b15c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801b160:	b29a      	uxth	r2, r3
 801b162:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801b164:	801a      	strh	r2, [r3, #0]
 801b166:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801b168:	881b      	ldrh	r3, [r3, #0]
 801b16a:	b29b      	uxth	r3, r3
 801b16c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b170:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b174:	b29a      	uxth	r2, r3
 801b176:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801b178:	801a      	strh	r2, [r3, #0]
 801b17a:	e054      	b.n	801b226 <USB_EPStartXfer+0x882>
 801b17c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b180:	2b3e      	cmp	r3, #62	; 0x3e
 801b182:	d817      	bhi.n	801b1b4 <USB_EPStartXfer+0x810>
 801b184:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b188:	085b      	lsrs	r3, r3, #1
 801b18a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 801b18e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b192:	f003 0301 	and.w	r3, r3, #1
 801b196:	2b00      	cmp	r3, #0
 801b198:	d004      	beq.n	801b1a4 <USB_EPStartXfer+0x800>
 801b19a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801b19e:	3301      	adds	r3, #1
 801b1a0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 801b1a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801b1a8:	b29b      	uxth	r3, r3
 801b1aa:	029b      	lsls	r3, r3, #10
 801b1ac:	b29a      	uxth	r2, r3
 801b1ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801b1b0:	801a      	strh	r2, [r3, #0]
 801b1b2:	e038      	b.n	801b226 <USB_EPStartXfer+0x882>
 801b1b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b1b8:	095b      	lsrs	r3, r3, #5
 801b1ba:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 801b1be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b1c2:	f003 031f 	and.w	r3, r3, #31
 801b1c6:	2b00      	cmp	r3, #0
 801b1c8:	d104      	bne.n	801b1d4 <USB_EPStartXfer+0x830>
 801b1ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801b1ce:	3b01      	subs	r3, #1
 801b1d0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 801b1d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801b1d8:	b29b      	uxth	r3, r3
 801b1da:	029b      	lsls	r3, r3, #10
 801b1dc:	b29b      	uxth	r3, r3
 801b1de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b1e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b1e6:	b29a      	uxth	r2, r3
 801b1e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801b1ea:	801a      	strh	r2, [r3, #0]
 801b1ec:	e01b      	b.n	801b226 <USB_EPStartXfer+0x882>
 801b1ee:	463b      	mov	r3, r7
 801b1f0:	681b      	ldr	r3, [r3, #0]
 801b1f2:	785b      	ldrb	r3, [r3, #1]
 801b1f4:	2b01      	cmp	r3, #1
 801b1f6:	d116      	bne.n	801b226 <USB_EPStartXfer+0x882>
 801b1f8:	1d3b      	adds	r3, r7, #4
 801b1fa:	681b      	ldr	r3, [r3, #0]
 801b1fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b200:	b29b      	uxth	r3, r3
 801b202:	461a      	mov	r2, r3
 801b204:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801b206:	4413      	add	r3, r2
 801b208:	677b      	str	r3, [r7, #116]	; 0x74
 801b20a:	463b      	mov	r3, r7
 801b20c:	681b      	ldr	r3, [r3, #0]
 801b20e:	781b      	ldrb	r3, [r3, #0]
 801b210:	011a      	lsls	r2, r3, #4
 801b212:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801b214:	4413      	add	r3, r2
 801b216:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801b21a:	673b      	str	r3, [r7, #112]	; 0x70
 801b21c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b220:	b29a      	uxth	r2, r3
 801b222:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801b224:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 801b226:	463b      	mov	r3, r7
 801b228:	681b      	ldr	r3, [r3, #0]
 801b22a:	895b      	ldrh	r3, [r3, #10]
 801b22c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 801b230:	e093      	b.n	801b35a <USB_EPStartXfer+0x9b6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801b232:	463b      	mov	r3, r7
 801b234:	681b      	ldr	r3, [r3, #0]
 801b236:	785b      	ldrb	r3, [r3, #1]
 801b238:	2b00      	cmp	r3, #0
 801b23a:	d164      	bne.n	801b306 <USB_EPStartXfer+0x962>
 801b23c:	1d3b      	adds	r3, r7, #4
 801b23e:	681b      	ldr	r3, [r3, #0]
 801b240:	67fb      	str	r3, [r7, #124]	; 0x7c
 801b242:	1d3b      	adds	r3, r7, #4
 801b244:	681b      	ldr	r3, [r3, #0]
 801b246:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b24a:	b29b      	uxth	r3, r3
 801b24c:	461a      	mov	r2, r3
 801b24e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801b250:	4413      	add	r3, r2
 801b252:	67fb      	str	r3, [r7, #124]	; 0x7c
 801b254:	463b      	mov	r3, r7
 801b256:	681b      	ldr	r3, [r3, #0]
 801b258:	781b      	ldrb	r3, [r3, #0]
 801b25a:	011a      	lsls	r2, r3, #4
 801b25c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801b25e:	4413      	add	r3, r2
 801b260:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801b264:	67bb      	str	r3, [r7, #120]	; 0x78
 801b266:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b26a:	2b00      	cmp	r3, #0
 801b26c:	d112      	bne.n	801b294 <USB_EPStartXfer+0x8f0>
 801b26e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801b270:	881b      	ldrh	r3, [r3, #0]
 801b272:	b29b      	uxth	r3, r3
 801b274:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801b278:	b29a      	uxth	r2, r3
 801b27a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801b27c:	801a      	strh	r2, [r3, #0]
 801b27e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801b280:	881b      	ldrh	r3, [r3, #0]
 801b282:	b29b      	uxth	r3, r3
 801b284:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b288:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b28c:	b29a      	uxth	r2, r3
 801b28e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801b290:	801a      	strh	r2, [r3, #0]
 801b292:	e05d      	b.n	801b350 <USB_EPStartXfer+0x9ac>
 801b294:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b298:	2b3e      	cmp	r3, #62	; 0x3e
 801b29a:	d817      	bhi.n	801b2cc <USB_EPStartXfer+0x928>
 801b29c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b2a0:	085b      	lsrs	r3, r3, #1
 801b2a2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801b2a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b2aa:	f003 0301 	and.w	r3, r3, #1
 801b2ae:	2b00      	cmp	r3, #0
 801b2b0:	d004      	beq.n	801b2bc <USB_EPStartXfer+0x918>
 801b2b2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801b2b6:	3301      	adds	r3, #1
 801b2b8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801b2bc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801b2c0:	b29b      	uxth	r3, r3
 801b2c2:	029b      	lsls	r3, r3, #10
 801b2c4:	b29a      	uxth	r2, r3
 801b2c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801b2c8:	801a      	strh	r2, [r3, #0]
 801b2ca:	e041      	b.n	801b350 <USB_EPStartXfer+0x9ac>
 801b2cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b2d0:	095b      	lsrs	r3, r3, #5
 801b2d2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801b2d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b2da:	f003 031f 	and.w	r3, r3, #31
 801b2de:	2b00      	cmp	r3, #0
 801b2e0:	d104      	bne.n	801b2ec <USB_EPStartXfer+0x948>
 801b2e2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801b2e6:	3b01      	subs	r3, #1
 801b2e8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801b2ec:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801b2f0:	b29b      	uxth	r3, r3
 801b2f2:	029b      	lsls	r3, r3, #10
 801b2f4:	b29b      	uxth	r3, r3
 801b2f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b2fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b2fe:	b29a      	uxth	r2, r3
 801b300:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801b302:	801a      	strh	r2, [r3, #0]
 801b304:	e024      	b.n	801b350 <USB_EPStartXfer+0x9ac>
 801b306:	463b      	mov	r3, r7
 801b308:	681b      	ldr	r3, [r3, #0]
 801b30a:	785b      	ldrb	r3, [r3, #1]
 801b30c:	2b01      	cmp	r3, #1
 801b30e:	d11f      	bne.n	801b350 <USB_EPStartXfer+0x9ac>
 801b310:	1d3b      	adds	r3, r7, #4
 801b312:	681b      	ldr	r3, [r3, #0]
 801b314:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801b318:	1d3b      	adds	r3, r7, #4
 801b31a:	681b      	ldr	r3, [r3, #0]
 801b31c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b320:	b29b      	uxth	r3, r3
 801b322:	461a      	mov	r2, r3
 801b324:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801b328:	4413      	add	r3, r2
 801b32a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801b32e:	463b      	mov	r3, r7
 801b330:	681b      	ldr	r3, [r3, #0]
 801b332:	781b      	ldrb	r3, [r3, #0]
 801b334:	011a      	lsls	r2, r3, #4
 801b336:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801b33a:	4413      	add	r3, r2
 801b33c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801b340:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801b344:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b348:	b29a      	uxth	r2, r3
 801b34a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801b34e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801b350:	463b      	mov	r3, r7
 801b352:	681b      	ldr	r3, [r3, #0]
 801b354:	891b      	ldrh	r3, [r3, #8]
 801b356:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801b35a:	463b      	mov	r3, r7
 801b35c:	681b      	ldr	r3, [r3, #0]
 801b35e:	6959      	ldr	r1, [r3, #20]
 801b360:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b364:	b29b      	uxth	r3, r3
 801b366:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 801b36a:	1d38      	adds	r0, r7, #4
 801b36c:	6800      	ldr	r0, [r0, #0]
 801b36e:	f000 fd7e 	bl	801be6e <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 801b372:	463b      	mov	r3, r7
 801b374:	681b      	ldr	r3, [r3, #0]
 801b376:	785b      	ldrb	r3, [r3, #1]
 801b378:	2b00      	cmp	r3, #0
 801b37a:	d122      	bne.n	801b3c2 <USB_EPStartXfer+0xa1e>
 801b37c:	1d3b      	adds	r3, r7, #4
 801b37e:	681a      	ldr	r2, [r3, #0]
 801b380:	463b      	mov	r3, r7
 801b382:	681b      	ldr	r3, [r3, #0]
 801b384:	781b      	ldrb	r3, [r3, #0]
 801b386:	009b      	lsls	r3, r3, #2
 801b388:	4413      	add	r3, r2
 801b38a:	881b      	ldrh	r3, [r3, #0]
 801b38c:	b29b      	uxth	r3, r3
 801b38e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801b392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801b396:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 801b39a:	1d3b      	adds	r3, r7, #4
 801b39c:	681a      	ldr	r2, [r3, #0]
 801b39e:	463b      	mov	r3, r7
 801b3a0:	681b      	ldr	r3, [r3, #0]
 801b3a2:	781b      	ldrb	r3, [r3, #0]
 801b3a4:	009b      	lsls	r3, r3, #2
 801b3a6:	441a      	add	r2, r3
 801b3a8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 801b3ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801b3b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801b3b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801b3b8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801b3bc:	b29b      	uxth	r3, r3
 801b3be:	8013      	strh	r3, [r2, #0]
 801b3c0:	e026      	b.n	801b410 <USB_EPStartXfer+0xa6c>
 801b3c2:	463b      	mov	r3, r7
 801b3c4:	681b      	ldr	r3, [r3, #0]
 801b3c6:	785b      	ldrb	r3, [r3, #1]
 801b3c8:	2b01      	cmp	r3, #1
 801b3ca:	d121      	bne.n	801b410 <USB_EPStartXfer+0xa6c>
 801b3cc:	1d3b      	adds	r3, r7, #4
 801b3ce:	681a      	ldr	r2, [r3, #0]
 801b3d0:	463b      	mov	r3, r7
 801b3d2:	681b      	ldr	r3, [r3, #0]
 801b3d4:	781b      	ldrb	r3, [r3, #0]
 801b3d6:	009b      	lsls	r3, r3, #2
 801b3d8:	4413      	add	r3, r2
 801b3da:	881b      	ldrh	r3, [r3, #0]
 801b3dc:	b29b      	uxth	r3, r3
 801b3de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801b3e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801b3e6:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 801b3ea:	1d3b      	adds	r3, r7, #4
 801b3ec:	681a      	ldr	r2, [r3, #0]
 801b3ee:	463b      	mov	r3, r7
 801b3f0:	681b      	ldr	r3, [r3, #0]
 801b3f2:	781b      	ldrb	r3, [r3, #0]
 801b3f4:	009b      	lsls	r3, r3, #2
 801b3f6:	441a      	add	r2, r3
 801b3f8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 801b3fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801b400:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801b404:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801b408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b40c:	b29b      	uxth	r3, r3
 801b40e:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 801b410:	1d3b      	adds	r3, r7, #4
 801b412:	681a      	ldr	r2, [r3, #0]
 801b414:	463b      	mov	r3, r7
 801b416:	681b      	ldr	r3, [r3, #0]
 801b418:	781b      	ldrb	r3, [r3, #0]
 801b41a:	009b      	lsls	r3, r3, #2
 801b41c:	4413      	add	r3, r2
 801b41e:	881b      	ldrh	r3, [r3, #0]
 801b420:	b29b      	uxth	r3, r3
 801b422:	f107 020a 	add.w	r2, r7, #10
 801b426:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801b42a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801b42e:	8013      	strh	r3, [r2, #0]
 801b430:	f107 030a 	add.w	r3, r7, #10
 801b434:	f107 020a 	add.w	r2, r7, #10
 801b438:	8812      	ldrh	r2, [r2, #0]
 801b43a:	f082 0210 	eor.w	r2, r2, #16
 801b43e:	801a      	strh	r2, [r3, #0]
 801b440:	f107 030a 	add.w	r3, r7, #10
 801b444:	f107 020a 	add.w	r2, r7, #10
 801b448:	8812      	ldrh	r2, [r2, #0]
 801b44a:	f082 0220 	eor.w	r2, r2, #32
 801b44e:	801a      	strh	r2, [r3, #0]
 801b450:	1d3b      	adds	r3, r7, #4
 801b452:	681a      	ldr	r2, [r3, #0]
 801b454:	463b      	mov	r3, r7
 801b456:	681b      	ldr	r3, [r3, #0]
 801b458:	781b      	ldrb	r3, [r3, #0]
 801b45a:	009b      	lsls	r3, r3, #2
 801b45c:	441a      	add	r2, r3
 801b45e:	f107 030a 	add.w	r3, r7, #10
 801b462:	881b      	ldrh	r3, [r3, #0]
 801b464:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801b468:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801b46c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801b470:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b474:	b29b      	uxth	r3, r3
 801b476:	8013      	strh	r3, [r2, #0]
 801b478:	e3b5      	b.n	801bbe6 <USB_EPStartXfer+0x1242>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801b47a:	463b      	mov	r3, r7
 801b47c:	681b      	ldr	r3, [r3, #0]
 801b47e:	7b1b      	ldrb	r3, [r3, #12]
 801b480:	2b00      	cmp	r3, #0
 801b482:	f040 8090 	bne.w	801b5a6 <USB_EPStartXfer+0xc02>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 801b486:	463b      	mov	r3, r7
 801b488:	681b      	ldr	r3, [r3, #0]
 801b48a:	699a      	ldr	r2, [r3, #24]
 801b48c:	463b      	mov	r3, r7
 801b48e:	681b      	ldr	r3, [r3, #0]
 801b490:	691b      	ldr	r3, [r3, #16]
 801b492:	429a      	cmp	r2, r3
 801b494:	d90e      	bls.n	801b4b4 <USB_EPStartXfer+0xb10>
      {
        len = ep->maxpacket;
 801b496:	463b      	mov	r3, r7
 801b498:	681b      	ldr	r3, [r3, #0]
 801b49a:	691b      	ldr	r3, [r3, #16]
 801b49c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 801b4a0:	463b      	mov	r3, r7
 801b4a2:	681b      	ldr	r3, [r3, #0]
 801b4a4:	699a      	ldr	r2, [r3, #24]
 801b4a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b4aa:	1ad2      	subs	r2, r2, r3
 801b4ac:	463b      	mov	r3, r7
 801b4ae:	681b      	ldr	r3, [r3, #0]
 801b4b0:	619a      	str	r2, [r3, #24]
 801b4b2:	e008      	b.n	801b4c6 <USB_EPStartXfer+0xb22>
      }
      else
      {
        len = ep->xfer_len;
 801b4b4:	463b      	mov	r3, r7
 801b4b6:	681b      	ldr	r3, [r3, #0]
 801b4b8:	699b      	ldr	r3, [r3, #24]
 801b4ba:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 801b4be:	463b      	mov	r3, r7
 801b4c0:	681b      	ldr	r3, [r3, #0]
 801b4c2:	2200      	movs	r2, #0
 801b4c4:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 801b4c6:	1d3b      	adds	r3, r7, #4
 801b4c8:	681b      	ldr	r3, [r3, #0]
 801b4ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801b4ce:	1d3b      	adds	r3, r7, #4
 801b4d0:	681b      	ldr	r3, [r3, #0]
 801b4d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b4d6:	b29b      	uxth	r3, r3
 801b4d8:	461a      	mov	r2, r3
 801b4da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801b4de:	4413      	add	r3, r2
 801b4e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801b4e4:	463b      	mov	r3, r7
 801b4e6:	681b      	ldr	r3, [r3, #0]
 801b4e8:	781b      	ldrb	r3, [r3, #0]
 801b4ea:	011a      	lsls	r2, r3, #4
 801b4ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801b4f0:	4413      	add	r3, r2
 801b4f2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801b4f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801b4fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b4fe:	2b00      	cmp	r3, #0
 801b500:	d116      	bne.n	801b530 <USB_EPStartXfer+0xb8c>
 801b502:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801b506:	881b      	ldrh	r3, [r3, #0]
 801b508:	b29b      	uxth	r3, r3
 801b50a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801b50e:	b29a      	uxth	r2, r3
 801b510:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801b514:	801a      	strh	r2, [r3, #0]
 801b516:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801b51a:	881b      	ldrh	r3, [r3, #0]
 801b51c:	b29b      	uxth	r3, r3
 801b51e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b522:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b526:	b29a      	uxth	r2, r3
 801b528:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801b52c:	801a      	strh	r2, [r3, #0]
 801b52e:	e32c      	b.n	801bb8a <USB_EPStartXfer+0x11e6>
 801b530:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b534:	2b3e      	cmp	r3, #62	; 0x3e
 801b536:	d818      	bhi.n	801b56a <USB_EPStartXfer+0xbc6>
 801b538:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b53c:	085b      	lsrs	r3, r3, #1
 801b53e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 801b542:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b546:	f003 0301 	and.w	r3, r3, #1
 801b54a:	2b00      	cmp	r3, #0
 801b54c:	d004      	beq.n	801b558 <USB_EPStartXfer+0xbb4>
 801b54e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 801b552:	3301      	adds	r3, #1
 801b554:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 801b558:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 801b55c:	b29b      	uxth	r3, r3
 801b55e:	029b      	lsls	r3, r3, #10
 801b560:	b29a      	uxth	r2, r3
 801b562:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801b566:	801a      	strh	r2, [r3, #0]
 801b568:	e30f      	b.n	801bb8a <USB_EPStartXfer+0x11e6>
 801b56a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b56e:	095b      	lsrs	r3, r3, #5
 801b570:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 801b574:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b578:	f003 031f 	and.w	r3, r3, #31
 801b57c:	2b00      	cmp	r3, #0
 801b57e:	d104      	bne.n	801b58a <USB_EPStartXfer+0xbe6>
 801b580:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 801b584:	3b01      	subs	r3, #1
 801b586:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 801b58a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 801b58e:	b29b      	uxth	r3, r3
 801b590:	029b      	lsls	r3, r3, #10
 801b592:	b29b      	uxth	r3, r3
 801b594:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b598:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b59c:	b29a      	uxth	r2, r3
 801b59e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801b5a2:	801a      	strh	r2, [r3, #0]
 801b5a4:	e2f1      	b.n	801bb8a <USB_EPStartXfer+0x11e6>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 801b5a6:	463b      	mov	r3, r7
 801b5a8:	681b      	ldr	r3, [r3, #0]
 801b5aa:	78db      	ldrb	r3, [r3, #3]
 801b5ac:	2b02      	cmp	r3, #2
 801b5ae:	f040 818f 	bne.w	801b8d0 <USB_EPStartXfer+0xf2c>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 801b5b2:	463b      	mov	r3, r7
 801b5b4:	681b      	ldr	r3, [r3, #0]
 801b5b6:	785b      	ldrb	r3, [r3, #1]
 801b5b8:	2b00      	cmp	r3, #0
 801b5ba:	d175      	bne.n	801b6a8 <USB_EPStartXfer+0xd04>
 801b5bc:	1d3b      	adds	r3, r7, #4
 801b5be:	681b      	ldr	r3, [r3, #0]
 801b5c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801b5c4:	1d3b      	adds	r3, r7, #4
 801b5c6:	681b      	ldr	r3, [r3, #0]
 801b5c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b5cc:	b29b      	uxth	r3, r3
 801b5ce:	461a      	mov	r2, r3
 801b5d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801b5d4:	4413      	add	r3, r2
 801b5d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801b5da:	463b      	mov	r3, r7
 801b5dc:	681b      	ldr	r3, [r3, #0]
 801b5de:	781b      	ldrb	r3, [r3, #0]
 801b5e0:	011a      	lsls	r2, r3, #4
 801b5e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801b5e6:	4413      	add	r3, r2
 801b5e8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801b5ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 801b5f0:	463b      	mov	r3, r7
 801b5f2:	681b      	ldr	r3, [r3, #0]
 801b5f4:	691b      	ldr	r3, [r3, #16]
 801b5f6:	2b00      	cmp	r3, #0
 801b5f8:	d116      	bne.n	801b628 <USB_EPStartXfer+0xc84>
 801b5fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801b5fe:	881b      	ldrh	r3, [r3, #0]
 801b600:	b29b      	uxth	r3, r3
 801b602:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801b606:	b29a      	uxth	r2, r3
 801b608:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801b60c:	801a      	strh	r2, [r3, #0]
 801b60e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801b612:	881b      	ldrh	r3, [r3, #0]
 801b614:	b29b      	uxth	r3, r3
 801b616:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b61a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b61e:	b29a      	uxth	r2, r3
 801b620:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801b624:	801a      	strh	r2, [r3, #0]
 801b626:	e065      	b.n	801b6f4 <USB_EPStartXfer+0xd50>
 801b628:	463b      	mov	r3, r7
 801b62a:	681b      	ldr	r3, [r3, #0]
 801b62c:	691b      	ldr	r3, [r3, #16]
 801b62e:	2b3e      	cmp	r3, #62	; 0x3e
 801b630:	d81a      	bhi.n	801b668 <USB_EPStartXfer+0xcc4>
 801b632:	463b      	mov	r3, r7
 801b634:	681b      	ldr	r3, [r3, #0]
 801b636:	691b      	ldr	r3, [r3, #16]
 801b638:	085b      	lsrs	r3, r3, #1
 801b63a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 801b63e:	463b      	mov	r3, r7
 801b640:	681b      	ldr	r3, [r3, #0]
 801b642:	691b      	ldr	r3, [r3, #16]
 801b644:	f003 0301 	and.w	r3, r3, #1
 801b648:	2b00      	cmp	r3, #0
 801b64a:	d004      	beq.n	801b656 <USB_EPStartXfer+0xcb2>
 801b64c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801b650:	3301      	adds	r3, #1
 801b652:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 801b656:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801b65a:	b29b      	uxth	r3, r3
 801b65c:	029b      	lsls	r3, r3, #10
 801b65e:	b29a      	uxth	r2, r3
 801b660:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801b664:	801a      	strh	r2, [r3, #0]
 801b666:	e045      	b.n	801b6f4 <USB_EPStartXfer+0xd50>
 801b668:	463b      	mov	r3, r7
 801b66a:	681b      	ldr	r3, [r3, #0]
 801b66c:	691b      	ldr	r3, [r3, #16]
 801b66e:	095b      	lsrs	r3, r3, #5
 801b670:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 801b674:	463b      	mov	r3, r7
 801b676:	681b      	ldr	r3, [r3, #0]
 801b678:	691b      	ldr	r3, [r3, #16]
 801b67a:	f003 031f 	and.w	r3, r3, #31
 801b67e:	2b00      	cmp	r3, #0
 801b680:	d104      	bne.n	801b68c <USB_EPStartXfer+0xce8>
 801b682:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801b686:	3b01      	subs	r3, #1
 801b688:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 801b68c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801b690:	b29b      	uxth	r3, r3
 801b692:	029b      	lsls	r3, r3, #10
 801b694:	b29b      	uxth	r3, r3
 801b696:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b69a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b69e:	b29a      	uxth	r2, r3
 801b6a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801b6a4:	801a      	strh	r2, [r3, #0]
 801b6a6:	e025      	b.n	801b6f4 <USB_EPStartXfer+0xd50>
 801b6a8:	463b      	mov	r3, r7
 801b6aa:	681b      	ldr	r3, [r3, #0]
 801b6ac:	785b      	ldrb	r3, [r3, #1]
 801b6ae:	2b01      	cmp	r3, #1
 801b6b0:	d120      	bne.n	801b6f4 <USB_EPStartXfer+0xd50>
 801b6b2:	1d3b      	adds	r3, r7, #4
 801b6b4:	681b      	ldr	r3, [r3, #0]
 801b6b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 801b6ba:	1d3b      	adds	r3, r7, #4
 801b6bc:	681b      	ldr	r3, [r3, #0]
 801b6be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b6c2:	b29b      	uxth	r3, r3
 801b6c4:	461a      	mov	r2, r3
 801b6c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801b6ca:	4413      	add	r3, r2
 801b6cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 801b6d0:	463b      	mov	r3, r7
 801b6d2:	681b      	ldr	r3, [r3, #0]
 801b6d4:	781b      	ldrb	r3, [r3, #0]
 801b6d6:	011a      	lsls	r2, r3, #4
 801b6d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801b6dc:	4413      	add	r3, r2
 801b6de:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801b6e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 801b6e6:	463b      	mov	r3, r7
 801b6e8:	681b      	ldr	r3, [r3, #0]
 801b6ea:	691b      	ldr	r3, [r3, #16]
 801b6ec:	b29a      	uxth	r2, r3
 801b6ee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801b6f2:	801a      	strh	r2, [r3, #0]
 801b6f4:	1d3b      	adds	r3, r7, #4
 801b6f6:	681b      	ldr	r3, [r3, #0]
 801b6f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801b6fc:	463b      	mov	r3, r7
 801b6fe:	681b      	ldr	r3, [r3, #0]
 801b700:	785b      	ldrb	r3, [r3, #1]
 801b702:	2b00      	cmp	r3, #0
 801b704:	d175      	bne.n	801b7f2 <USB_EPStartXfer+0xe4e>
 801b706:	1d3b      	adds	r3, r7, #4
 801b708:	681b      	ldr	r3, [r3, #0]
 801b70a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 801b70e:	1d3b      	adds	r3, r7, #4
 801b710:	681b      	ldr	r3, [r3, #0]
 801b712:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b716:	b29b      	uxth	r3, r3
 801b718:	461a      	mov	r2, r3
 801b71a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801b71e:	4413      	add	r3, r2
 801b720:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 801b724:	463b      	mov	r3, r7
 801b726:	681b      	ldr	r3, [r3, #0]
 801b728:	781b      	ldrb	r3, [r3, #0]
 801b72a:	011a      	lsls	r2, r3, #4
 801b72c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801b730:	4413      	add	r3, r2
 801b732:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801b736:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 801b73a:	463b      	mov	r3, r7
 801b73c:	681b      	ldr	r3, [r3, #0]
 801b73e:	691b      	ldr	r3, [r3, #16]
 801b740:	2b00      	cmp	r3, #0
 801b742:	d116      	bne.n	801b772 <USB_EPStartXfer+0xdce>
 801b744:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801b748:	881b      	ldrh	r3, [r3, #0]
 801b74a:	b29b      	uxth	r3, r3
 801b74c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801b750:	b29a      	uxth	r2, r3
 801b752:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801b756:	801a      	strh	r2, [r3, #0]
 801b758:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801b75c:	881b      	ldrh	r3, [r3, #0]
 801b75e:	b29b      	uxth	r3, r3
 801b760:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b764:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b768:	b29a      	uxth	r2, r3
 801b76a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801b76e:	801a      	strh	r2, [r3, #0]
 801b770:	e061      	b.n	801b836 <USB_EPStartXfer+0xe92>
 801b772:	463b      	mov	r3, r7
 801b774:	681b      	ldr	r3, [r3, #0]
 801b776:	691b      	ldr	r3, [r3, #16]
 801b778:	2b3e      	cmp	r3, #62	; 0x3e
 801b77a:	d81a      	bhi.n	801b7b2 <USB_EPStartXfer+0xe0e>
 801b77c:	463b      	mov	r3, r7
 801b77e:	681b      	ldr	r3, [r3, #0]
 801b780:	691b      	ldr	r3, [r3, #16]
 801b782:	085b      	lsrs	r3, r3, #1
 801b784:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 801b788:	463b      	mov	r3, r7
 801b78a:	681b      	ldr	r3, [r3, #0]
 801b78c:	691b      	ldr	r3, [r3, #16]
 801b78e:	f003 0301 	and.w	r3, r3, #1
 801b792:	2b00      	cmp	r3, #0
 801b794:	d004      	beq.n	801b7a0 <USB_EPStartXfer+0xdfc>
 801b796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801b79a:	3301      	adds	r3, #1
 801b79c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 801b7a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801b7a4:	b29b      	uxth	r3, r3
 801b7a6:	029b      	lsls	r3, r3, #10
 801b7a8:	b29a      	uxth	r2, r3
 801b7aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801b7ae:	801a      	strh	r2, [r3, #0]
 801b7b0:	e041      	b.n	801b836 <USB_EPStartXfer+0xe92>
 801b7b2:	463b      	mov	r3, r7
 801b7b4:	681b      	ldr	r3, [r3, #0]
 801b7b6:	691b      	ldr	r3, [r3, #16]
 801b7b8:	095b      	lsrs	r3, r3, #5
 801b7ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 801b7be:	463b      	mov	r3, r7
 801b7c0:	681b      	ldr	r3, [r3, #0]
 801b7c2:	691b      	ldr	r3, [r3, #16]
 801b7c4:	f003 031f 	and.w	r3, r3, #31
 801b7c8:	2b00      	cmp	r3, #0
 801b7ca:	d104      	bne.n	801b7d6 <USB_EPStartXfer+0xe32>
 801b7cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801b7d0:	3b01      	subs	r3, #1
 801b7d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 801b7d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801b7da:	b29b      	uxth	r3, r3
 801b7dc:	029b      	lsls	r3, r3, #10
 801b7de:	b29b      	uxth	r3, r3
 801b7e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b7e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b7e8:	b29a      	uxth	r2, r3
 801b7ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801b7ee:	801a      	strh	r2, [r3, #0]
 801b7f0:	e021      	b.n	801b836 <USB_EPStartXfer+0xe92>
 801b7f2:	463b      	mov	r3, r7
 801b7f4:	681b      	ldr	r3, [r3, #0]
 801b7f6:	785b      	ldrb	r3, [r3, #1]
 801b7f8:	2b01      	cmp	r3, #1
 801b7fa:	d11c      	bne.n	801b836 <USB_EPStartXfer+0xe92>
 801b7fc:	1d3b      	adds	r3, r7, #4
 801b7fe:	681b      	ldr	r3, [r3, #0]
 801b800:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b804:	b29b      	uxth	r3, r3
 801b806:	461a      	mov	r2, r3
 801b808:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801b80c:	4413      	add	r3, r2
 801b80e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801b812:	463b      	mov	r3, r7
 801b814:	681b      	ldr	r3, [r3, #0]
 801b816:	781b      	ldrb	r3, [r3, #0]
 801b818:	011a      	lsls	r2, r3, #4
 801b81a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801b81e:	4413      	add	r3, r2
 801b820:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801b824:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 801b828:	463b      	mov	r3, r7
 801b82a:	681b      	ldr	r3, [r3, #0]
 801b82c:	691b      	ldr	r3, [r3, #16]
 801b82e:	b29a      	uxth	r2, r3
 801b830:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801b834:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 801b836:	463b      	mov	r3, r7
 801b838:	681b      	ldr	r3, [r3, #0]
 801b83a:	69db      	ldr	r3, [r3, #28]
 801b83c:	2b00      	cmp	r3, #0
 801b83e:	f000 81a4 	beq.w	801bb8a <USB_EPStartXfer+0x11e6>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 801b842:	1d3b      	adds	r3, r7, #4
 801b844:	681a      	ldr	r2, [r3, #0]
 801b846:	463b      	mov	r3, r7
 801b848:	681b      	ldr	r3, [r3, #0]
 801b84a:	781b      	ldrb	r3, [r3, #0]
 801b84c:	009b      	lsls	r3, r3, #2
 801b84e:	4413      	add	r3, r2
 801b850:	881b      	ldrh	r3, [r3, #0]
 801b852:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801b856:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 801b85a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801b85e:	2b00      	cmp	r3, #0
 801b860:	d005      	beq.n	801b86e <USB_EPStartXfer+0xeca>
 801b862:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 801b866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801b86a:	2b00      	cmp	r3, #0
 801b86c:	d10d      	bne.n	801b88a <USB_EPStartXfer+0xee6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801b86e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 801b872:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801b876:	2b00      	cmp	r3, #0
 801b878:	f040 8187 	bne.w	801bb8a <USB_EPStartXfer+0x11e6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801b87c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 801b880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801b884:	2b00      	cmp	r3, #0
 801b886:	f040 8180 	bne.w	801bb8a <USB_EPStartXfer+0x11e6>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 801b88a:	1d3b      	adds	r3, r7, #4
 801b88c:	681a      	ldr	r2, [r3, #0]
 801b88e:	463b      	mov	r3, r7
 801b890:	681b      	ldr	r3, [r3, #0]
 801b892:	781b      	ldrb	r3, [r3, #0]
 801b894:	009b      	lsls	r3, r3, #2
 801b896:	4413      	add	r3, r2
 801b898:	881b      	ldrh	r3, [r3, #0]
 801b89a:	b29b      	uxth	r3, r3
 801b89c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801b8a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801b8a4:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 801b8a8:	1d3b      	adds	r3, r7, #4
 801b8aa:	681a      	ldr	r2, [r3, #0]
 801b8ac:	463b      	mov	r3, r7
 801b8ae:	681b      	ldr	r3, [r3, #0]
 801b8b0:	781b      	ldrb	r3, [r3, #0]
 801b8b2:	009b      	lsls	r3, r3, #2
 801b8b4:	441a      	add	r2, r3
 801b8b6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 801b8ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801b8be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801b8c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801b8c6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801b8ca:	b29b      	uxth	r3, r3
 801b8cc:	8013      	strh	r3, [r2, #0]
 801b8ce:	e15c      	b.n	801bb8a <USB_EPStartXfer+0x11e6>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 801b8d0:	463b      	mov	r3, r7
 801b8d2:	681b      	ldr	r3, [r3, #0]
 801b8d4:	78db      	ldrb	r3, [r3, #3]
 801b8d6:	2b01      	cmp	r3, #1
 801b8d8:	f040 8155 	bne.w	801bb86 <USB_EPStartXfer+0x11e2>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 801b8dc:	463b      	mov	r3, r7
 801b8de:	681b      	ldr	r3, [r3, #0]
 801b8e0:	699a      	ldr	r2, [r3, #24]
 801b8e2:	463b      	mov	r3, r7
 801b8e4:	681b      	ldr	r3, [r3, #0]
 801b8e6:	691b      	ldr	r3, [r3, #16]
 801b8e8:	429a      	cmp	r2, r3
 801b8ea:	d90e      	bls.n	801b90a <USB_EPStartXfer+0xf66>
        {
          len = ep->maxpacket;
 801b8ec:	463b      	mov	r3, r7
 801b8ee:	681b      	ldr	r3, [r3, #0]
 801b8f0:	691b      	ldr	r3, [r3, #16]
 801b8f2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 801b8f6:	463b      	mov	r3, r7
 801b8f8:	681b      	ldr	r3, [r3, #0]
 801b8fa:	699a      	ldr	r2, [r3, #24]
 801b8fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b900:	1ad2      	subs	r2, r2, r3
 801b902:	463b      	mov	r3, r7
 801b904:	681b      	ldr	r3, [r3, #0]
 801b906:	619a      	str	r2, [r3, #24]
 801b908:	e008      	b.n	801b91c <USB_EPStartXfer+0xf78>
        }
        else
        {
          len = ep->xfer_len;
 801b90a:	463b      	mov	r3, r7
 801b90c:	681b      	ldr	r3, [r3, #0]
 801b90e:	699b      	ldr	r3, [r3, #24]
 801b910:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 801b914:	463b      	mov	r3, r7
 801b916:	681b      	ldr	r3, [r3, #0]
 801b918:	2200      	movs	r2, #0
 801b91a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 801b91c:	463b      	mov	r3, r7
 801b91e:	681b      	ldr	r3, [r3, #0]
 801b920:	785b      	ldrb	r3, [r3, #1]
 801b922:	2b00      	cmp	r3, #0
 801b924:	d16f      	bne.n	801ba06 <USB_EPStartXfer+0x1062>
 801b926:	1d3b      	adds	r3, r7, #4
 801b928:	681b      	ldr	r3, [r3, #0]
 801b92a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801b92e:	1d3b      	adds	r3, r7, #4
 801b930:	681b      	ldr	r3, [r3, #0]
 801b932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801b936:	b29b      	uxth	r3, r3
 801b938:	461a      	mov	r2, r3
 801b93a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801b93e:	4413      	add	r3, r2
 801b940:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801b944:	463b      	mov	r3, r7
 801b946:	681b      	ldr	r3, [r3, #0]
 801b948:	781b      	ldrb	r3, [r3, #0]
 801b94a:	011a      	lsls	r2, r3, #4
 801b94c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801b950:	4413      	add	r3, r2
 801b952:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801b956:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801b95a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b95e:	2b00      	cmp	r3, #0
 801b960:	d116      	bne.n	801b990 <USB_EPStartXfer+0xfec>
 801b962:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801b966:	881b      	ldrh	r3, [r3, #0]
 801b968:	b29b      	uxth	r3, r3
 801b96a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801b96e:	b29a      	uxth	r2, r3
 801b970:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801b974:	801a      	strh	r2, [r3, #0]
 801b976:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801b97a:	881b      	ldrh	r3, [r3, #0]
 801b97c:	b29b      	uxth	r3, r3
 801b97e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b982:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b986:	b29a      	uxth	r2, r3
 801b988:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801b98c:	801a      	strh	r2, [r3, #0]
 801b98e:	e05f      	b.n	801ba50 <USB_EPStartXfer+0x10ac>
 801b990:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b994:	2b3e      	cmp	r3, #62	; 0x3e
 801b996:	d818      	bhi.n	801b9ca <USB_EPStartXfer+0x1026>
 801b998:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b99c:	085b      	lsrs	r3, r3, #1
 801b99e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801b9a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b9a6:	f003 0301 	and.w	r3, r3, #1
 801b9aa:	2b00      	cmp	r3, #0
 801b9ac:	d004      	beq.n	801b9b8 <USB_EPStartXfer+0x1014>
 801b9ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801b9b2:	3301      	adds	r3, #1
 801b9b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801b9b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801b9bc:	b29b      	uxth	r3, r3
 801b9be:	029b      	lsls	r3, r3, #10
 801b9c0:	b29a      	uxth	r2, r3
 801b9c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801b9c6:	801a      	strh	r2, [r3, #0]
 801b9c8:	e042      	b.n	801ba50 <USB_EPStartXfer+0x10ac>
 801b9ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b9ce:	095b      	lsrs	r3, r3, #5
 801b9d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801b9d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801b9d8:	f003 031f 	and.w	r3, r3, #31
 801b9dc:	2b00      	cmp	r3, #0
 801b9de:	d104      	bne.n	801b9ea <USB_EPStartXfer+0x1046>
 801b9e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801b9e4:	3b01      	subs	r3, #1
 801b9e6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801b9ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801b9ee:	b29b      	uxth	r3, r3
 801b9f0:	029b      	lsls	r3, r3, #10
 801b9f2:	b29b      	uxth	r3, r3
 801b9f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801b9f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801b9fc:	b29a      	uxth	r2, r3
 801b9fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801ba02:	801a      	strh	r2, [r3, #0]
 801ba04:	e024      	b.n	801ba50 <USB_EPStartXfer+0x10ac>
 801ba06:	463b      	mov	r3, r7
 801ba08:	681b      	ldr	r3, [r3, #0]
 801ba0a:	785b      	ldrb	r3, [r3, #1]
 801ba0c:	2b01      	cmp	r3, #1
 801ba0e:	d11f      	bne.n	801ba50 <USB_EPStartXfer+0x10ac>
 801ba10:	1d3b      	adds	r3, r7, #4
 801ba12:	681b      	ldr	r3, [r3, #0]
 801ba14:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 801ba18:	1d3b      	adds	r3, r7, #4
 801ba1a:	681b      	ldr	r3, [r3, #0]
 801ba1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801ba20:	b29b      	uxth	r3, r3
 801ba22:	461a      	mov	r2, r3
 801ba24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801ba28:	4413      	add	r3, r2
 801ba2a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 801ba2e:	463b      	mov	r3, r7
 801ba30:	681b      	ldr	r3, [r3, #0]
 801ba32:	781b      	ldrb	r3, [r3, #0]
 801ba34:	011a      	lsls	r2, r3, #4
 801ba36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801ba3a:	4413      	add	r3, r2
 801ba3c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801ba40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 801ba44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ba48:	b29a      	uxth	r2, r3
 801ba4a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801ba4e:	801a      	strh	r2, [r3, #0]
 801ba50:	1d3b      	adds	r3, r7, #4
 801ba52:	681b      	ldr	r3, [r3, #0]
 801ba54:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 801ba58:	463b      	mov	r3, r7
 801ba5a:	681b      	ldr	r3, [r3, #0]
 801ba5c:	785b      	ldrb	r3, [r3, #1]
 801ba5e:	2b00      	cmp	r3, #0
 801ba60:	d16f      	bne.n	801bb42 <USB_EPStartXfer+0x119e>
 801ba62:	1d3b      	adds	r3, r7, #4
 801ba64:	681b      	ldr	r3, [r3, #0]
 801ba66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 801ba6a:	1d3b      	adds	r3, r7, #4
 801ba6c:	681b      	ldr	r3, [r3, #0]
 801ba6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801ba72:	b29b      	uxth	r3, r3
 801ba74:	461a      	mov	r2, r3
 801ba76:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801ba7a:	4413      	add	r3, r2
 801ba7c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 801ba80:	463b      	mov	r3, r7
 801ba82:	681b      	ldr	r3, [r3, #0]
 801ba84:	781b      	ldrb	r3, [r3, #0]
 801ba86:	011a      	lsls	r2, r3, #4
 801ba88:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801ba8c:	4413      	add	r3, r2
 801ba8e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801ba92:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 801ba96:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801ba9a:	2b00      	cmp	r3, #0
 801ba9c:	d116      	bne.n	801bacc <USB_EPStartXfer+0x1128>
 801ba9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801baa2:	881b      	ldrh	r3, [r3, #0]
 801baa4:	b29b      	uxth	r3, r3
 801baa6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801baaa:	b29a      	uxth	r2, r3
 801baac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801bab0:	801a      	strh	r2, [r3, #0]
 801bab2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801bab6:	881b      	ldrh	r3, [r3, #0]
 801bab8:	b29b      	uxth	r3, r3
 801baba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801babe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801bac2:	b29a      	uxth	r2, r3
 801bac4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801bac8:	801a      	strh	r2, [r3, #0]
 801baca:	e05e      	b.n	801bb8a <USB_EPStartXfer+0x11e6>
 801bacc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801bad0:	2b3e      	cmp	r3, #62	; 0x3e
 801bad2:	d818      	bhi.n	801bb06 <USB_EPStartXfer+0x1162>
 801bad4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801bad8:	085b      	lsrs	r3, r3, #1
 801bada:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 801bade:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801bae2:	f003 0301 	and.w	r3, r3, #1
 801bae6:	2b00      	cmp	r3, #0
 801bae8:	d004      	beq.n	801baf4 <USB_EPStartXfer+0x1150>
 801baea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801baee:	3301      	adds	r3, #1
 801baf0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 801baf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801baf8:	b29b      	uxth	r3, r3
 801bafa:	029b      	lsls	r3, r3, #10
 801bafc:	b29a      	uxth	r2, r3
 801bafe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801bb02:	801a      	strh	r2, [r3, #0]
 801bb04:	e041      	b.n	801bb8a <USB_EPStartXfer+0x11e6>
 801bb06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801bb0a:	095b      	lsrs	r3, r3, #5
 801bb0c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 801bb10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801bb14:	f003 031f 	and.w	r3, r3, #31
 801bb18:	2b00      	cmp	r3, #0
 801bb1a:	d104      	bne.n	801bb26 <USB_EPStartXfer+0x1182>
 801bb1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801bb20:	3b01      	subs	r3, #1
 801bb22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 801bb26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801bb2a:	b29b      	uxth	r3, r3
 801bb2c:	029b      	lsls	r3, r3, #10
 801bb2e:	b29b      	uxth	r3, r3
 801bb30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801bb34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801bb38:	b29a      	uxth	r2, r3
 801bb3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801bb3e:	801a      	strh	r2, [r3, #0]
 801bb40:	e023      	b.n	801bb8a <USB_EPStartXfer+0x11e6>
 801bb42:	463b      	mov	r3, r7
 801bb44:	681b      	ldr	r3, [r3, #0]
 801bb46:	785b      	ldrb	r3, [r3, #1]
 801bb48:	2b01      	cmp	r3, #1
 801bb4a:	d11e      	bne.n	801bb8a <USB_EPStartXfer+0x11e6>
 801bb4c:	1d3b      	adds	r3, r7, #4
 801bb4e:	681b      	ldr	r3, [r3, #0]
 801bb50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801bb54:	b29b      	uxth	r3, r3
 801bb56:	461a      	mov	r2, r3
 801bb58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801bb5c:	4413      	add	r3, r2
 801bb5e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 801bb62:	463b      	mov	r3, r7
 801bb64:	681b      	ldr	r3, [r3, #0]
 801bb66:	781b      	ldrb	r3, [r3, #0]
 801bb68:	011a      	lsls	r2, r3, #4
 801bb6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801bb6e:	4413      	add	r3, r2
 801bb70:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801bb74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 801bb78:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 801bb7c:	b29a      	uxth	r2, r3
 801bb7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801bb82:	801a      	strh	r2, [r3, #0]
 801bb84:	e001      	b.n	801bb8a <USB_EPStartXfer+0x11e6>
      }
      else
      {
        return HAL_ERROR;
 801bb86:	2301      	movs	r3, #1
 801bb88:	e02e      	b.n	801bbe8 <USB_EPStartXfer+0x1244>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801bb8a:	1d3b      	adds	r3, r7, #4
 801bb8c:	681a      	ldr	r2, [r3, #0]
 801bb8e:	463b      	mov	r3, r7
 801bb90:	681b      	ldr	r3, [r3, #0]
 801bb92:	781b      	ldrb	r3, [r3, #0]
 801bb94:	009b      	lsls	r3, r3, #2
 801bb96:	4413      	add	r3, r2
 801bb98:	881b      	ldrh	r3, [r3, #0]
 801bb9a:	b29b      	uxth	r3, r3
 801bb9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801bba0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801bba4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 801bba8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 801bbac:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801bbb0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 801bbb4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 801bbb8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 801bbbc:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 801bbc0:	1d3b      	adds	r3, r7, #4
 801bbc2:	681a      	ldr	r2, [r3, #0]
 801bbc4:	463b      	mov	r3, r7
 801bbc6:	681b      	ldr	r3, [r3, #0]
 801bbc8:	781b      	ldrb	r3, [r3, #0]
 801bbca:	009b      	lsls	r3, r3, #2
 801bbcc:	441a      	add	r2, r3
 801bbce:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 801bbd2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801bbd6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801bbda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801bbde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bbe2:	b29b      	uxth	r3, r3
 801bbe4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801bbe6:	2300      	movs	r3, #0
}
 801bbe8:	4618      	mov	r0, r3
 801bbea:	f507 7788 	add.w	r7, r7, #272	; 0x110
 801bbee:	46bd      	mov	sp, r7
 801bbf0:	bd80      	pop	{r7, pc}

0801bbf2 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801bbf2:	b480      	push	{r7}
 801bbf4:	b085      	sub	sp, #20
 801bbf6:	af00      	add	r7, sp, #0
 801bbf8:	6078      	str	r0, [r7, #4]
 801bbfa:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801bbfc:	683b      	ldr	r3, [r7, #0]
 801bbfe:	785b      	ldrb	r3, [r3, #1]
 801bc00:	2b00      	cmp	r3, #0
 801bc02:	d020      	beq.n	801bc46 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801bc04:	687a      	ldr	r2, [r7, #4]
 801bc06:	683b      	ldr	r3, [r7, #0]
 801bc08:	781b      	ldrb	r3, [r3, #0]
 801bc0a:	009b      	lsls	r3, r3, #2
 801bc0c:	4413      	add	r3, r2
 801bc0e:	881b      	ldrh	r3, [r3, #0]
 801bc10:	b29b      	uxth	r3, r3
 801bc12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801bc16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801bc1a:	81bb      	strh	r3, [r7, #12]
 801bc1c:	89bb      	ldrh	r3, [r7, #12]
 801bc1e:	f083 0310 	eor.w	r3, r3, #16
 801bc22:	81bb      	strh	r3, [r7, #12]
 801bc24:	687a      	ldr	r2, [r7, #4]
 801bc26:	683b      	ldr	r3, [r7, #0]
 801bc28:	781b      	ldrb	r3, [r3, #0]
 801bc2a:	009b      	lsls	r3, r3, #2
 801bc2c:	441a      	add	r2, r3
 801bc2e:	89bb      	ldrh	r3, [r7, #12]
 801bc30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801bc34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801bc38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801bc3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bc40:	b29b      	uxth	r3, r3
 801bc42:	8013      	strh	r3, [r2, #0]
 801bc44:	e01f      	b.n	801bc86 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 801bc46:	687a      	ldr	r2, [r7, #4]
 801bc48:	683b      	ldr	r3, [r7, #0]
 801bc4a:	781b      	ldrb	r3, [r3, #0]
 801bc4c:	009b      	lsls	r3, r3, #2
 801bc4e:	4413      	add	r3, r2
 801bc50:	881b      	ldrh	r3, [r3, #0]
 801bc52:	b29b      	uxth	r3, r3
 801bc54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801bc58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801bc5c:	81fb      	strh	r3, [r7, #14]
 801bc5e:	89fb      	ldrh	r3, [r7, #14]
 801bc60:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801bc64:	81fb      	strh	r3, [r7, #14]
 801bc66:	687a      	ldr	r2, [r7, #4]
 801bc68:	683b      	ldr	r3, [r7, #0]
 801bc6a:	781b      	ldrb	r3, [r3, #0]
 801bc6c:	009b      	lsls	r3, r3, #2
 801bc6e:	441a      	add	r2, r3
 801bc70:	89fb      	ldrh	r3, [r7, #14]
 801bc72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801bc76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801bc7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801bc7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bc82:	b29b      	uxth	r3, r3
 801bc84:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801bc86:	2300      	movs	r3, #0
}
 801bc88:	4618      	mov	r0, r3
 801bc8a:	3714      	adds	r7, #20
 801bc8c:	46bd      	mov	sp, r7
 801bc8e:	bc80      	pop	{r7}
 801bc90:	4770      	bx	lr

0801bc92 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801bc92:	b480      	push	{r7}
 801bc94:	b087      	sub	sp, #28
 801bc96:	af00      	add	r7, sp, #0
 801bc98:	6078      	str	r0, [r7, #4]
 801bc9a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801bc9c:	683b      	ldr	r3, [r7, #0]
 801bc9e:	7b1b      	ldrb	r3, [r3, #12]
 801bca0:	2b00      	cmp	r3, #0
 801bca2:	f040 809d 	bne.w	801bde0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 801bca6:	683b      	ldr	r3, [r7, #0]
 801bca8:	785b      	ldrb	r3, [r3, #1]
 801bcaa:	2b00      	cmp	r3, #0
 801bcac:	d04c      	beq.n	801bd48 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801bcae:	687a      	ldr	r2, [r7, #4]
 801bcb0:	683b      	ldr	r3, [r7, #0]
 801bcb2:	781b      	ldrb	r3, [r3, #0]
 801bcb4:	009b      	lsls	r3, r3, #2
 801bcb6:	4413      	add	r3, r2
 801bcb8:	881b      	ldrh	r3, [r3, #0]
 801bcba:	823b      	strh	r3, [r7, #16]
 801bcbc:	8a3b      	ldrh	r3, [r7, #16]
 801bcbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801bcc2:	2b00      	cmp	r3, #0
 801bcc4:	d01b      	beq.n	801bcfe <USB_EPClearStall+0x6c>
 801bcc6:	687a      	ldr	r2, [r7, #4]
 801bcc8:	683b      	ldr	r3, [r7, #0]
 801bcca:	781b      	ldrb	r3, [r3, #0]
 801bccc:	009b      	lsls	r3, r3, #2
 801bcce:	4413      	add	r3, r2
 801bcd0:	881b      	ldrh	r3, [r3, #0]
 801bcd2:	b29b      	uxth	r3, r3
 801bcd4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801bcd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801bcdc:	81fb      	strh	r3, [r7, #14]
 801bcde:	687a      	ldr	r2, [r7, #4]
 801bce0:	683b      	ldr	r3, [r7, #0]
 801bce2:	781b      	ldrb	r3, [r3, #0]
 801bce4:	009b      	lsls	r3, r3, #2
 801bce6:	441a      	add	r2, r3
 801bce8:	89fb      	ldrh	r3, [r7, #14]
 801bcea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801bcee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801bcf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801bcf6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801bcfa:	b29b      	uxth	r3, r3
 801bcfc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801bcfe:	683b      	ldr	r3, [r7, #0]
 801bd00:	78db      	ldrb	r3, [r3, #3]
 801bd02:	2b01      	cmp	r3, #1
 801bd04:	d06c      	beq.n	801bde0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801bd06:	687a      	ldr	r2, [r7, #4]
 801bd08:	683b      	ldr	r3, [r7, #0]
 801bd0a:	781b      	ldrb	r3, [r3, #0]
 801bd0c:	009b      	lsls	r3, r3, #2
 801bd0e:	4413      	add	r3, r2
 801bd10:	881b      	ldrh	r3, [r3, #0]
 801bd12:	b29b      	uxth	r3, r3
 801bd14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801bd18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801bd1c:	81bb      	strh	r3, [r7, #12]
 801bd1e:	89bb      	ldrh	r3, [r7, #12]
 801bd20:	f083 0320 	eor.w	r3, r3, #32
 801bd24:	81bb      	strh	r3, [r7, #12]
 801bd26:	687a      	ldr	r2, [r7, #4]
 801bd28:	683b      	ldr	r3, [r7, #0]
 801bd2a:	781b      	ldrb	r3, [r3, #0]
 801bd2c:	009b      	lsls	r3, r3, #2
 801bd2e:	441a      	add	r2, r3
 801bd30:	89bb      	ldrh	r3, [r7, #12]
 801bd32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801bd36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801bd3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801bd3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bd42:	b29b      	uxth	r3, r3
 801bd44:	8013      	strh	r3, [r2, #0]
 801bd46:	e04b      	b.n	801bde0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801bd48:	687a      	ldr	r2, [r7, #4]
 801bd4a:	683b      	ldr	r3, [r7, #0]
 801bd4c:	781b      	ldrb	r3, [r3, #0]
 801bd4e:	009b      	lsls	r3, r3, #2
 801bd50:	4413      	add	r3, r2
 801bd52:	881b      	ldrh	r3, [r3, #0]
 801bd54:	82fb      	strh	r3, [r7, #22]
 801bd56:	8afb      	ldrh	r3, [r7, #22]
 801bd58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801bd5c:	2b00      	cmp	r3, #0
 801bd5e:	d01b      	beq.n	801bd98 <USB_EPClearStall+0x106>
 801bd60:	687a      	ldr	r2, [r7, #4]
 801bd62:	683b      	ldr	r3, [r7, #0]
 801bd64:	781b      	ldrb	r3, [r3, #0]
 801bd66:	009b      	lsls	r3, r3, #2
 801bd68:	4413      	add	r3, r2
 801bd6a:	881b      	ldrh	r3, [r3, #0]
 801bd6c:	b29b      	uxth	r3, r3
 801bd6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801bd72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801bd76:	82bb      	strh	r3, [r7, #20]
 801bd78:	687a      	ldr	r2, [r7, #4]
 801bd7a:	683b      	ldr	r3, [r7, #0]
 801bd7c:	781b      	ldrb	r3, [r3, #0]
 801bd7e:	009b      	lsls	r3, r3, #2
 801bd80:	441a      	add	r2, r3
 801bd82:	8abb      	ldrh	r3, [r7, #20]
 801bd84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801bd88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801bd8c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801bd90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bd94:	b29b      	uxth	r3, r3
 801bd96:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801bd98:	687a      	ldr	r2, [r7, #4]
 801bd9a:	683b      	ldr	r3, [r7, #0]
 801bd9c:	781b      	ldrb	r3, [r3, #0]
 801bd9e:	009b      	lsls	r3, r3, #2
 801bda0:	4413      	add	r3, r2
 801bda2:	881b      	ldrh	r3, [r3, #0]
 801bda4:	b29b      	uxth	r3, r3
 801bda6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801bdaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801bdae:	827b      	strh	r3, [r7, #18]
 801bdb0:	8a7b      	ldrh	r3, [r7, #18]
 801bdb2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801bdb6:	827b      	strh	r3, [r7, #18]
 801bdb8:	8a7b      	ldrh	r3, [r7, #18]
 801bdba:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 801bdbe:	827b      	strh	r3, [r7, #18]
 801bdc0:	687a      	ldr	r2, [r7, #4]
 801bdc2:	683b      	ldr	r3, [r7, #0]
 801bdc4:	781b      	ldrb	r3, [r3, #0]
 801bdc6:	009b      	lsls	r3, r3, #2
 801bdc8:	441a      	add	r2, r3
 801bdca:	8a7b      	ldrh	r3, [r7, #18]
 801bdcc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801bdd0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801bdd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801bdd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bddc:	b29b      	uxth	r3, r3
 801bdde:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 801bde0:	2300      	movs	r3, #0
}
 801bde2:	4618      	mov	r0, r3
 801bde4:	371c      	adds	r7, #28
 801bde6:	46bd      	mov	sp, r7
 801bde8:	bc80      	pop	{r7}
 801bdea:	4770      	bx	lr

0801bdec <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 801bdec:	b480      	push	{r7}
 801bdee:	b083      	sub	sp, #12
 801bdf0:	af00      	add	r7, sp, #0
 801bdf2:	6078      	str	r0, [r7, #4]
 801bdf4:	460b      	mov	r3, r1
 801bdf6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 801bdf8:	78fb      	ldrb	r3, [r7, #3]
 801bdfa:	2b00      	cmp	r3, #0
 801bdfc:	d103      	bne.n	801be06 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 801bdfe:	687b      	ldr	r3, [r7, #4]
 801be00:	2280      	movs	r2, #128	; 0x80
 801be02:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 801be06:	2300      	movs	r3, #0
}
 801be08:	4618      	mov	r0, r3
 801be0a:	370c      	adds	r7, #12
 801be0c:	46bd      	mov	sp, r7
 801be0e:	bc80      	pop	{r7}
 801be10:	4770      	bx	lr

0801be12 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 801be12:	b480      	push	{r7}
 801be14:	b083      	sub	sp, #12
 801be16:	af00      	add	r7, sp, #0
 801be18:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 801be1a:	2300      	movs	r3, #0
}
 801be1c:	4618      	mov	r0, r3
 801be1e:	370c      	adds	r7, #12
 801be20:	46bd      	mov	sp, r7
 801be22:	bc80      	pop	{r7}
 801be24:	4770      	bx	lr

0801be26 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 801be26:	b480      	push	{r7}
 801be28:	b083      	sub	sp, #12
 801be2a:	af00      	add	r7, sp, #0
 801be2c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 801be2e:	2300      	movs	r3, #0
}
 801be30:	4618      	mov	r0, r3
 801be32:	370c      	adds	r7, #12
 801be34:	46bd      	mov	sp, r7
 801be36:	bc80      	pop	{r7}
 801be38:	4770      	bx	lr

0801be3a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 801be3a:	b480      	push	{r7}
 801be3c:	b085      	sub	sp, #20
 801be3e:	af00      	add	r7, sp, #0
 801be40:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 801be42:	687b      	ldr	r3, [r7, #4]
 801be44:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 801be48:	b29b      	uxth	r3, r3
 801be4a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 801be4c:	68fb      	ldr	r3, [r7, #12]
}
 801be4e:	4618      	mov	r0, r3
 801be50:	3714      	adds	r7, #20
 801be52:	46bd      	mov	sp, r7
 801be54:	bc80      	pop	{r7}
 801be56:	4770      	bx	lr

0801be58 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 801be58:	b480      	push	{r7}
 801be5a:	b083      	sub	sp, #12
 801be5c:	af00      	add	r7, sp, #0
 801be5e:	6078      	str	r0, [r7, #4]
 801be60:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 801be62:	2300      	movs	r3, #0
}
 801be64:	4618      	mov	r0, r3
 801be66:	370c      	adds	r7, #12
 801be68:	46bd      	mov	sp, r7
 801be6a:	bc80      	pop	{r7}
 801be6c:	4770      	bx	lr

0801be6e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801be6e:	b480      	push	{r7}
 801be70:	b08d      	sub	sp, #52	; 0x34
 801be72:	af00      	add	r7, sp, #0
 801be74:	60f8      	str	r0, [r7, #12]
 801be76:	60b9      	str	r1, [r7, #8]
 801be78:	4611      	mov	r1, r2
 801be7a:	461a      	mov	r2, r3
 801be7c:	460b      	mov	r3, r1
 801be7e:	80fb      	strh	r3, [r7, #6]
 801be80:	4613      	mov	r3, r2
 801be82:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 801be84:	88bb      	ldrh	r3, [r7, #4]
 801be86:	3301      	adds	r3, #1
 801be88:	085b      	lsrs	r3, r3, #1
 801be8a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 801be8c:	68fb      	ldr	r3, [r7, #12]
 801be8e:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801be90:	68bb      	ldr	r3, [r7, #8]
 801be92:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801be94:	88fb      	ldrh	r3, [r7, #6]
 801be96:	005a      	lsls	r2, r3, #1
 801be98:	69fb      	ldr	r3, [r7, #28]
 801be9a:	4413      	add	r3, r2
 801be9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801bea0:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 801bea2:	6a3b      	ldr	r3, [r7, #32]
 801bea4:	62fb      	str	r3, [r7, #44]	; 0x2c
 801bea6:	e01e      	b.n	801bee6 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 801bea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801beaa:	781b      	ldrb	r3, [r3, #0]
 801beac:	61bb      	str	r3, [r7, #24]
    pBuf++;
 801beae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801beb0:	3301      	adds	r3, #1
 801beb2:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 801beb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801beb6:	781b      	ldrb	r3, [r3, #0]
 801beb8:	b29b      	uxth	r3, r3
 801beba:	021b      	lsls	r3, r3, #8
 801bebc:	b29b      	uxth	r3, r3
 801bebe:	461a      	mov	r2, r3
 801bec0:	69bb      	ldr	r3, [r7, #24]
 801bec2:	4313      	orrs	r3, r2
 801bec4:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 801bec6:	697b      	ldr	r3, [r7, #20]
 801bec8:	b29a      	uxth	r2, r3
 801beca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801becc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 801bece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bed0:	3302      	adds	r3, #2
 801bed2:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 801bed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bed6:	3302      	adds	r3, #2
 801bed8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 801beda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bedc:	3301      	adds	r3, #1
 801bede:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 801bee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bee2:	3b01      	subs	r3, #1
 801bee4:	62fb      	str	r3, [r7, #44]	; 0x2c
 801bee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bee8:	2b00      	cmp	r3, #0
 801beea:	d1dd      	bne.n	801bea8 <USB_WritePMA+0x3a>
  }
}
 801beec:	bf00      	nop
 801beee:	3734      	adds	r7, #52	; 0x34
 801bef0:	46bd      	mov	sp, r7
 801bef2:	bc80      	pop	{r7}
 801bef4:	4770      	bx	lr

0801bef6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801bef6:	b480      	push	{r7}
 801bef8:	b08b      	sub	sp, #44	; 0x2c
 801befa:	af00      	add	r7, sp, #0
 801befc:	60f8      	str	r0, [r7, #12]
 801befe:	60b9      	str	r1, [r7, #8]
 801bf00:	4611      	mov	r1, r2
 801bf02:	461a      	mov	r2, r3
 801bf04:	460b      	mov	r3, r1
 801bf06:	80fb      	strh	r3, [r7, #6]
 801bf08:	4613      	mov	r3, r2
 801bf0a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 801bf0c:	88bb      	ldrh	r3, [r7, #4]
 801bf0e:	085b      	lsrs	r3, r3, #1
 801bf10:	b29b      	uxth	r3, r3
 801bf12:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 801bf14:	68fb      	ldr	r3, [r7, #12]
 801bf16:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801bf18:	68bb      	ldr	r3, [r7, #8]
 801bf1a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801bf1c:	88fb      	ldrh	r3, [r7, #6]
 801bf1e:	005a      	lsls	r2, r3, #1
 801bf20:	697b      	ldr	r3, [r7, #20]
 801bf22:	4413      	add	r3, r2
 801bf24:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801bf28:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 801bf2a:	69bb      	ldr	r3, [r7, #24]
 801bf2c:	627b      	str	r3, [r7, #36]	; 0x24
 801bf2e:	e01b      	b.n	801bf68 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 801bf30:	6a3b      	ldr	r3, [r7, #32]
 801bf32:	881b      	ldrh	r3, [r3, #0]
 801bf34:	b29b      	uxth	r3, r3
 801bf36:	613b      	str	r3, [r7, #16]
    pdwVal++;
 801bf38:	6a3b      	ldr	r3, [r7, #32]
 801bf3a:	3302      	adds	r3, #2
 801bf3c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 801bf3e:	693b      	ldr	r3, [r7, #16]
 801bf40:	b2da      	uxtb	r2, r3
 801bf42:	69fb      	ldr	r3, [r7, #28]
 801bf44:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801bf46:	69fb      	ldr	r3, [r7, #28]
 801bf48:	3301      	adds	r3, #1
 801bf4a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 801bf4c:	693b      	ldr	r3, [r7, #16]
 801bf4e:	0a1b      	lsrs	r3, r3, #8
 801bf50:	b2da      	uxtb	r2, r3
 801bf52:	69fb      	ldr	r3, [r7, #28]
 801bf54:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801bf56:	69fb      	ldr	r3, [r7, #28]
 801bf58:	3301      	adds	r3, #1
 801bf5a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 801bf5c:	6a3b      	ldr	r3, [r7, #32]
 801bf5e:	3302      	adds	r3, #2
 801bf60:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 801bf62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf64:	3b01      	subs	r3, #1
 801bf66:	627b      	str	r3, [r7, #36]	; 0x24
 801bf68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf6a:	2b00      	cmp	r3, #0
 801bf6c:	d1e0      	bne.n	801bf30 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 801bf6e:	88bb      	ldrh	r3, [r7, #4]
 801bf70:	f003 0301 	and.w	r3, r3, #1
 801bf74:	b29b      	uxth	r3, r3
 801bf76:	2b00      	cmp	r3, #0
 801bf78:	d007      	beq.n	801bf8a <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 801bf7a:	6a3b      	ldr	r3, [r7, #32]
 801bf7c:	881b      	ldrh	r3, [r3, #0]
 801bf7e:	b29b      	uxth	r3, r3
 801bf80:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 801bf82:	693b      	ldr	r3, [r7, #16]
 801bf84:	b2da      	uxtb	r2, r3
 801bf86:	69fb      	ldr	r3, [r7, #28]
 801bf88:	701a      	strb	r2, [r3, #0]
  }
}
 801bf8a:	bf00      	nop
 801bf8c:	372c      	adds	r7, #44	; 0x2c
 801bf8e:	46bd      	mov	sp, r7
 801bf90:	bc80      	pop	{r7}
 801bf92:	4770      	bx	lr

0801bf94 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801bf94:	b580      	push	{r7, lr}
 801bf96:	b084      	sub	sp, #16
 801bf98:	af00      	add	r7, sp, #0
 801bf9a:	60f8      	str	r0, [r7, #12]
 801bf9c:	60b9      	str	r1, [r7, #8]
 801bf9e:	4613      	mov	r3, r2
 801bfa0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801bfa2:	68fb      	ldr	r3, [r7, #12]
 801bfa4:	2b00      	cmp	r3, #0
 801bfa6:	d101      	bne.n	801bfac <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 801bfa8:	2302      	movs	r3, #2
 801bfaa:	e01a      	b.n	801bfe2 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 801bfac:	68fb      	ldr	r3, [r7, #12]
 801bfae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801bfb2:	2b00      	cmp	r3, #0
 801bfb4:	d003      	beq.n	801bfbe <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 801bfb6:	68fb      	ldr	r3, [r7, #12]
 801bfb8:	2200      	movs	r2, #0
 801bfba:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801bfbe:	68bb      	ldr	r3, [r7, #8]
 801bfc0:	2b00      	cmp	r3, #0
 801bfc2:	d003      	beq.n	801bfcc <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 801bfc4:	68fb      	ldr	r3, [r7, #12]
 801bfc6:	68ba      	ldr	r2, [r7, #8]
 801bfc8:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801bfcc:	68fb      	ldr	r3, [r7, #12]
 801bfce:	2201      	movs	r2, #1
 801bfd0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801bfd4:	68fb      	ldr	r3, [r7, #12]
 801bfd6:	79fa      	ldrb	r2, [r7, #7]
 801bfd8:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 801bfda:	68f8      	ldr	r0, [r7, #12]
 801bfdc:	f001 fa5c 	bl	801d498 <USBD_LL_Init>

  return USBD_OK;
 801bfe0:	2300      	movs	r3, #0
}
 801bfe2:	4618      	mov	r0, r3
 801bfe4:	3710      	adds	r7, #16
 801bfe6:	46bd      	mov	sp, r7
 801bfe8:	bd80      	pop	{r7, pc}

0801bfea <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801bfea:	b480      	push	{r7}
 801bfec:	b085      	sub	sp, #20
 801bfee:	af00      	add	r7, sp, #0
 801bff0:	6078      	str	r0, [r7, #4]
 801bff2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 801bff4:	2300      	movs	r3, #0
 801bff6:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 801bff8:	683b      	ldr	r3, [r7, #0]
 801bffa:	2b00      	cmp	r3, #0
 801bffc:	d006      	beq.n	801c00c <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 801bffe:	687b      	ldr	r3, [r7, #4]
 801c000:	683a      	ldr	r2, [r7, #0]
 801c002:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 801c006:	2300      	movs	r3, #0
 801c008:	73fb      	strb	r3, [r7, #15]
 801c00a:	e001      	b.n	801c010 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 801c00c:	2302      	movs	r3, #2
 801c00e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 801c010:	7bfb      	ldrb	r3, [r7, #15]
}
 801c012:	4618      	mov	r0, r3
 801c014:	3714      	adds	r7, #20
 801c016:	46bd      	mov	sp, r7
 801c018:	bc80      	pop	{r7}
 801c01a:	4770      	bx	lr

0801c01c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 801c01c:	b580      	push	{r7, lr}
 801c01e:	b082      	sub	sp, #8
 801c020:	af00      	add	r7, sp, #0
 801c022:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 801c024:	6878      	ldr	r0, [r7, #4]
 801c026:	f001 faa3 	bl	801d570 <USBD_LL_Start>

  return USBD_OK;
 801c02a:	2300      	movs	r3, #0
}
 801c02c:	4618      	mov	r0, r3
 801c02e:	3708      	adds	r7, #8
 801c030:	46bd      	mov	sp, r7
 801c032:	bd80      	pop	{r7, pc}

0801c034 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 801c034:	b480      	push	{r7}
 801c036:	b083      	sub	sp, #12
 801c038:	af00      	add	r7, sp, #0
 801c03a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801c03c:	2300      	movs	r3, #0
}
 801c03e:	4618      	mov	r0, r3
 801c040:	370c      	adds	r7, #12
 801c042:	46bd      	mov	sp, r7
 801c044:	bc80      	pop	{r7}
 801c046:	4770      	bx	lr

0801c048 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 801c048:	b580      	push	{r7, lr}
 801c04a:	b084      	sub	sp, #16
 801c04c:	af00      	add	r7, sp, #0
 801c04e:	6078      	str	r0, [r7, #4]
 801c050:	460b      	mov	r3, r1
 801c052:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 801c054:	2302      	movs	r3, #2
 801c056:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 801c058:	687b      	ldr	r3, [r7, #4]
 801c05a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c05e:	2b00      	cmp	r3, #0
 801c060:	d00c      	beq.n	801c07c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 801c062:	687b      	ldr	r3, [r7, #4]
 801c064:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c068:	681b      	ldr	r3, [r3, #0]
 801c06a:	78fa      	ldrb	r2, [r7, #3]
 801c06c:	4611      	mov	r1, r2
 801c06e:	6878      	ldr	r0, [r7, #4]
 801c070:	4798      	blx	r3
 801c072:	4603      	mov	r3, r0
 801c074:	2b00      	cmp	r3, #0
 801c076:	d101      	bne.n	801c07c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 801c078:	2300      	movs	r3, #0
 801c07a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 801c07c:	7bfb      	ldrb	r3, [r7, #15]
}
 801c07e:	4618      	mov	r0, r3
 801c080:	3710      	adds	r7, #16
 801c082:	46bd      	mov	sp, r7
 801c084:	bd80      	pop	{r7, pc}

0801c086 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 801c086:	b580      	push	{r7, lr}
 801c088:	b082      	sub	sp, #8
 801c08a:	af00      	add	r7, sp, #0
 801c08c:	6078      	str	r0, [r7, #4]
 801c08e:	460b      	mov	r3, r1
 801c090:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 801c092:	687b      	ldr	r3, [r7, #4]
 801c094:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c098:	685b      	ldr	r3, [r3, #4]
 801c09a:	78fa      	ldrb	r2, [r7, #3]
 801c09c:	4611      	mov	r1, r2
 801c09e:	6878      	ldr	r0, [r7, #4]
 801c0a0:	4798      	blx	r3

  return USBD_OK;
 801c0a2:	2300      	movs	r3, #0
}
 801c0a4:	4618      	mov	r0, r3
 801c0a6:	3708      	adds	r7, #8
 801c0a8:	46bd      	mov	sp, r7
 801c0aa:	bd80      	pop	{r7, pc}

0801c0ac <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801c0ac:	b580      	push	{r7, lr}
 801c0ae:	b082      	sub	sp, #8
 801c0b0:	af00      	add	r7, sp, #0
 801c0b2:	6078      	str	r0, [r7, #4]
 801c0b4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 801c0b6:	687b      	ldr	r3, [r7, #4]
 801c0b8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 801c0bc:	6839      	ldr	r1, [r7, #0]
 801c0be:	4618      	mov	r0, r3
 801c0c0:	f000 feca 	bl	801ce58 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801c0c4:	687b      	ldr	r3, [r7, #4]
 801c0c6:	2201      	movs	r2, #1
 801c0c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801c0cc:	687b      	ldr	r3, [r7, #4]
 801c0ce:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 801c0d2:	461a      	mov	r2, r3
 801c0d4:	687b      	ldr	r3, [r7, #4]
 801c0d6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801c0da:	687b      	ldr	r3, [r7, #4]
 801c0dc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 801c0e0:	f003 031f 	and.w	r3, r3, #31
 801c0e4:	2b01      	cmp	r3, #1
 801c0e6:	d00c      	beq.n	801c102 <USBD_LL_SetupStage+0x56>
 801c0e8:	2b01      	cmp	r3, #1
 801c0ea:	d302      	bcc.n	801c0f2 <USBD_LL_SetupStage+0x46>
 801c0ec:	2b02      	cmp	r3, #2
 801c0ee:	d010      	beq.n	801c112 <USBD_LL_SetupStage+0x66>
 801c0f0:	e017      	b.n	801c122 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 801c0f2:	687b      	ldr	r3, [r7, #4]
 801c0f4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 801c0f8:	4619      	mov	r1, r3
 801c0fa:	6878      	ldr	r0, [r7, #4]
 801c0fc:	f000 f9ca 	bl	801c494 <USBD_StdDevReq>
      break;
 801c100:	e01a      	b.n	801c138 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 801c102:	687b      	ldr	r3, [r7, #4]
 801c104:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 801c108:	4619      	mov	r1, r3
 801c10a:	6878      	ldr	r0, [r7, #4]
 801c10c:	f000 fa2c 	bl	801c568 <USBD_StdItfReq>
      break;
 801c110:	e012      	b.n	801c138 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 801c112:	687b      	ldr	r3, [r7, #4]
 801c114:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 801c118:	4619      	mov	r1, r3
 801c11a:	6878      	ldr	r0, [r7, #4]
 801c11c:	f000 fa6a 	bl	801c5f4 <USBD_StdEPReq>
      break;
 801c120:	e00a      	b.n	801c138 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801c122:	687b      	ldr	r3, [r7, #4]
 801c124:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 801c128:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801c12c:	b2db      	uxtb	r3, r3
 801c12e:	4619      	mov	r1, r3
 801c130:	6878      	ldr	r0, [r7, #4]
 801c132:	f001 fa7d 	bl	801d630 <USBD_LL_StallEP>
      break;
 801c136:	bf00      	nop
  }

  return USBD_OK;
 801c138:	2300      	movs	r3, #0
}
 801c13a:	4618      	mov	r0, r3
 801c13c:	3708      	adds	r7, #8
 801c13e:	46bd      	mov	sp, r7
 801c140:	bd80      	pop	{r7, pc}

0801c142 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801c142:	b580      	push	{r7, lr}
 801c144:	b086      	sub	sp, #24
 801c146:	af00      	add	r7, sp, #0
 801c148:	60f8      	str	r0, [r7, #12]
 801c14a:	460b      	mov	r3, r1
 801c14c:	607a      	str	r2, [r7, #4]
 801c14e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 801c150:	7afb      	ldrb	r3, [r7, #11]
 801c152:	2b00      	cmp	r3, #0
 801c154:	d14b      	bne.n	801c1ee <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 801c156:	68fb      	ldr	r3, [r7, #12]
 801c158:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 801c15c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801c15e:	68fb      	ldr	r3, [r7, #12]
 801c160:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801c164:	2b03      	cmp	r3, #3
 801c166:	d134      	bne.n	801c1d2 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 801c168:	697b      	ldr	r3, [r7, #20]
 801c16a:	68da      	ldr	r2, [r3, #12]
 801c16c:	697b      	ldr	r3, [r7, #20]
 801c16e:	691b      	ldr	r3, [r3, #16]
 801c170:	429a      	cmp	r2, r3
 801c172:	d919      	bls.n	801c1a8 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 801c174:	697b      	ldr	r3, [r7, #20]
 801c176:	68da      	ldr	r2, [r3, #12]
 801c178:	697b      	ldr	r3, [r7, #20]
 801c17a:	691b      	ldr	r3, [r3, #16]
 801c17c:	1ad2      	subs	r2, r2, r3
 801c17e:	697b      	ldr	r3, [r7, #20]
 801c180:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 801c182:	697b      	ldr	r3, [r7, #20]
 801c184:	68da      	ldr	r2, [r3, #12]
 801c186:	697b      	ldr	r3, [r7, #20]
 801c188:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 801c18a:	429a      	cmp	r2, r3
 801c18c:	d203      	bcs.n	801c196 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 801c18e:	697b      	ldr	r3, [r7, #20]
 801c190:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 801c192:	b29b      	uxth	r3, r3
 801c194:	e002      	b.n	801c19c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 801c196:	697b      	ldr	r3, [r7, #20]
 801c198:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 801c19a:	b29b      	uxth	r3, r3
 801c19c:	461a      	mov	r2, r3
 801c19e:	6879      	ldr	r1, [r7, #4]
 801c1a0:	68f8      	ldr	r0, [r7, #12]
 801c1a2:	f000 ff4b 	bl	801d03c <USBD_CtlContinueRx>
 801c1a6:	e038      	b.n	801c21a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 801c1a8:	68fb      	ldr	r3, [r7, #12]
 801c1aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c1ae:	691b      	ldr	r3, [r3, #16]
 801c1b0:	2b00      	cmp	r3, #0
 801c1b2:	d00a      	beq.n	801c1ca <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 801c1b4:	68fb      	ldr	r3, [r7, #12]
 801c1b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 801c1ba:	2b03      	cmp	r3, #3
 801c1bc:	d105      	bne.n	801c1ca <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 801c1be:	68fb      	ldr	r3, [r7, #12]
 801c1c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c1c4:	691b      	ldr	r3, [r3, #16]
 801c1c6:	68f8      	ldr	r0, [r7, #12]
 801c1c8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 801c1ca:	68f8      	ldr	r0, [r7, #12]
 801c1cc:	f000 ff48 	bl	801d060 <USBD_CtlSendStatus>
 801c1d0:	e023      	b.n	801c21a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 801c1d2:	68fb      	ldr	r3, [r7, #12]
 801c1d4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801c1d8:	2b05      	cmp	r3, #5
 801c1da:	d11e      	bne.n	801c21a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 801c1dc:	68fb      	ldr	r3, [r7, #12]
 801c1de:	2200      	movs	r2, #0
 801c1e0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 801c1e4:	2100      	movs	r1, #0
 801c1e6:	68f8      	ldr	r0, [r7, #12]
 801c1e8:	f001 fa22 	bl	801d630 <USBD_LL_StallEP>
 801c1ec:	e015      	b.n	801c21a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 801c1ee:	68fb      	ldr	r3, [r7, #12]
 801c1f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c1f4:	699b      	ldr	r3, [r3, #24]
 801c1f6:	2b00      	cmp	r3, #0
 801c1f8:	d00d      	beq.n	801c216 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 801c1fa:	68fb      	ldr	r3, [r7, #12]
 801c1fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 801c200:	2b03      	cmp	r3, #3
 801c202:	d108      	bne.n	801c216 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 801c204:	68fb      	ldr	r3, [r7, #12]
 801c206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c20a:	699b      	ldr	r3, [r3, #24]
 801c20c:	7afa      	ldrb	r2, [r7, #11]
 801c20e:	4611      	mov	r1, r2
 801c210:	68f8      	ldr	r0, [r7, #12]
 801c212:	4798      	blx	r3
 801c214:	e001      	b.n	801c21a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 801c216:	2302      	movs	r3, #2
 801c218:	e000      	b.n	801c21c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 801c21a:	2300      	movs	r3, #0
}
 801c21c:	4618      	mov	r0, r3
 801c21e:	3718      	adds	r7, #24
 801c220:	46bd      	mov	sp, r7
 801c222:	bd80      	pop	{r7, pc}

0801c224 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801c224:	b580      	push	{r7, lr}
 801c226:	b086      	sub	sp, #24
 801c228:	af00      	add	r7, sp, #0
 801c22a:	60f8      	str	r0, [r7, #12]
 801c22c:	460b      	mov	r3, r1
 801c22e:	607a      	str	r2, [r7, #4]
 801c230:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 801c232:	7afb      	ldrb	r3, [r7, #11]
 801c234:	2b00      	cmp	r3, #0
 801c236:	d17f      	bne.n	801c338 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 801c238:	68fb      	ldr	r3, [r7, #12]
 801c23a:	3314      	adds	r3, #20
 801c23c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801c23e:	68fb      	ldr	r3, [r7, #12]
 801c240:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801c244:	2b02      	cmp	r3, #2
 801c246:	d15c      	bne.n	801c302 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 801c248:	697b      	ldr	r3, [r7, #20]
 801c24a:	68da      	ldr	r2, [r3, #12]
 801c24c:	697b      	ldr	r3, [r7, #20]
 801c24e:	691b      	ldr	r3, [r3, #16]
 801c250:	429a      	cmp	r2, r3
 801c252:	d915      	bls.n	801c280 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 801c254:	697b      	ldr	r3, [r7, #20]
 801c256:	68da      	ldr	r2, [r3, #12]
 801c258:	697b      	ldr	r3, [r7, #20]
 801c25a:	691b      	ldr	r3, [r3, #16]
 801c25c:	1ad2      	subs	r2, r2, r3
 801c25e:	697b      	ldr	r3, [r7, #20]
 801c260:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 801c262:	697b      	ldr	r3, [r7, #20]
 801c264:	68db      	ldr	r3, [r3, #12]
 801c266:	b29b      	uxth	r3, r3
 801c268:	461a      	mov	r2, r3
 801c26a:	6879      	ldr	r1, [r7, #4]
 801c26c:	68f8      	ldr	r0, [r7, #12]
 801c26e:	f000 feb5 	bl	801cfdc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801c272:	2300      	movs	r3, #0
 801c274:	2200      	movs	r2, #0
 801c276:	2100      	movs	r1, #0
 801c278:	68f8      	ldr	r0, [r7, #12]
 801c27a:	f001 fa85 	bl	801d788 <USBD_LL_PrepareReceive>
 801c27e:	e04e      	b.n	801c31e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 801c280:	697b      	ldr	r3, [r7, #20]
 801c282:	689b      	ldr	r3, [r3, #8]
 801c284:	697a      	ldr	r2, [r7, #20]
 801c286:	6912      	ldr	r2, [r2, #16]
 801c288:	fbb3 f1f2 	udiv	r1, r3, r2
 801c28c:	fb02 f201 	mul.w	r2, r2, r1
 801c290:	1a9b      	subs	r3, r3, r2
 801c292:	2b00      	cmp	r3, #0
 801c294:	d11c      	bne.n	801c2d0 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 801c296:	697b      	ldr	r3, [r7, #20]
 801c298:	689a      	ldr	r2, [r3, #8]
 801c29a:	697b      	ldr	r3, [r7, #20]
 801c29c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 801c29e:	429a      	cmp	r2, r3
 801c2a0:	d316      	bcc.n	801c2d0 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 801c2a2:	697b      	ldr	r3, [r7, #20]
 801c2a4:	689a      	ldr	r2, [r3, #8]
 801c2a6:	68fb      	ldr	r3, [r7, #12]
 801c2a8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 801c2ac:	429a      	cmp	r2, r3
 801c2ae:	d20f      	bcs.n	801c2d0 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 801c2b0:	2200      	movs	r2, #0
 801c2b2:	2100      	movs	r1, #0
 801c2b4:	68f8      	ldr	r0, [r7, #12]
 801c2b6:	f000 fe91 	bl	801cfdc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801c2ba:	68fb      	ldr	r3, [r7, #12]
 801c2bc:	2200      	movs	r2, #0
 801c2be:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801c2c2:	2300      	movs	r3, #0
 801c2c4:	2200      	movs	r2, #0
 801c2c6:	2100      	movs	r1, #0
 801c2c8:	68f8      	ldr	r0, [r7, #12]
 801c2ca:	f001 fa5d 	bl	801d788 <USBD_LL_PrepareReceive>
 801c2ce:	e026      	b.n	801c31e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 801c2d0:	68fb      	ldr	r3, [r7, #12]
 801c2d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c2d6:	68db      	ldr	r3, [r3, #12]
 801c2d8:	2b00      	cmp	r3, #0
 801c2da:	d00a      	beq.n	801c2f2 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 801c2dc:	68fb      	ldr	r3, [r7, #12]
 801c2de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 801c2e2:	2b03      	cmp	r3, #3
 801c2e4:	d105      	bne.n	801c2f2 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 801c2e6:	68fb      	ldr	r3, [r7, #12]
 801c2e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c2ec:	68db      	ldr	r3, [r3, #12]
 801c2ee:	68f8      	ldr	r0, [r7, #12]
 801c2f0:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 801c2f2:	2180      	movs	r1, #128	; 0x80
 801c2f4:	68f8      	ldr	r0, [r7, #12]
 801c2f6:	f001 f99b 	bl	801d630 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 801c2fa:	68f8      	ldr	r0, [r7, #12]
 801c2fc:	f000 fec3 	bl	801d086 <USBD_CtlReceiveStatus>
 801c300:	e00d      	b.n	801c31e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 801c302:	68fb      	ldr	r3, [r7, #12]
 801c304:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801c308:	2b04      	cmp	r3, #4
 801c30a:	d004      	beq.n	801c316 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 801c30c:	68fb      	ldr	r3, [r7, #12]
 801c30e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 801c312:	2b00      	cmp	r3, #0
 801c314:	d103      	bne.n	801c31e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 801c316:	2180      	movs	r1, #128	; 0x80
 801c318:	68f8      	ldr	r0, [r7, #12]
 801c31a:	f001 f989 	bl	801d630 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 801c31e:	68fb      	ldr	r3, [r7, #12]
 801c320:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 801c324:	2b01      	cmp	r3, #1
 801c326:	d11d      	bne.n	801c364 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 801c328:	68f8      	ldr	r0, [r7, #12]
 801c32a:	f7ff fe83 	bl	801c034 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801c32e:	68fb      	ldr	r3, [r7, #12]
 801c330:	2200      	movs	r2, #0
 801c332:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 801c336:	e015      	b.n	801c364 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 801c338:	68fb      	ldr	r3, [r7, #12]
 801c33a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c33e:	695b      	ldr	r3, [r3, #20]
 801c340:	2b00      	cmp	r3, #0
 801c342:	d00d      	beq.n	801c360 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 801c344:	68fb      	ldr	r3, [r7, #12]
 801c346:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 801c34a:	2b03      	cmp	r3, #3
 801c34c:	d108      	bne.n	801c360 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 801c34e:	68fb      	ldr	r3, [r7, #12]
 801c350:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c354:	695b      	ldr	r3, [r3, #20]
 801c356:	7afa      	ldrb	r2, [r7, #11]
 801c358:	4611      	mov	r1, r2
 801c35a:	68f8      	ldr	r0, [r7, #12]
 801c35c:	4798      	blx	r3
 801c35e:	e001      	b.n	801c364 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 801c360:	2302      	movs	r3, #2
 801c362:	e000      	b.n	801c366 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 801c364:	2300      	movs	r3, #0
}
 801c366:	4618      	mov	r0, r3
 801c368:	3718      	adds	r7, #24
 801c36a:	46bd      	mov	sp, r7
 801c36c:	bd80      	pop	{r7, pc}

0801c36e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801c36e:	b580      	push	{r7, lr}
 801c370:	b082      	sub	sp, #8
 801c372:	af00      	add	r7, sp, #0
 801c374:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801c376:	2340      	movs	r3, #64	; 0x40
 801c378:	2200      	movs	r2, #0
 801c37a:	2100      	movs	r1, #0
 801c37c:	6878      	ldr	r0, [r7, #4]
 801c37e:	f001 f912 	bl	801d5a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801c382:	687b      	ldr	r3, [r7, #4]
 801c384:	2201      	movs	r2, #1
 801c386:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801c38a:	687b      	ldr	r3, [r7, #4]
 801c38c:	2240      	movs	r2, #64	; 0x40
 801c38e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801c392:	2340      	movs	r3, #64	; 0x40
 801c394:	2200      	movs	r2, #0
 801c396:	2180      	movs	r1, #128	; 0x80
 801c398:	6878      	ldr	r0, [r7, #4]
 801c39a:	f001 f904 	bl	801d5a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801c39e:	687b      	ldr	r3, [r7, #4]
 801c3a0:	2201      	movs	r2, #1
 801c3a2:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801c3a4:	687b      	ldr	r3, [r7, #4]
 801c3a6:	2240      	movs	r2, #64	; 0x40
 801c3a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801c3aa:	687b      	ldr	r3, [r7, #4]
 801c3ac:	2201      	movs	r2, #1
 801c3ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801c3b2:	687b      	ldr	r3, [r7, #4]
 801c3b4:	2200      	movs	r2, #0
 801c3b6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 801c3ba:	687b      	ldr	r3, [r7, #4]
 801c3bc:	2200      	movs	r2, #0
 801c3be:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801c3c0:	687b      	ldr	r3, [r7, #4]
 801c3c2:	2200      	movs	r2, #0
 801c3c4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 801c3c8:	687b      	ldr	r3, [r7, #4]
 801c3ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801c3ce:	2b00      	cmp	r3, #0
 801c3d0:	d009      	beq.n	801c3e6 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801c3d2:	687b      	ldr	r3, [r7, #4]
 801c3d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c3d8:	685b      	ldr	r3, [r3, #4]
 801c3da:	687a      	ldr	r2, [r7, #4]
 801c3dc:	6852      	ldr	r2, [r2, #4]
 801c3de:	b2d2      	uxtb	r2, r2
 801c3e0:	4611      	mov	r1, r2
 801c3e2:	6878      	ldr	r0, [r7, #4]
 801c3e4:	4798      	blx	r3
  }

  return USBD_OK;
 801c3e6:	2300      	movs	r3, #0
}
 801c3e8:	4618      	mov	r0, r3
 801c3ea:	3708      	adds	r7, #8
 801c3ec:	46bd      	mov	sp, r7
 801c3ee:	bd80      	pop	{r7, pc}

0801c3f0 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801c3f0:	b480      	push	{r7}
 801c3f2:	b083      	sub	sp, #12
 801c3f4:	af00      	add	r7, sp, #0
 801c3f6:	6078      	str	r0, [r7, #4]
 801c3f8:	460b      	mov	r3, r1
 801c3fa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801c3fc:	687b      	ldr	r3, [r7, #4]
 801c3fe:	78fa      	ldrb	r2, [r7, #3]
 801c400:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801c402:	2300      	movs	r3, #0
}
 801c404:	4618      	mov	r0, r3
 801c406:	370c      	adds	r7, #12
 801c408:	46bd      	mov	sp, r7
 801c40a:	bc80      	pop	{r7}
 801c40c:	4770      	bx	lr

0801c40e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801c40e:	b480      	push	{r7}
 801c410:	b083      	sub	sp, #12
 801c412:	af00      	add	r7, sp, #0
 801c414:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 801c416:	687b      	ldr	r3, [r7, #4]
 801c418:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 801c41c:	687b      	ldr	r3, [r7, #4]
 801c41e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 801c422:	687b      	ldr	r3, [r7, #4]
 801c424:	2204      	movs	r2, #4
 801c426:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 801c42a:	2300      	movs	r3, #0
}
 801c42c:	4618      	mov	r0, r3
 801c42e:	370c      	adds	r7, #12
 801c430:	46bd      	mov	sp, r7
 801c432:	bc80      	pop	{r7}
 801c434:	4770      	bx	lr

0801c436 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801c436:	b480      	push	{r7}
 801c438:	b083      	sub	sp, #12
 801c43a:	af00      	add	r7, sp, #0
 801c43c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801c43e:	687b      	ldr	r3, [r7, #4]
 801c440:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801c444:	2b04      	cmp	r3, #4
 801c446:	d105      	bne.n	801c454 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 801c448:	687b      	ldr	r3, [r7, #4]
 801c44a:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 801c44e:	687b      	ldr	r3, [r7, #4]
 801c450:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 801c454:	2300      	movs	r3, #0
}
 801c456:	4618      	mov	r0, r3
 801c458:	370c      	adds	r7, #12
 801c45a:	46bd      	mov	sp, r7
 801c45c:	bc80      	pop	{r7}
 801c45e:	4770      	bx	lr

0801c460 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801c460:	b580      	push	{r7, lr}
 801c462:	b082      	sub	sp, #8
 801c464:	af00      	add	r7, sp, #0
 801c466:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c468:	687b      	ldr	r3, [r7, #4]
 801c46a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801c46e:	2b03      	cmp	r3, #3
 801c470:	d10b      	bne.n	801c48a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 801c472:	687b      	ldr	r3, [r7, #4]
 801c474:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c478:	69db      	ldr	r3, [r3, #28]
 801c47a:	2b00      	cmp	r3, #0
 801c47c:	d005      	beq.n	801c48a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 801c47e:	687b      	ldr	r3, [r7, #4]
 801c480:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c484:	69db      	ldr	r3, [r3, #28]
 801c486:	6878      	ldr	r0, [r7, #4]
 801c488:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801c48a:	2300      	movs	r3, #0
}
 801c48c:	4618      	mov	r0, r3
 801c48e:	3708      	adds	r7, #8
 801c490:	46bd      	mov	sp, r7
 801c492:	bd80      	pop	{r7, pc}

0801c494 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 801c494:	b580      	push	{r7, lr}
 801c496:	b084      	sub	sp, #16
 801c498:	af00      	add	r7, sp, #0
 801c49a:	6078      	str	r0, [r7, #4]
 801c49c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801c49e:	2300      	movs	r3, #0
 801c4a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801c4a2:	683b      	ldr	r3, [r7, #0]
 801c4a4:	781b      	ldrb	r3, [r3, #0]
 801c4a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801c4aa:	2b20      	cmp	r3, #32
 801c4ac:	d004      	beq.n	801c4b8 <USBD_StdDevReq+0x24>
 801c4ae:	2b40      	cmp	r3, #64	; 0x40
 801c4b0:	d002      	beq.n	801c4b8 <USBD_StdDevReq+0x24>
 801c4b2:	2b00      	cmp	r3, #0
 801c4b4:	d008      	beq.n	801c4c8 <USBD_StdDevReq+0x34>
 801c4b6:	e04c      	b.n	801c552 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 801c4b8:	687b      	ldr	r3, [r7, #4]
 801c4ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c4be:	689b      	ldr	r3, [r3, #8]
 801c4c0:	6839      	ldr	r1, [r7, #0]
 801c4c2:	6878      	ldr	r0, [r7, #4]
 801c4c4:	4798      	blx	r3
      break;
 801c4c6:	e049      	b.n	801c55c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801c4c8:	683b      	ldr	r3, [r7, #0]
 801c4ca:	785b      	ldrb	r3, [r3, #1]
 801c4cc:	2b09      	cmp	r3, #9
 801c4ce:	d83a      	bhi.n	801c546 <USBD_StdDevReq+0xb2>
 801c4d0:	a201      	add	r2, pc, #4	; (adr r2, 801c4d8 <USBD_StdDevReq+0x44>)
 801c4d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c4d6:	bf00      	nop
 801c4d8:	0801c529 	.word	0x0801c529
 801c4dc:	0801c53d 	.word	0x0801c53d
 801c4e0:	0801c547 	.word	0x0801c547
 801c4e4:	0801c533 	.word	0x0801c533
 801c4e8:	0801c547 	.word	0x0801c547
 801c4ec:	0801c50b 	.word	0x0801c50b
 801c4f0:	0801c501 	.word	0x0801c501
 801c4f4:	0801c547 	.word	0x0801c547
 801c4f8:	0801c51f 	.word	0x0801c51f
 801c4fc:	0801c515 	.word	0x0801c515
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801c500:	6839      	ldr	r1, [r7, #0]
 801c502:	6878      	ldr	r0, [r7, #4]
 801c504:	f000 f9d4 	bl	801c8b0 <USBD_GetDescriptor>
          break;
 801c508:	e022      	b.n	801c550 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801c50a:	6839      	ldr	r1, [r7, #0]
 801c50c:	6878      	ldr	r0, [r7, #4]
 801c50e:	f000 fb37 	bl	801cb80 <USBD_SetAddress>
          break;
 801c512:	e01d      	b.n	801c550 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 801c514:	6839      	ldr	r1, [r7, #0]
 801c516:	6878      	ldr	r0, [r7, #4]
 801c518:	f000 fb74 	bl	801cc04 <USBD_SetConfig>
          break;
 801c51c:	e018      	b.n	801c550 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801c51e:	6839      	ldr	r1, [r7, #0]
 801c520:	6878      	ldr	r0, [r7, #4]
 801c522:	f000 fbfd 	bl	801cd20 <USBD_GetConfig>
          break;
 801c526:	e013      	b.n	801c550 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801c528:	6839      	ldr	r1, [r7, #0]
 801c52a:	6878      	ldr	r0, [r7, #4]
 801c52c:	f000 fc2c 	bl	801cd88 <USBD_GetStatus>
          break;
 801c530:	e00e      	b.n	801c550 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801c532:	6839      	ldr	r1, [r7, #0]
 801c534:	6878      	ldr	r0, [r7, #4]
 801c536:	f000 fc5a 	bl	801cdee <USBD_SetFeature>
          break;
 801c53a:	e009      	b.n	801c550 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801c53c:	6839      	ldr	r1, [r7, #0]
 801c53e:	6878      	ldr	r0, [r7, #4]
 801c540:	f000 fc69 	bl	801ce16 <USBD_ClrFeature>
          break;
 801c544:	e004      	b.n	801c550 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 801c546:	6839      	ldr	r1, [r7, #0]
 801c548:	6878      	ldr	r0, [r7, #4]
 801c54a:	f000 fcc1 	bl	801ced0 <USBD_CtlError>
          break;
 801c54e:	bf00      	nop
      }
      break;
 801c550:	e004      	b.n	801c55c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 801c552:	6839      	ldr	r1, [r7, #0]
 801c554:	6878      	ldr	r0, [r7, #4]
 801c556:	f000 fcbb 	bl	801ced0 <USBD_CtlError>
      break;
 801c55a:	bf00      	nop
  }

  return ret;
 801c55c:	7bfb      	ldrb	r3, [r7, #15]
}
 801c55e:	4618      	mov	r0, r3
 801c560:	3710      	adds	r7, #16
 801c562:	46bd      	mov	sp, r7
 801c564:	bd80      	pop	{r7, pc}
 801c566:	bf00      	nop

0801c568 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 801c568:	b580      	push	{r7, lr}
 801c56a:	b084      	sub	sp, #16
 801c56c:	af00      	add	r7, sp, #0
 801c56e:	6078      	str	r0, [r7, #4]
 801c570:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801c572:	2300      	movs	r3, #0
 801c574:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801c576:	683b      	ldr	r3, [r7, #0]
 801c578:	781b      	ldrb	r3, [r3, #0]
 801c57a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801c57e:	2b20      	cmp	r3, #32
 801c580:	d003      	beq.n	801c58a <USBD_StdItfReq+0x22>
 801c582:	2b40      	cmp	r3, #64	; 0x40
 801c584:	d001      	beq.n	801c58a <USBD_StdItfReq+0x22>
 801c586:	2b00      	cmp	r3, #0
 801c588:	d12a      	bne.n	801c5e0 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801c58a:	687b      	ldr	r3, [r7, #4]
 801c58c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801c590:	3b01      	subs	r3, #1
 801c592:	2b02      	cmp	r3, #2
 801c594:	d81d      	bhi.n	801c5d2 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801c596:	683b      	ldr	r3, [r7, #0]
 801c598:	889b      	ldrh	r3, [r3, #4]
 801c59a:	b2db      	uxtb	r3, r3
 801c59c:	2b01      	cmp	r3, #1
 801c59e:	d813      	bhi.n	801c5c8 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801c5a0:	687b      	ldr	r3, [r7, #4]
 801c5a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c5a6:	689b      	ldr	r3, [r3, #8]
 801c5a8:	6839      	ldr	r1, [r7, #0]
 801c5aa:	6878      	ldr	r0, [r7, #4]
 801c5ac:	4798      	blx	r3
 801c5ae:	4603      	mov	r3, r0
 801c5b0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801c5b2:	683b      	ldr	r3, [r7, #0]
 801c5b4:	88db      	ldrh	r3, [r3, #6]
 801c5b6:	2b00      	cmp	r3, #0
 801c5b8:	d110      	bne.n	801c5dc <USBD_StdItfReq+0x74>
 801c5ba:	7bfb      	ldrb	r3, [r7, #15]
 801c5bc:	2b00      	cmp	r3, #0
 801c5be:	d10d      	bne.n	801c5dc <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 801c5c0:	6878      	ldr	r0, [r7, #4]
 801c5c2:	f000 fd4d 	bl	801d060 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801c5c6:	e009      	b.n	801c5dc <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 801c5c8:	6839      	ldr	r1, [r7, #0]
 801c5ca:	6878      	ldr	r0, [r7, #4]
 801c5cc:	f000 fc80 	bl	801ced0 <USBD_CtlError>
          break;
 801c5d0:	e004      	b.n	801c5dc <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 801c5d2:	6839      	ldr	r1, [r7, #0]
 801c5d4:	6878      	ldr	r0, [r7, #4]
 801c5d6:	f000 fc7b 	bl	801ced0 <USBD_CtlError>
          break;
 801c5da:	e000      	b.n	801c5de <USBD_StdItfReq+0x76>
          break;
 801c5dc:	bf00      	nop
      }
      break;
 801c5de:	e004      	b.n	801c5ea <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 801c5e0:	6839      	ldr	r1, [r7, #0]
 801c5e2:	6878      	ldr	r0, [r7, #4]
 801c5e4:	f000 fc74 	bl	801ced0 <USBD_CtlError>
      break;
 801c5e8:	bf00      	nop
  }

  return USBD_OK;
 801c5ea:	2300      	movs	r3, #0
}
 801c5ec:	4618      	mov	r0, r3
 801c5ee:	3710      	adds	r7, #16
 801c5f0:	46bd      	mov	sp, r7
 801c5f2:	bd80      	pop	{r7, pc}

0801c5f4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 801c5f4:	b580      	push	{r7, lr}
 801c5f6:	b084      	sub	sp, #16
 801c5f8:	af00      	add	r7, sp, #0
 801c5fa:	6078      	str	r0, [r7, #4]
 801c5fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 801c5fe:	2300      	movs	r3, #0
 801c600:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 801c602:	683b      	ldr	r3, [r7, #0]
 801c604:	889b      	ldrh	r3, [r3, #4]
 801c606:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801c608:	683b      	ldr	r3, [r7, #0]
 801c60a:	781b      	ldrb	r3, [r3, #0]
 801c60c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801c610:	2b20      	cmp	r3, #32
 801c612:	d004      	beq.n	801c61e <USBD_StdEPReq+0x2a>
 801c614:	2b40      	cmp	r3, #64	; 0x40
 801c616:	d002      	beq.n	801c61e <USBD_StdEPReq+0x2a>
 801c618:	2b00      	cmp	r3, #0
 801c61a:	d008      	beq.n	801c62e <USBD_StdEPReq+0x3a>
 801c61c:	e13d      	b.n	801c89a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 801c61e:	687b      	ldr	r3, [r7, #4]
 801c620:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c624:	689b      	ldr	r3, [r3, #8]
 801c626:	6839      	ldr	r1, [r7, #0]
 801c628:	6878      	ldr	r0, [r7, #4]
 801c62a:	4798      	blx	r3
      break;
 801c62c:	e13a      	b.n	801c8a4 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 801c62e:	683b      	ldr	r3, [r7, #0]
 801c630:	781b      	ldrb	r3, [r3, #0]
 801c632:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801c636:	2b20      	cmp	r3, #32
 801c638:	d10a      	bne.n	801c650 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801c63a:	687b      	ldr	r3, [r7, #4]
 801c63c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c640:	689b      	ldr	r3, [r3, #8]
 801c642:	6839      	ldr	r1, [r7, #0]
 801c644:	6878      	ldr	r0, [r7, #4]
 801c646:	4798      	blx	r3
 801c648:	4603      	mov	r3, r0
 801c64a:	73fb      	strb	r3, [r7, #15]

        return ret;
 801c64c:	7bfb      	ldrb	r3, [r7, #15]
 801c64e:	e12a      	b.n	801c8a6 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 801c650:	683b      	ldr	r3, [r7, #0]
 801c652:	785b      	ldrb	r3, [r3, #1]
 801c654:	2b01      	cmp	r3, #1
 801c656:	d03e      	beq.n	801c6d6 <USBD_StdEPReq+0xe2>
 801c658:	2b03      	cmp	r3, #3
 801c65a:	d002      	beq.n	801c662 <USBD_StdEPReq+0x6e>
 801c65c:	2b00      	cmp	r3, #0
 801c65e:	d070      	beq.n	801c742 <USBD_StdEPReq+0x14e>
 801c660:	e115      	b.n	801c88e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801c662:	687b      	ldr	r3, [r7, #4]
 801c664:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801c668:	2b02      	cmp	r3, #2
 801c66a:	d002      	beq.n	801c672 <USBD_StdEPReq+0x7e>
 801c66c:	2b03      	cmp	r3, #3
 801c66e:	d015      	beq.n	801c69c <USBD_StdEPReq+0xa8>
 801c670:	e02b      	b.n	801c6ca <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801c672:	7bbb      	ldrb	r3, [r7, #14]
 801c674:	2b00      	cmp	r3, #0
 801c676:	d00c      	beq.n	801c692 <USBD_StdEPReq+0x9e>
 801c678:	7bbb      	ldrb	r3, [r7, #14]
 801c67a:	2b80      	cmp	r3, #128	; 0x80
 801c67c:	d009      	beq.n	801c692 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 801c67e:	7bbb      	ldrb	r3, [r7, #14]
 801c680:	4619      	mov	r1, r3
 801c682:	6878      	ldr	r0, [r7, #4]
 801c684:	f000 ffd4 	bl	801d630 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 801c688:	2180      	movs	r1, #128	; 0x80
 801c68a:	6878      	ldr	r0, [r7, #4]
 801c68c:	f000 ffd0 	bl	801d630 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801c690:	e020      	b.n	801c6d4 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 801c692:	6839      	ldr	r1, [r7, #0]
 801c694:	6878      	ldr	r0, [r7, #4]
 801c696:	f000 fc1b 	bl	801ced0 <USBD_CtlError>
              break;
 801c69a:	e01b      	b.n	801c6d4 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801c69c:	683b      	ldr	r3, [r7, #0]
 801c69e:	885b      	ldrh	r3, [r3, #2]
 801c6a0:	2b00      	cmp	r3, #0
 801c6a2:	d10e      	bne.n	801c6c2 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 801c6a4:	7bbb      	ldrb	r3, [r7, #14]
 801c6a6:	2b00      	cmp	r3, #0
 801c6a8:	d00b      	beq.n	801c6c2 <USBD_StdEPReq+0xce>
 801c6aa:	7bbb      	ldrb	r3, [r7, #14]
 801c6ac:	2b80      	cmp	r3, #128	; 0x80
 801c6ae:	d008      	beq.n	801c6c2 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801c6b0:	683b      	ldr	r3, [r7, #0]
 801c6b2:	88db      	ldrh	r3, [r3, #6]
 801c6b4:	2b00      	cmp	r3, #0
 801c6b6:	d104      	bne.n	801c6c2 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 801c6b8:	7bbb      	ldrb	r3, [r7, #14]
 801c6ba:	4619      	mov	r1, r3
 801c6bc:	6878      	ldr	r0, [r7, #4]
 801c6be:	f000 ffb7 	bl	801d630 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 801c6c2:	6878      	ldr	r0, [r7, #4]
 801c6c4:	f000 fccc 	bl	801d060 <USBD_CtlSendStatus>

              break;
 801c6c8:	e004      	b.n	801c6d4 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 801c6ca:	6839      	ldr	r1, [r7, #0]
 801c6cc:	6878      	ldr	r0, [r7, #4]
 801c6ce:	f000 fbff 	bl	801ced0 <USBD_CtlError>
              break;
 801c6d2:	bf00      	nop
          }
          break;
 801c6d4:	e0e0      	b.n	801c898 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801c6d6:	687b      	ldr	r3, [r7, #4]
 801c6d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801c6dc:	2b02      	cmp	r3, #2
 801c6de:	d002      	beq.n	801c6e6 <USBD_StdEPReq+0xf2>
 801c6e0:	2b03      	cmp	r3, #3
 801c6e2:	d015      	beq.n	801c710 <USBD_StdEPReq+0x11c>
 801c6e4:	e026      	b.n	801c734 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801c6e6:	7bbb      	ldrb	r3, [r7, #14]
 801c6e8:	2b00      	cmp	r3, #0
 801c6ea:	d00c      	beq.n	801c706 <USBD_StdEPReq+0x112>
 801c6ec:	7bbb      	ldrb	r3, [r7, #14]
 801c6ee:	2b80      	cmp	r3, #128	; 0x80
 801c6f0:	d009      	beq.n	801c706 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 801c6f2:	7bbb      	ldrb	r3, [r7, #14]
 801c6f4:	4619      	mov	r1, r3
 801c6f6:	6878      	ldr	r0, [r7, #4]
 801c6f8:	f000 ff9a 	bl	801d630 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 801c6fc:	2180      	movs	r1, #128	; 0x80
 801c6fe:	6878      	ldr	r0, [r7, #4]
 801c700:	f000 ff96 	bl	801d630 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801c704:	e01c      	b.n	801c740 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 801c706:	6839      	ldr	r1, [r7, #0]
 801c708:	6878      	ldr	r0, [r7, #4]
 801c70a:	f000 fbe1 	bl	801ced0 <USBD_CtlError>
              break;
 801c70e:	e017      	b.n	801c740 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801c710:	683b      	ldr	r3, [r7, #0]
 801c712:	885b      	ldrh	r3, [r3, #2]
 801c714:	2b00      	cmp	r3, #0
 801c716:	d112      	bne.n	801c73e <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801c718:	7bbb      	ldrb	r3, [r7, #14]
 801c71a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801c71e:	2b00      	cmp	r3, #0
 801c720:	d004      	beq.n	801c72c <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 801c722:	7bbb      	ldrb	r3, [r7, #14]
 801c724:	4619      	mov	r1, r3
 801c726:	6878      	ldr	r0, [r7, #4]
 801c728:	f000 ffa1 	bl	801d66e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 801c72c:	6878      	ldr	r0, [r7, #4]
 801c72e:	f000 fc97 	bl	801d060 <USBD_CtlSendStatus>
              }
              break;
 801c732:	e004      	b.n	801c73e <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 801c734:	6839      	ldr	r1, [r7, #0]
 801c736:	6878      	ldr	r0, [r7, #4]
 801c738:	f000 fbca 	bl	801ced0 <USBD_CtlError>
              break;
 801c73c:	e000      	b.n	801c740 <USBD_StdEPReq+0x14c>
              break;
 801c73e:	bf00      	nop
          }
          break;
 801c740:	e0aa      	b.n	801c898 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801c742:	687b      	ldr	r3, [r7, #4]
 801c744:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801c748:	2b02      	cmp	r3, #2
 801c74a:	d002      	beq.n	801c752 <USBD_StdEPReq+0x15e>
 801c74c:	2b03      	cmp	r3, #3
 801c74e:	d032      	beq.n	801c7b6 <USBD_StdEPReq+0x1c2>
 801c750:	e097      	b.n	801c882 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801c752:	7bbb      	ldrb	r3, [r7, #14]
 801c754:	2b00      	cmp	r3, #0
 801c756:	d007      	beq.n	801c768 <USBD_StdEPReq+0x174>
 801c758:	7bbb      	ldrb	r3, [r7, #14]
 801c75a:	2b80      	cmp	r3, #128	; 0x80
 801c75c:	d004      	beq.n	801c768 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 801c75e:	6839      	ldr	r1, [r7, #0]
 801c760:	6878      	ldr	r0, [r7, #4]
 801c762:	f000 fbb5 	bl	801ced0 <USBD_CtlError>
                break;
 801c766:	e091      	b.n	801c88c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801c768:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801c76c:	2b00      	cmp	r3, #0
 801c76e:	da0b      	bge.n	801c788 <USBD_StdEPReq+0x194>
 801c770:	7bbb      	ldrb	r3, [r7, #14]
 801c772:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801c776:	4613      	mov	r3, r2
 801c778:	009b      	lsls	r3, r3, #2
 801c77a:	4413      	add	r3, r2
 801c77c:	009b      	lsls	r3, r3, #2
 801c77e:	3310      	adds	r3, #16
 801c780:	687a      	ldr	r2, [r7, #4]
 801c782:	4413      	add	r3, r2
 801c784:	3304      	adds	r3, #4
 801c786:	e00b      	b.n	801c7a0 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801c788:	7bbb      	ldrb	r3, [r7, #14]
 801c78a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801c78e:	4613      	mov	r3, r2
 801c790:	009b      	lsls	r3, r3, #2
 801c792:	4413      	add	r3, r2
 801c794:	009b      	lsls	r3, r3, #2
 801c796:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801c79a:	687a      	ldr	r2, [r7, #4]
 801c79c:	4413      	add	r3, r2
 801c79e:	3304      	adds	r3, #4
 801c7a0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801c7a2:	68bb      	ldr	r3, [r7, #8]
 801c7a4:	2200      	movs	r2, #0
 801c7a6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 801c7a8:	68bb      	ldr	r3, [r7, #8]
 801c7aa:	2202      	movs	r2, #2
 801c7ac:	4619      	mov	r1, r3
 801c7ae:	6878      	ldr	r0, [r7, #4]
 801c7b0:	f000 fbf8 	bl	801cfa4 <USBD_CtlSendData>
              break;
 801c7b4:	e06a      	b.n	801c88c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801c7b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801c7ba:	2b00      	cmp	r3, #0
 801c7bc:	da11      	bge.n	801c7e2 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801c7be:	7bbb      	ldrb	r3, [r7, #14]
 801c7c0:	f003 020f 	and.w	r2, r3, #15
 801c7c4:	6879      	ldr	r1, [r7, #4]
 801c7c6:	4613      	mov	r3, r2
 801c7c8:	009b      	lsls	r3, r3, #2
 801c7ca:	4413      	add	r3, r2
 801c7cc:	009b      	lsls	r3, r3, #2
 801c7ce:	440b      	add	r3, r1
 801c7d0:	3318      	adds	r3, #24
 801c7d2:	681b      	ldr	r3, [r3, #0]
 801c7d4:	2b00      	cmp	r3, #0
 801c7d6:	d117      	bne.n	801c808 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 801c7d8:	6839      	ldr	r1, [r7, #0]
 801c7da:	6878      	ldr	r0, [r7, #4]
 801c7dc:	f000 fb78 	bl	801ced0 <USBD_CtlError>
                  break;
 801c7e0:	e054      	b.n	801c88c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801c7e2:	7bbb      	ldrb	r3, [r7, #14]
 801c7e4:	f003 020f 	and.w	r2, r3, #15
 801c7e8:	6879      	ldr	r1, [r7, #4]
 801c7ea:	4613      	mov	r3, r2
 801c7ec:	009b      	lsls	r3, r3, #2
 801c7ee:	4413      	add	r3, r2
 801c7f0:	009b      	lsls	r3, r3, #2
 801c7f2:	440b      	add	r3, r1
 801c7f4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 801c7f8:	681b      	ldr	r3, [r3, #0]
 801c7fa:	2b00      	cmp	r3, #0
 801c7fc:	d104      	bne.n	801c808 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 801c7fe:	6839      	ldr	r1, [r7, #0]
 801c800:	6878      	ldr	r0, [r7, #4]
 801c802:	f000 fb65 	bl	801ced0 <USBD_CtlError>
                  break;
 801c806:	e041      	b.n	801c88c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801c808:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801c80c:	2b00      	cmp	r3, #0
 801c80e:	da0b      	bge.n	801c828 <USBD_StdEPReq+0x234>
 801c810:	7bbb      	ldrb	r3, [r7, #14]
 801c812:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801c816:	4613      	mov	r3, r2
 801c818:	009b      	lsls	r3, r3, #2
 801c81a:	4413      	add	r3, r2
 801c81c:	009b      	lsls	r3, r3, #2
 801c81e:	3310      	adds	r3, #16
 801c820:	687a      	ldr	r2, [r7, #4]
 801c822:	4413      	add	r3, r2
 801c824:	3304      	adds	r3, #4
 801c826:	e00b      	b.n	801c840 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801c828:	7bbb      	ldrb	r3, [r7, #14]
 801c82a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801c82e:	4613      	mov	r3, r2
 801c830:	009b      	lsls	r3, r3, #2
 801c832:	4413      	add	r3, r2
 801c834:	009b      	lsls	r3, r3, #2
 801c836:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801c83a:	687a      	ldr	r2, [r7, #4]
 801c83c:	4413      	add	r3, r2
 801c83e:	3304      	adds	r3, #4
 801c840:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801c842:	7bbb      	ldrb	r3, [r7, #14]
 801c844:	2b00      	cmp	r3, #0
 801c846:	d002      	beq.n	801c84e <USBD_StdEPReq+0x25a>
 801c848:	7bbb      	ldrb	r3, [r7, #14]
 801c84a:	2b80      	cmp	r3, #128	; 0x80
 801c84c:	d103      	bne.n	801c856 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 801c84e:	68bb      	ldr	r3, [r7, #8]
 801c850:	2200      	movs	r2, #0
 801c852:	601a      	str	r2, [r3, #0]
 801c854:	e00e      	b.n	801c874 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 801c856:	7bbb      	ldrb	r3, [r7, #14]
 801c858:	4619      	mov	r1, r3
 801c85a:	6878      	ldr	r0, [r7, #4]
 801c85c:	f000 ff26 	bl	801d6ac <USBD_LL_IsStallEP>
 801c860:	4603      	mov	r3, r0
 801c862:	2b00      	cmp	r3, #0
 801c864:	d003      	beq.n	801c86e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 801c866:	68bb      	ldr	r3, [r7, #8]
 801c868:	2201      	movs	r2, #1
 801c86a:	601a      	str	r2, [r3, #0]
 801c86c:	e002      	b.n	801c874 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 801c86e:	68bb      	ldr	r3, [r7, #8]
 801c870:	2200      	movs	r2, #0
 801c872:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 801c874:	68bb      	ldr	r3, [r7, #8]
 801c876:	2202      	movs	r2, #2
 801c878:	4619      	mov	r1, r3
 801c87a:	6878      	ldr	r0, [r7, #4]
 801c87c:	f000 fb92 	bl	801cfa4 <USBD_CtlSendData>
              break;
 801c880:	e004      	b.n	801c88c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 801c882:	6839      	ldr	r1, [r7, #0]
 801c884:	6878      	ldr	r0, [r7, #4]
 801c886:	f000 fb23 	bl	801ced0 <USBD_CtlError>
              break;
 801c88a:	bf00      	nop
          }
          break;
 801c88c:	e004      	b.n	801c898 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 801c88e:	6839      	ldr	r1, [r7, #0]
 801c890:	6878      	ldr	r0, [r7, #4]
 801c892:	f000 fb1d 	bl	801ced0 <USBD_CtlError>
          break;
 801c896:	bf00      	nop
      }
      break;
 801c898:	e004      	b.n	801c8a4 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 801c89a:	6839      	ldr	r1, [r7, #0]
 801c89c:	6878      	ldr	r0, [r7, #4]
 801c89e:	f000 fb17 	bl	801ced0 <USBD_CtlError>
      break;
 801c8a2:	bf00      	nop
  }

  return ret;
 801c8a4:	7bfb      	ldrb	r3, [r7, #15]
}
 801c8a6:	4618      	mov	r0, r3
 801c8a8:	3710      	adds	r7, #16
 801c8aa:	46bd      	mov	sp, r7
 801c8ac:	bd80      	pop	{r7, pc}
	...

0801c8b0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 801c8b0:	b580      	push	{r7, lr}
 801c8b2:	b084      	sub	sp, #16
 801c8b4:	af00      	add	r7, sp, #0
 801c8b6:	6078      	str	r0, [r7, #4]
 801c8b8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801c8ba:	2300      	movs	r3, #0
 801c8bc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801c8be:	2300      	movs	r3, #0
 801c8c0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801c8c2:	2300      	movs	r3, #0
 801c8c4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801c8c6:	683b      	ldr	r3, [r7, #0]
 801c8c8:	885b      	ldrh	r3, [r3, #2]
 801c8ca:	0a1b      	lsrs	r3, r3, #8
 801c8cc:	b29b      	uxth	r3, r3
 801c8ce:	3b01      	subs	r3, #1
 801c8d0:	2b06      	cmp	r3, #6
 801c8d2:	f200 8128 	bhi.w	801cb26 <USBD_GetDescriptor+0x276>
 801c8d6:	a201      	add	r2, pc, #4	; (adr r2, 801c8dc <USBD_GetDescriptor+0x2c>)
 801c8d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c8dc:	0801c8f9 	.word	0x0801c8f9
 801c8e0:	0801c911 	.word	0x0801c911
 801c8e4:	0801c951 	.word	0x0801c951
 801c8e8:	0801cb27 	.word	0x0801cb27
 801c8ec:	0801cb27 	.word	0x0801cb27
 801c8f0:	0801cac7 	.word	0x0801cac7
 801c8f4:	0801caf3 	.word	0x0801caf3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801c8f8:	687b      	ldr	r3, [r7, #4]
 801c8fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801c8fe:	681b      	ldr	r3, [r3, #0]
 801c900:	687a      	ldr	r2, [r7, #4]
 801c902:	7c12      	ldrb	r2, [r2, #16]
 801c904:	f107 0108 	add.w	r1, r7, #8
 801c908:	4610      	mov	r0, r2
 801c90a:	4798      	blx	r3
 801c90c:	60f8      	str	r0, [r7, #12]
      break;
 801c90e:	e112      	b.n	801cb36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801c910:	687b      	ldr	r3, [r7, #4]
 801c912:	7c1b      	ldrb	r3, [r3, #16]
 801c914:	2b00      	cmp	r3, #0
 801c916:	d10d      	bne.n	801c934 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 801c918:	687b      	ldr	r3, [r7, #4]
 801c91a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c91e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801c920:	f107 0208 	add.w	r2, r7, #8
 801c924:	4610      	mov	r0, r2
 801c926:	4798      	blx	r3
 801c928:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801c92a:	68fb      	ldr	r3, [r7, #12]
 801c92c:	3301      	adds	r3, #1
 801c92e:	2202      	movs	r2, #2
 801c930:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801c932:	e100      	b.n	801cb36 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 801c934:	687b      	ldr	r3, [r7, #4]
 801c936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801c93a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c93c:	f107 0208 	add.w	r2, r7, #8
 801c940:	4610      	mov	r0, r2
 801c942:	4798      	blx	r3
 801c944:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801c946:	68fb      	ldr	r3, [r7, #12]
 801c948:	3301      	adds	r3, #1
 801c94a:	2202      	movs	r2, #2
 801c94c:	701a      	strb	r2, [r3, #0]
      break;
 801c94e:	e0f2      	b.n	801cb36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801c950:	683b      	ldr	r3, [r7, #0]
 801c952:	885b      	ldrh	r3, [r3, #2]
 801c954:	b2db      	uxtb	r3, r3
 801c956:	2b05      	cmp	r3, #5
 801c958:	f200 80ac 	bhi.w	801cab4 <USBD_GetDescriptor+0x204>
 801c95c:	a201      	add	r2, pc, #4	; (adr r2, 801c964 <USBD_GetDescriptor+0xb4>)
 801c95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c962:	bf00      	nop
 801c964:	0801c97d 	.word	0x0801c97d
 801c968:	0801c9b1 	.word	0x0801c9b1
 801c96c:	0801c9e5 	.word	0x0801c9e5
 801c970:	0801ca19 	.word	0x0801ca19
 801c974:	0801ca4d 	.word	0x0801ca4d
 801c978:	0801ca81 	.word	0x0801ca81
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801c97c:	687b      	ldr	r3, [r7, #4]
 801c97e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801c982:	685b      	ldr	r3, [r3, #4]
 801c984:	2b00      	cmp	r3, #0
 801c986:	d00b      	beq.n	801c9a0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801c988:	687b      	ldr	r3, [r7, #4]
 801c98a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801c98e:	685b      	ldr	r3, [r3, #4]
 801c990:	687a      	ldr	r2, [r7, #4]
 801c992:	7c12      	ldrb	r2, [r2, #16]
 801c994:	f107 0108 	add.w	r1, r7, #8
 801c998:	4610      	mov	r0, r2
 801c99a:	4798      	blx	r3
 801c99c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801c99e:	e091      	b.n	801cac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801c9a0:	6839      	ldr	r1, [r7, #0]
 801c9a2:	6878      	ldr	r0, [r7, #4]
 801c9a4:	f000 fa94 	bl	801ced0 <USBD_CtlError>
            err++;
 801c9a8:	7afb      	ldrb	r3, [r7, #11]
 801c9aa:	3301      	adds	r3, #1
 801c9ac:	72fb      	strb	r3, [r7, #11]
          break;
 801c9ae:	e089      	b.n	801cac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801c9b0:	687b      	ldr	r3, [r7, #4]
 801c9b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801c9b6:	689b      	ldr	r3, [r3, #8]
 801c9b8:	2b00      	cmp	r3, #0
 801c9ba:	d00b      	beq.n	801c9d4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801c9bc:	687b      	ldr	r3, [r7, #4]
 801c9be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801c9c2:	689b      	ldr	r3, [r3, #8]
 801c9c4:	687a      	ldr	r2, [r7, #4]
 801c9c6:	7c12      	ldrb	r2, [r2, #16]
 801c9c8:	f107 0108 	add.w	r1, r7, #8
 801c9cc:	4610      	mov	r0, r2
 801c9ce:	4798      	blx	r3
 801c9d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801c9d2:	e077      	b.n	801cac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801c9d4:	6839      	ldr	r1, [r7, #0]
 801c9d6:	6878      	ldr	r0, [r7, #4]
 801c9d8:	f000 fa7a 	bl	801ced0 <USBD_CtlError>
            err++;
 801c9dc:	7afb      	ldrb	r3, [r7, #11]
 801c9de:	3301      	adds	r3, #1
 801c9e0:	72fb      	strb	r3, [r7, #11]
          break;
 801c9e2:	e06f      	b.n	801cac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801c9e4:	687b      	ldr	r3, [r7, #4]
 801c9e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801c9ea:	68db      	ldr	r3, [r3, #12]
 801c9ec:	2b00      	cmp	r3, #0
 801c9ee:	d00b      	beq.n	801ca08 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801c9f0:	687b      	ldr	r3, [r7, #4]
 801c9f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801c9f6:	68db      	ldr	r3, [r3, #12]
 801c9f8:	687a      	ldr	r2, [r7, #4]
 801c9fa:	7c12      	ldrb	r2, [r2, #16]
 801c9fc:	f107 0108 	add.w	r1, r7, #8
 801ca00:	4610      	mov	r0, r2
 801ca02:	4798      	blx	r3
 801ca04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801ca06:	e05d      	b.n	801cac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801ca08:	6839      	ldr	r1, [r7, #0]
 801ca0a:	6878      	ldr	r0, [r7, #4]
 801ca0c:	f000 fa60 	bl	801ced0 <USBD_CtlError>
            err++;
 801ca10:	7afb      	ldrb	r3, [r7, #11]
 801ca12:	3301      	adds	r3, #1
 801ca14:	72fb      	strb	r3, [r7, #11]
          break;
 801ca16:	e055      	b.n	801cac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801ca18:	687b      	ldr	r3, [r7, #4]
 801ca1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801ca1e:	691b      	ldr	r3, [r3, #16]
 801ca20:	2b00      	cmp	r3, #0
 801ca22:	d00b      	beq.n	801ca3c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801ca24:	687b      	ldr	r3, [r7, #4]
 801ca26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801ca2a:	691b      	ldr	r3, [r3, #16]
 801ca2c:	687a      	ldr	r2, [r7, #4]
 801ca2e:	7c12      	ldrb	r2, [r2, #16]
 801ca30:	f107 0108 	add.w	r1, r7, #8
 801ca34:	4610      	mov	r0, r2
 801ca36:	4798      	blx	r3
 801ca38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801ca3a:	e043      	b.n	801cac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801ca3c:	6839      	ldr	r1, [r7, #0]
 801ca3e:	6878      	ldr	r0, [r7, #4]
 801ca40:	f000 fa46 	bl	801ced0 <USBD_CtlError>
            err++;
 801ca44:	7afb      	ldrb	r3, [r7, #11]
 801ca46:	3301      	adds	r3, #1
 801ca48:	72fb      	strb	r3, [r7, #11]
          break;
 801ca4a:	e03b      	b.n	801cac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801ca4c:	687b      	ldr	r3, [r7, #4]
 801ca4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801ca52:	695b      	ldr	r3, [r3, #20]
 801ca54:	2b00      	cmp	r3, #0
 801ca56:	d00b      	beq.n	801ca70 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801ca58:	687b      	ldr	r3, [r7, #4]
 801ca5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801ca5e:	695b      	ldr	r3, [r3, #20]
 801ca60:	687a      	ldr	r2, [r7, #4]
 801ca62:	7c12      	ldrb	r2, [r2, #16]
 801ca64:	f107 0108 	add.w	r1, r7, #8
 801ca68:	4610      	mov	r0, r2
 801ca6a:	4798      	blx	r3
 801ca6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801ca6e:	e029      	b.n	801cac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801ca70:	6839      	ldr	r1, [r7, #0]
 801ca72:	6878      	ldr	r0, [r7, #4]
 801ca74:	f000 fa2c 	bl	801ced0 <USBD_CtlError>
            err++;
 801ca78:	7afb      	ldrb	r3, [r7, #11]
 801ca7a:	3301      	adds	r3, #1
 801ca7c:	72fb      	strb	r3, [r7, #11]
          break;
 801ca7e:	e021      	b.n	801cac4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801ca80:	687b      	ldr	r3, [r7, #4]
 801ca82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801ca86:	699b      	ldr	r3, [r3, #24]
 801ca88:	2b00      	cmp	r3, #0
 801ca8a:	d00b      	beq.n	801caa4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801ca8c:	687b      	ldr	r3, [r7, #4]
 801ca8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801ca92:	699b      	ldr	r3, [r3, #24]
 801ca94:	687a      	ldr	r2, [r7, #4]
 801ca96:	7c12      	ldrb	r2, [r2, #16]
 801ca98:	f107 0108 	add.w	r1, r7, #8
 801ca9c:	4610      	mov	r0, r2
 801ca9e:	4798      	blx	r3
 801caa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801caa2:	e00f      	b.n	801cac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801caa4:	6839      	ldr	r1, [r7, #0]
 801caa6:	6878      	ldr	r0, [r7, #4]
 801caa8:	f000 fa12 	bl	801ced0 <USBD_CtlError>
            err++;
 801caac:	7afb      	ldrb	r3, [r7, #11]
 801caae:	3301      	adds	r3, #1
 801cab0:	72fb      	strb	r3, [r7, #11]
          break;
 801cab2:	e007      	b.n	801cac4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 801cab4:	6839      	ldr	r1, [r7, #0]
 801cab6:	6878      	ldr	r0, [r7, #4]
 801cab8:	f000 fa0a 	bl	801ced0 <USBD_CtlError>
          err++;
 801cabc:	7afb      	ldrb	r3, [r7, #11]
 801cabe:	3301      	adds	r3, #1
 801cac0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 801cac2:	e038      	b.n	801cb36 <USBD_GetDescriptor+0x286>
 801cac4:	e037      	b.n	801cb36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801cac6:	687b      	ldr	r3, [r7, #4]
 801cac8:	7c1b      	ldrb	r3, [r3, #16]
 801caca:	2b00      	cmp	r3, #0
 801cacc:	d109      	bne.n	801cae2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801cace:	687b      	ldr	r3, [r7, #4]
 801cad0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801cad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801cad6:	f107 0208 	add.w	r2, r7, #8
 801cada:	4610      	mov	r0, r2
 801cadc:	4798      	blx	r3
 801cade:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801cae0:	e029      	b.n	801cb36 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801cae2:	6839      	ldr	r1, [r7, #0]
 801cae4:	6878      	ldr	r0, [r7, #4]
 801cae6:	f000 f9f3 	bl	801ced0 <USBD_CtlError>
        err++;
 801caea:	7afb      	ldrb	r3, [r7, #11]
 801caec:	3301      	adds	r3, #1
 801caee:	72fb      	strb	r3, [r7, #11]
      break;
 801caf0:	e021      	b.n	801cb36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801caf2:	687b      	ldr	r3, [r7, #4]
 801caf4:	7c1b      	ldrb	r3, [r3, #16]
 801caf6:	2b00      	cmp	r3, #0
 801caf8:	d10d      	bne.n	801cb16 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801cafa:	687b      	ldr	r3, [r7, #4]
 801cafc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801cb00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801cb02:	f107 0208 	add.w	r2, r7, #8
 801cb06:	4610      	mov	r0, r2
 801cb08:	4798      	blx	r3
 801cb0a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801cb0c:	68fb      	ldr	r3, [r7, #12]
 801cb0e:	3301      	adds	r3, #1
 801cb10:	2207      	movs	r2, #7
 801cb12:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801cb14:	e00f      	b.n	801cb36 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801cb16:	6839      	ldr	r1, [r7, #0]
 801cb18:	6878      	ldr	r0, [r7, #4]
 801cb1a:	f000 f9d9 	bl	801ced0 <USBD_CtlError>
        err++;
 801cb1e:	7afb      	ldrb	r3, [r7, #11]
 801cb20:	3301      	adds	r3, #1
 801cb22:	72fb      	strb	r3, [r7, #11]
      break;
 801cb24:	e007      	b.n	801cb36 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 801cb26:	6839      	ldr	r1, [r7, #0]
 801cb28:	6878      	ldr	r0, [r7, #4]
 801cb2a:	f000 f9d1 	bl	801ced0 <USBD_CtlError>
      err++;
 801cb2e:	7afb      	ldrb	r3, [r7, #11]
 801cb30:	3301      	adds	r3, #1
 801cb32:	72fb      	strb	r3, [r7, #11]
      break;
 801cb34:	bf00      	nop
  }

  if (err != 0U)
 801cb36:	7afb      	ldrb	r3, [r7, #11]
 801cb38:	2b00      	cmp	r3, #0
 801cb3a:	d11c      	bne.n	801cb76 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 801cb3c:	893b      	ldrh	r3, [r7, #8]
 801cb3e:	2b00      	cmp	r3, #0
 801cb40:	d011      	beq.n	801cb66 <USBD_GetDescriptor+0x2b6>
 801cb42:	683b      	ldr	r3, [r7, #0]
 801cb44:	88db      	ldrh	r3, [r3, #6]
 801cb46:	2b00      	cmp	r3, #0
 801cb48:	d00d      	beq.n	801cb66 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 801cb4a:	683b      	ldr	r3, [r7, #0]
 801cb4c:	88da      	ldrh	r2, [r3, #6]
 801cb4e:	893b      	ldrh	r3, [r7, #8]
 801cb50:	4293      	cmp	r3, r2
 801cb52:	bf28      	it	cs
 801cb54:	4613      	movcs	r3, r2
 801cb56:	b29b      	uxth	r3, r3
 801cb58:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801cb5a:	893b      	ldrh	r3, [r7, #8]
 801cb5c:	461a      	mov	r2, r3
 801cb5e:	68f9      	ldr	r1, [r7, #12]
 801cb60:	6878      	ldr	r0, [r7, #4]
 801cb62:	f000 fa1f 	bl	801cfa4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 801cb66:	683b      	ldr	r3, [r7, #0]
 801cb68:	88db      	ldrh	r3, [r3, #6]
 801cb6a:	2b00      	cmp	r3, #0
 801cb6c:	d104      	bne.n	801cb78 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 801cb6e:	6878      	ldr	r0, [r7, #4]
 801cb70:	f000 fa76 	bl	801d060 <USBD_CtlSendStatus>
 801cb74:	e000      	b.n	801cb78 <USBD_GetDescriptor+0x2c8>
    return;
 801cb76:	bf00      	nop
    }
  }
}
 801cb78:	3710      	adds	r7, #16
 801cb7a:	46bd      	mov	sp, r7
 801cb7c:	bd80      	pop	{r7, pc}
 801cb7e:	bf00      	nop

0801cb80 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 801cb80:	b580      	push	{r7, lr}
 801cb82:	b084      	sub	sp, #16
 801cb84:	af00      	add	r7, sp, #0
 801cb86:	6078      	str	r0, [r7, #4]
 801cb88:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801cb8a:	683b      	ldr	r3, [r7, #0]
 801cb8c:	889b      	ldrh	r3, [r3, #4]
 801cb8e:	2b00      	cmp	r3, #0
 801cb90:	d130      	bne.n	801cbf4 <USBD_SetAddress+0x74>
 801cb92:	683b      	ldr	r3, [r7, #0]
 801cb94:	88db      	ldrh	r3, [r3, #6]
 801cb96:	2b00      	cmp	r3, #0
 801cb98:	d12c      	bne.n	801cbf4 <USBD_SetAddress+0x74>
 801cb9a:	683b      	ldr	r3, [r7, #0]
 801cb9c:	885b      	ldrh	r3, [r3, #2]
 801cb9e:	2b7f      	cmp	r3, #127	; 0x7f
 801cba0:	d828      	bhi.n	801cbf4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801cba2:	683b      	ldr	r3, [r7, #0]
 801cba4:	885b      	ldrh	r3, [r3, #2]
 801cba6:	b2db      	uxtb	r3, r3
 801cba8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801cbac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cbae:	687b      	ldr	r3, [r7, #4]
 801cbb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801cbb4:	2b03      	cmp	r3, #3
 801cbb6:	d104      	bne.n	801cbc2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 801cbb8:	6839      	ldr	r1, [r7, #0]
 801cbba:	6878      	ldr	r0, [r7, #4]
 801cbbc:	f000 f988 	bl	801ced0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cbc0:	e01c      	b.n	801cbfc <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801cbc2:	687b      	ldr	r3, [r7, #4]
 801cbc4:	7bfa      	ldrb	r2, [r7, #15]
 801cbc6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 801cbca:	7bfb      	ldrb	r3, [r7, #15]
 801cbcc:	4619      	mov	r1, r3
 801cbce:	6878      	ldr	r0, [r7, #4]
 801cbd0:	f000 fd98 	bl	801d704 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 801cbd4:	6878      	ldr	r0, [r7, #4]
 801cbd6:	f000 fa43 	bl	801d060 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801cbda:	7bfb      	ldrb	r3, [r7, #15]
 801cbdc:	2b00      	cmp	r3, #0
 801cbde:	d004      	beq.n	801cbea <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801cbe0:	687b      	ldr	r3, [r7, #4]
 801cbe2:	2202      	movs	r2, #2
 801cbe4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cbe8:	e008      	b.n	801cbfc <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801cbea:	687b      	ldr	r3, [r7, #4]
 801cbec:	2201      	movs	r2, #1
 801cbee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cbf2:	e003      	b.n	801cbfc <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801cbf4:	6839      	ldr	r1, [r7, #0]
 801cbf6:	6878      	ldr	r0, [r7, #4]
 801cbf8:	f000 f96a 	bl	801ced0 <USBD_CtlError>
  }
}
 801cbfc:	bf00      	nop
 801cbfe:	3710      	adds	r7, #16
 801cc00:	46bd      	mov	sp, r7
 801cc02:	bd80      	pop	{r7, pc}

0801cc04 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cc04:	b580      	push	{r7, lr}
 801cc06:	b082      	sub	sp, #8
 801cc08:	af00      	add	r7, sp, #0
 801cc0a:	6078      	str	r0, [r7, #4]
 801cc0c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801cc0e:	683b      	ldr	r3, [r7, #0]
 801cc10:	885b      	ldrh	r3, [r3, #2]
 801cc12:	b2da      	uxtb	r2, r3
 801cc14:	4b41      	ldr	r3, [pc, #260]	; (801cd1c <USBD_SetConfig+0x118>)
 801cc16:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801cc18:	4b40      	ldr	r3, [pc, #256]	; (801cd1c <USBD_SetConfig+0x118>)
 801cc1a:	781b      	ldrb	r3, [r3, #0]
 801cc1c:	2b01      	cmp	r3, #1
 801cc1e:	d904      	bls.n	801cc2a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 801cc20:	6839      	ldr	r1, [r7, #0]
 801cc22:	6878      	ldr	r0, [r7, #4]
 801cc24:	f000 f954 	bl	801ced0 <USBD_CtlError>
 801cc28:	e075      	b.n	801cd16 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 801cc2a:	687b      	ldr	r3, [r7, #4]
 801cc2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801cc30:	2b02      	cmp	r3, #2
 801cc32:	d002      	beq.n	801cc3a <USBD_SetConfig+0x36>
 801cc34:	2b03      	cmp	r3, #3
 801cc36:	d023      	beq.n	801cc80 <USBD_SetConfig+0x7c>
 801cc38:	e062      	b.n	801cd00 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 801cc3a:	4b38      	ldr	r3, [pc, #224]	; (801cd1c <USBD_SetConfig+0x118>)
 801cc3c:	781b      	ldrb	r3, [r3, #0]
 801cc3e:	2b00      	cmp	r3, #0
 801cc40:	d01a      	beq.n	801cc78 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 801cc42:	4b36      	ldr	r3, [pc, #216]	; (801cd1c <USBD_SetConfig+0x118>)
 801cc44:	781b      	ldrb	r3, [r3, #0]
 801cc46:	461a      	mov	r2, r3
 801cc48:	687b      	ldr	r3, [r7, #4]
 801cc4a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801cc4c:	687b      	ldr	r3, [r7, #4]
 801cc4e:	2203      	movs	r2, #3
 801cc50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 801cc54:	4b31      	ldr	r3, [pc, #196]	; (801cd1c <USBD_SetConfig+0x118>)
 801cc56:	781b      	ldrb	r3, [r3, #0]
 801cc58:	4619      	mov	r1, r3
 801cc5a:	6878      	ldr	r0, [r7, #4]
 801cc5c:	f7ff f9f4 	bl	801c048 <USBD_SetClassConfig>
 801cc60:	4603      	mov	r3, r0
 801cc62:	2b02      	cmp	r3, #2
 801cc64:	d104      	bne.n	801cc70 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 801cc66:	6839      	ldr	r1, [r7, #0]
 801cc68:	6878      	ldr	r0, [r7, #4]
 801cc6a:	f000 f931 	bl	801ced0 <USBD_CtlError>
            return;
 801cc6e:	e052      	b.n	801cd16 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 801cc70:	6878      	ldr	r0, [r7, #4]
 801cc72:	f000 f9f5 	bl	801d060 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 801cc76:	e04e      	b.n	801cd16 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 801cc78:	6878      	ldr	r0, [r7, #4]
 801cc7a:	f000 f9f1 	bl	801d060 <USBD_CtlSendStatus>
        break;
 801cc7e:	e04a      	b.n	801cd16 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 801cc80:	4b26      	ldr	r3, [pc, #152]	; (801cd1c <USBD_SetConfig+0x118>)
 801cc82:	781b      	ldrb	r3, [r3, #0]
 801cc84:	2b00      	cmp	r3, #0
 801cc86:	d112      	bne.n	801ccae <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801cc88:	687b      	ldr	r3, [r7, #4]
 801cc8a:	2202      	movs	r2, #2
 801cc8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 801cc90:	4b22      	ldr	r3, [pc, #136]	; (801cd1c <USBD_SetConfig+0x118>)
 801cc92:	781b      	ldrb	r3, [r3, #0]
 801cc94:	461a      	mov	r2, r3
 801cc96:	687b      	ldr	r3, [r7, #4]
 801cc98:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 801cc9a:	4b20      	ldr	r3, [pc, #128]	; (801cd1c <USBD_SetConfig+0x118>)
 801cc9c:	781b      	ldrb	r3, [r3, #0]
 801cc9e:	4619      	mov	r1, r3
 801cca0:	6878      	ldr	r0, [r7, #4]
 801cca2:	f7ff f9f0 	bl	801c086 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 801cca6:	6878      	ldr	r0, [r7, #4]
 801cca8:	f000 f9da 	bl	801d060 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 801ccac:	e033      	b.n	801cd16 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 801ccae:	4b1b      	ldr	r3, [pc, #108]	; (801cd1c <USBD_SetConfig+0x118>)
 801ccb0:	781b      	ldrb	r3, [r3, #0]
 801ccb2:	461a      	mov	r2, r3
 801ccb4:	687b      	ldr	r3, [r7, #4]
 801ccb6:	685b      	ldr	r3, [r3, #4]
 801ccb8:	429a      	cmp	r2, r3
 801ccba:	d01d      	beq.n	801ccf8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801ccbc:	687b      	ldr	r3, [r7, #4]
 801ccbe:	685b      	ldr	r3, [r3, #4]
 801ccc0:	b2db      	uxtb	r3, r3
 801ccc2:	4619      	mov	r1, r3
 801ccc4:	6878      	ldr	r0, [r7, #4]
 801ccc6:	f7ff f9de 	bl	801c086 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 801ccca:	4b14      	ldr	r3, [pc, #80]	; (801cd1c <USBD_SetConfig+0x118>)
 801cccc:	781b      	ldrb	r3, [r3, #0]
 801ccce:	461a      	mov	r2, r3
 801ccd0:	687b      	ldr	r3, [r7, #4]
 801ccd2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 801ccd4:	4b11      	ldr	r3, [pc, #68]	; (801cd1c <USBD_SetConfig+0x118>)
 801ccd6:	781b      	ldrb	r3, [r3, #0]
 801ccd8:	4619      	mov	r1, r3
 801ccda:	6878      	ldr	r0, [r7, #4]
 801ccdc:	f7ff f9b4 	bl	801c048 <USBD_SetClassConfig>
 801cce0:	4603      	mov	r3, r0
 801cce2:	2b02      	cmp	r3, #2
 801cce4:	d104      	bne.n	801ccf0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 801cce6:	6839      	ldr	r1, [r7, #0]
 801cce8:	6878      	ldr	r0, [r7, #4]
 801ccea:	f000 f8f1 	bl	801ced0 <USBD_CtlError>
            return;
 801ccee:	e012      	b.n	801cd16 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 801ccf0:	6878      	ldr	r0, [r7, #4]
 801ccf2:	f000 f9b5 	bl	801d060 <USBD_CtlSendStatus>
        break;
 801ccf6:	e00e      	b.n	801cd16 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 801ccf8:	6878      	ldr	r0, [r7, #4]
 801ccfa:	f000 f9b1 	bl	801d060 <USBD_CtlSendStatus>
        break;
 801ccfe:	e00a      	b.n	801cd16 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 801cd00:	6839      	ldr	r1, [r7, #0]
 801cd02:	6878      	ldr	r0, [r7, #4]
 801cd04:	f000 f8e4 	bl	801ced0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 801cd08:	4b04      	ldr	r3, [pc, #16]	; (801cd1c <USBD_SetConfig+0x118>)
 801cd0a:	781b      	ldrb	r3, [r3, #0]
 801cd0c:	4619      	mov	r1, r3
 801cd0e:	6878      	ldr	r0, [r7, #4]
 801cd10:	f7ff f9b9 	bl	801c086 <USBD_ClrClassConfig>
        break;
 801cd14:	bf00      	nop
    }
  }
}
 801cd16:	3708      	adds	r7, #8
 801cd18:	46bd      	mov	sp, r7
 801cd1a:	bd80      	pop	{r7, pc}
 801cd1c:	200006ec 	.word	0x200006ec

0801cd20 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cd20:	b580      	push	{r7, lr}
 801cd22:	b082      	sub	sp, #8
 801cd24:	af00      	add	r7, sp, #0
 801cd26:	6078      	str	r0, [r7, #4]
 801cd28:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801cd2a:	683b      	ldr	r3, [r7, #0]
 801cd2c:	88db      	ldrh	r3, [r3, #6]
 801cd2e:	2b01      	cmp	r3, #1
 801cd30:	d004      	beq.n	801cd3c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801cd32:	6839      	ldr	r1, [r7, #0]
 801cd34:	6878      	ldr	r0, [r7, #4]
 801cd36:	f000 f8cb 	bl	801ced0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801cd3a:	e021      	b.n	801cd80 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 801cd3c:	687b      	ldr	r3, [r7, #4]
 801cd3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801cd42:	2b01      	cmp	r3, #1
 801cd44:	db17      	blt.n	801cd76 <USBD_GetConfig+0x56>
 801cd46:	2b02      	cmp	r3, #2
 801cd48:	dd02      	ble.n	801cd50 <USBD_GetConfig+0x30>
 801cd4a:	2b03      	cmp	r3, #3
 801cd4c:	d00b      	beq.n	801cd66 <USBD_GetConfig+0x46>
 801cd4e:	e012      	b.n	801cd76 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 801cd50:	687b      	ldr	r3, [r7, #4]
 801cd52:	2200      	movs	r2, #0
 801cd54:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 801cd56:	687b      	ldr	r3, [r7, #4]
 801cd58:	3308      	adds	r3, #8
 801cd5a:	2201      	movs	r2, #1
 801cd5c:	4619      	mov	r1, r3
 801cd5e:	6878      	ldr	r0, [r7, #4]
 801cd60:	f000 f920 	bl	801cfa4 <USBD_CtlSendData>
        break;
 801cd64:	e00c      	b.n	801cd80 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 801cd66:	687b      	ldr	r3, [r7, #4]
 801cd68:	3304      	adds	r3, #4
 801cd6a:	2201      	movs	r2, #1
 801cd6c:	4619      	mov	r1, r3
 801cd6e:	6878      	ldr	r0, [r7, #4]
 801cd70:	f000 f918 	bl	801cfa4 <USBD_CtlSendData>
        break;
 801cd74:	e004      	b.n	801cd80 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 801cd76:	6839      	ldr	r1, [r7, #0]
 801cd78:	6878      	ldr	r0, [r7, #4]
 801cd7a:	f000 f8a9 	bl	801ced0 <USBD_CtlError>
        break;
 801cd7e:	bf00      	nop
}
 801cd80:	bf00      	nop
 801cd82:	3708      	adds	r7, #8
 801cd84:	46bd      	mov	sp, r7
 801cd86:	bd80      	pop	{r7, pc}

0801cd88 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cd88:	b580      	push	{r7, lr}
 801cd8a:	b082      	sub	sp, #8
 801cd8c:	af00      	add	r7, sp, #0
 801cd8e:	6078      	str	r0, [r7, #4]
 801cd90:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801cd92:	687b      	ldr	r3, [r7, #4]
 801cd94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801cd98:	3b01      	subs	r3, #1
 801cd9a:	2b02      	cmp	r3, #2
 801cd9c:	d81e      	bhi.n	801cddc <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801cd9e:	683b      	ldr	r3, [r7, #0]
 801cda0:	88db      	ldrh	r3, [r3, #6]
 801cda2:	2b02      	cmp	r3, #2
 801cda4:	d004      	beq.n	801cdb0 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 801cda6:	6839      	ldr	r1, [r7, #0]
 801cda8:	6878      	ldr	r0, [r7, #4]
 801cdaa:	f000 f891 	bl	801ced0 <USBD_CtlError>
        break;
 801cdae:	e01a      	b.n	801cde6 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801cdb0:	687b      	ldr	r3, [r7, #4]
 801cdb2:	2201      	movs	r2, #1
 801cdb4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 801cdb6:	687b      	ldr	r3, [r7, #4]
 801cdb8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 801cdbc:	2b00      	cmp	r3, #0
 801cdbe:	d005      	beq.n	801cdcc <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801cdc0:	687b      	ldr	r3, [r7, #4]
 801cdc2:	68db      	ldr	r3, [r3, #12]
 801cdc4:	f043 0202 	orr.w	r2, r3, #2
 801cdc8:	687b      	ldr	r3, [r7, #4]
 801cdca:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 801cdcc:	687b      	ldr	r3, [r7, #4]
 801cdce:	330c      	adds	r3, #12
 801cdd0:	2202      	movs	r2, #2
 801cdd2:	4619      	mov	r1, r3
 801cdd4:	6878      	ldr	r0, [r7, #4]
 801cdd6:	f000 f8e5 	bl	801cfa4 <USBD_CtlSendData>
      break;
 801cdda:	e004      	b.n	801cde6 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 801cddc:	6839      	ldr	r1, [r7, #0]
 801cdde:	6878      	ldr	r0, [r7, #4]
 801cde0:	f000 f876 	bl	801ced0 <USBD_CtlError>
      break;
 801cde4:	bf00      	nop
  }
}
 801cde6:	bf00      	nop
 801cde8:	3708      	adds	r7, #8
 801cdea:	46bd      	mov	sp, r7
 801cdec:	bd80      	pop	{r7, pc}

0801cdee <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 801cdee:	b580      	push	{r7, lr}
 801cdf0:	b082      	sub	sp, #8
 801cdf2:	af00      	add	r7, sp, #0
 801cdf4:	6078      	str	r0, [r7, #4]
 801cdf6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801cdf8:	683b      	ldr	r3, [r7, #0]
 801cdfa:	885b      	ldrh	r3, [r3, #2]
 801cdfc:	2b01      	cmp	r3, #1
 801cdfe:	d106      	bne.n	801ce0e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801ce00:	687b      	ldr	r3, [r7, #4]
 801ce02:	2201      	movs	r2, #1
 801ce04:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 801ce08:	6878      	ldr	r0, [r7, #4]
 801ce0a:	f000 f929 	bl	801d060 <USBD_CtlSendStatus>
  }
}
 801ce0e:	bf00      	nop
 801ce10:	3708      	adds	r7, #8
 801ce12:	46bd      	mov	sp, r7
 801ce14:	bd80      	pop	{r7, pc}

0801ce16 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 801ce16:	b580      	push	{r7, lr}
 801ce18:	b082      	sub	sp, #8
 801ce1a:	af00      	add	r7, sp, #0
 801ce1c:	6078      	str	r0, [r7, #4]
 801ce1e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801ce20:	687b      	ldr	r3, [r7, #4]
 801ce22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801ce26:	3b01      	subs	r3, #1
 801ce28:	2b02      	cmp	r3, #2
 801ce2a:	d80b      	bhi.n	801ce44 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801ce2c:	683b      	ldr	r3, [r7, #0]
 801ce2e:	885b      	ldrh	r3, [r3, #2]
 801ce30:	2b01      	cmp	r3, #1
 801ce32:	d10c      	bne.n	801ce4e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 801ce34:	687b      	ldr	r3, [r7, #4]
 801ce36:	2200      	movs	r2, #0
 801ce38:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 801ce3c:	6878      	ldr	r0, [r7, #4]
 801ce3e:	f000 f90f 	bl	801d060 <USBD_CtlSendStatus>
      }
      break;
 801ce42:	e004      	b.n	801ce4e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 801ce44:	6839      	ldr	r1, [r7, #0]
 801ce46:	6878      	ldr	r0, [r7, #4]
 801ce48:	f000 f842 	bl	801ced0 <USBD_CtlError>
      break;
 801ce4c:	e000      	b.n	801ce50 <USBD_ClrFeature+0x3a>
      break;
 801ce4e:	bf00      	nop
  }
}
 801ce50:	bf00      	nop
 801ce52:	3708      	adds	r7, #8
 801ce54:	46bd      	mov	sp, r7
 801ce56:	bd80      	pop	{r7, pc}

0801ce58 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801ce58:	b480      	push	{r7}
 801ce5a:	b083      	sub	sp, #12
 801ce5c:	af00      	add	r7, sp, #0
 801ce5e:	6078      	str	r0, [r7, #4]
 801ce60:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 801ce62:	683b      	ldr	r3, [r7, #0]
 801ce64:	781a      	ldrb	r2, [r3, #0]
 801ce66:	687b      	ldr	r3, [r7, #4]
 801ce68:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 801ce6a:	683b      	ldr	r3, [r7, #0]
 801ce6c:	785a      	ldrb	r2, [r3, #1]
 801ce6e:	687b      	ldr	r3, [r7, #4]
 801ce70:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 801ce72:	683b      	ldr	r3, [r7, #0]
 801ce74:	3302      	adds	r3, #2
 801ce76:	781b      	ldrb	r3, [r3, #0]
 801ce78:	b29a      	uxth	r2, r3
 801ce7a:	683b      	ldr	r3, [r7, #0]
 801ce7c:	3303      	adds	r3, #3
 801ce7e:	781b      	ldrb	r3, [r3, #0]
 801ce80:	b29b      	uxth	r3, r3
 801ce82:	021b      	lsls	r3, r3, #8
 801ce84:	b29b      	uxth	r3, r3
 801ce86:	4413      	add	r3, r2
 801ce88:	b29a      	uxth	r2, r3
 801ce8a:	687b      	ldr	r3, [r7, #4]
 801ce8c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 801ce8e:	683b      	ldr	r3, [r7, #0]
 801ce90:	3304      	adds	r3, #4
 801ce92:	781b      	ldrb	r3, [r3, #0]
 801ce94:	b29a      	uxth	r2, r3
 801ce96:	683b      	ldr	r3, [r7, #0]
 801ce98:	3305      	adds	r3, #5
 801ce9a:	781b      	ldrb	r3, [r3, #0]
 801ce9c:	b29b      	uxth	r3, r3
 801ce9e:	021b      	lsls	r3, r3, #8
 801cea0:	b29b      	uxth	r3, r3
 801cea2:	4413      	add	r3, r2
 801cea4:	b29a      	uxth	r2, r3
 801cea6:	687b      	ldr	r3, [r7, #4]
 801cea8:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 801ceaa:	683b      	ldr	r3, [r7, #0]
 801ceac:	3306      	adds	r3, #6
 801ceae:	781b      	ldrb	r3, [r3, #0]
 801ceb0:	b29a      	uxth	r2, r3
 801ceb2:	683b      	ldr	r3, [r7, #0]
 801ceb4:	3307      	adds	r3, #7
 801ceb6:	781b      	ldrb	r3, [r3, #0]
 801ceb8:	b29b      	uxth	r3, r3
 801ceba:	021b      	lsls	r3, r3, #8
 801cebc:	b29b      	uxth	r3, r3
 801cebe:	4413      	add	r3, r2
 801cec0:	b29a      	uxth	r2, r3
 801cec2:	687b      	ldr	r3, [r7, #4]
 801cec4:	80da      	strh	r2, [r3, #6]

}
 801cec6:	bf00      	nop
 801cec8:	370c      	adds	r7, #12
 801ceca:	46bd      	mov	sp, r7
 801cecc:	bc80      	pop	{r7}
 801cece:	4770      	bx	lr

0801ced0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 801ced0:	b580      	push	{r7, lr}
 801ced2:	b082      	sub	sp, #8
 801ced4:	af00      	add	r7, sp, #0
 801ced6:	6078      	str	r0, [r7, #4]
 801ced8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 801ceda:	2180      	movs	r1, #128	; 0x80
 801cedc:	6878      	ldr	r0, [r7, #4]
 801cede:	f000 fba7 	bl	801d630 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 801cee2:	2100      	movs	r1, #0
 801cee4:	6878      	ldr	r0, [r7, #4]
 801cee6:	f000 fba3 	bl	801d630 <USBD_LL_StallEP>
}
 801ceea:	bf00      	nop
 801ceec:	3708      	adds	r7, #8
 801ceee:	46bd      	mov	sp, r7
 801cef0:	bd80      	pop	{r7, pc}

0801cef2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801cef2:	b580      	push	{r7, lr}
 801cef4:	b086      	sub	sp, #24
 801cef6:	af00      	add	r7, sp, #0
 801cef8:	60f8      	str	r0, [r7, #12]
 801cefa:	60b9      	str	r1, [r7, #8]
 801cefc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801cefe:	2300      	movs	r3, #0
 801cf00:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 801cf02:	68fb      	ldr	r3, [r7, #12]
 801cf04:	2b00      	cmp	r3, #0
 801cf06:	d032      	beq.n	801cf6e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 801cf08:	68f8      	ldr	r0, [r7, #12]
 801cf0a:	f000 f834 	bl	801cf76 <USBD_GetLen>
 801cf0e:	4603      	mov	r3, r0
 801cf10:	3301      	adds	r3, #1
 801cf12:	b29b      	uxth	r3, r3
 801cf14:	005b      	lsls	r3, r3, #1
 801cf16:	b29a      	uxth	r2, r3
 801cf18:	687b      	ldr	r3, [r7, #4]
 801cf1a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 801cf1c:	7dfb      	ldrb	r3, [r7, #23]
 801cf1e:	1c5a      	adds	r2, r3, #1
 801cf20:	75fa      	strb	r2, [r7, #23]
 801cf22:	461a      	mov	r2, r3
 801cf24:	68bb      	ldr	r3, [r7, #8]
 801cf26:	4413      	add	r3, r2
 801cf28:	687a      	ldr	r2, [r7, #4]
 801cf2a:	7812      	ldrb	r2, [r2, #0]
 801cf2c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 801cf2e:	7dfb      	ldrb	r3, [r7, #23]
 801cf30:	1c5a      	adds	r2, r3, #1
 801cf32:	75fa      	strb	r2, [r7, #23]
 801cf34:	461a      	mov	r2, r3
 801cf36:	68bb      	ldr	r3, [r7, #8]
 801cf38:	4413      	add	r3, r2
 801cf3a:	2203      	movs	r2, #3
 801cf3c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 801cf3e:	e012      	b.n	801cf66 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 801cf40:	68fb      	ldr	r3, [r7, #12]
 801cf42:	1c5a      	adds	r2, r3, #1
 801cf44:	60fa      	str	r2, [r7, #12]
 801cf46:	7dfa      	ldrb	r2, [r7, #23]
 801cf48:	1c51      	adds	r1, r2, #1
 801cf4a:	75f9      	strb	r1, [r7, #23]
 801cf4c:	4611      	mov	r1, r2
 801cf4e:	68ba      	ldr	r2, [r7, #8]
 801cf50:	440a      	add	r2, r1
 801cf52:	781b      	ldrb	r3, [r3, #0]
 801cf54:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 801cf56:	7dfb      	ldrb	r3, [r7, #23]
 801cf58:	1c5a      	adds	r2, r3, #1
 801cf5a:	75fa      	strb	r2, [r7, #23]
 801cf5c:	461a      	mov	r2, r3
 801cf5e:	68bb      	ldr	r3, [r7, #8]
 801cf60:	4413      	add	r3, r2
 801cf62:	2200      	movs	r2, #0
 801cf64:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 801cf66:	68fb      	ldr	r3, [r7, #12]
 801cf68:	781b      	ldrb	r3, [r3, #0]
 801cf6a:	2b00      	cmp	r3, #0
 801cf6c:	d1e8      	bne.n	801cf40 <USBD_GetString+0x4e>
    }
  }
}
 801cf6e:	bf00      	nop
 801cf70:	3718      	adds	r7, #24
 801cf72:	46bd      	mov	sp, r7
 801cf74:	bd80      	pop	{r7, pc}

0801cf76 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801cf76:	b480      	push	{r7}
 801cf78:	b085      	sub	sp, #20
 801cf7a:	af00      	add	r7, sp, #0
 801cf7c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801cf7e:	2300      	movs	r3, #0
 801cf80:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 801cf82:	e005      	b.n	801cf90 <USBD_GetLen+0x1a>
  {
    len++;
 801cf84:	7bfb      	ldrb	r3, [r7, #15]
 801cf86:	3301      	adds	r3, #1
 801cf88:	73fb      	strb	r3, [r7, #15]
    buf++;
 801cf8a:	687b      	ldr	r3, [r7, #4]
 801cf8c:	3301      	adds	r3, #1
 801cf8e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 801cf90:	687b      	ldr	r3, [r7, #4]
 801cf92:	781b      	ldrb	r3, [r3, #0]
 801cf94:	2b00      	cmp	r3, #0
 801cf96:	d1f5      	bne.n	801cf84 <USBD_GetLen+0xe>
  }

  return len;
 801cf98:	7bfb      	ldrb	r3, [r7, #15]
}
 801cf9a:	4618      	mov	r0, r3
 801cf9c:	3714      	adds	r7, #20
 801cf9e:	46bd      	mov	sp, r7
 801cfa0:	bc80      	pop	{r7}
 801cfa2:	4770      	bx	lr

0801cfa4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 801cfa4:	b580      	push	{r7, lr}
 801cfa6:	b084      	sub	sp, #16
 801cfa8:	af00      	add	r7, sp, #0
 801cfaa:	60f8      	str	r0, [r7, #12]
 801cfac:	60b9      	str	r1, [r7, #8]
 801cfae:	4613      	mov	r3, r2
 801cfb0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801cfb2:	68fb      	ldr	r3, [r7, #12]
 801cfb4:	2202      	movs	r2, #2
 801cfb6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801cfba:	88fa      	ldrh	r2, [r7, #6]
 801cfbc:	68fb      	ldr	r3, [r7, #12]
 801cfbe:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 801cfc0:	88fa      	ldrh	r2, [r7, #6]
 801cfc2:	68fb      	ldr	r3, [r7, #12]
 801cfc4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801cfc6:	88fb      	ldrh	r3, [r7, #6]
 801cfc8:	68ba      	ldr	r2, [r7, #8]
 801cfca:	2100      	movs	r1, #0
 801cfcc:	68f8      	ldr	r0, [r7, #12]
 801cfce:	f000 fbb8 	bl	801d742 <USBD_LL_Transmit>

  return USBD_OK;
 801cfd2:	2300      	movs	r3, #0
}
 801cfd4:	4618      	mov	r0, r3
 801cfd6:	3710      	adds	r7, #16
 801cfd8:	46bd      	mov	sp, r7
 801cfda:	bd80      	pop	{r7, pc}

0801cfdc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 801cfdc:	b580      	push	{r7, lr}
 801cfde:	b084      	sub	sp, #16
 801cfe0:	af00      	add	r7, sp, #0
 801cfe2:	60f8      	str	r0, [r7, #12]
 801cfe4:	60b9      	str	r1, [r7, #8]
 801cfe6:	4613      	mov	r3, r2
 801cfe8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801cfea:	88fb      	ldrh	r3, [r7, #6]
 801cfec:	68ba      	ldr	r2, [r7, #8]
 801cfee:	2100      	movs	r1, #0
 801cff0:	68f8      	ldr	r0, [r7, #12]
 801cff2:	f000 fba6 	bl	801d742 <USBD_LL_Transmit>

  return USBD_OK;
 801cff6:	2300      	movs	r3, #0
}
 801cff8:	4618      	mov	r0, r3
 801cffa:	3710      	adds	r7, #16
 801cffc:	46bd      	mov	sp, r7
 801cffe:	bd80      	pop	{r7, pc}

0801d000 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 801d000:	b580      	push	{r7, lr}
 801d002:	b084      	sub	sp, #16
 801d004:	af00      	add	r7, sp, #0
 801d006:	60f8      	str	r0, [r7, #12]
 801d008:	60b9      	str	r1, [r7, #8]
 801d00a:	4613      	mov	r3, r2
 801d00c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801d00e:	68fb      	ldr	r3, [r7, #12]
 801d010:	2203      	movs	r2, #3
 801d012:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801d016:	88fa      	ldrh	r2, [r7, #6]
 801d018:	68fb      	ldr	r3, [r7, #12]
 801d01a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 801d01e:	88fa      	ldrh	r2, [r7, #6]
 801d020:	68fb      	ldr	r3, [r7, #12]
 801d022:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801d026:	88fb      	ldrh	r3, [r7, #6]
 801d028:	68ba      	ldr	r2, [r7, #8]
 801d02a:	2100      	movs	r1, #0
 801d02c:	68f8      	ldr	r0, [r7, #12]
 801d02e:	f000 fbab 	bl	801d788 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801d032:	2300      	movs	r3, #0
}
 801d034:	4618      	mov	r0, r3
 801d036:	3710      	adds	r7, #16
 801d038:	46bd      	mov	sp, r7
 801d03a:	bd80      	pop	{r7, pc}

0801d03c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 801d03c:	b580      	push	{r7, lr}
 801d03e:	b084      	sub	sp, #16
 801d040:	af00      	add	r7, sp, #0
 801d042:	60f8      	str	r0, [r7, #12]
 801d044:	60b9      	str	r1, [r7, #8]
 801d046:	4613      	mov	r3, r2
 801d048:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801d04a:	88fb      	ldrh	r3, [r7, #6]
 801d04c:	68ba      	ldr	r2, [r7, #8]
 801d04e:	2100      	movs	r1, #0
 801d050:	68f8      	ldr	r0, [r7, #12]
 801d052:	f000 fb99 	bl	801d788 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801d056:	2300      	movs	r3, #0
}
 801d058:	4618      	mov	r0, r3
 801d05a:	3710      	adds	r7, #16
 801d05c:	46bd      	mov	sp, r7
 801d05e:	bd80      	pop	{r7, pc}

0801d060 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801d060:	b580      	push	{r7, lr}
 801d062:	b082      	sub	sp, #8
 801d064:	af00      	add	r7, sp, #0
 801d066:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801d068:	687b      	ldr	r3, [r7, #4]
 801d06a:	2204      	movs	r2, #4
 801d06c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801d070:	2300      	movs	r3, #0
 801d072:	2200      	movs	r2, #0
 801d074:	2100      	movs	r1, #0
 801d076:	6878      	ldr	r0, [r7, #4]
 801d078:	f000 fb63 	bl	801d742 <USBD_LL_Transmit>

  return USBD_OK;
 801d07c:	2300      	movs	r3, #0
}
 801d07e:	4618      	mov	r0, r3
 801d080:	3708      	adds	r7, #8
 801d082:	46bd      	mov	sp, r7
 801d084:	bd80      	pop	{r7, pc}

0801d086 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801d086:	b580      	push	{r7, lr}
 801d088:	b082      	sub	sp, #8
 801d08a:	af00      	add	r7, sp, #0
 801d08c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801d08e:	687b      	ldr	r3, [r7, #4]
 801d090:	2205      	movs	r2, #5
 801d092:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801d096:	2300      	movs	r3, #0
 801d098:	2200      	movs	r2, #0
 801d09a:	2100      	movs	r1, #0
 801d09c:	6878      	ldr	r0, [r7, #4]
 801d09e:	f000 fb73 	bl	801d788 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801d0a2:	2300      	movs	r3, #0
}
 801d0a4:	4618      	mov	r0, r3
 801d0a6:	3708      	adds	r7, #8
 801d0a8:	46bd      	mov	sp, r7
 801d0aa:	bd80      	pop	{r7, pc}

0801d0ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801d0ac:	b580      	push	{r7, lr}
 801d0ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
	  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801d0b0:	2200      	movs	r2, #0
 801d0b2:	490e      	ldr	r1, [pc, #56]	; (801d0ec <MX_USB_DEVICE_Init+0x40>)
 801d0b4:	480e      	ldr	r0, [pc, #56]	; (801d0f0 <MX_USB_DEVICE_Init+0x44>)
 801d0b6:	f7fe ff6d 	bl	801bf94 <USBD_Init>
 801d0ba:	4603      	mov	r3, r0
 801d0bc:	2b00      	cmp	r3, #0
 801d0be:	d001      	beq.n	801d0c4 <MX_USB_DEVICE_Init+0x18>
	  {
	    Error_Handler();
 801d0c0:	f7f7 fc12 	bl	80148e8 <Error_Handler>
	  }
#if 1
	  if (USBD_RegisterClass(&hUsbDeviceFS, &DFR_USBD_COMPOSITE) != USBD_OK)
 801d0c4:	490b      	ldr	r1, [pc, #44]	; (801d0f4 <MX_USB_DEVICE_Init+0x48>)
 801d0c6:	480a      	ldr	r0, [pc, #40]	; (801d0f0 <MX_USB_DEVICE_Init+0x44>)
 801d0c8:	f7fe ff8f 	bl	801bfea <USBD_RegisterClass>
 801d0cc:	4603      	mov	r3, r0
 801d0ce:	2b00      	cmp	r3, #0
 801d0d0:	d001      	beq.n	801d0d6 <MX_USB_DEVICE_Init+0x2a>
	  {
	    Error_Handler();
 801d0d2:	f7f7 fc09 	bl	80148e8 <Error_Handler>

	  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &DFR_USBD_CDC_fops_FS) != USBD_OK)
	  {
	    Error_Handler();
	  }*/
	  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801d0d6:	4806      	ldr	r0, [pc, #24]	; (801d0f0 <MX_USB_DEVICE_Init+0x44>)
 801d0d8:	f7fe ffa0 	bl	801c01c <USBD_Start>
 801d0dc:	4603      	mov	r3, r0
 801d0de:	2b00      	cmp	r3, #0
 801d0e0:	d001      	beq.n	801d0e6 <MX_USB_DEVICE_Init+0x3a>
	  {
	    Error_Handler();
 801d0e2:	f7f7 fc01 	bl	80148e8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
#endif
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801d0e6:	bf00      	nop
 801d0e8:	bd80      	pop	{r7, pc}
 801d0ea:	bf00      	nop
 801d0ec:	20000380 	.word	0x20000380
 801d0f0:	20001514 	.word	0x20001514
 801d0f4:	20000124 	.word	0x20000124

0801d0f8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d0f8:	b480      	push	{r7}
 801d0fa:	b083      	sub	sp, #12
 801d0fc:	af00      	add	r7, sp, #0
 801d0fe:	4603      	mov	r3, r0
 801d100:	6039      	str	r1, [r7, #0]
 801d102:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801d104:	683b      	ldr	r3, [r7, #0]
 801d106:	2212      	movs	r2, #18
 801d108:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801d10a:	4b03      	ldr	r3, [pc, #12]	; (801d118 <USBD_FS_DeviceDescriptor+0x20>)
}
 801d10c:	4618      	mov	r0, r3
 801d10e:	370c      	adds	r7, #12
 801d110:	46bd      	mov	sp, r7
 801d112:	bc80      	pop	{r7}
 801d114:	4770      	bx	lr
 801d116:	bf00      	nop
 801d118:	2000039c 	.word	0x2000039c

0801d11c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d11c:	b480      	push	{r7}
 801d11e:	b083      	sub	sp, #12
 801d120:	af00      	add	r7, sp, #0
 801d122:	4603      	mov	r3, r0
 801d124:	6039      	str	r1, [r7, #0]
 801d126:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801d128:	683b      	ldr	r3, [r7, #0]
 801d12a:	2204      	movs	r2, #4
 801d12c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801d12e:	4b03      	ldr	r3, [pc, #12]	; (801d13c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801d130:	4618      	mov	r0, r3
 801d132:	370c      	adds	r7, #12
 801d134:	46bd      	mov	sp, r7
 801d136:	bc80      	pop	{r7}
 801d138:	4770      	bx	lr
 801d13a:	bf00      	nop
 801d13c:	200003b0 	.word	0x200003b0

0801d140 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d140:	b580      	push	{r7, lr}
 801d142:	b082      	sub	sp, #8
 801d144:	af00      	add	r7, sp, #0
 801d146:	4603      	mov	r3, r0
 801d148:	6039      	str	r1, [r7, #0]
 801d14a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801d14c:	79fb      	ldrb	r3, [r7, #7]
 801d14e:	2b00      	cmp	r3, #0
 801d150:	d105      	bne.n	801d15e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801d152:	683a      	ldr	r2, [r7, #0]
 801d154:	4907      	ldr	r1, [pc, #28]	; (801d174 <USBD_FS_ProductStrDescriptor+0x34>)
 801d156:	4808      	ldr	r0, [pc, #32]	; (801d178 <USBD_FS_ProductStrDescriptor+0x38>)
 801d158:	f7ff fecb 	bl	801cef2 <USBD_GetString>
 801d15c:	e004      	b.n	801d168 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801d15e:	683a      	ldr	r2, [r7, #0]
 801d160:	4904      	ldr	r1, [pc, #16]	; (801d174 <USBD_FS_ProductStrDescriptor+0x34>)
 801d162:	4805      	ldr	r0, [pc, #20]	; (801d178 <USBD_FS_ProductStrDescriptor+0x38>)
 801d164:	f7ff fec5 	bl	801cef2 <USBD_GetString>
  }
  return USBD_StrDesc;
 801d168:	4b02      	ldr	r3, [pc, #8]	; (801d174 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801d16a:	4618      	mov	r0, r3
 801d16c:	3708      	adds	r7, #8
 801d16e:	46bd      	mov	sp, r7
 801d170:	bd80      	pop	{r7, pc}
 801d172:	bf00      	nop
 801d174:	200017d8 	.word	0x200017d8
 801d178:	0801f478 	.word	0x0801f478

0801d17c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d17c:	b580      	push	{r7, lr}
 801d17e:	b082      	sub	sp, #8
 801d180:	af00      	add	r7, sp, #0
 801d182:	4603      	mov	r3, r0
 801d184:	6039      	str	r1, [r7, #0]
 801d186:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801d188:	683a      	ldr	r2, [r7, #0]
 801d18a:	4904      	ldr	r1, [pc, #16]	; (801d19c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801d18c:	4804      	ldr	r0, [pc, #16]	; (801d1a0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801d18e:	f7ff feb0 	bl	801cef2 <USBD_GetString>
  return USBD_StrDesc;
 801d192:	4b02      	ldr	r3, [pc, #8]	; (801d19c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801d194:	4618      	mov	r0, r3
 801d196:	3708      	adds	r7, #8
 801d198:	46bd      	mov	sp, r7
 801d19a:	bd80      	pop	{r7, pc}
 801d19c:	200017d8 	.word	0x200017d8
 801d1a0:	0801f490 	.word	0x0801f490

0801d1a4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d1a4:	b580      	push	{r7, lr}
 801d1a6:	b082      	sub	sp, #8
 801d1a8:	af00      	add	r7, sp, #0
 801d1aa:	4603      	mov	r3, r0
 801d1ac:	6039      	str	r1, [r7, #0]
 801d1ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801d1b0:	683b      	ldr	r3, [r7, #0]
 801d1b2:	221a      	movs	r2, #26
 801d1b4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801d1b6:	f000 f843 	bl	801d240 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801d1ba:	4b02      	ldr	r3, [pc, #8]	; (801d1c4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801d1bc:	4618      	mov	r0, r3
 801d1be:	3708      	adds	r7, #8
 801d1c0:	46bd      	mov	sp, r7
 801d1c2:	bd80      	pop	{r7, pc}
 801d1c4:	200003b4 	.word	0x200003b4

0801d1c8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d1c8:	b580      	push	{r7, lr}
 801d1ca:	b082      	sub	sp, #8
 801d1cc:	af00      	add	r7, sp, #0
 801d1ce:	4603      	mov	r3, r0
 801d1d0:	6039      	str	r1, [r7, #0]
 801d1d2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801d1d4:	79fb      	ldrb	r3, [r7, #7]
 801d1d6:	2b00      	cmp	r3, #0
 801d1d8:	d105      	bne.n	801d1e6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801d1da:	683a      	ldr	r2, [r7, #0]
 801d1dc:	4907      	ldr	r1, [pc, #28]	; (801d1fc <USBD_FS_ConfigStrDescriptor+0x34>)
 801d1de:	4808      	ldr	r0, [pc, #32]	; (801d200 <USBD_FS_ConfigStrDescriptor+0x38>)
 801d1e0:	f7ff fe87 	bl	801cef2 <USBD_GetString>
 801d1e4:	e004      	b.n	801d1f0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801d1e6:	683a      	ldr	r2, [r7, #0]
 801d1e8:	4904      	ldr	r1, [pc, #16]	; (801d1fc <USBD_FS_ConfigStrDescriptor+0x34>)
 801d1ea:	4805      	ldr	r0, [pc, #20]	; (801d200 <USBD_FS_ConfigStrDescriptor+0x38>)
 801d1ec:	f7ff fe81 	bl	801cef2 <USBD_GetString>
  }
  return USBD_StrDesc;
 801d1f0:	4b02      	ldr	r3, [pc, #8]	; (801d1fc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801d1f2:	4618      	mov	r0, r3
 801d1f4:	3708      	adds	r7, #8
 801d1f6:	46bd      	mov	sp, r7
 801d1f8:	bd80      	pop	{r7, pc}
 801d1fa:	bf00      	nop
 801d1fc:	200017d8 	.word	0x200017d8
 801d200:	0801f498 	.word	0x0801f498

0801d204 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d204:	b580      	push	{r7, lr}
 801d206:	b082      	sub	sp, #8
 801d208:	af00      	add	r7, sp, #0
 801d20a:	4603      	mov	r3, r0
 801d20c:	6039      	str	r1, [r7, #0]
 801d20e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801d210:	79fb      	ldrb	r3, [r7, #7]
 801d212:	2b00      	cmp	r3, #0
 801d214:	d105      	bne.n	801d222 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801d216:	683a      	ldr	r2, [r7, #0]
 801d218:	4907      	ldr	r1, [pc, #28]	; (801d238 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801d21a:	4808      	ldr	r0, [pc, #32]	; (801d23c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801d21c:	f7ff fe69 	bl	801cef2 <USBD_GetString>
 801d220:	e004      	b.n	801d22c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801d222:	683a      	ldr	r2, [r7, #0]
 801d224:	4904      	ldr	r1, [pc, #16]	; (801d238 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801d226:	4805      	ldr	r0, [pc, #20]	; (801d23c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801d228:	f7ff fe63 	bl	801cef2 <USBD_GetString>
  }
  return USBD_StrDesc;
 801d22c:	4b02      	ldr	r3, [pc, #8]	; (801d238 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801d22e:	4618      	mov	r0, r3
 801d230:	3708      	adds	r7, #8
 801d232:	46bd      	mov	sp, r7
 801d234:	bd80      	pop	{r7, pc}
 801d236:	bf00      	nop
 801d238:	200017d8 	.word	0x200017d8
 801d23c:	0801f4a4 	.word	0x0801f4a4

0801d240 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 801d240:	b580      	push	{r7, lr}
 801d242:	b084      	sub	sp, #16
 801d244:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801d246:	4b0f      	ldr	r3, [pc, #60]	; (801d284 <Get_SerialNum+0x44>)
 801d248:	681b      	ldr	r3, [r3, #0]
 801d24a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801d24c:	4b0e      	ldr	r3, [pc, #56]	; (801d288 <Get_SerialNum+0x48>)
 801d24e:	681b      	ldr	r3, [r3, #0]
 801d250:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801d252:	4b0e      	ldr	r3, [pc, #56]	; (801d28c <Get_SerialNum+0x4c>)
 801d254:	681b      	ldr	r3, [r3, #0]
 801d256:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801d258:	68fa      	ldr	r2, [r7, #12]
 801d25a:	687b      	ldr	r3, [r7, #4]
 801d25c:	4413      	add	r3, r2
 801d25e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801d260:	68fb      	ldr	r3, [r7, #12]
 801d262:	2b00      	cmp	r3, #0
 801d264:	d009      	beq.n	801d27a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801d266:	2208      	movs	r2, #8
 801d268:	4909      	ldr	r1, [pc, #36]	; (801d290 <Get_SerialNum+0x50>)
 801d26a:	68f8      	ldr	r0, [r7, #12]
 801d26c:	f000 f814 	bl	801d298 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801d270:	2204      	movs	r2, #4
 801d272:	4908      	ldr	r1, [pc, #32]	; (801d294 <Get_SerialNum+0x54>)
 801d274:	68b8      	ldr	r0, [r7, #8]
 801d276:	f000 f80f 	bl	801d298 <IntToUnicode>
  }
}
 801d27a:	bf00      	nop
 801d27c:	3710      	adds	r7, #16
 801d27e:	46bd      	mov	sp, r7
 801d280:	bd80      	pop	{r7, pc}
 801d282:	bf00      	nop
 801d284:	1ffff7e8 	.word	0x1ffff7e8
 801d288:	1ffff7ec 	.word	0x1ffff7ec
 801d28c:	1ffff7f0 	.word	0x1ffff7f0
 801d290:	200003b6 	.word	0x200003b6
 801d294:	200003c6 	.word	0x200003c6

0801d298 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801d298:	b480      	push	{r7}
 801d29a:	b087      	sub	sp, #28
 801d29c:	af00      	add	r7, sp, #0
 801d29e:	60f8      	str	r0, [r7, #12]
 801d2a0:	60b9      	str	r1, [r7, #8]
 801d2a2:	4613      	mov	r3, r2
 801d2a4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801d2a6:	2300      	movs	r3, #0
 801d2a8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801d2aa:	2300      	movs	r3, #0
 801d2ac:	75fb      	strb	r3, [r7, #23]
 801d2ae:	e027      	b.n	801d300 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801d2b0:	68fb      	ldr	r3, [r7, #12]
 801d2b2:	0f1b      	lsrs	r3, r3, #28
 801d2b4:	2b09      	cmp	r3, #9
 801d2b6:	d80b      	bhi.n	801d2d0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801d2b8:	68fb      	ldr	r3, [r7, #12]
 801d2ba:	0f1b      	lsrs	r3, r3, #28
 801d2bc:	b2da      	uxtb	r2, r3
 801d2be:	7dfb      	ldrb	r3, [r7, #23]
 801d2c0:	005b      	lsls	r3, r3, #1
 801d2c2:	4619      	mov	r1, r3
 801d2c4:	68bb      	ldr	r3, [r7, #8]
 801d2c6:	440b      	add	r3, r1
 801d2c8:	3230      	adds	r2, #48	; 0x30
 801d2ca:	b2d2      	uxtb	r2, r2
 801d2cc:	701a      	strb	r2, [r3, #0]
 801d2ce:	e00a      	b.n	801d2e6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801d2d0:	68fb      	ldr	r3, [r7, #12]
 801d2d2:	0f1b      	lsrs	r3, r3, #28
 801d2d4:	b2da      	uxtb	r2, r3
 801d2d6:	7dfb      	ldrb	r3, [r7, #23]
 801d2d8:	005b      	lsls	r3, r3, #1
 801d2da:	4619      	mov	r1, r3
 801d2dc:	68bb      	ldr	r3, [r7, #8]
 801d2de:	440b      	add	r3, r1
 801d2e0:	3237      	adds	r2, #55	; 0x37
 801d2e2:	b2d2      	uxtb	r2, r2
 801d2e4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801d2e6:	68fb      	ldr	r3, [r7, #12]
 801d2e8:	011b      	lsls	r3, r3, #4
 801d2ea:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801d2ec:	7dfb      	ldrb	r3, [r7, #23]
 801d2ee:	005b      	lsls	r3, r3, #1
 801d2f0:	3301      	adds	r3, #1
 801d2f2:	68ba      	ldr	r2, [r7, #8]
 801d2f4:	4413      	add	r3, r2
 801d2f6:	2200      	movs	r2, #0
 801d2f8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801d2fa:	7dfb      	ldrb	r3, [r7, #23]
 801d2fc:	3301      	adds	r3, #1
 801d2fe:	75fb      	strb	r3, [r7, #23]
 801d300:	7dfa      	ldrb	r2, [r7, #23]
 801d302:	79fb      	ldrb	r3, [r7, #7]
 801d304:	429a      	cmp	r2, r3
 801d306:	d3d3      	bcc.n	801d2b0 <IntToUnicode+0x18>
  }
}
 801d308:	bf00      	nop
 801d30a:	371c      	adds	r7, #28
 801d30c:	46bd      	mov	sp, r7
 801d30e:	bc80      	pop	{r7}
 801d310:	4770      	bx	lr
	...

0801d314 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801d314:	b580      	push	{r7, lr}
 801d316:	b084      	sub	sp, #16
 801d318:	af00      	add	r7, sp, #0
 801d31a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 801d31c:	687b      	ldr	r3, [r7, #4]
 801d31e:	681b      	ldr	r3, [r3, #0]
 801d320:	4a0d      	ldr	r2, [pc, #52]	; (801d358 <HAL_PCD_MspInit+0x44>)
 801d322:	4293      	cmp	r3, r2
 801d324:	d113      	bne.n	801d34e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 801d326:	4b0d      	ldr	r3, [pc, #52]	; (801d35c <HAL_PCD_MspInit+0x48>)
 801d328:	69db      	ldr	r3, [r3, #28]
 801d32a:	4a0c      	ldr	r2, [pc, #48]	; (801d35c <HAL_PCD_MspInit+0x48>)
 801d32c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 801d330:	61d3      	str	r3, [r2, #28]
 801d332:	4b0a      	ldr	r3, [pc, #40]	; (801d35c <HAL_PCD_MspInit+0x48>)
 801d334:	69db      	ldr	r3, [r3, #28]
 801d336:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801d33a:	60fb      	str	r3, [r7, #12]
 801d33c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 801d33e:	2200      	movs	r2, #0
 801d340:	2100      	movs	r1, #0
 801d342:	2014      	movs	r0, #20
 801d344:	f7f8 fa55 	bl	80157f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 801d348:	2014      	movs	r0, #20
 801d34a:	f7f8 fa6e 	bl	801582a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801d34e:	bf00      	nop
 801d350:	3710      	adds	r7, #16
 801d352:	46bd      	mov	sp, r7
 801d354:	bd80      	pop	{r7, pc}
 801d356:	bf00      	nop
 801d358:	40005c00 	.word	0x40005c00
 801d35c:	40021000 	.word	0x40021000

0801d360 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d360:	b580      	push	{r7, lr}
 801d362:	b082      	sub	sp, #8
 801d364:	af00      	add	r7, sp, #0
 801d366:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801d368:	687b      	ldr	r3, [r7, #4]
 801d36a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 801d36e:	687b      	ldr	r3, [r7, #4]
 801d370:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 801d374:	4619      	mov	r1, r3
 801d376:	4610      	mov	r0, r2
 801d378:	f7fe fe98 	bl	801c0ac <USBD_LL_SetupStage>
}
 801d37c:	bf00      	nop
 801d37e:	3708      	adds	r7, #8
 801d380:	46bd      	mov	sp, r7
 801d382:	bd80      	pop	{r7, pc}

0801d384 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d384:	b580      	push	{r7, lr}
 801d386:	b082      	sub	sp, #8
 801d388:	af00      	add	r7, sp, #0
 801d38a:	6078      	str	r0, [r7, #4]
 801d38c:	460b      	mov	r3, r1
 801d38e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801d390:	687b      	ldr	r3, [r7, #4]
 801d392:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 801d396:	78fa      	ldrb	r2, [r7, #3]
 801d398:	6879      	ldr	r1, [r7, #4]
 801d39a:	4613      	mov	r3, r2
 801d39c:	009b      	lsls	r3, r3, #2
 801d39e:	4413      	add	r3, r2
 801d3a0:	00db      	lsls	r3, r3, #3
 801d3a2:	440b      	add	r3, r1
 801d3a4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 801d3a8:	681a      	ldr	r2, [r3, #0]
 801d3aa:	78fb      	ldrb	r3, [r7, #3]
 801d3ac:	4619      	mov	r1, r3
 801d3ae:	f7fe fec8 	bl	801c142 <USBD_LL_DataOutStage>
}
 801d3b2:	bf00      	nop
 801d3b4:	3708      	adds	r7, #8
 801d3b6:	46bd      	mov	sp, r7
 801d3b8:	bd80      	pop	{r7, pc}

0801d3ba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d3ba:	b580      	push	{r7, lr}
 801d3bc:	b082      	sub	sp, #8
 801d3be:	af00      	add	r7, sp, #0
 801d3c0:	6078      	str	r0, [r7, #4]
 801d3c2:	460b      	mov	r3, r1
 801d3c4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801d3c6:	687b      	ldr	r3, [r7, #4]
 801d3c8:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 801d3cc:	78fa      	ldrb	r2, [r7, #3]
 801d3ce:	6879      	ldr	r1, [r7, #4]
 801d3d0:	4613      	mov	r3, r2
 801d3d2:	009b      	lsls	r3, r3, #2
 801d3d4:	4413      	add	r3, r2
 801d3d6:	00db      	lsls	r3, r3, #3
 801d3d8:	440b      	add	r3, r1
 801d3da:	333c      	adds	r3, #60	; 0x3c
 801d3dc:	681a      	ldr	r2, [r3, #0]
 801d3de:	78fb      	ldrb	r3, [r7, #3]
 801d3e0:	4619      	mov	r1, r3
 801d3e2:	f7fe ff1f 	bl	801c224 <USBD_LL_DataInStage>
}
 801d3e6:	bf00      	nop
 801d3e8:	3708      	adds	r7, #8
 801d3ea:	46bd      	mov	sp, r7
 801d3ec:	bd80      	pop	{r7, pc}

0801d3ee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d3ee:	b580      	push	{r7, lr}
 801d3f0:	b082      	sub	sp, #8
 801d3f2:	af00      	add	r7, sp, #0
 801d3f4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801d3f6:	687b      	ldr	r3, [r7, #4]
 801d3f8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 801d3fc:	4618      	mov	r0, r3
 801d3fe:	f7ff f82f 	bl	801c460 <USBD_LL_SOF>
}
 801d402:	bf00      	nop
 801d404:	3708      	adds	r7, #8
 801d406:	46bd      	mov	sp, r7
 801d408:	bd80      	pop	{r7, pc}

0801d40a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 801d40a:	b580      	push	{r7, lr}
 801d40c:	b084      	sub	sp, #16
 801d40e:	af00      	add	r7, sp, #0
 801d410:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801d412:	2301      	movs	r3, #1
 801d414:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 801d416:	687b      	ldr	r3, [r7, #4]
 801d418:	689b      	ldr	r3, [r3, #8]
 801d41a:	2b02      	cmp	r3, #2
 801d41c:	d001      	beq.n	801d422 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801d41e:	f7f7 fa63 	bl	80148e8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801d422:	687b      	ldr	r3, [r7, #4]
 801d424:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 801d428:	7bfa      	ldrb	r2, [r7, #15]
 801d42a:	4611      	mov	r1, r2
 801d42c:	4618      	mov	r0, r3
 801d42e:	f7fe ffdf 	bl	801c3f0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801d432:	687b      	ldr	r3, [r7, #4]
 801d434:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 801d438:	4618      	mov	r0, r3
 801d43a:	f7fe ff98 	bl	801c36e <USBD_LL_Reset>
}
 801d43e:	bf00      	nop
 801d440:	3710      	adds	r7, #16
 801d442:	46bd      	mov	sp, r7
 801d444:	bd80      	pop	{r7, pc}
	...

0801d448 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d448:	b580      	push	{r7, lr}
 801d44a:	b082      	sub	sp, #8
 801d44c:	af00      	add	r7, sp, #0
 801d44e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801d450:	687b      	ldr	r3, [r7, #4]
 801d452:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 801d456:	4618      	mov	r0, r3
 801d458:	f7fe ffd9 	bl	801c40e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801d45c:	687b      	ldr	r3, [r7, #4]
 801d45e:	699b      	ldr	r3, [r3, #24]
 801d460:	2b00      	cmp	r3, #0
 801d462:	d005      	beq.n	801d470 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801d464:	4b04      	ldr	r3, [pc, #16]	; (801d478 <HAL_PCD_SuspendCallback+0x30>)
 801d466:	691b      	ldr	r3, [r3, #16]
 801d468:	4a03      	ldr	r2, [pc, #12]	; (801d478 <HAL_PCD_SuspendCallback+0x30>)
 801d46a:	f043 0306 	orr.w	r3, r3, #6
 801d46e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801d470:	bf00      	nop
 801d472:	3708      	adds	r7, #8
 801d474:	46bd      	mov	sp, r7
 801d476:	bd80      	pop	{r7, pc}
 801d478:	e000ed00 	.word	0xe000ed00

0801d47c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d47c:	b580      	push	{r7, lr}
 801d47e:	b082      	sub	sp, #8
 801d480:	af00      	add	r7, sp, #0
 801d482:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801d484:	687b      	ldr	r3, [r7, #4]
 801d486:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 801d48a:	4618      	mov	r0, r3
 801d48c:	f7fe ffd3 	bl	801c436 <USBD_LL_Resume>
}
 801d490:	bf00      	nop
 801d492:	3708      	adds	r7, #8
 801d494:	46bd      	mov	sp, r7
 801d496:	bd80      	pop	{r7, pc}

0801d498 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801d498:	b580      	push	{r7, lr}
 801d49a:	b082      	sub	sp, #8
 801d49c:	af00      	add	r7, sp, #0
 801d49e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 801d4a0:	4a31      	ldr	r2, [pc, #196]	; (801d568 <USBD_LL_Init+0xd0>)
 801d4a2:	687b      	ldr	r3, [r7, #4]
 801d4a4:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 801d4a8:	687b      	ldr	r3, [r7, #4]
 801d4aa:	4a2f      	ldr	r2, [pc, #188]	; (801d568 <USBD_LL_Init+0xd0>)
 801d4ac:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 801d4b0:	4b2d      	ldr	r3, [pc, #180]	; (801d568 <USBD_LL_Init+0xd0>)
 801d4b2:	4a2e      	ldr	r2, [pc, #184]	; (801d56c <USBD_LL_Init+0xd4>)
 801d4b4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801d4b6:	4b2c      	ldr	r3, [pc, #176]	; (801d568 <USBD_LL_Init+0xd0>)
 801d4b8:	2208      	movs	r2, #8
 801d4ba:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 801d4bc:	4b2a      	ldr	r3, [pc, #168]	; (801d568 <USBD_LL_Init+0xd0>)
 801d4be:	2202      	movs	r2, #2
 801d4c0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801d4c2:	4b29      	ldr	r3, [pc, #164]	; (801d568 <USBD_LL_Init+0xd0>)
 801d4c4:	2200      	movs	r2, #0
 801d4c6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801d4c8:	4b27      	ldr	r3, [pc, #156]	; (801d568 <USBD_LL_Init+0xd0>)
 801d4ca:	2200      	movs	r2, #0
 801d4cc:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 801d4ce:	4b26      	ldr	r3, [pc, #152]	; (801d568 <USBD_LL_Init+0xd0>)
 801d4d0:	2200      	movs	r2, #0
 801d4d2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 801d4d4:	4824      	ldr	r0, [pc, #144]	; (801d568 <USBD_LL_Init+0xd0>)
 801d4d6:	f7f9 fe71 	bl	80171bc <HAL_PCD_Init>
 801d4da:	4603      	mov	r3, r0
 801d4dc:	2b00      	cmp	r3, #0
 801d4de:	d001      	beq.n	801d4e4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 801d4e0:	f7f7 fa02 	bl	80148e8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x40);
 801d4e4:	687b      	ldr	r3, [r7, #4]
 801d4e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801d4ea:	2340      	movs	r3, #64	; 0x40
 801d4ec:	2200      	movs	r2, #0
 801d4ee:	2100      	movs	r1, #0
 801d4f0:	f7fb f9a5 	bl	801883e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x80);
 801d4f4:	687b      	ldr	r3, [r7, #4]
 801d4f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801d4fa:	2380      	movs	r3, #128	; 0x80
 801d4fc:	2200      	movs	r2, #0
 801d4fe:	2180      	movs	r1, #128	; 0x80
 801d500:	f7fb f99d 	bl	801883e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , DFR_KEYBOARD_HID_EPIN_ADDR , PCD_SNG_BUF, 0xC0);
 801d504:	687b      	ldr	r3, [r7, #4]
 801d506:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801d50a:	23c0      	movs	r3, #192	; 0xc0
 801d50c:	2200      	movs	r2, #0
 801d50e:	2181      	movs	r1, #129	; 0x81
 801d510:	f7fb f995 	bl	801883e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , DFR_KEYBOARD_HID_EPOUT_ADDR , PCD_SNG_BUF, 0x100);
 801d514:	687b      	ldr	r3, [r7, #4]
 801d516:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801d51a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801d51e:	2200      	movs	r2, #0
 801d520:	2101      	movs	r1, #1
 801d522:	f7fb f98c 	bl	801883e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , DFR_CDC_IN_EP , PCD_SNG_BUF, 0x140);
 801d526:	687b      	ldr	r3, [r7, #4]
 801d528:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801d52c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 801d530:	2200      	movs	r2, #0
 801d532:	2184      	movs	r1, #132	; 0x84
 801d534:	f7fb f983 	bl	801883e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , DFR_CDC_OUT_EP , PCD_SNG_BUF, 0x190);
 801d538:	687b      	ldr	r3, [r7, #4]
 801d53a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801d53e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 801d542:	2200      	movs	r2, #0
 801d544:	2104      	movs	r1, #4
 801d546:	f7fb f97a 	bl	801883e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , DFR_CDC_CMD_EP , PCD_SNG_BUF, 0x180);
 801d54a:	687b      	ldr	r3, [r7, #4]
 801d54c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801d550:	f44f 73c0 	mov.w	r3, #384	; 0x180
 801d554:	2200      	movs	r2, #0
 801d556:	2182      	movs	r1, #130	; 0x82
 801d558:	f7fb f971 	bl	801883e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 801d55c:	2300      	movs	r3, #0
}
 801d55e:	4618      	mov	r0, r3
 801d560:	3708      	adds	r7, #8
 801d562:	46bd      	mov	sp, r7
 801d564:	bd80      	pop	{r7, pc}
 801d566:	bf00      	nop
 801d568:	200019d8 	.word	0x200019d8
 801d56c:	40005c00 	.word	0x40005c00

0801d570 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801d570:	b580      	push	{r7, lr}
 801d572:	b084      	sub	sp, #16
 801d574:	af00      	add	r7, sp, #0
 801d576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d578:	2300      	movs	r3, #0
 801d57a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d57c:	2300      	movs	r3, #0
 801d57e:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 801d580:	687b      	ldr	r3, [r7, #4]
 801d582:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801d586:	4618      	mov	r0, r3
 801d588:	f7f9 ff23 	bl	80173d2 <HAL_PCD_Start>
 801d58c:	4603      	mov	r3, r0
 801d58e:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 801d590:	7bfb      	ldrb	r3, [r7, #15]
 801d592:	4618      	mov	r0, r3
 801d594:	f000 f94e 	bl	801d834 <USBD_Get_USB_Status>
 801d598:	4603      	mov	r3, r0
 801d59a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 801d59c:	7bbb      	ldrb	r3, [r7, #14]
}
 801d59e:	4618      	mov	r0, r3
 801d5a0:	3710      	adds	r7, #16
 801d5a2:	46bd      	mov	sp, r7
 801d5a4:	bd80      	pop	{r7, pc}

0801d5a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801d5a6:	b580      	push	{r7, lr}
 801d5a8:	b084      	sub	sp, #16
 801d5aa:	af00      	add	r7, sp, #0
 801d5ac:	6078      	str	r0, [r7, #4]
 801d5ae:	4608      	mov	r0, r1
 801d5b0:	4611      	mov	r1, r2
 801d5b2:	461a      	mov	r2, r3
 801d5b4:	4603      	mov	r3, r0
 801d5b6:	70fb      	strb	r3, [r7, #3]
 801d5b8:	460b      	mov	r3, r1
 801d5ba:	70bb      	strb	r3, [r7, #2]
 801d5bc:	4613      	mov	r3, r2
 801d5be:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d5c0:	2300      	movs	r3, #0
 801d5c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d5c4:	2300      	movs	r3, #0
 801d5c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801d5c8:	687b      	ldr	r3, [r7, #4]
 801d5ca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801d5ce:	78bb      	ldrb	r3, [r7, #2]
 801d5d0:	883a      	ldrh	r2, [r7, #0]
 801d5d2:	78f9      	ldrb	r1, [r7, #3]
 801d5d4:	f7fa f89d 	bl	8017712 <HAL_PCD_EP_Open>
 801d5d8:	4603      	mov	r3, r0
 801d5da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801d5dc:	7bfb      	ldrb	r3, [r7, #15]
 801d5de:	4618      	mov	r0, r3
 801d5e0:	f000 f928 	bl	801d834 <USBD_Get_USB_Status>
 801d5e4:	4603      	mov	r3, r0
 801d5e6:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 801d5e8:	7bbb      	ldrb	r3, [r7, #14]
}
 801d5ea:	4618      	mov	r0, r3
 801d5ec:	3710      	adds	r7, #16
 801d5ee:	46bd      	mov	sp, r7
 801d5f0:	bd80      	pop	{r7, pc}

0801d5f2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801d5f2:	b580      	push	{r7, lr}
 801d5f4:	b084      	sub	sp, #16
 801d5f6:	af00      	add	r7, sp, #0
 801d5f8:	6078      	str	r0, [r7, #4]
 801d5fa:	460b      	mov	r3, r1
 801d5fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d5fe:	2300      	movs	r3, #0
 801d600:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d602:	2300      	movs	r3, #0
 801d604:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801d606:	687b      	ldr	r3, [r7, #4]
 801d608:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801d60c:	78fa      	ldrb	r2, [r7, #3]
 801d60e:	4611      	mov	r1, r2
 801d610:	4618      	mov	r0, r3
 801d612:	f7fa f8e4 	bl	80177de <HAL_PCD_EP_Close>
 801d616:	4603      	mov	r3, r0
 801d618:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 801d61a:	7bfb      	ldrb	r3, [r7, #15]
 801d61c:	4618      	mov	r0, r3
 801d61e:	f000 f909 	bl	801d834 <USBD_Get_USB_Status>
 801d622:	4603      	mov	r3, r0
 801d624:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 801d626:	7bbb      	ldrb	r3, [r7, #14]
}
 801d628:	4618      	mov	r0, r3
 801d62a:	3710      	adds	r7, #16
 801d62c:	46bd      	mov	sp, r7
 801d62e:	bd80      	pop	{r7, pc}

0801d630 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801d630:	b580      	push	{r7, lr}
 801d632:	b084      	sub	sp, #16
 801d634:	af00      	add	r7, sp, #0
 801d636:	6078      	str	r0, [r7, #4]
 801d638:	460b      	mov	r3, r1
 801d63a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d63c:	2300      	movs	r3, #0
 801d63e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d640:	2300      	movs	r3, #0
 801d642:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801d644:	687b      	ldr	r3, [r7, #4]
 801d646:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801d64a:	78fa      	ldrb	r2, [r7, #3]
 801d64c:	4611      	mov	r1, r2
 801d64e:	4618      	mov	r0, r3
 801d650:	f7fa f9a4 	bl	801799c <HAL_PCD_EP_SetStall>
 801d654:	4603      	mov	r3, r0
 801d656:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801d658:	7bfb      	ldrb	r3, [r7, #15]
 801d65a:	4618      	mov	r0, r3
 801d65c:	f000 f8ea 	bl	801d834 <USBD_Get_USB_Status>
 801d660:	4603      	mov	r3, r0
 801d662:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 801d664:	7bbb      	ldrb	r3, [r7, #14]
}
 801d666:	4618      	mov	r0, r3
 801d668:	3710      	adds	r7, #16
 801d66a:	46bd      	mov	sp, r7
 801d66c:	bd80      	pop	{r7, pc}

0801d66e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801d66e:	b580      	push	{r7, lr}
 801d670:	b084      	sub	sp, #16
 801d672:	af00      	add	r7, sp, #0
 801d674:	6078      	str	r0, [r7, #4]
 801d676:	460b      	mov	r3, r1
 801d678:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d67a:	2300      	movs	r3, #0
 801d67c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d67e:	2300      	movs	r3, #0
 801d680:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 801d682:	687b      	ldr	r3, [r7, #4]
 801d684:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801d688:	78fa      	ldrb	r2, [r7, #3]
 801d68a:	4611      	mov	r1, r2
 801d68c:	4618      	mov	r0, r3
 801d68e:	f7fa f9e5 	bl	8017a5c <HAL_PCD_EP_ClrStall>
 801d692:	4603      	mov	r3, r0
 801d694:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 801d696:	7bfb      	ldrb	r3, [r7, #15]
 801d698:	4618      	mov	r0, r3
 801d69a:	f000 f8cb 	bl	801d834 <USBD_Get_USB_Status>
 801d69e:	4603      	mov	r3, r0
 801d6a0:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 801d6a2:	7bbb      	ldrb	r3, [r7, #14]
}
 801d6a4:	4618      	mov	r0, r3
 801d6a6:	3710      	adds	r7, #16
 801d6a8:	46bd      	mov	sp, r7
 801d6aa:	bd80      	pop	{r7, pc}

0801d6ac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801d6ac:	b480      	push	{r7}
 801d6ae:	b085      	sub	sp, #20
 801d6b0:	af00      	add	r7, sp, #0
 801d6b2:	6078      	str	r0, [r7, #4]
 801d6b4:	460b      	mov	r3, r1
 801d6b6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801d6b8:	687b      	ldr	r3, [r7, #4]
 801d6ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801d6be:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 801d6c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801d6c4:	2b00      	cmp	r3, #0
 801d6c6:	da0c      	bge.n	801d6e2 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 801d6c8:	78fb      	ldrb	r3, [r7, #3]
 801d6ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d6ce:	68f9      	ldr	r1, [r7, #12]
 801d6d0:	1c5a      	adds	r2, r3, #1
 801d6d2:	4613      	mov	r3, r2
 801d6d4:	009b      	lsls	r3, r3, #2
 801d6d6:	4413      	add	r3, r2
 801d6d8:	00db      	lsls	r3, r3, #3
 801d6da:	440b      	add	r3, r1
 801d6dc:	3302      	adds	r3, #2
 801d6de:	781b      	ldrb	r3, [r3, #0]
 801d6e0:	e00b      	b.n	801d6fa <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 801d6e2:	78fb      	ldrb	r3, [r7, #3]
 801d6e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801d6e8:	68f9      	ldr	r1, [r7, #12]
 801d6ea:	4613      	mov	r3, r2
 801d6ec:	009b      	lsls	r3, r3, #2
 801d6ee:	4413      	add	r3, r2
 801d6f0:	00db      	lsls	r3, r3, #3
 801d6f2:	440b      	add	r3, r1
 801d6f4:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 801d6f8:	781b      	ldrb	r3, [r3, #0]
  }
}
 801d6fa:	4618      	mov	r0, r3
 801d6fc:	3714      	adds	r7, #20
 801d6fe:	46bd      	mov	sp, r7
 801d700:	bc80      	pop	{r7}
 801d702:	4770      	bx	lr

0801d704 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801d704:	b580      	push	{r7, lr}
 801d706:	b084      	sub	sp, #16
 801d708:	af00      	add	r7, sp, #0
 801d70a:	6078      	str	r0, [r7, #4]
 801d70c:	460b      	mov	r3, r1
 801d70e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d710:	2300      	movs	r3, #0
 801d712:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d714:	2300      	movs	r3, #0
 801d716:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801d718:	687b      	ldr	r3, [r7, #4]
 801d71a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801d71e:	78fa      	ldrb	r2, [r7, #3]
 801d720:	4611      	mov	r1, r2
 801d722:	4618      	mov	r0, r3
 801d724:	f7f9 ffd0 	bl	80176c8 <HAL_PCD_SetAddress>
 801d728:	4603      	mov	r3, r0
 801d72a:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 801d72c:	7bfb      	ldrb	r3, [r7, #15]
 801d72e:	4618      	mov	r0, r3
 801d730:	f000 f880 	bl	801d834 <USBD_Get_USB_Status>
 801d734:	4603      	mov	r3, r0
 801d736:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 801d738:	7bbb      	ldrb	r3, [r7, #14]
}
 801d73a:	4618      	mov	r0, r3
 801d73c:	3710      	adds	r7, #16
 801d73e:	46bd      	mov	sp, r7
 801d740:	bd80      	pop	{r7, pc}

0801d742 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801d742:	b580      	push	{r7, lr}
 801d744:	b086      	sub	sp, #24
 801d746:	af00      	add	r7, sp, #0
 801d748:	60f8      	str	r0, [r7, #12]
 801d74a:	607a      	str	r2, [r7, #4]
 801d74c:	461a      	mov	r2, r3
 801d74e:	460b      	mov	r3, r1
 801d750:	72fb      	strb	r3, [r7, #11]
 801d752:	4613      	mov	r3, r2
 801d754:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d756:	2300      	movs	r3, #0
 801d758:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d75a:	2300      	movs	r3, #0
 801d75c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801d75e:	68fb      	ldr	r3, [r7, #12]
 801d760:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801d764:	893b      	ldrh	r3, [r7, #8]
 801d766:	7af9      	ldrb	r1, [r7, #11]
 801d768:	687a      	ldr	r2, [r7, #4]
 801d76a:	f7fa f8d4 	bl	8017916 <HAL_PCD_EP_Transmit>
 801d76e:	4603      	mov	r3, r0
 801d770:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 801d772:	7dfb      	ldrb	r3, [r7, #23]
 801d774:	4618      	mov	r0, r3
 801d776:	f000 f85d 	bl	801d834 <USBD_Get_USB_Status>
 801d77a:	4603      	mov	r3, r0
 801d77c:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 801d77e:	7dbb      	ldrb	r3, [r7, #22]
}
 801d780:	4618      	mov	r0, r3
 801d782:	3718      	adds	r7, #24
 801d784:	46bd      	mov	sp, r7
 801d786:	bd80      	pop	{r7, pc}

0801d788 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801d788:	b580      	push	{r7, lr}
 801d78a:	b086      	sub	sp, #24
 801d78c:	af00      	add	r7, sp, #0
 801d78e:	60f8      	str	r0, [r7, #12]
 801d790:	607a      	str	r2, [r7, #4]
 801d792:	461a      	mov	r2, r3
 801d794:	460b      	mov	r3, r1
 801d796:	72fb      	strb	r3, [r7, #11]
 801d798:	4613      	mov	r3, r2
 801d79a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d79c:	2300      	movs	r3, #0
 801d79e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d7a0:	2300      	movs	r3, #0
 801d7a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801d7a4:	68fb      	ldr	r3, [r7, #12]
 801d7a6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801d7aa:	893b      	ldrh	r3, [r7, #8]
 801d7ac:	7af9      	ldrb	r1, [r7, #11]
 801d7ae:	687a      	ldr	r2, [r7, #4]
 801d7b0:	f7fa f85d 	bl	801786e <HAL_PCD_EP_Receive>
 801d7b4:	4603      	mov	r3, r0
 801d7b6:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 801d7b8:	7dfb      	ldrb	r3, [r7, #23]
 801d7ba:	4618      	mov	r0, r3
 801d7bc:	f000 f83a 	bl	801d834 <USBD_Get_USB_Status>
 801d7c0:	4603      	mov	r3, r0
 801d7c2:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 801d7c4:	7dbb      	ldrb	r3, [r7, #22]
}
 801d7c6:	4618      	mov	r0, r3
 801d7c8:	3718      	adds	r7, #24
 801d7ca:	46bd      	mov	sp, r7
 801d7cc:	bd80      	pop	{r7, pc}

0801d7ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801d7ce:	b580      	push	{r7, lr}
 801d7d0:	b082      	sub	sp, #8
 801d7d2:	af00      	add	r7, sp, #0
 801d7d4:	6078      	str	r0, [r7, #4]
 801d7d6:	460b      	mov	r3, r1
 801d7d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801d7da:	687b      	ldr	r3, [r7, #4]
 801d7dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801d7e0:	78fa      	ldrb	r2, [r7, #3]
 801d7e2:	4611      	mov	r1, r2
 801d7e4:	4618      	mov	r0, r3
 801d7e6:	f7fa f87f 	bl	80178e8 <HAL_PCD_EP_GetRxCount>
 801d7ea:	4603      	mov	r3, r0
}
 801d7ec:	4618      	mov	r0, r3
 801d7ee:	3708      	adds	r7, #8
 801d7f0:	46bd      	mov	sp, r7
 801d7f2:	bd80      	pop	{r7, pc}

0801d7f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801d7f4:	b480      	push	{r7}
 801d7f6:	b083      	sub	sp, #12
 801d7f8:	af00      	add	r7, sp, #0
 801d7fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801d7fc:	4b02      	ldr	r3, [pc, #8]	; (801d808 <USBD_static_malloc+0x14>)
}
 801d7fe:	4618      	mov	r0, r3
 801d800:	370c      	adds	r7, #12
 801d802:	46bd      	mov	sp, r7
 801d804:	bc80      	pop	{r7}
 801d806:	4770      	bx	lr
 801d808:	200006f0 	.word	0x200006f0

0801d80c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801d80c:	b480      	push	{r7}
 801d80e:	b083      	sub	sp, #12
 801d810:	af00      	add	r7, sp, #0
 801d812:	6078      	str	r0, [r7, #4]

}
 801d814:	bf00      	nop
 801d816:	370c      	adds	r7, #12
 801d818:	46bd      	mov	sp, r7
 801d81a:	bc80      	pop	{r7}
 801d81c:	4770      	bx	lr

0801d81e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d81e:	b480      	push	{r7}
 801d820:	b083      	sub	sp, #12
 801d822:	af00      	add	r7, sp, #0
 801d824:	6078      	str	r0, [r7, #4]
 801d826:	460b      	mov	r3, r1
 801d828:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 801d82a:	bf00      	nop
 801d82c:	370c      	adds	r7, #12
 801d82e:	46bd      	mov	sp, r7
 801d830:	bc80      	pop	{r7}
 801d832:	4770      	bx	lr

0801d834 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801d834:	b480      	push	{r7}
 801d836:	b085      	sub	sp, #20
 801d838:	af00      	add	r7, sp, #0
 801d83a:	4603      	mov	r3, r0
 801d83c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d83e:	2300      	movs	r3, #0
 801d840:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801d842:	79fb      	ldrb	r3, [r7, #7]
 801d844:	2b03      	cmp	r3, #3
 801d846:	d817      	bhi.n	801d878 <USBD_Get_USB_Status+0x44>
 801d848:	a201      	add	r2, pc, #4	; (adr r2, 801d850 <USBD_Get_USB_Status+0x1c>)
 801d84a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d84e:	bf00      	nop
 801d850:	0801d861 	.word	0x0801d861
 801d854:	0801d867 	.word	0x0801d867
 801d858:	0801d86d 	.word	0x0801d86d
 801d85c:	0801d873 	.word	0x0801d873
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801d860:	2300      	movs	r3, #0
 801d862:	73fb      	strb	r3, [r7, #15]
    break;
 801d864:	e00b      	b.n	801d87e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801d866:	2302      	movs	r3, #2
 801d868:	73fb      	strb	r3, [r7, #15]
    break;
 801d86a:	e008      	b.n	801d87e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801d86c:	2301      	movs	r3, #1
 801d86e:	73fb      	strb	r3, [r7, #15]
    break;
 801d870:	e005      	b.n	801d87e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801d872:	2302      	movs	r3, #2
 801d874:	73fb      	strb	r3, [r7, #15]
    break;
 801d876:	e002      	b.n	801d87e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801d878:	2302      	movs	r3, #2
 801d87a:	73fb      	strb	r3, [r7, #15]
    break;
 801d87c:	bf00      	nop
  }
  return usb_status;
 801d87e:	7bfb      	ldrb	r3, [r7, #15]
}
 801d880:	4618      	mov	r0, r3
 801d882:	3714      	adds	r7, #20
 801d884:	46bd      	mov	sp, r7
 801d886:	bc80      	pop	{r7}
 801d888:	4770      	bx	lr
 801d88a:	bf00      	nop

0801d88c <__errno>:
 801d88c:	4b01      	ldr	r3, [pc, #4]	; (801d894 <__errno+0x8>)
 801d88e:	6818      	ldr	r0, [r3, #0]
 801d890:	4770      	bx	lr
 801d892:	bf00      	nop
 801d894:	200003d0 	.word	0x200003d0

0801d898 <__libc_init_array>:
 801d898:	b570      	push	{r4, r5, r6, lr}
 801d89a:	2500      	movs	r5, #0
 801d89c:	4e0c      	ldr	r6, [pc, #48]	; (801d8d0 <__libc_init_array+0x38>)
 801d89e:	4c0d      	ldr	r4, [pc, #52]	; (801d8d4 <__libc_init_array+0x3c>)
 801d8a0:	1ba4      	subs	r4, r4, r6
 801d8a2:	10a4      	asrs	r4, r4, #2
 801d8a4:	42a5      	cmp	r5, r4
 801d8a6:	d109      	bne.n	801d8bc <__libc_init_array+0x24>
 801d8a8:	f001 fdbc 	bl	801f424 <_init>
 801d8ac:	2500      	movs	r5, #0
 801d8ae:	4e0a      	ldr	r6, [pc, #40]	; (801d8d8 <__libc_init_array+0x40>)
 801d8b0:	4c0a      	ldr	r4, [pc, #40]	; (801d8dc <__libc_init_array+0x44>)
 801d8b2:	1ba4      	subs	r4, r4, r6
 801d8b4:	10a4      	asrs	r4, r4, #2
 801d8b6:	42a5      	cmp	r5, r4
 801d8b8:	d105      	bne.n	801d8c6 <__libc_init_array+0x2e>
 801d8ba:	bd70      	pop	{r4, r5, r6, pc}
 801d8bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801d8c0:	4798      	blx	r3
 801d8c2:	3501      	adds	r5, #1
 801d8c4:	e7ee      	b.n	801d8a4 <__libc_init_array+0xc>
 801d8c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801d8ca:	4798      	blx	r3
 801d8cc:	3501      	adds	r5, #1
 801d8ce:	e7f2      	b.n	801d8b6 <__libc_init_array+0x1e>
 801d8d0:	0801f768 	.word	0x0801f768
 801d8d4:	0801f768 	.word	0x0801f768
 801d8d8:	0801f768 	.word	0x0801f768
 801d8dc:	0801f76c 	.word	0x0801f76c

0801d8e0 <malloc>:
 801d8e0:	4b02      	ldr	r3, [pc, #8]	; (801d8ec <malloc+0xc>)
 801d8e2:	4601      	mov	r1, r0
 801d8e4:	6818      	ldr	r0, [r3, #0]
 801d8e6:	f000 b863 	b.w	801d9b0 <_malloc_r>
 801d8ea:	bf00      	nop
 801d8ec:	200003d0 	.word	0x200003d0

0801d8f0 <memcpy>:
 801d8f0:	b510      	push	{r4, lr}
 801d8f2:	1e43      	subs	r3, r0, #1
 801d8f4:	440a      	add	r2, r1
 801d8f6:	4291      	cmp	r1, r2
 801d8f8:	d100      	bne.n	801d8fc <memcpy+0xc>
 801d8fa:	bd10      	pop	{r4, pc}
 801d8fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d900:	f803 4f01 	strb.w	r4, [r3, #1]!
 801d904:	e7f7      	b.n	801d8f6 <memcpy+0x6>

0801d906 <memset>:
 801d906:	4603      	mov	r3, r0
 801d908:	4402      	add	r2, r0
 801d90a:	4293      	cmp	r3, r2
 801d90c:	d100      	bne.n	801d910 <memset+0xa>
 801d90e:	4770      	bx	lr
 801d910:	f803 1b01 	strb.w	r1, [r3], #1
 801d914:	e7f9      	b.n	801d90a <memset+0x4>
	...

0801d918 <_free_r>:
 801d918:	b538      	push	{r3, r4, r5, lr}
 801d91a:	4605      	mov	r5, r0
 801d91c:	2900      	cmp	r1, #0
 801d91e:	d043      	beq.n	801d9a8 <_free_r+0x90>
 801d920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d924:	1f0c      	subs	r4, r1, #4
 801d926:	2b00      	cmp	r3, #0
 801d928:	bfb8      	it	lt
 801d92a:	18e4      	addlt	r4, r4, r3
 801d92c:	f001 fa42 	bl	801edb4 <__malloc_lock>
 801d930:	4a1e      	ldr	r2, [pc, #120]	; (801d9ac <_free_r+0x94>)
 801d932:	6813      	ldr	r3, [r2, #0]
 801d934:	4610      	mov	r0, r2
 801d936:	b933      	cbnz	r3, 801d946 <_free_r+0x2e>
 801d938:	6063      	str	r3, [r4, #4]
 801d93a:	6014      	str	r4, [r2, #0]
 801d93c:	4628      	mov	r0, r5
 801d93e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d942:	f001 ba38 	b.w	801edb6 <__malloc_unlock>
 801d946:	42a3      	cmp	r3, r4
 801d948:	d90b      	bls.n	801d962 <_free_r+0x4a>
 801d94a:	6821      	ldr	r1, [r4, #0]
 801d94c:	1862      	adds	r2, r4, r1
 801d94e:	4293      	cmp	r3, r2
 801d950:	bf01      	itttt	eq
 801d952:	681a      	ldreq	r2, [r3, #0]
 801d954:	685b      	ldreq	r3, [r3, #4]
 801d956:	1852      	addeq	r2, r2, r1
 801d958:	6022      	streq	r2, [r4, #0]
 801d95a:	6063      	str	r3, [r4, #4]
 801d95c:	6004      	str	r4, [r0, #0]
 801d95e:	e7ed      	b.n	801d93c <_free_r+0x24>
 801d960:	4613      	mov	r3, r2
 801d962:	685a      	ldr	r2, [r3, #4]
 801d964:	b10a      	cbz	r2, 801d96a <_free_r+0x52>
 801d966:	42a2      	cmp	r2, r4
 801d968:	d9fa      	bls.n	801d960 <_free_r+0x48>
 801d96a:	6819      	ldr	r1, [r3, #0]
 801d96c:	1858      	adds	r0, r3, r1
 801d96e:	42a0      	cmp	r0, r4
 801d970:	d10b      	bne.n	801d98a <_free_r+0x72>
 801d972:	6820      	ldr	r0, [r4, #0]
 801d974:	4401      	add	r1, r0
 801d976:	1858      	adds	r0, r3, r1
 801d978:	4282      	cmp	r2, r0
 801d97a:	6019      	str	r1, [r3, #0]
 801d97c:	d1de      	bne.n	801d93c <_free_r+0x24>
 801d97e:	6810      	ldr	r0, [r2, #0]
 801d980:	6852      	ldr	r2, [r2, #4]
 801d982:	4401      	add	r1, r0
 801d984:	6019      	str	r1, [r3, #0]
 801d986:	605a      	str	r2, [r3, #4]
 801d988:	e7d8      	b.n	801d93c <_free_r+0x24>
 801d98a:	d902      	bls.n	801d992 <_free_r+0x7a>
 801d98c:	230c      	movs	r3, #12
 801d98e:	602b      	str	r3, [r5, #0]
 801d990:	e7d4      	b.n	801d93c <_free_r+0x24>
 801d992:	6820      	ldr	r0, [r4, #0]
 801d994:	1821      	adds	r1, r4, r0
 801d996:	428a      	cmp	r2, r1
 801d998:	bf01      	itttt	eq
 801d99a:	6811      	ldreq	r1, [r2, #0]
 801d99c:	6852      	ldreq	r2, [r2, #4]
 801d99e:	1809      	addeq	r1, r1, r0
 801d9a0:	6021      	streq	r1, [r4, #0]
 801d9a2:	6062      	str	r2, [r4, #4]
 801d9a4:	605c      	str	r4, [r3, #4]
 801d9a6:	e7c9      	b.n	801d93c <_free_r+0x24>
 801d9a8:	bd38      	pop	{r3, r4, r5, pc}
 801d9aa:	bf00      	nop
 801d9ac:	20000910 	.word	0x20000910

0801d9b0 <_malloc_r>:
 801d9b0:	b570      	push	{r4, r5, r6, lr}
 801d9b2:	1ccd      	adds	r5, r1, #3
 801d9b4:	f025 0503 	bic.w	r5, r5, #3
 801d9b8:	3508      	adds	r5, #8
 801d9ba:	2d0c      	cmp	r5, #12
 801d9bc:	bf38      	it	cc
 801d9be:	250c      	movcc	r5, #12
 801d9c0:	2d00      	cmp	r5, #0
 801d9c2:	4606      	mov	r6, r0
 801d9c4:	db01      	blt.n	801d9ca <_malloc_r+0x1a>
 801d9c6:	42a9      	cmp	r1, r5
 801d9c8:	d903      	bls.n	801d9d2 <_malloc_r+0x22>
 801d9ca:	230c      	movs	r3, #12
 801d9cc:	6033      	str	r3, [r6, #0]
 801d9ce:	2000      	movs	r0, #0
 801d9d0:	bd70      	pop	{r4, r5, r6, pc}
 801d9d2:	f001 f9ef 	bl	801edb4 <__malloc_lock>
 801d9d6:	4a21      	ldr	r2, [pc, #132]	; (801da5c <_malloc_r+0xac>)
 801d9d8:	6814      	ldr	r4, [r2, #0]
 801d9da:	4621      	mov	r1, r4
 801d9dc:	b991      	cbnz	r1, 801da04 <_malloc_r+0x54>
 801d9de:	4c20      	ldr	r4, [pc, #128]	; (801da60 <_malloc_r+0xb0>)
 801d9e0:	6823      	ldr	r3, [r4, #0]
 801d9e2:	b91b      	cbnz	r3, 801d9ec <_malloc_r+0x3c>
 801d9e4:	4630      	mov	r0, r6
 801d9e6:	f000 fb83 	bl	801e0f0 <_sbrk_r>
 801d9ea:	6020      	str	r0, [r4, #0]
 801d9ec:	4629      	mov	r1, r5
 801d9ee:	4630      	mov	r0, r6
 801d9f0:	f000 fb7e 	bl	801e0f0 <_sbrk_r>
 801d9f4:	1c43      	adds	r3, r0, #1
 801d9f6:	d124      	bne.n	801da42 <_malloc_r+0x92>
 801d9f8:	230c      	movs	r3, #12
 801d9fa:	4630      	mov	r0, r6
 801d9fc:	6033      	str	r3, [r6, #0]
 801d9fe:	f001 f9da 	bl	801edb6 <__malloc_unlock>
 801da02:	e7e4      	b.n	801d9ce <_malloc_r+0x1e>
 801da04:	680b      	ldr	r3, [r1, #0]
 801da06:	1b5b      	subs	r3, r3, r5
 801da08:	d418      	bmi.n	801da3c <_malloc_r+0x8c>
 801da0a:	2b0b      	cmp	r3, #11
 801da0c:	d90f      	bls.n	801da2e <_malloc_r+0x7e>
 801da0e:	600b      	str	r3, [r1, #0]
 801da10:	18cc      	adds	r4, r1, r3
 801da12:	50cd      	str	r5, [r1, r3]
 801da14:	4630      	mov	r0, r6
 801da16:	f001 f9ce 	bl	801edb6 <__malloc_unlock>
 801da1a:	f104 000b 	add.w	r0, r4, #11
 801da1e:	1d23      	adds	r3, r4, #4
 801da20:	f020 0007 	bic.w	r0, r0, #7
 801da24:	1ac3      	subs	r3, r0, r3
 801da26:	d0d3      	beq.n	801d9d0 <_malloc_r+0x20>
 801da28:	425a      	negs	r2, r3
 801da2a:	50e2      	str	r2, [r4, r3]
 801da2c:	e7d0      	b.n	801d9d0 <_malloc_r+0x20>
 801da2e:	684b      	ldr	r3, [r1, #4]
 801da30:	428c      	cmp	r4, r1
 801da32:	bf16      	itet	ne
 801da34:	6063      	strne	r3, [r4, #4]
 801da36:	6013      	streq	r3, [r2, #0]
 801da38:	460c      	movne	r4, r1
 801da3a:	e7eb      	b.n	801da14 <_malloc_r+0x64>
 801da3c:	460c      	mov	r4, r1
 801da3e:	6849      	ldr	r1, [r1, #4]
 801da40:	e7cc      	b.n	801d9dc <_malloc_r+0x2c>
 801da42:	1cc4      	adds	r4, r0, #3
 801da44:	f024 0403 	bic.w	r4, r4, #3
 801da48:	42a0      	cmp	r0, r4
 801da4a:	d005      	beq.n	801da58 <_malloc_r+0xa8>
 801da4c:	1a21      	subs	r1, r4, r0
 801da4e:	4630      	mov	r0, r6
 801da50:	f000 fb4e 	bl	801e0f0 <_sbrk_r>
 801da54:	3001      	adds	r0, #1
 801da56:	d0cf      	beq.n	801d9f8 <_malloc_r+0x48>
 801da58:	6025      	str	r5, [r4, #0]
 801da5a:	e7db      	b.n	801da14 <_malloc_r+0x64>
 801da5c:	20000910 	.word	0x20000910
 801da60:	20000914 	.word	0x20000914

0801da64 <__cvt>:
 801da64:	2b00      	cmp	r3, #0
 801da66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801da6a:	461e      	mov	r6, r3
 801da6c:	bfbb      	ittet	lt
 801da6e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 801da72:	461e      	movlt	r6, r3
 801da74:	2300      	movge	r3, #0
 801da76:	232d      	movlt	r3, #45	; 0x2d
 801da78:	b088      	sub	sp, #32
 801da7a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801da7c:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 801da80:	f027 0720 	bic.w	r7, r7, #32
 801da84:	2f46      	cmp	r7, #70	; 0x46
 801da86:	4614      	mov	r4, r2
 801da88:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801da8a:	700b      	strb	r3, [r1, #0]
 801da8c:	d004      	beq.n	801da98 <__cvt+0x34>
 801da8e:	2f45      	cmp	r7, #69	; 0x45
 801da90:	d100      	bne.n	801da94 <__cvt+0x30>
 801da92:	3501      	adds	r5, #1
 801da94:	2302      	movs	r3, #2
 801da96:	e000      	b.n	801da9a <__cvt+0x36>
 801da98:	2303      	movs	r3, #3
 801da9a:	aa07      	add	r2, sp, #28
 801da9c:	9204      	str	r2, [sp, #16]
 801da9e:	aa06      	add	r2, sp, #24
 801daa0:	e9cd a202 	strd	sl, r2, [sp, #8]
 801daa4:	e9cd 3500 	strd	r3, r5, [sp]
 801daa8:	4622      	mov	r2, r4
 801daaa:	4633      	mov	r3, r6
 801daac:	f000 fbc0 	bl	801e230 <_dtoa_r>
 801dab0:	2f47      	cmp	r7, #71	; 0x47
 801dab2:	4680      	mov	r8, r0
 801dab4:	d102      	bne.n	801dabc <__cvt+0x58>
 801dab6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801dab8:	07db      	lsls	r3, r3, #31
 801daba:	d526      	bpl.n	801db0a <__cvt+0xa6>
 801dabc:	2f46      	cmp	r7, #70	; 0x46
 801dabe:	eb08 0905 	add.w	r9, r8, r5
 801dac2:	d111      	bne.n	801dae8 <__cvt+0x84>
 801dac4:	f898 3000 	ldrb.w	r3, [r8]
 801dac8:	2b30      	cmp	r3, #48	; 0x30
 801daca:	d10a      	bne.n	801dae2 <__cvt+0x7e>
 801dacc:	2200      	movs	r2, #0
 801dace:	2300      	movs	r3, #0
 801dad0:	4620      	mov	r0, r4
 801dad2:	4631      	mov	r1, r6
 801dad4:	f7f0 ffd4 	bl	800ea80 <__aeabi_dcmpeq>
 801dad8:	b918      	cbnz	r0, 801dae2 <__cvt+0x7e>
 801dada:	f1c5 0501 	rsb	r5, r5, #1
 801dade:	f8ca 5000 	str.w	r5, [sl]
 801dae2:	f8da 3000 	ldr.w	r3, [sl]
 801dae6:	4499      	add	r9, r3
 801dae8:	2200      	movs	r2, #0
 801daea:	2300      	movs	r3, #0
 801daec:	4620      	mov	r0, r4
 801daee:	4631      	mov	r1, r6
 801daf0:	f7f0 ffc6 	bl	800ea80 <__aeabi_dcmpeq>
 801daf4:	b938      	cbnz	r0, 801db06 <__cvt+0xa2>
 801daf6:	2230      	movs	r2, #48	; 0x30
 801daf8:	9b07      	ldr	r3, [sp, #28]
 801dafa:	454b      	cmp	r3, r9
 801dafc:	d205      	bcs.n	801db0a <__cvt+0xa6>
 801dafe:	1c59      	adds	r1, r3, #1
 801db00:	9107      	str	r1, [sp, #28]
 801db02:	701a      	strb	r2, [r3, #0]
 801db04:	e7f8      	b.n	801daf8 <__cvt+0x94>
 801db06:	f8cd 901c 	str.w	r9, [sp, #28]
 801db0a:	4640      	mov	r0, r8
 801db0c:	9b07      	ldr	r3, [sp, #28]
 801db0e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801db10:	eba3 0308 	sub.w	r3, r3, r8
 801db14:	6013      	str	r3, [r2, #0]
 801db16:	b008      	add	sp, #32
 801db18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801db1c <__exponent>:
 801db1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801db1e:	2900      	cmp	r1, #0
 801db20:	bfb4      	ite	lt
 801db22:	232d      	movlt	r3, #45	; 0x2d
 801db24:	232b      	movge	r3, #43	; 0x2b
 801db26:	4604      	mov	r4, r0
 801db28:	bfb8      	it	lt
 801db2a:	4249      	neglt	r1, r1
 801db2c:	2909      	cmp	r1, #9
 801db2e:	f804 2b02 	strb.w	r2, [r4], #2
 801db32:	7043      	strb	r3, [r0, #1]
 801db34:	dd21      	ble.n	801db7a <__exponent+0x5e>
 801db36:	f10d 0307 	add.w	r3, sp, #7
 801db3a:	461f      	mov	r7, r3
 801db3c:	260a      	movs	r6, #10
 801db3e:	fb91 f5f6 	sdiv	r5, r1, r6
 801db42:	fb06 1115 	mls	r1, r6, r5, r1
 801db46:	2d09      	cmp	r5, #9
 801db48:	f101 0130 	add.w	r1, r1, #48	; 0x30
 801db4c:	f803 1c01 	strb.w	r1, [r3, #-1]
 801db50:	f103 32ff 	add.w	r2, r3, #4294967295
 801db54:	4629      	mov	r1, r5
 801db56:	dc09      	bgt.n	801db6c <__exponent+0x50>
 801db58:	3130      	adds	r1, #48	; 0x30
 801db5a:	3b02      	subs	r3, #2
 801db5c:	f802 1c01 	strb.w	r1, [r2, #-1]
 801db60:	42bb      	cmp	r3, r7
 801db62:	4622      	mov	r2, r4
 801db64:	d304      	bcc.n	801db70 <__exponent+0x54>
 801db66:	1a10      	subs	r0, r2, r0
 801db68:	b003      	add	sp, #12
 801db6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801db6c:	4613      	mov	r3, r2
 801db6e:	e7e6      	b.n	801db3e <__exponent+0x22>
 801db70:	f813 2b01 	ldrb.w	r2, [r3], #1
 801db74:	f804 2b01 	strb.w	r2, [r4], #1
 801db78:	e7f2      	b.n	801db60 <__exponent+0x44>
 801db7a:	2330      	movs	r3, #48	; 0x30
 801db7c:	4419      	add	r1, r3
 801db7e:	7083      	strb	r3, [r0, #2]
 801db80:	1d02      	adds	r2, r0, #4
 801db82:	70c1      	strb	r1, [r0, #3]
 801db84:	e7ef      	b.n	801db66 <__exponent+0x4a>
	...

0801db88 <_printf_float>:
 801db88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db8c:	b091      	sub	sp, #68	; 0x44
 801db8e:	460c      	mov	r4, r1
 801db90:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 801db92:	4693      	mov	fp, r2
 801db94:	461e      	mov	r6, r3
 801db96:	4605      	mov	r5, r0
 801db98:	f001 f8fe 	bl	801ed98 <_localeconv_r>
 801db9c:	6803      	ldr	r3, [r0, #0]
 801db9e:	4618      	mov	r0, r3
 801dba0:	9309      	str	r3, [sp, #36]	; 0x24
 801dba2:	f7f0 fb41 	bl	800e228 <strlen>
 801dba6:	2300      	movs	r3, #0
 801dba8:	930e      	str	r3, [sp, #56]	; 0x38
 801dbaa:	683b      	ldr	r3, [r7, #0]
 801dbac:	900a      	str	r0, [sp, #40]	; 0x28
 801dbae:	3307      	adds	r3, #7
 801dbb0:	f023 0307 	bic.w	r3, r3, #7
 801dbb4:	f103 0208 	add.w	r2, r3, #8
 801dbb8:	f894 8018 	ldrb.w	r8, [r4, #24]
 801dbbc:	f8d4 a000 	ldr.w	sl, [r4]
 801dbc0:	603a      	str	r2, [r7, #0]
 801dbc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbc6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801dbca:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 801dbce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801dbd2:	930b      	str	r3, [sp, #44]	; 0x2c
 801dbd4:	f04f 32ff 	mov.w	r2, #4294967295
 801dbd8:	4ba6      	ldr	r3, [pc, #664]	; (801de74 <_printf_float+0x2ec>)
 801dbda:	4638      	mov	r0, r7
 801dbdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801dbde:	f7f0 ff81 	bl	800eae4 <__aeabi_dcmpun>
 801dbe2:	bb68      	cbnz	r0, 801dc40 <_printf_float+0xb8>
 801dbe4:	f04f 32ff 	mov.w	r2, #4294967295
 801dbe8:	4ba2      	ldr	r3, [pc, #648]	; (801de74 <_printf_float+0x2ec>)
 801dbea:	4638      	mov	r0, r7
 801dbec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801dbee:	f7f0 ff5b 	bl	800eaa8 <__aeabi_dcmple>
 801dbf2:	bb28      	cbnz	r0, 801dc40 <_printf_float+0xb8>
 801dbf4:	2200      	movs	r2, #0
 801dbf6:	2300      	movs	r3, #0
 801dbf8:	4638      	mov	r0, r7
 801dbfa:	4649      	mov	r1, r9
 801dbfc:	f7f0 ff4a 	bl	800ea94 <__aeabi_dcmplt>
 801dc00:	b110      	cbz	r0, 801dc08 <_printf_float+0x80>
 801dc02:	232d      	movs	r3, #45	; 0x2d
 801dc04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801dc08:	4f9b      	ldr	r7, [pc, #620]	; (801de78 <_printf_float+0x2f0>)
 801dc0a:	4b9c      	ldr	r3, [pc, #624]	; (801de7c <_printf_float+0x2f4>)
 801dc0c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801dc10:	bf98      	it	ls
 801dc12:	461f      	movls	r7, r3
 801dc14:	2303      	movs	r3, #3
 801dc16:	f04f 0900 	mov.w	r9, #0
 801dc1a:	6123      	str	r3, [r4, #16]
 801dc1c:	f02a 0304 	bic.w	r3, sl, #4
 801dc20:	6023      	str	r3, [r4, #0]
 801dc22:	9600      	str	r6, [sp, #0]
 801dc24:	465b      	mov	r3, fp
 801dc26:	aa0f      	add	r2, sp, #60	; 0x3c
 801dc28:	4621      	mov	r1, r4
 801dc2a:	4628      	mov	r0, r5
 801dc2c:	f000 f9e2 	bl	801dff4 <_printf_common>
 801dc30:	3001      	adds	r0, #1
 801dc32:	f040 8090 	bne.w	801dd56 <_printf_float+0x1ce>
 801dc36:	f04f 30ff 	mov.w	r0, #4294967295
 801dc3a:	b011      	add	sp, #68	; 0x44
 801dc3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dc40:	463a      	mov	r2, r7
 801dc42:	464b      	mov	r3, r9
 801dc44:	4638      	mov	r0, r7
 801dc46:	4649      	mov	r1, r9
 801dc48:	f7f0 ff4c 	bl	800eae4 <__aeabi_dcmpun>
 801dc4c:	b110      	cbz	r0, 801dc54 <_printf_float+0xcc>
 801dc4e:	4f8c      	ldr	r7, [pc, #560]	; (801de80 <_printf_float+0x2f8>)
 801dc50:	4b8c      	ldr	r3, [pc, #560]	; (801de84 <_printf_float+0x2fc>)
 801dc52:	e7db      	b.n	801dc0c <_printf_float+0x84>
 801dc54:	6863      	ldr	r3, [r4, #4]
 801dc56:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 801dc5a:	1c59      	adds	r1, r3, #1
 801dc5c:	a80d      	add	r0, sp, #52	; 0x34
 801dc5e:	a90e      	add	r1, sp, #56	; 0x38
 801dc60:	d140      	bne.n	801dce4 <_printf_float+0x15c>
 801dc62:	2306      	movs	r3, #6
 801dc64:	6063      	str	r3, [r4, #4]
 801dc66:	f04f 0c00 	mov.w	ip, #0
 801dc6a:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 801dc6e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 801dc72:	6863      	ldr	r3, [r4, #4]
 801dc74:	6022      	str	r2, [r4, #0]
 801dc76:	e9cd 0803 	strd	r0, r8, [sp, #12]
 801dc7a:	9300      	str	r3, [sp, #0]
 801dc7c:	463a      	mov	r2, r7
 801dc7e:	464b      	mov	r3, r9
 801dc80:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 801dc84:	4628      	mov	r0, r5
 801dc86:	f7ff feed 	bl	801da64 <__cvt>
 801dc8a:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 801dc8e:	2b47      	cmp	r3, #71	; 0x47
 801dc90:	4607      	mov	r7, r0
 801dc92:	d109      	bne.n	801dca8 <_printf_float+0x120>
 801dc94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801dc96:	1cd8      	adds	r0, r3, #3
 801dc98:	db02      	blt.n	801dca0 <_printf_float+0x118>
 801dc9a:	6862      	ldr	r2, [r4, #4]
 801dc9c:	4293      	cmp	r3, r2
 801dc9e:	dd47      	ble.n	801dd30 <_printf_float+0x1a8>
 801dca0:	f1a8 0802 	sub.w	r8, r8, #2
 801dca4:	fa5f f888 	uxtb.w	r8, r8
 801dca8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 801dcac:	990d      	ldr	r1, [sp, #52]	; 0x34
 801dcae:	d824      	bhi.n	801dcfa <_printf_float+0x172>
 801dcb0:	3901      	subs	r1, #1
 801dcb2:	4642      	mov	r2, r8
 801dcb4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801dcb8:	910d      	str	r1, [sp, #52]	; 0x34
 801dcba:	f7ff ff2f 	bl	801db1c <__exponent>
 801dcbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801dcc0:	4681      	mov	r9, r0
 801dcc2:	1813      	adds	r3, r2, r0
 801dcc4:	2a01      	cmp	r2, #1
 801dcc6:	6123      	str	r3, [r4, #16]
 801dcc8:	dc02      	bgt.n	801dcd0 <_printf_float+0x148>
 801dcca:	6822      	ldr	r2, [r4, #0]
 801dccc:	07d1      	lsls	r1, r2, #31
 801dcce:	d501      	bpl.n	801dcd4 <_printf_float+0x14c>
 801dcd0:	3301      	adds	r3, #1
 801dcd2:	6123      	str	r3, [r4, #16]
 801dcd4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 801dcd8:	2b00      	cmp	r3, #0
 801dcda:	d0a2      	beq.n	801dc22 <_printf_float+0x9a>
 801dcdc:	232d      	movs	r3, #45	; 0x2d
 801dcde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801dce2:	e79e      	b.n	801dc22 <_printf_float+0x9a>
 801dce4:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 801dce8:	f000 816e 	beq.w	801dfc8 <_printf_float+0x440>
 801dcec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801dcf0:	d1b9      	bne.n	801dc66 <_printf_float+0xde>
 801dcf2:	2b00      	cmp	r3, #0
 801dcf4:	d1b7      	bne.n	801dc66 <_printf_float+0xde>
 801dcf6:	2301      	movs	r3, #1
 801dcf8:	e7b4      	b.n	801dc64 <_printf_float+0xdc>
 801dcfa:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 801dcfe:	d119      	bne.n	801dd34 <_printf_float+0x1ac>
 801dd00:	2900      	cmp	r1, #0
 801dd02:	6863      	ldr	r3, [r4, #4]
 801dd04:	dd0c      	ble.n	801dd20 <_printf_float+0x198>
 801dd06:	6121      	str	r1, [r4, #16]
 801dd08:	b913      	cbnz	r3, 801dd10 <_printf_float+0x188>
 801dd0a:	6822      	ldr	r2, [r4, #0]
 801dd0c:	07d2      	lsls	r2, r2, #31
 801dd0e:	d502      	bpl.n	801dd16 <_printf_float+0x18e>
 801dd10:	3301      	adds	r3, #1
 801dd12:	440b      	add	r3, r1
 801dd14:	6123      	str	r3, [r4, #16]
 801dd16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801dd18:	f04f 0900 	mov.w	r9, #0
 801dd1c:	65a3      	str	r3, [r4, #88]	; 0x58
 801dd1e:	e7d9      	b.n	801dcd4 <_printf_float+0x14c>
 801dd20:	b913      	cbnz	r3, 801dd28 <_printf_float+0x1a0>
 801dd22:	6822      	ldr	r2, [r4, #0]
 801dd24:	07d0      	lsls	r0, r2, #31
 801dd26:	d501      	bpl.n	801dd2c <_printf_float+0x1a4>
 801dd28:	3302      	adds	r3, #2
 801dd2a:	e7f3      	b.n	801dd14 <_printf_float+0x18c>
 801dd2c:	2301      	movs	r3, #1
 801dd2e:	e7f1      	b.n	801dd14 <_printf_float+0x18c>
 801dd30:	f04f 0867 	mov.w	r8, #103	; 0x67
 801dd34:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 801dd38:	4293      	cmp	r3, r2
 801dd3a:	db05      	blt.n	801dd48 <_printf_float+0x1c0>
 801dd3c:	6822      	ldr	r2, [r4, #0]
 801dd3e:	6123      	str	r3, [r4, #16]
 801dd40:	07d1      	lsls	r1, r2, #31
 801dd42:	d5e8      	bpl.n	801dd16 <_printf_float+0x18e>
 801dd44:	3301      	adds	r3, #1
 801dd46:	e7e5      	b.n	801dd14 <_printf_float+0x18c>
 801dd48:	2b00      	cmp	r3, #0
 801dd4a:	bfcc      	ite	gt
 801dd4c:	2301      	movgt	r3, #1
 801dd4e:	f1c3 0302 	rsble	r3, r3, #2
 801dd52:	4413      	add	r3, r2
 801dd54:	e7de      	b.n	801dd14 <_printf_float+0x18c>
 801dd56:	6823      	ldr	r3, [r4, #0]
 801dd58:	055a      	lsls	r2, r3, #21
 801dd5a:	d407      	bmi.n	801dd6c <_printf_float+0x1e4>
 801dd5c:	6923      	ldr	r3, [r4, #16]
 801dd5e:	463a      	mov	r2, r7
 801dd60:	4659      	mov	r1, fp
 801dd62:	4628      	mov	r0, r5
 801dd64:	47b0      	blx	r6
 801dd66:	3001      	adds	r0, #1
 801dd68:	d129      	bne.n	801ddbe <_printf_float+0x236>
 801dd6a:	e764      	b.n	801dc36 <_printf_float+0xae>
 801dd6c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 801dd70:	f240 80d7 	bls.w	801df22 <_printf_float+0x39a>
 801dd74:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801dd78:	2200      	movs	r2, #0
 801dd7a:	2300      	movs	r3, #0
 801dd7c:	f7f0 fe80 	bl	800ea80 <__aeabi_dcmpeq>
 801dd80:	b388      	cbz	r0, 801dde6 <_printf_float+0x25e>
 801dd82:	2301      	movs	r3, #1
 801dd84:	4a40      	ldr	r2, [pc, #256]	; (801de88 <_printf_float+0x300>)
 801dd86:	4659      	mov	r1, fp
 801dd88:	4628      	mov	r0, r5
 801dd8a:	47b0      	blx	r6
 801dd8c:	3001      	adds	r0, #1
 801dd8e:	f43f af52 	beq.w	801dc36 <_printf_float+0xae>
 801dd92:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801dd96:	429a      	cmp	r2, r3
 801dd98:	db02      	blt.n	801dda0 <_printf_float+0x218>
 801dd9a:	6823      	ldr	r3, [r4, #0]
 801dd9c:	07d8      	lsls	r0, r3, #31
 801dd9e:	d50e      	bpl.n	801ddbe <_printf_float+0x236>
 801dda0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801dda4:	4659      	mov	r1, fp
 801dda6:	4628      	mov	r0, r5
 801dda8:	47b0      	blx	r6
 801ddaa:	3001      	adds	r0, #1
 801ddac:	f43f af43 	beq.w	801dc36 <_printf_float+0xae>
 801ddb0:	2700      	movs	r7, #0
 801ddb2:	f104 081a 	add.w	r8, r4, #26
 801ddb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ddb8:	3b01      	subs	r3, #1
 801ddba:	42bb      	cmp	r3, r7
 801ddbc:	dc09      	bgt.n	801ddd2 <_printf_float+0x24a>
 801ddbe:	6823      	ldr	r3, [r4, #0]
 801ddc0:	079f      	lsls	r7, r3, #30
 801ddc2:	f100 80fd 	bmi.w	801dfc0 <_printf_float+0x438>
 801ddc6:	68e0      	ldr	r0, [r4, #12]
 801ddc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ddca:	4298      	cmp	r0, r3
 801ddcc:	bfb8      	it	lt
 801ddce:	4618      	movlt	r0, r3
 801ddd0:	e733      	b.n	801dc3a <_printf_float+0xb2>
 801ddd2:	2301      	movs	r3, #1
 801ddd4:	4642      	mov	r2, r8
 801ddd6:	4659      	mov	r1, fp
 801ddd8:	4628      	mov	r0, r5
 801ddda:	47b0      	blx	r6
 801dddc:	3001      	adds	r0, #1
 801ddde:	f43f af2a 	beq.w	801dc36 <_printf_float+0xae>
 801dde2:	3701      	adds	r7, #1
 801dde4:	e7e7      	b.n	801ddb6 <_printf_float+0x22e>
 801dde6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801dde8:	2b00      	cmp	r3, #0
 801ddea:	dc2b      	bgt.n	801de44 <_printf_float+0x2bc>
 801ddec:	2301      	movs	r3, #1
 801ddee:	4a26      	ldr	r2, [pc, #152]	; (801de88 <_printf_float+0x300>)
 801ddf0:	4659      	mov	r1, fp
 801ddf2:	4628      	mov	r0, r5
 801ddf4:	47b0      	blx	r6
 801ddf6:	3001      	adds	r0, #1
 801ddf8:	f43f af1d 	beq.w	801dc36 <_printf_float+0xae>
 801ddfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801ddfe:	b923      	cbnz	r3, 801de0a <_printf_float+0x282>
 801de00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801de02:	b913      	cbnz	r3, 801de0a <_printf_float+0x282>
 801de04:	6823      	ldr	r3, [r4, #0]
 801de06:	07d9      	lsls	r1, r3, #31
 801de08:	d5d9      	bpl.n	801ddbe <_printf_float+0x236>
 801de0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801de0e:	4659      	mov	r1, fp
 801de10:	4628      	mov	r0, r5
 801de12:	47b0      	blx	r6
 801de14:	3001      	adds	r0, #1
 801de16:	f43f af0e 	beq.w	801dc36 <_printf_float+0xae>
 801de1a:	f04f 0800 	mov.w	r8, #0
 801de1e:	f104 091a 	add.w	r9, r4, #26
 801de22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801de24:	425b      	negs	r3, r3
 801de26:	4543      	cmp	r3, r8
 801de28:	dc01      	bgt.n	801de2e <_printf_float+0x2a6>
 801de2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801de2c:	e797      	b.n	801dd5e <_printf_float+0x1d6>
 801de2e:	2301      	movs	r3, #1
 801de30:	464a      	mov	r2, r9
 801de32:	4659      	mov	r1, fp
 801de34:	4628      	mov	r0, r5
 801de36:	47b0      	blx	r6
 801de38:	3001      	adds	r0, #1
 801de3a:	f43f aefc 	beq.w	801dc36 <_printf_float+0xae>
 801de3e:	f108 0801 	add.w	r8, r8, #1
 801de42:	e7ee      	b.n	801de22 <_printf_float+0x29a>
 801de44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801de46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801de48:	429a      	cmp	r2, r3
 801de4a:	bfa8      	it	ge
 801de4c:	461a      	movge	r2, r3
 801de4e:	2a00      	cmp	r2, #0
 801de50:	4690      	mov	r8, r2
 801de52:	dd07      	ble.n	801de64 <_printf_float+0x2dc>
 801de54:	4613      	mov	r3, r2
 801de56:	4659      	mov	r1, fp
 801de58:	463a      	mov	r2, r7
 801de5a:	4628      	mov	r0, r5
 801de5c:	47b0      	blx	r6
 801de5e:	3001      	adds	r0, #1
 801de60:	f43f aee9 	beq.w	801dc36 <_printf_float+0xae>
 801de64:	f104 031a 	add.w	r3, r4, #26
 801de68:	f04f 0a00 	mov.w	sl, #0
 801de6c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 801de70:	930b      	str	r3, [sp, #44]	; 0x2c
 801de72:	e015      	b.n	801dea0 <_printf_float+0x318>
 801de74:	7fefffff 	.word	0x7fefffff
 801de78:	0801f4e0 	.word	0x0801f4e0
 801de7c:	0801f4dc 	.word	0x0801f4dc
 801de80:	0801f4e8 	.word	0x0801f4e8
 801de84:	0801f4e4 	.word	0x0801f4e4
 801de88:	0801f4ec 	.word	0x0801f4ec
 801de8c:	2301      	movs	r3, #1
 801de8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801de90:	4659      	mov	r1, fp
 801de92:	4628      	mov	r0, r5
 801de94:	47b0      	blx	r6
 801de96:	3001      	adds	r0, #1
 801de98:	f43f aecd 	beq.w	801dc36 <_printf_float+0xae>
 801de9c:	f10a 0a01 	add.w	sl, sl, #1
 801dea0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801dea4:	eba9 0308 	sub.w	r3, r9, r8
 801dea8:	4553      	cmp	r3, sl
 801deaa:	dcef      	bgt.n	801de8c <_printf_float+0x304>
 801deac:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801deb0:	429a      	cmp	r2, r3
 801deb2:	444f      	add	r7, r9
 801deb4:	db14      	blt.n	801dee0 <_printf_float+0x358>
 801deb6:	6823      	ldr	r3, [r4, #0]
 801deb8:	07da      	lsls	r2, r3, #31
 801deba:	d411      	bmi.n	801dee0 <_printf_float+0x358>
 801debc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801debe:	990d      	ldr	r1, [sp, #52]	; 0x34
 801dec0:	eba3 0209 	sub.w	r2, r3, r9
 801dec4:	eba3 0901 	sub.w	r9, r3, r1
 801dec8:	4591      	cmp	r9, r2
 801deca:	bfa8      	it	ge
 801decc:	4691      	movge	r9, r2
 801dece:	f1b9 0f00 	cmp.w	r9, #0
 801ded2:	dc0d      	bgt.n	801def0 <_printf_float+0x368>
 801ded4:	2700      	movs	r7, #0
 801ded6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801deda:	f104 081a 	add.w	r8, r4, #26
 801dede:	e018      	b.n	801df12 <_printf_float+0x38a>
 801dee0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801dee4:	4659      	mov	r1, fp
 801dee6:	4628      	mov	r0, r5
 801dee8:	47b0      	blx	r6
 801deea:	3001      	adds	r0, #1
 801deec:	d1e6      	bne.n	801debc <_printf_float+0x334>
 801deee:	e6a2      	b.n	801dc36 <_printf_float+0xae>
 801def0:	464b      	mov	r3, r9
 801def2:	463a      	mov	r2, r7
 801def4:	4659      	mov	r1, fp
 801def6:	4628      	mov	r0, r5
 801def8:	47b0      	blx	r6
 801defa:	3001      	adds	r0, #1
 801defc:	d1ea      	bne.n	801ded4 <_printf_float+0x34c>
 801defe:	e69a      	b.n	801dc36 <_printf_float+0xae>
 801df00:	2301      	movs	r3, #1
 801df02:	4642      	mov	r2, r8
 801df04:	4659      	mov	r1, fp
 801df06:	4628      	mov	r0, r5
 801df08:	47b0      	blx	r6
 801df0a:	3001      	adds	r0, #1
 801df0c:	f43f ae93 	beq.w	801dc36 <_printf_float+0xae>
 801df10:	3701      	adds	r7, #1
 801df12:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801df16:	1a9b      	subs	r3, r3, r2
 801df18:	eba3 0309 	sub.w	r3, r3, r9
 801df1c:	42bb      	cmp	r3, r7
 801df1e:	dcef      	bgt.n	801df00 <_printf_float+0x378>
 801df20:	e74d      	b.n	801ddbe <_printf_float+0x236>
 801df22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801df24:	2a01      	cmp	r2, #1
 801df26:	dc01      	bgt.n	801df2c <_printf_float+0x3a4>
 801df28:	07db      	lsls	r3, r3, #31
 801df2a:	d538      	bpl.n	801df9e <_printf_float+0x416>
 801df2c:	2301      	movs	r3, #1
 801df2e:	463a      	mov	r2, r7
 801df30:	4659      	mov	r1, fp
 801df32:	4628      	mov	r0, r5
 801df34:	47b0      	blx	r6
 801df36:	3001      	adds	r0, #1
 801df38:	f43f ae7d 	beq.w	801dc36 <_printf_float+0xae>
 801df3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801df40:	4659      	mov	r1, fp
 801df42:	4628      	mov	r0, r5
 801df44:	47b0      	blx	r6
 801df46:	3001      	adds	r0, #1
 801df48:	f107 0701 	add.w	r7, r7, #1
 801df4c:	f43f ae73 	beq.w	801dc36 <_printf_float+0xae>
 801df50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801df54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801df56:	2200      	movs	r2, #0
 801df58:	f103 38ff 	add.w	r8, r3, #4294967295
 801df5c:	2300      	movs	r3, #0
 801df5e:	f7f0 fd8f 	bl	800ea80 <__aeabi_dcmpeq>
 801df62:	b9c0      	cbnz	r0, 801df96 <_printf_float+0x40e>
 801df64:	4643      	mov	r3, r8
 801df66:	463a      	mov	r2, r7
 801df68:	4659      	mov	r1, fp
 801df6a:	4628      	mov	r0, r5
 801df6c:	47b0      	blx	r6
 801df6e:	3001      	adds	r0, #1
 801df70:	d10d      	bne.n	801df8e <_printf_float+0x406>
 801df72:	e660      	b.n	801dc36 <_printf_float+0xae>
 801df74:	2301      	movs	r3, #1
 801df76:	4642      	mov	r2, r8
 801df78:	4659      	mov	r1, fp
 801df7a:	4628      	mov	r0, r5
 801df7c:	47b0      	blx	r6
 801df7e:	3001      	adds	r0, #1
 801df80:	f43f ae59 	beq.w	801dc36 <_printf_float+0xae>
 801df84:	3701      	adds	r7, #1
 801df86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801df88:	3b01      	subs	r3, #1
 801df8a:	42bb      	cmp	r3, r7
 801df8c:	dcf2      	bgt.n	801df74 <_printf_float+0x3ec>
 801df8e:	464b      	mov	r3, r9
 801df90:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801df94:	e6e4      	b.n	801dd60 <_printf_float+0x1d8>
 801df96:	2700      	movs	r7, #0
 801df98:	f104 081a 	add.w	r8, r4, #26
 801df9c:	e7f3      	b.n	801df86 <_printf_float+0x3fe>
 801df9e:	2301      	movs	r3, #1
 801dfa0:	e7e1      	b.n	801df66 <_printf_float+0x3de>
 801dfa2:	2301      	movs	r3, #1
 801dfa4:	4642      	mov	r2, r8
 801dfa6:	4659      	mov	r1, fp
 801dfa8:	4628      	mov	r0, r5
 801dfaa:	47b0      	blx	r6
 801dfac:	3001      	adds	r0, #1
 801dfae:	f43f ae42 	beq.w	801dc36 <_printf_float+0xae>
 801dfb2:	3701      	adds	r7, #1
 801dfb4:	68e3      	ldr	r3, [r4, #12]
 801dfb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801dfb8:	1a9b      	subs	r3, r3, r2
 801dfba:	42bb      	cmp	r3, r7
 801dfbc:	dcf1      	bgt.n	801dfa2 <_printf_float+0x41a>
 801dfbe:	e702      	b.n	801ddc6 <_printf_float+0x23e>
 801dfc0:	2700      	movs	r7, #0
 801dfc2:	f104 0819 	add.w	r8, r4, #25
 801dfc6:	e7f5      	b.n	801dfb4 <_printf_float+0x42c>
 801dfc8:	2b00      	cmp	r3, #0
 801dfca:	f43f ae94 	beq.w	801dcf6 <_printf_float+0x16e>
 801dfce:	f04f 0c00 	mov.w	ip, #0
 801dfd2:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 801dfd6:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 801dfda:	6022      	str	r2, [r4, #0]
 801dfdc:	e9cd 0803 	strd	r0, r8, [sp, #12]
 801dfe0:	e9cd 2101 	strd	r2, r1, [sp, #4]
 801dfe4:	9300      	str	r3, [sp, #0]
 801dfe6:	463a      	mov	r2, r7
 801dfe8:	464b      	mov	r3, r9
 801dfea:	4628      	mov	r0, r5
 801dfec:	f7ff fd3a 	bl	801da64 <__cvt>
 801dff0:	4607      	mov	r7, r0
 801dff2:	e64f      	b.n	801dc94 <_printf_float+0x10c>

0801dff4 <_printf_common>:
 801dff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801dff8:	4691      	mov	r9, r2
 801dffa:	461f      	mov	r7, r3
 801dffc:	688a      	ldr	r2, [r1, #8]
 801dffe:	690b      	ldr	r3, [r1, #16]
 801e000:	4606      	mov	r6, r0
 801e002:	4293      	cmp	r3, r2
 801e004:	bfb8      	it	lt
 801e006:	4613      	movlt	r3, r2
 801e008:	f8c9 3000 	str.w	r3, [r9]
 801e00c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801e010:	460c      	mov	r4, r1
 801e012:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801e016:	b112      	cbz	r2, 801e01e <_printf_common+0x2a>
 801e018:	3301      	adds	r3, #1
 801e01a:	f8c9 3000 	str.w	r3, [r9]
 801e01e:	6823      	ldr	r3, [r4, #0]
 801e020:	0699      	lsls	r1, r3, #26
 801e022:	bf42      	ittt	mi
 801e024:	f8d9 3000 	ldrmi.w	r3, [r9]
 801e028:	3302      	addmi	r3, #2
 801e02a:	f8c9 3000 	strmi.w	r3, [r9]
 801e02e:	6825      	ldr	r5, [r4, #0]
 801e030:	f015 0506 	ands.w	r5, r5, #6
 801e034:	d107      	bne.n	801e046 <_printf_common+0x52>
 801e036:	f104 0a19 	add.w	sl, r4, #25
 801e03a:	68e3      	ldr	r3, [r4, #12]
 801e03c:	f8d9 2000 	ldr.w	r2, [r9]
 801e040:	1a9b      	subs	r3, r3, r2
 801e042:	42ab      	cmp	r3, r5
 801e044:	dc29      	bgt.n	801e09a <_printf_common+0xa6>
 801e046:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801e04a:	6822      	ldr	r2, [r4, #0]
 801e04c:	3300      	adds	r3, #0
 801e04e:	bf18      	it	ne
 801e050:	2301      	movne	r3, #1
 801e052:	0692      	lsls	r2, r2, #26
 801e054:	d42e      	bmi.n	801e0b4 <_printf_common+0xc0>
 801e056:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801e05a:	4639      	mov	r1, r7
 801e05c:	4630      	mov	r0, r6
 801e05e:	47c0      	blx	r8
 801e060:	3001      	adds	r0, #1
 801e062:	d021      	beq.n	801e0a8 <_printf_common+0xb4>
 801e064:	6823      	ldr	r3, [r4, #0]
 801e066:	68e5      	ldr	r5, [r4, #12]
 801e068:	f003 0306 	and.w	r3, r3, #6
 801e06c:	2b04      	cmp	r3, #4
 801e06e:	bf18      	it	ne
 801e070:	2500      	movne	r5, #0
 801e072:	f8d9 2000 	ldr.w	r2, [r9]
 801e076:	f04f 0900 	mov.w	r9, #0
 801e07a:	bf08      	it	eq
 801e07c:	1aad      	subeq	r5, r5, r2
 801e07e:	68a3      	ldr	r3, [r4, #8]
 801e080:	6922      	ldr	r2, [r4, #16]
 801e082:	bf08      	it	eq
 801e084:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e088:	4293      	cmp	r3, r2
 801e08a:	bfc4      	itt	gt
 801e08c:	1a9b      	subgt	r3, r3, r2
 801e08e:	18ed      	addgt	r5, r5, r3
 801e090:	341a      	adds	r4, #26
 801e092:	454d      	cmp	r5, r9
 801e094:	d11a      	bne.n	801e0cc <_printf_common+0xd8>
 801e096:	2000      	movs	r0, #0
 801e098:	e008      	b.n	801e0ac <_printf_common+0xb8>
 801e09a:	2301      	movs	r3, #1
 801e09c:	4652      	mov	r2, sl
 801e09e:	4639      	mov	r1, r7
 801e0a0:	4630      	mov	r0, r6
 801e0a2:	47c0      	blx	r8
 801e0a4:	3001      	adds	r0, #1
 801e0a6:	d103      	bne.n	801e0b0 <_printf_common+0xbc>
 801e0a8:	f04f 30ff 	mov.w	r0, #4294967295
 801e0ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e0b0:	3501      	adds	r5, #1
 801e0b2:	e7c2      	b.n	801e03a <_printf_common+0x46>
 801e0b4:	2030      	movs	r0, #48	; 0x30
 801e0b6:	18e1      	adds	r1, r4, r3
 801e0b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801e0bc:	1c5a      	adds	r2, r3, #1
 801e0be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801e0c2:	4422      	add	r2, r4
 801e0c4:	3302      	adds	r3, #2
 801e0c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801e0ca:	e7c4      	b.n	801e056 <_printf_common+0x62>
 801e0cc:	2301      	movs	r3, #1
 801e0ce:	4622      	mov	r2, r4
 801e0d0:	4639      	mov	r1, r7
 801e0d2:	4630      	mov	r0, r6
 801e0d4:	47c0      	blx	r8
 801e0d6:	3001      	adds	r0, #1
 801e0d8:	d0e6      	beq.n	801e0a8 <_printf_common+0xb4>
 801e0da:	f109 0901 	add.w	r9, r9, #1
 801e0de:	e7d8      	b.n	801e092 <_printf_common+0x9e>

0801e0e0 <realloc>:
 801e0e0:	4b02      	ldr	r3, [pc, #8]	; (801e0ec <realloc+0xc>)
 801e0e2:	460a      	mov	r2, r1
 801e0e4:	4601      	mov	r1, r0
 801e0e6:	6818      	ldr	r0, [r3, #0]
 801e0e8:	f001 b94f 	b.w	801f38a <_realloc_r>
 801e0ec:	200003d0 	.word	0x200003d0

0801e0f0 <_sbrk_r>:
 801e0f0:	b538      	push	{r3, r4, r5, lr}
 801e0f2:	2300      	movs	r3, #0
 801e0f4:	4c05      	ldr	r4, [pc, #20]	; (801e10c <_sbrk_r+0x1c>)
 801e0f6:	4605      	mov	r5, r0
 801e0f8:	4608      	mov	r0, r1
 801e0fa:	6023      	str	r3, [r4, #0]
 801e0fc:	f7f6 fe02 	bl	8014d04 <_sbrk>
 801e100:	1c43      	adds	r3, r0, #1
 801e102:	d102      	bne.n	801e10a <_sbrk_r+0x1a>
 801e104:	6823      	ldr	r3, [r4, #0]
 801e106:	b103      	cbz	r3, 801e10a <_sbrk_r+0x1a>
 801e108:	602b      	str	r3, [r5, #0]
 801e10a:	bd38      	pop	{r3, r4, r5, pc}
 801e10c:	20001cc4 	.word	0x20001cc4

0801e110 <quorem>:
 801e110:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e114:	6903      	ldr	r3, [r0, #16]
 801e116:	690c      	ldr	r4, [r1, #16]
 801e118:	4680      	mov	r8, r0
 801e11a:	42a3      	cmp	r3, r4
 801e11c:	f2c0 8084 	blt.w	801e228 <quorem+0x118>
 801e120:	3c01      	subs	r4, #1
 801e122:	f101 0714 	add.w	r7, r1, #20
 801e126:	f100 0614 	add.w	r6, r0, #20
 801e12a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801e12e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801e132:	3501      	adds	r5, #1
 801e134:	fbb0 f5f5 	udiv	r5, r0, r5
 801e138:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801e13c:	eb06 030c 	add.w	r3, r6, ip
 801e140:	eb07 090c 	add.w	r9, r7, ip
 801e144:	9301      	str	r3, [sp, #4]
 801e146:	b39d      	cbz	r5, 801e1b0 <quorem+0xa0>
 801e148:	f04f 0a00 	mov.w	sl, #0
 801e14c:	4638      	mov	r0, r7
 801e14e:	46b6      	mov	lr, r6
 801e150:	46d3      	mov	fp, sl
 801e152:	f850 2b04 	ldr.w	r2, [r0], #4
 801e156:	b293      	uxth	r3, r2
 801e158:	fb05 a303 	mla	r3, r5, r3, sl
 801e15c:	0c12      	lsrs	r2, r2, #16
 801e15e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801e162:	fb05 a202 	mla	r2, r5, r2, sl
 801e166:	b29b      	uxth	r3, r3
 801e168:	ebab 0303 	sub.w	r3, fp, r3
 801e16c:	f8de b000 	ldr.w	fp, [lr]
 801e170:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801e174:	fa1f fb8b 	uxth.w	fp, fp
 801e178:	445b      	add	r3, fp
 801e17a:	fa1f fb82 	uxth.w	fp, r2
 801e17e:	f8de 2000 	ldr.w	r2, [lr]
 801e182:	4581      	cmp	r9, r0
 801e184:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801e188:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801e18c:	b29b      	uxth	r3, r3
 801e18e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e192:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801e196:	f84e 3b04 	str.w	r3, [lr], #4
 801e19a:	d2da      	bcs.n	801e152 <quorem+0x42>
 801e19c:	f856 300c 	ldr.w	r3, [r6, ip]
 801e1a0:	b933      	cbnz	r3, 801e1b0 <quorem+0xa0>
 801e1a2:	9b01      	ldr	r3, [sp, #4]
 801e1a4:	3b04      	subs	r3, #4
 801e1a6:	429e      	cmp	r6, r3
 801e1a8:	461a      	mov	r2, r3
 801e1aa:	d331      	bcc.n	801e210 <quorem+0x100>
 801e1ac:	f8c8 4010 	str.w	r4, [r8, #16]
 801e1b0:	4640      	mov	r0, r8
 801e1b2:	f001 f815 	bl	801f1e0 <__mcmp>
 801e1b6:	2800      	cmp	r0, #0
 801e1b8:	db26      	blt.n	801e208 <quorem+0xf8>
 801e1ba:	4630      	mov	r0, r6
 801e1bc:	f04f 0c00 	mov.w	ip, #0
 801e1c0:	3501      	adds	r5, #1
 801e1c2:	f857 1b04 	ldr.w	r1, [r7], #4
 801e1c6:	f8d0 e000 	ldr.w	lr, [r0]
 801e1ca:	b28b      	uxth	r3, r1
 801e1cc:	ebac 0303 	sub.w	r3, ip, r3
 801e1d0:	fa1f f28e 	uxth.w	r2, lr
 801e1d4:	4413      	add	r3, r2
 801e1d6:	0c0a      	lsrs	r2, r1, #16
 801e1d8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801e1dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801e1e0:	b29b      	uxth	r3, r3
 801e1e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e1e6:	45b9      	cmp	r9, r7
 801e1e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801e1ec:	f840 3b04 	str.w	r3, [r0], #4
 801e1f0:	d2e7      	bcs.n	801e1c2 <quorem+0xb2>
 801e1f2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801e1f6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801e1fa:	b92a      	cbnz	r2, 801e208 <quorem+0xf8>
 801e1fc:	3b04      	subs	r3, #4
 801e1fe:	429e      	cmp	r6, r3
 801e200:	461a      	mov	r2, r3
 801e202:	d30b      	bcc.n	801e21c <quorem+0x10c>
 801e204:	f8c8 4010 	str.w	r4, [r8, #16]
 801e208:	4628      	mov	r0, r5
 801e20a:	b003      	add	sp, #12
 801e20c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e210:	6812      	ldr	r2, [r2, #0]
 801e212:	3b04      	subs	r3, #4
 801e214:	2a00      	cmp	r2, #0
 801e216:	d1c9      	bne.n	801e1ac <quorem+0x9c>
 801e218:	3c01      	subs	r4, #1
 801e21a:	e7c4      	b.n	801e1a6 <quorem+0x96>
 801e21c:	6812      	ldr	r2, [r2, #0]
 801e21e:	3b04      	subs	r3, #4
 801e220:	2a00      	cmp	r2, #0
 801e222:	d1ef      	bne.n	801e204 <quorem+0xf4>
 801e224:	3c01      	subs	r4, #1
 801e226:	e7ea      	b.n	801e1fe <quorem+0xee>
 801e228:	2000      	movs	r0, #0
 801e22a:	e7ee      	b.n	801e20a <quorem+0xfa>
 801e22c:	0000      	movs	r0, r0
	...

0801e230 <_dtoa_r>:
 801e230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e234:	4616      	mov	r6, r2
 801e236:	461f      	mov	r7, r3
 801e238:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801e23a:	b095      	sub	sp, #84	; 0x54
 801e23c:	4604      	mov	r4, r0
 801e23e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 801e242:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801e246:	b93d      	cbnz	r5, 801e258 <_dtoa_r+0x28>
 801e248:	2010      	movs	r0, #16
 801e24a:	f7ff fb49 	bl	801d8e0 <malloc>
 801e24e:	6260      	str	r0, [r4, #36]	; 0x24
 801e250:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801e254:	6005      	str	r5, [r0, #0]
 801e256:	60c5      	str	r5, [r0, #12]
 801e258:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e25a:	6819      	ldr	r1, [r3, #0]
 801e25c:	b151      	cbz	r1, 801e274 <_dtoa_r+0x44>
 801e25e:	685a      	ldr	r2, [r3, #4]
 801e260:	2301      	movs	r3, #1
 801e262:	4093      	lsls	r3, r2
 801e264:	604a      	str	r2, [r1, #4]
 801e266:	608b      	str	r3, [r1, #8]
 801e268:	4620      	mov	r0, r4
 801e26a:	f000 fdd9 	bl	801ee20 <_Bfree>
 801e26e:	2200      	movs	r2, #0
 801e270:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e272:	601a      	str	r2, [r3, #0]
 801e274:	1e3b      	subs	r3, r7, #0
 801e276:	bfaf      	iteee	ge
 801e278:	2300      	movge	r3, #0
 801e27a:	2201      	movlt	r2, #1
 801e27c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801e280:	9303      	strlt	r3, [sp, #12]
 801e282:	bfac      	ite	ge
 801e284:	f8c8 3000 	strge.w	r3, [r8]
 801e288:	f8c8 2000 	strlt.w	r2, [r8]
 801e28c:	4bae      	ldr	r3, [pc, #696]	; (801e548 <_dtoa_r+0x318>)
 801e28e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801e292:	ea33 0308 	bics.w	r3, r3, r8
 801e296:	d11b      	bne.n	801e2d0 <_dtoa_r+0xa0>
 801e298:	f242 730f 	movw	r3, #9999	; 0x270f
 801e29c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801e29e:	6013      	str	r3, [r2, #0]
 801e2a0:	9b02      	ldr	r3, [sp, #8]
 801e2a2:	b923      	cbnz	r3, 801e2ae <_dtoa_r+0x7e>
 801e2a4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801e2a8:	2800      	cmp	r0, #0
 801e2aa:	f000 8545 	beq.w	801ed38 <_dtoa_r+0xb08>
 801e2ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801e2b0:	b953      	cbnz	r3, 801e2c8 <_dtoa_r+0x98>
 801e2b2:	4ba6      	ldr	r3, [pc, #664]	; (801e54c <_dtoa_r+0x31c>)
 801e2b4:	e021      	b.n	801e2fa <_dtoa_r+0xca>
 801e2b6:	4ba6      	ldr	r3, [pc, #664]	; (801e550 <_dtoa_r+0x320>)
 801e2b8:	9306      	str	r3, [sp, #24]
 801e2ba:	3308      	adds	r3, #8
 801e2bc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801e2be:	6013      	str	r3, [r2, #0]
 801e2c0:	9806      	ldr	r0, [sp, #24]
 801e2c2:	b015      	add	sp, #84	; 0x54
 801e2c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e2c8:	4ba0      	ldr	r3, [pc, #640]	; (801e54c <_dtoa_r+0x31c>)
 801e2ca:	9306      	str	r3, [sp, #24]
 801e2cc:	3303      	adds	r3, #3
 801e2ce:	e7f5      	b.n	801e2bc <_dtoa_r+0x8c>
 801e2d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801e2d4:	2200      	movs	r2, #0
 801e2d6:	2300      	movs	r3, #0
 801e2d8:	4630      	mov	r0, r6
 801e2da:	4639      	mov	r1, r7
 801e2dc:	f7f0 fbd0 	bl	800ea80 <__aeabi_dcmpeq>
 801e2e0:	4682      	mov	sl, r0
 801e2e2:	b160      	cbz	r0, 801e2fe <_dtoa_r+0xce>
 801e2e4:	2301      	movs	r3, #1
 801e2e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801e2e8:	6013      	str	r3, [r2, #0]
 801e2ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801e2ec:	2b00      	cmp	r3, #0
 801e2ee:	f000 8520 	beq.w	801ed32 <_dtoa_r+0xb02>
 801e2f2:	4b98      	ldr	r3, [pc, #608]	; (801e554 <_dtoa_r+0x324>)
 801e2f4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801e2f6:	6013      	str	r3, [r2, #0]
 801e2f8:	3b01      	subs	r3, #1
 801e2fa:	9306      	str	r3, [sp, #24]
 801e2fc:	e7e0      	b.n	801e2c0 <_dtoa_r+0x90>
 801e2fe:	ab12      	add	r3, sp, #72	; 0x48
 801e300:	9301      	str	r3, [sp, #4]
 801e302:	ab13      	add	r3, sp, #76	; 0x4c
 801e304:	9300      	str	r3, [sp, #0]
 801e306:	4632      	mov	r2, r6
 801e308:	463b      	mov	r3, r7
 801e30a:	4620      	mov	r0, r4
 801e30c:	f000 ffe0 	bl	801f2d0 <__d2b>
 801e310:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801e314:	4683      	mov	fp, r0
 801e316:	2d00      	cmp	r5, #0
 801e318:	d07d      	beq.n	801e416 <_dtoa_r+0x1e6>
 801e31a:	46b0      	mov	r8, r6
 801e31c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801e320:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 801e324:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 801e328:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801e32c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 801e330:	2200      	movs	r2, #0
 801e332:	4b89      	ldr	r3, [pc, #548]	; (801e558 <_dtoa_r+0x328>)
 801e334:	4640      	mov	r0, r8
 801e336:	4649      	mov	r1, r9
 801e338:	f7ef ff82 	bl	800e240 <__aeabi_dsub>
 801e33c:	a37c      	add	r3, pc, #496	; (adr r3, 801e530 <_dtoa_r+0x300>)
 801e33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e342:	f7f0 f935 	bl	800e5b0 <__aeabi_dmul>
 801e346:	a37c      	add	r3, pc, #496	; (adr r3, 801e538 <_dtoa_r+0x308>)
 801e348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e34c:	f7ef ff7a 	bl	800e244 <__adddf3>
 801e350:	4606      	mov	r6, r0
 801e352:	4628      	mov	r0, r5
 801e354:	460f      	mov	r7, r1
 801e356:	f7f0 f8c1 	bl	800e4dc <__aeabi_i2d>
 801e35a:	a379      	add	r3, pc, #484	; (adr r3, 801e540 <_dtoa_r+0x310>)
 801e35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e360:	f7f0 f926 	bl	800e5b0 <__aeabi_dmul>
 801e364:	4602      	mov	r2, r0
 801e366:	460b      	mov	r3, r1
 801e368:	4630      	mov	r0, r6
 801e36a:	4639      	mov	r1, r7
 801e36c:	f7ef ff6a 	bl	800e244 <__adddf3>
 801e370:	4606      	mov	r6, r0
 801e372:	460f      	mov	r7, r1
 801e374:	f7f0 fbcc 	bl	800eb10 <__aeabi_d2iz>
 801e378:	2200      	movs	r2, #0
 801e37a:	4682      	mov	sl, r0
 801e37c:	2300      	movs	r3, #0
 801e37e:	4630      	mov	r0, r6
 801e380:	4639      	mov	r1, r7
 801e382:	f7f0 fb87 	bl	800ea94 <__aeabi_dcmplt>
 801e386:	b148      	cbz	r0, 801e39c <_dtoa_r+0x16c>
 801e388:	4650      	mov	r0, sl
 801e38a:	f7f0 f8a7 	bl	800e4dc <__aeabi_i2d>
 801e38e:	4632      	mov	r2, r6
 801e390:	463b      	mov	r3, r7
 801e392:	f7f0 fb75 	bl	800ea80 <__aeabi_dcmpeq>
 801e396:	b908      	cbnz	r0, 801e39c <_dtoa_r+0x16c>
 801e398:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e39c:	f1ba 0f16 	cmp.w	sl, #22
 801e3a0:	d85a      	bhi.n	801e458 <_dtoa_r+0x228>
 801e3a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e3a6:	496d      	ldr	r1, [pc, #436]	; (801e55c <_dtoa_r+0x32c>)
 801e3a8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801e3ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e3b0:	f7f0 fb8e 	bl	800ead0 <__aeabi_dcmpgt>
 801e3b4:	2800      	cmp	r0, #0
 801e3b6:	d051      	beq.n	801e45c <_dtoa_r+0x22c>
 801e3b8:	2300      	movs	r3, #0
 801e3ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e3be:	930d      	str	r3, [sp, #52]	; 0x34
 801e3c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801e3c2:	1b5d      	subs	r5, r3, r5
 801e3c4:	1e6b      	subs	r3, r5, #1
 801e3c6:	9307      	str	r3, [sp, #28]
 801e3c8:	bf43      	ittte	mi
 801e3ca:	2300      	movmi	r3, #0
 801e3cc:	f1c5 0901 	rsbmi	r9, r5, #1
 801e3d0:	9307      	strmi	r3, [sp, #28]
 801e3d2:	f04f 0900 	movpl.w	r9, #0
 801e3d6:	f1ba 0f00 	cmp.w	sl, #0
 801e3da:	db41      	blt.n	801e460 <_dtoa_r+0x230>
 801e3dc:	9b07      	ldr	r3, [sp, #28]
 801e3de:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801e3e2:	4453      	add	r3, sl
 801e3e4:	9307      	str	r3, [sp, #28]
 801e3e6:	2300      	movs	r3, #0
 801e3e8:	9308      	str	r3, [sp, #32]
 801e3ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801e3ec:	2b09      	cmp	r3, #9
 801e3ee:	f200 808f 	bhi.w	801e510 <_dtoa_r+0x2e0>
 801e3f2:	2b05      	cmp	r3, #5
 801e3f4:	bfc4      	itt	gt
 801e3f6:	3b04      	subgt	r3, #4
 801e3f8:	931e      	strgt	r3, [sp, #120]	; 0x78
 801e3fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801e3fc:	bfc8      	it	gt
 801e3fe:	2500      	movgt	r5, #0
 801e400:	f1a3 0302 	sub.w	r3, r3, #2
 801e404:	bfd8      	it	le
 801e406:	2501      	movle	r5, #1
 801e408:	2b03      	cmp	r3, #3
 801e40a:	f200 808d 	bhi.w	801e528 <_dtoa_r+0x2f8>
 801e40e:	e8df f003 	tbb	[pc, r3]
 801e412:	7d7b      	.short	0x7d7b
 801e414:	6f2f      	.short	0x6f2f
 801e416:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801e41a:	441d      	add	r5, r3
 801e41c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801e420:	2820      	cmp	r0, #32
 801e422:	dd13      	ble.n	801e44c <_dtoa_r+0x21c>
 801e424:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801e428:	9b02      	ldr	r3, [sp, #8]
 801e42a:	fa08 f800 	lsl.w	r8, r8, r0
 801e42e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801e432:	fa23 f000 	lsr.w	r0, r3, r0
 801e436:	ea48 0000 	orr.w	r0, r8, r0
 801e43a:	f7f0 f83f 	bl	800e4bc <__aeabi_ui2d>
 801e43e:	2301      	movs	r3, #1
 801e440:	4680      	mov	r8, r0
 801e442:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 801e446:	3d01      	subs	r5, #1
 801e448:	9310      	str	r3, [sp, #64]	; 0x40
 801e44a:	e771      	b.n	801e330 <_dtoa_r+0x100>
 801e44c:	9b02      	ldr	r3, [sp, #8]
 801e44e:	f1c0 0020 	rsb	r0, r0, #32
 801e452:	fa03 f000 	lsl.w	r0, r3, r0
 801e456:	e7f0      	b.n	801e43a <_dtoa_r+0x20a>
 801e458:	2301      	movs	r3, #1
 801e45a:	e7b0      	b.n	801e3be <_dtoa_r+0x18e>
 801e45c:	900d      	str	r0, [sp, #52]	; 0x34
 801e45e:	e7af      	b.n	801e3c0 <_dtoa_r+0x190>
 801e460:	f1ca 0300 	rsb	r3, sl, #0
 801e464:	9308      	str	r3, [sp, #32]
 801e466:	2300      	movs	r3, #0
 801e468:	eba9 090a 	sub.w	r9, r9, sl
 801e46c:	930c      	str	r3, [sp, #48]	; 0x30
 801e46e:	e7bc      	b.n	801e3ea <_dtoa_r+0x1ba>
 801e470:	2301      	movs	r3, #1
 801e472:	9309      	str	r3, [sp, #36]	; 0x24
 801e474:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801e476:	2b00      	cmp	r3, #0
 801e478:	dd74      	ble.n	801e564 <_dtoa_r+0x334>
 801e47a:	4698      	mov	r8, r3
 801e47c:	9304      	str	r3, [sp, #16]
 801e47e:	2200      	movs	r2, #0
 801e480:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801e482:	6072      	str	r2, [r6, #4]
 801e484:	2204      	movs	r2, #4
 801e486:	f102 0014 	add.w	r0, r2, #20
 801e48a:	4298      	cmp	r0, r3
 801e48c:	6871      	ldr	r1, [r6, #4]
 801e48e:	d96e      	bls.n	801e56e <_dtoa_r+0x33e>
 801e490:	4620      	mov	r0, r4
 801e492:	f000 fc91 	bl	801edb8 <_Balloc>
 801e496:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e498:	6030      	str	r0, [r6, #0]
 801e49a:	681b      	ldr	r3, [r3, #0]
 801e49c:	f1b8 0f0e 	cmp.w	r8, #14
 801e4a0:	9306      	str	r3, [sp, #24]
 801e4a2:	f200 80ed 	bhi.w	801e680 <_dtoa_r+0x450>
 801e4a6:	2d00      	cmp	r5, #0
 801e4a8:	f000 80ea 	beq.w	801e680 <_dtoa_r+0x450>
 801e4ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e4b0:	f1ba 0f00 	cmp.w	sl, #0
 801e4b4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801e4b8:	dd77      	ble.n	801e5aa <_dtoa_r+0x37a>
 801e4ba:	4a28      	ldr	r2, [pc, #160]	; (801e55c <_dtoa_r+0x32c>)
 801e4bc:	f00a 030f 	and.w	r3, sl, #15
 801e4c0:	ea4f 162a 	mov.w	r6, sl, asr #4
 801e4c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801e4c8:	06f0      	lsls	r0, r6, #27
 801e4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e4ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801e4d2:	d568      	bpl.n	801e5a6 <_dtoa_r+0x376>
 801e4d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801e4d8:	4b21      	ldr	r3, [pc, #132]	; (801e560 <_dtoa_r+0x330>)
 801e4da:	2503      	movs	r5, #3
 801e4dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801e4e0:	f7f0 f990 	bl	800e804 <__aeabi_ddiv>
 801e4e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e4e8:	f006 060f 	and.w	r6, r6, #15
 801e4ec:	4f1c      	ldr	r7, [pc, #112]	; (801e560 <_dtoa_r+0x330>)
 801e4ee:	e04f      	b.n	801e590 <_dtoa_r+0x360>
 801e4f0:	2301      	movs	r3, #1
 801e4f2:	9309      	str	r3, [sp, #36]	; 0x24
 801e4f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801e4f6:	4453      	add	r3, sl
 801e4f8:	f103 0801 	add.w	r8, r3, #1
 801e4fc:	9304      	str	r3, [sp, #16]
 801e4fe:	4643      	mov	r3, r8
 801e500:	2b01      	cmp	r3, #1
 801e502:	bfb8      	it	lt
 801e504:	2301      	movlt	r3, #1
 801e506:	e7ba      	b.n	801e47e <_dtoa_r+0x24e>
 801e508:	2300      	movs	r3, #0
 801e50a:	e7b2      	b.n	801e472 <_dtoa_r+0x242>
 801e50c:	2300      	movs	r3, #0
 801e50e:	e7f0      	b.n	801e4f2 <_dtoa_r+0x2c2>
 801e510:	2501      	movs	r5, #1
 801e512:	2300      	movs	r3, #0
 801e514:	9509      	str	r5, [sp, #36]	; 0x24
 801e516:	931e      	str	r3, [sp, #120]	; 0x78
 801e518:	f04f 33ff 	mov.w	r3, #4294967295
 801e51c:	2200      	movs	r2, #0
 801e51e:	9304      	str	r3, [sp, #16]
 801e520:	4698      	mov	r8, r3
 801e522:	2312      	movs	r3, #18
 801e524:	921f      	str	r2, [sp, #124]	; 0x7c
 801e526:	e7aa      	b.n	801e47e <_dtoa_r+0x24e>
 801e528:	2301      	movs	r3, #1
 801e52a:	9309      	str	r3, [sp, #36]	; 0x24
 801e52c:	e7f4      	b.n	801e518 <_dtoa_r+0x2e8>
 801e52e:	bf00      	nop
 801e530:	636f4361 	.word	0x636f4361
 801e534:	3fd287a7 	.word	0x3fd287a7
 801e538:	8b60c8b3 	.word	0x8b60c8b3
 801e53c:	3fc68a28 	.word	0x3fc68a28
 801e540:	509f79fb 	.word	0x509f79fb
 801e544:	3fd34413 	.word	0x3fd34413
 801e548:	7ff00000 	.word	0x7ff00000
 801e54c:	0801f4f7 	.word	0x0801f4f7
 801e550:	0801f4ee 	.word	0x0801f4ee
 801e554:	0801f4ed 	.word	0x0801f4ed
 801e558:	3ff80000 	.word	0x3ff80000
 801e55c:	0801f588 	.word	0x0801f588
 801e560:	0801f560 	.word	0x0801f560
 801e564:	2301      	movs	r3, #1
 801e566:	9304      	str	r3, [sp, #16]
 801e568:	4698      	mov	r8, r3
 801e56a:	461a      	mov	r2, r3
 801e56c:	e7da      	b.n	801e524 <_dtoa_r+0x2f4>
 801e56e:	3101      	adds	r1, #1
 801e570:	6071      	str	r1, [r6, #4]
 801e572:	0052      	lsls	r2, r2, #1
 801e574:	e787      	b.n	801e486 <_dtoa_r+0x256>
 801e576:	07f1      	lsls	r1, r6, #31
 801e578:	d508      	bpl.n	801e58c <_dtoa_r+0x35c>
 801e57a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e57e:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e582:	f7f0 f815 	bl	800e5b0 <__aeabi_dmul>
 801e586:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801e58a:	3501      	adds	r5, #1
 801e58c:	1076      	asrs	r6, r6, #1
 801e58e:	3708      	adds	r7, #8
 801e590:	2e00      	cmp	r6, #0
 801e592:	d1f0      	bne.n	801e576 <_dtoa_r+0x346>
 801e594:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801e598:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e59c:	f7f0 f932 	bl	800e804 <__aeabi_ddiv>
 801e5a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e5a4:	e01b      	b.n	801e5de <_dtoa_r+0x3ae>
 801e5a6:	2502      	movs	r5, #2
 801e5a8:	e7a0      	b.n	801e4ec <_dtoa_r+0x2bc>
 801e5aa:	f000 80a4 	beq.w	801e6f6 <_dtoa_r+0x4c6>
 801e5ae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801e5b2:	f1ca 0600 	rsb	r6, sl, #0
 801e5b6:	4ba0      	ldr	r3, [pc, #640]	; (801e838 <_dtoa_r+0x608>)
 801e5b8:	f006 020f 	and.w	r2, r6, #15
 801e5bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801e5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5c4:	f7ef fff4 	bl	800e5b0 <__aeabi_dmul>
 801e5c8:	2502      	movs	r5, #2
 801e5ca:	2300      	movs	r3, #0
 801e5cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e5d0:	4f9a      	ldr	r7, [pc, #616]	; (801e83c <_dtoa_r+0x60c>)
 801e5d2:	1136      	asrs	r6, r6, #4
 801e5d4:	2e00      	cmp	r6, #0
 801e5d6:	f040 8083 	bne.w	801e6e0 <_dtoa_r+0x4b0>
 801e5da:	2b00      	cmp	r3, #0
 801e5dc:	d1e0      	bne.n	801e5a0 <_dtoa_r+0x370>
 801e5de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801e5e0:	2b00      	cmp	r3, #0
 801e5e2:	f000 808a 	beq.w	801e6fa <_dtoa_r+0x4ca>
 801e5e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e5ea:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801e5ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e5f2:	2200      	movs	r2, #0
 801e5f4:	4b92      	ldr	r3, [pc, #584]	; (801e840 <_dtoa_r+0x610>)
 801e5f6:	f7f0 fa4d 	bl	800ea94 <__aeabi_dcmplt>
 801e5fa:	2800      	cmp	r0, #0
 801e5fc:	d07d      	beq.n	801e6fa <_dtoa_r+0x4ca>
 801e5fe:	f1b8 0f00 	cmp.w	r8, #0
 801e602:	d07a      	beq.n	801e6fa <_dtoa_r+0x4ca>
 801e604:	9b04      	ldr	r3, [sp, #16]
 801e606:	2b00      	cmp	r3, #0
 801e608:	dd36      	ble.n	801e678 <_dtoa_r+0x448>
 801e60a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e60e:	2200      	movs	r2, #0
 801e610:	4b8c      	ldr	r3, [pc, #560]	; (801e844 <_dtoa_r+0x614>)
 801e612:	f7ef ffcd 	bl	800e5b0 <__aeabi_dmul>
 801e616:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e61a:	9e04      	ldr	r6, [sp, #16]
 801e61c:	f10a 37ff 	add.w	r7, sl, #4294967295
 801e620:	3501      	adds	r5, #1
 801e622:	4628      	mov	r0, r5
 801e624:	f7ef ff5a 	bl	800e4dc <__aeabi_i2d>
 801e628:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e62c:	f7ef ffc0 	bl	800e5b0 <__aeabi_dmul>
 801e630:	2200      	movs	r2, #0
 801e632:	4b85      	ldr	r3, [pc, #532]	; (801e848 <_dtoa_r+0x618>)
 801e634:	f7ef fe06 	bl	800e244 <__adddf3>
 801e638:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 801e63c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801e640:	950b      	str	r5, [sp, #44]	; 0x2c
 801e642:	2e00      	cmp	r6, #0
 801e644:	d15c      	bne.n	801e700 <_dtoa_r+0x4d0>
 801e646:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e64a:	2200      	movs	r2, #0
 801e64c:	4b7f      	ldr	r3, [pc, #508]	; (801e84c <_dtoa_r+0x61c>)
 801e64e:	f7ef fdf7 	bl	800e240 <__aeabi_dsub>
 801e652:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801e654:	462b      	mov	r3, r5
 801e656:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e65a:	f7f0 fa39 	bl	800ead0 <__aeabi_dcmpgt>
 801e65e:	2800      	cmp	r0, #0
 801e660:	f040 8281 	bne.w	801eb66 <_dtoa_r+0x936>
 801e664:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e668:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801e66a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 801e66e:	f7f0 fa11 	bl	800ea94 <__aeabi_dcmplt>
 801e672:	2800      	cmp	r0, #0
 801e674:	f040 8275 	bne.w	801eb62 <_dtoa_r+0x932>
 801e678:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801e67c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e680:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801e682:	2b00      	cmp	r3, #0
 801e684:	f2c0 814b 	blt.w	801e91e <_dtoa_r+0x6ee>
 801e688:	f1ba 0f0e 	cmp.w	sl, #14
 801e68c:	f300 8147 	bgt.w	801e91e <_dtoa_r+0x6ee>
 801e690:	4b69      	ldr	r3, [pc, #420]	; (801e838 <_dtoa_r+0x608>)
 801e692:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801e696:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e69a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801e69e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801e6a0:	2b00      	cmp	r3, #0
 801e6a2:	f280 80d7 	bge.w	801e854 <_dtoa_r+0x624>
 801e6a6:	f1b8 0f00 	cmp.w	r8, #0
 801e6aa:	f300 80d3 	bgt.w	801e854 <_dtoa_r+0x624>
 801e6ae:	f040 8257 	bne.w	801eb60 <_dtoa_r+0x930>
 801e6b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801e6b6:	2200      	movs	r2, #0
 801e6b8:	4b64      	ldr	r3, [pc, #400]	; (801e84c <_dtoa_r+0x61c>)
 801e6ba:	f7ef ff79 	bl	800e5b0 <__aeabi_dmul>
 801e6be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e6c2:	f7f0 f9fb 	bl	800eabc <__aeabi_dcmpge>
 801e6c6:	4646      	mov	r6, r8
 801e6c8:	4647      	mov	r7, r8
 801e6ca:	2800      	cmp	r0, #0
 801e6cc:	f040 822d 	bne.w	801eb2a <_dtoa_r+0x8fa>
 801e6d0:	9b06      	ldr	r3, [sp, #24]
 801e6d2:	9a06      	ldr	r2, [sp, #24]
 801e6d4:	1c5d      	adds	r5, r3, #1
 801e6d6:	2331      	movs	r3, #49	; 0x31
 801e6d8:	f10a 0a01 	add.w	sl, sl, #1
 801e6dc:	7013      	strb	r3, [r2, #0]
 801e6de:	e228      	b.n	801eb32 <_dtoa_r+0x902>
 801e6e0:	07f2      	lsls	r2, r6, #31
 801e6e2:	d505      	bpl.n	801e6f0 <_dtoa_r+0x4c0>
 801e6e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e6e8:	f7ef ff62 	bl	800e5b0 <__aeabi_dmul>
 801e6ec:	2301      	movs	r3, #1
 801e6ee:	3501      	adds	r5, #1
 801e6f0:	1076      	asrs	r6, r6, #1
 801e6f2:	3708      	adds	r7, #8
 801e6f4:	e76e      	b.n	801e5d4 <_dtoa_r+0x3a4>
 801e6f6:	2502      	movs	r5, #2
 801e6f8:	e771      	b.n	801e5de <_dtoa_r+0x3ae>
 801e6fa:	4657      	mov	r7, sl
 801e6fc:	4646      	mov	r6, r8
 801e6fe:	e790      	b.n	801e622 <_dtoa_r+0x3f2>
 801e700:	4b4d      	ldr	r3, [pc, #308]	; (801e838 <_dtoa_r+0x608>)
 801e702:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801e706:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801e70a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e70c:	2b00      	cmp	r3, #0
 801e70e:	d048      	beq.n	801e7a2 <_dtoa_r+0x572>
 801e710:	4602      	mov	r2, r0
 801e712:	460b      	mov	r3, r1
 801e714:	2000      	movs	r0, #0
 801e716:	494e      	ldr	r1, [pc, #312]	; (801e850 <_dtoa_r+0x620>)
 801e718:	f7f0 f874 	bl	800e804 <__aeabi_ddiv>
 801e71c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801e720:	f7ef fd8e 	bl	800e240 <__aeabi_dsub>
 801e724:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801e728:	9d06      	ldr	r5, [sp, #24]
 801e72a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e72e:	f7f0 f9ef 	bl	800eb10 <__aeabi_d2iz>
 801e732:	9011      	str	r0, [sp, #68]	; 0x44
 801e734:	f7ef fed2 	bl	800e4dc <__aeabi_i2d>
 801e738:	4602      	mov	r2, r0
 801e73a:	460b      	mov	r3, r1
 801e73c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e740:	f7ef fd7e 	bl	800e240 <__aeabi_dsub>
 801e744:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801e746:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e74a:	3330      	adds	r3, #48	; 0x30
 801e74c:	f805 3b01 	strb.w	r3, [r5], #1
 801e750:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801e754:	f7f0 f99e 	bl	800ea94 <__aeabi_dcmplt>
 801e758:	2800      	cmp	r0, #0
 801e75a:	d163      	bne.n	801e824 <_dtoa_r+0x5f4>
 801e75c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e760:	2000      	movs	r0, #0
 801e762:	4937      	ldr	r1, [pc, #220]	; (801e840 <_dtoa_r+0x610>)
 801e764:	f7ef fd6c 	bl	800e240 <__aeabi_dsub>
 801e768:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801e76c:	f7f0 f992 	bl	800ea94 <__aeabi_dcmplt>
 801e770:	2800      	cmp	r0, #0
 801e772:	f040 80b5 	bne.w	801e8e0 <_dtoa_r+0x6b0>
 801e776:	9b06      	ldr	r3, [sp, #24]
 801e778:	1aeb      	subs	r3, r5, r3
 801e77a:	429e      	cmp	r6, r3
 801e77c:	f77f af7c 	ble.w	801e678 <_dtoa_r+0x448>
 801e780:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e784:	2200      	movs	r2, #0
 801e786:	4b2f      	ldr	r3, [pc, #188]	; (801e844 <_dtoa_r+0x614>)
 801e788:	f7ef ff12 	bl	800e5b0 <__aeabi_dmul>
 801e78c:	2200      	movs	r2, #0
 801e78e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801e792:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e796:	4b2b      	ldr	r3, [pc, #172]	; (801e844 <_dtoa_r+0x614>)
 801e798:	f7ef ff0a 	bl	800e5b0 <__aeabi_dmul>
 801e79c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e7a0:	e7c3      	b.n	801e72a <_dtoa_r+0x4fa>
 801e7a2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801e7a6:	f7ef ff03 	bl	800e5b0 <__aeabi_dmul>
 801e7aa:	9b06      	ldr	r3, [sp, #24]
 801e7ac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801e7b0:	199d      	adds	r5, r3, r6
 801e7b2:	461e      	mov	r6, r3
 801e7b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e7b8:	f7f0 f9aa 	bl	800eb10 <__aeabi_d2iz>
 801e7bc:	9011      	str	r0, [sp, #68]	; 0x44
 801e7be:	f7ef fe8d 	bl	800e4dc <__aeabi_i2d>
 801e7c2:	4602      	mov	r2, r0
 801e7c4:	460b      	mov	r3, r1
 801e7c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e7ca:	f7ef fd39 	bl	800e240 <__aeabi_dsub>
 801e7ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801e7d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e7d4:	3330      	adds	r3, #48	; 0x30
 801e7d6:	f806 3b01 	strb.w	r3, [r6], #1
 801e7da:	42ae      	cmp	r6, r5
 801e7dc:	f04f 0200 	mov.w	r2, #0
 801e7e0:	d124      	bne.n	801e82c <_dtoa_r+0x5fc>
 801e7e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e7e6:	4b1a      	ldr	r3, [pc, #104]	; (801e850 <_dtoa_r+0x620>)
 801e7e8:	f7ef fd2c 	bl	800e244 <__adddf3>
 801e7ec:	4602      	mov	r2, r0
 801e7ee:	460b      	mov	r3, r1
 801e7f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e7f4:	f7f0 f96c 	bl	800ead0 <__aeabi_dcmpgt>
 801e7f8:	2800      	cmp	r0, #0
 801e7fa:	d171      	bne.n	801e8e0 <_dtoa_r+0x6b0>
 801e7fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801e800:	2000      	movs	r0, #0
 801e802:	4913      	ldr	r1, [pc, #76]	; (801e850 <_dtoa_r+0x620>)
 801e804:	f7ef fd1c 	bl	800e240 <__aeabi_dsub>
 801e808:	4602      	mov	r2, r0
 801e80a:	460b      	mov	r3, r1
 801e80c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e810:	f7f0 f940 	bl	800ea94 <__aeabi_dcmplt>
 801e814:	2800      	cmp	r0, #0
 801e816:	f43f af2f 	beq.w	801e678 <_dtoa_r+0x448>
 801e81a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801e81e:	1e6a      	subs	r2, r5, #1
 801e820:	2b30      	cmp	r3, #48	; 0x30
 801e822:	d001      	beq.n	801e828 <_dtoa_r+0x5f8>
 801e824:	46ba      	mov	sl, r7
 801e826:	e04a      	b.n	801e8be <_dtoa_r+0x68e>
 801e828:	4615      	mov	r5, r2
 801e82a:	e7f6      	b.n	801e81a <_dtoa_r+0x5ea>
 801e82c:	4b05      	ldr	r3, [pc, #20]	; (801e844 <_dtoa_r+0x614>)
 801e82e:	f7ef febf 	bl	800e5b0 <__aeabi_dmul>
 801e832:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e836:	e7bd      	b.n	801e7b4 <_dtoa_r+0x584>
 801e838:	0801f588 	.word	0x0801f588
 801e83c:	0801f560 	.word	0x0801f560
 801e840:	3ff00000 	.word	0x3ff00000
 801e844:	40240000 	.word	0x40240000
 801e848:	401c0000 	.word	0x401c0000
 801e84c:	40140000 	.word	0x40140000
 801e850:	3fe00000 	.word	0x3fe00000
 801e854:	9d06      	ldr	r5, [sp, #24]
 801e856:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801e85a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e85e:	4630      	mov	r0, r6
 801e860:	4639      	mov	r1, r7
 801e862:	f7ef ffcf 	bl	800e804 <__aeabi_ddiv>
 801e866:	f7f0 f953 	bl	800eb10 <__aeabi_d2iz>
 801e86a:	4681      	mov	r9, r0
 801e86c:	f7ef fe36 	bl	800e4dc <__aeabi_i2d>
 801e870:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e874:	f7ef fe9c 	bl	800e5b0 <__aeabi_dmul>
 801e878:	4602      	mov	r2, r0
 801e87a:	460b      	mov	r3, r1
 801e87c:	4630      	mov	r0, r6
 801e87e:	4639      	mov	r1, r7
 801e880:	f7ef fcde 	bl	800e240 <__aeabi_dsub>
 801e884:	f109 0630 	add.w	r6, r9, #48	; 0x30
 801e888:	f805 6b01 	strb.w	r6, [r5], #1
 801e88c:	9e06      	ldr	r6, [sp, #24]
 801e88e:	4602      	mov	r2, r0
 801e890:	1bae      	subs	r6, r5, r6
 801e892:	45b0      	cmp	r8, r6
 801e894:	460b      	mov	r3, r1
 801e896:	d135      	bne.n	801e904 <_dtoa_r+0x6d4>
 801e898:	f7ef fcd4 	bl	800e244 <__adddf3>
 801e89c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e8a0:	4606      	mov	r6, r0
 801e8a2:	460f      	mov	r7, r1
 801e8a4:	f7f0 f914 	bl	800ead0 <__aeabi_dcmpgt>
 801e8a8:	b9c8      	cbnz	r0, 801e8de <_dtoa_r+0x6ae>
 801e8aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e8ae:	4630      	mov	r0, r6
 801e8b0:	4639      	mov	r1, r7
 801e8b2:	f7f0 f8e5 	bl	800ea80 <__aeabi_dcmpeq>
 801e8b6:	b110      	cbz	r0, 801e8be <_dtoa_r+0x68e>
 801e8b8:	f019 0f01 	tst.w	r9, #1
 801e8bc:	d10f      	bne.n	801e8de <_dtoa_r+0x6ae>
 801e8be:	4659      	mov	r1, fp
 801e8c0:	4620      	mov	r0, r4
 801e8c2:	f000 faad 	bl	801ee20 <_Bfree>
 801e8c6:	2300      	movs	r3, #0
 801e8c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801e8ca:	702b      	strb	r3, [r5, #0]
 801e8cc:	f10a 0301 	add.w	r3, sl, #1
 801e8d0:	6013      	str	r3, [r2, #0]
 801e8d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801e8d4:	2b00      	cmp	r3, #0
 801e8d6:	f43f acf3 	beq.w	801e2c0 <_dtoa_r+0x90>
 801e8da:	601d      	str	r5, [r3, #0]
 801e8dc:	e4f0      	b.n	801e2c0 <_dtoa_r+0x90>
 801e8de:	4657      	mov	r7, sl
 801e8e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801e8e4:	1e6b      	subs	r3, r5, #1
 801e8e6:	2a39      	cmp	r2, #57	; 0x39
 801e8e8:	d106      	bne.n	801e8f8 <_dtoa_r+0x6c8>
 801e8ea:	9a06      	ldr	r2, [sp, #24]
 801e8ec:	429a      	cmp	r2, r3
 801e8ee:	d107      	bne.n	801e900 <_dtoa_r+0x6d0>
 801e8f0:	2330      	movs	r3, #48	; 0x30
 801e8f2:	7013      	strb	r3, [r2, #0]
 801e8f4:	4613      	mov	r3, r2
 801e8f6:	3701      	adds	r7, #1
 801e8f8:	781a      	ldrb	r2, [r3, #0]
 801e8fa:	3201      	adds	r2, #1
 801e8fc:	701a      	strb	r2, [r3, #0]
 801e8fe:	e791      	b.n	801e824 <_dtoa_r+0x5f4>
 801e900:	461d      	mov	r5, r3
 801e902:	e7ed      	b.n	801e8e0 <_dtoa_r+0x6b0>
 801e904:	2200      	movs	r2, #0
 801e906:	4b99      	ldr	r3, [pc, #612]	; (801eb6c <_dtoa_r+0x93c>)
 801e908:	f7ef fe52 	bl	800e5b0 <__aeabi_dmul>
 801e90c:	2200      	movs	r2, #0
 801e90e:	2300      	movs	r3, #0
 801e910:	4606      	mov	r6, r0
 801e912:	460f      	mov	r7, r1
 801e914:	f7f0 f8b4 	bl	800ea80 <__aeabi_dcmpeq>
 801e918:	2800      	cmp	r0, #0
 801e91a:	d09e      	beq.n	801e85a <_dtoa_r+0x62a>
 801e91c:	e7cf      	b.n	801e8be <_dtoa_r+0x68e>
 801e91e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e920:	2a00      	cmp	r2, #0
 801e922:	f000 8088 	beq.w	801ea36 <_dtoa_r+0x806>
 801e926:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801e928:	2a01      	cmp	r2, #1
 801e92a:	dc6d      	bgt.n	801ea08 <_dtoa_r+0x7d8>
 801e92c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801e92e:	2a00      	cmp	r2, #0
 801e930:	d066      	beq.n	801ea00 <_dtoa_r+0x7d0>
 801e932:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801e936:	464d      	mov	r5, r9
 801e938:	9e08      	ldr	r6, [sp, #32]
 801e93a:	9a07      	ldr	r2, [sp, #28]
 801e93c:	2101      	movs	r1, #1
 801e93e:	441a      	add	r2, r3
 801e940:	4620      	mov	r0, r4
 801e942:	4499      	add	r9, r3
 801e944:	9207      	str	r2, [sp, #28]
 801e946:	f000 fb0b 	bl	801ef60 <__i2b>
 801e94a:	4607      	mov	r7, r0
 801e94c:	2d00      	cmp	r5, #0
 801e94e:	dd0b      	ble.n	801e968 <_dtoa_r+0x738>
 801e950:	9b07      	ldr	r3, [sp, #28]
 801e952:	2b00      	cmp	r3, #0
 801e954:	dd08      	ble.n	801e968 <_dtoa_r+0x738>
 801e956:	42ab      	cmp	r3, r5
 801e958:	bfa8      	it	ge
 801e95a:	462b      	movge	r3, r5
 801e95c:	9a07      	ldr	r2, [sp, #28]
 801e95e:	eba9 0903 	sub.w	r9, r9, r3
 801e962:	1aed      	subs	r5, r5, r3
 801e964:	1ad3      	subs	r3, r2, r3
 801e966:	9307      	str	r3, [sp, #28]
 801e968:	9b08      	ldr	r3, [sp, #32]
 801e96a:	b1eb      	cbz	r3, 801e9a8 <_dtoa_r+0x778>
 801e96c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e96e:	2b00      	cmp	r3, #0
 801e970:	d065      	beq.n	801ea3e <_dtoa_r+0x80e>
 801e972:	b18e      	cbz	r6, 801e998 <_dtoa_r+0x768>
 801e974:	4639      	mov	r1, r7
 801e976:	4632      	mov	r2, r6
 801e978:	4620      	mov	r0, r4
 801e97a:	f000 fb8f 	bl	801f09c <__pow5mult>
 801e97e:	465a      	mov	r2, fp
 801e980:	4601      	mov	r1, r0
 801e982:	4607      	mov	r7, r0
 801e984:	4620      	mov	r0, r4
 801e986:	f000 faf4 	bl	801ef72 <__multiply>
 801e98a:	4659      	mov	r1, fp
 801e98c:	900a      	str	r0, [sp, #40]	; 0x28
 801e98e:	4620      	mov	r0, r4
 801e990:	f000 fa46 	bl	801ee20 <_Bfree>
 801e994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e996:	469b      	mov	fp, r3
 801e998:	9b08      	ldr	r3, [sp, #32]
 801e99a:	1b9a      	subs	r2, r3, r6
 801e99c:	d004      	beq.n	801e9a8 <_dtoa_r+0x778>
 801e99e:	4659      	mov	r1, fp
 801e9a0:	4620      	mov	r0, r4
 801e9a2:	f000 fb7b 	bl	801f09c <__pow5mult>
 801e9a6:	4683      	mov	fp, r0
 801e9a8:	2101      	movs	r1, #1
 801e9aa:	4620      	mov	r0, r4
 801e9ac:	f000 fad8 	bl	801ef60 <__i2b>
 801e9b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801e9b2:	4606      	mov	r6, r0
 801e9b4:	2b00      	cmp	r3, #0
 801e9b6:	f000 81c6 	beq.w	801ed46 <_dtoa_r+0xb16>
 801e9ba:	461a      	mov	r2, r3
 801e9bc:	4601      	mov	r1, r0
 801e9be:	4620      	mov	r0, r4
 801e9c0:	f000 fb6c 	bl	801f09c <__pow5mult>
 801e9c4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801e9c6:	4606      	mov	r6, r0
 801e9c8:	2b01      	cmp	r3, #1
 801e9ca:	dc3e      	bgt.n	801ea4a <_dtoa_r+0x81a>
 801e9cc:	9b02      	ldr	r3, [sp, #8]
 801e9ce:	2b00      	cmp	r3, #0
 801e9d0:	d137      	bne.n	801ea42 <_dtoa_r+0x812>
 801e9d2:	9b03      	ldr	r3, [sp, #12]
 801e9d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e9d8:	2b00      	cmp	r3, #0
 801e9da:	d134      	bne.n	801ea46 <_dtoa_r+0x816>
 801e9dc:	9b03      	ldr	r3, [sp, #12]
 801e9de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801e9e2:	0d1b      	lsrs	r3, r3, #20
 801e9e4:	051b      	lsls	r3, r3, #20
 801e9e6:	b12b      	cbz	r3, 801e9f4 <_dtoa_r+0x7c4>
 801e9e8:	9b07      	ldr	r3, [sp, #28]
 801e9ea:	f109 0901 	add.w	r9, r9, #1
 801e9ee:	3301      	adds	r3, #1
 801e9f0:	9307      	str	r3, [sp, #28]
 801e9f2:	2301      	movs	r3, #1
 801e9f4:	9308      	str	r3, [sp, #32]
 801e9f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801e9f8:	2b00      	cmp	r3, #0
 801e9fa:	d128      	bne.n	801ea4e <_dtoa_r+0x81e>
 801e9fc:	2001      	movs	r0, #1
 801e9fe:	e02e      	b.n	801ea5e <_dtoa_r+0x82e>
 801ea00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801ea02:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801ea06:	e796      	b.n	801e936 <_dtoa_r+0x706>
 801ea08:	9b08      	ldr	r3, [sp, #32]
 801ea0a:	f108 36ff 	add.w	r6, r8, #4294967295
 801ea0e:	42b3      	cmp	r3, r6
 801ea10:	bfb7      	itett	lt
 801ea12:	9b08      	ldrlt	r3, [sp, #32]
 801ea14:	1b9e      	subge	r6, r3, r6
 801ea16:	1af2      	sublt	r2, r6, r3
 801ea18:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 801ea1a:	bfbf      	itttt	lt
 801ea1c:	9608      	strlt	r6, [sp, #32]
 801ea1e:	189b      	addlt	r3, r3, r2
 801ea20:	930c      	strlt	r3, [sp, #48]	; 0x30
 801ea22:	2600      	movlt	r6, #0
 801ea24:	f1b8 0f00 	cmp.w	r8, #0
 801ea28:	bfb9      	ittee	lt
 801ea2a:	eba9 0508 	sublt.w	r5, r9, r8
 801ea2e:	2300      	movlt	r3, #0
 801ea30:	464d      	movge	r5, r9
 801ea32:	4643      	movge	r3, r8
 801ea34:	e781      	b.n	801e93a <_dtoa_r+0x70a>
 801ea36:	9e08      	ldr	r6, [sp, #32]
 801ea38:	464d      	mov	r5, r9
 801ea3a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801ea3c:	e786      	b.n	801e94c <_dtoa_r+0x71c>
 801ea3e:	9a08      	ldr	r2, [sp, #32]
 801ea40:	e7ad      	b.n	801e99e <_dtoa_r+0x76e>
 801ea42:	2300      	movs	r3, #0
 801ea44:	e7d6      	b.n	801e9f4 <_dtoa_r+0x7c4>
 801ea46:	9b02      	ldr	r3, [sp, #8]
 801ea48:	e7d4      	b.n	801e9f4 <_dtoa_r+0x7c4>
 801ea4a:	2300      	movs	r3, #0
 801ea4c:	9308      	str	r3, [sp, #32]
 801ea4e:	6933      	ldr	r3, [r6, #16]
 801ea50:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801ea54:	6918      	ldr	r0, [r3, #16]
 801ea56:	f000 fa35 	bl	801eec4 <__hi0bits>
 801ea5a:	f1c0 0020 	rsb	r0, r0, #32
 801ea5e:	9b07      	ldr	r3, [sp, #28]
 801ea60:	4418      	add	r0, r3
 801ea62:	f010 001f 	ands.w	r0, r0, #31
 801ea66:	d047      	beq.n	801eaf8 <_dtoa_r+0x8c8>
 801ea68:	f1c0 0320 	rsb	r3, r0, #32
 801ea6c:	2b04      	cmp	r3, #4
 801ea6e:	dd3b      	ble.n	801eae8 <_dtoa_r+0x8b8>
 801ea70:	9b07      	ldr	r3, [sp, #28]
 801ea72:	f1c0 001c 	rsb	r0, r0, #28
 801ea76:	4481      	add	r9, r0
 801ea78:	4405      	add	r5, r0
 801ea7a:	4403      	add	r3, r0
 801ea7c:	9307      	str	r3, [sp, #28]
 801ea7e:	f1b9 0f00 	cmp.w	r9, #0
 801ea82:	dd05      	ble.n	801ea90 <_dtoa_r+0x860>
 801ea84:	4659      	mov	r1, fp
 801ea86:	464a      	mov	r2, r9
 801ea88:	4620      	mov	r0, r4
 801ea8a:	f000 fb55 	bl	801f138 <__lshift>
 801ea8e:	4683      	mov	fp, r0
 801ea90:	9b07      	ldr	r3, [sp, #28]
 801ea92:	2b00      	cmp	r3, #0
 801ea94:	dd05      	ble.n	801eaa2 <_dtoa_r+0x872>
 801ea96:	4631      	mov	r1, r6
 801ea98:	461a      	mov	r2, r3
 801ea9a:	4620      	mov	r0, r4
 801ea9c:	f000 fb4c 	bl	801f138 <__lshift>
 801eaa0:	4606      	mov	r6, r0
 801eaa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801eaa4:	b353      	cbz	r3, 801eafc <_dtoa_r+0x8cc>
 801eaa6:	4631      	mov	r1, r6
 801eaa8:	4658      	mov	r0, fp
 801eaaa:	f000 fb99 	bl	801f1e0 <__mcmp>
 801eaae:	2800      	cmp	r0, #0
 801eab0:	da24      	bge.n	801eafc <_dtoa_r+0x8cc>
 801eab2:	2300      	movs	r3, #0
 801eab4:	4659      	mov	r1, fp
 801eab6:	220a      	movs	r2, #10
 801eab8:	4620      	mov	r0, r4
 801eaba:	f000 f9c8 	bl	801ee4e <__multadd>
 801eabe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801eac0:	f10a 3aff 	add.w	sl, sl, #4294967295
 801eac4:	4683      	mov	fp, r0
 801eac6:	2b00      	cmp	r3, #0
 801eac8:	f000 8144 	beq.w	801ed54 <_dtoa_r+0xb24>
 801eacc:	2300      	movs	r3, #0
 801eace:	4639      	mov	r1, r7
 801ead0:	220a      	movs	r2, #10
 801ead2:	4620      	mov	r0, r4
 801ead4:	f000 f9bb 	bl	801ee4e <__multadd>
 801ead8:	9b04      	ldr	r3, [sp, #16]
 801eada:	4607      	mov	r7, r0
 801eadc:	2b00      	cmp	r3, #0
 801eade:	dc4d      	bgt.n	801eb7c <_dtoa_r+0x94c>
 801eae0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801eae2:	2b02      	cmp	r3, #2
 801eae4:	dd4a      	ble.n	801eb7c <_dtoa_r+0x94c>
 801eae6:	e011      	b.n	801eb0c <_dtoa_r+0x8dc>
 801eae8:	d0c9      	beq.n	801ea7e <_dtoa_r+0x84e>
 801eaea:	9a07      	ldr	r2, [sp, #28]
 801eaec:	331c      	adds	r3, #28
 801eaee:	441a      	add	r2, r3
 801eaf0:	4499      	add	r9, r3
 801eaf2:	441d      	add	r5, r3
 801eaf4:	4613      	mov	r3, r2
 801eaf6:	e7c1      	b.n	801ea7c <_dtoa_r+0x84c>
 801eaf8:	4603      	mov	r3, r0
 801eafa:	e7f6      	b.n	801eaea <_dtoa_r+0x8ba>
 801eafc:	f1b8 0f00 	cmp.w	r8, #0
 801eb00:	dc36      	bgt.n	801eb70 <_dtoa_r+0x940>
 801eb02:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801eb04:	2b02      	cmp	r3, #2
 801eb06:	dd33      	ble.n	801eb70 <_dtoa_r+0x940>
 801eb08:	f8cd 8010 	str.w	r8, [sp, #16]
 801eb0c:	9b04      	ldr	r3, [sp, #16]
 801eb0e:	b963      	cbnz	r3, 801eb2a <_dtoa_r+0x8fa>
 801eb10:	4631      	mov	r1, r6
 801eb12:	2205      	movs	r2, #5
 801eb14:	4620      	mov	r0, r4
 801eb16:	f000 f99a 	bl	801ee4e <__multadd>
 801eb1a:	4601      	mov	r1, r0
 801eb1c:	4606      	mov	r6, r0
 801eb1e:	4658      	mov	r0, fp
 801eb20:	f000 fb5e 	bl	801f1e0 <__mcmp>
 801eb24:	2800      	cmp	r0, #0
 801eb26:	f73f add3 	bgt.w	801e6d0 <_dtoa_r+0x4a0>
 801eb2a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801eb2c:	9d06      	ldr	r5, [sp, #24]
 801eb2e:	ea6f 0a03 	mvn.w	sl, r3
 801eb32:	f04f 0900 	mov.w	r9, #0
 801eb36:	4631      	mov	r1, r6
 801eb38:	4620      	mov	r0, r4
 801eb3a:	f000 f971 	bl	801ee20 <_Bfree>
 801eb3e:	2f00      	cmp	r7, #0
 801eb40:	f43f aebd 	beq.w	801e8be <_dtoa_r+0x68e>
 801eb44:	f1b9 0f00 	cmp.w	r9, #0
 801eb48:	d005      	beq.n	801eb56 <_dtoa_r+0x926>
 801eb4a:	45b9      	cmp	r9, r7
 801eb4c:	d003      	beq.n	801eb56 <_dtoa_r+0x926>
 801eb4e:	4649      	mov	r1, r9
 801eb50:	4620      	mov	r0, r4
 801eb52:	f000 f965 	bl	801ee20 <_Bfree>
 801eb56:	4639      	mov	r1, r7
 801eb58:	4620      	mov	r0, r4
 801eb5a:	f000 f961 	bl	801ee20 <_Bfree>
 801eb5e:	e6ae      	b.n	801e8be <_dtoa_r+0x68e>
 801eb60:	2600      	movs	r6, #0
 801eb62:	4637      	mov	r7, r6
 801eb64:	e7e1      	b.n	801eb2a <_dtoa_r+0x8fa>
 801eb66:	46ba      	mov	sl, r7
 801eb68:	4637      	mov	r7, r6
 801eb6a:	e5b1      	b.n	801e6d0 <_dtoa_r+0x4a0>
 801eb6c:	40240000 	.word	0x40240000
 801eb70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801eb72:	f8cd 8010 	str.w	r8, [sp, #16]
 801eb76:	2b00      	cmp	r3, #0
 801eb78:	f000 80f3 	beq.w	801ed62 <_dtoa_r+0xb32>
 801eb7c:	2d00      	cmp	r5, #0
 801eb7e:	dd05      	ble.n	801eb8c <_dtoa_r+0x95c>
 801eb80:	4639      	mov	r1, r7
 801eb82:	462a      	mov	r2, r5
 801eb84:	4620      	mov	r0, r4
 801eb86:	f000 fad7 	bl	801f138 <__lshift>
 801eb8a:	4607      	mov	r7, r0
 801eb8c:	9b08      	ldr	r3, [sp, #32]
 801eb8e:	2b00      	cmp	r3, #0
 801eb90:	d04c      	beq.n	801ec2c <_dtoa_r+0x9fc>
 801eb92:	6879      	ldr	r1, [r7, #4]
 801eb94:	4620      	mov	r0, r4
 801eb96:	f000 f90f 	bl	801edb8 <_Balloc>
 801eb9a:	4605      	mov	r5, r0
 801eb9c:	693a      	ldr	r2, [r7, #16]
 801eb9e:	f107 010c 	add.w	r1, r7, #12
 801eba2:	3202      	adds	r2, #2
 801eba4:	0092      	lsls	r2, r2, #2
 801eba6:	300c      	adds	r0, #12
 801eba8:	f7fe fea2 	bl	801d8f0 <memcpy>
 801ebac:	2201      	movs	r2, #1
 801ebae:	4629      	mov	r1, r5
 801ebb0:	4620      	mov	r0, r4
 801ebb2:	f000 fac1 	bl	801f138 <__lshift>
 801ebb6:	46b9      	mov	r9, r7
 801ebb8:	4607      	mov	r7, r0
 801ebba:	9b06      	ldr	r3, [sp, #24]
 801ebbc:	9307      	str	r3, [sp, #28]
 801ebbe:	9b02      	ldr	r3, [sp, #8]
 801ebc0:	f003 0301 	and.w	r3, r3, #1
 801ebc4:	9308      	str	r3, [sp, #32]
 801ebc6:	4631      	mov	r1, r6
 801ebc8:	4658      	mov	r0, fp
 801ebca:	f7ff faa1 	bl	801e110 <quorem>
 801ebce:	4649      	mov	r1, r9
 801ebd0:	4605      	mov	r5, r0
 801ebd2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801ebd6:	4658      	mov	r0, fp
 801ebd8:	f000 fb02 	bl	801f1e0 <__mcmp>
 801ebdc:	463a      	mov	r2, r7
 801ebde:	9002      	str	r0, [sp, #8]
 801ebe0:	4631      	mov	r1, r6
 801ebe2:	4620      	mov	r0, r4
 801ebe4:	f000 fb16 	bl	801f214 <__mdiff>
 801ebe8:	68c3      	ldr	r3, [r0, #12]
 801ebea:	4602      	mov	r2, r0
 801ebec:	bb03      	cbnz	r3, 801ec30 <_dtoa_r+0xa00>
 801ebee:	4601      	mov	r1, r0
 801ebf0:	9009      	str	r0, [sp, #36]	; 0x24
 801ebf2:	4658      	mov	r0, fp
 801ebf4:	f000 faf4 	bl	801f1e0 <__mcmp>
 801ebf8:	4603      	mov	r3, r0
 801ebfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ebfc:	4611      	mov	r1, r2
 801ebfe:	4620      	mov	r0, r4
 801ec00:	9309      	str	r3, [sp, #36]	; 0x24
 801ec02:	f000 f90d 	bl	801ee20 <_Bfree>
 801ec06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ec08:	b9a3      	cbnz	r3, 801ec34 <_dtoa_r+0xa04>
 801ec0a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801ec0c:	b992      	cbnz	r2, 801ec34 <_dtoa_r+0xa04>
 801ec0e:	9a08      	ldr	r2, [sp, #32]
 801ec10:	b982      	cbnz	r2, 801ec34 <_dtoa_r+0xa04>
 801ec12:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801ec16:	d029      	beq.n	801ec6c <_dtoa_r+0xa3c>
 801ec18:	9b02      	ldr	r3, [sp, #8]
 801ec1a:	2b00      	cmp	r3, #0
 801ec1c:	dd01      	ble.n	801ec22 <_dtoa_r+0x9f2>
 801ec1e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801ec22:	9b07      	ldr	r3, [sp, #28]
 801ec24:	1c5d      	adds	r5, r3, #1
 801ec26:	f883 8000 	strb.w	r8, [r3]
 801ec2a:	e784      	b.n	801eb36 <_dtoa_r+0x906>
 801ec2c:	4638      	mov	r0, r7
 801ec2e:	e7c2      	b.n	801ebb6 <_dtoa_r+0x986>
 801ec30:	2301      	movs	r3, #1
 801ec32:	e7e3      	b.n	801ebfc <_dtoa_r+0x9cc>
 801ec34:	9a02      	ldr	r2, [sp, #8]
 801ec36:	2a00      	cmp	r2, #0
 801ec38:	db04      	blt.n	801ec44 <_dtoa_r+0xa14>
 801ec3a:	d123      	bne.n	801ec84 <_dtoa_r+0xa54>
 801ec3c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801ec3e:	bb0a      	cbnz	r2, 801ec84 <_dtoa_r+0xa54>
 801ec40:	9a08      	ldr	r2, [sp, #32]
 801ec42:	b9fa      	cbnz	r2, 801ec84 <_dtoa_r+0xa54>
 801ec44:	2b00      	cmp	r3, #0
 801ec46:	ddec      	ble.n	801ec22 <_dtoa_r+0x9f2>
 801ec48:	4659      	mov	r1, fp
 801ec4a:	2201      	movs	r2, #1
 801ec4c:	4620      	mov	r0, r4
 801ec4e:	f000 fa73 	bl	801f138 <__lshift>
 801ec52:	4631      	mov	r1, r6
 801ec54:	4683      	mov	fp, r0
 801ec56:	f000 fac3 	bl	801f1e0 <__mcmp>
 801ec5a:	2800      	cmp	r0, #0
 801ec5c:	dc03      	bgt.n	801ec66 <_dtoa_r+0xa36>
 801ec5e:	d1e0      	bne.n	801ec22 <_dtoa_r+0x9f2>
 801ec60:	f018 0f01 	tst.w	r8, #1
 801ec64:	d0dd      	beq.n	801ec22 <_dtoa_r+0x9f2>
 801ec66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801ec6a:	d1d8      	bne.n	801ec1e <_dtoa_r+0x9ee>
 801ec6c:	9b07      	ldr	r3, [sp, #28]
 801ec6e:	9a07      	ldr	r2, [sp, #28]
 801ec70:	1c5d      	adds	r5, r3, #1
 801ec72:	2339      	movs	r3, #57	; 0x39
 801ec74:	7013      	strb	r3, [r2, #0]
 801ec76:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801ec7a:	1e6a      	subs	r2, r5, #1
 801ec7c:	2b39      	cmp	r3, #57	; 0x39
 801ec7e:	d04d      	beq.n	801ed1c <_dtoa_r+0xaec>
 801ec80:	3301      	adds	r3, #1
 801ec82:	e052      	b.n	801ed2a <_dtoa_r+0xafa>
 801ec84:	9a07      	ldr	r2, [sp, #28]
 801ec86:	2b00      	cmp	r3, #0
 801ec88:	f102 0501 	add.w	r5, r2, #1
 801ec8c:	dd06      	ble.n	801ec9c <_dtoa_r+0xa6c>
 801ec8e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801ec92:	d0eb      	beq.n	801ec6c <_dtoa_r+0xa3c>
 801ec94:	f108 0801 	add.w	r8, r8, #1
 801ec98:	9b07      	ldr	r3, [sp, #28]
 801ec9a:	e7c4      	b.n	801ec26 <_dtoa_r+0x9f6>
 801ec9c:	9b06      	ldr	r3, [sp, #24]
 801ec9e:	9a04      	ldr	r2, [sp, #16]
 801eca0:	1aeb      	subs	r3, r5, r3
 801eca2:	4293      	cmp	r3, r2
 801eca4:	f805 8c01 	strb.w	r8, [r5, #-1]
 801eca8:	d021      	beq.n	801ecee <_dtoa_r+0xabe>
 801ecaa:	4659      	mov	r1, fp
 801ecac:	2300      	movs	r3, #0
 801ecae:	220a      	movs	r2, #10
 801ecb0:	4620      	mov	r0, r4
 801ecb2:	f000 f8cc 	bl	801ee4e <__multadd>
 801ecb6:	45b9      	cmp	r9, r7
 801ecb8:	4683      	mov	fp, r0
 801ecba:	f04f 0300 	mov.w	r3, #0
 801ecbe:	f04f 020a 	mov.w	r2, #10
 801ecc2:	4649      	mov	r1, r9
 801ecc4:	4620      	mov	r0, r4
 801ecc6:	d105      	bne.n	801ecd4 <_dtoa_r+0xaa4>
 801ecc8:	f000 f8c1 	bl	801ee4e <__multadd>
 801eccc:	4681      	mov	r9, r0
 801ecce:	4607      	mov	r7, r0
 801ecd0:	9507      	str	r5, [sp, #28]
 801ecd2:	e778      	b.n	801ebc6 <_dtoa_r+0x996>
 801ecd4:	f000 f8bb 	bl	801ee4e <__multadd>
 801ecd8:	4639      	mov	r1, r7
 801ecda:	4681      	mov	r9, r0
 801ecdc:	2300      	movs	r3, #0
 801ecde:	220a      	movs	r2, #10
 801ece0:	4620      	mov	r0, r4
 801ece2:	f000 f8b4 	bl	801ee4e <__multadd>
 801ece6:	4607      	mov	r7, r0
 801ece8:	e7f2      	b.n	801ecd0 <_dtoa_r+0xaa0>
 801ecea:	f04f 0900 	mov.w	r9, #0
 801ecee:	4659      	mov	r1, fp
 801ecf0:	2201      	movs	r2, #1
 801ecf2:	4620      	mov	r0, r4
 801ecf4:	f000 fa20 	bl	801f138 <__lshift>
 801ecf8:	4631      	mov	r1, r6
 801ecfa:	4683      	mov	fp, r0
 801ecfc:	f000 fa70 	bl	801f1e0 <__mcmp>
 801ed00:	2800      	cmp	r0, #0
 801ed02:	dcb8      	bgt.n	801ec76 <_dtoa_r+0xa46>
 801ed04:	d102      	bne.n	801ed0c <_dtoa_r+0xadc>
 801ed06:	f018 0f01 	tst.w	r8, #1
 801ed0a:	d1b4      	bne.n	801ec76 <_dtoa_r+0xa46>
 801ed0c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801ed10:	1e6a      	subs	r2, r5, #1
 801ed12:	2b30      	cmp	r3, #48	; 0x30
 801ed14:	f47f af0f 	bne.w	801eb36 <_dtoa_r+0x906>
 801ed18:	4615      	mov	r5, r2
 801ed1a:	e7f7      	b.n	801ed0c <_dtoa_r+0xadc>
 801ed1c:	9b06      	ldr	r3, [sp, #24]
 801ed1e:	4293      	cmp	r3, r2
 801ed20:	d105      	bne.n	801ed2e <_dtoa_r+0xafe>
 801ed22:	2331      	movs	r3, #49	; 0x31
 801ed24:	9a06      	ldr	r2, [sp, #24]
 801ed26:	f10a 0a01 	add.w	sl, sl, #1
 801ed2a:	7013      	strb	r3, [r2, #0]
 801ed2c:	e703      	b.n	801eb36 <_dtoa_r+0x906>
 801ed2e:	4615      	mov	r5, r2
 801ed30:	e7a1      	b.n	801ec76 <_dtoa_r+0xa46>
 801ed32:	4b17      	ldr	r3, [pc, #92]	; (801ed90 <_dtoa_r+0xb60>)
 801ed34:	f7ff bae1 	b.w	801e2fa <_dtoa_r+0xca>
 801ed38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801ed3a:	2b00      	cmp	r3, #0
 801ed3c:	f47f aabb 	bne.w	801e2b6 <_dtoa_r+0x86>
 801ed40:	4b14      	ldr	r3, [pc, #80]	; (801ed94 <_dtoa_r+0xb64>)
 801ed42:	f7ff bada 	b.w	801e2fa <_dtoa_r+0xca>
 801ed46:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801ed48:	2b01      	cmp	r3, #1
 801ed4a:	f77f ae3f 	ble.w	801e9cc <_dtoa_r+0x79c>
 801ed4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ed50:	9308      	str	r3, [sp, #32]
 801ed52:	e653      	b.n	801e9fc <_dtoa_r+0x7cc>
 801ed54:	9b04      	ldr	r3, [sp, #16]
 801ed56:	2b00      	cmp	r3, #0
 801ed58:	dc03      	bgt.n	801ed62 <_dtoa_r+0xb32>
 801ed5a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801ed5c:	2b02      	cmp	r3, #2
 801ed5e:	f73f aed5 	bgt.w	801eb0c <_dtoa_r+0x8dc>
 801ed62:	9d06      	ldr	r5, [sp, #24]
 801ed64:	4631      	mov	r1, r6
 801ed66:	4658      	mov	r0, fp
 801ed68:	f7ff f9d2 	bl	801e110 <quorem>
 801ed6c:	9b06      	ldr	r3, [sp, #24]
 801ed6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801ed72:	f805 8b01 	strb.w	r8, [r5], #1
 801ed76:	9a04      	ldr	r2, [sp, #16]
 801ed78:	1aeb      	subs	r3, r5, r3
 801ed7a:	429a      	cmp	r2, r3
 801ed7c:	ddb5      	ble.n	801ecea <_dtoa_r+0xaba>
 801ed7e:	4659      	mov	r1, fp
 801ed80:	2300      	movs	r3, #0
 801ed82:	220a      	movs	r2, #10
 801ed84:	4620      	mov	r0, r4
 801ed86:	f000 f862 	bl	801ee4e <__multadd>
 801ed8a:	4683      	mov	fp, r0
 801ed8c:	e7ea      	b.n	801ed64 <_dtoa_r+0xb34>
 801ed8e:	bf00      	nop
 801ed90:	0801f4ec 	.word	0x0801f4ec
 801ed94:	0801f4ee 	.word	0x0801f4ee

0801ed98 <_localeconv_r>:
 801ed98:	4b04      	ldr	r3, [pc, #16]	; (801edac <_localeconv_r+0x14>)
 801ed9a:	681b      	ldr	r3, [r3, #0]
 801ed9c:	6a18      	ldr	r0, [r3, #32]
 801ed9e:	4b04      	ldr	r3, [pc, #16]	; (801edb0 <_localeconv_r+0x18>)
 801eda0:	2800      	cmp	r0, #0
 801eda2:	bf08      	it	eq
 801eda4:	4618      	moveq	r0, r3
 801eda6:	30f0      	adds	r0, #240	; 0xf0
 801eda8:	4770      	bx	lr
 801edaa:	bf00      	nop
 801edac:	200003d0 	.word	0x200003d0
 801edb0:	20000434 	.word	0x20000434

0801edb4 <__malloc_lock>:
 801edb4:	4770      	bx	lr

0801edb6 <__malloc_unlock>:
 801edb6:	4770      	bx	lr

0801edb8 <_Balloc>:
 801edb8:	b570      	push	{r4, r5, r6, lr}
 801edba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801edbc:	4604      	mov	r4, r0
 801edbe:	460e      	mov	r6, r1
 801edc0:	b93d      	cbnz	r5, 801edd2 <_Balloc+0x1a>
 801edc2:	2010      	movs	r0, #16
 801edc4:	f7fe fd8c 	bl	801d8e0 <malloc>
 801edc8:	6260      	str	r0, [r4, #36]	; 0x24
 801edca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801edce:	6005      	str	r5, [r0, #0]
 801edd0:	60c5      	str	r5, [r0, #12]
 801edd2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801edd4:	68eb      	ldr	r3, [r5, #12]
 801edd6:	b183      	cbz	r3, 801edfa <_Balloc+0x42>
 801edd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801edda:	68db      	ldr	r3, [r3, #12]
 801eddc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801ede0:	b9b8      	cbnz	r0, 801ee12 <_Balloc+0x5a>
 801ede2:	2101      	movs	r1, #1
 801ede4:	fa01 f506 	lsl.w	r5, r1, r6
 801ede8:	1d6a      	adds	r2, r5, #5
 801edea:	0092      	lsls	r2, r2, #2
 801edec:	4620      	mov	r0, r4
 801edee:	f000 fabe 	bl	801f36e <_calloc_r>
 801edf2:	b160      	cbz	r0, 801ee0e <_Balloc+0x56>
 801edf4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801edf8:	e00e      	b.n	801ee18 <_Balloc+0x60>
 801edfa:	2221      	movs	r2, #33	; 0x21
 801edfc:	2104      	movs	r1, #4
 801edfe:	4620      	mov	r0, r4
 801ee00:	f000 fab5 	bl	801f36e <_calloc_r>
 801ee04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801ee06:	60e8      	str	r0, [r5, #12]
 801ee08:	68db      	ldr	r3, [r3, #12]
 801ee0a:	2b00      	cmp	r3, #0
 801ee0c:	d1e4      	bne.n	801edd8 <_Balloc+0x20>
 801ee0e:	2000      	movs	r0, #0
 801ee10:	bd70      	pop	{r4, r5, r6, pc}
 801ee12:	6802      	ldr	r2, [r0, #0]
 801ee14:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801ee18:	2300      	movs	r3, #0
 801ee1a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ee1e:	e7f7      	b.n	801ee10 <_Balloc+0x58>

0801ee20 <_Bfree>:
 801ee20:	b570      	push	{r4, r5, r6, lr}
 801ee22:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801ee24:	4606      	mov	r6, r0
 801ee26:	460d      	mov	r5, r1
 801ee28:	b93c      	cbnz	r4, 801ee3a <_Bfree+0x1a>
 801ee2a:	2010      	movs	r0, #16
 801ee2c:	f7fe fd58 	bl	801d8e0 <malloc>
 801ee30:	6270      	str	r0, [r6, #36]	; 0x24
 801ee32:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ee36:	6004      	str	r4, [r0, #0]
 801ee38:	60c4      	str	r4, [r0, #12]
 801ee3a:	b13d      	cbz	r5, 801ee4c <_Bfree+0x2c>
 801ee3c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801ee3e:	686a      	ldr	r2, [r5, #4]
 801ee40:	68db      	ldr	r3, [r3, #12]
 801ee42:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ee46:	6029      	str	r1, [r5, #0]
 801ee48:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801ee4c:	bd70      	pop	{r4, r5, r6, pc}

0801ee4e <__multadd>:
 801ee4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ee52:	461f      	mov	r7, r3
 801ee54:	4606      	mov	r6, r0
 801ee56:	460c      	mov	r4, r1
 801ee58:	2300      	movs	r3, #0
 801ee5a:	690d      	ldr	r5, [r1, #16]
 801ee5c:	f101 0c14 	add.w	ip, r1, #20
 801ee60:	f8dc 0000 	ldr.w	r0, [ip]
 801ee64:	3301      	adds	r3, #1
 801ee66:	b281      	uxth	r1, r0
 801ee68:	fb02 7101 	mla	r1, r2, r1, r7
 801ee6c:	0c00      	lsrs	r0, r0, #16
 801ee6e:	0c0f      	lsrs	r7, r1, #16
 801ee70:	fb02 7000 	mla	r0, r2, r0, r7
 801ee74:	b289      	uxth	r1, r1
 801ee76:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801ee7a:	429d      	cmp	r5, r3
 801ee7c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801ee80:	f84c 1b04 	str.w	r1, [ip], #4
 801ee84:	dcec      	bgt.n	801ee60 <__multadd+0x12>
 801ee86:	b1d7      	cbz	r7, 801eebe <__multadd+0x70>
 801ee88:	68a3      	ldr	r3, [r4, #8]
 801ee8a:	42ab      	cmp	r3, r5
 801ee8c:	dc12      	bgt.n	801eeb4 <__multadd+0x66>
 801ee8e:	6861      	ldr	r1, [r4, #4]
 801ee90:	4630      	mov	r0, r6
 801ee92:	3101      	adds	r1, #1
 801ee94:	f7ff ff90 	bl	801edb8 <_Balloc>
 801ee98:	4680      	mov	r8, r0
 801ee9a:	6922      	ldr	r2, [r4, #16]
 801ee9c:	f104 010c 	add.w	r1, r4, #12
 801eea0:	3202      	adds	r2, #2
 801eea2:	0092      	lsls	r2, r2, #2
 801eea4:	300c      	adds	r0, #12
 801eea6:	f7fe fd23 	bl	801d8f0 <memcpy>
 801eeaa:	4621      	mov	r1, r4
 801eeac:	4630      	mov	r0, r6
 801eeae:	f7ff ffb7 	bl	801ee20 <_Bfree>
 801eeb2:	4644      	mov	r4, r8
 801eeb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801eeb8:	3501      	adds	r5, #1
 801eeba:	615f      	str	r7, [r3, #20]
 801eebc:	6125      	str	r5, [r4, #16]
 801eebe:	4620      	mov	r0, r4
 801eec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801eec4 <__hi0bits>:
 801eec4:	0c02      	lsrs	r2, r0, #16
 801eec6:	0412      	lsls	r2, r2, #16
 801eec8:	4603      	mov	r3, r0
 801eeca:	b9b2      	cbnz	r2, 801eefa <__hi0bits+0x36>
 801eecc:	0403      	lsls	r3, r0, #16
 801eece:	2010      	movs	r0, #16
 801eed0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801eed4:	bf04      	itt	eq
 801eed6:	021b      	lsleq	r3, r3, #8
 801eed8:	3008      	addeq	r0, #8
 801eeda:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801eede:	bf04      	itt	eq
 801eee0:	011b      	lsleq	r3, r3, #4
 801eee2:	3004      	addeq	r0, #4
 801eee4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801eee8:	bf04      	itt	eq
 801eeea:	009b      	lsleq	r3, r3, #2
 801eeec:	3002      	addeq	r0, #2
 801eeee:	2b00      	cmp	r3, #0
 801eef0:	db06      	blt.n	801ef00 <__hi0bits+0x3c>
 801eef2:	005b      	lsls	r3, r3, #1
 801eef4:	d503      	bpl.n	801eefe <__hi0bits+0x3a>
 801eef6:	3001      	adds	r0, #1
 801eef8:	4770      	bx	lr
 801eefa:	2000      	movs	r0, #0
 801eefc:	e7e8      	b.n	801eed0 <__hi0bits+0xc>
 801eefe:	2020      	movs	r0, #32
 801ef00:	4770      	bx	lr

0801ef02 <__lo0bits>:
 801ef02:	6803      	ldr	r3, [r0, #0]
 801ef04:	4601      	mov	r1, r0
 801ef06:	f013 0207 	ands.w	r2, r3, #7
 801ef0a:	d00b      	beq.n	801ef24 <__lo0bits+0x22>
 801ef0c:	07da      	lsls	r2, r3, #31
 801ef0e:	d423      	bmi.n	801ef58 <__lo0bits+0x56>
 801ef10:	0798      	lsls	r0, r3, #30
 801ef12:	bf49      	itett	mi
 801ef14:	085b      	lsrmi	r3, r3, #1
 801ef16:	089b      	lsrpl	r3, r3, #2
 801ef18:	2001      	movmi	r0, #1
 801ef1a:	600b      	strmi	r3, [r1, #0]
 801ef1c:	bf5c      	itt	pl
 801ef1e:	600b      	strpl	r3, [r1, #0]
 801ef20:	2002      	movpl	r0, #2
 801ef22:	4770      	bx	lr
 801ef24:	b298      	uxth	r0, r3
 801ef26:	b9a8      	cbnz	r0, 801ef54 <__lo0bits+0x52>
 801ef28:	2010      	movs	r0, #16
 801ef2a:	0c1b      	lsrs	r3, r3, #16
 801ef2c:	f013 0fff 	tst.w	r3, #255	; 0xff
 801ef30:	bf04      	itt	eq
 801ef32:	0a1b      	lsreq	r3, r3, #8
 801ef34:	3008      	addeq	r0, #8
 801ef36:	071a      	lsls	r2, r3, #28
 801ef38:	bf04      	itt	eq
 801ef3a:	091b      	lsreq	r3, r3, #4
 801ef3c:	3004      	addeq	r0, #4
 801ef3e:	079a      	lsls	r2, r3, #30
 801ef40:	bf04      	itt	eq
 801ef42:	089b      	lsreq	r3, r3, #2
 801ef44:	3002      	addeq	r0, #2
 801ef46:	07da      	lsls	r2, r3, #31
 801ef48:	d402      	bmi.n	801ef50 <__lo0bits+0x4e>
 801ef4a:	085b      	lsrs	r3, r3, #1
 801ef4c:	d006      	beq.n	801ef5c <__lo0bits+0x5a>
 801ef4e:	3001      	adds	r0, #1
 801ef50:	600b      	str	r3, [r1, #0]
 801ef52:	4770      	bx	lr
 801ef54:	4610      	mov	r0, r2
 801ef56:	e7e9      	b.n	801ef2c <__lo0bits+0x2a>
 801ef58:	2000      	movs	r0, #0
 801ef5a:	4770      	bx	lr
 801ef5c:	2020      	movs	r0, #32
 801ef5e:	4770      	bx	lr

0801ef60 <__i2b>:
 801ef60:	b510      	push	{r4, lr}
 801ef62:	460c      	mov	r4, r1
 801ef64:	2101      	movs	r1, #1
 801ef66:	f7ff ff27 	bl	801edb8 <_Balloc>
 801ef6a:	2201      	movs	r2, #1
 801ef6c:	6144      	str	r4, [r0, #20]
 801ef6e:	6102      	str	r2, [r0, #16]
 801ef70:	bd10      	pop	{r4, pc}

0801ef72 <__multiply>:
 801ef72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ef76:	4614      	mov	r4, r2
 801ef78:	690a      	ldr	r2, [r1, #16]
 801ef7a:	6923      	ldr	r3, [r4, #16]
 801ef7c:	4688      	mov	r8, r1
 801ef7e:	429a      	cmp	r2, r3
 801ef80:	bfbe      	ittt	lt
 801ef82:	460b      	movlt	r3, r1
 801ef84:	46a0      	movlt	r8, r4
 801ef86:	461c      	movlt	r4, r3
 801ef88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801ef8c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801ef90:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ef94:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801ef98:	eb07 0609 	add.w	r6, r7, r9
 801ef9c:	42b3      	cmp	r3, r6
 801ef9e:	bfb8      	it	lt
 801efa0:	3101      	addlt	r1, #1
 801efa2:	f7ff ff09 	bl	801edb8 <_Balloc>
 801efa6:	f100 0514 	add.w	r5, r0, #20
 801efaa:	462b      	mov	r3, r5
 801efac:	2200      	movs	r2, #0
 801efae:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801efb2:	4573      	cmp	r3, lr
 801efb4:	d316      	bcc.n	801efe4 <__multiply+0x72>
 801efb6:	f104 0214 	add.w	r2, r4, #20
 801efba:	f108 0114 	add.w	r1, r8, #20
 801efbe:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801efc2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801efc6:	9300      	str	r3, [sp, #0]
 801efc8:	9b00      	ldr	r3, [sp, #0]
 801efca:	9201      	str	r2, [sp, #4]
 801efcc:	4293      	cmp	r3, r2
 801efce:	d80c      	bhi.n	801efea <__multiply+0x78>
 801efd0:	2e00      	cmp	r6, #0
 801efd2:	dd03      	ble.n	801efdc <__multiply+0x6a>
 801efd4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801efd8:	2b00      	cmp	r3, #0
 801efda:	d05d      	beq.n	801f098 <__multiply+0x126>
 801efdc:	6106      	str	r6, [r0, #16]
 801efde:	b003      	add	sp, #12
 801efe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801efe4:	f843 2b04 	str.w	r2, [r3], #4
 801efe8:	e7e3      	b.n	801efb2 <__multiply+0x40>
 801efea:	f8b2 b000 	ldrh.w	fp, [r2]
 801efee:	f1bb 0f00 	cmp.w	fp, #0
 801eff2:	d023      	beq.n	801f03c <__multiply+0xca>
 801eff4:	4689      	mov	r9, r1
 801eff6:	46ac      	mov	ip, r5
 801eff8:	f04f 0800 	mov.w	r8, #0
 801effc:	f859 4b04 	ldr.w	r4, [r9], #4
 801f000:	f8dc a000 	ldr.w	sl, [ip]
 801f004:	b2a3      	uxth	r3, r4
 801f006:	fa1f fa8a 	uxth.w	sl, sl
 801f00a:	fb0b a303 	mla	r3, fp, r3, sl
 801f00e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801f012:	f8dc 4000 	ldr.w	r4, [ip]
 801f016:	4443      	add	r3, r8
 801f018:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801f01c:	fb0b 840a 	mla	r4, fp, sl, r8
 801f020:	46e2      	mov	sl, ip
 801f022:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801f026:	b29b      	uxth	r3, r3
 801f028:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801f02c:	454f      	cmp	r7, r9
 801f02e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801f032:	f84a 3b04 	str.w	r3, [sl], #4
 801f036:	d82b      	bhi.n	801f090 <__multiply+0x11e>
 801f038:	f8cc 8004 	str.w	r8, [ip, #4]
 801f03c:	9b01      	ldr	r3, [sp, #4]
 801f03e:	3204      	adds	r2, #4
 801f040:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801f044:	f1ba 0f00 	cmp.w	sl, #0
 801f048:	d020      	beq.n	801f08c <__multiply+0x11a>
 801f04a:	4689      	mov	r9, r1
 801f04c:	46a8      	mov	r8, r5
 801f04e:	f04f 0b00 	mov.w	fp, #0
 801f052:	682b      	ldr	r3, [r5, #0]
 801f054:	f8b9 c000 	ldrh.w	ip, [r9]
 801f058:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801f05c:	b29b      	uxth	r3, r3
 801f05e:	fb0a 440c 	mla	r4, sl, ip, r4
 801f062:	46c4      	mov	ip, r8
 801f064:	445c      	add	r4, fp
 801f066:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801f06a:	f84c 3b04 	str.w	r3, [ip], #4
 801f06e:	f859 3b04 	ldr.w	r3, [r9], #4
 801f072:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801f076:	0c1b      	lsrs	r3, r3, #16
 801f078:	fb0a b303 	mla	r3, sl, r3, fp
 801f07c:	454f      	cmp	r7, r9
 801f07e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801f082:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801f086:	d805      	bhi.n	801f094 <__multiply+0x122>
 801f088:	f8c8 3004 	str.w	r3, [r8, #4]
 801f08c:	3504      	adds	r5, #4
 801f08e:	e79b      	b.n	801efc8 <__multiply+0x56>
 801f090:	46d4      	mov	ip, sl
 801f092:	e7b3      	b.n	801effc <__multiply+0x8a>
 801f094:	46e0      	mov	r8, ip
 801f096:	e7dd      	b.n	801f054 <__multiply+0xe2>
 801f098:	3e01      	subs	r6, #1
 801f09a:	e799      	b.n	801efd0 <__multiply+0x5e>

0801f09c <__pow5mult>:
 801f09c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f0a0:	4615      	mov	r5, r2
 801f0a2:	f012 0203 	ands.w	r2, r2, #3
 801f0a6:	4606      	mov	r6, r0
 801f0a8:	460f      	mov	r7, r1
 801f0aa:	d007      	beq.n	801f0bc <__pow5mult+0x20>
 801f0ac:	4c21      	ldr	r4, [pc, #132]	; (801f134 <__pow5mult+0x98>)
 801f0ae:	3a01      	subs	r2, #1
 801f0b0:	2300      	movs	r3, #0
 801f0b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801f0b6:	f7ff feca 	bl	801ee4e <__multadd>
 801f0ba:	4607      	mov	r7, r0
 801f0bc:	10ad      	asrs	r5, r5, #2
 801f0be:	d035      	beq.n	801f12c <__pow5mult+0x90>
 801f0c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801f0c2:	b93c      	cbnz	r4, 801f0d4 <__pow5mult+0x38>
 801f0c4:	2010      	movs	r0, #16
 801f0c6:	f7fe fc0b 	bl	801d8e0 <malloc>
 801f0ca:	6270      	str	r0, [r6, #36]	; 0x24
 801f0cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801f0d0:	6004      	str	r4, [r0, #0]
 801f0d2:	60c4      	str	r4, [r0, #12]
 801f0d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801f0d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801f0dc:	b94c      	cbnz	r4, 801f0f2 <__pow5mult+0x56>
 801f0de:	f240 2171 	movw	r1, #625	; 0x271
 801f0e2:	4630      	mov	r0, r6
 801f0e4:	f7ff ff3c 	bl	801ef60 <__i2b>
 801f0e8:	2300      	movs	r3, #0
 801f0ea:	4604      	mov	r4, r0
 801f0ec:	f8c8 0008 	str.w	r0, [r8, #8]
 801f0f0:	6003      	str	r3, [r0, #0]
 801f0f2:	f04f 0800 	mov.w	r8, #0
 801f0f6:	07eb      	lsls	r3, r5, #31
 801f0f8:	d50a      	bpl.n	801f110 <__pow5mult+0x74>
 801f0fa:	4639      	mov	r1, r7
 801f0fc:	4622      	mov	r2, r4
 801f0fe:	4630      	mov	r0, r6
 801f100:	f7ff ff37 	bl	801ef72 <__multiply>
 801f104:	4681      	mov	r9, r0
 801f106:	4639      	mov	r1, r7
 801f108:	4630      	mov	r0, r6
 801f10a:	f7ff fe89 	bl	801ee20 <_Bfree>
 801f10e:	464f      	mov	r7, r9
 801f110:	106d      	asrs	r5, r5, #1
 801f112:	d00b      	beq.n	801f12c <__pow5mult+0x90>
 801f114:	6820      	ldr	r0, [r4, #0]
 801f116:	b938      	cbnz	r0, 801f128 <__pow5mult+0x8c>
 801f118:	4622      	mov	r2, r4
 801f11a:	4621      	mov	r1, r4
 801f11c:	4630      	mov	r0, r6
 801f11e:	f7ff ff28 	bl	801ef72 <__multiply>
 801f122:	6020      	str	r0, [r4, #0]
 801f124:	f8c0 8000 	str.w	r8, [r0]
 801f128:	4604      	mov	r4, r0
 801f12a:	e7e4      	b.n	801f0f6 <__pow5mult+0x5a>
 801f12c:	4638      	mov	r0, r7
 801f12e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f132:	bf00      	nop
 801f134:	0801f650 	.word	0x0801f650

0801f138 <__lshift>:
 801f138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f13c:	460c      	mov	r4, r1
 801f13e:	4607      	mov	r7, r0
 801f140:	4616      	mov	r6, r2
 801f142:	6923      	ldr	r3, [r4, #16]
 801f144:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801f148:	eb0a 0903 	add.w	r9, sl, r3
 801f14c:	6849      	ldr	r1, [r1, #4]
 801f14e:	68a3      	ldr	r3, [r4, #8]
 801f150:	f109 0501 	add.w	r5, r9, #1
 801f154:	42ab      	cmp	r3, r5
 801f156:	db32      	blt.n	801f1be <__lshift+0x86>
 801f158:	4638      	mov	r0, r7
 801f15a:	f7ff fe2d 	bl	801edb8 <_Balloc>
 801f15e:	2300      	movs	r3, #0
 801f160:	4680      	mov	r8, r0
 801f162:	461a      	mov	r2, r3
 801f164:	f100 0114 	add.w	r1, r0, #20
 801f168:	4553      	cmp	r3, sl
 801f16a:	db2b      	blt.n	801f1c4 <__lshift+0x8c>
 801f16c:	6920      	ldr	r0, [r4, #16]
 801f16e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801f172:	f104 0314 	add.w	r3, r4, #20
 801f176:	f016 021f 	ands.w	r2, r6, #31
 801f17a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801f17e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801f182:	d025      	beq.n	801f1d0 <__lshift+0x98>
 801f184:	2000      	movs	r0, #0
 801f186:	f1c2 0e20 	rsb	lr, r2, #32
 801f18a:	468a      	mov	sl, r1
 801f18c:	681e      	ldr	r6, [r3, #0]
 801f18e:	4096      	lsls	r6, r2
 801f190:	4330      	orrs	r0, r6
 801f192:	f84a 0b04 	str.w	r0, [sl], #4
 801f196:	f853 0b04 	ldr.w	r0, [r3], #4
 801f19a:	459c      	cmp	ip, r3
 801f19c:	fa20 f00e 	lsr.w	r0, r0, lr
 801f1a0:	d814      	bhi.n	801f1cc <__lshift+0x94>
 801f1a2:	6048      	str	r0, [r1, #4]
 801f1a4:	b108      	cbz	r0, 801f1aa <__lshift+0x72>
 801f1a6:	f109 0502 	add.w	r5, r9, #2
 801f1aa:	3d01      	subs	r5, #1
 801f1ac:	4638      	mov	r0, r7
 801f1ae:	f8c8 5010 	str.w	r5, [r8, #16]
 801f1b2:	4621      	mov	r1, r4
 801f1b4:	f7ff fe34 	bl	801ee20 <_Bfree>
 801f1b8:	4640      	mov	r0, r8
 801f1ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f1be:	3101      	adds	r1, #1
 801f1c0:	005b      	lsls	r3, r3, #1
 801f1c2:	e7c7      	b.n	801f154 <__lshift+0x1c>
 801f1c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801f1c8:	3301      	adds	r3, #1
 801f1ca:	e7cd      	b.n	801f168 <__lshift+0x30>
 801f1cc:	4651      	mov	r1, sl
 801f1ce:	e7dc      	b.n	801f18a <__lshift+0x52>
 801f1d0:	3904      	subs	r1, #4
 801f1d2:	f853 2b04 	ldr.w	r2, [r3], #4
 801f1d6:	459c      	cmp	ip, r3
 801f1d8:	f841 2f04 	str.w	r2, [r1, #4]!
 801f1dc:	d8f9      	bhi.n	801f1d2 <__lshift+0x9a>
 801f1de:	e7e4      	b.n	801f1aa <__lshift+0x72>

0801f1e0 <__mcmp>:
 801f1e0:	6903      	ldr	r3, [r0, #16]
 801f1e2:	690a      	ldr	r2, [r1, #16]
 801f1e4:	b530      	push	{r4, r5, lr}
 801f1e6:	1a9b      	subs	r3, r3, r2
 801f1e8:	d10c      	bne.n	801f204 <__mcmp+0x24>
 801f1ea:	0092      	lsls	r2, r2, #2
 801f1ec:	3014      	adds	r0, #20
 801f1ee:	3114      	adds	r1, #20
 801f1f0:	1884      	adds	r4, r0, r2
 801f1f2:	4411      	add	r1, r2
 801f1f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801f1f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801f1fc:	4295      	cmp	r5, r2
 801f1fe:	d003      	beq.n	801f208 <__mcmp+0x28>
 801f200:	d305      	bcc.n	801f20e <__mcmp+0x2e>
 801f202:	2301      	movs	r3, #1
 801f204:	4618      	mov	r0, r3
 801f206:	bd30      	pop	{r4, r5, pc}
 801f208:	42a0      	cmp	r0, r4
 801f20a:	d3f3      	bcc.n	801f1f4 <__mcmp+0x14>
 801f20c:	e7fa      	b.n	801f204 <__mcmp+0x24>
 801f20e:	f04f 33ff 	mov.w	r3, #4294967295
 801f212:	e7f7      	b.n	801f204 <__mcmp+0x24>

0801f214 <__mdiff>:
 801f214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f218:	460d      	mov	r5, r1
 801f21a:	4607      	mov	r7, r0
 801f21c:	4611      	mov	r1, r2
 801f21e:	4628      	mov	r0, r5
 801f220:	4614      	mov	r4, r2
 801f222:	f7ff ffdd 	bl	801f1e0 <__mcmp>
 801f226:	1e06      	subs	r6, r0, #0
 801f228:	d108      	bne.n	801f23c <__mdiff+0x28>
 801f22a:	4631      	mov	r1, r6
 801f22c:	4638      	mov	r0, r7
 801f22e:	f7ff fdc3 	bl	801edb8 <_Balloc>
 801f232:	2301      	movs	r3, #1
 801f234:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801f238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f23c:	bfa4      	itt	ge
 801f23e:	4623      	movge	r3, r4
 801f240:	462c      	movge	r4, r5
 801f242:	4638      	mov	r0, r7
 801f244:	6861      	ldr	r1, [r4, #4]
 801f246:	bfa6      	itte	ge
 801f248:	461d      	movge	r5, r3
 801f24a:	2600      	movge	r6, #0
 801f24c:	2601      	movlt	r6, #1
 801f24e:	f7ff fdb3 	bl	801edb8 <_Balloc>
 801f252:	f04f 0e00 	mov.w	lr, #0
 801f256:	60c6      	str	r6, [r0, #12]
 801f258:	692b      	ldr	r3, [r5, #16]
 801f25a:	6926      	ldr	r6, [r4, #16]
 801f25c:	f104 0214 	add.w	r2, r4, #20
 801f260:	f105 0914 	add.w	r9, r5, #20
 801f264:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801f268:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801f26c:	f100 0114 	add.w	r1, r0, #20
 801f270:	f852 ab04 	ldr.w	sl, [r2], #4
 801f274:	f859 5b04 	ldr.w	r5, [r9], #4
 801f278:	fa1f f38a 	uxth.w	r3, sl
 801f27c:	4473      	add	r3, lr
 801f27e:	b2ac      	uxth	r4, r5
 801f280:	1b1b      	subs	r3, r3, r4
 801f282:	0c2c      	lsrs	r4, r5, #16
 801f284:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 801f288:	eb04 4423 	add.w	r4, r4, r3, asr #16
 801f28c:	b29b      	uxth	r3, r3
 801f28e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 801f292:	45c8      	cmp	r8, r9
 801f294:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 801f298:	4694      	mov	ip, r2
 801f29a:	f841 4b04 	str.w	r4, [r1], #4
 801f29e:	d8e7      	bhi.n	801f270 <__mdiff+0x5c>
 801f2a0:	45bc      	cmp	ip, r7
 801f2a2:	d304      	bcc.n	801f2ae <__mdiff+0x9a>
 801f2a4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 801f2a8:	b183      	cbz	r3, 801f2cc <__mdiff+0xb8>
 801f2aa:	6106      	str	r6, [r0, #16]
 801f2ac:	e7c4      	b.n	801f238 <__mdiff+0x24>
 801f2ae:	f85c 4b04 	ldr.w	r4, [ip], #4
 801f2b2:	b2a2      	uxth	r2, r4
 801f2b4:	4472      	add	r2, lr
 801f2b6:	1413      	asrs	r3, r2, #16
 801f2b8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801f2bc:	b292      	uxth	r2, r2
 801f2be:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801f2c2:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801f2c6:	f841 2b04 	str.w	r2, [r1], #4
 801f2ca:	e7e9      	b.n	801f2a0 <__mdiff+0x8c>
 801f2cc:	3e01      	subs	r6, #1
 801f2ce:	e7e9      	b.n	801f2a4 <__mdiff+0x90>

0801f2d0 <__d2b>:
 801f2d0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 801f2d4:	461c      	mov	r4, r3
 801f2d6:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 801f2da:	2101      	movs	r1, #1
 801f2dc:	4690      	mov	r8, r2
 801f2de:	f7ff fd6b 	bl	801edb8 <_Balloc>
 801f2e2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 801f2e6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 801f2ea:	4607      	mov	r7, r0
 801f2ec:	bb34      	cbnz	r4, 801f33c <__d2b+0x6c>
 801f2ee:	9201      	str	r2, [sp, #4]
 801f2f0:	f1b8 0200 	subs.w	r2, r8, #0
 801f2f4:	d027      	beq.n	801f346 <__d2b+0x76>
 801f2f6:	a802      	add	r0, sp, #8
 801f2f8:	f840 2d08 	str.w	r2, [r0, #-8]!
 801f2fc:	f7ff fe01 	bl	801ef02 <__lo0bits>
 801f300:	9900      	ldr	r1, [sp, #0]
 801f302:	b1f0      	cbz	r0, 801f342 <__d2b+0x72>
 801f304:	9a01      	ldr	r2, [sp, #4]
 801f306:	f1c0 0320 	rsb	r3, r0, #32
 801f30a:	fa02 f303 	lsl.w	r3, r2, r3
 801f30e:	430b      	orrs	r3, r1
 801f310:	40c2      	lsrs	r2, r0
 801f312:	617b      	str	r3, [r7, #20]
 801f314:	9201      	str	r2, [sp, #4]
 801f316:	9b01      	ldr	r3, [sp, #4]
 801f318:	2b00      	cmp	r3, #0
 801f31a:	bf14      	ite	ne
 801f31c:	2102      	movne	r1, #2
 801f31e:	2101      	moveq	r1, #1
 801f320:	61bb      	str	r3, [r7, #24]
 801f322:	6139      	str	r1, [r7, #16]
 801f324:	b1c4      	cbz	r4, 801f358 <__d2b+0x88>
 801f326:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801f32a:	4404      	add	r4, r0
 801f32c:	6034      	str	r4, [r6, #0]
 801f32e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801f332:	6028      	str	r0, [r5, #0]
 801f334:	4638      	mov	r0, r7
 801f336:	b002      	add	sp, #8
 801f338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f33c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801f340:	e7d5      	b.n	801f2ee <__d2b+0x1e>
 801f342:	6179      	str	r1, [r7, #20]
 801f344:	e7e7      	b.n	801f316 <__d2b+0x46>
 801f346:	a801      	add	r0, sp, #4
 801f348:	f7ff fddb 	bl	801ef02 <__lo0bits>
 801f34c:	2101      	movs	r1, #1
 801f34e:	9b01      	ldr	r3, [sp, #4]
 801f350:	6139      	str	r1, [r7, #16]
 801f352:	617b      	str	r3, [r7, #20]
 801f354:	3020      	adds	r0, #32
 801f356:	e7e5      	b.n	801f324 <__d2b+0x54>
 801f358:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801f35c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801f360:	6030      	str	r0, [r6, #0]
 801f362:	6918      	ldr	r0, [r3, #16]
 801f364:	f7ff fdae 	bl	801eec4 <__hi0bits>
 801f368:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801f36c:	e7e1      	b.n	801f332 <__d2b+0x62>

0801f36e <_calloc_r>:
 801f36e:	b538      	push	{r3, r4, r5, lr}
 801f370:	fb02 f401 	mul.w	r4, r2, r1
 801f374:	4621      	mov	r1, r4
 801f376:	f7fe fb1b 	bl	801d9b0 <_malloc_r>
 801f37a:	4605      	mov	r5, r0
 801f37c:	b118      	cbz	r0, 801f386 <_calloc_r+0x18>
 801f37e:	4622      	mov	r2, r4
 801f380:	2100      	movs	r1, #0
 801f382:	f7fe fac0 	bl	801d906 <memset>
 801f386:	4628      	mov	r0, r5
 801f388:	bd38      	pop	{r3, r4, r5, pc}

0801f38a <_realloc_r>:
 801f38a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f38c:	4607      	mov	r7, r0
 801f38e:	4614      	mov	r4, r2
 801f390:	460e      	mov	r6, r1
 801f392:	b921      	cbnz	r1, 801f39e <_realloc_r+0x14>
 801f394:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801f398:	4611      	mov	r1, r2
 801f39a:	f7fe bb09 	b.w	801d9b0 <_malloc_r>
 801f39e:	b922      	cbnz	r2, 801f3aa <_realloc_r+0x20>
 801f3a0:	f7fe faba 	bl	801d918 <_free_r>
 801f3a4:	4625      	mov	r5, r4
 801f3a6:	4628      	mov	r0, r5
 801f3a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f3aa:	f000 f826 	bl	801f3fa <_malloc_usable_size_r>
 801f3ae:	42a0      	cmp	r0, r4
 801f3b0:	d20f      	bcs.n	801f3d2 <_realloc_r+0x48>
 801f3b2:	4621      	mov	r1, r4
 801f3b4:	4638      	mov	r0, r7
 801f3b6:	f7fe fafb 	bl	801d9b0 <_malloc_r>
 801f3ba:	4605      	mov	r5, r0
 801f3bc:	2800      	cmp	r0, #0
 801f3be:	d0f2      	beq.n	801f3a6 <_realloc_r+0x1c>
 801f3c0:	4631      	mov	r1, r6
 801f3c2:	4622      	mov	r2, r4
 801f3c4:	f7fe fa94 	bl	801d8f0 <memcpy>
 801f3c8:	4631      	mov	r1, r6
 801f3ca:	4638      	mov	r0, r7
 801f3cc:	f7fe faa4 	bl	801d918 <_free_r>
 801f3d0:	e7e9      	b.n	801f3a6 <_realloc_r+0x1c>
 801f3d2:	4635      	mov	r5, r6
 801f3d4:	e7e7      	b.n	801f3a6 <_realloc_r+0x1c>

0801f3d6 <__ascii_mbtowc>:
 801f3d6:	b082      	sub	sp, #8
 801f3d8:	b901      	cbnz	r1, 801f3dc <__ascii_mbtowc+0x6>
 801f3da:	a901      	add	r1, sp, #4
 801f3dc:	b142      	cbz	r2, 801f3f0 <__ascii_mbtowc+0x1a>
 801f3de:	b14b      	cbz	r3, 801f3f4 <__ascii_mbtowc+0x1e>
 801f3e0:	7813      	ldrb	r3, [r2, #0]
 801f3e2:	600b      	str	r3, [r1, #0]
 801f3e4:	7812      	ldrb	r2, [r2, #0]
 801f3e6:	1c10      	adds	r0, r2, #0
 801f3e8:	bf18      	it	ne
 801f3ea:	2001      	movne	r0, #1
 801f3ec:	b002      	add	sp, #8
 801f3ee:	4770      	bx	lr
 801f3f0:	4610      	mov	r0, r2
 801f3f2:	e7fb      	b.n	801f3ec <__ascii_mbtowc+0x16>
 801f3f4:	f06f 0001 	mvn.w	r0, #1
 801f3f8:	e7f8      	b.n	801f3ec <__ascii_mbtowc+0x16>

0801f3fa <_malloc_usable_size_r>:
 801f3fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f3fe:	1f18      	subs	r0, r3, #4
 801f400:	2b00      	cmp	r3, #0
 801f402:	bfbc      	itt	lt
 801f404:	580b      	ldrlt	r3, [r1, r0]
 801f406:	18c0      	addlt	r0, r0, r3
 801f408:	4770      	bx	lr

0801f40a <__ascii_wctomb>:
 801f40a:	b149      	cbz	r1, 801f420 <__ascii_wctomb+0x16>
 801f40c:	2aff      	cmp	r2, #255	; 0xff
 801f40e:	bf8b      	itete	hi
 801f410:	238a      	movhi	r3, #138	; 0x8a
 801f412:	700a      	strbls	r2, [r1, #0]
 801f414:	6003      	strhi	r3, [r0, #0]
 801f416:	2001      	movls	r0, #1
 801f418:	bf88      	it	hi
 801f41a:	f04f 30ff 	movhi.w	r0, #4294967295
 801f41e:	4770      	bx	lr
 801f420:	4608      	mov	r0, r1
 801f422:	4770      	bx	lr

0801f424 <_init>:
 801f424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f426:	bf00      	nop
 801f428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f42a:	bc08      	pop	{r3}
 801f42c:	469e      	mov	lr, r3
 801f42e:	4770      	bx	lr

0801f430 <_fini>:
 801f430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f432:	bf00      	nop
 801f434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f436:	bc08      	pop	{r3}
 801f438:	469e      	mov	lr, r3
 801f43a:	4770      	bx	lr
