-MemoryCellInputFile: sample_cells/sample_srams/sample_SRAM_7nm.cell

-ProcessNode: 7
-DeviceRoadmap: LOP

-DesignTarget: cache

-CacheAccessMode: Normal
-Associativity (for cache only): 8

-OptimizationTarget: WriteEDP

-OutputFilePrefix: test
-EnablePruning: Yes

-Capacity (KB): 128
-WordWidth (bit): 128

-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone

-LocalWireUseLowSwing: No

-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: H-tree

-InternalSensing: true

-Temperature (K): 370
-RetentionTime (us): 40

-BufferDesignOptimization: latency

