
Micros_LAB_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
<<<<<<< Updated upstream
  1 .text         00003600  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800373c  0800373c  0001373c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037d8  080037d8  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  080037d8  080037d8  000137d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080037e0  080037e0  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037e0  080037e0  000137e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037e4  080037e4  000137e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080037e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000014  080037fc  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  080037fc  00020114  2**0
=======
  1 .text         00003614  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08003750  08003750  00013750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037fc  080037fc  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  080037fc  080037fc  000137fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003804  08003804  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003804  08003804  00013804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003808  08003808  00013808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800380c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000010  0800381c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  0800381c  00020110  2**0
>>>>>>> Stashed changes
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
<<<<<<< Updated upstream
 12 .debug_info   00006abc  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018a5  00000000  00000000  00026af9  2**0
=======
 12 .debug_info   00006ace  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000188b  00000000  00000000  00026b07  2**0
>>>>>>> Stashed changes
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000680  00000000  00000000  00028398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005a8  00000000  00000000  00028a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
<<<<<<< Updated upstream
 16 .debug_macro  00013eb6  00000000  00000000  00028fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ee4  00000000  00000000  0003ce7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c4d0  00000000  00000000  00044d62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c1232  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001810  00000000  00000000  000c1284  2**2
=======
 16 .debug_macro  00013f85  00000000  00000000  00028fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007f07  00000000  00000000  0003cf45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c719  00000000  00000000  00044e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c1565  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001814  00000000  00000000  000c15b8  2**2
>>>>>>> Stashed changes
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000014 	.word	0x20000014
 8000158:	00000000 	.word	0x00000000
<<<<<<< Updated upstream
 800015c:	08003724 	.word	0x08003724
=======
 800015c:	08003738 	.word	0x08003738
>>>>>>> Stashed changes

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
<<<<<<< Updated upstream
 8000174:	20000018 	.word	0x20000018
 8000178:	08003724 	.word	0x08003724
=======
 8000174:	20000014 	.word	0x20000014
 8000178:	08003738 	.word	0x08003738
>>>>>>> Stashed changes

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <espera>:
void espera(int time)
{
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  int i;
  for (i = 0; i < time; i++);
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	e002      	b.n	8000498 <espera+0x14>
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	3301      	adds	r3, #1
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	429a      	cmp	r2, r3
 800049e:	dbf8      	blt.n	8000492 <espera+0xe>
}
 80004a0:	bf00      	nop
 80004a2:	bf00      	nop
 80004a4:	3714      	adds	r7, #20
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <EXTI0_IRQHandler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//INTERRUPTS
//USER BUTTON is pressed, a rising edge is detected in PA0
void EXTI0_IRQHandler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
<<<<<<< Updated upstream
  if ((EXTI->PR&0x01) != 0) // Is EXTI0 flag on? //0000000000000001 in the Pending Register
 80004b0:	4b15      	ldr	r3, [pc, #84]	; (8000508 <EXTI0_IRQHandler+0x5c>)
 80004b2:	695b      	ldr	r3, [r3, #20]
 80004b4:	f003 0301 	and.w	r3, r3, #1
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d023      	beq.n	8000504 <EXTI0_IRQHandler+0x58>
  {
	  if (game == 1) game = 2; //If at GAME 1, proceed to GAME 2
 80004bc:	4b13      	ldr	r3, [pc, #76]	; (800050c <EXTI0_IRQHandler+0x60>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	2b01      	cmp	r3, #1
 80004c2:	d103      	bne.n	80004cc <EXTI0_IRQHandler+0x20>
 80004c4:	4b11      	ldr	r3, [pc, #68]	; (800050c <EXTI0_IRQHandler+0x60>)
=======
  if ((EXTI->PR&BIT_0) != 0) // Is EXTI0 flag on? //0000000000000001 in the Pending Register
 80004b0:	4b0e      	ldr	r3, [pc, #56]	; (80004ec <EXTI0_IRQHandler+0x40>)
 80004b2:	695b      	ldr	r3, [r3, #20]
 80004b4:	f003 0301 	and.w	r3, r3, #1
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d013      	beq.n	80004e4 <EXTI0_IRQHandler+0x38>
  {
	  if (game == 1) game = 2; //If at GAME 1, proceed to GAME 2
 80004bc:	4b0c      	ldr	r3, [pc, #48]	; (80004f0 <EXTI0_IRQHandler+0x44>)
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	2b01      	cmp	r3, #1
 80004c2:	d103      	bne.n	80004cc <EXTI0_IRQHandler+0x20>
 80004c4:	4b0a      	ldr	r3, [pc, #40]	; (80004f0 <EXTI0_IRQHandler+0x44>)
>>>>>>> Stashed changes
 80004c6:	2202      	movs	r2, #2
 80004c8:	601a      	str	r2, [r3, #0]
 80004ca:	e002      	b.n	80004d2 <EXTI0_IRQHandler+0x26>
	  else game = 1; //Reset to 1 after requesting change from GAME 2
<<<<<<< Updated upstream
 80004cc:	4b0f      	ldr	r3, [pc, #60]	; (800050c <EXTI0_IRQHandler+0x60>)
 80004ce:	2201      	movs	r2, #1
 80004d0:	601a      	str	r2, [r3, #0]
	  /* The method below is more repeatable
	   * game++;
	   * if (game > 2) game = 1;
	   */

	  switch(game)
 80004d2:	4b0e      	ldr	r3, [pc, #56]	; (800050c <EXTI0_IRQHandler+0x60>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	2b01      	cmp	r3, #1
 80004d8:	d002      	beq.n	80004e0 <EXTI0_IRQHandler+0x34>
 80004da:	2b02      	cmp	r3, #2
 80004dc:	d006      	beq.n	80004ec <EXTI0_IRQHandler+0x40>
 80004de:	e00b      	b.n	80004f8 <EXTI0_IRQHandler+0x4c>
	  {
	    case 1:
	    	  BSP_LCD_GLASS_Clear(); //We will always clear before writing new text to avoid visual errors
 80004e0:	f000 ff6e 	bl	80013c0 <BSP_LCD_GLASS_Clear>
	    	  BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 80004e4:	480a      	ldr	r0, [pc, #40]	; (8000510 <EXTI0_IRQHandler+0x64>)
 80004e6:	f000 ff41 	bl	800136c <BSP_LCD_GLASS_DisplayString>
	    break;
 80004ea:	e005      	b.n	80004f8 <EXTI0_IRQHandler+0x4c>
	    case 2:
	    	  BSP_LCD_GLASS_Clear();
 80004ec:	f000 ff68 	bl	80013c0 <BSP_LCD_GLASS_Clear>
	    	  BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 80004f0:	4808      	ldr	r0, [pc, #32]	; (8000514 <EXTI0_IRQHandler+0x68>)
 80004f2:	f000 ff3b 	bl	800136c <BSP_LCD_GLASS_DisplayString>
		  break;
 80004f6:	bf00      	nop
	  }
	  EXTI->PR |= (1 << 6); // Clear EXTI0 flag (writes a 1 in PR0 pos)
 80004f8:	4b03      	ldr	r3, [pc, #12]	; (8000508 <EXTI0_IRQHandler+0x5c>)
 80004fa:	695b      	ldr	r3, [r3, #20]
 80004fc:	4a02      	ldr	r2, [pc, #8]	; (8000508 <EXTI0_IRQHandler+0x5c>)
 80004fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000502:	6153      	str	r3, [r2, #20]
  }
}
 8000504:	bf00      	nop
 8000506:	bd80      	pop	{r7, pc}
 8000508:	40010400 	.word	0x40010400
 800050c:	20000000 	.word	0x20000000
 8000510:	0800373c 	.word	0x0800373c
 8000514:	08003744 	.word	0x08003744

08000518 <EXTI1_IRQHandler>:
=======
 80004cc:	4b08      	ldr	r3, [pc, #32]	; (80004f0 <EXTI0_IRQHandler+0x44>)
 80004ce:	2201      	movs	r2, #1
 80004d0:	701a      	strb	r2, [r3, #0]
	  change_game = 1;
 80004d2:	4b08      	ldr	r3, [pc, #32]	; (80004f4 <EXTI0_IRQHandler+0x48>)
 80004d4:	2201      	movs	r2, #1
 80004d6:	701a      	strb	r2, [r3, #0]
            //FIXME:
            //BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
        break;
      }
	   */
	  EXTI->PR |= (1 << 6); // Clear EXTI0 flag (writes a 1 in PR0 pos)
 80004d8:	4b04      	ldr	r3, [pc, #16]	; (80004ec <EXTI0_IRQHandler+0x40>)
 80004da:	695b      	ldr	r3, [r3, #20]
 80004dc:	4a03      	ldr	r2, [pc, #12]	; (80004ec <EXTI0_IRQHandler+0x40>)
 80004de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004e2:	6153      	str	r3, [r2, #20]
  }
}
 80004e4:	bf00      	nop
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bc80      	pop	{r7}
 80004ea:	4770      	bx	lr
 80004ec:	40010400 	.word	0x40010400
 80004f0:	20000000 	.word	0x20000000
 80004f4:	200000bc 	.word	0x200000bc

080004f8 <EXTI1_IRQHandler>:
>>>>>>> Stashed changes
//TODO:
//how do we determine which button is pressed first in the main section ??
//the interrupt will obviously be executed first, but how do we discard the second player
void EXTI1_IRQHandler(void) //ISR for EXTI1 - Edge detection for BUTTON 1
{
<<<<<<< Updated upstream
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  if ((EXTI->PR&0x02) != 0) //0000000000000010 in binary
 800051c:	4b09      	ldr	r3, [pc, #36]	; (8000544 <EXTI1_IRQHandler+0x2c>)
 800051e:	695b      	ldr	r3, [r3, #20]
 8000520:	f003 0302 	and.w	r3, r3, #2
 8000524:	2b00      	cmp	r3, #0
 8000526:	d008      	beq.n	800053a <EXTI1_IRQHandler+0x22>
  {                         // BUTTON 1 is pressed, a rising edge is detected in PA11

    winner = 1;
 8000528:	4b07      	ldr	r3, [pc, #28]	; (8000548 <EXTI1_IRQHandler+0x30>)
 800052a:	2201      	movs	r2, #1
 800052c:	601a      	str	r2, [r3, #0]
    EXTI->PR |= (1 << 7); // Clear the EXTI1 flag (writes a 1 in PR1)
 800052e:	4b05      	ldr	r3, [pc, #20]	; (8000544 <EXTI1_IRQHandler+0x2c>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	4a04      	ldr	r2, [pc, #16]	; (8000544 <EXTI1_IRQHandler+0x2c>)
 8000534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000538:	6153      	str	r3, [r2, #20]
  }
}
 800053a:	bf00      	nop
 800053c:	46bd      	mov	sp, r7
 800053e:	bc80      	pop	{r7}
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	40010400 	.word	0x40010400
 8000548:	200000c0 	.word	0x200000c0

0800054c <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void) //ISR for EXTI2 - Edge detection for BUTTON 2
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  if ((EXTI->PR&0x04) != 0) //0000000000000100 in binary
 8000550:	4b09      	ldr	r3, [pc, #36]	; (8000578 <EXTI2_IRQHandler+0x2c>)
 8000552:	695b      	ldr	r3, [r3, #20]
 8000554:	f003 0304 	and.w	r3, r3, #4
 8000558:	2b00      	cmp	r3, #0
 800055a:	d008      	beq.n	800056e <EXTI2_IRQHandler+0x22>
  {                         // BUTTON 2 is pressed, a rising edge is detected in PA12
    winner = 2;
 800055c:	4b07      	ldr	r3, [pc, #28]	; (800057c <EXTI2_IRQHandler+0x30>)
 800055e:	2202      	movs	r2, #2
 8000560:	601a      	str	r2, [r3, #0]
    EXTI->PR |= (1 << 8); // Clears the EXTI2 flag (writes a 1 in PR2)
 8000562:	4b05      	ldr	r3, [pc, #20]	; (8000578 <EXTI2_IRQHandler+0x2c>)
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	4a04      	ldr	r2, [pc, #16]	; (8000578 <EXTI2_IRQHandler+0x2c>)
 8000568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800056c:	6153      	str	r3, [r2, #20]
  }
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	40010400 	.word	0x40010400
 800057c:	200000c0 	.word	0x200000c0

08000580 <main>:
=======
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  if ((EXTI->PR&BIT_2) != 0) //0000000000000010 in binary
 80004fc:	4b07      	ldr	r3, [pc, #28]	; (800051c <EXTI1_IRQHandler+0x24>)
 80004fe:	695b      	ldr	r3, [r3, #20]
 8000500:	f003 0304 	and.w	r3, r3, #4
 8000504:	2b00      	cmp	r3, #0
 8000506:	d005      	beq.n	8000514 <EXTI1_IRQHandler+0x1c>
        GPIOB->BSRR = (1 << 6);
        winner = 1;
        }
     */
    //winner = 1; //Possible not needed
    EXTI->PR |= (1 << 7); // Clear the EXTI1 flag (writes a 1 in PR1)
 8000508:	4b04      	ldr	r3, [pc, #16]	; (800051c <EXTI1_IRQHandler+0x24>)
 800050a:	695b      	ldr	r3, [r3, #20]
 800050c:	4a03      	ldr	r2, [pc, #12]	; (800051c <EXTI1_IRQHandler+0x24>)
 800050e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000512:	6153      	str	r3, [r2, #20]
  }
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	bc80      	pop	{r7}
 800051a:	4770      	bx	lr
 800051c:	40010400 	.word	0x40010400

08000520 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void) //ISR for EXTI2 - Edge detection for BUTTON 2
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  if ((EXTI->PR&BIT_3) != 0) //0000000000000100 in binary
 8000524:	4b09      	ldr	r3, [pc, #36]	; (800054c <EXTI2_IRQHandler+0x2c>)
 8000526:	695b      	ldr	r3, [r3, #20]
 8000528:	f003 0308 	and.w	r3, r3, #8
 800052c:	2b00      	cmp	r3, #0
 800052e:	d008      	beq.n	8000542 <EXTI2_IRQHandler+0x22>
  {                         // BUTTON 2 is pressed, a rising edge is detected in PA12
    winner = 2;
 8000530:	4b07      	ldr	r3, [pc, #28]	; (8000550 <EXTI2_IRQHandler+0x30>)
 8000532:	2202      	movs	r2, #2
 8000534:	701a      	strb	r2, [r3, #0]
    EXTI->PR |= (1 << 8); // Clears the EXTI2 flag (writes a 1 in PR2)
 8000536:	4b05      	ldr	r3, [pc, #20]	; (800054c <EXTI2_IRQHandler+0x2c>)
 8000538:	695b      	ldr	r3, [r3, #20]
 800053a:	4a04      	ldr	r2, [pc, #16]	; (800054c <EXTI2_IRQHandler+0x2c>)
 800053c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000540:	6153      	str	r3, [r2, #20]
  }
}
 8000542:	bf00      	nop
 8000544:	46bd      	mov	sp, r7
 8000546:	bc80      	pop	{r7}
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	40010400 	.word	0x40010400
 8000550:	200000bd 	.word	0x200000bd

08000554 <main>:
>>>>>>> Stashed changes
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
<<<<<<< Updated upstream
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
=======
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
<<<<<<< Updated upstream
 8000584:	f001 fa5d 	bl	8001a42 <HAL_Init>
=======
 8000558:	f001 fa7d 	bl	8001a56 <HAL_Init>
>>>>>>> Stashed changes
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
<<<<<<< Updated upstream
 8000588:	f000 f93c 	bl	8000804 <SystemClock_Config>
=======
 800055c:	f000 f95c 	bl	8000818 <SystemClock_Config>
>>>>>>> Stashed changes
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
<<<<<<< Updated upstream
 800058c:	f000 fa36 	bl	80009fc <MX_GPIO_Init>
  MX_ADC_Init();
 8000590:	f000 f9a0 	bl	80008d4 <MX_ADC_Init>
  MX_LCD_Init();
 8000594:	f000 f9f8 	bl	8000988 <MX_LCD_Init>
  MX_TS_Init();
 8000598:	f000 fa2a 	bl	80009f0 <MX_TS_Init>
=======
 8000560:	f000 fa56 	bl	8000a10 <MX_GPIO_Init>
  MX_ADC_Init();
 8000564:	f000 f9c0 	bl	80008e8 <MX_ADC_Init>
  MX_LCD_Init();
 8000568:	f000 fa18 	bl	800099c <MX_LCD_Init>
  MX_TS_Init();
 800056c:	f000 fa4a 	bl	8000a04 <MX_TS_Init>
>>>>>>> Stashed changes
  /* USER CODE BEGIN 2 */
  //DECLARATION OF PERIPHERALS WE WILL USE

  //LCD Setup
  BSP_LCD_GLASS_Init();
<<<<<<< Updated upstream
 800059c:	f000 fa8e 	bl	8000abc <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_BarLevelConfig(0);
 80005a0:	2000      	movs	r0, #0
 80005a2:	f000 fac3 	bl	8000b2c <BSP_LCD_GLASS_BarLevelConfig>
  BSP_LCD_GLASS_Clear();
 80005a6:	f000 ff0b 	bl	80013c0 <BSP_LCD_GLASS_Clear>
=======
 8000570:	f000 faae 	bl	8000ad0 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_BarLevelConfig(0);
 8000574:	2000      	movs	r0, #0
 8000576:	f000 fae3 	bl	8000b40 <BSP_LCD_GLASS_BarLevelConfig>
  BSP_LCD_GLASS_Clear();
 800057a:	f000 ff2b 	bl	80013d4 <BSP_LCD_GLASS_Clear>
>>>>>>> Stashed changes

  //PAs + their EXTIs - I/O
  //PA0 (USER BUTTON) - digital input (00)
  GPIOA->MODER &= ~(1 << (0*2 + 1));
<<<<<<< Updated upstream
 80005aa:	4b86      	ldr	r3, [pc, #536]	; (80007c4 <main+0x244>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a85      	ldr	r2, [pc, #532]	; (80007c4 <main+0x244>)
 80005b0:	f023 0302 	bic.w	r3, r3, #2
 80005b4:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (0*2));
 80005b6:	4b83      	ldr	r3, [pc, #524]	; (80007c4 <main+0x244>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a82      	ldr	r2, [pc, #520]	; (80007c4 <main+0x244>)
 80005bc:	f023 0301 	bic.w	r3, r3, #1
 80005c0:	6013      	str	r3, [r2, #0]
  //EXTI0
  EXTI->RTSR |= 0x01; // Enables rising edge in EXTI0
 80005c2:	4b81      	ldr	r3, [pc, #516]	; (80007c8 <main+0x248>)
 80005c4:	689b      	ldr	r3, [r3, #8]
 80005c6:	4a80      	ldr	r2, [pc, #512]	; (80007c8 <main+0x248>)
 80005c8:	f043 0301 	orr.w	r3, r3, #1
 80005cc:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(0x01); // Disables falling edge in EXTI0
 80005ce:	4b7e      	ldr	r3, [pc, #504]	; (80007c8 <main+0x248>)
 80005d0:	68db      	ldr	r3, [r3, #12]
 80005d2:	4a7d      	ldr	r2, [pc, #500]	; (80007c8 <main+0x248>)
 80005d4:	f023 0301 	bic.w	r3, r3, #1
 80005d8:	60d3      	str	r3, [r2, #12]
  SYSCFG->EXTICR[0] = 0; // EXTI0 is linked to GPIOA (USER BUTTON = PA0) - all zeros mean GPIOA
 80005da:	4b7c      	ldr	r3, [pc, #496]	; (80007cc <main+0x24c>)
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
  EXTI->IMR |= 0x01; // Enables the Interrupt (i.e. the event) (IMR = Interrupt Mask Register)
 80005e0:	4b79      	ldr	r3, [pc, #484]	; (80007c8 <main+0x248>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a78      	ldr	r2, [pc, #480]	; (80007c8 <main+0x248>)
 80005e6:	f043 0301 	orr.w	r3, r3, #1
 80005ea:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 6); //Enables EXTI0 in NVIC (pos 6)
 80005ec:	4b78      	ldr	r3, [pc, #480]	; (80007d0 <main+0x250>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a77      	ldr	r2, [pc, #476]	; (80007d0 <main+0x250>)
 80005f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005f6:	6013      	str	r3, [r2, #0]
=======
 800057e:	4b94      	ldr	r3, [pc, #592]	; (80007d0 <main+0x27c>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	4a93      	ldr	r2, [pc, #588]	; (80007d0 <main+0x27c>)
 8000584:	f023 0302 	bic.w	r3, r3, #2
 8000588:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (0*2));
 800058a:	4b91      	ldr	r3, [pc, #580]	; (80007d0 <main+0x27c>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4a90      	ldr	r2, [pc, #576]	; (80007d0 <main+0x27c>)
 8000590:	f023 0301 	bic.w	r3, r3, #1
 8000594:	6013      	str	r3, [r2, #0]
  //EXTI0
  EXTI->RTSR |= BIT_0; // Enables rising edge in EXTI0
 8000596:	4b8f      	ldr	r3, [pc, #572]	; (80007d4 <main+0x280>)
 8000598:	689b      	ldr	r3, [r3, #8]
 800059a:	4a8e      	ldr	r2, [pc, #568]	; (80007d4 <main+0x280>)
 800059c:	f043 0301 	orr.w	r3, r3, #1
 80005a0:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_0); // Disables falling edge in EXTI0
 80005a2:	4b8c      	ldr	r3, [pc, #560]	; (80007d4 <main+0x280>)
 80005a4:	68db      	ldr	r3, [r3, #12]
 80005a6:	4a8b      	ldr	r2, [pc, #556]	; (80007d4 <main+0x280>)
 80005a8:	f023 0301 	bic.w	r3, r3, #1
 80005ac:	60d3      	str	r3, [r2, #12]
  SYSCFG->EXTICR[0] = 0; // EXTI0 is linked to GPIOA (USER BUTTON = PA0) - all zeros mean GPIOA
 80005ae:	4b8a      	ldr	r3, [pc, #552]	; (80007d8 <main+0x284>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	609a      	str	r2, [r3, #8]
  EXTI->IMR |= BIT_0; // Enables the Interrupt (i.e. the event) (IMR = Interrupt Mask Register)
 80005b4:	4b87      	ldr	r3, [pc, #540]	; (80007d4 <main+0x280>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a86      	ldr	r2, [pc, #536]	; (80007d4 <main+0x280>)
 80005ba:	f043 0301 	orr.w	r3, r3, #1
 80005be:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 6); //Enables EXTI0 in NVIC (pos 6)
 80005c0:	4b86      	ldr	r3, [pc, #536]	; (80007dc <main+0x288>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a85      	ldr	r2, [pc, #532]	; (80007dc <main+0x288>)
 80005c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005ca:	6013      	str	r3, [r2, #0]
>>>>>>> Stashed changes

  //USING UNUSED I/O PINS 11 and 12
  //PA11 (BUTTON 1) - digital input (00)
  GPIOA->MODER &= ~(1 << (11*2 + 1));
<<<<<<< Updated upstream
 80005f8:	4b72      	ldr	r3, [pc, #456]	; (80007c4 <main+0x244>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a71      	ldr	r2, [pc, #452]	; (80007c4 <main+0x244>)
 80005fe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000602:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (11*2));
 8000604:	4b6f      	ldr	r3, [pc, #444]	; (80007c4 <main+0x244>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a6e      	ldr	r2, [pc, #440]	; (80007c4 <main+0x244>)
 800060a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800060e:	6013      	str	r3, [r2, #0]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ????
  //Pull-Up: should be a constant 0, unless we press, then it should change to a 1
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR |= (1 << (11*2));
 8000610:	4b6c      	ldr	r3, [pc, #432]	; (80007c4 <main+0x244>)
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	4a6b      	ldr	r2, [pc, #428]	; (80007c4 <main+0x244>)
 8000616:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800061a:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR &= ~(1 << (11*2 + 1));
 800061c:	4b69      	ldr	r3, [pc, #420]	; (80007c4 <main+0x244>)
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	4a68      	ldr	r2, [pc, #416]	; (80007c4 <main+0x244>)
 8000622:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000626:	60d3      	str	r3, [r2, #12]
  //EXTI1
  EXTI->RTSR |= 0x02; // Enables rising edge in EXTI1
 8000628:	4b67      	ldr	r3, [pc, #412]	; (80007c8 <main+0x248>)
 800062a:	689b      	ldr	r3, [r3, #8]
 800062c:	4a66      	ldr	r2, [pc, #408]	; (80007c8 <main+0x248>)
 800062e:	f043 0302 	orr.w	r3, r3, #2
 8000632:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(0x02); // Disables falling edge in EXTI1
 8000634:	4b64      	ldr	r3, [pc, #400]	; (80007c8 <main+0x248>)
 8000636:	68db      	ldr	r3, [r3, #12]
 8000638:	4a63      	ldr	r2, [pc, #396]	; (80007c8 <main+0x248>)
 800063a:	f023 0302 	bic.w	r3, r3, #2
 800063e:	60d3      	str	r3, [r2, #12]
  SYSCFG->EXTICR[0] = 0; // EXTI2 is linked to GPIOA (BUTTON 1 = PA11) - TODO: DOUBLE CHECK
 8000640:	4b62      	ldr	r3, [pc, #392]	; (80007cc <main+0x24c>)
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
  EXTI->IMR |= 0x02; // Enables the interrupt
 8000646:	4b60      	ldr	r3, [pc, #384]	; (80007c8 <main+0x248>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a5f      	ldr	r2, [pc, #380]	; (80007c8 <main+0x248>)
 800064c:	f043 0302 	orr.w	r3, r3, #2
 8000650:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 7);
 8000652:	4b5f      	ldr	r3, [pc, #380]	; (80007d0 <main+0x250>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	4a5e      	ldr	r2, [pc, #376]	; (80007d0 <main+0x250>)
 8000658:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800065c:	6013      	str	r3, [r2, #0]

  //PA12 (BUTTON 2) - digital input (00)
  GPIOA->MODER &= ~(1 << (12*2 + 1));
 800065e:	4b59      	ldr	r3, [pc, #356]	; (80007c4 <main+0x244>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4a58      	ldr	r2, [pc, #352]	; (80007c4 <main+0x244>)
 8000664:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000668:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (12*2));
 800066a:	4b56      	ldr	r3, [pc, #344]	; (80007c4 <main+0x244>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a55      	ldr	r2, [pc, #340]	; (80007c4 <main+0x244>)
 8000670:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000674:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR |= (1 << (12*2));
 8000676:	4b53      	ldr	r3, [pc, #332]	; (80007c4 <main+0x244>)
 8000678:	68db      	ldr	r3, [r3, #12]
 800067a:	4a52      	ldr	r2, [pc, #328]	; (80007c4 <main+0x244>)
 800067c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000680:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR &= ~(1 << (12*2 + 1));
 8000682:	4b50      	ldr	r3, [pc, #320]	; (80007c4 <main+0x244>)
 8000684:	68db      	ldr	r3, [r3, #12]
 8000686:	4a4f      	ldr	r2, [pc, #316]	; (80007c4 <main+0x244>)
 8000688:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800068c:	60d3      	str	r3, [r2, #12]
  //EXTI2
  EXTI->RTSR |= 0x04; // Enables rising edge in EXTI2
 800068e:	4b4e      	ldr	r3, [pc, #312]	; (80007c8 <main+0x248>)
 8000690:	689b      	ldr	r3, [r3, #8]
 8000692:	4a4d      	ldr	r2, [pc, #308]	; (80007c8 <main+0x248>)
 8000694:	f043 0304 	orr.w	r3, r3, #4
 8000698:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(0x04); // Disables falling edge in EXTI2
 800069a:	4b4b      	ldr	r3, [pc, #300]	; (80007c8 <main+0x248>)
 800069c:	68db      	ldr	r3, [r3, #12]
 800069e:	4a4a      	ldr	r2, [pc, #296]	; (80007c8 <main+0x248>)
 80006a0:	f023 0304 	bic.w	r3, r3, #4
 80006a4:	60d3      	str	r3, [r2, #12]
  SYSCFG->EXTICR[0] = 0; // EXTI2 is linked to GPIOA (BUTTON 2 = PA12) - TODO: DOUBLE CHECK
 80006a6:	4b49      	ldr	r3, [pc, #292]	; (80007cc <main+0x24c>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
  EXTI->IMR |= 0x04; // Enables the interrupt
 80006ac:	4b46      	ldr	r3, [pc, #280]	; (80007c8 <main+0x248>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a45      	ldr	r2, [pc, #276]	; (80007c8 <main+0x248>)
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 8);
 80006b8:	4b45      	ldr	r3, [pc, #276]	; (80007d0 <main+0x250>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a44      	ldr	r2, [pc, #272]	; (80007d0 <main+0x250>)
 80006be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006c2:	6013      	str	r3, [r2, #0]
=======
 80005cc:	4b80      	ldr	r3, [pc, #512]	; (80007d0 <main+0x27c>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a7f      	ldr	r2, [pc, #508]	; (80007d0 <main+0x27c>)
 80005d2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80005d6:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (11*2));
 80005d8:	4b7d      	ldr	r3, [pc, #500]	; (80007d0 <main+0x27c>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a7c      	ldr	r2, [pc, #496]	; (80007d0 <main+0x27c>)
 80005de:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80005e2:	6013      	str	r3, [r2, #0]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ????
  //Pull-Up: should be a constant 0, unless we press, then it should change to a 1
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR &= ~(1 << (11*2 + 1));
 80005e4:	4b7a      	ldr	r3, [pc, #488]	; (80007d0 <main+0x27c>)
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	4a79      	ldr	r2, [pc, #484]	; (80007d0 <main+0x27c>)
 80005ea:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80005ee:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR |= (1 << (11*2));
 80005f0:	4b77      	ldr	r3, [pc, #476]	; (80007d0 <main+0x27c>)
 80005f2:	68db      	ldr	r3, [r3, #12]
 80005f4:	4a76      	ldr	r2, [pc, #472]	; (80007d0 <main+0x27c>)
 80005f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005fa:	60d3      	str	r3, [r2, #12]
  //EXTI1
  EXTI->RTSR |= BIT_2; // Enables rising edge in EXTI1
 80005fc:	4b75      	ldr	r3, [pc, #468]	; (80007d4 <main+0x280>)
 80005fe:	689b      	ldr	r3, [r3, #8]
 8000600:	4a74      	ldr	r2, [pc, #464]	; (80007d4 <main+0x280>)
 8000602:	f043 0304 	orr.w	r3, r3, #4
 8000606:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_2); // Disables falling edge in EXTI1
 8000608:	4b72      	ldr	r3, [pc, #456]	; (80007d4 <main+0x280>)
 800060a:	68db      	ldr	r3, [r3, #12]
 800060c:	4a71      	ldr	r2, [pc, #452]	; (80007d4 <main+0x280>)
 800060e:	f023 0304 	bic.w	r3, r3, #4
 8000612:	60d3      	str	r3, [r2, #12]
  SYSCFG->EXTICR[0] = 0; // EXTI2 is linked to GPIOA (BUTTON 1 = PA11) - TODO: DOUBLE CHECK
 8000614:	4b70      	ldr	r3, [pc, #448]	; (80007d8 <main+0x284>)
 8000616:	2200      	movs	r2, #0
 8000618:	609a      	str	r2, [r3, #8]
  EXTI->IMR |= BIT_2; // Enables the interrupt
 800061a:	4b6e      	ldr	r3, [pc, #440]	; (80007d4 <main+0x280>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a6d      	ldr	r2, [pc, #436]	; (80007d4 <main+0x280>)
 8000620:	f043 0304 	orr.w	r3, r3, #4
 8000624:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 7);
 8000626:	4b6d      	ldr	r3, [pc, #436]	; (80007dc <main+0x288>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a6c      	ldr	r2, [pc, #432]	; (80007dc <main+0x288>)
 800062c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000630:	6013      	str	r3, [r2, #0]

  //PA12 (BUTTON 2) - digital input (00)
  GPIOA->MODER &= ~(1 << (12*2 + 1));
 8000632:	4b67      	ldr	r3, [pc, #412]	; (80007d0 <main+0x27c>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a66      	ldr	r2, [pc, #408]	; (80007d0 <main+0x27c>)
 8000638:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800063c:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (12*2));
 800063e:	4b64      	ldr	r3, [pc, #400]	; (80007d0 <main+0x27c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a63      	ldr	r2, [pc, #396]	; (80007d0 <main+0x27c>)
 8000644:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000648:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR &= ~(1 << (12*2 + 1));
 800064a:	4b61      	ldr	r3, [pc, #388]	; (80007d0 <main+0x27c>)
 800064c:	68db      	ldr	r3, [r3, #12]
 800064e:	4a60      	ldr	r2, [pc, #384]	; (80007d0 <main+0x27c>)
 8000650:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000654:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR |= (1 << (12*2));
 8000656:	4b5e      	ldr	r3, [pc, #376]	; (80007d0 <main+0x27c>)
 8000658:	68db      	ldr	r3, [r3, #12]
 800065a:	4a5d      	ldr	r2, [pc, #372]	; (80007d0 <main+0x27c>)
 800065c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000660:	60d3      	str	r3, [r2, #12]
  //EXTI2
  EXTI->RTSR |= BIT_3; // Enables rising edge in EXTI2
 8000662:	4b5c      	ldr	r3, [pc, #368]	; (80007d4 <main+0x280>)
 8000664:	689b      	ldr	r3, [r3, #8]
 8000666:	4a5b      	ldr	r2, [pc, #364]	; (80007d4 <main+0x280>)
 8000668:	f043 0308 	orr.w	r3, r3, #8
 800066c:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_3); // Disables falling edge in EXTI2
 800066e:	4b59      	ldr	r3, [pc, #356]	; (80007d4 <main+0x280>)
 8000670:	68db      	ldr	r3, [r3, #12]
 8000672:	4a58      	ldr	r2, [pc, #352]	; (80007d4 <main+0x280>)
 8000674:	f023 0308 	bic.w	r3, r3, #8
 8000678:	60d3      	str	r3, [r2, #12]
  SYSCFG->EXTICR[0] = 0; // EXTI2 is linked to GPIOA (BUTTON 2 = PA12) - TODO: DOUBLE CHECK
 800067a:	4b57      	ldr	r3, [pc, #348]	; (80007d8 <main+0x284>)
 800067c:	2200      	movs	r2, #0
 800067e:	609a      	str	r2, [r3, #8]
  EXTI->IMR |= BIT_3; // Enables the interrupt
 8000680:	4b54      	ldr	r3, [pc, #336]	; (80007d4 <main+0x280>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a53      	ldr	r2, [pc, #332]	; (80007d4 <main+0x280>)
 8000686:	f043 0308 	orr.w	r3, r3, #8
 800068a:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 8);
 800068c:	4b53      	ldr	r3, [pc, #332]	; (80007dc <main+0x288>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a52      	ldr	r2, [pc, #328]	; (80007dc <main+0x288>)
 8000692:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000696:	6013      	str	r3, [r2, #0]
>>>>>>> Stashed changes

  //LEDs
  //PB6 (BLUE LED) - digital output (01) - ERROR LED
  GPIOB->MODER &= ~(1 << (6*2 + 1));
<<<<<<< Updated upstream
 80006c4:	4b43      	ldr	r3, [pc, #268]	; (80007d4 <main+0x254>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a42      	ldr	r2, [pc, #264]	; (80007d4 <main+0x254>)
 80006ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80006ce:	6013      	str	r3, [r2, #0]
  GPIOB->MODER |= (1 << (6*2));
 80006d0:	4b40      	ldr	r3, [pc, #256]	; (80007d4 <main+0x254>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a3f      	ldr	r2, [pc, #252]	; (80007d4 <main+0x254>)
 80006d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80006da:	6013      	str	r3, [r2, #0]
  //PB7 (GREEN LED) - digital output (01)
  GPIOB->MODER &= ~(1 << (7*2 + 1));
 80006dc:	4b3d      	ldr	r3, [pc, #244]	; (80007d4 <main+0x254>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a3c      	ldr	r2, [pc, #240]	; (80007d4 <main+0x254>)
 80006e2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80006e6:	6013      	str	r3, [r2, #0]
  GPIOB->MODER |= (1 << (7*2));
 80006e8:	4b3a      	ldr	r3, [pc, #232]	; (80007d4 <main+0x254>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a39      	ldr	r2, [pc, #228]	; (80007d4 <main+0x254>)
 80006ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006f2:	6013      	str	r3, [r2, #0]
=======
 8000698:	4b51      	ldr	r3, [pc, #324]	; (80007e0 <main+0x28c>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a50      	ldr	r2, [pc, #320]	; (80007e0 <main+0x28c>)
 800069e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80006a2:	6013      	str	r3, [r2, #0]
  GPIOB->MODER |= (1 << (6*2));
 80006a4:	4b4e      	ldr	r3, [pc, #312]	; (80007e0 <main+0x28c>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a4d      	ldr	r2, [pc, #308]	; (80007e0 <main+0x28c>)
 80006aa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80006ae:	6013      	str	r3, [r2, #0]
  //PB7 (GREEN LED) - digital output (01)
  GPIOB->MODER &= ~(1 << (7*2 + 1));
 80006b0:	4b4b      	ldr	r3, [pc, #300]	; (80007e0 <main+0x28c>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a4a      	ldr	r2, [pc, #296]	; (80007e0 <main+0x28c>)
 80006b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80006ba:	6013      	str	r3, [r2, #0]
  GPIOB->MODER |= (1 << (7*2));
 80006bc:	4b48      	ldr	r3, [pc, #288]	; (80007e0 <main+0x28c>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a47      	ldr	r2, [pc, #284]	; (80007e0 <main+0x28c>)
 80006c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006c6:	6013      	str	r3, [r2, #0]
>>>>>>> Stashed changes
  {
    //display GAME 1 (initially) --> DONE IN GLOBAL VAR DECLARATION
    //if USER BUTTON is pressed, change to GAME 2 (at ANY time - use interrupts)
    //else wait predetermined time and start (use espera() function)

    switch(game)
<<<<<<< Updated upstream
 80006f4:	4b38      	ldr	r3, [pc, #224]	; (80007d8 <main+0x258>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d002      	beq.n	8000702 <main+0x182>
 80006fc:	2b02      	cmp	r3, #2
 80006fe:	d045      	beq.n	800078c <main+0x20c>
 8000700:	e04a      	b.n	8000798 <main+0x218>
    {
      case 1: // Game 1
        BSP_LCD_GLASS_Clear();
 8000702:	f000 fe5d 	bl	80013c0 <BSP_LCD_GLASS_Clear>
        BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 8000706:	4835      	ldr	r0, [pc, #212]	; (80007dc <main+0x25c>)
 8000708:	f000 fe30 	bl	800136c <BSP_LCD_GLASS_DisplayString>
        espera(10000000); //shall be random in milestone 2
 800070c:	4834      	ldr	r0, [pc, #208]	; (80007e0 <main+0x260>)
 800070e:	f7ff feb9 	bl	8000484 <espera>
        GPIOB->BSRR = (1 << 7); //Light up GREEN LED
 8000712:	4b30      	ldr	r3, [pc, #192]	; (80007d4 <main+0x254>)
 8000714:	2280      	movs	r2, #128	; 0x80
 8000716:	619a      	str	r2, [r3, #24]
        espera(3000000);
 8000718:	4832      	ldr	r0, [pc, #200]	; (80007e4 <main+0x264>)
 800071a:	f7ff feb3 	bl	8000484 <espera>
        //Interrupts will determine which winner it is
        switch(winner)
 800071e:	4b32      	ldr	r3, [pc, #200]	; (80007e8 <main+0x268>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d002      	beq.n	800072c <main+0x1ac>
 8000726:	2b02      	cmp	r3, #2
 8000728:	d00d      	beq.n	8000746 <main+0x1c6>
 800072a:	e019      	b.n	8000760 <main+0x1e0>
        {
          case 1:
            GPIOB->BSRR = (1 << 7) << 16; //GREEN LED OFF
 800072c:	4b29      	ldr	r3, [pc, #164]	; (80007d4 <main+0x254>)
 800072e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000732:	619a      	str	r2, [r3, #24]

            BSP_LCD_GLASS_Clear();
 8000734:	f000 fe44 	bl	80013c0 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" P1 W");
 8000738:	482c      	ldr	r0, [pc, #176]	; (80007ec <main+0x26c>)
 800073a:	f000 fe17 	bl	800136c <BSP_LCD_GLASS_DisplayString>
            espera(10000000);
 800073e:	4828      	ldr	r0, [pc, #160]	; (80007e0 <main+0x260>)
 8000740:	f7ff fea0 	bl	8000484 <espera>
          break;
 8000744:	e021      	b.n	800078a <main+0x20a>
          
          case 2:
            GPIOB->BSRR = (1 << 7) << 16; //GREEN LED OFF
 8000746:	4b23      	ldr	r3, [pc, #140]	; (80007d4 <main+0x254>)
 8000748:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800074c:	619a      	str	r2, [r3, #24]

            BSP_LCD_GLASS_Clear();
 800074e:	f000 fe37 	bl	80013c0 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" P2 W");
 8000752:	4827      	ldr	r0, [pc, #156]	; (80007f0 <main+0x270>)
 8000754:	f000 fe0a 	bl	800136c <BSP_LCD_GLASS_DisplayString>
            espera(10000000);
 8000758:	4821      	ldr	r0, [pc, #132]	; (80007e0 <main+0x260>)
 800075a:	f7ff fe93 	bl	8000484 <espera>
          break;
 800075e:	e014      	b.n	800078a <main+0x20a>
          
          default:
            GPIOB->BSRR = (1 << 7) << 16; //GREEN LED OFF
 8000760:	4b1c      	ldr	r3, [pc, #112]	; (80007d4 <main+0x254>)
 8000762:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000766:	619a      	str	r2, [r3, #24]
            GPIOB->BSRR = (1 << 6); //Turn on the BLUE LED signalling an error
 8000768:	4b1a      	ldr	r3, [pc, #104]	; (80007d4 <main+0x254>)
 800076a:	2240      	movs	r2, #64	; 0x40
 800076c:	619a      	str	r2, [r3, #24]
            BSP_LCD_GLASS_Clear();
 800076e:	f000 fe27 	bl	80013c0 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" U SLo");
 8000772:	4820      	ldr	r0, [pc, #128]	; (80007f4 <main+0x274>)
 8000774:	f000 fdfa 	bl	800136c <BSP_LCD_GLASS_DisplayString>
            espera(3000000);
 8000778:	481a      	ldr	r0, [pc, #104]	; (80007e4 <main+0x264>)
 800077a:	f7ff fe83 	bl	8000484 <espera>
            BSP_LCD_GLASS_Clear();
 800077e:	f000 fe1f 	bl	80013c0 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 8000782:	481d      	ldr	r0, [pc, #116]	; (80007f8 <main+0x278>)
 8000784:	f000 fdf2 	bl	800136c <BSP_LCD_GLASS_DisplayString>
          break;
 8000788:	bf00      	nop
        }
      break;
 800078a:	e01a      	b.n	80007c2 <main+0x242>
=======
 80006c8:	4b46      	ldr	r3, [pc, #280]	; (80007e4 <main+0x290>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d002      	beq.n	80006d6 <main+0x182>
 80006d0:	2b02      	cmp	r3, #2
 80006d2:	d063      	beq.n	800079c <main+0x248>
 80006d4:	e066      	b.n	80007a4 <main+0x250>
    {
      case 1: // GAME 1
        while (1)
        {
        //BSP_LCD_GLASS_Clear();
        BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 80006d6:	4844      	ldr	r0, [pc, #272]	; (80007e8 <main+0x294>)
 80006d8:	f000 fe52 	bl	8001380 <BSP_LCD_GLASS_DisplayString>
        espera(2*sec);
 80006dc:	4843      	ldr	r0, [pc, #268]	; (80007ec <main+0x298>)
 80006de:	f7ff fed1 	bl	8000484 <espera>
          if (change_game == 1)
 80006e2:	4b43      	ldr	r3, [pc, #268]	; (80007f0 <main+0x29c>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d10c      	bne.n	8000704 <main+0x1b0>
          {
            //FIXME: delete below
            BSP_LCD_GLASS_Clear();
 80006ea:	f000 fe73 	bl	80013d4 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" SWAP");
 80006ee:	4841      	ldr	r0, [pc, #260]	; (80007f4 <main+0x2a0>)
 80006f0:	f000 fe46 	bl	8001380 <BSP_LCD_GLASS_DisplayString>
            espera(sec);
 80006f4:	4840      	ldr	r0, [pc, #256]	; (80007f8 <main+0x2a4>)
 80006f6:	f7ff fec5 	bl	8000484 <espera>
            //
            change_game = 0;
 80006fa:	4b3d      	ldr	r3, [pc, #244]	; (80007f0 <main+0x29c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
            break;
 8000700:	bf00      	nop
            GPIOB->BSRR = (1<<6) << 16; //BLUE OFF
            break;
          }
          }
        }
      break;
 8000702:	e064      	b.n	80007ce <main+0x27a>
          BSP_LCD_GLASS_Clear(); //Clear LCD
 8000704:	f000 fe66 	bl	80013d4 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 8000708:	483c      	ldr	r0, [pc, #240]	; (80007fc <main+0x2a8>)
 800070a:	f000 fe39 	bl	8001380 <BSP_LCD_GLASS_DisplayString>
          espera(2*sec);
 800070e:	4837      	ldr	r0, [pc, #220]	; (80007ec <main+0x298>)
 8000710:	f7ff feb8 	bl	8000484 <espera>
          BSP_LCD_GLASS_Clear();
 8000714:	f000 fe5e 	bl	80013d4 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" SET");
 8000718:	4839      	ldr	r0, [pc, #228]	; (8000800 <main+0x2ac>)
 800071a:	f000 fe31 	bl	8001380 <BSP_LCD_GLASS_DisplayString>
          espera(sec);
 800071e:	4836      	ldr	r0, [pc, #216]	; (80007f8 <main+0x2a4>)
 8000720:	f7ff feb0 	bl	8000484 <espera>
          BSP_LCD_GLASS_Clear();
 8000724:	f000 fe56 	bl	80013d4 <BSP_LCD_GLASS_Clear>
          espera(sec);
 8000728:	4833      	ldr	r0, [pc, #204]	; (80007f8 <main+0x2a4>)
 800072a:	f7ff feab 	bl	8000484 <espera>
          GPIOB->BSRR = (1<<7); //GREEN LED ON
 800072e:	4b2c      	ldr	r3, [pc, #176]	; (80007e0 <main+0x28c>)
 8000730:	2280      	movs	r2, #128	; 0x80
 8000732:	619a      	str	r2, [r3, #24]
          if(/* (EXTI->PR&BIT_2) == 0 */ (GPIOA->IDR&0x800) == 0 ) //button 1 pressed? PA11=1?
 8000734:	4b26      	ldr	r3, [pc, #152]	; (80007d0 <main+0x27c>)
 8000736:	691b      	ldr	r3, [r3, #16]
 8000738:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800073c:	2b00      	cmp	r3, #0
 800073e:	d113      	bne.n	8000768 <main+0x214>
            GPIOB->BSRR = (1<<7) << 16; //GREEN LED OFF
 8000740:	4b27      	ldr	r3, [pc, #156]	; (80007e0 <main+0x28c>)
 8000742:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000746:	619a      	str	r2, [r3, #24]
            GPIOB->BSRR = (1<<6); //BLUE LED ON - Signaling a win (IRQ Worked)
 8000748:	4b25      	ldr	r3, [pc, #148]	; (80007e0 <main+0x28c>)
 800074a:	2240      	movs	r2, #64	; 0x40
 800074c:	619a      	str	r2, [r3, #24]
            BSP_LCD_GLASS_Clear(); //Clear LCD
 800074e:	f000 fe41 	bl	80013d4 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" P1 W"); //LCD ON
 8000752:	482c      	ldr	r0, [pc, #176]	; (8000804 <main+0x2b0>)
 8000754:	f000 fe14 	bl	8001380 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000758:	4824      	ldr	r0, [pc, #144]	; (80007ec <main+0x298>)
 800075a:	f7ff fe93 	bl	8000484 <espera>
            GPIOB->BSRR = (1<<6) << 16; //BLUE OFF
 800075e:	4b20      	ldr	r3, [pc, #128]	; (80007e0 <main+0x28c>)
 8000760:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000764:	619a      	str	r2, [r3, #24]
            break;
 8000766:	e018      	b.n	800079a <main+0x246>
          if(/* (EXTI->PR&BIT_3) == 0 */ (GPIOA->IDR&0x1000) == 0 ) //button 2 pressed? PA12=1?
 8000768:	4b19      	ldr	r3, [pc, #100]	; (80007d0 <main+0x27c>)
 800076a:	691b      	ldr	r3, [r3, #16]
 800076c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000770:	2b00      	cmp	r3, #0
 8000772:	d1df      	bne.n	8000734 <main+0x1e0>
            GPIOB->BSRR = (1<<7) << 16; //GREEN LED OFF
 8000774:	4b1a      	ldr	r3, [pc, #104]	; (80007e0 <main+0x28c>)
 8000776:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800077a:	619a      	str	r2, [r3, #24]
            GPIOB->BSRR = (1<<6); //BLUE LED ON - Signaling a win (IRQ Worked)
 800077c:	4b18      	ldr	r3, [pc, #96]	; (80007e0 <main+0x28c>)
 800077e:	2240      	movs	r2, #64	; 0x40
 8000780:	619a      	str	r2, [r3, #24]
            BSP_LCD_GLASS_Clear(); //Clear LCD - less letters
 8000782:	f000 fe27 	bl	80013d4 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" P2 W"); //LCD ON
 8000786:	4820      	ldr	r0, [pc, #128]	; (8000808 <main+0x2b4>)
 8000788:	f000 fdfa 	bl	8001380 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 800078c:	4817      	ldr	r0, [pc, #92]	; (80007ec <main+0x298>)
 800078e:	f7ff fe79 	bl	8000484 <espera>
            GPIOB->BSRR = (1<<6) << 16; //BLUE OFF
 8000792:	4b13      	ldr	r3, [pc, #76]	; (80007e0 <main+0x28c>)
 8000794:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000798:	619a      	str	r2, [r3, #24]
        BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 800079a:	e79c      	b.n	80006d6 <main+0x182>
>>>>>>> Stashed changes

      case 2: // Game 2
        //TODO: Game 2 will be done at a later milestone
<<<<<<< Updated upstream
        BSP_LCD_GLASS_Clear();
 800078c:	f000 fe18 	bl	80013c0 <BSP_LCD_GLASS_Clear>
        BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 8000790:	481a      	ldr	r0, [pc, #104]	; (80007fc <main+0x27c>)
 8000792:	f000 fdeb 	bl	800136c <BSP_LCD_GLASS_DisplayString>
      break;
 8000796:	e014      	b.n	80007c2 <main+0x242>

      default:
        GPIOB->BSRR = (1 << 7) << 16; //GREEN LED OFF
 8000798:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <main+0x254>)
 800079a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800079e:	619a      	str	r2, [r3, #24]
        GPIOB->BSRR = (1 << 6); //Turn on the BLUE LED signalling an error
 80007a0:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <main+0x254>)
 80007a2:	2240      	movs	r2, #64	; 0x40
 80007a4:	619a      	str	r2, [r3, #24]
        BSP_LCD_GLASS_Clear(); //FIXME:
 80007a6:	f000 fe0b 	bl	80013c0 <BSP_LCD_GLASS_Clear>
        BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 80007aa:	4815      	ldr	r0, [pc, #84]	; (8000800 <main+0x280>)
 80007ac:	f000 fdde 	bl	800136c <BSP_LCD_GLASS_DisplayString>
        espera(3000000);
 80007b0:	480c      	ldr	r0, [pc, #48]	; (80007e4 <main+0x264>)
 80007b2:	f7ff fe67 	bl	8000484 <espera>
        BSP_LCD_GLASS_Clear(); //FIXME:
 80007b6:	f000 fe03 	bl	80013c0 <BSP_LCD_GLASS_Clear>
        BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 80007ba:	480f      	ldr	r0, [pc, #60]	; (80007f8 <main+0x278>)
 80007bc:	f000 fdd6 	bl	800136c <BSP_LCD_GLASS_DisplayString>
      break;
 80007c0:	bf00      	nop
    switch(game)
 80007c2:	e797      	b.n	80006f4 <main+0x174>
 80007c4:	40020000 	.word	0x40020000
 80007c8:	40010400 	.word	0x40010400
 80007cc:	40010000 	.word	0x40010000
 80007d0:	e000e100 	.word	0xe000e100
 80007d4:	40020400 	.word	0x40020400
 80007d8:	20000000 	.word	0x20000000
 80007dc:	0800373c 	.word	0x0800373c
 80007e0:	00989680 	.word	0x00989680
 80007e4:	002dc6c0 	.word	0x002dc6c0
 80007e8:	200000c0 	.word	0x200000c0
 80007ec:	0800374c 	.word	0x0800374c
 80007f0:	08003754 	.word	0x08003754
 80007f4:	0800375c 	.word	0x0800375c
 80007f8:	08003764 	.word	0x08003764
 80007fc:	08003744 	.word	0x08003744
 8000800:	0800376c 	.word	0x0800376c

08000804 <SystemClock_Config>:
=======
        //BSP_LCD_GLASS_Clear();
        BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 800079c:	481b      	ldr	r0, [pc, #108]	; (800080c <main+0x2b8>)
 800079e:	f000 fdef 	bl	8001380 <BSP_LCD_GLASS_DisplayString>
        //espera(3*sec);
      break;
 80007a2:	e014      	b.n	80007ce <main+0x27a>

      default:
        GPIOB->BSRR = (1 << 7) << 16; //GREEN LED OFF
 80007a4:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <main+0x28c>)
 80007a6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80007aa:	619a      	str	r2, [r3, #24]
        GPIOB->BSRR = (1 << 6); //BLUE LED ON signalling an error
 80007ac:	4b0c      	ldr	r3, [pc, #48]	; (80007e0 <main+0x28c>)
 80007ae:	2240      	movs	r2, #64	; 0x40
 80007b0:	619a      	str	r2, [r3, #24]
        BSP_LCD_GLASS_Clear();
 80007b2:	f000 fe0f 	bl	80013d4 <BSP_LCD_GLASS_Clear>
        BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 80007b6:	4816      	ldr	r0, [pc, #88]	; (8000810 <main+0x2bc>)
 80007b8:	f000 fde2 	bl	8001380 <BSP_LCD_GLASS_DisplayString>
        espera(2*sec);
 80007bc:	480b      	ldr	r0, [pc, #44]	; (80007ec <main+0x298>)
 80007be:	f7ff fe61 	bl	8000484 <espera>
        BSP_LCD_GLASS_Clear();
 80007c2:	f000 fe07 	bl	80013d4 <BSP_LCD_GLASS_Clear>
        BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 80007c6:	4813      	ldr	r0, [pc, #76]	; (8000814 <main+0x2c0>)
 80007c8:	f000 fdda 	bl	8001380 <BSP_LCD_GLASS_DisplayString>
      break;
 80007cc:	bf00      	nop
    switch(game)
 80007ce:	e77b      	b.n	80006c8 <main+0x174>
 80007d0:	40020000 	.word	0x40020000
 80007d4:	40010400 	.word	0x40010400
 80007d8:	40010000 	.word	0x40010000
 80007dc:	e000e100 	.word	0xe000e100
 80007e0:	40020400 	.word	0x40020400
 80007e4:	20000000 	.word	0x20000000
 80007e8:	08003750 	.word	0x08003750
 80007ec:	004c4b40 	.word	0x004c4b40
 80007f0:	200000bc 	.word	0x200000bc
 80007f4:	08003758 	.word	0x08003758
 80007f8:	002625a0 	.word	0x002625a0
 80007fc:	08003760 	.word	0x08003760
 8000800:	08003768 	.word	0x08003768
 8000804:	08003770 	.word	0x08003770
 8000808:	08003778 	.word	0x08003778
 800080c:	08003780 	.word	0x08003780
 8000810:	08003788 	.word	0x08003788
 8000814:	08003790 	.word	0x08003790

08000818 <SystemClock_Config>:
>>>>>>> Stashed changes
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
<<<<<<< Updated upstream
 8000804:	b580      	push	{r7, lr}
 8000806:	b096      	sub	sp, #88	; 0x58
 8000808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800080e:	2234      	movs	r2, #52	; 0x34
 8000810:	2100      	movs	r1, #0
 8000812:	4618      	mov	r0, r3
 8000814:	f002 ff7e 	bl	8003714 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000818:	f107 0310 	add.w	r3, r7, #16
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]
 8000830:	609a      	str	r2, [r3, #8]
=======
 8000818:	b580      	push	{r7, lr}
 800081a:	b096      	sub	sp, #88	; 0x58
 800081c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000822:	2234      	movs	r2, #52	; 0x34
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f002 ff7e 	bl	8003728 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800082c:	f107 0310 	add.w	r3, r7, #16
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
>>>>>>> Stashed changes

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
<<<<<<< Updated upstream
 8000832:	4b27      	ldr	r3, [pc, #156]	; (80008d0 <SystemClock_Config+0xcc>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800083a:	4a25      	ldr	r2, [pc, #148]	; (80008d0 <SystemClock_Config+0xcc>)
 800083c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000840:	6013      	str	r3, [r2, #0]
=======
 8000846:	4b27      	ldr	r3, [pc, #156]	; (80008e4 <SystemClock_Config+0xcc>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800084e:	4a25      	ldr	r2, [pc, #148]	; (80008e4 <SystemClock_Config+0xcc>)
 8000850:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000854:	6013      	str	r3, [r2, #0]
>>>>>>> Stashed changes

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
<<<<<<< Updated upstream
 8000842:	2306      	movs	r3, #6
 8000844:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000846:	2301      	movs	r3, #1
 8000848:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800084a:	2301      	movs	r3, #1
 800084c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800084e:	2310      	movs	r3, #16
 8000850:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000852:	2302      	movs	r3, #2
 8000854:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000856:	2300      	movs	r3, #0
 8000858:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800085a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800085e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000860:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000864:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000866:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800086a:	4618      	mov	r0, r3
 800086c:	f002 f860 	bl	8002930 <HAL_RCC_OscConfig>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000876:	f000 f91b 	bl	8000ab0 <Error_Handler>
=======
 8000856:	2306      	movs	r3, #6
 8000858:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800085a:	2301      	movs	r3, #1
 800085c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800085e:	2301      	movs	r3, #1
 8000860:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000862:	2310      	movs	r3, #16
 8000864:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000866:	2302      	movs	r3, #2
 8000868:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800086a:	2300      	movs	r3, #0
 800086c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800086e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000872:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000874:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000878:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800087e:	4618      	mov	r0, r3
 8000880:	f002 f860 	bl	8002944 <HAL_RCC_OscConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0x76>
  {
    Error_Handler();
 800088a:	f000 f91b 	bl	8000ac4 <Error_Handler>
>>>>>>> Stashed changes
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
<<<<<<< Updated upstream
 800087a:	230f      	movs	r3, #15
 800087c:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800087e:	2303      	movs	r3, #3
 8000880:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000882:	2300      	movs	r3, #0
 8000884:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000886:	2300      	movs	r3, #0
 8000888:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800088a:	2300      	movs	r3, #0
 800088c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800088e:	f107 0310 	add.w	r3, r7, #16
 8000892:	2101      	movs	r1, #1
 8000894:	4618      	mov	r0, r3
 8000896:	f002 fb7b 	bl	8002f90 <HAL_RCC_ClockConfig>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80008a0:	f000 f906 	bl	8000ab0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 80008a4:	2303      	movs	r3, #3
 80008a6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80008a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008ac:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 80008ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008b2:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	4618      	mov	r0, r3
 80008b8:	f002 fdfe 	bl	80034b8 <HAL_RCCEx_PeriphCLKConfig>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008c2:	f000 f8f5 	bl	8000ab0 <Error_Handler>
  }
}
 80008c6:	bf00      	nop
 80008c8:	3758      	adds	r7, #88	; 0x58
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40007000 	.word	0x40007000

080008d4 <MX_ADC_Init>:
=======
 800088e:	230f      	movs	r3, #15
 8000890:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000892:	2303      	movs	r3, #3
 8000894:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000896:	2300      	movs	r3, #0
 8000898:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800089e:	2300      	movs	r3, #0
 80008a0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008a2:	f107 0310 	add.w	r3, r7, #16
 80008a6:	2101      	movs	r1, #1
 80008a8:	4618      	mov	r0, r3
 80008aa:	f002 fb7b 	bl	8002fa4 <HAL_RCC_ClockConfig>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80008b4:	f000 f906 	bl	8000ac4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 80008b8:	2303      	movs	r3, #3
 80008ba:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80008bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008c0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 80008c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008c6:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008c8:	1d3b      	adds	r3, r7, #4
 80008ca:	4618      	mov	r0, r3
 80008cc:	f002 fdfe 	bl	80034cc <HAL_RCCEx_PeriphCLKConfig>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008d6:	f000 f8f5 	bl	8000ac4 <Error_Handler>
  }
}
 80008da:	bf00      	nop
 80008dc:	3758      	adds	r7, #88	; 0x58
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40007000 	.word	0x40007000

080008e8 <MX_ADC_Init>:
>>>>>>> Stashed changes
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
<<<<<<< Updated upstream
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
=======
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
<<<<<<< Updated upstream
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
=======
 80008ee:	1d3b      	adds	r3, r7, #4
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
>>>>>>> Stashed changes

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
<<<<<<< Updated upstream
 80008e4:	4b26      	ldr	r3, [pc, #152]	; (8000980 <MX_ADC_Init+0xac>)
 80008e6:	4a27      	ldr	r2, [pc, #156]	; (8000984 <MX_ADC_Init+0xb0>)
 80008e8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80008ea:	4b25      	ldr	r3, [pc, #148]	; (8000980 <MX_ADC_Init+0xac>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80008f0:	4b23      	ldr	r3, [pc, #140]	; (8000980 <MX_ADC_Init+0xac>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008f6:	4b22      	ldr	r3, [pc, #136]	; (8000980 <MX_ADC_Init+0xac>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008fc:	4b20      	ldr	r3, [pc, #128]	; (8000980 <MX_ADC_Init+0xac>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000902:	4b1f      	ldr	r3, [pc, #124]	; (8000980 <MX_ADC_Init+0xac>)
 8000904:	2200      	movs	r2, #0
 8000906:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000908:	4b1d      	ldr	r3, [pc, #116]	; (8000980 <MX_ADC_Init+0xac>)
 800090a:	2200      	movs	r2, #0
 800090c:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 800090e:	4b1c      	ldr	r3, [pc, #112]	; (8000980 <MX_ADC_Init+0xac>)
 8000910:	2200      	movs	r2, #0
 8000912:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000914:	4b1a      	ldr	r3, [pc, #104]	; (8000980 <MX_ADC_Init+0xac>)
 8000916:	2200      	movs	r2, #0
 8000918:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 800091a:	4b19      	ldr	r3, [pc, #100]	; (8000980 <MX_ADC_Init+0xac>)
 800091c:	2200      	movs	r2, #0
 800091e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8000922:	4b17      	ldr	r3, [pc, #92]	; (8000980 <MX_ADC_Init+0xac>)
 8000924:	2201      	movs	r2, #1
 8000926:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000928:	4b15      	ldr	r3, [pc, #84]	; (8000980 <MX_ADC_Init+0xac>)
 800092a:	2200      	movs	r2, #0
 800092c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 8000930:	4b13      	ldr	r3, [pc, #76]	; (8000980 <MX_ADC_Init+0xac>)
 8000932:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000936:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000938:	4b11      	ldr	r3, [pc, #68]	; (8000980 <MX_ADC_Init+0xac>)
 800093a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800093e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000940:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <MX_ADC_Init+0xac>)
 8000942:	2200      	movs	r2, #0
 8000944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000948:	480d      	ldr	r0, [pc, #52]	; (8000980 <MX_ADC_Init+0xac>)
 800094a:	f001 f90b 	bl	8001b64 <HAL_ADC_Init>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_ADC_Init+0x84>
  {
    Error_Handler();
 8000954:	f000 f8ac 	bl	8000ab0 <Error_Handler>
=======
 80008f8:	4b26      	ldr	r3, [pc, #152]	; (8000994 <MX_ADC_Init+0xac>)
 80008fa:	4a27      	ldr	r2, [pc, #156]	; (8000998 <MX_ADC_Init+0xb0>)
 80008fc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80008fe:	4b25      	ldr	r3, [pc, #148]	; (8000994 <MX_ADC_Init+0xac>)
 8000900:	2200      	movs	r2, #0
 8000902:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000904:	4b23      	ldr	r3, [pc, #140]	; (8000994 <MX_ADC_Init+0xac>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800090a:	4b22      	ldr	r3, [pc, #136]	; (8000994 <MX_ADC_Init+0xac>)
 800090c:	2200      	movs	r2, #0
 800090e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000910:	4b20      	ldr	r3, [pc, #128]	; (8000994 <MX_ADC_Init+0xac>)
 8000912:	2200      	movs	r2, #0
 8000914:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000916:	4b1f      	ldr	r3, [pc, #124]	; (8000994 <MX_ADC_Init+0xac>)
 8000918:	2200      	movs	r2, #0
 800091a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 800091c:	4b1d      	ldr	r3, [pc, #116]	; (8000994 <MX_ADC_Init+0xac>)
 800091e:	2200      	movs	r2, #0
 8000920:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000922:	4b1c      	ldr	r3, [pc, #112]	; (8000994 <MX_ADC_Init+0xac>)
 8000924:	2200      	movs	r2, #0
 8000926:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000928:	4b1a      	ldr	r3, [pc, #104]	; (8000994 <MX_ADC_Init+0xac>)
 800092a:	2200      	movs	r2, #0
 800092c:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 800092e:	4b19      	ldr	r3, [pc, #100]	; (8000994 <MX_ADC_Init+0xac>)
 8000930:	2200      	movs	r2, #0
 8000932:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8000936:	4b17      	ldr	r3, [pc, #92]	; (8000994 <MX_ADC_Init+0xac>)
 8000938:	2201      	movs	r2, #1
 800093a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800093c:	4b15      	ldr	r3, [pc, #84]	; (8000994 <MX_ADC_Init+0xac>)
 800093e:	2200      	movs	r2, #0
 8000940:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 8000944:	4b13      	ldr	r3, [pc, #76]	; (8000994 <MX_ADC_Init+0xac>)
 8000946:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800094a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800094c:	4b11      	ldr	r3, [pc, #68]	; (8000994 <MX_ADC_Init+0xac>)
 800094e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000952:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000954:	4b0f      	ldr	r3, [pc, #60]	; (8000994 <MX_ADC_Init+0xac>)
 8000956:	2200      	movs	r2, #0
 8000958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800095c:	480d      	ldr	r0, [pc, #52]	; (8000994 <MX_ADC_Init+0xac>)
 800095e:	f001 f90b 	bl	8001b78 <HAL_ADC_Init>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <MX_ADC_Init+0x84>
  {
    Error_Handler();
 8000968:	f000 f8ac 	bl	8000ac4 <Error_Handler>
>>>>>>> Stashed changes
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
<<<<<<< Updated upstream
 8000958:	2304      	movs	r3, #4
 800095a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800095c:	2301      	movs	r3, #1
 800095e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000960:	2300      	movs	r3, #0
 8000962:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000964:	1d3b      	adds	r3, r7, #4
 8000966:	4619      	mov	r1, r3
 8000968:	4805      	ldr	r0, [pc, #20]	; (8000980 <MX_ADC_Init+0xac>)
 800096a:	f001 fa41 	bl	8001df0 <HAL_ADC_ConfigChannel>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000974:	f000 f89c 	bl	8000ab0 <Error_Handler>
=======
 800096c:	2304      	movs	r3, #4
 800096e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000970:	2301      	movs	r3, #1
 8000972:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000974:	2300      	movs	r3, #0
 8000976:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	4619      	mov	r1, r3
 800097c:	4805      	ldr	r0, [pc, #20]	; (8000994 <MX_ADC_Init+0xac>)
 800097e:	f001 fa41 	bl	8001e04 <HAL_ADC_ConfigChannel>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000988:	f000 f89c 	bl	8000ac4 <Error_Handler>
>>>>>>> Stashed changes
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
<<<<<<< Updated upstream
 8000978:	bf00      	nop
 800097a:	3710      	adds	r7, #16
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20000030 	.word	0x20000030
 8000984:	40012400 	.word	0x40012400

08000988 <MX_LCD_Init>:
=======
 800098c:	bf00      	nop
 800098e:	3710      	adds	r7, #16
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	2000002c 	.word	0x2000002c
 8000998:	40012400 	.word	0x40012400

0800099c <MX_LCD_Init>:
>>>>>>> Stashed changes
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
<<<<<<< Updated upstream
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
=======
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
<<<<<<< Updated upstream
 800098c:	4b16      	ldr	r3, [pc, #88]	; (80009e8 <MX_LCD_Init+0x60>)
 800098e:	4a17      	ldr	r2, [pc, #92]	; (80009ec <MX_LCD_Init+0x64>)
 8000990:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8000992:	4b15      	ldr	r3, [pc, #84]	; (80009e8 <MX_LCD_Init+0x60>)
 8000994:	2200      	movs	r2, #0
 8000996:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8000998:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <MX_LCD_Init+0x60>)
 800099a:	2200      	movs	r2, #0
 800099c:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 800099e:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <MX_LCD_Init+0x60>)
 80009a0:	220c      	movs	r2, #12
 80009a2:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80009a4:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <MX_LCD_Init+0x60>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80009aa:	4b0f      	ldr	r3, [pc, #60]	; (80009e8 <MX_LCD_Init+0x60>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80009b0:	4b0d      	ldr	r3, [pc, #52]	; (80009e8 <MX_LCD_Init+0x60>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80009b6:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <MX_LCD_Init+0x60>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80009bc:	4b0a      	ldr	r3, [pc, #40]	; (80009e8 <MX_LCD_Init+0x60>)
 80009be:	2200      	movs	r2, #0
 80009c0:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80009c2:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <MX_LCD_Init+0x60>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80009c8:	4b07      	ldr	r3, [pc, #28]	; (80009e8 <MX_LCD_Init+0x60>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80009ce:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <MX_LCD_Init+0x60>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80009d4:	4804      	ldr	r0, [pc, #16]	; (80009e8 <MX_LCD_Init+0x60>)
 80009d6:	f001 fdd7 	bl	8002588 <HAL_LCD_Init>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 80009e0:	f000 f866 	bl	8000ab0 <Error_Handler>
=======
 80009a0:	4b16      	ldr	r3, [pc, #88]	; (80009fc <MX_LCD_Init+0x60>)
 80009a2:	4a17      	ldr	r2, [pc, #92]	; (8000a00 <MX_LCD_Init+0x64>)
 80009a4:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80009a6:	4b15      	ldr	r3, [pc, #84]	; (80009fc <MX_LCD_Init+0x60>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80009ac:	4b13      	ldr	r3, [pc, #76]	; (80009fc <MX_LCD_Init+0x60>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80009b2:	4b12      	ldr	r3, [pc, #72]	; (80009fc <MX_LCD_Init+0x60>)
 80009b4:	220c      	movs	r2, #12
 80009b6:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80009b8:	4b10      	ldr	r3, [pc, #64]	; (80009fc <MX_LCD_Init+0x60>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80009be:	4b0f      	ldr	r3, [pc, #60]	; (80009fc <MX_LCD_Init+0x60>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80009c4:	4b0d      	ldr	r3, [pc, #52]	; (80009fc <MX_LCD_Init+0x60>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80009ca:	4b0c      	ldr	r3, [pc, #48]	; (80009fc <MX_LCD_Init+0x60>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80009d0:	4b0a      	ldr	r3, [pc, #40]	; (80009fc <MX_LCD_Init+0x60>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80009d6:	4b09      	ldr	r3, [pc, #36]	; (80009fc <MX_LCD_Init+0x60>)
 80009d8:	2200      	movs	r2, #0
 80009da:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80009dc:	4b07      	ldr	r3, [pc, #28]	; (80009fc <MX_LCD_Init+0x60>)
 80009de:	2200      	movs	r2, #0
 80009e0:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80009e2:	4b06      	ldr	r3, [pc, #24]	; (80009fc <MX_LCD_Init+0x60>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80009e8:	4804      	ldr	r0, [pc, #16]	; (80009fc <MX_LCD_Init+0x60>)
 80009ea:	f001 fdd7 	bl	800259c <HAL_LCD_Init>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 80009f4:	f000 f866 	bl	8000ac4 <Error_Handler>
>>>>>>> Stashed changes
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
<<<<<<< Updated upstream
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20000084 	.word	0x20000084
 80009ec:	40002400 	.word	0x40002400

080009f0 <MX_TS_Init>:
=======
 80009f8:	bf00      	nop
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20000080 	.word	0x20000080
 8000a00:	40002400 	.word	0x40002400

08000a04 <MX_TS_Init>:
>>>>>>> Stashed changes
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
<<<<<<< Updated upstream
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
=======
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
<<<<<<< Updated upstream
 80009f4:	bf00      	nop
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bc80      	pop	{r7}
 80009fa:	4770      	bx	lr

080009fc <MX_GPIO_Init>:
=======
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr

08000a10 <MX_GPIO_Init>:
>>>>>>> Stashed changes
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
<<<<<<< Updated upstream
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b088      	sub	sp, #32
 8000a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a02:	f107 030c 	add.w	r3, r7, #12
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
 8000a0e:	60da      	str	r2, [r3, #12]
 8000a10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a12:	4b24      	ldr	r3, [pc, #144]	; (8000aa4 <MX_GPIO_Init+0xa8>)
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	4a23      	ldr	r2, [pc, #140]	; (8000aa4 <MX_GPIO_Init+0xa8>)
 8000a18:	f043 0304 	orr.w	r3, r3, #4
 8000a1c:	61d3      	str	r3, [r2, #28]
 8000a1e:	4b21      	ldr	r3, [pc, #132]	; (8000aa4 <MX_GPIO_Init+0xa8>)
 8000a20:	69db      	ldr	r3, [r3, #28]
 8000a22:	f003 0304 	and.w	r3, r3, #4
 8000a26:	60bb      	str	r3, [r7, #8]
 8000a28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	4b1e      	ldr	r3, [pc, #120]	; (8000aa4 <MX_GPIO_Init+0xa8>)
 8000a2c:	69db      	ldr	r3, [r3, #28]
 8000a2e:	4a1d      	ldr	r2, [pc, #116]	; (8000aa4 <MX_GPIO_Init+0xa8>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	61d3      	str	r3, [r2, #28]
 8000a36:	4b1b      	ldr	r3, [pc, #108]	; (8000aa4 <MX_GPIO_Init+0xa8>)
 8000a38:	69db      	ldr	r3, [r3, #28]
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a42:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <MX_GPIO_Init+0xa8>)
 8000a44:	69db      	ldr	r3, [r3, #28]
 8000a46:	4a17      	ldr	r2, [pc, #92]	; (8000aa4 <MX_GPIO_Init+0xa8>)
 8000a48:	f043 0302 	orr.w	r3, r3, #2
 8000a4c:	61d3      	str	r3, [r2, #28]
 8000a4e:	4b15      	ldr	r3, [pc, #84]	; (8000aa4 <MX_GPIO_Init+0xa8>)
 8000a50:	69db      	ldr	r3, [r3, #28]
 8000a52:	f003 0302 	and.w	r3, r3, #2
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	21c0      	movs	r1, #192	; 0xc0
 8000a5e:	4812      	ldr	r0, [pc, #72]	; (8000aa8 <MX_GPIO_Init+0xac>)
 8000a60:	f001 fd7a 	bl	8002558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a64:	2301      	movs	r3, #1
 8000a66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a68:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a72:	f107 030c 	add.w	r3, r7, #12
 8000a76:	4619      	mov	r1, r3
 8000a78:	480c      	ldr	r0, [pc, #48]	; (8000aac <MX_GPIO_Init+0xb0>)
 8000a7a:	f001 fbed 	bl	8002258 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000a7e:	23c0      	movs	r3, #192	; 0xc0
 8000a80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a82:	2301      	movs	r3, #1
 8000a84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8e:	f107 030c 	add.w	r3, r7, #12
 8000a92:	4619      	mov	r1, r3
 8000a94:	4804      	ldr	r0, [pc, #16]	; (8000aa8 <MX_GPIO_Init+0xac>)
 8000a96:	f001 fbdf 	bl	8002258 <HAL_GPIO_Init>

}
 8000a9a:	bf00      	nop
 8000a9c:	3720      	adds	r7, #32
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	40020400 	.word	0x40020400
 8000aac:	40020000 	.word	0x40020000

08000ab0 <Error_Handler>:
=======
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b088      	sub	sp, #32
 8000a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a16:	f107 030c 	add.w	r3, r7, #12
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
 8000a1e:	605a      	str	r2, [r3, #4]
 8000a20:	609a      	str	r2, [r3, #8]
 8000a22:	60da      	str	r2, [r3, #12]
 8000a24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a26:	4b24      	ldr	r3, [pc, #144]	; (8000ab8 <MX_GPIO_Init+0xa8>)
 8000a28:	69db      	ldr	r3, [r3, #28]
 8000a2a:	4a23      	ldr	r2, [pc, #140]	; (8000ab8 <MX_GPIO_Init+0xa8>)
 8000a2c:	f043 0304 	orr.w	r3, r3, #4
 8000a30:	61d3      	str	r3, [r2, #28]
 8000a32:	4b21      	ldr	r3, [pc, #132]	; (8000ab8 <MX_GPIO_Init+0xa8>)
 8000a34:	69db      	ldr	r3, [r3, #28]
 8000a36:	f003 0304 	and.w	r3, r3, #4
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	4b1e      	ldr	r3, [pc, #120]	; (8000ab8 <MX_GPIO_Init+0xa8>)
 8000a40:	69db      	ldr	r3, [r3, #28]
 8000a42:	4a1d      	ldr	r2, [pc, #116]	; (8000ab8 <MX_GPIO_Init+0xa8>)
 8000a44:	f043 0301 	orr.w	r3, r3, #1
 8000a48:	61d3      	str	r3, [r2, #28]
 8000a4a:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <MX_GPIO_Init+0xa8>)
 8000a4c:	69db      	ldr	r3, [r3, #28]
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	607b      	str	r3, [r7, #4]
 8000a54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a56:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_GPIO_Init+0xa8>)
 8000a58:	69db      	ldr	r3, [r3, #28]
 8000a5a:	4a17      	ldr	r2, [pc, #92]	; (8000ab8 <MX_GPIO_Init+0xa8>)
 8000a5c:	f043 0302 	orr.w	r3, r3, #2
 8000a60:	61d3      	str	r3, [r2, #28]
 8000a62:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <MX_GPIO_Init+0xa8>)
 8000a64:	69db      	ldr	r3, [r3, #28]
 8000a66:	f003 0302 	and.w	r3, r3, #2
 8000a6a:	603b      	str	r3, [r7, #0]
 8000a6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	21c0      	movs	r1, #192	; 0xc0
 8000a72:	4812      	ldr	r0, [pc, #72]	; (8000abc <MX_GPIO_Init+0xac>)
 8000a74:	f001 fd7a 	bl	800256c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a7c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a86:	f107 030c 	add.w	r3, r7, #12
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	480c      	ldr	r0, [pc, #48]	; (8000ac0 <MX_GPIO_Init+0xb0>)
 8000a8e:	f001 fbed 	bl	800226c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000a92:	23c0      	movs	r3, #192	; 0xc0
 8000a94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a96:	2301      	movs	r3, #1
 8000a98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa2:	f107 030c 	add.w	r3, r7, #12
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4804      	ldr	r0, [pc, #16]	; (8000abc <MX_GPIO_Init+0xac>)
 8000aaa:	f001 fbdf 	bl	800226c <HAL_GPIO_Init>

}
 8000aae:	bf00      	nop
 8000ab0:	3720      	adds	r7, #32
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40023800 	.word	0x40023800
 8000abc:	40020400 	.word	0x40020400
 8000ac0:	40020000 	.word	0x40020000

08000ac4 <Error_Handler>:
>>>>>>> Stashed changes
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
<<<<<<< Updated upstream
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
=======
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
<<<<<<< Updated upstream
 8000ab4:	b672      	cpsid	i
}
 8000ab6:	bf00      	nop
=======
 8000ac8:	b672      	cpsid	i
}
 8000aca:	bf00      	nop
>>>>>>> Stashed changes
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
<<<<<<< Updated upstream
 8000ab8:	e7fe      	b.n	8000ab8 <Error_Handler+0x8>
	...

08000abc <BSP_LCD_GLASS_Init>:
=======
 8000acc:	e7fe      	b.n	8000acc <Error_Handler+0x8>
	...

08000ad0 <BSP_LCD_GLASS_Init>:
>>>>>>> Stashed changes
/**
  * @brief  Configures the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
<<<<<<< Updated upstream
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000ac0:	4b18      	ldr	r3, [pc, #96]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000ac2:	4a19      	ldr	r2, [pc, #100]	; (8000b28 <BSP_LCD_GLASS_Init+0x6c>)
 8000ac4:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000ac6:	4b17      	ldr	r3, [pc, #92]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000acc:	4b15      	ldr	r3, [pc, #84]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000ace:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000ad2:	609a      	str	r2, [r3, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000ad4:	4b13      	ldr	r3, [pc, #76]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000ad6:	220c      	movs	r2, #12
 8000ad8:	60da      	str	r2, [r3, #12]
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000ada:	4b12      	ldr	r3, [pc, #72]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000adc:	2240      	movs	r2, #64	; 0x40
 8000ade:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000ae0:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000ae6:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000ae8:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000aec:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000aee:	4b0d      	ldr	r3, [pc, #52]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000af4:	4b0b      	ldr	r3, [pc, #44]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000af6:	2240      	movs	r2, #64	; 0x40
 8000af8:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000afa:	4b0a      	ldr	r3, [pc, #40]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000b00:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000b02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b06:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_ENABLE;
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000b0a:	2280      	movs	r2, #128	; 0x80
 8000b0c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000b0e:	4805      	ldr	r0, [pc, #20]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000b10:	f000 fc60 	bl	80013d4 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000b14:	4803      	ldr	r0, [pc, #12]	; (8000b24 <BSP_LCD_GLASS_Init+0x68>)
 8000b16:	f001 fd37 	bl	8002588 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000b1a:	f000 fc51 	bl	80013c0 <BSP_LCD_GLASS_Clear>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	200000c4 	.word	0x200000c4
 8000b28:	40002400 	.word	0x40002400

08000b2c <BSP_LCD_GLASS_BarLevelConfig>:
=======
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000ad4:	4b18      	ldr	r3, [pc, #96]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000ad6:	4a19      	ldr	r2, [pc, #100]	; (8000b3c <BSP_LCD_GLASS_Init+0x6c>)
 8000ad8:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000ada:	4b17      	ldr	r3, [pc, #92]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000ae0:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000ae2:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000ae6:	609a      	str	r2, [r3, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000ae8:	4b13      	ldr	r3, [pc, #76]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000aea:	220c      	movs	r2, #12
 8000aec:	60da      	str	r2, [r3, #12]
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000aee:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000af0:	2240      	movs	r2, #64	; 0x40
 8000af2:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000af4:	4b10      	ldr	r3, [pc, #64]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000afa:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000afc:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000b00:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000b02:	4b0d      	ldr	r3, [pc, #52]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000b08:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000b0a:	2240      	movs	r2, #64	; 0x40
 8000b0c:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000b14:	4b08      	ldr	r3, [pc, #32]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000b16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b1a:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_ENABLE;
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000b1e:	2280      	movs	r2, #128	; 0x80
 8000b20:	631a      	str	r2, [r3, #48]	; 0x30
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000b22:	4805      	ldr	r0, [pc, #20]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000b24:	f000 fc60 	bl	80013e8 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000b28:	4803      	ldr	r0, [pc, #12]	; (8000b38 <BSP_LCD_GLASS_Init+0x68>)
 8000b2a:	f001 fd37 	bl	800259c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000b2e:	f000 fc51 	bl	80013d4 <BSP_LCD_GLASS_Clear>
}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	200000c0 	.word	0x200000c0
 8000b3c:	40002400 	.word	0x40002400

08000b40 <BSP_LCD_GLASS_BarLevelConfig>:
>>>>>>> Stashed changes
  *     @arg BATTERYLEVEL_3_4: LCD GLASS Batery 3/4 Full
  *     @arg BATTERYLEVEL_FULL: LCD GLASS Batery Full
  * @retval None
  */
void BSP_LCD_GLASS_BarLevelConfig(uint8_t BarLevel)
{
<<<<<<< Updated upstream
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	2b04      	cmp	r3, #4
 8000b3a:	d86e      	bhi.n	8000c1a <BSP_LCD_GLASS_BarLevelConfig+0xee>
 8000b3c:	a201      	add	r2, pc, #4	; (adr r2, 8000b44 <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 8000b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b42:	bf00      	nop
 8000b44:	08000b59 	.word	0x08000b59
 8000b48:	08000b7d 	.word	0x08000b7d
 8000b4c:	08000ba3 	.word	0x08000ba3
 8000b50:	08000bcb 	.word	0x08000bcb
 8000b54:	08000bf3 	.word	0x08000bf3
=======
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	d86e      	bhi.n	8000c2e <BSP_LCD_GLASS_BarLevelConfig+0xee>
 8000b50:	a201      	add	r2, pc, #4	; (adr r2, 8000b58 <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 8000b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b56:	bf00      	nop
 8000b58:	08000b6d 	.word	0x08000b6d
 8000b5c:	08000b91 	.word	0x08000b91
 8000b60:	08000bb7 	.word	0x08000bb7
 8000b64:	08000bdf 	.word	0x08000bdf
 8000b68:	08000c07 	.word	0x08000c07
>>>>>>> Stashed changes
  {
  /* BATTERYLEVEL_OFF */
  case BATTERYLEVEL_OFF:
    /* Set BAR0 & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), 0);
<<<<<<< Updated upstream
 8000b58:	2300      	movs	r3, #0
 8000b5a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b5e:	2106      	movs	r1, #6
 8000b60:	4832      	ldr	r0, [pc, #200]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b62:	f001 fdcd 	bl	8002700 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000b66:	2300      	movs	r3, #0
 8000b68:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b6c:	2104      	movs	r1, #4
 8000b6e:	482f      	ldr	r0, [pc, #188]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b70:	f001 fdc6 	bl	8002700 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_OFF;
 8000b74:	4b2e      	ldr	r3, [pc, #184]	; (8000c30 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	701a      	strb	r2, [r3, #0]
    break;
 8000b7a:	e04f      	b.n	8000c1c <BSP_LCD_GLASS_BarLevelConfig+0xf0>
=======
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b72:	2106      	movs	r1, #6
 8000b74:	4832      	ldr	r0, [pc, #200]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b76:	f001 fdcd 	bl	8002714 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b80:	2104      	movs	r1, #4
 8000b82:	482f      	ldr	r0, [pc, #188]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b84:	f001 fdc6 	bl	8002714 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_OFF;
 8000b88:	4b2e      	ldr	r3, [pc, #184]	; (8000c44 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	701a      	strb	r2, [r3, #0]
    break;
 8000b8e:	e04f      	b.n	8000c30 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
>>>>>>> Stashed changes
    
  /* BARLEVEL 1/4 */
  case BATTERYLEVEL_1_4:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
<<<<<<< Updated upstream
 8000b7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b80:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b84:	2106      	movs	r1, #6
 8000b86:	4829      	ldr	r0, [pc, #164]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b88:	f001 fdba 	bl	8002700 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b92:	2104      	movs	r1, #4
 8000b94:	4825      	ldr	r0, [pc, #148]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b96:	f001 fdb3 	bl	8002700 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_4;
 8000b9a:	4b25      	ldr	r3, [pc, #148]	; (8000c30 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
    break;
 8000ba0:	e03c      	b.n	8000c1c <BSP_LCD_GLASS_BarLevelConfig+0xf0>
=======
 8000b90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b94:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b98:	2106      	movs	r1, #6
 8000b9a:	4829      	ldr	r0, [pc, #164]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b9c:	f001 fdba 	bl	8002714 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000ba6:	2104      	movs	r1, #4
 8000ba8:	4825      	ldr	r0, [pc, #148]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000baa:	f001 fdb3 	bl	8002714 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_4;
 8000bae:	4b25      	ldr	r3, [pc, #148]	; (8000c44 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	701a      	strb	r2, [r3, #0]
    break;
 8000bb4:	e03c      	b.n	8000c30 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
>>>>>>> Stashed changes
    
  /* BARLEVEL 1/2 */
  case BATTERYLEVEL_1_2:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
<<<<<<< Updated upstream
 8000ba2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ba6:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000baa:	2106      	movs	r1, #6
 8000bac:	481f      	ldr	r0, [pc, #124]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000bae:	f001 fda7 	bl	8002700 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000bb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000bb6:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000bba:	2104      	movs	r1, #4
 8000bbc:	481b      	ldr	r0, [pc, #108]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000bbe:	f001 fd9f 	bl	8002700 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_2;
 8000bc2:	4b1b      	ldr	r3, [pc, #108]	; (8000c30 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000bc4:	2202      	movs	r2, #2
 8000bc6:	701a      	strb	r2, [r3, #0]
    break;
 8000bc8:	e028      	b.n	8000c1c <BSP_LCD_GLASS_BarLevelConfig+0xf0>
=======
 8000bb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000bba:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000bbe:	2106      	movs	r1, #6
 8000bc0:	481f      	ldr	r0, [pc, #124]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000bc2:	f001 fda7 	bl	8002714 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000bc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000bca:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000bce:	2104      	movs	r1, #4
 8000bd0:	481b      	ldr	r0, [pc, #108]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000bd2:	f001 fd9f 	bl	8002714 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_2;
 8000bd6:	4b1b      	ldr	r3, [pc, #108]	; (8000c44 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000bd8:	2202      	movs	r2, #2
 8000bda:	701a      	strb	r2, [r3, #0]
    break;
 8000bdc:	e028      	b.n	8000c30 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
>>>>>>> Stashed changes
    
  /* Battery Level 3/4 */
  case BATTERYLEVEL_3_4:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
<<<<<<< Updated upstream
 8000bca:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000bce:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000bd2:	2106      	movs	r1, #6
 8000bd4:	4815      	ldr	r0, [pc, #84]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000bd6:	f001 fd93 	bl	8002700 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000bda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000bde:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000be2:	2104      	movs	r1, #4
 8000be4:	4811      	ldr	r0, [pc, #68]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000be6:	f001 fd8b 	bl	8002700 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_3_4;
 8000bea:	4b11      	ldr	r3, [pc, #68]	; (8000c30 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000bec:	2203      	movs	r2, #3
 8000bee:	701a      	strb	r2, [r3, #0]
    break;
 8000bf0:	e014      	b.n	8000c1c <BSP_LCD_GLASS_BarLevelConfig+0xf0>
=======
 8000bde:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000be2:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000be6:	2106      	movs	r1, #6
 8000be8:	4815      	ldr	r0, [pc, #84]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000bea:	f001 fd93 	bl	8002714 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000bee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000bf2:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000bf6:	2104      	movs	r1, #4
 8000bf8:	4811      	ldr	r0, [pc, #68]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000bfa:	f001 fd8b 	bl	8002714 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_3_4;
 8000bfe:	4b11      	ldr	r3, [pc, #68]	; (8000c44 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000c00:	2203      	movs	r2, #3
 8000c02:	701a      	strb	r2, [r3, #0]
    break;
 8000c04:	e014      	b.n	8000c30 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
>>>>>>> Stashed changes
    
  /* BATTERYLEVEL_FULL */
  case BATTERYLEVEL_FULL:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
<<<<<<< Updated upstream
 8000bf2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000bf6:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000bfa:	2106      	movs	r1, #6
 8000bfc:	480b      	ldr	r0, [pc, #44]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000bfe:	f001 fd7f 	bl	8002700 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 8000c02:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000c06:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000c0a:	2104      	movs	r1, #4
 8000c0c:	4807      	ldr	r0, [pc, #28]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000c0e:	f001 fd77 	bl	8002700 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_FULL;
 8000c12:	4b07      	ldr	r3, [pc, #28]	; (8000c30 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000c14:	2204      	movs	r2, #4
 8000c16:	701a      	strb	r2, [r3, #0]
    break;
 8000c18:	e000      	b.n	8000c1c <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  default:
    break;
 8000c1a:	bf00      	nop
=======
 8000c06:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000c0a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000c0e:	2106      	movs	r1, #6
 8000c10:	480b      	ldr	r0, [pc, #44]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000c12:	f001 fd7f 	bl	8002714 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 8000c16:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000c1a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000c1e:	2104      	movs	r1, #4
 8000c20:	4807      	ldr	r0, [pc, #28]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000c22:	f001 fd77 	bl	8002714 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_FULL;
 8000c26:	4b07      	ldr	r3, [pc, #28]	; (8000c44 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000c28:	2204      	movs	r2, #4
 8000c2a:	701a      	strb	r2, [r3, #0]
    break;
 8000c2c:	e000      	b.n	8000c30 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  default:
    break;
 8000c2e:	bf00      	nop
>>>>>>> Stashed changes
  }
  
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
<<<<<<< Updated upstream
 8000c1c:	4803      	ldr	r0, [pc, #12]	; (8000c2c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000c1e:	f001 fe28 	bl	8002872 <HAL_LCD_UpdateDisplayRequest>
}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	200000c4 	.word	0x200000c4
 8000c30:	20000004 	.word	0x20000004

08000c34 <BSP_LCD_GLASS_WriteChar>:
=======
 8000c30:	4803      	ldr	r0, [pc, #12]	; (8000c40 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000c32:	f001 fe28 	bl	8002886 <HAL_LCD_UpdateDisplayRequest>
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	200000c0 	.word	0x200000c0
 8000c44:	20000001 	.word	0x20000001

08000c48 <BSP_LCD_GLASS_WriteChar>:
>>>>>>> Stashed changes
  * @retval None
  * @note  Required preconditions: The LCD should be cleared before to start the
  *         write operation.  
  */
void BSP_LCD_GLASS_WriteChar(uint8_t* ch, uint8_t Point, uint8_t Column, uint8_t Position)
{
<<<<<<< Updated upstream
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	4608      	mov	r0, r1
 8000c3e:	4611      	mov	r1, r2
 8000c40:	461a      	mov	r2, r3
 8000c42:	4603      	mov	r3, r0
 8000c44:	70fb      	strb	r3, [r7, #3]
 8000c46:	460b      	mov	r3, r1
 8000c48:	70bb      	strb	r3, [r7, #2]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	707b      	strb	r3, [r7, #1]
  BSP_LCD_GLASS_DisplayChar(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column, (DigitPosition_Typedef)Position);
 8000c4e:	787b      	ldrb	r3, [r7, #1]
 8000c50:	78ba      	ldrb	r2, [r7, #2]
 8000c52:	78f9      	ldrb	r1, [r7, #3]
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f000 f80b 	bl	8000c70 <BSP_LCD_GLASS_DisplayChar>

  /* Refresh LCD  bar */
  BSP_LCD_GLASS_BarLevelConfig(LCDBar);
 8000c5a:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <BSP_LCD_GLASS_WriteChar+0x38>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff ff64 	bl	8000b2c <BSP_LCD_GLASS_BarLevelConfig>
}
 8000c64:	bf00      	nop
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20000004 	.word	0x20000004

08000c70 <BSP_LCD_GLASS_DisplayChar>:
=======
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	4608      	mov	r0, r1
 8000c52:	4611      	mov	r1, r2
 8000c54:	461a      	mov	r2, r3
 8000c56:	4603      	mov	r3, r0
 8000c58:	70fb      	strb	r3, [r7, #3]
 8000c5a:	460b      	mov	r3, r1
 8000c5c:	70bb      	strb	r3, [r7, #2]
 8000c5e:	4613      	mov	r3, r2
 8000c60:	707b      	strb	r3, [r7, #1]
  BSP_LCD_GLASS_DisplayChar(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column, (DigitPosition_Typedef)Position);
 8000c62:	787b      	ldrb	r3, [r7, #1]
 8000c64:	78ba      	ldrb	r2, [r7, #2]
 8000c66:	78f9      	ldrb	r1, [r7, #3]
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f000 f80b 	bl	8000c84 <BSP_LCD_GLASS_DisplayChar>

  /* Refresh LCD  bar */
  BSP_LCD_GLASS_BarLevelConfig(LCDBar);
 8000c6e:	4b04      	ldr	r3, [pc, #16]	; (8000c80 <BSP_LCD_GLASS_WriteChar+0x38>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff ff64 	bl	8000b40 <BSP_LCD_GLASS_BarLevelConfig>
}
 8000c78:	bf00      	nop
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	20000001 	.word	0x20000001

08000c84 <BSP_LCD_GLASS_DisplayChar>:
>>>>>>> Stashed changes
  * @param  Position: Position in the LCD of the caracter to write.
  *                   This parameter can be any value in DigitPosition_Typedef.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Column, DigitPosition_Typedef Position)
{
<<<<<<< Updated upstream
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	4608      	mov	r0, r1
 8000c7a:	4611      	mov	r1, r2
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	4603      	mov	r3, r0
 8000c80:	70fb      	strb	r3, [r7, #3]
 8000c82:	460b      	mov	r3, r1
 8000c84:	70bb      	strb	r3, [r7, #2]
 8000c86:	4613      	mov	r3, r2
 8000c88:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column);
 8000c8e:	78ba      	ldrb	r2, [r7, #2]
 8000c90:	78fb      	ldrb	r3, [r7, #3]
 8000c92:	4619      	mov	r1, r3
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f000 fc3d 	bl	8001514 <Convert>

  switch (Position)
 8000c9a:	787b      	ldrb	r3, [r7, #1]
 8000c9c:	3b01      	subs	r3, #1
 8000c9e:	2b05      	cmp	r3, #5
 8000ca0:	f200 8357 	bhi.w	8001352 <BSP_LCD_GLASS_DisplayChar+0x6e2>
 8000ca4:	a201      	add	r2, pc, #4	; (adr r2, 8000cac <BSP_LCD_GLASS_DisplayChar+0x3c>)
 8000ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000caa:	bf00      	nop
 8000cac:	08000cc5 	.word	0x08000cc5
 8000cb0:	08000d8f 	.word	0x08000d8f
 8000cb4:	08000e91 	.word	0x08000e91
 8000cb8:	08000fb5 	.word	0x08000fb5
 8000cbc:	080010ef 	.word	0x080010ef
 8000cc0:	08001249 	.word	0x08001249
=======
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	4608      	mov	r0, r1
 8000c8e:	4611      	mov	r1, r2
 8000c90:	461a      	mov	r2, r3
 8000c92:	4603      	mov	r3, r0
 8000c94:	70fb      	strb	r3, [r7, #3]
 8000c96:	460b      	mov	r3, r1
 8000c98:	70bb      	strb	r3, [r7, #2]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column);
 8000ca2:	78ba      	ldrb	r2, [r7, #2]
 8000ca4:	78fb      	ldrb	r3, [r7, #3]
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	6878      	ldr	r0, [r7, #4]
 8000caa:	f000 fc3d 	bl	8001528 <Convert>

  switch (Position)
 8000cae:	787b      	ldrb	r3, [r7, #1]
 8000cb0:	3b01      	subs	r3, #1
 8000cb2:	2b05      	cmp	r3, #5
 8000cb4:	f200 8357 	bhi.w	8001366 <BSP_LCD_GLASS_DisplayChar+0x6e2>
 8000cb8:	a201      	add	r2, pc, #4	; (adr r2, 8000cc0 <BSP_LCD_GLASS_DisplayChar+0x3c>)
 8000cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cbe:	bf00      	nop
 8000cc0:	08000cd9 	.word	0x08000cd9
 8000cc4:	08000da3 	.word	0x08000da3
 8000cc8:	08000ea5 	.word	0x08000ea5
 8000ccc:	08000fc9 	.word	0x08000fc9
 8000cd0:	08001103 	.word	0x08001103
 8000cd4:	0800125d 	.word	0x0800125d
>>>>>>> Stashed changes
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
<<<<<<< Updated upstream
 8000cc4:	4bb7      	ldr	r3, [pc, #732]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000ccc:	4bb5      	ldr	r3, [pc, #724]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	089b      	lsrs	r3, r3, #2
 8000cd2:	071b      	lsls	r3, r3, #28
 8000cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cd8:	431a      	orrs	r2, r3
 8000cda:	4bb2      	ldr	r3, [pc, #712]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	08db      	lsrs	r3, r3, #3
 8000ce0:	075b      	lsls	r3, r3, #29
 8000ce2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	4aae      	ldr	r2, [pc, #696]	; (8000fa8 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000cee:	2100      	movs	r1, #0
 8000cf0:	48ae      	ldr	r0, [pc, #696]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000cf2:	f001 fd05 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000cf6:	4bab      	ldr	r3, [pc, #684]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000cfe:	4ba9      	ldr	r3, [pc, #676]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	089b      	lsrs	r3, r3, #2
 8000d04:	071b      	lsls	r3, r3, #28
 8000d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d0a:	431a      	orrs	r2, r3
 8000d0c:	4ba5      	ldr	r3, [pc, #660]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	08db      	lsrs	r3, r3, #3
 8000d12:	075b      	lsls	r3, r3, #29
 8000d14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	4aa2      	ldr	r2, [pc, #648]	; (8000fa8 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000d20:	2102      	movs	r1, #2
 8000d22:	48a2      	ldr	r0, [pc, #648]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d24:	f001 fcec 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d28:	4b9e      	ldr	r3, [pc, #632]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000d30:	4b9c      	ldr	r3, [pc, #624]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	089b      	lsrs	r3, r3, #2
 8000d36:	071b      	lsls	r3, r3, #28
 8000d38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d3c:	431a      	orrs	r2, r3
 8000d3e:	4b99      	ldr	r3, [pc, #612]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d40:	689b      	ldr	r3, [r3, #8]
 8000d42:	08db      	lsrs	r3, r3, #3
 8000d44:	075b      	lsls	r3, r3, #29
 8000d46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	4a95      	ldr	r2, [pc, #596]	; (8000fa8 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000d52:	2104      	movs	r1, #4
 8000d54:	4895      	ldr	r0, [pc, #596]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d56:	f001 fcd3 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d5a:	4b92      	ldr	r3, [pc, #584]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d5c:	68db      	ldr	r3, [r3, #12]
 8000d5e:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000d62:	4b90      	ldr	r3, [pc, #576]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	089b      	lsrs	r3, r3, #2
 8000d68:	071b      	lsls	r3, r3, #28
 8000d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d6e:	431a      	orrs	r2, r3
 8000d70:	4b8c      	ldr	r3, [pc, #560]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	08db      	lsrs	r3, r3, #3
 8000d76:	075b      	lsls	r3, r3, #29
 8000d78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	4a89      	ldr	r2, [pc, #548]	; (8000fa8 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000d84:	2106      	movs	r1, #6
 8000d86:	4889      	ldr	r0, [pc, #548]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d88:	f001 fcba 	bl	8002700 <HAL_LCD_Write>
      break;
 8000d8c:	e2e2      	b.n	8001354 <BSP_LCD_GLASS_DisplayChar+0x6e4>
=======
 8000cd8:	4bb7      	ldr	r3, [pc, #732]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000ce0:	4bb5      	ldr	r3, [pc, #724]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	089b      	lsrs	r3, r3, #2
 8000ce6:	071b      	lsls	r3, r3, #28
 8000ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cec:	431a      	orrs	r2, r3
 8000cee:	4bb2      	ldr	r3, [pc, #712]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	08db      	lsrs	r3, r3, #3
 8000cf4:	075b      	lsls	r3, r3, #29
 8000cf6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	4aae      	ldr	r2, [pc, #696]	; (8000fbc <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000d02:	2100      	movs	r1, #0
 8000d04:	48ae      	ldr	r0, [pc, #696]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d06:	f001 fd05 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d0a:	4bab      	ldr	r3, [pc, #684]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000d12:	4ba9      	ldr	r3, [pc, #676]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	089b      	lsrs	r3, r3, #2
 8000d18:	071b      	lsls	r3, r3, #28
 8000d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d1e:	431a      	orrs	r2, r3
 8000d20:	4ba5      	ldr	r3, [pc, #660]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	08db      	lsrs	r3, r3, #3
 8000d26:	075b      	lsls	r3, r3, #29
 8000d28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4aa2      	ldr	r2, [pc, #648]	; (8000fbc <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000d34:	2102      	movs	r1, #2
 8000d36:	48a2      	ldr	r0, [pc, #648]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d38:	f001 fcec 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d3c:	4b9e      	ldr	r3, [pc, #632]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000d44:	4b9c      	ldr	r3, [pc, #624]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	089b      	lsrs	r3, r3, #2
 8000d4a:	071b      	lsls	r3, r3, #28
 8000d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d50:	431a      	orrs	r2, r3
 8000d52:	4b99      	ldr	r3, [pc, #612]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	08db      	lsrs	r3, r3, #3
 8000d58:	075b      	lsls	r3, r3, #29
 8000d5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	4a95      	ldr	r2, [pc, #596]	; (8000fbc <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000d66:	2104      	movs	r1, #4
 8000d68:	4895      	ldr	r0, [pc, #596]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d6a:	f001 fcd3 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d6e:	4b92      	ldr	r3, [pc, #584]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d70:	68db      	ldr	r3, [r3, #12]
 8000d72:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000d76:	4b90      	ldr	r3, [pc, #576]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	089b      	lsrs	r3, r3, #2
 8000d7c:	071b      	lsls	r3, r3, #28
 8000d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d82:	431a      	orrs	r2, r3
 8000d84:	4b8c      	ldr	r3, [pc, #560]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	08db      	lsrs	r3, r3, #3
 8000d8a:	075b      	lsls	r3, r3, #29
 8000d8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d90:	4313      	orrs	r3, r2
 8000d92:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4a89      	ldr	r2, [pc, #548]	; (8000fbc <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000d98:	2106      	movs	r1, #6
 8000d9a:	4889      	ldr	r0, [pc, #548]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d9c:	f001 fcba 	bl	8002714 <HAL_LCD_Write>
      break;
 8000da0:	e2e2      	b.n	8001368 <BSP_LCD_GLASS_DisplayChar+0x6e4>
>>>>>>> Stashed changes

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
<<<<<<< Updated upstream
 8000d8e:	4b85      	ldr	r3, [pc, #532]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	f003 0204 	and.w	r2, r3, #4
 8000d98:	4b82      	ldr	r3, [pc, #520]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	085b      	lsrs	r3, r3, #1
 8000d9e:	01db      	lsls	r3, r3, #7
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000da4:	4b7f      	ldr	r3, [pc, #508]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	089b      	lsrs	r3, r3, #2
 8000daa:	069b      	lsls	r3, r3, #26
 8000dac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000db0:	431a      	orrs	r2, r3
 8000db2:	4b7c      	ldr	r3, [pc, #496]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	08db      	lsrs	r3, r3, #3
 8000db8:	06db      	lsls	r3, r3, #27
 8000dba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 2G 2B 2M 2E */
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	4a7a      	ldr	r2, [pc, #488]	; (8000fb0 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4878      	ldr	r0, [pc, #480]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000dca:	f001 fc99 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000dce:	4b75      	ldr	r3, [pc, #468]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	009b      	lsls	r3, r3, #2
 8000dd4:	f003 0204 	and.w	r2, r3, #4
 8000dd8:	4b72      	ldr	r3, [pc, #456]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	085b      	lsrs	r3, r3, #1
 8000dde:	01db      	lsls	r3, r3, #7
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000de4:	4b6f      	ldr	r3, [pc, #444]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	089b      	lsrs	r3, r3, #2
 8000dea:	069b      	lsls	r3, r3, #26
 8000dec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000df0:	431a      	orrs	r2, r3
 8000df2:	4b6c      	ldr	r3, [pc, #432]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	08db      	lsrs	r3, r3, #3
 8000df8:	06db      	lsls	r3, r3, #27
 8000dfa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 2F 2A 2C 2D  */
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	4a6a      	ldr	r2, [pc, #424]	; (8000fb0 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000e06:	2102      	movs	r1, #2
 8000e08:	4868      	ldr	r0, [pc, #416]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e0a:	f001 fc79 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e0e:	4b65      	ldr	r3, [pc, #404]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	f003 0204 	and.w	r2, r3, #4
 8000e18:	4b62      	ldr	r3, [pc, #392]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	085b      	lsrs	r3, r3, #1
 8000e1e:	01db      	lsls	r3, r3, #7
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000e24:	4b5f      	ldr	r3, [pc, #380]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	089b      	lsrs	r3, r3, #2
 8000e2a:	069b      	lsls	r3, r3, #26
 8000e2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e30:	431a      	orrs	r2, r3
 8000e32:	4b5c      	ldr	r3, [pc, #368]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	08db      	lsrs	r3, r3, #3
 8000e38:	06db      	lsls	r3, r3, #27
 8000e3a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 2Q 2K 2Col 2P  */
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	4a5a      	ldr	r2, [pc, #360]	; (8000fb0 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000e46:	2104      	movs	r1, #4
 8000e48:	4858      	ldr	r0, [pc, #352]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e4a:	f001 fc59 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e4e:	4b55      	ldr	r3, [pc, #340]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	009b      	lsls	r3, r3, #2
 8000e54:	f003 0204 	and.w	r2, r3, #4
 8000e58:	4b52      	ldr	r3, [pc, #328]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	085b      	lsrs	r3, r3, #1
 8000e5e:	01db      	lsls	r3, r3, #7
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000e64:	4b4f      	ldr	r3, [pc, #316]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	089b      	lsrs	r3, r3, #2
 8000e6a:	069b      	lsls	r3, r3, #26
 8000e6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e70:	431a      	orrs	r2, r3
 8000e72:	4b4c      	ldr	r3, [pc, #304]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e74:	68db      	ldr	r3, [r3, #12]
 8000e76:	08db      	lsrs	r3, r3, #3
 8000e78:	06db      	lsls	r3, r3, #27
 8000e7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 2H 2J 2DP 2N  */
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	4a4a      	ldr	r2, [pc, #296]	; (8000fb0 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000e86:	2106      	movs	r1, #6
 8000e88:	4848      	ldr	r0, [pc, #288]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e8a:	f001 fc39 	bl	8002700 <HAL_LCD_Write>
      break;
 8000e8e:	e261      	b.n	8001354 <BSP_LCD_GLASS_DisplayChar+0x6e4>
=======
 8000da2:	4b85      	ldr	r3, [pc, #532]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	f003 0204 	and.w	r2, r3, #4
 8000dac:	4b82      	ldr	r3, [pc, #520]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	085b      	lsrs	r3, r3, #1
 8000db2:	01db      	lsls	r3, r3, #7
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000db8:	4b7f      	ldr	r3, [pc, #508]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	089b      	lsrs	r3, r3, #2
 8000dbe:	069b      	lsls	r3, r3, #26
 8000dc0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000dc4:	431a      	orrs	r2, r3
 8000dc6:	4b7c      	ldr	r3, [pc, #496]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	08db      	lsrs	r3, r3, #3
 8000dcc:	06db      	lsls	r3, r3, #27
 8000dce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 2G 2B 2M 2E */
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	4a7a      	ldr	r2, [pc, #488]	; (8000fc4 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000dda:	2100      	movs	r1, #0
 8000ddc:	4878      	ldr	r0, [pc, #480]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000dde:	f001 fc99 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000de2:	4b75      	ldr	r3, [pc, #468]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	f003 0204 	and.w	r2, r3, #4
 8000dec:	4b72      	ldr	r3, [pc, #456]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	085b      	lsrs	r3, r3, #1
 8000df2:	01db      	lsls	r3, r3, #7
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000df8:	4b6f      	ldr	r3, [pc, #444]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	089b      	lsrs	r3, r3, #2
 8000dfe:	069b      	lsls	r3, r3, #26
 8000e00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e04:	431a      	orrs	r2, r3
 8000e06:	4b6c      	ldr	r3, [pc, #432]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	08db      	lsrs	r3, r3, #3
 8000e0c:	06db      	lsls	r3, r3, #27
 8000e0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e12:	4313      	orrs	r3, r2
 8000e14:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 2F 2A 2C 2D  */
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	4a6a      	ldr	r2, [pc, #424]	; (8000fc4 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000e1a:	2102      	movs	r1, #2
 8000e1c:	4868      	ldr	r0, [pc, #416]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e1e:	f001 fc79 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e22:	4b65      	ldr	r3, [pc, #404]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	f003 0204 	and.w	r2, r3, #4
 8000e2c:	4b62      	ldr	r3, [pc, #392]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e2e:	689b      	ldr	r3, [r3, #8]
 8000e30:	085b      	lsrs	r3, r3, #1
 8000e32:	01db      	lsls	r3, r3, #7
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000e38:	4b5f      	ldr	r3, [pc, #380]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	089b      	lsrs	r3, r3, #2
 8000e3e:	069b      	lsls	r3, r3, #26
 8000e40:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e44:	431a      	orrs	r2, r3
 8000e46:	4b5c      	ldr	r3, [pc, #368]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	08db      	lsrs	r3, r3, #3
 8000e4c:	06db      	lsls	r3, r3, #27
 8000e4e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e52:	4313      	orrs	r3, r2
 8000e54:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 2Q 2K 2Col 2P  */
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	4a5a      	ldr	r2, [pc, #360]	; (8000fc4 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000e5a:	2104      	movs	r1, #4
 8000e5c:	4858      	ldr	r0, [pc, #352]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e5e:	f001 fc59 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e62:	4b55      	ldr	r3, [pc, #340]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e64:	68db      	ldr	r3, [r3, #12]
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	f003 0204 	and.w	r2, r3, #4
 8000e6c:	4b52      	ldr	r3, [pc, #328]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	085b      	lsrs	r3, r3, #1
 8000e72:	01db      	lsls	r3, r3, #7
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000e78:	4b4f      	ldr	r3, [pc, #316]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	089b      	lsrs	r3, r3, #2
 8000e7e:	069b      	lsls	r3, r3, #26
 8000e80:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e84:	431a      	orrs	r2, r3
 8000e86:	4b4c      	ldr	r3, [pc, #304]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	08db      	lsrs	r3, r3, #3
 8000e8c:	06db      	lsls	r3, r3, #27
 8000e8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e92:	4313      	orrs	r3, r2
 8000e94:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 2H 2J 2DP 2N  */
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	4a4a      	ldr	r2, [pc, #296]	; (8000fc4 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000e9a:	2106      	movs	r1, #6
 8000e9c:	4848      	ldr	r0, [pc, #288]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e9e:	f001 fc39 	bl	8002714 <HAL_LCD_Write>
      break;
 8000ea2:	e261      	b.n	8001368 <BSP_LCD_GLASS_DisplayChar+0x6e4>
>>>>>>> Stashed changes
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
<<<<<<< Updated upstream
 8000e90:	4b44      	ldr	r3, [pc, #272]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	021b      	lsls	r3, r3, #8
 8000e96:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000e9a:	4b42      	ldr	r3, [pc, #264]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	085b      	lsrs	r3, r3, #1
 8000ea0:	025b      	lsls	r3, r3, #9
 8000ea2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ea6:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000ea8:	4b3e      	ldr	r3, [pc, #248]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	089b      	lsrs	r3, r3, #2
 8000eae:	061b      	lsls	r3, r3, #24
 8000eb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000eb4:	431a      	orrs	r2, r3
 8000eb6:	4b3b      	ldr	r3, [pc, #236]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	08db      	lsrs	r3, r3, #3
 8000ebc:	065b      	lsls	r3, r3, #25
 8000ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 3G 3B 3M 3E */
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4837      	ldr	r0, [pc, #220]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000ed0:	f001 fc16 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000ed4:	4b33      	ldr	r3, [pc, #204]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	021b      	lsls	r3, r3, #8
 8000eda:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000ede:	4b31      	ldr	r3, [pc, #196]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	085b      	lsrs	r3, r3, #1
 8000ee4:	025b      	lsls	r3, r3, #9
 8000ee6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000eea:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000eec:	4b2d      	ldr	r3, [pc, #180]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	089b      	lsrs	r3, r3, #2
 8000ef2:	061b      	lsls	r3, r3, #24
 8000ef4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ef8:	431a      	orrs	r2, r3
 8000efa:	4b2a      	ldr	r3, [pc, #168]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	08db      	lsrs	r3, r3, #3
 8000f00:	065b      	lsls	r3, r3, #25
 8000f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f06:	4313      	orrs	r3, r2
 8000f08:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 3F 3A 3C 3D  */
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000f10:	2102      	movs	r1, #2
 8000f12:	4826      	ldr	r0, [pc, #152]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000f14:	f001 fbf4 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f18:	4b22      	ldr	r3, [pc, #136]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	021b      	lsls	r3, r3, #8
 8000f1e:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000f22:	4b20      	ldr	r3, [pc, #128]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	085b      	lsrs	r3, r3, #1
 8000f28:	025b      	lsls	r3, r3, #9
 8000f2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f2e:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000f30:	4b1c      	ldr	r3, [pc, #112]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	089b      	lsrs	r3, r3, #2
 8000f36:	061b      	lsls	r3, r3, #24
 8000f38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f3c:	431a      	orrs	r2, r3
 8000f3e:	4b19      	ldr	r3, [pc, #100]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	08db      	lsrs	r3, r3, #3
 8000f44:	065b      	lsls	r3, r3, #25
 8000f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 3Q 3K 3Col 3P  */
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000f54:	2104      	movs	r1, #4
 8000f56:	4815      	ldr	r0, [pc, #84]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000f58:	f001 fbd2 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f5c:	4b11      	ldr	r3, [pc, #68]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	021b      	lsls	r3, r3, #8
 8000f62:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000f66:	4b0f      	ldr	r3, [pc, #60]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f68:	68db      	ldr	r3, [r3, #12]
 8000f6a:	085b      	lsrs	r3, r3, #1
 8000f6c:	025b      	lsls	r3, r3, #9
 8000f6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f72:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000f74:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	089b      	lsrs	r3, r3, #2
 8000f7a:	061b      	lsls	r3, r3, #24
 8000f7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f80:	431a      	orrs	r2, r3
 8000f82:	4b08      	ldr	r3, [pc, #32]	; (8000fa4 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	08db      	lsrs	r3, r3, #3
 8000f88:	065b      	lsls	r3, r3, #25
 8000f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 3H 3J 3DP 3N  */
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000f98:	2106      	movs	r1, #6
 8000f9a:	4804      	ldr	r0, [pc, #16]	; (8000fac <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000f9c:	f001 fbb0 	bl	8002700 <HAL_LCD_Write>
      break;
 8000fa0:	e1d8      	b.n	8001354 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8000fa2:	bf00      	nop
 8000fa4:	20000100 	.word	0x20000100
 8000fa8:	cffffffc 	.word	0xcffffffc
 8000fac:	200000c4 	.word	0x200000c4
 8000fb0:	f3ffff7b 	.word	0xf3ffff7b
=======
 8000ea4:	4b44      	ldr	r3, [pc, #272]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	021b      	lsls	r3, r3, #8
 8000eaa:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000eae:	4b42      	ldr	r3, [pc, #264]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	085b      	lsrs	r3, r3, #1
 8000eb4:	025b      	lsls	r3, r3, #9
 8000eb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000eba:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000ebc:	4b3e      	ldr	r3, [pc, #248]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	089b      	lsrs	r3, r3, #2
 8000ec2:	061b      	lsls	r3, r3, #24
 8000ec4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ec8:	431a      	orrs	r2, r3
 8000eca:	4b3b      	ldr	r3, [pc, #236]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	08db      	lsrs	r3, r3, #3
 8000ed0:	065b      	lsls	r3, r3, #25
 8000ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 3G 3B 3M 3E */
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4837      	ldr	r0, [pc, #220]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000ee4:	f001 fc16 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000ee8:	4b33      	ldr	r3, [pc, #204]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	021b      	lsls	r3, r3, #8
 8000eee:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000ef2:	4b31      	ldr	r3, [pc, #196]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	085b      	lsrs	r3, r3, #1
 8000ef8:	025b      	lsls	r3, r3, #9
 8000efa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000efe:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000f00:	4b2d      	ldr	r3, [pc, #180]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	089b      	lsrs	r3, r3, #2
 8000f06:	061b      	lsls	r3, r3, #24
 8000f08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f0c:	431a      	orrs	r2, r3
 8000f0e:	4b2a      	ldr	r3, [pc, #168]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	08db      	lsrs	r3, r3, #3
 8000f14:	065b      	lsls	r3, r3, #25
 8000f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 3F 3A 3C 3D  */
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000f24:	2102      	movs	r1, #2
 8000f26:	4826      	ldr	r0, [pc, #152]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000f28:	f001 fbf4 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f2c:	4b22      	ldr	r3, [pc, #136]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	021b      	lsls	r3, r3, #8
 8000f32:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000f36:	4b20      	ldr	r3, [pc, #128]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	085b      	lsrs	r3, r3, #1
 8000f3c:	025b      	lsls	r3, r3, #9
 8000f3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f42:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000f44:	4b1c      	ldr	r3, [pc, #112]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	089b      	lsrs	r3, r3, #2
 8000f4a:	061b      	lsls	r3, r3, #24
 8000f4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f50:	431a      	orrs	r2, r3
 8000f52:	4b19      	ldr	r3, [pc, #100]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	08db      	lsrs	r3, r3, #3
 8000f58:	065b      	lsls	r3, r3, #25
 8000f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 3Q 3K 3Col 3P  */
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000f68:	2104      	movs	r1, #4
 8000f6a:	4815      	ldr	r0, [pc, #84]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000f6c:	f001 fbd2 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f70:	4b11      	ldr	r3, [pc, #68]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000f7a:	4b0f      	ldr	r3, [pc, #60]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f7c:	68db      	ldr	r3, [r3, #12]
 8000f7e:	085b      	lsrs	r3, r3, #1
 8000f80:	025b      	lsls	r3, r3, #9
 8000f82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f86:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	089b      	lsrs	r3, r3, #2
 8000f8e:	061b      	lsls	r3, r3, #24
 8000f90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f94:	431a      	orrs	r2, r3
 8000f96:	4b08      	ldr	r3, [pc, #32]	; (8000fb8 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f98:	68db      	ldr	r3, [r3, #12]
 8000f9a:	08db      	lsrs	r3, r3, #3
 8000f9c:	065b      	lsls	r3, r3, #25
 8000f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 3H 3J 3DP 3N  */
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000fac:	2106      	movs	r1, #6
 8000fae:	4804      	ldr	r0, [pc, #16]	; (8000fc0 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000fb0:	f001 fbb0 	bl	8002714 <HAL_LCD_Write>
      break;
 8000fb4:	e1d8      	b.n	8001368 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8000fb6:	bf00      	nop
 8000fb8:	200000fc 	.word	0x200000fc
 8000fbc:	cffffffc 	.word	0xcffffffc
 8000fc0:	200000c0 	.word	0x200000c0
 8000fc4:	f3ffff7b 	.word	0xf3ffff7b
>>>>>>> Stashed changes
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
<<<<<<< Updated upstream
 8000fb4:	4ba0      	ldr	r3, [pc, #640]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	029b      	lsls	r3, r3, #10
 8000fba:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8000fbe:	4b9e      	ldr	r3, [pc, #632]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	08db      	lsrs	r3, r3, #3
 8000fc4:	055b      	lsls	r3, r3, #21
 8000fc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 4G 4B 4M 4E */
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	4a9a      	ldr	r2, [pc, #616]	; (800123c <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	489a      	ldr	r0, [pc, #616]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000fd6:	f001 fb93 	bl	8002700 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000fda:	4b97      	ldr	r3, [pc, #604]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	085b      	lsrs	r3, r3, #1
 8000fe0:	02db      	lsls	r3, r3, #11
 8000fe2:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8000fe6:	4b94      	ldr	r3, [pc, #592]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	051b      	lsls	r3, r3, #20
 8000fee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 4G 4B 4M 4E */
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	4a92      	ldr	r2, [pc, #584]	; (8001244 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	4890      	ldr	r0, [pc, #576]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000ffe:	f001 fb7f 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001002:	4b8d      	ldr	r3, [pc, #564]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	029b      	lsls	r3, r3, #10
 8001008:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800100c:	4b8a      	ldr	r3, [pc, #552]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	08db      	lsrs	r3, r3, #3
 8001012:	055b      	lsls	r3, r3, #21
 8001014:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001018:	4313      	orrs	r3, r2
 800101a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	4a87      	ldr	r2, [pc, #540]	; (800123c <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001020:	2102      	movs	r1, #2
 8001022:	4887      	ldr	r0, [pc, #540]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001024:	f001 fb6c 	bl	8002700 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001028:	4b83      	ldr	r3, [pc, #524]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	085b      	lsrs	r3, r3, #1
 800102e:	02db      	lsls	r3, r3, #11
 8001030:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001034:	4b80      	ldr	r3, [pc, #512]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	089b      	lsrs	r3, r3, #2
 800103a:	051b      	lsls	r3, r3, #20
 800103c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001040:	4313      	orrs	r3, r2
 8001042:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	4a7f      	ldr	r2, [pc, #508]	; (8001244 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001048:	2102      	movs	r1, #2
 800104a:	487d      	ldr	r0, [pc, #500]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800104c:	f001 fb58 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001050:	4b79      	ldr	r3, [pc, #484]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	029b      	lsls	r3, r3, #10
 8001056:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800105a:	4b77      	ldr	r3, [pc, #476]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	08db      	lsrs	r3, r3, #3
 8001060:	055b      	lsls	r3, r3, #21
 8001062:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001066:	4313      	orrs	r3, r2
 8001068:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	4a73      	ldr	r2, [pc, #460]	; (800123c <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 800106e:	2104      	movs	r1, #4
 8001070:	4873      	ldr	r0, [pc, #460]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001072:	f001 fb45 	bl	8002700 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001076:	4b70      	ldr	r3, [pc, #448]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	085b      	lsrs	r3, r3, #1
 800107c:	02db      	lsls	r3, r3, #11
 800107e:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001082:	4b6d      	ldr	r3, [pc, #436]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	089b      	lsrs	r3, r3, #2
 8001088:	051b      	lsls	r3, r3, #20
 800108a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800108e:	4313      	orrs	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	4a6b      	ldr	r2, [pc, #428]	; (8001244 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001096:	2104      	movs	r1, #4
 8001098:	4869      	ldr	r0, [pc, #420]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800109a:	f001 fb31 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800109e:	4b66      	ldr	r3, [pc, #408]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	029b      	lsls	r3, r3, #10
 80010a4:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 80010a8:	4b63      	ldr	r3, [pc, #396]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	08db      	lsrs	r3, r3, #3
 80010ae:	055b      	lsls	r3, r3, #21
 80010b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010b4:	4313      	orrs	r3, r2
 80010b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4a60      	ldr	r2, [pc, #384]	; (800123c <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 80010bc:	2106      	movs	r1, #6
 80010be:	4860      	ldr	r0, [pc, #384]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80010c0:	f001 fb1e 	bl	8002700 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80010c4:	4b5c      	ldr	r3, [pc, #368]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	085b      	lsrs	r3, r3, #1
 80010ca:	02db      	lsls	r3, r3, #11
 80010cc:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80010d0:	4b59      	ldr	r3, [pc, #356]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	089b      	lsrs	r3, r3, #2
 80010d6:	051b      	lsls	r3, r3, #20
 80010d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010dc:	4313      	orrs	r3, r2
 80010de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	4a58      	ldr	r2, [pc, #352]	; (8001244 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80010e4:	2106      	movs	r1, #6
 80010e6:	4856      	ldr	r0, [pc, #344]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80010e8:	f001 fb0a 	bl	8002700 <HAL_LCD_Write>
      break;
 80010ec:	e132      	b.n	8001354 <BSP_LCD_GLASS_DisplayChar+0x6e4>
=======
 8000fc8:	4ba0      	ldr	r3, [pc, #640]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	029b      	lsls	r3, r3, #10
 8000fce:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8000fd2:	4b9e      	ldr	r3, [pc, #632]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	08db      	lsrs	r3, r3, #3
 8000fd8:	055b      	lsls	r3, r3, #21
 8000fda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 4G 4B 4M 4E */
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	4a9a      	ldr	r2, [pc, #616]	; (8001250 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	489a      	ldr	r0, [pc, #616]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000fea:	f001 fb93 	bl	8002714 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000fee:	4b97      	ldr	r3, [pc, #604]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	085b      	lsrs	r3, r3, #1
 8000ff4:	02db      	lsls	r3, r3, #11
 8000ff6:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8000ffa:	4b94      	ldr	r3, [pc, #592]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	089b      	lsrs	r3, r3, #2
 8001000:	051b      	lsls	r3, r3, #20
 8001002:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001006:	4313      	orrs	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 4G 4B 4M 4E */
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	4a92      	ldr	r2, [pc, #584]	; (8001258 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 800100e:	2100      	movs	r1, #0
 8001010:	4890      	ldr	r0, [pc, #576]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001012:	f001 fb7f 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001016:	4b8d      	ldr	r3, [pc, #564]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	029b      	lsls	r3, r3, #10
 800101c:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001020:	4b8a      	ldr	r3, [pc, #552]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	08db      	lsrs	r3, r3, #3
 8001026:	055b      	lsls	r3, r3, #21
 8001028:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800102c:	4313      	orrs	r3, r2
 800102e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4a87      	ldr	r2, [pc, #540]	; (8001250 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001034:	2102      	movs	r1, #2
 8001036:	4887      	ldr	r0, [pc, #540]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001038:	f001 fb6c 	bl	8002714 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800103c:	4b83      	ldr	r3, [pc, #524]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	085b      	lsrs	r3, r3, #1
 8001042:	02db      	lsls	r3, r3, #11
 8001044:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001048:	4b80      	ldr	r3, [pc, #512]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	089b      	lsrs	r3, r3, #2
 800104e:	051b      	lsls	r3, r3, #20
 8001050:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001054:	4313      	orrs	r3, r2
 8001056:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	4a7f      	ldr	r2, [pc, #508]	; (8001258 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 800105c:	2102      	movs	r1, #2
 800105e:	487d      	ldr	r0, [pc, #500]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001060:	f001 fb58 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001064:	4b79      	ldr	r3, [pc, #484]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	029b      	lsls	r3, r3, #10
 800106a:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800106e:	4b77      	ldr	r3, [pc, #476]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	08db      	lsrs	r3, r3, #3
 8001074:	055b      	lsls	r3, r3, #21
 8001076:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800107a:	4313      	orrs	r3, r2
 800107c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	4a73      	ldr	r2, [pc, #460]	; (8001250 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001082:	2104      	movs	r1, #4
 8001084:	4873      	ldr	r0, [pc, #460]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001086:	f001 fb45 	bl	8002714 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800108a:	4b70      	ldr	r3, [pc, #448]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	085b      	lsrs	r3, r3, #1
 8001090:	02db      	lsls	r3, r3, #11
 8001092:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001096:	4b6d      	ldr	r3, [pc, #436]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	089b      	lsrs	r3, r3, #2
 800109c:	051b      	lsls	r3, r3, #20
 800109e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010a2:	4313      	orrs	r3, r2
 80010a4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	4a6b      	ldr	r2, [pc, #428]	; (8001258 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80010aa:	2104      	movs	r1, #4
 80010ac:	4869      	ldr	r0, [pc, #420]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80010ae:	f001 fb31 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80010b2:	4b66      	ldr	r3, [pc, #408]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010b4:	68db      	ldr	r3, [r3, #12]
 80010b6:	029b      	lsls	r3, r3, #10
 80010b8:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 80010bc:	4b63      	ldr	r3, [pc, #396]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	08db      	lsrs	r3, r3, #3
 80010c2:	055b      	lsls	r3, r3, #21
 80010c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010c8:	4313      	orrs	r3, r2
 80010ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	4a60      	ldr	r2, [pc, #384]	; (8001250 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 80010d0:	2106      	movs	r1, #6
 80010d2:	4860      	ldr	r0, [pc, #384]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80010d4:	f001 fb1e 	bl	8002714 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80010d8:	4b5c      	ldr	r3, [pc, #368]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	085b      	lsrs	r3, r3, #1
 80010de:	02db      	lsls	r3, r3, #11
 80010e0:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80010e4:	4b59      	ldr	r3, [pc, #356]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	089b      	lsrs	r3, r3, #2
 80010ea:	051b      	lsls	r3, r3, #20
 80010ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010f0:	4313      	orrs	r3, r2
 80010f2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4a58      	ldr	r2, [pc, #352]	; (8001258 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80010f8:	2106      	movs	r1, #6
 80010fa:	4856      	ldr	r0, [pc, #344]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80010fc:	f001 fb0a 	bl	8002714 <HAL_LCD_Write>
      break;
 8001100:	e132      	b.n	8001368 <BSP_LCD_GLASS_DisplayChar+0x6e4>
>>>>>>> Stashed changes
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
<<<<<<< Updated upstream
 80010ee:	4b52      	ldr	r3, [pc, #328]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	085b      	lsrs	r3, r3, #1
 80010f4:	035b      	lsls	r3, r3, #13
 80010f6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80010fa:	4b4f      	ldr	r3, [pc, #316]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	089b      	lsrs	r3, r3, #2
 8001100:	049b      	lsls	r3, r3, #18
 8001102:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001106:	4313      	orrs	r3, r2
 8001108:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 5G 5B 5M 5E */
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001110:	2100      	movs	r1, #0
 8001112:	484b      	ldr	r0, [pc, #300]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001114:	f001 faf4 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001118:	4b47      	ldr	r3, [pc, #284]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	031b      	lsls	r3, r3, #12
 800111e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001122:	4b45      	ldr	r3, [pc, #276]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	08db      	lsrs	r3, r3, #3
 8001128:	04db      	lsls	r3, r3, #19
 800112a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800112e:	4313      	orrs	r3, r2
 8001130:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 5G 5B 5M 5E */
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001138:	2100      	movs	r1, #0
 800113a:	4841      	ldr	r0, [pc, #260]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800113c:	f001 fae0 	bl	8002700 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001140:	4b3d      	ldr	r3, [pc, #244]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	085b      	lsrs	r3, r3, #1
 8001146:	035b      	lsls	r3, r3, #13
 8001148:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800114c:	4b3a      	ldr	r3, [pc, #232]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	089b      	lsrs	r3, r3, #2
 8001152:	049b      	lsls	r3, r3, #18
 8001154:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001158:	4313      	orrs	r3, r2
 800115a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001162:	2102      	movs	r1, #2
 8001164:	4836      	ldr	r0, [pc, #216]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001166:	f001 facb 	bl	8002700 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800116a:	4b33      	ldr	r3, [pc, #204]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	031b      	lsls	r3, r3, #12
 8001170:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001174:	4b30      	ldr	r3, [pc, #192]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	08db      	lsrs	r3, r3, #3
 800117a:	04db      	lsls	r3, r3, #19
 800117c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001180:	4313      	orrs	r3, r2
 8001182:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 800118a:	2102      	movs	r1, #2
 800118c:	482c      	ldr	r0, [pc, #176]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800118e:	f001 fab7 	bl	8002700 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001192:	4b29      	ldr	r3, [pc, #164]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	085b      	lsrs	r3, r3, #1
 8001198:	035b      	lsls	r3, r3, #13
 800119a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800119e:	4b26      	ldr	r3, [pc, #152]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	089b      	lsrs	r3, r3, #2
 80011a4:	049b      	lsls	r3, r3, #18
 80011a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011aa:	4313      	orrs	r3, r2
 80011ac:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 5Q 5K 5P */
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 80011b4:	2104      	movs	r1, #4
 80011b6:	4822      	ldr	r0, [pc, #136]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011b8:	f001 faa2 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80011bc:	4b1e      	ldr	r3, [pc, #120]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	031b      	lsls	r3, r3, #12
 80011c2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80011c6:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	08db      	lsrs	r3, r3, #3
 80011cc:	04db      	lsls	r3, r3, #19
 80011ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011d2:	4313      	orrs	r3, r2
 80011d4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 5Q 5K 5P */
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80011dc:	2104      	movs	r1, #4
 80011de:	4818      	ldr	r0, [pc, #96]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011e0:	f001 fa8e 	bl	8002700 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80011e4:	4b14      	ldr	r3, [pc, #80]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	085b      	lsrs	r3, r3, #1
 80011ea:	035b      	lsls	r3, r3, #13
 80011ec:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80011f0:	4b11      	ldr	r3, [pc, #68]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	089b      	lsrs	r3, r3, #2
 80011f6:	049b      	lsls	r3, r3, #18
 80011f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011fc:	4313      	orrs	r3, r2
 80011fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 5H 5J 5N */
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001206:	2106      	movs	r1, #6
 8001208:	480d      	ldr	r0, [pc, #52]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800120a:	f001 fa79 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800120e:	4b0a      	ldr	r3, [pc, #40]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001210:	68db      	ldr	r3, [r3, #12]
 8001212:	031b      	lsls	r3, r3, #12
 8001214:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001218:	4b07      	ldr	r3, [pc, #28]	; (8001238 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	08db      	lsrs	r3, r3, #3
 800121e:	04db      	lsls	r3, r3, #19
 8001220:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001224:	4313      	orrs	r3, r2
 8001226:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 5H 5J 5N */
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 800122e:	2106      	movs	r1, #6
 8001230:	4803      	ldr	r0, [pc, #12]	; (8001240 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001232:	f001 fa65 	bl	8002700 <HAL_LCD_Write>
      break;
 8001236:	e08d      	b.n	8001354 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8001238:	20000100 	.word	0x20000100
 800123c:	ffdffbff 	.word	0xffdffbff
 8001240:	200000c4 	.word	0x200000c4
 8001244:	ffeff7ff 	.word	0xffeff7ff
=======
 8001102:	4b52      	ldr	r3, [pc, #328]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	085b      	lsrs	r3, r3, #1
 8001108:	035b      	lsls	r3, r3, #13
 800110a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800110e:	4b4f      	ldr	r3, [pc, #316]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	089b      	lsrs	r3, r3, #2
 8001114:	049b      	lsls	r3, r3, #18
 8001116:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800111a:	4313      	orrs	r3, r2
 800111c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 5G 5B 5M 5E */
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001124:	2100      	movs	r1, #0
 8001126:	484b      	ldr	r0, [pc, #300]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001128:	f001 faf4 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800112c:	4b47      	ldr	r3, [pc, #284]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	031b      	lsls	r3, r3, #12
 8001132:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001136:	4b45      	ldr	r3, [pc, #276]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	08db      	lsrs	r3, r3, #3
 800113c:	04db      	lsls	r3, r3, #19
 800113e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001142:	4313      	orrs	r3, r2
 8001144:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 5G 5B 5M 5E */
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 800114c:	2100      	movs	r1, #0
 800114e:	4841      	ldr	r0, [pc, #260]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001150:	f001 fae0 	bl	8002714 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001154:	4b3d      	ldr	r3, [pc, #244]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	085b      	lsrs	r3, r3, #1
 800115a:	035b      	lsls	r3, r3, #13
 800115c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001160:	4b3a      	ldr	r3, [pc, #232]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	089b      	lsrs	r3, r3, #2
 8001166:	049b      	lsls	r3, r3, #18
 8001168:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800116c:	4313      	orrs	r3, r2
 800116e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001176:	2102      	movs	r1, #2
 8001178:	4836      	ldr	r0, [pc, #216]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800117a:	f001 facb 	bl	8002714 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800117e:	4b33      	ldr	r3, [pc, #204]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	031b      	lsls	r3, r3, #12
 8001184:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001188:	4b30      	ldr	r3, [pc, #192]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	08db      	lsrs	r3, r3, #3
 800118e:	04db      	lsls	r3, r3, #19
 8001190:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001194:	4313      	orrs	r3, r2
 8001196:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 800119e:	2102      	movs	r1, #2
 80011a0:	482c      	ldr	r0, [pc, #176]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011a2:	f001 fab7 	bl	8002714 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80011a6:	4b29      	ldr	r3, [pc, #164]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	085b      	lsrs	r3, r3, #1
 80011ac:	035b      	lsls	r3, r3, #13
 80011ae:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80011b2:	4b26      	ldr	r3, [pc, #152]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	089b      	lsrs	r3, r3, #2
 80011b8:	049b      	lsls	r3, r3, #18
 80011ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011be:	4313      	orrs	r3, r2
 80011c0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 5Q 5K 5P */
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 80011c8:	2104      	movs	r1, #4
 80011ca:	4822      	ldr	r0, [pc, #136]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011cc:	f001 faa2 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80011d0:	4b1e      	ldr	r3, [pc, #120]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	031b      	lsls	r3, r3, #12
 80011d6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80011da:	4b1c      	ldr	r3, [pc, #112]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	08db      	lsrs	r3, r3, #3
 80011e0:	04db      	lsls	r3, r3, #19
 80011e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011e6:	4313      	orrs	r3, r2
 80011e8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 5Q 5K 5P */
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80011f0:	2104      	movs	r1, #4
 80011f2:	4818      	ldr	r0, [pc, #96]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011f4:	f001 fa8e 	bl	8002714 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80011f8:	4b14      	ldr	r3, [pc, #80]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	085b      	lsrs	r3, r3, #1
 80011fe:	035b      	lsls	r3, r3, #13
 8001200:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001204:	4b11      	ldr	r3, [pc, #68]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	089b      	lsrs	r3, r3, #2
 800120a:	049b      	lsls	r3, r3, #18
 800120c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001210:	4313      	orrs	r3, r2
 8001212:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 5H 5J 5N */
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 800121a:	2106      	movs	r1, #6
 800121c:	480d      	ldr	r0, [pc, #52]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800121e:	f001 fa79 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001222:	4b0a      	ldr	r3, [pc, #40]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001224:	68db      	ldr	r3, [r3, #12]
 8001226:	031b      	lsls	r3, r3, #12
 8001228:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800122c:	4b07      	ldr	r3, [pc, #28]	; (800124c <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	08db      	lsrs	r3, r3, #3
 8001232:	04db      	lsls	r3, r3, #19
 8001234:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001238:	4313      	orrs	r3, r2
 800123a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 5H 5J 5N */
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001242:	2106      	movs	r1, #6
 8001244:	4803      	ldr	r0, [pc, #12]	; (8001254 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001246:	f001 fa65 	bl	8002714 <HAL_LCD_Write>
      break;
 800124a:	e08d      	b.n	8001368 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 800124c:	200000fc 	.word	0x200000fc
 8001250:	ffdffbff 	.word	0xffdffbff
 8001254:	200000c0 	.word	0x200000c0
 8001258:	ffeff7ff 	.word	0xffeff7ff
>>>>>>> Stashed changes
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
<<<<<<< Updated upstream
 8001248:	4b46      	ldr	r3, [pc, #280]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	039b      	lsls	r3, r3, #14
 800124e:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001252:	4b44      	ldr	r3, [pc, #272]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	085b      	lsrs	r3, r3, #1
 8001258:	03db      	lsls	r3, r3, #15
 800125a:	b29b      	uxth	r3, r3
 800125c:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800125e:	4b41      	ldr	r3, [pc, #260]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	089b      	lsrs	r3, r3, #2
 8001264:	045b      	lsls	r3, r3, #17
 8001266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126a:	431a      	orrs	r2, r3
 800126c:	4b3d      	ldr	r3, [pc, #244]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	08db      	lsrs	r3, r3, #3
 8001272:	041b      	lsls	r3, r3, #16
 8001274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001278:	4313      	orrs	r3, r2
 800127a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 6G 6B 6M 6E */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001282:	2100      	movs	r1, #0
 8001284:	4838      	ldr	r0, [pc, #224]	; (8001368 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001286:	f001 fa3b 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800128a:	4b36      	ldr	r3, [pc, #216]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	039b      	lsls	r3, r3, #14
 8001290:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001294:	4b33      	ldr	r3, [pc, #204]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	085b      	lsrs	r3, r3, #1
 800129a:	03db      	lsls	r3, r3, #15
 800129c:	b29b      	uxth	r3, r3
 800129e:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80012a0:	4b30      	ldr	r3, [pc, #192]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	089b      	lsrs	r3, r3, #2
 80012a6:	045b      	lsls	r3, r3, #17
 80012a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ac:	431a      	orrs	r2, r3
 80012ae:	4b2d      	ldr	r3, [pc, #180]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	08db      	lsrs	r3, r3, #3
 80012b4:	041b      	lsls	r3, r3, #16
 80012b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80012ba:	4313      	orrs	r3, r2
 80012bc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 6G 6B 6M 6E */
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 80012c4:	2102      	movs	r1, #2
 80012c6:	4828      	ldr	r0, [pc, #160]	; (8001368 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80012c8:	f001 fa1a 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80012cc:	4b25      	ldr	r3, [pc, #148]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	039b      	lsls	r3, r3, #14
 80012d2:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80012d6:	4b23      	ldr	r3, [pc, #140]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	085b      	lsrs	r3, r3, #1
 80012dc:	03db      	lsls	r3, r3, #15
 80012de:	b29b      	uxth	r3, r3
 80012e0:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80012e2:	4b20      	ldr	r3, [pc, #128]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	089b      	lsrs	r3, r3, #2
 80012e8:	045b      	lsls	r3, r3, #17
 80012ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ee:	431a      	orrs	r2, r3
 80012f0:	4b1c      	ldr	r3, [pc, #112]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	08db      	lsrs	r3, r3, #3
 80012f6:	041b      	lsls	r3, r3, #16
 80012f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80012fc:	4313      	orrs	r3, r2
 80012fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001306:	2104      	movs	r1, #4
 8001308:	4817      	ldr	r0, [pc, #92]	; (8001368 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800130a:	f001 f9f9 	bl	8002700 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800130e:	4b15      	ldr	r3, [pc, #84]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	039b      	lsls	r3, r3, #14
 8001314:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001318:	4b12      	ldr	r3, [pc, #72]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	085b      	lsrs	r3, r3, #1
 800131e:	03db      	lsls	r3, r3, #15
 8001320:	b29b      	uxth	r3, r3
 8001322:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001324:	4b0f      	ldr	r3, [pc, #60]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	089b      	lsrs	r3, r3, #2
 800132a:	045b      	lsls	r3, r3, #17
 800132c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001330:	431a      	orrs	r2, r3
 8001332:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001334:	68db      	ldr	r3, [r3, #12]
 8001336:	08db      	lsrs	r3, r3, #3
 8001338:	041b      	lsls	r3, r3, #16
 800133a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800133e:	4313      	orrs	r3, r2
 8001340:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001348:	2106      	movs	r1, #6
 800134a:	4807      	ldr	r0, [pc, #28]	; (8001368 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800134c:	f001 f9d8 	bl	8002700 <HAL_LCD_Write>
      break;
 8001350:	e000      	b.n	8001354 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
     default:
      break;
 8001352:	bf00      	nop
=======
 800125c:	4b46      	ldr	r3, [pc, #280]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	039b      	lsls	r3, r3, #14
 8001262:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001266:	4b44      	ldr	r3, [pc, #272]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	085b      	lsrs	r3, r3, #1
 800126c:	03db      	lsls	r3, r3, #15
 800126e:	b29b      	uxth	r3, r3
 8001270:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001272:	4b41      	ldr	r3, [pc, #260]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	089b      	lsrs	r3, r3, #2
 8001278:	045b      	lsls	r3, r3, #17
 800127a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800127e:	431a      	orrs	r2, r3
 8001280:	4b3d      	ldr	r3, [pc, #244]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	08db      	lsrs	r3, r3, #3
 8001286:	041b      	lsls	r3, r3, #16
 8001288:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800128c:	4313      	orrs	r3, r2
 800128e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 6G 6B 6M 6E */
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001296:	2100      	movs	r1, #0
 8001298:	4838      	ldr	r0, [pc, #224]	; (800137c <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800129a:	f001 fa3b 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800129e:	4b36      	ldr	r3, [pc, #216]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	039b      	lsls	r3, r3, #14
 80012a4:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80012a8:	4b33      	ldr	r3, [pc, #204]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	085b      	lsrs	r3, r3, #1
 80012ae:	03db      	lsls	r3, r3, #15
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80012b4:	4b30      	ldr	r3, [pc, #192]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	089b      	lsrs	r3, r3, #2
 80012ba:	045b      	lsls	r3, r3, #17
 80012bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012c0:	431a      	orrs	r2, r3
 80012c2:	4b2d      	ldr	r3, [pc, #180]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	08db      	lsrs	r3, r3, #3
 80012c8:	041b      	lsls	r3, r3, #16
 80012ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80012ce:	4313      	orrs	r3, r2
 80012d0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 6G 6B 6M 6E */
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 80012d8:	2102      	movs	r1, #2
 80012da:	4828      	ldr	r0, [pc, #160]	; (800137c <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80012dc:	f001 fa1a 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80012e0:	4b25      	ldr	r3, [pc, #148]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	039b      	lsls	r3, r3, #14
 80012e6:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80012ea:	4b23      	ldr	r3, [pc, #140]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	085b      	lsrs	r3, r3, #1
 80012f0:	03db      	lsls	r3, r3, #15
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80012f6:	4b20      	ldr	r3, [pc, #128]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	089b      	lsrs	r3, r3, #2
 80012fc:	045b      	lsls	r3, r3, #17
 80012fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001302:	431a      	orrs	r2, r3
 8001304:	4b1c      	ldr	r3, [pc, #112]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	08db      	lsrs	r3, r3, #3
 800130a:	041b      	lsls	r3, r3, #16
 800130c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001310:	4313      	orrs	r3, r2
 8001312:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 800131a:	2104      	movs	r1, #4
 800131c:	4817      	ldr	r0, [pc, #92]	; (800137c <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800131e:	f001 f9f9 	bl	8002714 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001322:	4b15      	ldr	r3, [pc, #84]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	039b      	lsls	r3, r3, #14
 8001328:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 800132c:	4b12      	ldr	r3, [pc, #72]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	085b      	lsrs	r3, r3, #1
 8001332:	03db      	lsls	r3, r3, #15
 8001334:	b29b      	uxth	r3, r3
 8001336:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001338:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	089b      	lsrs	r3, r3, #2
 800133e:	045b      	lsls	r3, r3, #17
 8001340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001344:	431a      	orrs	r2, r3
 8001346:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	08db      	lsrs	r3, r3, #3
 800134c:	041b      	lsls	r3, r3, #16
 800134e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001352:	4313      	orrs	r3, r2
 8001354:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 800135c:	2106      	movs	r1, #6
 800135e:	4807      	ldr	r0, [pc, #28]	; (800137c <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001360:	f001 f9d8 	bl	8002714 <HAL_LCD_Write>
      break;
 8001364:	e000      	b.n	8001368 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
     default:
      break;
 8001366:	bf00      	nop
>>>>>>> Stashed changes
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
<<<<<<< Updated upstream
 8001354:	4804      	ldr	r0, [pc, #16]	; (8001368 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001356:	f001 fa8c 	bl	8002872 <HAL_LCD_UpdateDisplayRequest>
}
 800135a:	bf00      	nop
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000100 	.word	0x20000100
 8001368:	200000c4 	.word	0x200000c4

0800136c <BSP_LCD_GLASS_DisplayString>:
=======
 8001368:	4804      	ldr	r0, [pc, #16]	; (800137c <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800136a:	f001 fa8c 	bl	8002886 <HAL_LCD_UpdateDisplayRequest>
}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200000fc 	.word	0x200000fc
 800137c:	200000c0 	.word	0x200000c0

08001380 <BSP_LCD_GLASS_DisplayString>:
>>>>>>> Stashed changes
  * @brief  This function writes a char in the LCD RAM.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
<<<<<<< Updated upstream
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001374:	2301      	movs	r3, #1
 8001376:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001378:	e00b      	b.n	8001392 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Display one character on LCD */
    BSP_LCD_GLASS_WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800137a:	7bfb      	ldrb	r3, [r7, #15]
 800137c:	2200      	movs	r2, #0
 800137e:	2100      	movs	r1, #0
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff fc57 	bl	8000c34 <BSP_LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3301      	adds	r3, #1
 800138a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	3301      	adds	r3, #1
 8001390:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	bf14      	ite	ne
 800139a:	2301      	movne	r3, #1
 800139c:	2300      	moveq	r3, #0
 800139e:	b2da      	uxtb	r2, r3
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	2b06      	cmp	r3, #6
 80013a4:	bf94      	ite	ls
 80013a6:	2301      	movls	r3, #1
 80013a8:	2300      	movhi	r3, #0
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	4013      	ands	r3, r2
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1e2      	bne.n	800137a <BSP_LCD_GLASS_DisplayString+0xe>
  }
}
 80013b4:	bf00      	nop
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
	...

080013c0 <BSP_LCD_GLASS_Clear>:
=======
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001388:	2301      	movs	r3, #1
 800138a:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800138c:	e00b      	b.n	80013a6 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Display one character on LCD */
    BSP_LCD_GLASS_WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	2200      	movs	r2, #0
 8001392:	2100      	movs	r1, #0
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f7ff fc57 	bl	8000c48 <BSP_LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	3301      	adds	r3, #1
 800139e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	3301      	adds	r3, #1
 80013a4:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	bf14      	ite	ne
 80013ae:	2301      	movne	r3, #1
 80013b0:	2300      	moveq	r3, #0
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	2b06      	cmp	r3, #6
 80013b8:	bf94      	ite	ls
 80013ba:	2301      	movls	r3, #1
 80013bc:	2300      	movhi	r3, #0
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	4013      	ands	r3, r2
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d1e2      	bne.n	800138e <BSP_LCD_GLASS_DisplayString+0xe>
  }
}
 80013c8:	bf00      	nop
 80013ca:	bf00      	nop
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
	...

080013d4 <BSP_LCD_GLASS_Clear>:
>>>>>>> Stashed changes
/**
  * @brief  This function Clear the whole LCD RAM.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
<<<<<<< Updated upstream
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 80013c4:	4802      	ldr	r0, [pc, #8]	; (80013d0 <BSP_LCD_GLASS_Clear+0x10>)
 80013c6:	f001 f9fa 	bl	80027be <HAL_LCD_Clear>
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200000c4 	.word	0x200000c4

080013d4 <LCD_MspInit>:
=======
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 80013d8:	4802      	ldr	r0, [pc, #8]	; (80013e4 <BSP_LCD_GLASS_Clear+0x10>)
 80013da:	f001 f9fa 	bl	80027d2 <HAL_LCD_Clear>
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	200000c0 	.word	0x200000c0

080013e8 <LCD_MspInit>:
>>>>>>> Stashed changes
  * @brief  LCD MSP Init.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
<<<<<<< Updated upstream
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b09c      	sub	sp, #112	; 0x70
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80013dc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80013ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013f0:	2234      	movs	r2, #52	; 0x34
 80013f2:	2100      	movs	r1, #0
 80013f4:	4618      	mov	r0, r3
 80013f6:	f002 f98d 	bl	8003714 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80013fa:	f107 031c 	add.w	r3, r7, #28
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001406:	4b3f      	ldr	r3, [pc, #252]	; (8001504 <LCD_MspInit+0x130>)
 8001408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800140a:	4a3e      	ldr	r2, [pc, #248]	; (8001504 <LCD_MspInit+0x130>)
 800140c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001410:	6253      	str	r3, [r2, #36]	; 0x24
 8001412:	4b3c      	ldr	r3, [pc, #240]	; (8001504 <LCD_MspInit+0x130>)
 8001414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800141a:	61bb      	str	r3, [r7, #24]
 800141c:	69bb      	ldr	r3, [r7, #24]
  
  /*##-2- Configue LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 800141e:	2304      	movs	r3, #4
 8001420:	62bb      	str	r3, [r7, #40]	; 0x28
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8001422:	2300      	movs	r3, #0
 8001424:	64fb      	str	r3, [r7, #76]	; 0x4c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001426:	2301      	movs	r3, #1
 8001428:	633b      	str	r3, [r7, #48]	; 0x30
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800142a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800142e:	4618      	mov	r0, r3
 8001430:	f001 fa7e 	bl	8002930 <HAL_RCC_OscConfig>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d000      	beq.n	800143c <LCD_MspInit+0x68>
  { 
    while(1);
 800143a:	e7fe      	b.n	800143a <LCD_MspInit+0x66>
=======
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b09c      	sub	sp, #112	; 0x70
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80013f0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001400:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001404:	2234      	movs	r2, #52	; 0x34
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f002 f98d 	bl	8003728 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800141a:	4b3f      	ldr	r3, [pc, #252]	; (8001518 <LCD_MspInit+0x130>)
 800141c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141e:	4a3e      	ldr	r2, [pc, #248]	; (8001518 <LCD_MspInit+0x130>)
 8001420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001424:	6253      	str	r3, [r2, #36]	; 0x24
 8001426:	4b3c      	ldr	r3, [pc, #240]	; (8001518 <LCD_MspInit+0x130>)
 8001428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142e:	61bb      	str	r3, [r7, #24]
 8001430:	69bb      	ldr	r3, [r7, #24]
  
  /*##-2- Configue LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001432:	2304      	movs	r3, #4
 8001434:	62bb      	str	r3, [r7, #40]	; 0x28
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8001436:	2300      	movs	r3, #0
 8001438:	64fb      	str	r3, [r7, #76]	; 0x4c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 800143a:	2301      	movs	r3, #1
 800143c:	633b      	str	r3, [r7, #48]	; 0x30
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800143e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001442:	4618      	mov	r0, r3
 8001444:	f001 fa7e 	bl	8002944 <HAL_RCC_OscConfig>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d000      	beq.n	8001450 <LCD_MspInit+0x68>
  { 
    while(1);
 800144e:	e7fe      	b.n	800144e <LCD_MspInit+0x66>
>>>>>>> Stashed changes
  }
  
  /*##-3- select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
<<<<<<< Updated upstream
 800143c:	2301      	movs	r3, #1
 800143e:	61fb      	str	r3, [r7, #28]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001440:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001444:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001446:	f107 031c 	add.w	r3, r7, #28
 800144a:	4618      	mov	r0, r3
 800144c:	f002 f834 	bl	80034b8 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001450:	4b2c      	ldr	r3, [pc, #176]	; (8001504 <LCD_MspInit+0x130>)
 8001452:	69db      	ldr	r3, [r3, #28]
 8001454:	4a2b      	ldr	r2, [pc, #172]	; (8001504 <LCD_MspInit+0x130>)
 8001456:	f043 0301 	orr.w	r3, r3, #1
 800145a:	61d3      	str	r3, [r2, #28]
 800145c:	4b29      	ldr	r3, [pc, #164]	; (8001504 <LCD_MspInit+0x130>)
 800145e:	69db      	ldr	r3, [r3, #28]
 8001460:	f003 0301 	and.w	r3, r3, #1
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001468:	4b26      	ldr	r3, [pc, #152]	; (8001504 <LCD_MspInit+0x130>)
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	4a25      	ldr	r2, [pc, #148]	; (8001504 <LCD_MspInit+0x130>)
 800146e:	f043 0302 	orr.w	r3, r3, #2
 8001472:	61d3      	str	r3, [r2, #28]
 8001474:	4b23      	ldr	r3, [pc, #140]	; (8001504 <LCD_MspInit+0x130>)
 8001476:	69db      	ldr	r3, [r3, #28]
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	613b      	str	r3, [r7, #16]
 800147e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001480:	4b20      	ldr	r3, [pc, #128]	; (8001504 <LCD_MspInit+0x130>)
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	4a1f      	ldr	r2, [pc, #124]	; (8001504 <LCD_MspInit+0x130>)
 8001486:	f043 0304 	orr.w	r3, r3, #4
 800148a:	61d3      	str	r3, [r2, #28]
 800148c:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <LCD_MspInit+0x130>)
 800148e:	69db      	ldr	r3, [r3, #28]
 8001490:	f003 0304 	and.w	r3, r3, #4
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
=======
 8001450:	2301      	movs	r3, #1
 8001452:	61fb      	str	r3, [r7, #28]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001454:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001458:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800145a:	f107 031c 	add.w	r3, r7, #28
 800145e:	4618      	mov	r0, r3
 8001460:	f002 f834 	bl	80034cc <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001464:	4b2c      	ldr	r3, [pc, #176]	; (8001518 <LCD_MspInit+0x130>)
 8001466:	69db      	ldr	r3, [r3, #28]
 8001468:	4a2b      	ldr	r2, [pc, #172]	; (8001518 <LCD_MspInit+0x130>)
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	61d3      	str	r3, [r2, #28]
 8001470:	4b29      	ldr	r3, [pc, #164]	; (8001518 <LCD_MspInit+0x130>)
 8001472:	69db      	ldr	r3, [r3, #28]
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	617b      	str	r3, [r7, #20]
 800147a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147c:	4b26      	ldr	r3, [pc, #152]	; (8001518 <LCD_MspInit+0x130>)
 800147e:	69db      	ldr	r3, [r3, #28]
 8001480:	4a25      	ldr	r2, [pc, #148]	; (8001518 <LCD_MspInit+0x130>)
 8001482:	f043 0302 	orr.w	r3, r3, #2
 8001486:	61d3      	str	r3, [r2, #28]
 8001488:	4b23      	ldr	r3, [pc, #140]	; (8001518 <LCD_MspInit+0x130>)
 800148a:	69db      	ldr	r3, [r3, #28]
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	613b      	str	r3, [r7, #16]
 8001492:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001494:	4b20      	ldr	r3, [pc, #128]	; (8001518 <LCD_MspInit+0x130>)
 8001496:	69db      	ldr	r3, [r3, #28]
 8001498:	4a1f      	ldr	r2, [pc, #124]	; (8001518 <LCD_MspInit+0x130>)
 800149a:	f043 0304 	orr.w	r3, r3, #4
 800149e:	61d3      	str	r3, [r2, #28]
 80014a0:	4b1d      	ldr	r3, [pc, #116]	; (8001518 <LCD_MspInit+0x130>)
 80014a2:	69db      	ldr	r3, [r3, #28]
 80014a4:	f003 0304 	and.w	r3, r3, #4
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	68fb      	ldr	r3, [r7, #12]
>>>>>>> Stashed changes
  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
<<<<<<< Updated upstream
 8001498:	f248 730e 	movw	r3, #34574	; 0x870e
 800149c:	65fb      	str	r3, [r7, #92]	; 0x5c
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 800149e:	2302      	movs	r3, #2
 80014a0:	663b      	str	r3, [r7, #96]	; 0x60
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	667b      	str	r3, [r7, #100]	; 0x64
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a6:	2303      	movs	r3, #3
 80014a8:	66bb      	str	r3, [r7, #104]	; 0x68
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80014aa:	230b      	movs	r3, #11
 80014ac:	66fb      	str	r3, [r7, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80014ae:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014b2:	4619      	mov	r1, r3
 80014b4:	4814      	ldr	r0, [pc, #80]	; (8001508 <LCD_MspInit+0x134>)
 80014b6:	f000 fecf 	bl	8002258 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80014ba:	f64f 7338 	movw	r3, #65336	; 0xff38
 80014be:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80014c0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014c4:	4619      	mov	r1, r3
 80014c6:	4811      	ldr	r0, [pc, #68]	; (800150c <LCD_MspInit+0x138>)
 80014c8:	f000 fec6 	bl	8002258 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80014cc:	f640 73cf 	movw	r3, #4047	; 0xfcf
 80014d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80014d2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014d6:	4619      	mov	r1, r3
 80014d8:	480d      	ldr	r0, [pc, #52]	; (8001510 <LCD_MspInit+0x13c>)
 80014da:	f000 febd 	bl	8002258 <HAL_GPIO_Init>
=======
 80014ac:	f248 730e 	movw	r3, #34574	; 0x870e
 80014b0:	65fb      	str	r3, [r7, #92]	; 0x5c
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80014b2:	2302      	movs	r3, #2
 80014b4:	663b      	str	r3, [r7, #96]	; 0x60
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80014b6:	2300      	movs	r3, #0
 80014b8:	667b      	str	r3, [r7, #100]	; 0x64
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ba:	2303      	movs	r3, #3
 80014bc:	66bb      	str	r3, [r7, #104]	; 0x68
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80014be:	230b      	movs	r3, #11
 80014c0:	66fb      	str	r3, [r7, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80014c2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014c6:	4619      	mov	r1, r3
 80014c8:	4814      	ldr	r0, [pc, #80]	; (800151c <LCD_MspInit+0x134>)
 80014ca:	f000 fecf 	bl	800226c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80014ce:	f64f 7338 	movw	r3, #65336	; 0xff38
 80014d2:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80014d4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014d8:	4619      	mov	r1, r3
 80014da:	4811      	ldr	r0, [pc, #68]	; (8001520 <LCD_MspInit+0x138>)
 80014dc:	f000 fec6 	bl	800226c <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80014e0:	f640 73cf 	movw	r3, #4047	; 0xfcf
 80014e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80014e6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014ea:	4619      	mov	r1, r3
 80014ec:	480d      	ldr	r0, [pc, #52]	; (8001524 <LCD_MspInit+0x13c>)
 80014ee:	f000 febd 	bl	800226c <HAL_GPIO_Init>
>>>>>>> Stashed changes

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
<<<<<<< Updated upstream
 80014de:	2002      	movs	r0, #2
 80014e0:	f000 fb1e 	bl	8001b20 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80014e4:	4b07      	ldr	r3, [pc, #28]	; (8001504 <LCD_MspInit+0x130>)
 80014e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e8:	4a06      	ldr	r2, [pc, #24]	; (8001504 <LCD_MspInit+0x130>)
 80014ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ee:	6253      	str	r3, [r2, #36]	; 0x24
 80014f0:	4b04      	ldr	r3, [pc, #16]	; (8001504 <LCD_MspInit+0x130>)
 80014f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	68bb      	ldr	r3, [r7, #8]
}
 80014fc:	bf00      	nop
 80014fe:	3770      	adds	r7, #112	; 0x70
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40023800 	.word	0x40023800
 8001508:	40020000 	.word	0x40020000
 800150c:	40020400 	.word	0x40020400
 8001510:	40020800 	.word	0x40020800

08001514 <Convert>:
=======
 80014f2:	2002      	movs	r0, #2
 80014f4:	f000 fb1e 	bl	8001b34 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80014f8:	4b07      	ldr	r3, [pc, #28]	; (8001518 <LCD_MspInit+0x130>)
 80014fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fc:	4a06      	ldr	r2, [pc, #24]	; (8001518 <LCD_MspInit+0x130>)
 80014fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001502:	6253      	str	r3, [r2, #36]	; 0x24
 8001504:	4b04      	ldr	r3, [pc, #16]	; (8001518 <LCD_MspInit+0x130>)
 8001506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001508:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	68bb      	ldr	r3, [r7, #8]
}
 8001510:	bf00      	nop
 8001512:	3770      	adds	r7, #112	; 0x70
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40023800 	.word	0x40023800
 800151c:	40020000 	.word	0x40020000
 8001520:	40020400 	.word	0x40020400
 8001524:	40020800 	.word	0x40020800

08001528 <Convert>:
>>>>>>> Stashed changes
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef DoublePoint)
{
<<<<<<< Updated upstream
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	460b      	mov	r3, r1
 800151e:	70fb      	strb	r3, [r7, #3]
 8001520:	4613      	mov	r3, r2
 8001522:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8001524:	2300      	movs	r3, #0
 8001526:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	737b      	strb	r3, [r7, #13]
 800152c:	2300      	movs	r3, #0
 800152e:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2bff      	cmp	r3, #255	; 0xff
 8001536:	f000 80e0 	beq.w	80016fa <Convert+0x1e6>
 800153a:	2bff      	cmp	r3, #255	; 0xff
 800153c:	f300 80e9 	bgt.w	8001712 <Convert+0x1fe>
 8001540:	2bb5      	cmp	r3, #181	; 0xb5
 8001542:	f000 80c7 	beq.w	80016d4 <Convert+0x1c0>
 8001546:	2bb5      	cmp	r3, #181	; 0xb5
 8001548:	f300 80e3 	bgt.w	8001712 <Convert+0x1fe>
 800154c:	2b6e      	cmp	r3, #110	; 0x6e
 800154e:	f300 80a9 	bgt.w	80016a4 <Convert+0x190>
 8001552:	2b20      	cmp	r3, #32
 8001554:	f2c0 80dd 	blt.w	8001712 <Convert+0x1fe>
 8001558:	3b20      	subs	r3, #32
 800155a:	2b4e      	cmp	r3, #78	; 0x4e
 800155c:	f200 80d9 	bhi.w	8001712 <Convert+0x1fe>
 8001560:	a201      	add	r2, pc, #4	; (adr r2, 8001568 <Convert+0x54>)
 8001562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001566:	bf00      	nop
 8001568:	080016ab 	.word	0x080016ab
 800156c:	08001713 	.word	0x08001713
 8001570:	08001713 	.word	0x08001713
 8001574:	08001713 	.word	0x08001713
 8001578:	08001713 	.word	0x08001713
 800157c:	080016f3 	.word	0x080016f3
 8001580:	08001713 	.word	0x08001713
 8001584:	08001713 	.word	0x08001713
 8001588:	080016b9 	.word	0x080016b9
 800158c:	080016bf 	.word	0x080016bf
 8001590:	080016b1 	.word	0x080016b1
 8001594:	08001713 	.word	0x08001713
 8001598:	08001713 	.word	0x08001713
 800159c:	080016dd 	.word	0x080016dd
 80015a0:	08001713 	.word	0x08001713
 80015a4:	080016e5 	.word	0x080016e5
 80015a8:	08001703 	.word	0x08001703
 80015ac:	08001703 	.word	0x08001703
 80015b0:	08001703 	.word	0x08001703
 80015b4:	08001703 	.word	0x08001703
 80015b8:	08001703 	.word	0x08001703
 80015bc:	08001703 	.word	0x08001703
 80015c0:	08001703 	.word	0x08001703
 80015c4:	08001703 	.word	0x08001703
 80015c8:	08001703 	.word	0x08001703
 80015cc:	08001703 	.word	0x08001703
 80015d0:	08001713 	.word	0x08001713
 80015d4:	08001713 	.word	0x08001713
 80015d8:	08001713 	.word	0x08001713
 80015dc:	08001713 	.word	0x08001713
 80015e0:	08001713 	.word	0x08001713
 80015e4:	08001713 	.word	0x08001713
 80015e8:	08001713 	.word	0x08001713
 80015ec:	08001713 	.word	0x08001713
 80015f0:	08001713 	.word	0x08001713
 80015f4:	08001713 	.word	0x08001713
 80015f8:	08001713 	.word	0x08001713
 80015fc:	08001713 	.word	0x08001713
 8001600:	08001713 	.word	0x08001713
 8001604:	08001713 	.word	0x08001713
 8001608:	08001713 	.word	0x08001713
 800160c:	08001713 	.word	0x08001713
 8001610:	08001713 	.word	0x08001713
 8001614:	08001713 	.word	0x08001713
 8001618:	08001713 	.word	0x08001713
 800161c:	08001713 	.word	0x08001713
 8001620:	08001713 	.word	0x08001713
 8001624:	08001713 	.word	0x08001713
 8001628:	08001713 	.word	0x08001713
 800162c:	08001713 	.word	0x08001713
 8001630:	08001713 	.word	0x08001713
 8001634:	08001713 	.word	0x08001713
 8001638:	08001713 	.word	0x08001713
 800163c:	08001713 	.word	0x08001713
 8001640:	08001713 	.word	0x08001713
 8001644:	08001713 	.word	0x08001713
 8001648:	08001713 	.word	0x08001713
 800164c:	08001713 	.word	0x08001713
 8001650:	08001713 	.word	0x08001713
 8001654:	08001713 	.word	0x08001713
 8001658:	08001713 	.word	0x08001713
 800165c:	08001713 	.word	0x08001713
 8001660:	08001713 	.word	0x08001713
 8001664:	08001713 	.word	0x08001713
 8001668:	08001713 	.word	0x08001713
 800166c:	08001713 	.word	0x08001713
 8001670:	08001713 	.word	0x08001713
 8001674:	08001713 	.word	0x08001713
 8001678:	08001713 	.word	0x08001713
 800167c:	08001713 	.word	0x08001713
 8001680:	08001713 	.word	0x08001713
 8001684:	08001713 	.word	0x08001713
 8001688:	08001713 	.word	0x08001713
 800168c:	08001713 	.word	0x08001713
 8001690:	08001713 	.word	0x08001713
 8001694:	08001713 	.word	0x08001713
 8001698:	08001713 	.word	0x08001713
 800169c:	080016c5 	.word	0x080016c5
 80016a0:	080016cd 	.word	0x080016cd
 80016a4:	2bb0      	cmp	r3, #176	; 0xb0
 80016a6:	d020      	beq.n	80016ea <Convert+0x1d6>
 80016a8:	e033      	b.n	8001712 <Convert+0x1fe>
    {
    case ' ' :
      ch = 0x00;
 80016aa:	2300      	movs	r3, #0
 80016ac:	81fb      	strh	r3, [r7, #14]
      break;
 80016ae:	e04f      	b.n	8001750 <Convert+0x23c>

    case '*':
      ch = C_STAR;
 80016b0:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80016b4:	81fb      	strh	r3, [r7, #14]
      break;
 80016b6:	e04b      	b.n	8001750 <Convert+0x23c>

    case '(' :
      ch = C_OPENPARMAP;
 80016b8:	2328      	movs	r3, #40	; 0x28
 80016ba:	81fb      	strh	r3, [r7, #14]
      break;
 80016bc:	e048      	b.n	8001750 <Convert+0x23c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80016be:	2311      	movs	r3, #17
 80016c0:	81fb      	strh	r3, [r7, #14]
      break;
 80016c2:	e045      	b.n	8001750 <Convert+0x23c>
      
    case 'm' :
      ch = C_MMAP;
 80016c4:	f24b 2310 	movw	r3, #45584	; 0xb210
 80016c8:	81fb      	strh	r3, [r7, #14]
      break;
 80016ca:	e041      	b.n	8001750 <Convert+0x23c>
    
    case 'n' :
      ch = C_NMAP;
 80016cc:	f242 2310 	movw	r3, #8720	; 0x2210
 80016d0:	81fb      	strh	r3, [r7, #14]
      break;
 80016d2:	e03d      	b.n	8001750 <Convert+0x23c>

    case '' :
      ch = C_UMAP;
 80016d4:	f246 0384 	movw	r3, #24708	; 0x6084
 80016d8:	81fb      	strh	r3, [r7, #14]
      break;
 80016da:	e039      	b.n	8001750 <Convert+0x23c>

    case '-' :
      ch = C_MINUS;
 80016dc:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80016e0:	81fb      	strh	r3, [r7, #14]
      break;
 80016e2:	e035      	b.n	8001750 <Convert+0x23c>

    case '/' :
      ch = C_SLATCH;
 80016e4:	23c0      	movs	r3, #192	; 0xc0
 80016e6:	81fb      	strh	r3, [r7, #14]
      break;  
 80016e8:	e032      	b.n	8001750 <Convert+0x23c>
      
    case '' :
      ch = C_PERCENT_1;
 80016ea:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80016ee:	81fb      	strh	r3, [r7, #14]
      break;  
 80016f0:	e02e      	b.n	8001750 <Convert+0x23c>
    case '%' :
      ch = C_PERCENT_2; 
 80016f2:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80016f6:	81fb      	strh	r3, [r7, #14]
      break;
 80016f8:	e02a      	b.n	8001750 <Convert+0x23c>
    case 255 :
      ch = C_FULL;
 80016fa:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80016fe:	81fb      	strh	r3, [r7, #14]
      break ;
 8001700:	e026      	b.n	8001750 <Convert+0x23c>
=======
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	70fb      	strb	r3, [r7, #3]
 8001534:	4613      	mov	r3, r2
 8001536:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8001538:	2300      	movs	r3, #0
 800153a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	737b      	strb	r3, [r7, #13]
 8001540:	2300      	movs	r3, #0
 8001542:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	2bff      	cmp	r3, #255	; 0xff
 800154a:	f000 80e0 	beq.w	800170e <Convert+0x1e6>
 800154e:	2bff      	cmp	r3, #255	; 0xff
 8001550:	f300 80e9 	bgt.w	8001726 <Convert+0x1fe>
 8001554:	2bb5      	cmp	r3, #181	; 0xb5
 8001556:	f000 80c7 	beq.w	80016e8 <Convert+0x1c0>
 800155a:	2bb5      	cmp	r3, #181	; 0xb5
 800155c:	f300 80e3 	bgt.w	8001726 <Convert+0x1fe>
 8001560:	2b6e      	cmp	r3, #110	; 0x6e
 8001562:	f300 80a9 	bgt.w	80016b8 <Convert+0x190>
 8001566:	2b20      	cmp	r3, #32
 8001568:	f2c0 80dd 	blt.w	8001726 <Convert+0x1fe>
 800156c:	3b20      	subs	r3, #32
 800156e:	2b4e      	cmp	r3, #78	; 0x4e
 8001570:	f200 80d9 	bhi.w	8001726 <Convert+0x1fe>
 8001574:	a201      	add	r2, pc, #4	; (adr r2, 800157c <Convert+0x54>)
 8001576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157a:	bf00      	nop
 800157c:	080016bf 	.word	0x080016bf
 8001580:	08001727 	.word	0x08001727
 8001584:	08001727 	.word	0x08001727
 8001588:	08001727 	.word	0x08001727
 800158c:	08001727 	.word	0x08001727
 8001590:	08001707 	.word	0x08001707
 8001594:	08001727 	.word	0x08001727
 8001598:	08001727 	.word	0x08001727
 800159c:	080016cd 	.word	0x080016cd
 80015a0:	080016d3 	.word	0x080016d3
 80015a4:	080016c5 	.word	0x080016c5
 80015a8:	08001727 	.word	0x08001727
 80015ac:	08001727 	.word	0x08001727
 80015b0:	080016f1 	.word	0x080016f1
 80015b4:	08001727 	.word	0x08001727
 80015b8:	080016f9 	.word	0x080016f9
 80015bc:	08001717 	.word	0x08001717
 80015c0:	08001717 	.word	0x08001717
 80015c4:	08001717 	.word	0x08001717
 80015c8:	08001717 	.word	0x08001717
 80015cc:	08001717 	.word	0x08001717
 80015d0:	08001717 	.word	0x08001717
 80015d4:	08001717 	.word	0x08001717
 80015d8:	08001717 	.word	0x08001717
 80015dc:	08001717 	.word	0x08001717
 80015e0:	08001717 	.word	0x08001717
 80015e4:	08001727 	.word	0x08001727
 80015e8:	08001727 	.word	0x08001727
 80015ec:	08001727 	.word	0x08001727
 80015f0:	08001727 	.word	0x08001727
 80015f4:	08001727 	.word	0x08001727
 80015f8:	08001727 	.word	0x08001727
 80015fc:	08001727 	.word	0x08001727
 8001600:	08001727 	.word	0x08001727
 8001604:	08001727 	.word	0x08001727
 8001608:	08001727 	.word	0x08001727
 800160c:	08001727 	.word	0x08001727
 8001610:	08001727 	.word	0x08001727
 8001614:	08001727 	.word	0x08001727
 8001618:	08001727 	.word	0x08001727
 800161c:	08001727 	.word	0x08001727
 8001620:	08001727 	.word	0x08001727
 8001624:	08001727 	.word	0x08001727
 8001628:	08001727 	.word	0x08001727
 800162c:	08001727 	.word	0x08001727
 8001630:	08001727 	.word	0x08001727
 8001634:	08001727 	.word	0x08001727
 8001638:	08001727 	.word	0x08001727
 800163c:	08001727 	.word	0x08001727
 8001640:	08001727 	.word	0x08001727
 8001644:	08001727 	.word	0x08001727
 8001648:	08001727 	.word	0x08001727
 800164c:	08001727 	.word	0x08001727
 8001650:	08001727 	.word	0x08001727
 8001654:	08001727 	.word	0x08001727
 8001658:	08001727 	.word	0x08001727
 800165c:	08001727 	.word	0x08001727
 8001660:	08001727 	.word	0x08001727
 8001664:	08001727 	.word	0x08001727
 8001668:	08001727 	.word	0x08001727
 800166c:	08001727 	.word	0x08001727
 8001670:	08001727 	.word	0x08001727
 8001674:	08001727 	.word	0x08001727
 8001678:	08001727 	.word	0x08001727
 800167c:	08001727 	.word	0x08001727
 8001680:	08001727 	.word	0x08001727
 8001684:	08001727 	.word	0x08001727
 8001688:	08001727 	.word	0x08001727
 800168c:	08001727 	.word	0x08001727
 8001690:	08001727 	.word	0x08001727
 8001694:	08001727 	.word	0x08001727
 8001698:	08001727 	.word	0x08001727
 800169c:	08001727 	.word	0x08001727
 80016a0:	08001727 	.word	0x08001727
 80016a4:	08001727 	.word	0x08001727
 80016a8:	08001727 	.word	0x08001727
 80016ac:	08001727 	.word	0x08001727
 80016b0:	080016d9 	.word	0x080016d9
 80016b4:	080016e1 	.word	0x080016e1
 80016b8:	2bb0      	cmp	r3, #176	; 0xb0
 80016ba:	d020      	beq.n	80016fe <Convert+0x1d6>
 80016bc:	e033      	b.n	8001726 <Convert+0x1fe>
    {
    case ' ' :
      ch = 0x00;
 80016be:	2300      	movs	r3, #0
 80016c0:	81fb      	strh	r3, [r7, #14]
      break;
 80016c2:	e04f      	b.n	8001764 <Convert+0x23c>

    case '*':
      ch = C_STAR;
 80016c4:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80016c8:	81fb      	strh	r3, [r7, #14]
      break;
 80016ca:	e04b      	b.n	8001764 <Convert+0x23c>

    case '(' :
      ch = C_OPENPARMAP;
 80016cc:	2328      	movs	r3, #40	; 0x28
 80016ce:	81fb      	strh	r3, [r7, #14]
      break;
 80016d0:	e048      	b.n	8001764 <Convert+0x23c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80016d2:	2311      	movs	r3, #17
 80016d4:	81fb      	strh	r3, [r7, #14]
      break;
 80016d6:	e045      	b.n	8001764 <Convert+0x23c>
      
    case 'm' :
      ch = C_MMAP;
 80016d8:	f24b 2310 	movw	r3, #45584	; 0xb210
 80016dc:	81fb      	strh	r3, [r7, #14]
      break;
 80016de:	e041      	b.n	8001764 <Convert+0x23c>
    
    case 'n' :
      ch = C_NMAP;
 80016e0:	f242 2310 	movw	r3, #8720	; 0x2210
 80016e4:	81fb      	strh	r3, [r7, #14]
      break;
 80016e6:	e03d      	b.n	8001764 <Convert+0x23c>

    case '' :
      ch = C_UMAP;
 80016e8:	f246 0384 	movw	r3, #24708	; 0x6084
 80016ec:	81fb      	strh	r3, [r7, #14]
      break;
 80016ee:	e039      	b.n	8001764 <Convert+0x23c>

    case '-' :
      ch = C_MINUS;
 80016f0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80016f4:	81fb      	strh	r3, [r7, #14]
      break;
 80016f6:	e035      	b.n	8001764 <Convert+0x23c>

    case '/' :
      ch = C_SLATCH;
 80016f8:	23c0      	movs	r3, #192	; 0xc0
 80016fa:	81fb      	strh	r3, [r7, #14]
      break;  
 80016fc:	e032      	b.n	8001764 <Convert+0x23c>
      
    case '' :
      ch = C_PERCENT_1;
 80016fe:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001702:	81fb      	strh	r3, [r7, #14]
      break;  
 8001704:	e02e      	b.n	8001764 <Convert+0x23c>
    case '%' :
      ch = C_PERCENT_2; 
 8001706:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800170a:	81fb      	strh	r3, [r7, #14]
      break;
 800170c:	e02a      	b.n	8001764 <Convert+0x23c>
    case 255 :
      ch = C_FULL;
 800170e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001712:	81fb      	strh	r3, [r7, #14]
      break ;
 8001714:	e026      	b.n	8001764 <Convert+0x23c>
>>>>>>> Stashed changes
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
<<<<<<< Updated upstream
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	3b30      	subs	r3, #48	; 0x30
 8001708:	4a28      	ldr	r2, [pc, #160]	; (80017ac <Convert+0x298>)
 800170a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800170e:	81fb      	strh	r3, [r7, #14]
      break;
 8001710:	e01e      	b.n	8001750 <Convert+0x23c>
=======
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	3b30      	subs	r3, #48	; 0x30
 800171c:	4a28      	ldr	r2, [pc, #160]	; (80017c0 <Convert+0x298>)
 800171e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001722:	81fb      	strh	r3, [r7, #14]
      break;
 8001724:	e01e      	b.n	8001764 <Convert+0x23c>
>>>>>>> Stashed changes
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
<<<<<<< Updated upstream
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	2b5a      	cmp	r3, #90	; 0x5a
 8001718:	d80a      	bhi.n	8001730 <Convert+0x21c>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b40      	cmp	r3, #64	; 0x40
 8001720:	d906      	bls.n	8001730 <Convert+0x21c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	3b41      	subs	r3, #65	; 0x41
 8001728:	4a21      	ldr	r2, [pc, #132]	; (80017b0 <Convert+0x29c>)
 800172a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800172e:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	2b7a      	cmp	r3, #122	; 0x7a
 8001736:	d80a      	bhi.n	800174e <Convert+0x23a>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b60      	cmp	r3, #96	; 0x60
 800173e:	d906      	bls.n	800174e <Convert+0x23a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	3b61      	subs	r3, #97	; 0x61
 8001746:	4a1a      	ldr	r2, [pc, #104]	; (80017b0 <Convert+0x29c>)
 8001748:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800174c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800174e:	bf00      	nop
=======
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b5a      	cmp	r3, #90	; 0x5a
 800172c:	d80a      	bhi.n	8001744 <Convert+0x21c>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b40      	cmp	r3, #64	; 0x40
 8001734:	d906      	bls.n	8001744 <Convert+0x21c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	3b41      	subs	r3, #65	; 0x41
 800173c:	4a21      	ldr	r2, [pc, #132]	; (80017c4 <Convert+0x29c>)
 800173e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001742:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2b7a      	cmp	r3, #122	; 0x7a
 800174a:	d80a      	bhi.n	8001762 <Convert+0x23a>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b60      	cmp	r3, #96	; 0x60
 8001752:	d906      	bls.n	8001762 <Convert+0x23a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	3b61      	subs	r3, #97	; 0x61
 800175a:	4a1a      	ldr	r2, [pc, #104]	; (80017c4 <Convert+0x29c>)
 800175c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001760:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8001762:	bf00      	nop
>>>>>>> Stashed changes
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
<<<<<<< Updated upstream
 8001750:	78fb      	ldrb	r3, [r7, #3]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d103      	bne.n	800175e <Convert+0x24a>
  {
    ch |= 0x0002;
 8001756:	89fb      	ldrh	r3, [r7, #14]
 8001758:	f043 0302 	orr.w	r3, r3, #2
 800175c:	81fb      	strh	r3, [r7, #14]
=======
 8001764:	78fb      	ldrb	r3, [r7, #3]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d103      	bne.n	8001772 <Convert+0x24a>
  {
    ch |= 0x0002;
 800176a:	89fb      	ldrh	r3, [r7, #14]
 800176c:	f043 0302 	orr.w	r3, r3, #2
 8001770:	81fb      	strh	r3, [r7, #14]
>>>>>>> Stashed changes
  }

  /* Set the "COL" segment in the character that can be displayed if the column is on */
  if (DoublePoint == DOUBLEPOINT_ON)
<<<<<<< Updated upstream
 800175e:	78bb      	ldrb	r3, [r7, #2]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d103      	bne.n	800176c <Convert+0x258>
  {
    ch |= 0x0020;
 8001764:	89fb      	ldrh	r3, [r7, #14]
 8001766:	f043 0320 	orr.w	r3, r3, #32
 800176a:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 800176c:	230c      	movs	r3, #12
 800176e:	737b      	strb	r3, [r7, #13]
 8001770:	2300      	movs	r3, #0
 8001772:	733b      	strb	r3, [r7, #12]
 8001774:	e010      	b.n	8001798 <Convert+0x284>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less signifiant dibit */
 8001776:	89fa      	ldrh	r2, [r7, #14]
 8001778:	7b7b      	ldrb	r3, [r7, #13]
 800177a:	fa42 f303 	asr.w	r3, r2, r3
 800177e:	461a      	mov	r2, r3
 8001780:	7b3b      	ldrb	r3, [r7, #12]
 8001782:	f002 020f 	and.w	r2, r2, #15
 8001786:	490b      	ldr	r1, [pc, #44]	; (80017b4 <Convert+0x2a0>)
 8001788:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 800178c:	7b7b      	ldrb	r3, [r7, #13]
 800178e:	3b04      	subs	r3, #4
 8001790:	737b      	strb	r3, [r7, #13]
 8001792:	7b3b      	ldrb	r3, [r7, #12]
 8001794:	3301      	adds	r3, #1
 8001796:	733b      	strb	r3, [r7, #12]
 8001798:	7b3b      	ldrb	r3, [r7, #12]
 800179a:	2b03      	cmp	r3, #3
 800179c:	d9eb      	bls.n	8001776 <Convert+0x262>
  }
}
 800179e:	bf00      	nop
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	080037a8 	.word	0x080037a8
 80017b0:	08003774 	.word	0x08003774
 80017b4:	20000100 	.word	0x20000100

080017b8 <HAL_MspInit>:
=======
 8001772:	78bb      	ldrb	r3, [r7, #2]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d103      	bne.n	8001780 <Convert+0x258>
  {
    ch |= 0x0020;
 8001778:	89fb      	ldrh	r3, [r7, #14]
 800177a:	f043 0320 	orr.w	r3, r3, #32
 800177e:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001780:	230c      	movs	r3, #12
 8001782:	737b      	strb	r3, [r7, #13]
 8001784:	2300      	movs	r3, #0
 8001786:	733b      	strb	r3, [r7, #12]
 8001788:	e010      	b.n	80017ac <Convert+0x284>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less signifiant dibit */
 800178a:	89fa      	ldrh	r2, [r7, #14]
 800178c:	7b7b      	ldrb	r3, [r7, #13]
 800178e:	fa42 f303 	asr.w	r3, r2, r3
 8001792:	461a      	mov	r2, r3
 8001794:	7b3b      	ldrb	r3, [r7, #12]
 8001796:	f002 020f 	and.w	r2, r2, #15
 800179a:	490b      	ldr	r1, [pc, #44]	; (80017c8 <Convert+0x2a0>)
 800179c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 80017a0:	7b7b      	ldrb	r3, [r7, #13]
 80017a2:	3b04      	subs	r3, #4
 80017a4:	737b      	strb	r3, [r7, #13]
 80017a6:	7b3b      	ldrb	r3, [r7, #12]
 80017a8:	3301      	adds	r3, #1
 80017aa:	733b      	strb	r3, [r7, #12]
 80017ac:	7b3b      	ldrb	r3, [r7, #12]
 80017ae:	2b03      	cmp	r3, #3
 80017b0:	d9eb      	bls.n	800178a <Convert+0x262>
  }
}
 80017b2:	bf00      	nop
 80017b4:	bf00      	nop
 80017b6:	3714      	adds	r7, #20
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	080037cc 	.word	0x080037cc
 80017c4:	08003798 	.word	0x08003798
 80017c8:	200000fc 	.word	0x200000fc

080017cc <HAL_MspInit>:
>>>>>>> Stashed changes
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
<<<<<<< Updated upstream
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
=======
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
<<<<<<< Updated upstream
 80017be:	4b15      	ldr	r3, [pc, #84]	; (8001814 <HAL_MspInit+0x5c>)
 80017c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c2:	4a14      	ldr	r2, [pc, #80]	; (8001814 <HAL_MspInit+0x5c>)
 80017c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80017c8:	6253      	str	r3, [r2, #36]	; 0x24
 80017ca:	4b12      	ldr	r3, [pc, #72]	; (8001814 <HAL_MspInit+0x5c>)
 80017cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d6:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <HAL_MspInit+0x5c>)
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	4a0e      	ldr	r2, [pc, #56]	; (8001814 <HAL_MspInit+0x5c>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6213      	str	r3, [r2, #32]
 80017e2:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <HAL_MspInit+0x5c>)
 80017e4:	6a1b      	ldr	r3, [r3, #32]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	60bb      	str	r3, [r7, #8]
 80017ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ee:	4b09      	ldr	r3, [pc, #36]	; (8001814 <HAL_MspInit+0x5c>)
 80017f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f2:	4a08      	ldr	r2, [pc, #32]	; (8001814 <HAL_MspInit+0x5c>)
 80017f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f8:	6253      	str	r3, [r2, #36]	; 0x24
 80017fa:	4b06      	ldr	r3, [pc, #24]	; (8001814 <HAL_MspInit+0x5c>)
 80017fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001806:	2007      	movs	r0, #7
 8001808:	f000 fcf2 	bl	80021f0 <HAL_NVIC_SetPriorityGrouping>
=======
 80017d2:	4b15      	ldr	r3, [pc, #84]	; (8001828 <HAL_MspInit+0x5c>)
 80017d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d6:	4a14      	ldr	r2, [pc, #80]	; (8001828 <HAL_MspInit+0x5c>)
 80017d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80017dc:	6253      	str	r3, [r2, #36]	; 0x24
 80017de:	4b12      	ldr	r3, [pc, #72]	; (8001828 <HAL_MspInit+0x5c>)
 80017e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ea:	4b0f      	ldr	r3, [pc, #60]	; (8001828 <HAL_MspInit+0x5c>)
 80017ec:	6a1b      	ldr	r3, [r3, #32]
 80017ee:	4a0e      	ldr	r2, [pc, #56]	; (8001828 <HAL_MspInit+0x5c>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	6213      	str	r3, [r2, #32]
 80017f6:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <HAL_MspInit+0x5c>)
 80017f8:	6a1b      	ldr	r3, [r3, #32]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001802:	4b09      	ldr	r3, [pc, #36]	; (8001828 <HAL_MspInit+0x5c>)
 8001804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001806:	4a08      	ldr	r2, [pc, #32]	; (8001828 <HAL_MspInit+0x5c>)
 8001808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800180c:	6253      	str	r3, [r2, #36]	; 0x24
 800180e:	4b06      	ldr	r3, [pc, #24]	; (8001828 <HAL_MspInit+0x5c>)
 8001810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001816:	607b      	str	r3, [r7, #4]
 8001818:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800181a:	2007      	movs	r0, #7
 800181c:	f000 fcf2 	bl	8002204 <HAL_NVIC_SetPriorityGrouping>
>>>>>>> Stashed changes
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
<<<<<<< Updated upstream
 800180c:	bf00      	nop
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40023800 	.word	0x40023800

08001818 <HAL_ADC_MspInit>:
=======
 8001820:	bf00      	nop
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40023800 	.word	0x40023800

0800182c <HAL_ADC_MspInit>:
>>>>>>> Stashed changes
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
<<<<<<< Updated upstream
 8001818:	b580      	push	{r7, lr}
 800181a:	b08a      	sub	sp, #40	; 0x28
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a15      	ldr	r2, [pc, #84]	; (800188c <HAL_ADC_MspInit+0x74>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d123      	bne.n	8001882 <HAL_ADC_MspInit+0x6a>
=======
 800182c:	b580      	push	{r7, lr}
 800182e:	b08a      	sub	sp, #40	; 0x28
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001834:	f107 0314 	add.w	r3, r7, #20
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a15      	ldr	r2, [pc, #84]	; (80018a0 <HAL_ADC_MspInit+0x74>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d123      	bne.n	8001896 <HAL_ADC_MspInit+0x6a>
>>>>>>> Stashed changes
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
<<<<<<< Updated upstream
 800183a:	4b15      	ldr	r3, [pc, #84]	; (8001890 <HAL_ADC_MspInit+0x78>)
 800183c:	6a1b      	ldr	r3, [r3, #32]
 800183e:	4a14      	ldr	r2, [pc, #80]	; (8001890 <HAL_ADC_MspInit+0x78>)
 8001840:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001844:	6213      	str	r3, [r2, #32]
 8001846:	4b12      	ldr	r3, [pc, #72]	; (8001890 <HAL_ADC_MspInit+0x78>)
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800184e:	613b      	str	r3, [r7, #16]
 8001850:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001852:	4b0f      	ldr	r3, [pc, #60]	; (8001890 <HAL_ADC_MspInit+0x78>)
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	4a0e      	ldr	r2, [pc, #56]	; (8001890 <HAL_ADC_MspInit+0x78>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	61d3      	str	r3, [r2, #28]
 800185e:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <HAL_ADC_MspInit+0x78>)
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
=======
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <HAL_ADC_MspInit+0x78>)
 8001850:	6a1b      	ldr	r3, [r3, #32]
 8001852:	4a14      	ldr	r2, [pc, #80]	; (80018a4 <HAL_ADC_MspInit+0x78>)
 8001854:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001858:	6213      	str	r3, [r2, #32]
 800185a:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <HAL_ADC_MspInit+0x78>)
 800185c:	6a1b      	ldr	r3, [r3, #32]
 800185e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001866:	4b0f      	ldr	r3, [pc, #60]	; (80018a4 <HAL_ADC_MspInit+0x78>)
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	4a0e      	ldr	r2, [pc, #56]	; (80018a4 <HAL_ADC_MspInit+0x78>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	61d3      	str	r3, [r2, #28]
 8001872:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <HAL_ADC_MspInit+0x78>)
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
>>>>>>> Stashed changes
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
<<<<<<< Updated upstream
 800186a:	2310      	movs	r3, #16
 800186c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800186e:	2303      	movs	r3, #3
 8001870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4619      	mov	r1, r3
 800187c:	4805      	ldr	r0, [pc, #20]	; (8001894 <HAL_ADC_MspInit+0x7c>)
 800187e:	f000 fceb 	bl	8002258 <HAL_GPIO_Init>
=======
 800187e:	2310      	movs	r3, #16
 8001880:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001882:	2303      	movs	r3, #3
 8001884:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 800188a:	f107 0314 	add.w	r3, r7, #20
 800188e:	4619      	mov	r1, r3
 8001890:	4805      	ldr	r0, [pc, #20]	; (80018a8 <HAL_ADC_MspInit+0x7c>)
 8001892:	f000 fceb 	bl	800226c <HAL_GPIO_Init>
>>>>>>> Stashed changes
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
<<<<<<< Updated upstream
 8001882:	bf00      	nop
 8001884:	3728      	adds	r7, #40	; 0x28
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40012400 	.word	0x40012400
 8001890:	40023800 	.word	0x40023800
 8001894:	40020000 	.word	0x40020000

08001898 <HAL_LCD_MspInit>:
=======
 8001896:	bf00      	nop
 8001898:	3728      	adds	r7, #40	; 0x28
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40012400 	.word	0x40012400
 80018a4:	40023800 	.word	0x40023800
 80018a8:	40020000 	.word	0x40020000

080018ac <HAL_LCD_MspInit>:
>>>>>>> Stashed changes
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
<<<<<<< Updated upstream
 8001898:	b580      	push	{r7, lr}
 800189a:	b08c      	sub	sp, #48	; 0x30
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a0:	f107 031c 	add.w	r3, r7, #28
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a34      	ldr	r2, [pc, #208]	; (8001988 <HAL_LCD_MspInit+0xf0>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d162      	bne.n	8001980 <HAL_LCD_MspInit+0xe8>
=======
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08c      	sub	sp, #48	; 0x30
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b4:	f107 031c 	add.w	r3, r7, #28
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a34      	ldr	r2, [pc, #208]	; (800199c <HAL_LCD_MspInit+0xf0>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d162      	bne.n	8001994 <HAL_LCD_MspInit+0xe8>
>>>>>>> Stashed changes
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
<<<<<<< Updated upstream
 80018ba:	4b34      	ldr	r3, [pc, #208]	; (800198c <HAL_LCD_MspInit+0xf4>)
 80018bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018be:	4a33      	ldr	r2, [pc, #204]	; (800198c <HAL_LCD_MspInit+0xf4>)
 80018c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018c4:	6253      	str	r3, [r2, #36]	; 0x24
 80018c6:	4b31      	ldr	r3, [pc, #196]	; (800198c <HAL_LCD_MspInit+0xf4>)
 80018c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018ce:	61bb      	str	r3, [r7, #24]
 80018d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d2:	4b2e      	ldr	r3, [pc, #184]	; (800198c <HAL_LCD_MspInit+0xf4>)
 80018d4:	69db      	ldr	r3, [r3, #28]
 80018d6:	4a2d      	ldr	r2, [pc, #180]	; (800198c <HAL_LCD_MspInit+0xf4>)
 80018d8:	f043 0304 	orr.w	r3, r3, #4
 80018dc:	61d3      	str	r3, [r2, #28]
 80018de:	4b2b      	ldr	r3, [pc, #172]	; (800198c <HAL_LCD_MspInit+0xf4>)
 80018e0:	69db      	ldr	r3, [r3, #28]
 80018e2:	f003 0304 	and.w	r3, r3, #4
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	4b28      	ldr	r3, [pc, #160]	; (800198c <HAL_LCD_MspInit+0xf4>)
 80018ec:	69db      	ldr	r3, [r3, #28]
 80018ee:	4a27      	ldr	r2, [pc, #156]	; (800198c <HAL_LCD_MspInit+0xf4>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	61d3      	str	r3, [r2, #28]
 80018f6:	4b25      	ldr	r3, [pc, #148]	; (800198c <HAL_LCD_MspInit+0xf4>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001902:	4b22      	ldr	r3, [pc, #136]	; (800198c <HAL_LCD_MspInit+0xf4>)
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	4a21      	ldr	r2, [pc, #132]	; (800198c <HAL_LCD_MspInit+0xf4>)
 8001908:	f043 0302 	orr.w	r3, r3, #2
 800190c:	61d3      	str	r3, [r2, #28]
 800190e:	4b1f      	ldr	r3, [pc, #124]	; (800198c <HAL_LCD_MspInit+0xf4>)
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
=======
 80018ce:	4b34      	ldr	r3, [pc, #208]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 80018d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d2:	4a33      	ldr	r2, [pc, #204]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 80018d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018d8:	6253      	str	r3, [r2, #36]	; 0x24
 80018da:	4b31      	ldr	r3, [pc, #196]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 80018dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018e2:	61bb      	str	r3, [r7, #24]
 80018e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018e6:	4b2e      	ldr	r3, [pc, #184]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	4a2d      	ldr	r2, [pc, #180]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 80018ec:	f043 0304 	orr.w	r3, r3, #4
 80018f0:	61d3      	str	r3, [r2, #28]
 80018f2:	4b2b      	ldr	r3, [pc, #172]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	f003 0304 	and.w	r3, r3, #4
 80018fa:	617b      	str	r3, [r7, #20]
 80018fc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fe:	4b28      	ldr	r3, [pc, #160]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	4a27      	ldr	r2, [pc, #156]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	61d3      	str	r3, [r2, #28]
 800190a:	4b25      	ldr	r3, [pc, #148]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	613b      	str	r3, [r7, #16]
 8001914:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001916:	4b22      	ldr	r3, [pc, #136]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 8001918:	69db      	ldr	r3, [r3, #28]
 800191a:	4a21      	ldr	r2, [pc, #132]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 800191c:	f043 0302 	orr.w	r3, r3, #2
 8001920:	61d3      	str	r3, [r2, #28]
 8001922:	4b1f      	ldr	r3, [pc, #124]	; (80019a0 <HAL_LCD_MspInit+0xf4>)
 8001924:	69db      	ldr	r3, [r3, #28]
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
>>>>>>> Stashed changes
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin
<<<<<<< Updated upstream
 800191a:	f640 73cf 	movw	r3, #4047	; 0xfcf
 800191e:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin
                          |SEG22_Pin|SEG23_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	2302      	movs	r3, #2
 8001922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800192c:	230b      	movs	r3, #11
 800192e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	4619      	mov	r1, r3
 8001936:	4816      	ldr	r0, [pc, #88]	; (8001990 <HAL_LCD_MspInit+0xf8>)
 8001938:	f000 fc8e 	bl	8002258 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 800193c:	f248 730e 	movw	r3, #34574	; 0x870e
 8001940:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001942:	2302      	movs	r3, #2
 8001944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194a:	2300      	movs	r3, #0
 800194c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800194e:	230b      	movs	r3, #11
 8001950:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001952:	f107 031c 	add.w	r3, r7, #28
 8001956:	4619      	mov	r1, r3
 8001958:	480e      	ldr	r0, [pc, #56]	; (8001994 <HAL_LCD_MspInit+0xfc>)
 800195a:	f000 fc7d 	bl	8002258 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 800195e:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001962:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001964:	2302      	movs	r3, #2
 8001966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196c:	2300      	movs	r3, #0
 800196e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001970:	230b      	movs	r3, #11
 8001972:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001974:	f107 031c 	add.w	r3, r7, #28
 8001978:	4619      	mov	r1, r3
 800197a:	4807      	ldr	r0, [pc, #28]	; (8001998 <HAL_LCD_MspInit+0x100>)
 800197c:	f000 fc6c 	bl	8002258 <HAL_GPIO_Init>
=======
 800192e:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001932:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin
                          |SEG22_Pin|SEG23_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001934:	2302      	movs	r3, #2
 8001936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193c:	2300      	movs	r3, #0
 800193e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001940:	230b      	movs	r3, #11
 8001942:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001944:	f107 031c 	add.w	r3, r7, #28
 8001948:	4619      	mov	r1, r3
 800194a:	4816      	ldr	r0, [pc, #88]	; (80019a4 <HAL_LCD_MspInit+0xf8>)
 800194c:	f000 fc8e 	bl	800226c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 8001950:	f248 730e 	movw	r3, #34574	; 0x870e
 8001954:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195e:	2300      	movs	r3, #0
 8001960:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001962:	230b      	movs	r3, #11
 8001964:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001966:	f107 031c 	add.w	r3, r7, #28
 800196a:	4619      	mov	r1, r3
 800196c:	480e      	ldr	r0, [pc, #56]	; (80019a8 <HAL_LCD_MspInit+0xfc>)
 800196e:	f000 fc7d 	bl	800226c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 8001972:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001976:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001978:	2302      	movs	r3, #2
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001980:	2300      	movs	r3, #0
 8001982:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001984:	230b      	movs	r3, #11
 8001986:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001988:	f107 031c 	add.w	r3, r7, #28
 800198c:	4619      	mov	r1, r3
 800198e:	4807      	ldr	r0, [pc, #28]	; (80019ac <HAL_LCD_MspInit+0x100>)
 8001990:	f000 fc6c 	bl	800226c <HAL_GPIO_Init>
>>>>>>> Stashed changes
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
<<<<<<< Updated upstream
 8001980:	bf00      	nop
 8001982:	3730      	adds	r7, #48	; 0x30
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40002400 	.word	0x40002400
 800198c:	40023800 	.word	0x40023800
 8001990:	40020800 	.word	0x40020800
 8001994:	40020000 	.word	0x40020000
 8001998:	40020400 	.word	0x40020400

0800199c <NMI_Handler>:
=======
 8001994:	bf00      	nop
 8001996:	3730      	adds	r7, #48	; 0x30
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40002400 	.word	0x40002400
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40020800 	.word	0x40020800
 80019a8:	40020000 	.word	0x40020000
 80019ac:	40020400 	.word	0x40020400

080019b0 <NMI_Handler>:
>>>>>>> Stashed changes
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
<<<<<<< Updated upstream
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
=======
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
<<<<<<< Updated upstream
 80019a0:	e7fe      	b.n	80019a0 <NMI_Handler+0x4>

080019a2 <HardFault_Handler>:
=======
 80019b4:	e7fe      	b.n	80019b4 <NMI_Handler+0x4>

080019b6 <HardFault_Handler>:
>>>>>>> Stashed changes

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
<<<<<<< Updated upstream
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
=======
 80019b6:	b480      	push	{r7}
 80019b8:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
<<<<<<< Updated upstream
 80019a6:	e7fe      	b.n	80019a6 <HardFault_Handler+0x4>

080019a8 <MemManage_Handler>:
=======
 80019ba:	e7fe      	b.n	80019ba <HardFault_Handler+0x4>

080019bc <MemManage_Handler>:
>>>>>>> Stashed changes

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
<<<<<<< Updated upstream
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
=======
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
<<<<<<< Updated upstream
 80019ac:	e7fe      	b.n	80019ac <MemManage_Handler+0x4>

080019ae <BusFault_Handler>:
=======
 80019c0:	e7fe      	b.n	80019c0 <MemManage_Handler+0x4>

080019c2 <BusFault_Handler>:
>>>>>>> Stashed changes

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
<<<<<<< Updated upstream
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0
=======
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
<<<<<<< Updated upstream
 80019b2:	e7fe      	b.n	80019b2 <BusFault_Handler+0x4>

080019b4 <UsageFault_Handler>:
=======
 80019c6:	e7fe      	b.n	80019c6 <BusFault_Handler+0x4>

080019c8 <UsageFault_Handler>:
>>>>>>> Stashed changes

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
<<<<<<< Updated upstream
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
=======
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
<<<<<<< Updated upstream
 80019b8:	e7fe      	b.n	80019b8 <UsageFault_Handler+0x4>

080019ba <SVC_Handler>:
=======
 80019cc:	e7fe      	b.n	80019cc <UsageFault_Handler+0x4>

080019ce <SVC_Handler>:
>>>>>>> Stashed changes

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
<<<<<<< Updated upstream
 80019ba:	b480      	push	{r7}
 80019bc:	af00      	add	r7, sp, #0
=======
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
<<<<<<< Updated upstream
 80019be:	bf00      	nop
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr

080019c6 <DebugMon_Handler>:
=======
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr

080019da <DebugMon_Handler>:
>>>>>>> Stashed changes

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
<<<<<<< Updated upstream
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0
=======
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
<<<<<<< Updated upstream
 80019ca:	bf00      	nop
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr

080019d2 <PendSV_Handler>:
=======
 80019de:	bf00      	nop
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr

080019e6 <PendSV_Handler>:
>>>>>>> Stashed changes

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
<<<<<<< Updated upstream
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0
=======
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
<<<<<<< Updated upstream
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr

080019de <SysTick_Handler>:
=======
 80019ea:	bf00      	nop
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr

080019f2 <SysTick_Handler>:
>>>>>>> Stashed changes

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
<<<<<<< Updated upstream
 80019de:	b580      	push	{r7, lr}
 80019e0:	af00      	add	r7, sp, #0
=======
 80019f2:	b580      	push	{r7, lr}
 80019f4:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
<<<<<<< Updated upstream
 80019e2:	f000 f881 	bl	8001ae8 <HAL_IncTick>
=======
 80019f6:	f000 f881 	bl	8001afc <HAL_IncTick>
>>>>>>> Stashed changes
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
<<<<<<< Updated upstream
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}

080019ea <SystemInit>:
=======
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}

080019fe <SystemInit>:
>>>>>>> Stashed changes
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
<<<<<<< Updated upstream
 80019ea:	b480      	push	{r7}
 80019ec:	af00      	add	r7, sp, #0
=======
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0
>>>>>>> Stashed changes
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
<<<<<<< Updated upstream
 80019ee:	bf00      	nop
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bc80      	pop	{r7}
 80019f4:	4770      	bx	lr
	...

080019f8 <Reset_Handler>:
=======
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr
	...

08001a0c <Reset_Handler>:
>>>>>>> Stashed changes
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
<<<<<<< Updated upstream
 80019f8:	480c      	ldr	r0, [pc, #48]	; (8001a2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019fa:	490d      	ldr	r1, [pc, #52]	; (8001a30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019fc:	4a0d      	ldr	r2, [pc, #52]	; (8001a34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a00:	e002      	b.n	8001a08 <LoopCopyDataInit>

08001a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a06:	3304      	adds	r3, #4

08001a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a0c:	d3f9      	bcc.n	8001a02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a0e:	4a0a      	ldr	r2, [pc, #40]	; (8001a38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a10:	4c0a      	ldr	r4, [pc, #40]	; (8001a3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a14:	e001      	b.n	8001a1a <LoopFillZerobss>

08001a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a18:	3204      	adds	r2, #4

08001a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a1c:	d3fb      	bcc.n	8001a16 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a1e:	f7ff ffe4 	bl	80019ea <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a22:	f001 fe53 	bl	80036cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a26:	f7fe fdab 	bl	8000580 <main>
  bx lr
 8001a2a:	4770      	bx	lr
  ldr r0, =_sdata
 8001a2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a30:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001a34:	080037e8 	.word	0x080037e8
  ldr r2, =_sbss
 8001a38:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001a3c:	20000114 	.word	0x20000114

08001a40 <ADC1_IRQHandler>:
=======
 8001a0c:	480c      	ldr	r0, [pc, #48]	; (8001a40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a0e:	490d      	ldr	r1, [pc, #52]	; (8001a44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a10:	4a0d      	ldr	r2, [pc, #52]	; (8001a48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a14:	e002      	b.n	8001a1c <LoopCopyDataInit>

08001a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1a:	3304      	adds	r3, #4

08001a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a20:	d3f9      	bcc.n	8001a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a22:	4a0a      	ldr	r2, [pc, #40]	; (8001a4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a24:	4c0a      	ldr	r4, [pc, #40]	; (8001a50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a28:	e001      	b.n	8001a2e <LoopFillZerobss>

08001a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a2c:	3204      	adds	r2, #4

08001a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a30:	d3fb      	bcc.n	8001a2a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a32:	f7ff ffe4 	bl	80019fe <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a36:	f001 fe53 	bl	80036e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a3a:	f7fe fd8b 	bl	8000554 <main>
  bx lr
 8001a3e:	4770      	bx	lr
  ldr r0, =_sdata
 8001a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a44:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001a48:	0800380c 	.word	0x0800380c
  ldr r2, =_sbss
 8001a4c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001a50:	20000110 	.word	0x20000110

08001a54 <ADC1_IRQHandler>:
>>>>>>> Stashed changes
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
<<<<<<< Updated upstream
 8001a40:	e7fe      	b.n	8001a40 <ADC1_IRQHandler>

08001a42 <HAL_Init>:
=======
 8001a54:	e7fe      	b.n	8001a54 <ADC1_IRQHandler>

08001a56 <HAL_Init>:
>>>>>>> Stashed changes
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
<<<<<<< Updated upstream
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	71fb      	strb	r3, [r7, #7]
=======
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	71fb      	strb	r3, [r7, #7]
>>>>>>> Stashed changes
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
<<<<<<< Updated upstream
 8001a4c:	2003      	movs	r0, #3
 8001a4e:	f000 fbcf 	bl	80021f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a52:	2000      	movs	r0, #0
 8001a54:	f000 f80e 	bl	8001a74 <HAL_InitTick>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d002      	beq.n	8001a64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	71fb      	strb	r3, [r7, #7]
 8001a62:	e001      	b.n	8001a68 <HAL_Init+0x26>
=======
 8001a60:	2003      	movs	r0, #3
 8001a62:	f000 fbcf 	bl	8002204 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a66:	2000      	movs	r0, #0
 8001a68:	f000 f80e 	bl	8001a88 <HAL_InitTick>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d002      	beq.n	8001a78 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	71fb      	strb	r3, [r7, #7]
 8001a76:	e001      	b.n	8001a7c <HAL_Init+0x26>
>>>>>>> Stashed changes
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
<<<<<<< Updated upstream
 8001a64:	f7ff fea8 	bl	80017b8 <HAL_MspInit>
=======
 8001a78:	f7ff fea8 	bl	80017cc <HAL_MspInit>
>>>>>>> Stashed changes
  }

  /* Return function status */
  return status;
<<<<<<< Updated upstream
 8001a68:	79fb      	ldrb	r3, [r7, #7]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <HAL_InitTick>:
=======
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <HAL_InitTick>:
>>>>>>> Stashed changes
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
<<<<<<< Updated upstream
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001a80:	4b16      	ldr	r3, [pc, #88]	; (8001adc <HAL_InitTick+0x68>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d022      	beq.n	8001ace <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a88:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <HAL_InitTick+0x6c>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b13      	ldr	r3, [pc, #76]	; (8001adc <HAL_InitTick+0x68>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a94:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f000 fbce 	bl	800223e <HAL_SYSTICK_Config>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d10f      	bne.n	8001ac8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b0f      	cmp	r3, #15
 8001aac:	d809      	bhi.n	8001ac2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	6879      	ldr	r1, [r7, #4]
 8001ab2:	f04f 30ff 	mov.w	r0, #4294967295
 8001ab6:	f000 fba6 	bl	8002206 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001aba:	4a0a      	ldr	r2, [pc, #40]	; (8001ae4 <HAL_InitTick+0x70>)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6013      	str	r3, [r2, #0]
 8001ac0:	e007      	b.n	8001ad2 <HAL_InitTick+0x5e>
=======
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001a94:	4b16      	ldr	r3, [pc, #88]	; (8001af0 <HAL_InitTick+0x68>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d022      	beq.n	8001ae2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a9c:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <HAL_InitTick+0x6c>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	4b13      	ldr	r3, [pc, #76]	; (8001af0 <HAL_InitTick+0x68>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001aa8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 fbce 	bl	8002252 <HAL_SYSTICK_Config>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d10f      	bne.n	8001adc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2b0f      	cmp	r3, #15
 8001ac0:	d809      	bhi.n	8001ad6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	6879      	ldr	r1, [r7, #4]
 8001ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8001aca:	f000 fba6 	bl	800221a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ace:	4a0a      	ldr	r2, [pc, #40]	; (8001af8 <HAL_InitTick+0x70>)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6013      	str	r3, [r2, #0]
 8001ad4:	e007      	b.n	8001ae6 <HAL_InitTick+0x5e>
>>>>>>> Stashed changes
      }
      else
      {
        status = HAL_ERROR;
<<<<<<< Updated upstream
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	73fb      	strb	r3, [r7, #15]
 8001ac6:	e004      	b.n	8001ad2 <HAL_InitTick+0x5e>
=======
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	73fb      	strb	r3, [r7, #15]
 8001ada:	e004      	b.n	8001ae6 <HAL_InitTick+0x5e>
>>>>>>> Stashed changes
      }
    }
    else
    {
      status = HAL_ERROR;
<<<<<<< Updated upstream
 8001ac8:	2301      	movs	r3, #1
 8001aca:	73fb      	strb	r3, [r7, #15]
 8001acc:	e001      	b.n	8001ad2 <HAL_InitTick+0x5e>
=======
 8001adc:	2301      	movs	r3, #1
 8001ade:	73fb      	strb	r3, [r7, #15]
 8001ae0:	e001      	b.n	8001ae6 <HAL_InitTick+0x5e>
>>>>>>> Stashed changes
    }
  }
  else
  {
    status = HAL_ERROR;
<<<<<<< Updated upstream
 8001ace:	2301      	movs	r3, #1
 8001ad0:	73fb      	strb	r3, [r7, #15]
=======
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	73fb      	strb	r3, [r7, #15]
>>>>>>> Stashed changes
  }

  /* Return function status */
  return status;
<<<<<<< Updated upstream
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20000010 	.word	0x20000010
 8001ae0:	20000008 	.word	0x20000008
 8001ae4:	2000000c 	.word	0x2000000c

08001ae8 <HAL_IncTick>:
=======
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	2000000c 	.word	0x2000000c
 8001af4:	20000004 	.word	0x20000004
 8001af8:	20000008 	.word	0x20000008

08001afc <HAL_IncTick>:
>>>>>>> Stashed changes
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
<<<<<<< Updated upstream
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aec:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <HAL_IncTick+0x1c>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <HAL_IncTick+0x20>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4413      	add	r3, r2
 8001af6:	4a03      	ldr	r2, [pc, #12]	; (8001b04 <HAL_IncTick+0x1c>)
 8001af8:	6013      	str	r3, [r2, #0]
}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	20000110 	.word	0x20000110
 8001b08:	20000010 	.word	0x20000010

08001b0c <HAL_GetTick>:
=======
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b00:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <HAL_IncTick+0x1c>)
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <HAL_IncTick+0x20>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4413      	add	r3, r2
 8001b0a:	4a03      	ldr	r2, [pc, #12]	; (8001b18 <HAL_IncTick+0x1c>)
 8001b0c:	6013      	str	r3, [r2, #0]
}
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	2000010c 	.word	0x2000010c
 8001b1c:	2000000c 	.word	0x2000000c

08001b20 <HAL_GetTick>:
>>>>>>> Stashed changes
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
<<<<<<< Updated upstream
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b10:	4b02      	ldr	r3, [pc, #8]	; (8001b1c <HAL_GetTick+0x10>)
 8001b12:	681b      	ldr	r3, [r3, #0]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr
 8001b1c:	20000110 	.word	0x20000110

08001b20 <HAL_Delay>:
=======
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return uwTick;
 8001b24:	4b02      	ldr	r3, [pc, #8]	; (8001b30 <HAL_GetTick+0x10>)
 8001b26:	681b      	ldr	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr
 8001b30:	2000010c 	.word	0x2000010c

08001b34 <HAL_Delay>:
>>>>>>> Stashed changes
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
<<<<<<< Updated upstream
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b28:	f7ff fff0 	bl	8001b0c <HAL_GetTick>
 8001b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b38:	d004      	beq.n	8001b44 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b3a:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <HAL_Delay+0x40>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	4413      	add	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b44:	bf00      	nop
 8001b46:	f7ff ffe1 	bl	8001b0c <HAL_GetTick>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	68fa      	ldr	r2, [r7, #12]
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d8f7      	bhi.n	8001b46 <HAL_Delay+0x26>
  {
  }
}
 8001b56:	bf00      	nop
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000010 	.word	0x20000010

08001b64 <HAL_ADC_Init>:
=======
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b3c:	f7ff fff0 	bl	8001b20 <HAL_GetTick>
 8001b40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b4c:	d004      	beq.n	8001b58 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b4e:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <HAL_Delay+0x40>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	4413      	add	r3, r2
 8001b56:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b58:	bf00      	nop
 8001b5a:	f7ff ffe1 	bl	8001b20 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	68fa      	ldr	r2, [r7, #12]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d8f7      	bhi.n	8001b5a <HAL_Delay+0x26>
  {
  }
}
 8001b6a:	bf00      	nop
 8001b6c:	bf00      	nop
 8001b6e:	3710      	adds	r7, #16
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	2000000c 	.word	0x2000000c

08001b78 <HAL_ADC_Init>:
>>>>>>> Stashed changes
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
<<<<<<< Updated upstream
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08e      	sub	sp, #56	; 0x38
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8001b72:	2300      	movs	r3, #0
 8001b74:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d101      	bne.n	8001b84 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e127      	b.n	8001dd4 <HAL_ADC_Init+0x270>
=======
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08e      	sub	sp, #56	; 0x38
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b80:	2300      	movs	r3, #0
 8001b82:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d101      	bne.n	8001b98 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e127      	b.n	8001de8 <HAL_ADC_Init+0x270>
>>>>>>> Stashed changes
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
<<<<<<< Updated upstream
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	691b      	ldr	r3, [r3, #16]
 8001b88:	2b00      	cmp	r3, #0
=======
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	691b      	ldr	r3, [r3, #16]
 8001b9c:	2b00      	cmp	r3, #0
>>>>>>> Stashed changes
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
<<<<<<< Updated upstream
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d115      	bne.n	8001bbe <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ba0:	4b8e      	ldr	r3, [pc, #568]	; (8001ddc <HAL_ADC_Init+0x278>)
 8001ba2:	6a1b      	ldr	r3, [r3, #32]
 8001ba4:	4a8d      	ldr	r2, [pc, #564]	; (8001ddc <HAL_ADC_Init+0x278>)
 8001ba6:	f043 0301 	orr.w	r3, r3, #1
 8001baa:	6213      	str	r3, [r2, #32]
 8001bac:	4b8b      	ldr	r3, [pc, #556]	; (8001ddc <HAL_ADC_Init+0x278>)
 8001bae:	6a1b      	ldr	r3, [r3, #32]
 8001bb0:	f003 0301 	and.w	r3, r3, #1
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	68bb      	ldr	r3, [r7, #8]
=======
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d115      	bne.n	8001bd2 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb4:	4b8e      	ldr	r3, [pc, #568]	; (8001df0 <HAL_ADC_Init+0x278>)
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	4a8d      	ldr	r2, [pc, #564]	; (8001df0 <HAL_ADC_Init+0x278>)
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	6213      	str	r3, [r2, #32]
 8001bc0:	4b8b      	ldr	r3, [pc, #556]	; (8001df0 <HAL_ADC_Init+0x278>)
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	60bb      	str	r3, [r7, #8]
 8001bca:	68bb      	ldr	r3, [r7, #8]
>>>>>>> Stashed changes
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
<<<<<<< Updated upstream
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff fe2d 	bl	8001818 <HAL_ADC_MspInit>
=======
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff fe2d 	bl	800182c <HAL_ADC_MspInit>
>>>>>>> Stashed changes
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
<<<<<<< Updated upstream
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc2:	f003 0310 	and.w	r3, r3, #16
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f040 80ff 	bne.w	8001dca <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bd4:	f023 0302 	bic.w	r3, r3, #2
 8001bd8:	f043 0202 	orr.w	r2, r3, #2
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	64da      	str	r2, [r3, #76]	; 0x4c
=======
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd6:	f003 0310 	and.w	r3, r3, #16
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f040 80ff 	bne.w	8001dde <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001be8:	f023 0302 	bic.w	r3, r3, #2
 8001bec:	f043 0202 	orr.w	r2, r3, #2
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	64da      	str	r2, [r3, #76]	; 0x4c
>>>>>>> Stashed changes
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
<<<<<<< Updated upstream
 8001be0:	4b7f      	ldr	r3, [pc, #508]	; (8001de0 <HAL_ADC_Init+0x27c>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	497c      	ldr	r1, [pc, #496]	; (8001de0 <HAL_ADC_Init+0x27c>)
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	604b      	str	r3, [r1, #4]
=======
 8001bf4:	4b7f      	ldr	r3, [pc, #508]	; (8001df4 <HAL_ADC_Init+0x27c>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	497c      	ldr	r1, [pc, #496]	; (8001df4 <HAL_ADC_Init+0x27c>)
 8001c02:	4313      	orrs	r3, r2
 8001c04:	604b      	str	r3, [r1, #4]
>>>>>>> Stashed changes
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
<<<<<<< Updated upstream
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001bfa:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c02:	4619      	mov	r1, r3
 8001c04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c08:	623b      	str	r3, [r7, #32]
=======
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001c0e:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c16:	4619      	mov	r1, r3
 8001c18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c1c:	623b      	str	r3, [r7, #32]
>>>>>>> Stashed changes
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
<<<<<<< Updated upstream
 8001c0a:	6a3b      	ldr	r3, [r7, #32]
 8001c0c:	fa93 f3a3 	rbit	r3, r3
 8001c10:	61fb      	str	r3, [r7, #28]
=======
 8001c1e:	6a3b      	ldr	r3, [r7, #32]
 8001c20:	fa93 f3a3 	rbit	r3, r3
 8001c24:	61fb      	str	r3, [r7, #28]
>>>>>>> Stashed changes
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
<<<<<<< Updated upstream
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	fab3 f383 	clz	r3, r3
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001c1e:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001c24:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	2302      	movs	r3, #2
 8001c30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c34:	fa93 f3a3 	rbit	r3, r3
 8001c38:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3c:	fab3 f383 	clz	r3, r3
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001c46:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001c48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
=======
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	fab3 f383 	clz	r3, r3
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001c32:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001c38:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c40:	4619      	mov	r1, r3
 8001c42:	2302      	movs	r3, #2
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c48:	fa93 f3a3 	rbit	r3, r3
 8001c4c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c50:	fab3 f383 	clz	r3, r3
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001c5a:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001c5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	62fb      	str	r3, [r7, #44]	; 0x2c
>>>>>>> Stashed changes
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
<<<<<<< Updated upstream
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c52:	2b10      	cmp	r3, #16
 8001c54:	d007      	beq.n	8001c66 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c62:	4313      	orrs	r3, r2
 8001c64:	62fb      	str	r3, [r7, #44]	; 0x2c
=======
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c66:	2b10      	cmp	r3, #16
 8001c68:	d007      	beq.n	8001c7a <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001c72:	4313      	orrs	r3, r2
 8001c74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c76:	4313      	orrs	r3, r2
 8001c78:	62fb      	str	r3, [r7, #44]	; 0x2c
>>>>>>> Stashed changes
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
<<<<<<< Updated upstream
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c70:	2b40      	cmp	r3, #64	; 0x40
 8001c72:	d04f      	beq.n	8001d14 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001c86:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	6912      	ldr	r2, [r2, #16]
 8001c8c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001c90:	d003      	beq.n	8001c9a <HAL_ADC_Init+0x136>
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	6912      	ldr	r2, [r2, #16]
 8001c96:	2a01      	cmp	r2, #1
 8001c98:	d102      	bne.n	8001ca0 <HAL_ADC_Init+0x13c>
 8001c9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c9e:	e000      	b.n	8001ca2 <HAL_ADC_Init+0x13e>
 8001ca0:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8001ca2:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001ca4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	633b      	str	r3, [r7, #48]	; 0x30
=======
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c84:	2b40      	cmp	r3, #64	; 0x40
 8001c86:	d04f      	beq.n	8001d28 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001c9a:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6912      	ldr	r2, [r2, #16]
 8001ca0:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001ca4:	d003      	beq.n	8001cae <HAL_ADC_Init+0x136>
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	6912      	ldr	r2, [r2, #16]
 8001caa:	2a01      	cmp	r2, #1
 8001cac:	d102      	bne.n	8001cb4 <HAL_ADC_Init+0x13c>
 8001cae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cb2:	e000      	b.n	8001cb6 <HAL_ADC_Init+0x13e>
 8001cb4:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8001cb6:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001cb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	633b      	str	r3, [r7, #48]	; 0x30
>>>>>>> Stashed changes
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
<<<<<<< Updated upstream
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d125      	bne.n	8001d00 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d114      	bne.n	8001ce8 <HAL_ADC_Init+0x184>
=======
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d125      	bne.n	8001d14 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d114      	bne.n	8001cfc <HAL_ADC_Init+0x184>
>>>>>>> Stashed changes
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
<<<<<<< Updated upstream
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001cc8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cca:	69ba      	ldr	r2, [r7, #24]
 8001ccc:	fa92 f2a2 	rbit	r2, r2
 8001cd0:	617a      	str	r2, [r7, #20]
  return result;
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	fab2 f282 	clz	r2, r2
 8001cd8:	b2d2      	uxtb	r2, r2
 8001cda:	4093      	lsls	r3, r2
 8001cdc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ce0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	633b      	str	r3, [r7, #48]	; 0x30
 8001ce6:	e00b      	b.n	8001d00 <HAL_ADC_Init+0x19c>
=======
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001cdc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	fa92 f2a2 	rbit	r2, r2
 8001ce4:	617a      	str	r2, [r7, #20]
  return result;
 8001ce6:	697a      	ldr	r2, [r7, #20]
 8001ce8:	fab2 f282 	clz	r2, r2
 8001cec:	b2d2      	uxtb	r2, r2
 8001cee:	4093      	lsls	r3, r2
 8001cf0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001cf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	633b      	str	r3, [r7, #48]	; 0x30
 8001cfa:	e00b      	b.n	8001d14 <HAL_ADC_Init+0x19c>
>>>>>>> Stashed changes
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
<<<<<<< Updated upstream
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cec:	f043 0220 	orr.w	r2, r3, #32
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cf8:	f043 0201 	orr.w	r2, r3, #1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	651a      	str	r2, [r3, #80]	; 0x50
=======
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d00:	f043 0220 	orr.w	r2, r3, #32
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d0c:	f043 0201 	orr.w	r2, r3, #1
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	651a      	str	r2, [r3, #80]	; 0x50
>>>>>>> Stashed changes
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
<<<<<<< Updated upstream
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	685a      	ldr	r2, [r3, #4]
 8001d06:	4b37      	ldr	r3, [pc, #220]	; (8001de4 <HAL_ADC_Init+0x280>)
 8001d08:	4013      	ands	r3, r2
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	6812      	ldr	r2, [r2, #0]
 8001d0e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001d10:	430b      	orrs	r3, r1
 8001d12:	6053      	str	r3, [r2, #4]
=======
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	4b37      	ldr	r3, [pc, #220]	; (8001df8 <HAL_ADC_Init+0x280>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	6812      	ldr	r2, [r2, #0]
 8001d22:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001d24:	430b      	orrs	r3, r1
 8001d26:	6053      	str	r3, [r2, #4]
>>>>>>> Stashed changes
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
<<<<<<< Updated upstream
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689a      	ldr	r2, [r3, #8]
 8001d1a:	4b33      	ldr	r3, [pc, #204]	; (8001de8 <HAL_ADC_Init+0x284>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	6812      	ldr	r2, [r2, #0]
 8001d22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d24:	430b      	orrs	r3, r1
 8001d26:	6093      	str	r3, [r2, #8]
=======
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	689a      	ldr	r2, [r3, #8]
 8001d2e:	4b33      	ldr	r3, [pc, #204]	; (8001dfc <HAL_ADC_Init+0x284>)
 8001d30:	4013      	ands	r3, r2
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	6812      	ldr	r2, [r2, #0]
 8001d36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d38:	430b      	orrs	r3, r1
 8001d3a:	6093      	str	r3, [r2, #8]
>>>>>>> Stashed changes
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
<<<<<<< Updated upstream
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d30:	d003      	beq.n	8001d3a <HAL_ADC_Init+0x1d6>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d119      	bne.n	8001d6e <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d40:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8001d4e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	fa92 f2a2 	rbit	r2, r2
 8001d56:	60fa      	str	r2, [r7, #12]
  return result;
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	fab2 f282 	clz	r2, r2
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	fa03 f202 	lsl.w	r2, r3, r2
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	631a      	str	r2, [r3, #48]	; 0x30
 8001d6c:	e007      	b.n	8001d7e <HAL_ADC_Init+0x21a>
=======
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d44:	d003      	beq.n	8001d4e <HAL_ADC_Init+0x1d6>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d119      	bne.n	8001d82 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d54:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8001d62:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	fa92 f2a2 	rbit	r2, r2
 8001d6a:	60fa      	str	r2, [r7, #12]
  return result;
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	fab2 f282 	clz	r2, r2
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	fa03 f202 	lsl.w	r2, r3, r2
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	631a      	str	r2, [r3, #48]	; 0x30
 8001d80:	e007      	b.n	8001d92 <HAL_ADC_Init+0x21a>
>>>>>>> Stashed changes
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
<<<<<<< Updated upstream
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8001d7c:	631a      	str	r2, [r3, #48]	; 0x30
=======
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8001d90:	631a      	str	r2, [r3, #48]	; 0x30
>>>>>>> Stashed changes
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
<<<<<<< Updated upstream
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	689a      	ldr	r2, [r3, #8]
 8001d84:	4b19      	ldr	r3, [pc, #100]	; (8001dec <HAL_ADC_Init+0x288>)
 8001d86:	4013      	ands	r3, r2
 8001d88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d10b      	bne.n	8001da6 <HAL_ADC_Init+0x242>
=======
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	4b19      	ldr	r3, [pc, #100]	; (8001e00 <HAL_ADC_Init+0x288>)
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d10b      	bne.n	8001dba <HAL_ADC_Init+0x242>
>>>>>>> Stashed changes
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
<<<<<<< Updated upstream
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d98:	f023 0303 	bic.w	r3, r3, #3
 8001d9c:	f043 0201 	orr.w	r2, r3, #1
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	64da      	str	r2, [r3, #76]	; 0x4c
 8001da4:	e014      	b.n	8001dd0 <HAL_ADC_Init+0x26c>
=======
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dac:	f023 0303 	bic.w	r3, r3, #3
 8001db0:	f043 0201 	orr.w	r2, r3, #1
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	64da      	str	r2, [r3, #76]	; 0x4c
 8001db8:	e014      	b.n	8001de4 <HAL_ADC_Init+0x26c>
>>>>>>> Stashed changes
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
<<<<<<< Updated upstream
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001daa:	f023 0312 	bic.w	r3, r3, #18
 8001dae:	f043 0210 	orr.w	r2, r3, #16
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	64da      	str	r2, [r3, #76]	; 0x4c
=======
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dbe:	f023 0312 	bic.w	r3, r3, #18
 8001dc2:	f043 0210 	orr.w	r2, r3, #16
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	64da      	str	r2, [r3, #76]	; 0x4c
>>>>>>> Stashed changes
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
<<<<<<< Updated upstream
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dba:	f043 0201 	orr.w	r2, r3, #1
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001dc8:	e002      	b.n	8001dd0 <HAL_ADC_Init+0x26c>
=======
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dce:	f043 0201 	orr.w	r2, r3, #1
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001ddc:	e002      	b.n	8001de4 <HAL_ADC_Init+0x26c>
>>>>>>> Stashed changes
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
<<<<<<< Updated upstream
 8001dca:	2301      	movs	r3, #1
 8001dcc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
=======
 8001dde:	2301      	movs	r3, #1
 8001de0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
>>>>>>> Stashed changes
  }
  
  /* Return function status */
  return tmp_hal_status;
<<<<<<< Updated upstream
 8001dd0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3738      	adds	r7, #56	; 0x38
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40012700 	.word	0x40012700
 8001de4:	fcfc16ff 	.word	0xfcfc16ff
 8001de8:	c0fff18d 	.word	0xc0fff18d
 8001dec:	bf80fffe 	.word	0xbf80fffe

08001df0 <HAL_ADC_ConfigChannel>:
=======
 8001de4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3738      	adds	r7, #56	; 0x38
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40023800 	.word	0x40023800
 8001df4:	40012700 	.word	0x40012700
 8001df8:	fcfc16ff 	.word	0xfcfc16ff
 8001dfc:	c0fff18d 	.word	0xc0fff18d
 8001e00:	bf80fffe 	.word	0xbf80fffe

08001e04 <HAL_ADC_ConfigChannel>:
>>>>>>> Stashed changes
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
<<<<<<< Updated upstream
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
=======
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	60bb      	str	r3, [r7, #8]
>>>>>>> Stashed changes
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
<<<<<<< Updated upstream
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <HAL_ADC_ConfigChannel+0x20>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e134      	b.n	800207a <HAL_ADC_ConfigChannel+0x28a>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
=======
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d101      	bne.n	8001e24 <HAL_ADC_ConfigChannel+0x20>
 8001e20:	2302      	movs	r3, #2
 8001e22:	e134      	b.n	800208e <HAL_ADC_ConfigChannel+0x28a>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
>>>>>>> Stashed changes
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
<<<<<<< Updated upstream
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	2b06      	cmp	r3, #6
 8001e1e:	d81c      	bhi.n	8001e5a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	4413      	add	r3, r2
 8001e30:	3b05      	subs	r3, #5
 8001e32:	221f      	movs	r2, #31
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	4019      	ands	r1, r3
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	6818      	ldr	r0, [r3, #0]
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685a      	ldr	r2, [r3, #4]
 8001e44:	4613      	mov	r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	4413      	add	r3, r2
 8001e4a:	3b05      	subs	r3, #5
 8001e4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	430a      	orrs	r2, r1
 8001e56:	641a      	str	r2, [r3, #64]	; 0x40
 8001e58:	e07e      	b.n	8001f58 <HAL_ADC_ConfigChannel+0x168>
=======
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b06      	cmp	r3, #6
 8001e32:	d81c      	bhi.n	8001e6e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685a      	ldr	r2, [r3, #4]
 8001e3e:	4613      	mov	r3, r2
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	4413      	add	r3, r2
 8001e44:	3b05      	subs	r3, #5
 8001e46:	221f      	movs	r2, #31
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	4019      	ands	r1, r3
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	6818      	ldr	r0, [r3, #0]
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685a      	ldr	r2, [r3, #4]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	4413      	add	r3, r2
 8001e5e:	3b05      	subs	r3, #5
 8001e60:	fa00 f203 	lsl.w	r2, r0, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	641a      	str	r2, [r3, #64]	; 0x40
 8001e6c:	e07e      	b.n	8001f6c <HAL_ADC_ConfigChannel+0x168>
>>>>>>> Stashed changes
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
<<<<<<< Updated upstream
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2b0c      	cmp	r3, #12
 8001e60:	d81c      	bhi.n	8001e9c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4413      	add	r3, r2
 8001e72:	3b23      	subs	r3, #35	; 0x23
 8001e74:	221f      	movs	r2, #31
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	4019      	ands	r1, r3
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	6818      	ldr	r0, [r3, #0]
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685a      	ldr	r2, [r3, #4]
 8001e86:	4613      	mov	r3, r2
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	4413      	add	r3, r2
 8001e8c:	3b23      	subs	r3, #35	; 0x23
 8001e8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e9a:	e05d      	b.n	8001f58 <HAL_ADC_ConfigChannel+0x168>
=======
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	2b0c      	cmp	r3, #12
 8001e74:	d81c      	bhi.n	8001eb0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685a      	ldr	r2, [r3, #4]
 8001e80:	4613      	mov	r3, r2
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	4413      	add	r3, r2
 8001e86:	3b23      	subs	r3, #35	; 0x23
 8001e88:	221f      	movs	r2, #31
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	43db      	mvns	r3, r3
 8001e90:	4019      	ands	r1, r3
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685a      	ldr	r2, [r3, #4]
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4413      	add	r3, r2
 8001ea0:	3b23      	subs	r3, #35	; 0x23
 8001ea2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	63da      	str	r2, [r3, #60]	; 0x3c
 8001eae:	e05d      	b.n	8001f6c <HAL_ADC_ConfigChannel+0x168>
>>>>>>> Stashed changes
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
<<<<<<< Updated upstream
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	2b12      	cmp	r3, #18
 8001ea2:	d81c      	bhi.n	8001ede <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	4413      	add	r3, r2
 8001eb4:	3b41      	subs	r3, #65	; 0x41
 8001eb6:	221f      	movs	r2, #31
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	4019      	ands	r1, r3
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	6818      	ldr	r0, [r3, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685a      	ldr	r2, [r3, #4]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	3b41      	subs	r3, #65	; 0x41
 8001ed0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	639a      	str	r2, [r3, #56]	; 0x38
 8001edc:	e03c      	b.n	8001f58 <HAL_ADC_ConfigChannel+0x168>
=======
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b12      	cmp	r3, #18
 8001eb6:	d81c      	bhi.n	8001ef2 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685a      	ldr	r2, [r3, #4]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	4413      	add	r3, r2
 8001ec8:	3b41      	subs	r3, #65	; 0x41
 8001eca:	221f      	movs	r2, #31
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	43db      	mvns	r3, r3
 8001ed2:	4019      	ands	r1, r3
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	6818      	ldr	r0, [r3, #0]
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	4613      	mov	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3b41      	subs	r3, #65	; 0x41
 8001ee4:	fa00 f203 	lsl.w	r2, r0, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	639a      	str	r2, [r3, #56]	; 0x38
 8001ef0:	e03c      	b.n	8001f6c <HAL_ADC_ConfigChannel+0x168>
>>>>>>> Stashed changes
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
<<<<<<< Updated upstream
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b18      	cmp	r3, #24
 8001ee4:	d81c      	bhi.n	8001f20 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685a      	ldr	r2, [r3, #4]
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	4413      	add	r3, r2
 8001ef6:	3b5f      	subs	r3, #95	; 0x5f
 8001ef8:	221f      	movs	r2, #31
 8001efa:	fa02 f303 	lsl.w	r3, r2, r3
 8001efe:	43db      	mvns	r3, r3
 8001f00:	4019      	ands	r1, r3
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	6818      	ldr	r0, [r3, #0]
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685a      	ldr	r2, [r3, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	3b5f      	subs	r3, #95	; 0x5f
 8001f12:	fa00 f203 	lsl.w	r2, r0, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	635a      	str	r2, [r3, #52]	; 0x34
 8001f1e:	e01b      	b.n	8001f58 <HAL_ADC_ConfigChannel+0x168>
=======
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2b18      	cmp	r3, #24
 8001ef8:	d81c      	bhi.n	8001f34 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	685a      	ldr	r2, [r3, #4]
 8001f04:	4613      	mov	r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	3b5f      	subs	r3, #95	; 0x5f
 8001f0c:	221f      	movs	r2, #31
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43db      	mvns	r3, r3
 8001f14:	4019      	ands	r1, r3
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	6818      	ldr	r0, [r3, #0]
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	685a      	ldr	r2, [r3, #4]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	4413      	add	r3, r2
 8001f24:	3b5f      	subs	r3, #95	; 0x5f
 8001f26:	fa00 f203 	lsl.w	r2, r0, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	635a      	str	r2, [r3, #52]	; 0x34
 8001f32:	e01b      	b.n	8001f6c <HAL_ADC_ConfigChannel+0x168>
>>>>>>> Stashed changes
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
<<<<<<< Updated upstream
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	3b7d      	subs	r3, #125	; 0x7d
 8001f32:	221f      	movs	r2, #31
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	43db      	mvns	r3, r3
 8001f3a:	4019      	ands	r1, r3
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	6818      	ldr	r0, [r3, #0]
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	3b7d      	subs	r3, #125	; 0x7d
 8001f4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	430a      	orrs	r2, r1
 8001f56:	631a      	str	r2, [r3, #48]	; 0x30
=======
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685a      	ldr	r2, [r3, #4]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4413      	add	r3, r2
 8001f44:	3b7d      	subs	r3, #125	; 0x7d
 8001f46:	221f      	movs	r2, #31
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	4019      	ands	r1, r3
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	6818      	ldr	r0, [r3, #0]
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	3b7d      	subs	r3, #125	; 0x7d
 8001f60:	fa00 f203 	lsl.w	r2, r0, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	631a      	str	r2, [r3, #48]	; 0x30
>>>>>>> Stashed changes
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
<<<<<<< Updated upstream
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2b09      	cmp	r3, #9
 8001f5e:	d81a      	bhi.n	8001f96 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6959      	ldr	r1, [r3, #20]
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	005b      	lsls	r3, r3, #1
 8001f6e:	4413      	add	r3, r2
 8001f70:	2207      	movs	r2, #7
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43db      	mvns	r3, r3
 8001f78:	4019      	ands	r1, r3
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	6898      	ldr	r0, [r3, #8]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	fa00 f203 	lsl.w	r2, r0, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	430a      	orrs	r2, r1
 8001f92:	615a      	str	r2, [r3, #20]
 8001f94:	e042      	b.n	800201c <HAL_ADC_ConfigChannel+0x22c>
=======
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b09      	cmp	r3, #9
 8001f72:	d81a      	bhi.n	8001faa <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6959      	ldr	r1, [r3, #20]
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	4413      	add	r3, r2
 8001f84:	2207      	movs	r2, #7
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	4019      	ands	r1, r3
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	6898      	ldr	r0, [r3, #8]
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	4613      	mov	r3, r2
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	4413      	add	r3, r2
 8001f9c:	fa00 f203 	lsl.w	r2, r0, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	615a      	str	r2, [r3, #20]
 8001fa8:	e042      	b.n	8002030 <HAL_ADC_ConfigChannel+0x22c>
>>>>>>> Stashed changes
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
<<<<<<< Updated upstream
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2b13      	cmp	r3, #19
 8001f9c:	d81c      	bhi.n	8001fd8 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6919      	ldr	r1, [r3, #16]
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	4413      	add	r3, r2
 8001fae:	3b1e      	subs	r3, #30
 8001fb0:	2207      	movs	r2, #7
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	43db      	mvns	r3, r3
 8001fb8:	4019      	ands	r1, r3
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	6898      	ldr	r0, [r3, #8]
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	4413      	add	r3, r2
 8001fc8:	3b1e      	subs	r3, #30
 8001fca:	fa00 f203 	lsl.w	r2, r0, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	611a      	str	r2, [r3, #16]
 8001fd6:	e021      	b.n	800201c <HAL_ADC_ConfigChannel+0x22c>
=======
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2b13      	cmp	r3, #19
 8001fb0:	d81c      	bhi.n	8001fec <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6919      	ldr	r1, [r3, #16]
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	4413      	add	r3, r2
 8001fc2:	3b1e      	subs	r3, #30
 8001fc4:	2207      	movs	r2, #7
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	4019      	ands	r1, r3
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	6898      	ldr	r0, [r3, #8]
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	4413      	add	r3, r2
 8001fdc:	3b1e      	subs	r3, #30
 8001fde:	fa00 f203 	lsl.w	r2, r0, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	430a      	orrs	r2, r1
 8001fe8:	611a      	str	r2, [r3, #16]
 8001fea:	e021      	b.n	8002030 <HAL_ADC_ConfigChannel+0x22c>
>>>>>>> Stashed changes
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
<<<<<<< Updated upstream
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b1a      	cmp	r3, #26
 8001fde:	d81c      	bhi.n	800201a <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	68d9      	ldr	r1, [r3, #12]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	4613      	mov	r3, r2
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	4413      	add	r3, r2
 8001ff0:	3b3c      	subs	r3, #60	; 0x3c
 8001ff2:	2207      	movs	r2, #7
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	4019      	ands	r1, r3
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	6898      	ldr	r0, [r3, #8]
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4613      	mov	r3, r2
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	4413      	add	r3, r2
 800200a:	3b3c      	subs	r3, #60	; 0x3c
 800200c:	fa00 f203 	lsl.w	r2, r0, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	60da      	str	r2, [r3, #12]
 8002018:	e000      	b.n	800201c <HAL_ADC_ConfigChannel+0x22c>
=======
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2b1a      	cmp	r3, #26
 8001ff2:	d81c      	bhi.n	800202e <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68d9      	ldr	r1, [r3, #12]
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	4613      	mov	r3, r2
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	4413      	add	r3, r2
 8002004:	3b3c      	subs	r3, #60	; 0x3c
 8002006:	2207      	movs	r2, #7
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43db      	mvns	r3, r3
 800200e:	4019      	ands	r1, r3
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	6898      	ldr	r0, [r3, #8]
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4613      	mov	r3, r2
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	4413      	add	r3, r2
 800201e:	3b3c      	subs	r3, #60	; 0x3c
 8002020:	fa00 f203 	lsl.w	r2, r0, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	430a      	orrs	r2, r1
 800202a:	60da      	str	r2, [r3, #12]
 800202c:	e000      	b.n	8002030 <HAL_ADC_ConfigChannel+0x22c>
>>>>>>> Stashed changes
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
<<<<<<< Updated upstream
 800201a:	bf00      	nop
=======
 800202e:	bf00      	nop
>>>>>>> Stashed changes
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
<<<<<<< Updated upstream
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b10      	cmp	r3, #16
 8002022:	d003      	beq.n	800202c <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002028:	2b11      	cmp	r3, #17
 800202a:	d121      	bne.n	8002070 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 800202c:	4b15      	ldr	r3, [pc, #84]	; (8002084 <HAL_ADC_ConfigChannel+0x294>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d11b      	bne.n	8002070 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002038:	4b12      	ldr	r3, [pc, #72]	; (8002084 <HAL_ADC_ConfigChannel+0x294>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	4a11      	ldr	r2, [pc, #68]	; (8002084 <HAL_ADC_ConfigChannel+0x294>)
 800203e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002042:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2b10      	cmp	r3, #16
 800204a:	d111      	bne.n	8002070 <HAL_ADC_ConfigChannel+0x280>
=======
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2b10      	cmp	r3, #16
 8002036:	d003      	beq.n	8002040 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800203c:	2b11      	cmp	r3, #17
 800203e:	d121      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002040:	4b15      	ldr	r3, [pc, #84]	; (8002098 <HAL_ADC_ConfigChannel+0x294>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d11b      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 800204c:	4b12      	ldr	r3, [pc, #72]	; (8002098 <HAL_ADC_ConfigChannel+0x294>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	4a11      	ldr	r2, [pc, #68]	; (8002098 <HAL_ADC_ConfigChannel+0x294>)
 8002052:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002056:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b10      	cmp	r3, #16
 800205e:	d111      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x280>
>>>>>>> Stashed changes
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
<<<<<<< Updated upstream
 800204c:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <HAL_ADC_ConfigChannel+0x298>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a0e      	ldr	r2, [pc, #56]	; (800208c <HAL_ADC_ConfigChannel+0x29c>)
 8002052:	fba2 2303 	umull	r2, r3, r2, r3
 8002056:	0c9a      	lsrs	r2, r3, #18
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002062:	e002      	b.n	800206a <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	3b01      	subs	r3, #1
 8002068:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1f9      	bne.n	8002064 <HAL_ADC_ConfigChannel+0x274>
=======
 8002060:	4b0e      	ldr	r3, [pc, #56]	; (800209c <HAL_ADC_ConfigChannel+0x298>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a0e      	ldr	r2, [pc, #56]	; (80020a0 <HAL_ADC_ConfigChannel+0x29c>)
 8002066:	fba2 2303 	umull	r2, r3, r2, r3
 800206a:	0c9a      	lsrs	r2, r3, #18
 800206c:	4613      	mov	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4413      	add	r3, r2
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002076:	e002      	b.n	800207e <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	3b01      	subs	r3, #1
 800207c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1f9      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x274>
>>>>>>> Stashed changes
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
<<<<<<< Updated upstream
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002078:	7bfb      	ldrb	r3, [r7, #15]
}
 800207a:	4618      	mov	r0, r3
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr
 8002084:	40012700 	.word	0x40012700
 8002088:	20000008 	.word	0x20000008
 800208c:	431bde83 	.word	0x431bde83

08002090 <__NVIC_SetPriorityGrouping>:
=======
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 800208c:	7bfb      	ldrb	r3, [r7, #15]
}
 800208e:	4618      	mov	r0, r3
 8002090:	3714      	adds	r7, #20
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	40012700 	.word	0x40012700
 800209c:	20000004 	.word	0x20000004
 80020a0:	431bde83 	.word	0x431bde83

080020a4 <__NVIC_SetPriorityGrouping>:
>>>>>>> Stashed changes
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< Updated upstream
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f003 0307 	and.w	r3, r3, #7
 800209e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020a0:	4b0c      	ldr	r3, [pc, #48]	; (80020d4 <__NVIC_SetPriorityGrouping+0x44>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020a6:	68ba      	ldr	r2, [r7, #8]
 80020a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020ac:	4013      	ands	r3, r2
 80020ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020c2:	4a04      	ldr	r2, [pc, #16]	; (80020d4 <__NVIC_SetPriorityGrouping+0x44>)
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	60d3      	str	r3, [r2, #12]
}
 80020c8:	bf00      	nop
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <__NVIC_GetPriorityGrouping>:
=======
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b4:	4b0c      	ldr	r3, [pc, #48]	; (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020c0:	4013      	ands	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020d6:	4a04      	ldr	r2, [pc, #16]	; (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	60d3      	str	r3, [r2, #12]
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <__NVIC_GetPriorityGrouping>:
>>>>>>> Stashed changes
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
<<<<<<< Updated upstream
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020dc:	4b04      	ldr	r3, [pc, #16]	; (80020f0 <__NVIC_GetPriorityGrouping+0x18>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	0a1b      	lsrs	r3, r3, #8
 80020e2:	f003 0307 	and.w	r3, r3, #7
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	e000ed00 	.word	0xe000ed00

080020f4 <__NVIC_SetPriority>:
=======
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f0:	4b04      	ldr	r3, [pc, #16]	; (8002104 <__NVIC_GetPriorityGrouping+0x18>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	0a1b      	lsrs	r3, r3, #8
 80020f6:	f003 0307 	and.w	r3, r3, #7
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <__NVIC_SetPriority>:
>>>>>>> Stashed changes
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
<<<<<<< Updated upstream
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	6039      	str	r1, [r7, #0]
 80020fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002104:	2b00      	cmp	r3, #0
 8002106:	db0a      	blt.n	800211e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	b2da      	uxtb	r2, r3
 800210c:	490c      	ldr	r1, [pc, #48]	; (8002140 <__NVIC_SetPriority+0x4c>)
 800210e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002112:	0112      	lsls	r2, r2, #4
 8002114:	b2d2      	uxtb	r2, r2
 8002116:	440b      	add	r3, r1
 8002118:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
=======
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	6039      	str	r1, [r7, #0]
 8002112:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002118:	2b00      	cmp	r3, #0
 800211a:	db0a      	blt.n	8002132 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	b2da      	uxtb	r2, r3
 8002120:	490c      	ldr	r1, [pc, #48]	; (8002154 <__NVIC_SetPriority+0x4c>)
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	0112      	lsls	r2, r2, #4
 8002128:	b2d2      	uxtb	r2, r2
 800212a:	440b      	add	r3, r1
 800212c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
>>>>>>> Stashed changes
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
<<<<<<< Updated upstream
 800211c:	e00a      	b.n	8002134 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	b2da      	uxtb	r2, r3
 8002122:	4908      	ldr	r1, [pc, #32]	; (8002144 <__NVIC_SetPriority+0x50>)
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	f003 030f 	and.w	r3, r3, #15
 800212a:	3b04      	subs	r3, #4
 800212c:	0112      	lsls	r2, r2, #4
 800212e:	b2d2      	uxtb	r2, r2
 8002130:	440b      	add	r3, r1
 8002132:	761a      	strb	r2, [r3, #24]
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	e000e100 	.word	0xe000e100
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <NVIC_EncodePriority>:
=======
 8002130:	e00a      	b.n	8002148 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	b2da      	uxtb	r2, r3
 8002136:	4908      	ldr	r1, [pc, #32]	; (8002158 <__NVIC_SetPriority+0x50>)
 8002138:	79fb      	ldrb	r3, [r7, #7]
 800213a:	f003 030f 	and.w	r3, r3, #15
 800213e:	3b04      	subs	r3, #4
 8002140:	0112      	lsls	r2, r2, #4
 8002142:	b2d2      	uxtb	r2, r2
 8002144:	440b      	add	r3, r1
 8002146:	761a      	strb	r2, [r3, #24]
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	bc80      	pop	{r7}
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	e000e100 	.word	0xe000e100
 8002158:	e000ed00 	.word	0xe000ed00

0800215c <NVIC_EncodePriority>:
>>>>>>> Stashed changes
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
<<<<<<< Updated upstream
 8002148:	b480      	push	{r7}
 800214a:	b089      	sub	sp, #36	; 0x24
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	61fb      	str	r3, [r7, #28]
=======
 800215c:	b480      	push	{r7}
 800215e:	b089      	sub	sp, #36	; 0x24
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	61fb      	str	r3, [r7, #28]
>>>>>>> Stashed changes
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
<<<<<<< Updated upstream
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	f1c3 0307 	rsb	r3, r3, #7
 8002162:	2b04      	cmp	r3, #4
 8002164:	bf28      	it	cs
 8002166:	2304      	movcs	r3, #4
 8002168:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	3304      	adds	r3, #4
 800216e:	2b06      	cmp	r3, #6
 8002170:	d902      	bls.n	8002178 <NVIC_EncodePriority+0x30>
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	3b03      	subs	r3, #3
 8002176:	e000      	b.n	800217a <NVIC_EncodePriority+0x32>
 8002178:	2300      	movs	r3, #0
 800217a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800217c:	f04f 32ff 	mov.w	r2, #4294967295
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43da      	mvns	r2, r3
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	401a      	ands	r2, r3
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002190:	f04f 31ff 	mov.w	r1, #4294967295
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	fa01 f303 	lsl.w	r3, r1, r3
 800219a:	43d9      	mvns	r1, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a0:	4313      	orrs	r3, r2
         );
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3724      	adds	r7, #36	; 0x24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bc80      	pop	{r7}
 80021aa:	4770      	bx	lr

080021ac <SysTick_Config>:
=======
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f1c3 0307 	rsb	r3, r3, #7
 8002176:	2b04      	cmp	r3, #4
 8002178:	bf28      	it	cs
 800217a:	2304      	movcs	r3, #4
 800217c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	3304      	adds	r3, #4
 8002182:	2b06      	cmp	r3, #6
 8002184:	d902      	bls.n	800218c <NVIC_EncodePriority+0x30>
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	3b03      	subs	r3, #3
 800218a:	e000      	b.n	800218e <NVIC_EncodePriority+0x32>
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002190:	f04f 32ff 	mov.w	r2, #4294967295
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	43da      	mvns	r2, r3
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	401a      	ands	r2, r3
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021a4:	f04f 31ff 	mov.w	r1, #4294967295
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	fa01 f303 	lsl.w	r3, r1, r3
 80021ae:	43d9      	mvns	r1, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b4:	4313      	orrs	r3, r2
         );
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3724      	adds	r7, #36	; 0x24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr

080021c0 <SysTick_Config>:
>>>>>>> Stashed changes
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
<<<<<<< Updated upstream
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3b01      	subs	r3, #1
 80021b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021bc:	d301      	bcc.n	80021c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021be:	2301      	movs	r3, #1
 80021c0:	e00f      	b.n	80021e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021c2:	4a0a      	ldr	r2, [pc, #40]	; (80021ec <SysTick_Config+0x40>)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	3b01      	subs	r3, #1
 80021c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ca:	210f      	movs	r1, #15
 80021cc:	f04f 30ff 	mov.w	r0, #4294967295
 80021d0:	f7ff ff90 	bl	80020f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021d4:	4b05      	ldr	r3, [pc, #20]	; (80021ec <SysTick_Config+0x40>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021da:	4b04      	ldr	r3, [pc, #16]	; (80021ec <SysTick_Config+0x40>)
 80021dc:	2207      	movs	r2, #7
 80021de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	e000e010 	.word	0xe000e010

080021f0 <HAL_NVIC_SetPriorityGrouping>:
=======
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3b01      	subs	r3, #1
 80021cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021d0:	d301      	bcc.n	80021d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021d2:	2301      	movs	r3, #1
 80021d4:	e00f      	b.n	80021f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021d6:	4a0a      	ldr	r2, [pc, #40]	; (8002200 <SysTick_Config+0x40>)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	3b01      	subs	r3, #1
 80021dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021de:	210f      	movs	r1, #15
 80021e0:	f04f 30ff 	mov.w	r0, #4294967295
 80021e4:	f7ff ff90 	bl	8002108 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021e8:	4b05      	ldr	r3, [pc, #20]	; (8002200 <SysTick_Config+0x40>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ee:	4b04      	ldr	r3, [pc, #16]	; (8002200 <SysTick_Config+0x40>)
 80021f0:	2207      	movs	r2, #7
 80021f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	e000e010 	.word	0xe000e010

08002204 <HAL_NVIC_SetPriorityGrouping>:
>>>>>>> Stashed changes
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< Updated upstream
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
=======
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
>>>>>>> Stashed changes
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
<<<<<<< Updated upstream
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f7ff ff49 	bl	8002090 <__NVIC_SetPriorityGrouping>
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <HAL_NVIC_SetPriority>:
=======
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff ff49 	bl	80020a4 <__NVIC_SetPriorityGrouping>
}
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_NVIC_SetPriority>:
>>>>>>> Stashed changes
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
<<<<<<< Updated upstream
 8002206:	b580      	push	{r7, lr}
 8002208:	b086      	sub	sp, #24
 800220a:	af00      	add	r7, sp, #0
 800220c:	4603      	mov	r3, r0
 800220e:	60b9      	str	r1, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]
=======
 800221a:	b580      	push	{r7, lr}
 800221c:	b086      	sub	sp, #24
 800221e:	af00      	add	r7, sp, #0
 8002220:	4603      	mov	r3, r0
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
 8002226:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]
>>>>>>> Stashed changes
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
<<<<<<< Updated upstream
 8002218:	f7ff ff5e 	bl	80020d8 <__NVIC_GetPriorityGrouping>
 800221c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	68b9      	ldr	r1, [r7, #8]
 8002222:	6978      	ldr	r0, [r7, #20]
 8002224:	f7ff ff90 	bl	8002148 <NVIC_EncodePriority>
 8002228:	4602      	mov	r2, r0
 800222a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800222e:	4611      	mov	r1, r2
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff ff5f 	bl	80020f4 <__NVIC_SetPriority>
}
 8002236:	bf00      	nop
 8002238:	3718      	adds	r7, #24
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <HAL_SYSTICK_Config>:
=======
 800222c:	f7ff ff5e 	bl	80020ec <__NVIC_GetPriorityGrouping>
 8002230:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	68b9      	ldr	r1, [r7, #8]
 8002236:	6978      	ldr	r0, [r7, #20]
 8002238:	f7ff ff90 	bl	800215c <NVIC_EncodePriority>
 800223c:	4602      	mov	r2, r0
 800223e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002242:	4611      	mov	r1, r2
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff ff5f 	bl	8002108 <__NVIC_SetPriority>
}
 800224a:	bf00      	nop
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_SYSTICK_Config>:
>>>>>>> Stashed changes
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
<<<<<<< Updated upstream
 800223e:	b580      	push	{r7, lr}
 8002240:	b082      	sub	sp, #8
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7ff ffb0 	bl	80021ac <SysTick_Config>
 800224c:	4603      	mov	r3, r0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <HAL_GPIO_Init>:
=======
 8002252:	b580      	push	{r7, lr}
 8002254:	b082      	sub	sp, #8
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7ff ffb0 	bl	80021c0 <SysTick_Config>
 8002260:	4603      	mov	r3, r0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <HAL_GPIO_Init>:
>>>>>>> Stashed changes
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
<<<<<<< Updated upstream
 8002258:	b480      	push	{r7}
 800225a:	b087      	sub	sp, #28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002266:	2300      	movs	r3, #0
 8002268:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800226a:	2300      	movs	r3, #0
 800226c:	613b      	str	r3, [r7, #16]
=======
 800226c:	b480      	push	{r7}
 800226e:	b087      	sub	sp, #28
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002276:	2300      	movs	r3, #0
 8002278:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800227e:	2300      	movs	r3, #0
 8002280:	613b      	str	r3, [r7, #16]
>>>>>>> Stashed changes
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
<<<<<<< Updated upstream
 800226e:	e154      	b.n	800251a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	2101      	movs	r1, #1
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	fa01 f303 	lsl.w	r3, r1, r3
 800227c:	4013      	ands	r3, r2
 800227e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2b00      	cmp	r3, #0
 8002284:	f000 8146 	beq.w	8002514 <HAL_GPIO_Init+0x2bc>
=======
 8002282:	e154      	b.n	800252e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	2101      	movs	r1, #1
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	fa01 f303 	lsl.w	r3, r1, r3
 8002290:	4013      	ands	r3, r2
 8002292:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2b00      	cmp	r3, #0
 8002298:	f000 8146 	beq.w	8002528 <HAL_GPIO_Init+0x2bc>
>>>>>>> Stashed changes
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
<<<<<<< Updated upstream
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 0303 	and.w	r3, r3, #3
 8002290:	2b01      	cmp	r3, #1
 8002292:	d005      	beq.n	80022a0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800229c:	2b02      	cmp	r3, #2
 800229e:	d130      	bne.n	8002302 <HAL_GPIO_Init+0xaa>
=======
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d005      	beq.n	80022b4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d130      	bne.n	8002316 <HAL_GPIO_Init+0xaa>
>>>>>>> Stashed changes
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
<<<<<<< Updated upstream
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	2203      	movs	r2, #3
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	4013      	ands	r3, r2
 80022b6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	68da      	ldr	r2, [r3, #12]
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80022d6:	2201      	movs	r2, #1
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	43db      	mvns	r3, r3
 80022e0:	693a      	ldr	r2, [r7, #16]
 80022e2:	4013      	ands	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	091b      	lsrs	r3, r3, #4
 80022ec:	f003 0201 	and.w	r2, r3, #1
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	2b03      	cmp	r3, #3
 800230c:	d017      	beq.n	800233e <HAL_GPIO_Init+0xe6>
=======
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	2203      	movs	r2, #3
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	68da      	ldr	r2, [r3, #12]
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	4313      	orrs	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	693a      	ldr	r2, [r7, #16]
 80022e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80022ea:	2201      	movs	r2, #1
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	43db      	mvns	r3, r3
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	4013      	ands	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	091b      	lsrs	r3, r3, #4
 8002300:	f003 0201 	and.w	r2, r3, #1
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	4313      	orrs	r3, r2
 800230e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f003 0303 	and.w	r3, r3, #3
 800231e:	2b03      	cmp	r3, #3
 8002320:	d017      	beq.n	8002352 <HAL_GPIO_Init+0xe6>
>>>>>>> Stashed changes
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
<<<<<<< Updated upstream
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	2203      	movs	r2, #3
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	43db      	mvns	r3, r3
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	4013      	ands	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	4313      	orrs	r3, r2
 8002336:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	60da      	str	r2, [r3, #12]
=======
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	2203      	movs	r2, #3
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	43db      	mvns	r3, r3
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	4013      	ands	r3, r2
 8002338:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	689a      	ldr	r2, [r3, #8]
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	fa02 f303 	lsl.w	r3, r2, r3
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	4313      	orrs	r3, r2
 800234a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	60da      	str	r2, [r3, #12]
>>>>>>> Stashed changes
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
<<<<<<< Updated upstream
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d123      	bne.n	8002392 <HAL_GPIO_Init+0x13a>
=======
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f003 0303 	and.w	r3, r3, #3
 800235a:	2b02      	cmp	r3, #2
 800235c:	d123      	bne.n	80023a6 <HAL_GPIO_Init+0x13a>
>>>>>>> Stashed changes
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
<<<<<<< Updated upstream
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	08da      	lsrs	r2, r3, #3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	3208      	adds	r2, #8
 8002352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002356:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	220f      	movs	r2, #15
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	43db      	mvns	r3, r3
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	4013      	ands	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	691a      	ldr	r2, [r3, #16]
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	f003 0307 	and.w	r3, r3, #7
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	4313      	orrs	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	08da      	lsrs	r2, r3, #3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3208      	adds	r2, #8
 800238c:	6939      	ldr	r1, [r7, #16]
 800238e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
=======
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	08da      	lsrs	r2, r3, #3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	3208      	adds	r2, #8
 8002366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800236a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	220f      	movs	r2, #15
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	43db      	mvns	r3, r3
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	4013      	ands	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	691a      	ldr	r2, [r3, #16]
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	4313      	orrs	r3, r2
 8002396:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	08da      	lsrs	r2, r3, #3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3208      	adds	r2, #8
 80023a0:	6939      	ldr	r1, [r7, #16]
 80023a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
>>>>>>> Stashed changes
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
<<<<<<< Updated upstream
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	2203      	movs	r2, #3
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	43db      	mvns	r3, r3
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	4013      	ands	r3, r2
 80023a8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f003 0203 	and.w	r2, r3, #3
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	601a      	str	r2, [r3, #0]
=======
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	2203      	movs	r2, #3
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4013      	ands	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f003 0203 	and.w	r2, r3, #3
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	601a      	str	r2, [r3, #0]
>>>>>>> Stashed changes

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
<<<<<<< Updated upstream
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	f000 80a0 	beq.w	8002514 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d4:	4b58      	ldr	r3, [pc, #352]	; (8002538 <HAL_GPIO_Init+0x2e0>)
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	4a57      	ldr	r2, [pc, #348]	; (8002538 <HAL_GPIO_Init+0x2e0>)
 80023da:	f043 0301 	orr.w	r3, r3, #1
 80023de:	6213      	str	r3, [r2, #32]
 80023e0:	4b55      	ldr	r3, [pc, #340]	; (8002538 <HAL_GPIO_Init+0x2e0>)
 80023e2:	6a1b      	ldr	r3, [r3, #32]
 80023e4:	f003 0301 	and.w	r3, r3, #1
 80023e8:	60bb      	str	r3, [r7, #8]
 80023ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80023ec:	4a53      	ldr	r2, [pc, #332]	; (800253c <HAL_GPIO_Init+0x2e4>)
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	089b      	lsrs	r3, r3, #2
 80023f2:	3302      	adds	r3, #2
 80023f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023f8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	f003 0303 	and.w	r3, r3, #3
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	220f      	movs	r2, #15
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	43db      	mvns	r3, r3
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	4013      	ands	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a4b      	ldr	r2, [pc, #300]	; (8002540 <HAL_GPIO_Init+0x2e8>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d019      	beq.n	800244c <HAL_GPIO_Init+0x1f4>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4a4a      	ldr	r2, [pc, #296]	; (8002544 <HAL_GPIO_Init+0x2ec>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d013      	beq.n	8002448 <HAL_GPIO_Init+0x1f0>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4a49      	ldr	r2, [pc, #292]	; (8002548 <HAL_GPIO_Init+0x2f0>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d00d      	beq.n	8002444 <HAL_GPIO_Init+0x1ec>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a48      	ldr	r2, [pc, #288]	; (800254c <HAL_GPIO_Init+0x2f4>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d007      	beq.n	8002440 <HAL_GPIO_Init+0x1e8>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4a47      	ldr	r2, [pc, #284]	; (8002550 <HAL_GPIO_Init+0x2f8>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d101      	bne.n	800243c <HAL_GPIO_Init+0x1e4>
 8002438:	2304      	movs	r3, #4
 800243a:	e008      	b.n	800244e <HAL_GPIO_Init+0x1f6>
 800243c:	2305      	movs	r3, #5
 800243e:	e006      	b.n	800244e <HAL_GPIO_Init+0x1f6>
 8002440:	2303      	movs	r3, #3
 8002442:	e004      	b.n	800244e <HAL_GPIO_Init+0x1f6>
 8002444:	2302      	movs	r3, #2
 8002446:	e002      	b.n	800244e <HAL_GPIO_Init+0x1f6>
 8002448:	2301      	movs	r3, #1
 800244a:	e000      	b.n	800244e <HAL_GPIO_Init+0x1f6>
 800244c:	2300      	movs	r3, #0
 800244e:	697a      	ldr	r2, [r7, #20]
 8002450:	f002 0203 	and.w	r2, r2, #3
 8002454:	0092      	lsls	r2, r2, #2
 8002456:	4093      	lsls	r3, r2
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	4313      	orrs	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800245e:	4937      	ldr	r1, [pc, #220]	; (800253c <HAL_GPIO_Init+0x2e4>)
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	089b      	lsrs	r3, r3, #2
 8002464:	3302      	adds	r3, #2
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800246c:	4b39      	ldr	r3, [pc, #228]	; (8002554 <HAL_GPIO_Init+0x2fc>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	43db      	mvns	r3, r3
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	4013      	ands	r3, r2
 800247a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	4313      	orrs	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002490:	4a30      	ldr	r2, [pc, #192]	; (8002554 <HAL_GPIO_Init+0x2fc>)
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002496:	4b2f      	ldr	r3, [pc, #188]	; (8002554 <HAL_GPIO_Init+0x2fc>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	43db      	mvns	r3, r3
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4013      	ands	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80024ba:	4a26      	ldr	r2, [pc, #152]	; (8002554 <HAL_GPIO_Init+0x2fc>)
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024c0:	4b24      	ldr	r3, [pc, #144]	; (8002554 <HAL_GPIO_Init+0x2fc>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	43db      	mvns	r3, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4013      	ands	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d003      	beq.n	80024e4 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80024e4:	4a1b      	ldr	r2, [pc, #108]	; (8002554 <HAL_GPIO_Init+0x2fc>)
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024ea:	4b1a      	ldr	r3, [pc, #104]	; (8002554 <HAL_GPIO_Init+0x2fc>)
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	43db      	mvns	r3, r3
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4013      	ands	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4313      	orrs	r3, r2
 800250c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800250e:	4a11      	ldr	r2, [pc, #68]	; (8002554 <HAL_GPIO_Init+0x2fc>)
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	60d3      	str	r3, [r2, #12]
=======
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f000 80a0 	beq.w	8002528 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023e8:	4b58      	ldr	r3, [pc, #352]	; (800254c <HAL_GPIO_Init+0x2e0>)
 80023ea:	6a1b      	ldr	r3, [r3, #32]
 80023ec:	4a57      	ldr	r2, [pc, #348]	; (800254c <HAL_GPIO_Init+0x2e0>)
 80023ee:	f043 0301 	orr.w	r3, r3, #1
 80023f2:	6213      	str	r3, [r2, #32]
 80023f4:	4b55      	ldr	r3, [pc, #340]	; (800254c <HAL_GPIO_Init+0x2e0>)
 80023f6:	6a1b      	ldr	r3, [r3, #32]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002400:	4a53      	ldr	r2, [pc, #332]	; (8002550 <HAL_GPIO_Init+0x2e4>)
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	089b      	lsrs	r3, r3, #2
 8002406:	3302      	adds	r3, #2
 8002408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800240c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	f003 0303 	and.w	r3, r3, #3
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	220f      	movs	r2, #15
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	43db      	mvns	r3, r3
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	4013      	ands	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a4b      	ldr	r2, [pc, #300]	; (8002554 <HAL_GPIO_Init+0x2e8>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d019      	beq.n	8002460 <HAL_GPIO_Init+0x1f4>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	4a4a      	ldr	r2, [pc, #296]	; (8002558 <HAL_GPIO_Init+0x2ec>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d013      	beq.n	800245c <HAL_GPIO_Init+0x1f0>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a49      	ldr	r2, [pc, #292]	; (800255c <HAL_GPIO_Init+0x2f0>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d00d      	beq.n	8002458 <HAL_GPIO_Init+0x1ec>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a48      	ldr	r2, [pc, #288]	; (8002560 <HAL_GPIO_Init+0x2f4>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d007      	beq.n	8002454 <HAL_GPIO_Init+0x1e8>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a47      	ldr	r2, [pc, #284]	; (8002564 <HAL_GPIO_Init+0x2f8>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d101      	bne.n	8002450 <HAL_GPIO_Init+0x1e4>
 800244c:	2304      	movs	r3, #4
 800244e:	e008      	b.n	8002462 <HAL_GPIO_Init+0x1f6>
 8002450:	2305      	movs	r3, #5
 8002452:	e006      	b.n	8002462 <HAL_GPIO_Init+0x1f6>
 8002454:	2303      	movs	r3, #3
 8002456:	e004      	b.n	8002462 <HAL_GPIO_Init+0x1f6>
 8002458:	2302      	movs	r3, #2
 800245a:	e002      	b.n	8002462 <HAL_GPIO_Init+0x1f6>
 800245c:	2301      	movs	r3, #1
 800245e:	e000      	b.n	8002462 <HAL_GPIO_Init+0x1f6>
 8002460:	2300      	movs	r3, #0
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	f002 0203 	and.w	r2, r2, #3
 8002468:	0092      	lsls	r2, r2, #2
 800246a:	4093      	lsls	r3, r2
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002472:	4937      	ldr	r1, [pc, #220]	; (8002550 <HAL_GPIO_Init+0x2e4>)
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	089b      	lsrs	r3, r3, #2
 8002478:	3302      	adds	r3, #2
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002480:	4b39      	ldr	r3, [pc, #228]	; (8002568 <HAL_GPIO_Init+0x2fc>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	43db      	mvns	r3, r3
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	4013      	ands	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d003      	beq.n	80024a4 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80024a4:	4a30      	ldr	r2, [pc, #192]	; (8002568 <HAL_GPIO_Init+0x2fc>)
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80024aa:	4b2f      	ldr	r3, [pc, #188]	; (8002568 <HAL_GPIO_Init+0x2fc>)
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	43db      	mvns	r3, r3
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4013      	ands	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d003      	beq.n	80024ce <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80024ce:	4a26      	ldr	r2, [pc, #152]	; (8002568 <HAL_GPIO_Init+0x2fc>)
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024d4:	4b24      	ldr	r3, [pc, #144]	; (8002568 <HAL_GPIO_Init+0x2fc>)
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	43db      	mvns	r3, r3
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	4013      	ands	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d003      	beq.n	80024f8 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80024f8:	4a1b      	ldr	r2, [pc, #108]	; (8002568 <HAL_GPIO_Init+0x2fc>)
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024fe:	4b1a      	ldr	r3, [pc, #104]	; (8002568 <HAL_GPIO_Init+0x2fc>)
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	43db      	mvns	r3, r3
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	4013      	ands	r3, r2
 800250c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d003      	beq.n	8002522 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	4313      	orrs	r3, r2
 8002520:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002522:	4a11      	ldr	r2, [pc, #68]	; (8002568 <HAL_GPIO_Init+0x2fc>)
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	60d3      	str	r3, [r2, #12]
>>>>>>> Stashed changes
      }
    }

    position++;
<<<<<<< Updated upstream
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	3301      	adds	r3, #1
 8002518:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	fa22 f303 	lsr.w	r3, r2, r3
 8002524:	2b00      	cmp	r3, #0
 8002526:	f47f aea3 	bne.w	8002270 <HAL_GPIO_Init+0x18>
  }
}
 800252a:	bf00      	nop
 800252c:	bf00      	nop
 800252e:	371c      	adds	r7, #28
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40023800 	.word	0x40023800
 800253c:	40010000 	.word	0x40010000
 8002540:	40020000 	.word	0x40020000
 8002544:	40020400 	.word	0x40020400
 8002548:	40020800 	.word	0x40020800
 800254c:	40020c00 	.word	0x40020c00
 8002550:	40021000 	.word	0x40021000
 8002554:	40010400 	.word	0x40010400

08002558 <HAL_GPIO_WritePin>:
=======
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	3301      	adds	r3, #1
 800252c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	fa22 f303 	lsr.w	r3, r2, r3
 8002538:	2b00      	cmp	r3, #0
 800253a:	f47f aea3 	bne.w	8002284 <HAL_GPIO_Init+0x18>
  }
}
 800253e:	bf00      	nop
 8002540:	bf00      	nop
 8002542:	371c      	adds	r7, #28
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800
 8002550:	40010000 	.word	0x40010000
 8002554:	40020000 	.word	0x40020000
 8002558:	40020400 	.word	0x40020400
 800255c:	40020800 	.word	0x40020800
 8002560:	40020c00 	.word	0x40020c00
 8002564:	40021000 	.word	0x40021000
 8002568:	40010400 	.word	0x40010400

0800256c <HAL_GPIO_WritePin>:
>>>>>>> Stashed changes
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
<<<<<<< Updated upstream
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	460b      	mov	r3, r1
 8002562:	807b      	strh	r3, [r7, #2]
 8002564:	4613      	mov	r3, r2
 8002566:	707b      	strb	r3, [r7, #1]
=======
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	807b      	strh	r3, [r7, #2]
 8002578:	4613      	mov	r3, r2
 800257a:	707b      	strb	r3, [r7, #1]
>>>>>>> Stashed changes
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
<<<<<<< Updated upstream
 8002568:	787b      	ldrb	r3, [r7, #1]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d003      	beq.n	8002576 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800256e:	887a      	ldrh	r2, [r7, #2]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	619a      	str	r2, [r3, #24]
=======
 800257c:	787b      	ldrb	r3, [r7, #1]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002582:	887a      	ldrh	r2, [r7, #2]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	619a      	str	r2, [r3, #24]
>>>>>>> Stashed changes
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
<<<<<<< Updated upstream
 8002574:	e003      	b.n	800257e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002576:	887b      	ldrh	r3, [r7, #2]
 8002578:	041a      	lsls	r2, r3, #16
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	619a      	str	r2, [r3, #24]
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr

08002588 <HAL_LCD_Init>:
=======
 8002588:	e003      	b.n	8002592 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800258a:	887b      	ldrh	r3, [r7, #2]
 800258c:	041a      	lsls	r2, r3, #16
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	619a      	str	r2, [r3, #24]
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr

0800259c <HAL_LCD_Init>:
>>>>>>> Stashed changes
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
<<<<<<< Updated upstream
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002590:	2300      	movs	r3, #0
 8002592:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 8002594:	2300      	movs	r3, #0
 8002596:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e0a8      	b.n	80026f4 <HAL_LCD_Init+0x16c>
=======
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80025a4:	2300      	movs	r3, #0
 80025a6:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 80025a8:	2300      	movs	r3, #0
 80025aa:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e0a8      	b.n	8002708 <HAL_LCD_Init+0x16c>
>>>>>>> Stashed changes
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
<<<<<<< Updated upstream
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d106      	bne.n	80025bc <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff f96e 	bl	8001898 <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2202      	movs	r2, #2
 80025c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 0201 	bic.w	r2, r2, #1
 80025d2:	601a      	str	r2, [r3, #0]
=======
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d106      	bne.n	80025d0 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7ff f96e 	bl	80018ac <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2202      	movs	r2, #2
 80025d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 0201 	bic.w	r2, r2, #1
 80025e6:	601a      	str	r2, [r3, #0]
>>>>>>> Stashed changes
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
<<<<<<< Updated upstream
 80025d4:	2300      	movs	r3, #0
 80025d6:	73fb      	strb	r3, [r7, #15]
 80025d8:	e00a      	b.n	80025f0 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	7bfb      	ldrb	r3, [r7, #15]
 80025e0:	3304      	adds	r3, #4
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4413      	add	r3, r2
 80025e6:	2200      	movs	r2, #0
 80025e8:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	3301      	adds	r3, #1
 80025ee:	73fb      	strb	r3, [r7, #15]
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
 80025f2:	2b0f      	cmp	r3, #15
 80025f4:	d9f1      	bls.n	80025da <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	689a      	ldr	r2, [r3, #8]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f042 0204 	orr.w	r2, r2, #4
 8002604:	609a      	str	r2, [r3, #8]
=======
 80025e8:	2300      	movs	r3, #0
 80025ea:	73fb      	strb	r3, [r7, #15]
 80025ec:	e00a      	b.n	8002604 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	7bfb      	ldrb	r3, [r7, #15]
 80025f4:	3304      	adds	r3, #4
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4413      	add	r3, r2
 80025fa:	2200      	movs	r2, #0
 80025fc:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	3301      	adds	r3, #1
 8002602:	73fb      	strb	r3, [r7, #15]
 8002604:	7bfb      	ldrb	r3, [r7, #15]
 8002606:	2b0f      	cmp	r3, #15
 8002608:	d9f1      	bls.n	80025ee <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f042 0204 	orr.w	r2, r2, #4
 8002618:	609a      	str	r2, [r3, #8]
>>>>>>> Stashed changes
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
<<<<<<< Updated upstream
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	4b3b      	ldr	r3, [pc, #236]	; (80026fc <HAL_LCD_Init+0x174>)
 800260e:	4013      	ands	r3, r2
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	6851      	ldr	r1, [r2, #4]
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6892      	ldr	r2, [r2, #8]
 8002618:	4311      	orrs	r1, r2
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800261e:	4311      	orrs	r1, r2
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002624:	4311      	orrs	r1, r2
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	69d2      	ldr	r2, [r2, #28]
 800262a:	4311      	orrs	r1, r2
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6a12      	ldr	r2, [r2, #32]
 8002630:	4311      	orrs	r1, r2
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	6992      	ldr	r2, [r2, #24]
 8002636:	4311      	orrs	r1, r2
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800263c:	4311      	orrs	r1, r2
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	6812      	ldr	r2, [r2, #0]
 8002642:	430b      	orrs	r3, r1
 8002644:	6053      	str	r3, [r2, #4]
=======
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	4b3b      	ldr	r3, [pc, #236]	; (8002710 <HAL_LCD_Init+0x174>)
 8002622:	4013      	ands	r3, r2
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6851      	ldr	r1, [r2, #4]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6892      	ldr	r2, [r2, #8]
 800262c:	4311      	orrs	r1, r2
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002632:	4311      	orrs	r1, r2
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002638:	4311      	orrs	r1, r2
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	69d2      	ldr	r2, [r2, #28]
 800263e:	4311      	orrs	r1, r2
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	6a12      	ldr	r2, [r2, #32]
 8002644:	4311      	orrs	r1, r2
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	6992      	ldr	r2, [r2, #24]
 800264a:	4311      	orrs	r1, r2
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002650:	4311      	orrs	r1, r2
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	6812      	ldr	r2, [r2, #0]
 8002656:	430b      	orrs	r3, r1
 8002658:	6053      	str	r3, [r2, #4]
>>>>>>> Stashed changes
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
<<<<<<< Updated upstream
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 f94e 	bl	80028e8 <LCD_WaitForSynchro>
=======
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 f94e 	bl	80028fc <LCD_WaitForSynchro>
>>>>>>> Stashed changes
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
<<<<<<< Updated upstream
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	68da      	ldr	r2, [r3, #12]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	431a      	orrs	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	431a      	orrs	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	430a      	orrs	r2, r1
 8002672:	601a      	str	r2, [r3, #0]
=======
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	68da      	ldr	r2, [r3, #12]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	431a      	orrs	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	431a      	orrs	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	601a      	str	r2, [r3, #0]
>>>>>>> Stashed changes
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
<<<<<<< Updated upstream
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f042 0201 	orr.w	r2, r2, #1
 8002682:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002684:	f7ff fa42 	bl	8001b0c <HAL_GetTick>
 8002688:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800268a:	e00c      	b.n	80026a6 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800268c:	f7ff fa3e 	bl	8001b0c <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800269a:	d904      	bls.n	80026a6 <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2208      	movs	r2, #8
 80026a0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e026      	b.n	80026f4 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f003 0301 	and.w	r3, r3, #1
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d1eb      	bne.n	800268c <HAL_LCD_Init+0x104>
=======
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f042 0201 	orr.w	r2, r2, #1
 8002696:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002698:	f7ff fa42 	bl	8001b20 <HAL_GetTick>
 800269c:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800269e:	e00c      	b.n	80026ba <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80026a0:	f7ff fa3e 	bl	8001b20 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026ae:	d904      	bls.n	80026ba <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2208      	movs	r2, #8
 80026b4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e026      	b.n	8002708 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d1eb      	bne.n	80026a0 <HAL_LCD_Init+0x104>
>>>>>>> Stashed changes
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
<<<<<<< Updated upstream
 80026b4:	f7ff fa2a 	bl	8001b0c <HAL_GetTick>
 80026b8:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80026ba:	e00c      	b.n	80026d6 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80026bc:	f7ff fa26 	bl	8001b0c <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026ca:	d904      	bls.n	80026d6 <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2210      	movs	r2, #16
 80026d0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e00e      	b.n	80026f4 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 0310 	and.w	r3, r3, #16
 80026e0:	2b10      	cmp	r3, #16
 80026e2:	d1eb      	bne.n	80026bc <HAL_LCD_Init+0x134>
=======
 80026c8:	f7ff fa2a 	bl	8001b20 <HAL_GetTick>
 80026cc:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80026ce:	e00c      	b.n	80026ea <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80026d0:	f7ff fa26 	bl	8001b20 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026de:	d904      	bls.n	80026ea <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2210      	movs	r2, #16
 80026e4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e00e      	b.n	8002708 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f003 0310 	and.w	r3, r3, #16
 80026f4:	2b10      	cmp	r3, #16
 80026f6:	d1eb      	bne.n	80026d0 <HAL_LCD_Init+0x134>
>>>>>>> Stashed changes
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
<<<<<<< Updated upstream
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	fc00000f 	.word	0xfc00000f

08002700 <HAL_LCD_Write>:
=======
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	3710      	adds	r7, #16
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	fc00000f 	.word	0xfc00000f

08002714 <HAL_LCD_Write>:
>>>>>>> Stashed changes
  * @param  RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param  Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
<<<<<<< Updated upstream
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
 800270c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00; 
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b01      	cmp	r3, #1
 800271c:	d005      	beq.n	800272a <HAL_LCD_Write+0x2a>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d144      	bne.n	80027b4 <HAL_LCD_Write+0xb4>
=======
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
 8002720:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00; 
 8002722:	2300      	movs	r3, #0
 8002724:	617b      	str	r3, [r7, #20]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b01      	cmp	r3, #1
 8002730:	d005      	beq.n	800273e <HAL_LCD_Write+0x2a>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002738:	b2db      	uxtb	r3, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d144      	bne.n	80027c8 <HAL_LCD_Write+0xb4>
>>>>>>> Stashed changes
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));
    
    if(hlcd->State == HAL_LCD_STATE_READY)
<<<<<<< Updated upstream
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002730:	b2db      	uxtb	r3, r3
 8002732:	2b01      	cmp	r3, #1
 8002734:	d12a      	bne.n	800278c <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800273c:	2b01      	cmp	r3, #1
 800273e:	d101      	bne.n	8002744 <HAL_LCD_Write+0x44>
 8002740:	2302      	movs	r3, #2
 8002742:	e038      	b.n	80027b6 <HAL_LCD_Write+0xb6>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2202      	movs	r2, #2
 8002750:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8002754:	f7ff f9da 	bl	8001b0c <HAL_GetTick>
 8002758:	6178      	str	r0, [r7, #20]
      
      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800275a:	e010      	b.n	800277e <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800275c:	f7ff f9d6 	bl	8001b0c <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800276a:	d908      	bls.n	800277e <HAL_LCD_Write+0x7e>
        { 
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2202      	movs	r2, #2
 8002770:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          
          return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e01b      	b.n	80027b6 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f003 0304 	and.w	r3, r3, #4
 8002788:	2b04      	cmp	r3, #4
 800278a:	d0e7      	beq.n	800275c <HAL_LCD_Write+0x5c>
=======
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b01      	cmp	r3, #1
 8002748:	d12a      	bne.n	80027a0 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002750:	2b01      	cmp	r3, #1
 8002752:	d101      	bne.n	8002758 <HAL_LCD_Write+0x44>
 8002754:	2302      	movs	r3, #2
 8002756:	e038      	b.n	80027ca <HAL_LCD_Write+0xb6>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2202      	movs	r2, #2
 8002764:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8002768:	f7ff f9da 	bl	8001b20 <HAL_GetTick>
 800276c:	6178      	str	r0, [r7, #20]
      
      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800276e:	e010      	b.n	8002792 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002770:	f7ff f9d6 	bl	8001b20 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800277e:	d908      	bls.n	8002792 <HAL_LCD_Write+0x7e>
        { 
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2202      	movs	r2, #2
 8002784:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          
          return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e01b      	b.n	80027ca <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	2b04      	cmp	r3, #4
 800279e:	d0e7      	beq.n	8002770 <HAL_LCD_Write+0x5c>
>>>>>>> Stashed changes
        } 
      }
    }
    
    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
<<<<<<< Updated upstream
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	3304      	adds	r3, #4
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	685a      	ldr	r2, [r3, #4]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	401a      	ands	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6819      	ldr	r1, [r3, #0]
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	431a      	orrs	r2, r3
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	3304      	adds	r3, #4
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80027b0:	2300      	movs	r3, #0
 80027b2:	e000      	b.n	80027b6 <HAL_LCD_Write+0xb6>
=======
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	3304      	adds	r3, #4
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	4413      	add	r3, r2
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	401a      	ands	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6819      	ldr	r1, [r3, #0]
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	431a      	orrs	r2, r3
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	3304      	adds	r3, #4
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80027c4:	2300      	movs	r3, #0
 80027c6:	e000      	b.n	80027ca <HAL_LCD_Write+0xb6>
>>>>>>> Stashed changes
  }
  else
  {
    return HAL_ERROR;
<<<<<<< Updated upstream
 80027b4:	2301      	movs	r3, #1
  }
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3718      	adds	r7, #24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_LCD_Clear>:
=======
 80027c8:	2301      	movs	r3, #1
  }
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3718      	adds	r7, #24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <HAL_LCD_Clear>:
>>>>>>> Stashed changes
  * @brief Clears the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
<<<<<<< Updated upstream
 80027be:	b580      	push	{r7, lr}
 80027c0:	b084      	sub	sp, #16
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 80027c6:	2300      	movs	r3, #0
 80027c8:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80027ca:	2300      	movs	r3, #0
 80027cc:	60fb      	str	r3, [r7, #12]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d005      	beq.n	80027e6 <HAL_LCD_Clear+0x28>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d140      	bne.n	8002868 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d101      	bne.n	80027f4 <HAL_LCD_Clear+0x36>
 80027f0:	2302      	movs	r3, #2
 80027f2:	e03a      	b.n	800286a <HAL_LCD_Clear+0xac>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    hlcd->State = HAL_LCD_STATE_BUSY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2202      	movs	r2, #2
 8002800:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002804:	f7ff f982 	bl	8001b0c <HAL_GetTick>
 8002808:	60b8      	str	r0, [r7, #8]
    
    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800280a:	e010      	b.n	800282e <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800280c:	f7ff f97e 	bl	8001b0c <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800281a:	d908      	bls.n	800282e <HAL_LCD_Clear+0x70>
      { 
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2202      	movs	r2, #2
 8002820:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e01d      	b.n	800286a <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	2b04      	cmp	r3, #4
 800283a:	d0e7      	beq.n	800280c <HAL_LCD_Clear+0x4e>
=======
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b084      	sub	sp, #16
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 80027da:	2300      	movs	r3, #0
 80027dc:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	60fb      	str	r3, [r7, #12]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d005      	beq.n	80027fa <HAL_LCD_Clear+0x28>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d140      	bne.n	800287c <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002800:	2b01      	cmp	r3, #1
 8002802:	d101      	bne.n	8002808 <HAL_LCD_Clear+0x36>
 8002804:	2302      	movs	r3, #2
 8002806:	e03a      	b.n	800287e <HAL_LCD_Clear+0xac>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    hlcd->State = HAL_LCD_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002818:	f7ff f982 	bl	8001b20 <HAL_GetTick>
 800281c:	60b8      	str	r0, [r7, #8]
    
    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800281e:	e010      	b.n	8002842 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002820:	f7ff f97e 	bl	8001b20 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800282e:	d908      	bls.n	8002842 <HAL_LCD_Clear+0x70>
      { 
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2202      	movs	r2, #2
 8002834:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e01d      	b.n	800287e <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b04      	cmp	r3, #4
 800284e:	d0e7      	beq.n	8002820 <HAL_LCD_Clear+0x4e>
>>>>>>> Stashed changes
      } 
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
<<<<<<< Updated upstream
 800283c:	2300      	movs	r3, #0
 800283e:	60fb      	str	r3, [r7, #12]
 8002840:	e00a      	b.n	8002858 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	3304      	adds	r3, #4
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	2200      	movs	r2, #0
 8002850:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	3301      	adds	r3, #1
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2b0f      	cmp	r3, #15
 800285c:	d9f1      	bls.n	8002842 <HAL_LCD_Clear+0x84>
=======
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	e00a      	b.n	800286c <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	3304      	adds	r3, #4
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	2200      	movs	r2, #0
 8002864:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	3301      	adds	r3, #1
 800286a:	60fb      	str	r3, [r7, #12]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2b0f      	cmp	r3, #15
 8002870:	d9f1      	bls.n	8002856 <HAL_LCD_Clear+0x84>
>>>>>>> Stashed changes
    }
    
    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);     
<<<<<<< Updated upstream
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 f807 	bl	8002872 <HAL_LCD_UpdateDisplayRequest>
    
    return HAL_OK;
 8002864:	2300      	movs	r3, #0
 8002866:	e000      	b.n	800286a <HAL_LCD_Clear+0xac>
=======
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f807 	bl	8002886 <HAL_LCD_UpdateDisplayRequest>
    
    return HAL_OK;
 8002878:	2300      	movs	r3, #0
 800287a:	e000      	b.n	800287e <HAL_LCD_Clear+0xac>
>>>>>>> Stashed changes
  }
  else
  {
    return HAL_ERROR;
<<<<<<< Updated upstream
 8002868:	2301      	movs	r3, #1
  }
}
 800286a:	4618      	mov	r0, r3
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_LCD_UpdateDisplayRequest>:
=======
 800287c:	2301      	movs	r3, #1
  }
}
 800287e:	4618      	mov	r0, r3
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_LCD_UpdateDisplayRequest>:
>>>>>>> Stashed changes
  *         for which commons are active (depending on DUTY). For example if 
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.    
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
<<<<<<< Updated upstream
 8002872:	b580      	push	{r7, lr}
 8002874:	b084      	sub	sp, #16
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2208      	movs	r2, #8
 8002884:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f042 0204 	orr.w	r2, r2, #4
 8002894:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002896:	f7ff f939 	bl	8001b0c <HAL_GetTick>
 800289a:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800289c:	e010      	b.n	80028c0 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800289e:	f7ff f935 	bl	8001b0c <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028ac:	d908      	bls.n	80028c0 <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2204      	movs	r2, #4
 80028b2:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e00f      	b.n	80028e0 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 0308 	and.w	r3, r3, #8
 80028ca:	2b08      	cmp	r3, #8
 80028cc:	d1e7      	bne.n	800289e <HAL_LCD_UpdateDisplayRequest+0x2c>
=======
 8002886:	b580      	push	{r7, lr}
 8002888:	b084      	sub	sp, #16
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2208      	movs	r2, #8
 8002898:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f042 0204 	orr.w	r2, r2, #4
 80028a8:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 80028aa:	f7ff f939 	bl	8001b20 <HAL_GetTick>
 80028ae:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80028b0:	e010      	b.n	80028d4 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80028b2:	f7ff f935 	bl	8001b20 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028c0:	d908      	bls.n	80028d4 <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2204      	movs	r2, #4
 80028c6:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e00f      	b.n	80028f4 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f003 0308 	and.w	r3, r3, #8
 80028de:	2b08      	cmp	r3, #8
 80028e0:	d1e7      	bne.n	80028b2 <HAL_LCD_UpdateDisplayRequest+0x2c>
>>>>>>> Stashed changes
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
<<<<<<< Updated upstream
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2201      	movs	r2, #1
 80028d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3710      	adds	r7, #16
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <LCD_WaitForSynchro>:
=======
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <LCD_WaitForSynchro>:
>>>>>>> Stashed changes
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
<<<<<<< Updated upstream
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 80028f0:	2300      	movs	r3, #0
 80028f2:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 80028f4:	f7ff f90a 	bl	8001b0c <HAL_GetTick>
 80028f8:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80028fa:	e00c      	b.n	8002916 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80028fc:	f7ff f906 	bl	8001b0c <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800290a:	d904      	bls.n	8002916 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e007      	b.n	8002926 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f003 0320 	and.w	r3, r3, #32
 8002920:	2b20      	cmp	r3, #32
 8002922:	d1eb      	bne.n	80028fc <LCD_WaitForSynchro+0x14>
=======
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 8002904:	2300      	movs	r3, #0
 8002906:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002908:	f7ff f90a 	bl	8001b20 <HAL_GetTick>
 800290c:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800290e:	e00c      	b.n	800292a <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002910:	f7ff f906 	bl	8001b20 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800291e:	d904      	bls.n	800292a <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e007      	b.n	800293a <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f003 0320 	and.w	r3, r3, #32
 8002934:	2b20      	cmp	r3, #32
 8002936:	d1eb      	bne.n	8002910 <LCD_WaitForSynchro+0x14>
>>>>>>> Stashed changes
    }
  }

  return HAL_OK;
<<<<<<< Updated upstream
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
	...

08002930 <HAL_RCC_OscConfig>:
=======
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
	...

08002944 <HAL_RCC_OscConfig>:
>>>>>>> Stashed changes
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
<<<<<<< Updated upstream
 8002930:	b580      	push	{r7, lr}
 8002932:	b088      	sub	sp, #32
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
=======
 8002944:	b580      	push	{r7, lr}
 8002946:	b088      	sub	sp, #32
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
>>>>>>> Stashed changes
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
<<<<<<< Updated upstream
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e31d      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
=======
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e31d      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
>>>>>>> Stashed changes
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
<<<<<<< Updated upstream
 8002942:	4b94      	ldr	r3, [pc, #592]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 030c 	and.w	r3, r3, #12
 800294a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800294c:	4b91      	ldr	r3, [pc, #580]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002954:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	2b00      	cmp	r3, #0
 8002960:	d07b      	beq.n	8002a5a <HAL_RCC_OscConfig+0x12a>
=======
 8002956:	4b94      	ldr	r3, [pc, #592]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 030c 	and.w	r3, r3, #12
 800295e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002960:	4b91      	ldr	r3, [pc, #580]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002968:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b00      	cmp	r3, #0
 8002974:	d07b      	beq.n	8002a6e <HAL_RCC_OscConfig+0x12a>
>>>>>>> Stashed changes
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
<<<<<<< Updated upstream
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	2b08      	cmp	r3, #8
 8002966:	d006      	beq.n	8002976 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	2b0c      	cmp	r3, #12
 800296c:	d10f      	bne.n	800298e <HAL_RCC_OscConfig+0x5e>
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002974:	d10b      	bne.n	800298e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002976:	4b87      	ldr	r3, [pc, #540]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d06a      	beq.n	8002a58 <HAL_RCC_OscConfig+0x128>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d166      	bne.n	8002a58 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e2f7      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
=======
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	2b08      	cmp	r3, #8
 800297a:	d006      	beq.n	800298a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	2b0c      	cmp	r3, #12
 8002980:	d10f      	bne.n	80029a2 <HAL_RCC_OscConfig+0x5e>
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002988:	d10b      	bne.n	80029a2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800298a:	4b87      	ldr	r3, [pc, #540]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d06a      	beq.n	8002a6c <HAL_RCC_OscConfig+0x128>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d166      	bne.n	8002a6c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e2f7      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
>>>>>>> Stashed changes
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
<<<<<<< Updated upstream
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d106      	bne.n	80029a4 <HAL_RCC_OscConfig+0x74>
 8002996:	4b7f      	ldr	r3, [pc, #508]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a7e      	ldr	r2, [pc, #504]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 800299c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a0:	6013      	str	r3, [r2, #0]
 80029a2:	e02d      	b.n	8002a00 <HAL_RCC_OscConfig+0xd0>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d10c      	bne.n	80029c6 <HAL_RCC_OscConfig+0x96>
 80029ac:	4b79      	ldr	r3, [pc, #484]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a78      	ldr	r2, [pc, #480]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029b6:	6013      	str	r3, [r2, #0]
 80029b8:	4b76      	ldr	r3, [pc, #472]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a75      	ldr	r2, [pc, #468]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029c2:	6013      	str	r3, [r2, #0]
 80029c4:	e01c      	b.n	8002a00 <HAL_RCC_OscConfig+0xd0>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	2b05      	cmp	r3, #5
 80029cc:	d10c      	bne.n	80029e8 <HAL_RCC_OscConfig+0xb8>
 80029ce:	4b71      	ldr	r3, [pc, #452]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a70      	ldr	r2, [pc, #448]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	4b6e      	ldr	r3, [pc, #440]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a6d      	ldr	r2, [pc, #436]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e00b      	b.n	8002a00 <HAL_RCC_OscConfig+0xd0>
 80029e8:	4b6a      	ldr	r3, [pc, #424]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a69      	ldr	r2, [pc, #420]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	4b67      	ldr	r3, [pc, #412]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a66      	ldr	r2, [pc, #408]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 80029fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d013      	beq.n	8002a30 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a08:	f7ff f880 	bl	8001b0c <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a10:	f7ff f87c 	bl	8001b0c <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b64      	cmp	r3, #100	; 0x64
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e2ad      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a22:	4b5c      	ldr	r3, [pc, #368]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0xe0>
 8002a2e:	e014      	b.n	8002a5a <HAL_RCC_OscConfig+0x12a>
=======
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d106      	bne.n	80029b8 <HAL_RCC_OscConfig+0x74>
 80029aa:	4b7f      	ldr	r3, [pc, #508]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a7e      	ldr	r2, [pc, #504]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029b4:	6013      	str	r3, [r2, #0]
 80029b6:	e02d      	b.n	8002a14 <HAL_RCC_OscConfig+0xd0>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d10c      	bne.n	80029da <HAL_RCC_OscConfig+0x96>
 80029c0:	4b79      	ldr	r3, [pc, #484]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a78      	ldr	r2, [pc, #480]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029ca:	6013      	str	r3, [r2, #0]
 80029cc:	4b76      	ldr	r3, [pc, #472]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a75      	ldr	r2, [pc, #468]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029d6:	6013      	str	r3, [r2, #0]
 80029d8:	e01c      	b.n	8002a14 <HAL_RCC_OscConfig+0xd0>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b05      	cmp	r3, #5
 80029e0:	d10c      	bne.n	80029fc <HAL_RCC_OscConfig+0xb8>
 80029e2:	4b71      	ldr	r3, [pc, #452]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a70      	ldr	r2, [pc, #448]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029ec:	6013      	str	r3, [r2, #0]
 80029ee:	4b6e      	ldr	r3, [pc, #440]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a6d      	ldr	r2, [pc, #436]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029f8:	6013      	str	r3, [r2, #0]
 80029fa:	e00b      	b.n	8002a14 <HAL_RCC_OscConfig+0xd0>
 80029fc:	4b6a      	ldr	r3, [pc, #424]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a69      	ldr	r2, [pc, #420]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a06:	6013      	str	r3, [r2, #0]
 8002a08:	4b67      	ldr	r3, [pc, #412]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a66      	ldr	r2, [pc, #408]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002a0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d013      	beq.n	8002a44 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1c:	f7ff f880 	bl	8001b20 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a24:	f7ff f87c 	bl	8001b20 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b64      	cmp	r3, #100	; 0x64
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e2ad      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a36:	4b5c      	ldr	r3, [pc, #368]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d0f0      	beq.n	8002a24 <HAL_RCC_OscConfig+0xe0>
 8002a42:	e014      	b.n	8002a6e <HAL_RCC_OscConfig+0x12a>
>>>>>>> Stashed changes
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
<<<<<<< Updated upstream
 8002a30:	f7ff f86c 	bl	8001b0c <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a38:	f7ff f868 	bl	8001b0c <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b64      	cmp	r3, #100	; 0x64
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e299      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a4a:	4b52      	ldr	r3, [pc, #328]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x108>
 8002a56:	e000      	b.n	8002a5a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a58:	bf00      	nop
=======
 8002a44:	f7ff f86c 	bl	8001b20 <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a4c:	f7ff f868 	bl	8001b20 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b64      	cmp	r3, #100	; 0x64
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e299      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a5e:	4b52      	ldr	r3, [pc, #328]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0x108>
 8002a6a:	e000      	b.n	8002a6e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a6c:	bf00      	nop
>>>>>>> Stashed changes
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
<<<<<<< Updated upstream
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d05a      	beq.n	8002b1c <HAL_RCC_OscConfig+0x1ec>
=======
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d05a      	beq.n	8002b30 <HAL_RCC_OscConfig+0x1ec>
>>>>>>> Stashed changes
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
<<<<<<< Updated upstream
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	2b04      	cmp	r3, #4
 8002a6a:	d005      	beq.n	8002a78 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	2b0c      	cmp	r3, #12
 8002a70:	d119      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x176>
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d116      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a78:	4b46      	ldr	r3, [pc, #280]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d005      	beq.n	8002a90 <HAL_RCC_OscConfig+0x160>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d001      	beq.n	8002a90 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e276      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
=======
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	2b04      	cmp	r3, #4
 8002a7e:	d005      	beq.n	8002a8c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	2b0c      	cmp	r3, #12
 8002a84:	d119      	bne.n	8002aba <HAL_RCC_OscConfig+0x176>
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d116      	bne.n	8002aba <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a8c:	4b46      	ldr	r3, [pc, #280]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x160>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d001      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e276      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
>>>>>>> Stashed changes
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< Updated upstream
 8002a90:	4b40      	ldr	r3, [pc, #256]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	021b      	lsls	r3, r3, #8
 8002a9e:	493d      	ldr	r1, [pc, #244]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aa4:	e03a      	b.n	8002b1c <HAL_RCC_OscConfig+0x1ec>
=======
 8002aa4:	4b40      	ldr	r3, [pc, #256]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	021b      	lsls	r3, r3, #8
 8002ab2:	493d      	ldr	r1, [pc, #244]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab8:	e03a      	b.n	8002b30 <HAL_RCC_OscConfig+0x1ec>
>>>>>>> Stashed changes
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
<<<<<<< Updated upstream
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d020      	beq.n	8002af0 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aae:	4b3a      	ldr	r3, [pc, #232]	; (8002b98 <HAL_RCC_OscConfig+0x268>)
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab4:	f7ff f82a 	bl	8001b0c <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002abc:	f7ff f826 	bl	8001b0c <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e257      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ace:	4b31      	ldr	r3, [pc, #196]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCC_OscConfig+0x18c>
=======
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d020      	beq.n	8002b04 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ac2:	4b3a      	ldr	r3, [pc, #232]	; (8002bac <HAL_RCC_OscConfig+0x268>)
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac8:	f7ff f82a 	bl	8001b20 <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ad0:	f7ff f826 	bl	8001b20 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e257      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ae2:	4b31      	ldr	r3, [pc, #196]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0f0      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x18c>
>>>>>>> Stashed changes
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< Updated upstream
 8002ada:	4b2e      	ldr	r3, [pc, #184]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	021b      	lsls	r3, r3, #8
 8002ae8:	492a      	ldr	r1, [pc, #168]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	604b      	str	r3, [r1, #4]
 8002aee:	e015      	b.n	8002b1c <HAL_RCC_OscConfig+0x1ec>
=======
 8002aee:	4b2e      	ldr	r3, [pc, #184]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	021b      	lsls	r3, r3, #8
 8002afc:	492a      	ldr	r1, [pc, #168]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	604b      	str	r3, [r1, #4]
 8002b02:	e015      	b.n	8002b30 <HAL_RCC_OscConfig+0x1ec>
>>>>>>> Stashed changes
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
<<<<<<< Updated upstream
 8002af0:	4b29      	ldr	r3, [pc, #164]	; (8002b98 <HAL_RCC_OscConfig+0x268>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af6:	f7ff f809 	bl	8001b0c <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002afe:	f7ff f805 	bl	8001b0c <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e236      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b10:	4b20      	ldr	r3, [pc, #128]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1f0      	bne.n	8002afe <HAL_RCC_OscConfig+0x1ce>
=======
 8002b04:	4b29      	ldr	r3, [pc, #164]	; (8002bac <HAL_RCC_OscConfig+0x268>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b0a:	f7ff f809 	bl	8001b20 <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b12:	f7ff f805 	bl	8001b20 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e236      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b24:	4b20      	ldr	r3, [pc, #128]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1f0      	bne.n	8002b12 <HAL_RCC_OscConfig+0x1ce>
>>>>>>> Stashed changes
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
<<<<<<< Updated upstream
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0310 	and.w	r3, r3, #16
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 80b8 	beq.w	8002c9a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d170      	bne.n	8002c12 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b30:	4b18      	ldr	r3, [pc, #96]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d005      	beq.n	8002b48 <HAL_RCC_OscConfig+0x218>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e21a      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
=======
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0310 	and.w	r3, r3, #16
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 80b8 	beq.w	8002cae <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d170      	bne.n	8002c26 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b44:	4b18      	ldr	r3, [pc, #96]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d005      	beq.n	8002b5c <HAL_RCC_OscConfig+0x218>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d101      	bne.n	8002b5c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e21a      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
>>>>>>> Stashed changes
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
<<<<<<< Updated upstream
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1a      	ldr	r2, [r3, #32]
 8002b4c:	4b11      	ldr	r3, [pc, #68]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d921      	bls.n	8002b9c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a1b      	ldr	r3, [r3, #32]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f000 fc4b 	bl	80033f8 <RCC_SetFlashLatencyFromMSIRange>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e208      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
=======
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a1a      	ldr	r2, [r3, #32]
 8002b60:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d921      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f000 fc4b 	bl	800340c <RCC_SetFlashLatencyFromMSIRange>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e208      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
>>>>>>> Stashed changes
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
<<<<<<< Updated upstream
 8002b6c:	4b09      	ldr	r3, [pc, #36]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	4906      	ldr	r1, [pc, #24]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b7e:	4b05      	ldr	r3, [pc, #20]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	69db      	ldr	r3, [r3, #28]
 8002b8a:	061b      	lsls	r3, r3, #24
 8002b8c:	4901      	ldr	r1, [pc, #4]	; (8002b94 <HAL_RCC_OscConfig+0x264>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	604b      	str	r3, [r1, #4]
 8002b92:	e020      	b.n	8002bd6 <HAL_RCC_OscConfig+0x2a6>
 8002b94:	40023800 	.word	0x40023800
 8002b98:	42470000 	.word	0x42470000
=======
 8002b80:	4b09      	ldr	r3, [pc, #36]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a1b      	ldr	r3, [r3, #32]
 8002b8c:	4906      	ldr	r1, [pc, #24]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b92:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	061b      	lsls	r3, r3, #24
 8002ba0:	4901      	ldr	r1, [pc, #4]	; (8002ba8 <HAL_RCC_OscConfig+0x264>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	604b      	str	r3, [r1, #4]
 8002ba6:	e020      	b.n	8002bea <HAL_RCC_OscConfig+0x2a6>
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	42470000 	.word	0x42470000
>>>>>>> Stashed changes
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
<<<<<<< Updated upstream
 8002b9c:	4b99      	ldr	r3, [pc, #612]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a1b      	ldr	r3, [r3, #32]
 8002ba8:	4996      	ldr	r1, [pc, #600]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bae:	4b95      	ldr	r3, [pc, #596]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	061b      	lsls	r3, r3, #24
 8002bbc:	4991      	ldr	r1, [pc, #580]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f000 fc16 	bl	80033f8 <RCC_SetFlashLatencyFromMSIRange>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e1d3      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
=======
 8002bb0:	4b99      	ldr	r3, [pc, #612]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a1b      	ldr	r3, [r3, #32]
 8002bbc:	4996      	ldr	r1, [pc, #600]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bc2:	4b95      	ldr	r3, [pc, #596]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69db      	ldr	r3, [r3, #28]
 8002bce:	061b      	lsls	r3, r3, #24
 8002bd0:	4991      	ldr	r1, [pc, #580]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f000 fc16 	bl	800340c <RCC_SetFlashLatencyFromMSIRange>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e1d3      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
>>>>>>> Stashed changes
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
<<<<<<< Updated upstream
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	0b5b      	lsrs	r3, r3, #13
 8002bdc:	3301      	adds	r3, #1
 8002bde:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002be6:	4a87      	ldr	r2, [pc, #540]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002be8:	6892      	ldr	r2, [r2, #8]
 8002bea:	0912      	lsrs	r2, r2, #4
 8002bec:	f002 020f 	and.w	r2, r2, #15
 8002bf0:	4985      	ldr	r1, [pc, #532]	; (8002e08 <HAL_RCC_OscConfig+0x4d8>)
 8002bf2:	5c8a      	ldrb	r2, [r1, r2]
 8002bf4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002bf6:	4a85      	ldr	r2, [pc, #532]	; (8002e0c <HAL_RCC_OscConfig+0x4dc>)
 8002bf8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002bfa:	4b85      	ldr	r3, [pc, #532]	; (8002e10 <HAL_RCC_OscConfig+0x4e0>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fe ff38 	bl	8001a74 <HAL_InitTick>
 8002c04:	4603      	mov	r3, r0
 8002c06:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c08:	7bfb      	ldrb	r3, [r7, #15]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d045      	beq.n	8002c9a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
 8002c10:	e1b5      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
=======
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	0b5b      	lsrs	r3, r3, #13
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002bf6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002bfa:	4a87      	ldr	r2, [pc, #540]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002bfc:	6892      	ldr	r2, [r2, #8]
 8002bfe:	0912      	lsrs	r2, r2, #4
 8002c00:	f002 020f 	and.w	r2, r2, #15
 8002c04:	4985      	ldr	r1, [pc, #532]	; (8002e1c <HAL_RCC_OscConfig+0x4d8>)
 8002c06:	5c8a      	ldrb	r2, [r1, r2]
 8002c08:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002c0a:	4a85      	ldr	r2, [pc, #532]	; (8002e20 <HAL_RCC_OscConfig+0x4dc>)
 8002c0c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c0e:	4b85      	ldr	r3, [pc, #532]	; (8002e24 <HAL_RCC_OscConfig+0x4e0>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7fe ff38 	bl	8001a88 <HAL_InitTick>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d045      	beq.n	8002cae <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002c22:	7bfb      	ldrb	r3, [r7, #15]
 8002c24:	e1b5      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
>>>>>>> Stashed changes
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
<<<<<<< Updated upstream
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d029      	beq.n	8002c6e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c1a:	4b7e      	ldr	r3, [pc, #504]	; (8002e14 <HAL_RCC_OscConfig+0x4e4>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c20:	f7fe ff74 	bl	8001b0c <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c28:	f7fe ff70 	bl	8001b0c <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e1a1      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c3a:	4b72      	ldr	r3, [pc, #456]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d0f0      	beq.n	8002c28 <HAL_RCC_OscConfig+0x2f8>
=======
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d029      	beq.n	8002c82 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c2e:	4b7e      	ldr	r3, [pc, #504]	; (8002e28 <HAL_RCC_OscConfig+0x4e4>)
 8002c30:	2201      	movs	r2, #1
 8002c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c34:	f7fe ff74 	bl	8001b20 <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c3c:	f7fe ff70 	bl	8001b20 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e1a1      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c4e:	4b72      	ldr	r3, [pc, #456]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f0      	beq.n	8002c3c <HAL_RCC_OscConfig+0x2f8>
>>>>>>> Stashed changes
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
<<<<<<< Updated upstream
 8002c46:	4b6f      	ldr	r3, [pc, #444]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	496c      	ldr	r1, [pc, #432]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c58:	4b6a      	ldr	r3, [pc, #424]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	69db      	ldr	r3, [r3, #28]
 8002c64:	061b      	lsls	r3, r3, #24
 8002c66:	4967      	ldr	r1, [pc, #412]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	604b      	str	r3, [r1, #4]
 8002c6c:	e015      	b.n	8002c9a <HAL_RCC_OscConfig+0x36a>
=======
 8002c5a:	4b6f      	ldr	r3, [pc, #444]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	496c      	ldr	r1, [pc, #432]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c6c:	4b6a      	ldr	r3, [pc, #424]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69db      	ldr	r3, [r3, #28]
 8002c78:	061b      	lsls	r3, r3, #24
 8002c7a:	4967      	ldr	r1, [pc, #412]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	604b      	str	r3, [r1, #4]
 8002c80:	e015      	b.n	8002cae <HAL_RCC_OscConfig+0x36a>
>>>>>>> Stashed changes

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
<<<<<<< Updated upstream
 8002c6e:	4b69      	ldr	r3, [pc, #420]	; (8002e14 <HAL_RCC_OscConfig+0x4e4>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c74:	f7fe ff4a 	bl	8001b0c <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c7c:	f7fe ff46 	bl	8001b0c <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e177      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002c8e:	4b5d      	ldr	r3, [pc, #372]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x34c>
=======
 8002c82:	4b69      	ldr	r3, [pc, #420]	; (8002e28 <HAL_RCC_OscConfig+0x4e4>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c88:	f7fe ff4a 	bl	8001b20 <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c90:	f7fe ff46 	bl	8001b20 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e177      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002ca2:	4b5d      	ldr	r3, [pc, #372]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1f0      	bne.n	8002c90 <HAL_RCC_OscConfig+0x34c>
>>>>>>> Stashed changes
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
<<<<<<< Updated upstream
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0308 	and.w	r3, r3, #8
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d030      	beq.n	8002d08 <HAL_RCC_OscConfig+0x3d8>
=======
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0308 	and.w	r3, r3, #8
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d030      	beq.n	8002d1c <HAL_RCC_OscConfig+0x3d8>
>>>>>>> Stashed changes
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
<<<<<<< Updated upstream
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d016      	beq.n	8002cdc <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cae:	4b5a      	ldr	r3, [pc, #360]	; (8002e18 <HAL_RCC_OscConfig+0x4e8>)
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cb4:	f7fe ff2a 	bl	8001b0c <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cbc:	f7fe ff26 	bl	8001b0c <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e157      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cce:	4b4d      	ldr	r3, [pc, #308]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0f0      	beq.n	8002cbc <HAL_RCC_OscConfig+0x38c>
 8002cda:	e015      	b.n	8002d08 <HAL_RCC_OscConfig+0x3d8>
=======
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d016      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cc2:	4b5a      	ldr	r3, [pc, #360]	; (8002e2c <HAL_RCC_OscConfig+0x4e8>)
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cc8:	f7fe ff2a 	bl	8001b20 <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cd0:	f7fe ff26 	bl	8001b20 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e157      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002ce2:	4b4d      	ldr	r3, [pc, #308]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d0f0      	beq.n	8002cd0 <HAL_RCC_OscConfig+0x38c>
 8002cee:	e015      	b.n	8002d1c <HAL_RCC_OscConfig+0x3d8>
>>>>>>> Stashed changes
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
<<<<<<< Updated upstream
 8002cdc:	4b4e      	ldr	r3, [pc, #312]	; (8002e18 <HAL_RCC_OscConfig+0x4e8>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce2:	f7fe ff13 	bl	8001b0c <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cea:	f7fe ff0f 	bl	8001b0c <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d901      	bls.n	8002cfc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e140      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002cfc:	4b41      	ldr	r3, [pc, #260]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d00:	f003 0302 	and.w	r3, r3, #2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1f0      	bne.n	8002cea <HAL_RCC_OscConfig+0x3ba>
=======
 8002cf0:	4b4e      	ldr	r3, [pc, #312]	; (8002e2c <HAL_RCC_OscConfig+0x4e8>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cf6:	f7fe ff13 	bl	8001b20 <HAL_GetTick>
 8002cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002cfc:	e008      	b.n	8002d10 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cfe:	f7fe ff0f 	bl	8001b20 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d901      	bls.n	8002d10 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e140      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d10:	4b41      	ldr	r3, [pc, #260]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1f0      	bne.n	8002cfe <HAL_RCC_OscConfig+0x3ba>
>>>>>>> Stashed changes
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
<<<<<<< Updated upstream
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0304 	and.w	r3, r3, #4
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 80b5 	beq.w	8002e80 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d16:	2300      	movs	r3, #0
 8002d18:	77fb      	strb	r3, [r7, #31]
=======
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0304 	and.w	r3, r3, #4
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 80b5 	beq.w	8002e94 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	77fb      	strb	r3, [r7, #31]
>>>>>>> Stashed changes
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
<<<<<<< Updated upstream
 8002d1a:	4b3a      	ldr	r3, [pc, #232]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d10d      	bne.n	8002d42 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d26:	4b37      	ldr	r3, [pc, #220]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2a:	4a36      	ldr	r2, [pc, #216]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002d2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d30:	6253      	str	r3, [r2, #36]	; 0x24
 8002d32:	4b34      	ldr	r3, [pc, #208]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d3a:	60bb      	str	r3, [r7, #8]
 8002d3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d42:	4b36      	ldr	r3, [pc, #216]	; (8002e1c <HAL_RCC_OscConfig+0x4ec>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d118      	bne.n	8002d80 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d4e:	4b33      	ldr	r3, [pc, #204]	; (8002e1c <HAL_RCC_OscConfig+0x4ec>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a32      	ldr	r2, [pc, #200]	; (8002e1c <HAL_RCC_OscConfig+0x4ec>)
 8002d54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d5a:	f7fe fed7 	bl	8001b0c <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d60:	e008      	b.n	8002d74 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d62:	f7fe fed3 	bl	8001b0c <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b64      	cmp	r3, #100	; 0x64
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e104      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d74:	4b29      	ldr	r3, [pc, #164]	; (8002e1c <HAL_RCC_OscConfig+0x4ec>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0f0      	beq.n	8002d62 <HAL_RCC_OscConfig+0x432>
=======
 8002d2e:	4b3a      	ldr	r3, [pc, #232]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10d      	bne.n	8002d56 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d3a:	4b37      	ldr	r3, [pc, #220]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3e:	4a36      	ldr	r2, [pc, #216]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002d40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d44:	6253      	str	r3, [r2, #36]	; 0x24
 8002d46:	4b34      	ldr	r3, [pc, #208]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4e:	60bb      	str	r3, [r7, #8]
 8002d50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d52:	2301      	movs	r3, #1
 8002d54:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d56:	4b36      	ldr	r3, [pc, #216]	; (8002e30 <HAL_RCC_OscConfig+0x4ec>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d118      	bne.n	8002d94 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d62:	4b33      	ldr	r3, [pc, #204]	; (8002e30 <HAL_RCC_OscConfig+0x4ec>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a32      	ldr	r2, [pc, #200]	; (8002e30 <HAL_RCC_OscConfig+0x4ec>)
 8002d68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d6e:	f7fe fed7 	bl	8001b20 <HAL_GetTick>
 8002d72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d74:	e008      	b.n	8002d88 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d76:	f7fe fed3 	bl	8001b20 <HAL_GetTick>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	2b64      	cmp	r3, #100	; 0x64
 8002d82:	d901      	bls.n	8002d88 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e104      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d88:	4b29      	ldr	r3, [pc, #164]	; (8002e30 <HAL_RCC_OscConfig+0x4ec>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0f0      	beq.n	8002d76 <HAL_RCC_OscConfig+0x432>
>>>>>>> Stashed changes
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
<<<<<<< Updated upstream
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d106      	bne.n	8002d96 <HAL_RCC_OscConfig+0x466>
 8002d88:	4b1e      	ldr	r3, [pc, #120]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d8c:	4a1d      	ldr	r2, [pc, #116]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d92:	6353      	str	r3, [r2, #52]	; 0x34
 8002d94:	e02d      	b.n	8002df2 <HAL_RCC_OscConfig+0x4c2>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10c      	bne.n	8002db8 <HAL_RCC_OscConfig+0x488>
 8002d9e:	4b19      	ldr	r3, [pc, #100]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002da2:	4a18      	ldr	r2, [pc, #96]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002da4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002da8:	6353      	str	r3, [r2, #52]	; 0x34
 8002daa:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dae:	4a15      	ldr	r2, [pc, #84]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002db0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002db4:	6353      	str	r3, [r2, #52]	; 0x34
 8002db6:	e01c      	b.n	8002df2 <HAL_RCC_OscConfig+0x4c2>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	2b05      	cmp	r3, #5
 8002dbe:	d10c      	bne.n	8002dda <HAL_RCC_OscConfig+0x4aa>
 8002dc0:	4b10      	ldr	r3, [pc, #64]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc4:	4a0f      	ldr	r2, [pc, #60]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002dc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dca:	6353      	str	r3, [r2, #52]	; 0x34
 8002dcc:	4b0d      	ldr	r3, [pc, #52]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002dce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dd0:	4a0c      	ldr	r2, [pc, #48]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002dd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd6:	6353      	str	r3, [r2, #52]	; 0x34
 8002dd8:	e00b      	b.n	8002df2 <HAL_RCC_OscConfig+0x4c2>
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002ddc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dde:	4a09      	ldr	r2, [pc, #36]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002de0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002de4:	6353      	str	r3, [r2, #52]	; 0x34
 8002de6:	4b07      	ldr	r3, [pc, #28]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dea:	4a06      	ldr	r2, [pc, #24]	; (8002e04 <HAL_RCC_OscConfig+0x4d4>)
 8002dec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002df0:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d024      	beq.n	8002e44 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dfa:	f7fe fe87 	bl	8001b0c <HAL_GetTick>
 8002dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e00:	e019      	b.n	8002e36 <HAL_RCC_OscConfig+0x506>
 8002e02:	bf00      	nop
 8002e04:	40023800 	.word	0x40023800
 8002e08:	080037c8 	.word	0x080037c8
 8002e0c:	20000008 	.word	0x20000008
 8002e10:	2000000c 	.word	0x2000000c
 8002e14:	42470020 	.word	0x42470020
 8002e18:	42470680 	.word	0x42470680
 8002e1c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e20:	f7fe fe74 	bl	8001b0c <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e0a3      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e36:	4b54      	ldr	r3, [pc, #336]	; (8002f88 <HAL_RCC_OscConfig+0x658>)
 8002e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d0ee      	beq.n	8002e20 <HAL_RCC_OscConfig+0x4f0>
 8002e42:	e014      	b.n	8002e6e <HAL_RCC_OscConfig+0x53e>
=======
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d106      	bne.n	8002daa <HAL_RCC_OscConfig+0x466>
 8002d9c:	4b1e      	ldr	r3, [pc, #120]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002d9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002da0:	4a1d      	ldr	r2, [pc, #116]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002da2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002da6:	6353      	str	r3, [r2, #52]	; 0x34
 8002da8:	e02d      	b.n	8002e06 <HAL_RCC_OscConfig+0x4c2>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10c      	bne.n	8002dcc <HAL_RCC_OscConfig+0x488>
 8002db2:	4b19      	ldr	r3, [pc, #100]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002db6:	4a18      	ldr	r2, [pc, #96]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002db8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002dbc:	6353      	str	r3, [r2, #52]	; 0x34
 8002dbe:	4b16      	ldr	r3, [pc, #88]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc2:	4a15      	ldr	r2, [pc, #84]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002dc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002dc8:	6353      	str	r3, [r2, #52]	; 0x34
 8002dca:	e01c      	b.n	8002e06 <HAL_RCC_OscConfig+0x4c2>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	2b05      	cmp	r3, #5
 8002dd2:	d10c      	bne.n	8002dee <HAL_RCC_OscConfig+0x4aa>
 8002dd4:	4b10      	ldr	r3, [pc, #64]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dd8:	4a0f      	ldr	r2, [pc, #60]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002dda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dde:	6353      	str	r3, [r2, #52]	; 0x34
 8002de0:	4b0d      	ldr	r3, [pc, #52]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002de4:	4a0c      	ldr	r2, [pc, #48]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002de6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dea:	6353      	str	r3, [r2, #52]	; 0x34
 8002dec:	e00b      	b.n	8002e06 <HAL_RCC_OscConfig+0x4c2>
 8002dee:	4b0a      	ldr	r3, [pc, #40]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002df2:	4a09      	ldr	r2, [pc, #36]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002df4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002df8:	6353      	str	r3, [r2, #52]	; 0x34
 8002dfa:	4b07      	ldr	r3, [pc, #28]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dfe:	4a06      	ldr	r2, [pc, #24]	; (8002e18 <HAL_RCC_OscConfig+0x4d4>)
 8002e00:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e04:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d024      	beq.n	8002e58 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e0e:	f7fe fe87 	bl	8001b20 <HAL_GetTick>
 8002e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e14:	e019      	b.n	8002e4a <HAL_RCC_OscConfig+0x506>
 8002e16:	bf00      	nop
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	080037ec 	.word	0x080037ec
 8002e20:	20000004 	.word	0x20000004
 8002e24:	20000008 	.word	0x20000008
 8002e28:	42470020 	.word	0x42470020
 8002e2c:	42470680 	.word	0x42470680
 8002e30:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e34:	f7fe fe74 	bl	8001b20 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e0a3      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e4a:	4b54      	ldr	r3, [pc, #336]	; (8002f9c <HAL_RCC_OscConfig+0x658>)
 8002e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0ee      	beq.n	8002e34 <HAL_RCC_OscConfig+0x4f0>
 8002e56:	e014      	b.n	8002e82 <HAL_RCC_OscConfig+0x53e>
>>>>>>> Stashed changes
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
<<<<<<< Updated upstream
 8002e44:	f7fe fe62 	bl	8001b0c <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e4a:	e00a      	b.n	8002e62 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e4c:	f7fe fe5e 	bl	8001b0c <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e08d      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e62:	4b49      	ldr	r3, [pc, #292]	; (8002f88 <HAL_RCC_OscConfig+0x658>)
 8002e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1ee      	bne.n	8002e4c <HAL_RCC_OscConfig+0x51c>
=======
 8002e58:	f7fe fe62 	bl	8001b20 <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e5e:	e00a      	b.n	8002e76 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e60:	f7fe fe5e 	bl	8001b20 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e08d      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e76:	4b49      	ldr	r3, [pc, #292]	; (8002f9c <HAL_RCC_OscConfig+0x658>)
 8002e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1ee      	bne.n	8002e60 <HAL_RCC_OscConfig+0x51c>
>>>>>>> Stashed changes
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
<<<<<<< Updated upstream
 8002e6e:	7ffb      	ldrb	r3, [r7, #31]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d105      	bne.n	8002e80 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e74:	4b44      	ldr	r3, [pc, #272]	; (8002f88 <HAL_RCC_OscConfig+0x658>)
 8002e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e78:	4a43      	ldr	r2, [pc, #268]	; (8002f88 <HAL_RCC_OscConfig+0x658>)
 8002e7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e7e:	6253      	str	r3, [r2, #36]	; 0x24
=======
 8002e82:	7ffb      	ldrb	r3, [r7, #31]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d105      	bne.n	8002e94 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e88:	4b44      	ldr	r3, [pc, #272]	; (8002f9c <HAL_RCC_OscConfig+0x658>)
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8c:	4a43      	ldr	r2, [pc, #268]	; (8002f9c <HAL_RCC_OscConfig+0x658>)
 8002e8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e92:	6253      	str	r3, [r2, #36]	; 0x24
>>>>>>> Stashed changes
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
<<<<<<< Updated upstream
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d079      	beq.n	8002f7c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	2b0c      	cmp	r3, #12
 8002e8c:	d056      	beq.n	8002f3c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d13b      	bne.n	8002f0e <HAL_RCC_OscConfig+0x5de>
=======
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d079      	beq.n	8002f90 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	2b0c      	cmp	r3, #12
 8002ea0:	d056      	beq.n	8002f50 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d13b      	bne.n	8002f22 <HAL_RCC_OscConfig+0x5de>
>>>>>>> Stashed changes
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< Updated upstream
 8002e96:	4b3d      	ldr	r3, [pc, #244]	; (8002f8c <HAL_RCC_OscConfig+0x65c>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e9c:	f7fe fe36 	bl	8001b0c <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ea4:	f7fe fe32 	bl	8001b0c <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e063      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002eb6:	4b34      	ldr	r3, [pc, #208]	; (8002f88 <HAL_RCC_OscConfig+0x658>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1f0      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x574>
=======
 8002eaa:	4b3d      	ldr	r3, [pc, #244]	; (8002fa0 <HAL_RCC_OscConfig+0x65c>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb0:	f7fe fe36 	bl	8001b20 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002eb6:	e008      	b.n	8002eca <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eb8:	f7fe fe32 	bl	8001b20 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e063      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002eca:	4b34      	ldr	r3, [pc, #208]	; (8002f9c <HAL_RCC_OscConfig+0x658>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d1f0      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x574>
>>>>>>> Stashed changes
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
<<<<<<< Updated upstream
 8002ec2:	4b31      	ldr	r3, [pc, #196]	; (8002f88 <HAL_RCC_OscConfig+0x658>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed2:	4319      	orrs	r1, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed8:	430b      	orrs	r3, r1
 8002eda:	492b      	ldr	r1, [pc, #172]	; (8002f88 <HAL_RCC_OscConfig+0x658>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	608b      	str	r3, [r1, #8]
=======
 8002ed6:	4b31      	ldr	r3, [pc, #196]	; (8002f9c <HAL_RCC_OscConfig+0x658>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee6:	4319      	orrs	r1, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eec:	430b      	orrs	r3, r1
 8002eee:	492b      	ldr	r1, [pc, #172]	; (8002f9c <HAL_RCC_OscConfig+0x658>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	608b      	str	r3, [r1, #8]
>>>>>>> Stashed changes
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
<<<<<<< Updated upstream
 8002ee0:	4b2a      	ldr	r3, [pc, #168]	; (8002f8c <HAL_RCC_OscConfig+0x65c>)
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee6:	f7fe fe11 	bl	8001b0c <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002eec:	e008      	b.n	8002f00 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eee:	f7fe fe0d 	bl	8001b0c <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e03e      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f00:	4b21      	ldr	r3, [pc, #132]	; (8002f88 <HAL_RCC_OscConfig+0x658>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d0f0      	beq.n	8002eee <HAL_RCC_OscConfig+0x5be>
 8002f0c:	e036      	b.n	8002f7c <HAL_RCC_OscConfig+0x64c>
=======
 8002ef4:	4b2a      	ldr	r3, [pc, #168]	; (8002fa0 <HAL_RCC_OscConfig+0x65c>)
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efa:	f7fe fe11 	bl	8001b20 <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f00:	e008      	b.n	8002f14 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f02:	f7fe fe0d 	bl	8001b20 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e03e      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f14:	4b21      	ldr	r3, [pc, #132]	; (8002f9c <HAL_RCC_OscConfig+0x658>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d0f0      	beq.n	8002f02 <HAL_RCC_OscConfig+0x5be>
 8002f20:	e036      	b.n	8002f90 <HAL_RCC_OscConfig+0x64c>
>>>>>>> Stashed changes
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< Updated upstream
 8002f0e:	4b1f      	ldr	r3, [pc, #124]	; (8002f8c <HAL_RCC_OscConfig+0x65c>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f14:	f7fe fdfa 	bl	8001b0c <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f1c:	f7fe fdf6 	bl	8001b0c <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e027      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f2e:	4b16      	ldr	r3, [pc, #88]	; (8002f88 <HAL_RCC_OscConfig+0x658>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1f0      	bne.n	8002f1c <HAL_RCC_OscConfig+0x5ec>
 8002f3a:	e01f      	b.n	8002f7c <HAL_RCC_OscConfig+0x64c>
=======
 8002f22:	4b1f      	ldr	r3, [pc, #124]	; (8002fa0 <HAL_RCC_OscConfig+0x65c>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f28:	f7fe fdfa 	bl	8001b20 <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f30:	f7fe fdf6 	bl	8001b20 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e027      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f42:	4b16      	ldr	r3, [pc, #88]	; (8002f9c <HAL_RCC_OscConfig+0x658>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d1f0      	bne.n	8002f30 <HAL_RCC_OscConfig+0x5ec>
 8002f4e:	e01f      	b.n	8002f90 <HAL_RCC_OscConfig+0x64c>
>>>>>>> Stashed changes
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
<<<<<<< Updated upstream
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d101      	bne.n	8002f48 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e01a      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
=======
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d101      	bne.n	8002f5c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e01a      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
>>>>>>> Stashed changes
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
<<<<<<< Updated upstream
 8002f48:	4b0f      	ldr	r3, [pc, #60]	; (8002f88 <HAL_RCC_OscConfig+0x658>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d10d      	bne.n	8002f78 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d106      	bne.n	8002f78 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d001      	beq.n	8002f7c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e000      	b.n	8002f7e <HAL_RCC_OscConfig+0x64e>
=======
 8002f5c:	4b0f      	ldr	r3, [pc, #60]	; (8002f9c <HAL_RCC_OscConfig+0x658>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d10d      	bne.n	8002f8c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d106      	bne.n	8002f8c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d001      	beq.n	8002f90 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e000      	b.n	8002f92 <HAL_RCC_OscConfig+0x64e>
>>>>>>> Stashed changes
        }
      }
    }
  }

  return HAL_OK;
<<<<<<< Updated upstream
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3720      	adds	r7, #32
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	42470060 	.word	0x42470060

08002f90 <HAL_RCC_ClockConfig>:
=======
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3720      	adds	r7, #32
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40023800 	.word	0x40023800
 8002fa0:	42470060 	.word	0x42470060

08002fa4 <HAL_RCC_ClockConfig>:
>>>>>>> Stashed changes
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
<<<<<<< Updated upstream
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
=======
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
>>>>>>> Stashed changes
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
<<<<<<< Updated upstream
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e11a      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
=======
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e11a      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
>>>>>>> Stashed changes
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
<<<<<<< Updated upstream
 8002fa4:	4b8f      	ldr	r3, [pc, #572]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d919      	bls.n	8002fe6 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d105      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0x34>
 8002fb8:	4b8a      	ldr	r3, [pc, #552]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a89      	ldr	r2, [pc, #548]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8002fbe:	f043 0304 	orr.w	r3, r3, #4
 8002fc2:	6013      	str	r3, [r2, #0]
 8002fc4:	4b87      	ldr	r3, [pc, #540]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f023 0201 	bic.w	r2, r3, #1
 8002fcc:	4985      	ldr	r1, [pc, #532]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	600b      	str	r3, [r1, #0]
=======
 8002fb8:	4b8f      	ldr	r3, [pc, #572]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	683a      	ldr	r2, [r7, #0]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d919      	bls.n	8002ffa <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d105      	bne.n	8002fd8 <HAL_RCC_ClockConfig+0x34>
 8002fcc:	4b8a      	ldr	r3, [pc, #552]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a89      	ldr	r2, [pc, #548]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 8002fd2:	f043 0304 	orr.w	r3, r3, #4
 8002fd6:	6013      	str	r3, [r2, #0]
 8002fd8:	4b87      	ldr	r3, [pc, #540]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f023 0201 	bic.w	r2, r3, #1
 8002fe0:	4985      	ldr	r1, [pc, #532]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	600b      	str	r3, [r1, #0]
>>>>>>> Stashed changes

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< Updated upstream
 8002fd4:	4b83      	ldr	r3, [pc, #524]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0301 	and.w	r3, r3, #1
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d001      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e0f9      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
=======
 8002fe8:	4b83      	ldr	r3, [pc, #524]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d001      	beq.n	8002ffa <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e0f9      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
>>>>>>> Stashed changes
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
<<<<<<< Updated upstream
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ff2:	4b7d      	ldr	r3, [pc, #500]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	497a      	ldr	r1, [pc, #488]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 8003000:	4313      	orrs	r3, r2
 8003002:	608b      	str	r3, [r1, #8]
=======
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d008      	beq.n	8003018 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003006:	4b7d      	ldr	r3, [pc, #500]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	497a      	ldr	r1, [pc, #488]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 8003014:	4313      	orrs	r3, r2
 8003016:	608b      	str	r3, [r1, #8]
>>>>>>> Stashed changes
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
<<<<<<< Updated upstream
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 808e 	beq.w	800312e <HAL_RCC_ClockConfig+0x19e>
=======
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 808e 	beq.w	8003142 <HAL_RCC_ClockConfig+0x19e>
>>>>>>> Stashed changes
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
<<<<<<< Updated upstream
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b02      	cmp	r3, #2
 8003018:	d107      	bne.n	800302a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800301a:	4b73      	ldr	r3, [pc, #460]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d121      	bne.n	800306a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e0d7      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
=======
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2b02      	cmp	r3, #2
 800302c:	d107      	bne.n	800303e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800302e:	4b73      	ldr	r3, [pc, #460]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d121      	bne.n	800307e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e0d7      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
>>>>>>> Stashed changes
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
<<<<<<< Updated upstream
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2b03      	cmp	r3, #3
 8003030:	d107      	bne.n	8003042 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003032:	4b6d      	ldr	r3, [pc, #436]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d115      	bne.n	800306a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e0cb      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
=======
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b03      	cmp	r3, #3
 8003044:	d107      	bne.n	8003056 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003046:	4b6d      	ldr	r3, [pc, #436]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d115      	bne.n	800307e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e0cb      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
>>>>>>> Stashed changes
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
<<<<<<< Updated upstream
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d107      	bne.n	800305a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800304a:	4b67      	ldr	r3, [pc, #412]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d109      	bne.n	800306a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e0bf      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
=======
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d107      	bne.n	800306e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800305e:	4b67      	ldr	r3, [pc, #412]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d109      	bne.n	800307e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e0bf      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
>>>>>>> Stashed changes
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
<<<<<<< Updated upstream
 800305a:	4b63      	ldr	r3, [pc, #396]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e0b7      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800306a:	4b5f      	ldr	r3, [pc, #380]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f023 0203 	bic.w	r2, r3, #3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	495c      	ldr	r1, [pc, #368]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 8003078:	4313      	orrs	r3, r2
 800307a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800307c:	f7fe fd46 	bl	8001b0c <HAL_GetTick>
 8003080:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b02      	cmp	r3, #2
 8003088:	d112      	bne.n	80030b0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800308a:	e00a      	b.n	80030a2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800308c:	f7fe fd3e 	bl	8001b0c <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	f241 3288 	movw	r2, #5000	; 0x1388
 800309a:	4293      	cmp	r3, r2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e09b      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030a2:	4b51      	ldr	r3, [pc, #324]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f003 030c 	and.w	r3, r3, #12
 80030aa:	2b08      	cmp	r3, #8
 80030ac:	d1ee      	bne.n	800308c <HAL_RCC_ClockConfig+0xfc>
 80030ae:	e03e      	b.n	800312e <HAL_RCC_ClockConfig+0x19e>
=======
 800306e:	4b63      	ldr	r3, [pc, #396]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e0b7      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800307e:	4b5f      	ldr	r3, [pc, #380]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f023 0203 	bic.w	r2, r3, #3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	495c      	ldr	r1, [pc, #368]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 800308c:	4313      	orrs	r3, r2
 800308e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003090:	f7fe fd46 	bl	8001b20 <HAL_GetTick>
 8003094:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	2b02      	cmp	r3, #2
 800309c:	d112      	bne.n	80030c4 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800309e:	e00a      	b.n	80030b6 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030a0:	f7fe fd3e 	bl	8001b20 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e09b      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030b6:	4b51      	ldr	r3, [pc, #324]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f003 030c 	and.w	r3, r3, #12
 80030be:	2b08      	cmp	r3, #8
 80030c0:	d1ee      	bne.n	80030a0 <HAL_RCC_ClockConfig+0xfc>
 80030c2:	e03e      	b.n	8003142 <HAL_RCC_ClockConfig+0x19e>
>>>>>>> Stashed changes
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
<<<<<<< Updated upstream
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	2b03      	cmp	r3, #3
 80030b6:	d112      	bne.n	80030de <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030b8:	e00a      	b.n	80030d0 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ba:	f7fe fd27 	bl	8001b0c <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e084      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030d0:	4b45      	ldr	r3, [pc, #276]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f003 030c 	and.w	r3, r3, #12
 80030d8:	2b0c      	cmp	r3, #12
 80030da:	d1ee      	bne.n	80030ba <HAL_RCC_ClockConfig+0x12a>
 80030dc:	e027      	b.n	800312e <HAL_RCC_ClockConfig+0x19e>
=======
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	2b03      	cmp	r3, #3
 80030ca:	d112      	bne.n	80030f2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030cc:	e00a      	b.n	80030e4 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ce:	f7fe fd27 	bl	8001b20 <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030dc:	4293      	cmp	r3, r2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e084      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030e4:	4b45      	ldr	r3, [pc, #276]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f003 030c 	and.w	r3, r3, #12
 80030ec:	2b0c      	cmp	r3, #12
 80030ee:	d1ee      	bne.n	80030ce <HAL_RCC_ClockConfig+0x12a>
 80030f0:	e027      	b.n	8003142 <HAL_RCC_ClockConfig+0x19e>
>>>>>>> Stashed changes
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
<<<<<<< Updated upstream
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d11d      	bne.n	8003122 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80030e6:	e00a      	b.n	80030fe <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030e8:	f7fe fd10 	bl	8001b0c <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e06d      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80030fe:	4b3a      	ldr	r3, [pc, #232]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
 8003106:	2b04      	cmp	r3, #4
 8003108:	d1ee      	bne.n	80030e8 <HAL_RCC_ClockConfig+0x158>
 800310a:	e010      	b.n	800312e <HAL_RCC_ClockConfig+0x19e>
=======
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d11d      	bne.n	8003136 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80030fa:	e00a      	b.n	8003112 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030fc:	f7fe fd10 	bl	8001b20 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	f241 3288 	movw	r2, #5000	; 0x1388
 800310a:	4293      	cmp	r3, r2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e06d      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003112:	4b3a      	ldr	r3, [pc, #232]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f003 030c 	and.w	r3, r3, #12
 800311a:	2b04      	cmp	r3, #4
 800311c:	d1ee      	bne.n	80030fc <HAL_RCC_ClockConfig+0x158>
 800311e:	e010      	b.n	8003142 <HAL_RCC_ClockConfig+0x19e>
>>>>>>> Stashed changes
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
<<<<<<< Updated upstream
 800310c:	f7fe fcfe 	bl	8001b0c <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	f241 3288 	movw	r2, #5000	; 0x1388
 800311a:	4293      	cmp	r3, r2
 800311c:	d901      	bls.n	8003122 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e05b      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003122:	4b31      	ldr	r3, [pc, #196]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f003 030c 	and.w	r3, r3, #12
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1ee      	bne.n	800310c <HAL_RCC_ClockConfig+0x17c>
=======
 8003120:	f7fe fcfe 	bl	8001b20 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	f241 3288 	movw	r2, #5000	; 0x1388
 800312e:	4293      	cmp	r3, r2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e05b      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003136:	4b31      	ldr	r3, [pc, #196]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f003 030c 	and.w	r3, r3, #12
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1ee      	bne.n	8003120 <HAL_RCC_ClockConfig+0x17c>
>>>>>>> Stashed changes
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
<<<<<<< Updated upstream
 800312e:	4b2d      	ldr	r3, [pc, #180]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	429a      	cmp	r2, r3
 800313a:	d219      	bcs.n	8003170 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d105      	bne.n	800314e <HAL_RCC_ClockConfig+0x1be>
 8003142:	4b28      	ldr	r3, [pc, #160]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a27      	ldr	r2, [pc, #156]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8003148:	f043 0304 	orr.w	r3, r3, #4
 800314c:	6013      	str	r3, [r2, #0]
 800314e:	4b25      	ldr	r3, [pc, #148]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f023 0201 	bic.w	r2, r3, #1
 8003156:	4923      	ldr	r1, [pc, #140]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	4313      	orrs	r3, r2
 800315c:	600b      	str	r3, [r1, #0]
=======
 8003142:	4b2d      	ldr	r3, [pc, #180]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	683a      	ldr	r2, [r7, #0]
 800314c:	429a      	cmp	r2, r3
 800314e:	d219      	bcs.n	8003184 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d105      	bne.n	8003162 <HAL_RCC_ClockConfig+0x1be>
 8003156:	4b28      	ldr	r3, [pc, #160]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a27      	ldr	r2, [pc, #156]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 800315c:	f043 0304 	orr.w	r3, r3, #4
 8003160:	6013      	str	r3, [r2, #0]
 8003162:	4b25      	ldr	r3, [pc, #148]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f023 0201 	bic.w	r2, r3, #1
 800316a:	4923      	ldr	r1, [pc, #140]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	4313      	orrs	r3, r2
 8003170:	600b      	str	r3, [r1, #0]
>>>>>>> Stashed changes

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< Updated upstream
 800315e:	4b21      	ldr	r3, [pc, #132]	; (80031e4 <HAL_RCC_ClockConfig+0x254>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d001      	beq.n	8003170 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e034      	b.n	80031da <HAL_RCC_ClockConfig+0x24a>
=======
 8003172:	4b21      	ldr	r3, [pc, #132]	; (80031f8 <HAL_RCC_ClockConfig+0x254>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	429a      	cmp	r2, r3
 800317e:	d001      	beq.n	8003184 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e034      	b.n	80031ee <HAL_RCC_ClockConfig+0x24a>
>>>>>>> Stashed changes
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< Updated upstream
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0304 	and.w	r3, r3, #4
 8003178:	2b00      	cmp	r3, #0
 800317a:	d008      	beq.n	800318e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800317c:	4b1a      	ldr	r3, [pc, #104]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	4917      	ldr	r1, [pc, #92]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 800318a:	4313      	orrs	r3, r2
 800318c:	608b      	str	r3, [r1, #8]
=======
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0304 	and.w	r3, r3, #4
 800318c:	2b00      	cmp	r3, #0
 800318e:	d008      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003190:	4b1a      	ldr	r3, [pc, #104]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	4917      	ldr	r1, [pc, #92]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	608b      	str	r3, [r1, #8]
>>>>>>> Stashed changes
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
<<<<<<< Updated upstream
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0308 	and.w	r3, r3, #8
 8003196:	2b00      	cmp	r3, #0
 8003198:	d009      	beq.n	80031ae <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800319a:	4b13      	ldr	r3, [pc, #76]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	490f      	ldr	r1, [pc, #60]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	608b      	str	r3, [r1, #8]
=======
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0308 	and.w	r3, r3, #8
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d009      	beq.n	80031c2 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ae:	4b13      	ldr	r3, [pc, #76]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	490f      	ldr	r1, [pc, #60]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	608b      	str	r3, [r1, #8]
>>>>>>> Stashed changes
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
<<<<<<< Updated upstream
 80031ae:	f000 f823 	bl	80031f8 <HAL_RCC_GetSysClockFreq>
 80031b2:	4602      	mov	r2, r0
 80031b4:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <HAL_RCC_ClockConfig+0x258>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	091b      	lsrs	r3, r3, #4
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	490b      	ldr	r1, [pc, #44]	; (80031ec <HAL_RCC_ClockConfig+0x25c>)
 80031c0:	5ccb      	ldrb	r3, [r1, r3]
 80031c2:	fa22 f303 	lsr.w	r3, r2, r3
 80031c6:	4a0a      	ldr	r2, [pc, #40]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 80031c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031ca:	4b0a      	ldr	r3, [pc, #40]	; (80031f4 <HAL_RCC_ClockConfig+0x264>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fe fc50 	bl	8001a74 <HAL_InitTick>
 80031d4:	4603      	mov	r3, r0
 80031d6:	72fb      	strb	r3, [r7, #11]

  return status;
 80031d8:	7afb      	ldrb	r3, [r7, #11]
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	40023c00 	.word	0x40023c00
 80031e8:	40023800 	.word	0x40023800
 80031ec:	080037c8 	.word	0x080037c8
 80031f0:	20000008 	.word	0x20000008
 80031f4:	2000000c 	.word	0x2000000c

080031f8 <HAL_RCC_GetSysClockFreq>:
=======
 80031c2:	f000 f823 	bl	800320c <HAL_RCC_GetSysClockFreq>
 80031c6:	4602      	mov	r2, r0
 80031c8:	4b0c      	ldr	r3, [pc, #48]	; (80031fc <HAL_RCC_ClockConfig+0x258>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	f003 030f 	and.w	r3, r3, #15
 80031d2:	490b      	ldr	r1, [pc, #44]	; (8003200 <HAL_RCC_ClockConfig+0x25c>)
 80031d4:	5ccb      	ldrb	r3, [r1, r3]
 80031d6:	fa22 f303 	lsr.w	r3, r2, r3
 80031da:	4a0a      	ldr	r2, [pc, #40]	; (8003204 <HAL_RCC_ClockConfig+0x260>)
 80031dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031de:	4b0a      	ldr	r3, [pc, #40]	; (8003208 <HAL_RCC_ClockConfig+0x264>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7fe fc50 	bl	8001a88 <HAL_InitTick>
 80031e8:	4603      	mov	r3, r0
 80031ea:	72fb      	strb	r3, [r7, #11]

  return status;
 80031ec:	7afb      	ldrb	r3, [r7, #11]
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40023c00 	.word	0x40023c00
 80031fc:	40023800 	.word	0x40023800
 8003200:	080037ec 	.word	0x080037ec
 8003204:	20000004 	.word	0x20000004
 8003208:	20000008 	.word	0x20000008

0800320c <HAL_RCC_GetSysClockFreq>:
>>>>>>> Stashed changes
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
<<<<<<< Updated upstream
 80031f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031fc:	b092      	sub	sp, #72	; 0x48
 80031fe:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003200:	4b79      	ldr	r3, [pc, #484]	; (80033e8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003208:	f003 030c 	and.w	r3, r3, #12
 800320c:	2b0c      	cmp	r3, #12
 800320e:	d00d      	beq.n	800322c <HAL_RCC_GetSysClockFreq+0x34>
 8003210:	2b0c      	cmp	r3, #12
 8003212:	f200 80d5 	bhi.w	80033c0 <HAL_RCC_GetSysClockFreq+0x1c8>
 8003216:	2b04      	cmp	r3, #4
 8003218:	d002      	beq.n	8003220 <HAL_RCC_GetSysClockFreq+0x28>
 800321a:	2b08      	cmp	r3, #8
 800321c:	d003      	beq.n	8003226 <HAL_RCC_GetSysClockFreq+0x2e>
 800321e:	e0cf      	b.n	80033c0 <HAL_RCC_GetSysClockFreq+0x1c8>
=======
 800320c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003210:	b092      	sub	sp, #72	; 0x48
 8003212:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003214:	4b79      	ldr	r3, [pc, #484]	; (80033fc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800321a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800321c:	f003 030c 	and.w	r3, r3, #12
 8003220:	2b0c      	cmp	r3, #12
 8003222:	d00d      	beq.n	8003240 <HAL_RCC_GetSysClockFreq+0x34>
 8003224:	2b0c      	cmp	r3, #12
 8003226:	f200 80d5 	bhi.w	80033d4 <HAL_RCC_GetSysClockFreq+0x1c8>
 800322a:	2b04      	cmp	r3, #4
 800322c:	d002      	beq.n	8003234 <HAL_RCC_GetSysClockFreq+0x28>
 800322e:	2b08      	cmp	r3, #8
 8003230:	d003      	beq.n	800323a <HAL_RCC_GetSysClockFreq+0x2e>
 8003232:	e0cf      	b.n	80033d4 <HAL_RCC_GetSysClockFreq+0x1c8>
>>>>>>> Stashed changes
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
<<<<<<< Updated upstream
 8003220:	4b72      	ldr	r3, [pc, #456]	; (80033ec <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003222:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003224:	e0da      	b.n	80033dc <HAL_RCC_GetSysClockFreq+0x1e4>
=======
 8003234:	4b72      	ldr	r3, [pc, #456]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003236:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003238:	e0da      	b.n	80033f0 <HAL_RCC_GetSysClockFreq+0x1e4>
>>>>>>> Stashed changes
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
<<<<<<< Updated upstream
 8003226:	4b72      	ldr	r3, [pc, #456]	; (80033f0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003228:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800322a:	e0d7      	b.n	80033dc <HAL_RCC_GetSysClockFreq+0x1e4>
=======
 800323a:	4b72      	ldr	r3, [pc, #456]	; (8003404 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800323c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800323e:	e0d7      	b.n	80033f0 <HAL_RCC_GetSysClockFreq+0x1e4>
>>>>>>> Stashed changes
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
<<<<<<< Updated upstream
 800322c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800322e:	0c9b      	lsrs	r3, r3, #18
 8003230:	f003 020f 	and.w	r2, r3, #15
 8003234:	4b6f      	ldr	r3, [pc, #444]	; (80033f4 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8003236:	5c9b      	ldrb	r3, [r3, r2]
 8003238:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800323a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800323c:	0d9b      	lsrs	r3, r3, #22
 800323e:	f003 0303 	and.w	r3, r3, #3
 8003242:	3301      	adds	r3, #1
 8003244:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003246:	4b68      	ldr	r3, [pc, #416]	; (80033e8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d05d      	beq.n	800330e <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003254:	2200      	movs	r2, #0
 8003256:	4618      	mov	r0, r3
 8003258:	4611      	mov	r1, r2
 800325a:	4604      	mov	r4, r0
 800325c:	460d      	mov	r5, r1
 800325e:	4622      	mov	r2, r4
 8003260:	462b      	mov	r3, r5
 8003262:	f04f 0000 	mov.w	r0, #0
 8003266:	f04f 0100 	mov.w	r1, #0
 800326a:	0159      	lsls	r1, r3, #5
 800326c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003270:	0150      	lsls	r0, r2, #5
 8003272:	4602      	mov	r2, r0
 8003274:	460b      	mov	r3, r1
 8003276:	4621      	mov	r1, r4
 8003278:	1a51      	subs	r1, r2, r1
 800327a:	6139      	str	r1, [r7, #16]
 800327c:	4629      	mov	r1, r5
 800327e:	eb63 0301 	sbc.w	r3, r3, r1
 8003282:	617b      	str	r3, [r7, #20]
 8003284:	f04f 0200 	mov.w	r2, #0
 8003288:	f04f 0300 	mov.w	r3, #0
 800328c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003290:	4659      	mov	r1, fp
 8003292:	018b      	lsls	r3, r1, #6
 8003294:	4651      	mov	r1, sl
 8003296:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800329a:	4651      	mov	r1, sl
 800329c:	018a      	lsls	r2, r1, #6
 800329e:	46d4      	mov	ip, sl
 80032a0:	ebb2 080c 	subs.w	r8, r2, ip
 80032a4:	4659      	mov	r1, fp
 80032a6:	eb63 0901 	sbc.w	r9, r3, r1
 80032aa:	f04f 0200 	mov.w	r2, #0
 80032ae:	f04f 0300 	mov.w	r3, #0
 80032b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032be:	4690      	mov	r8, r2
 80032c0:	4699      	mov	r9, r3
 80032c2:	4623      	mov	r3, r4
 80032c4:	eb18 0303 	adds.w	r3, r8, r3
 80032c8:	60bb      	str	r3, [r7, #8]
 80032ca:	462b      	mov	r3, r5
 80032cc:	eb49 0303 	adc.w	r3, r9, r3
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	f04f 0200 	mov.w	r2, #0
 80032d6:	f04f 0300 	mov.w	r3, #0
 80032da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80032de:	4629      	mov	r1, r5
 80032e0:	024b      	lsls	r3, r1, #9
 80032e2:	4620      	mov	r0, r4
 80032e4:	4629      	mov	r1, r5
 80032e6:	4604      	mov	r4, r0
 80032e8:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80032ec:	4601      	mov	r1, r0
 80032ee:	024a      	lsls	r2, r1, #9
 80032f0:	4610      	mov	r0, r2
 80032f2:	4619      	mov	r1, r3
 80032f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032f6:	2200      	movs	r2, #0
 80032f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80032fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80032fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003300:	f7fc ff3c 	bl	800017c <__aeabi_uldivmod>
 8003304:	4602      	mov	r2, r0
 8003306:	460b      	mov	r3, r1
 8003308:	4613      	mov	r3, r2
 800330a:	647b      	str	r3, [r7, #68]	; 0x44
 800330c:	e055      	b.n	80033ba <HAL_RCC_GetSysClockFreq+0x1c2>
=======
 8003240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003242:	0c9b      	lsrs	r3, r3, #18
 8003244:	f003 020f 	and.w	r2, r3, #15
 8003248:	4b6f      	ldr	r3, [pc, #444]	; (8003408 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800324a:	5c9b      	ldrb	r3, [r3, r2]
 800324c:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800324e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003250:	0d9b      	lsrs	r3, r3, #22
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	3301      	adds	r3, #1
 8003258:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800325a:	4b68      	ldr	r3, [pc, #416]	; (80033fc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d05d      	beq.n	8003322 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003268:	2200      	movs	r2, #0
 800326a:	4618      	mov	r0, r3
 800326c:	4611      	mov	r1, r2
 800326e:	4604      	mov	r4, r0
 8003270:	460d      	mov	r5, r1
 8003272:	4622      	mov	r2, r4
 8003274:	462b      	mov	r3, r5
 8003276:	f04f 0000 	mov.w	r0, #0
 800327a:	f04f 0100 	mov.w	r1, #0
 800327e:	0159      	lsls	r1, r3, #5
 8003280:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003284:	0150      	lsls	r0, r2, #5
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	4621      	mov	r1, r4
 800328c:	1a51      	subs	r1, r2, r1
 800328e:	6139      	str	r1, [r7, #16]
 8003290:	4629      	mov	r1, r5
 8003292:	eb63 0301 	sbc.w	r3, r3, r1
 8003296:	617b      	str	r3, [r7, #20]
 8003298:	f04f 0200 	mov.w	r2, #0
 800329c:	f04f 0300 	mov.w	r3, #0
 80032a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032a4:	4659      	mov	r1, fp
 80032a6:	018b      	lsls	r3, r1, #6
 80032a8:	4651      	mov	r1, sl
 80032aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032ae:	4651      	mov	r1, sl
 80032b0:	018a      	lsls	r2, r1, #6
 80032b2:	46d4      	mov	ip, sl
 80032b4:	ebb2 080c 	subs.w	r8, r2, ip
 80032b8:	4659      	mov	r1, fp
 80032ba:	eb63 0901 	sbc.w	r9, r3, r1
 80032be:	f04f 0200 	mov.w	r2, #0
 80032c2:	f04f 0300 	mov.w	r3, #0
 80032c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032d2:	4690      	mov	r8, r2
 80032d4:	4699      	mov	r9, r3
 80032d6:	4623      	mov	r3, r4
 80032d8:	eb18 0303 	adds.w	r3, r8, r3
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	462b      	mov	r3, r5
 80032e0:	eb49 0303 	adc.w	r3, r9, r3
 80032e4:	60fb      	str	r3, [r7, #12]
 80032e6:	f04f 0200 	mov.w	r2, #0
 80032ea:	f04f 0300 	mov.w	r3, #0
 80032ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80032f2:	4629      	mov	r1, r5
 80032f4:	024b      	lsls	r3, r1, #9
 80032f6:	4620      	mov	r0, r4
 80032f8:	4629      	mov	r1, r5
 80032fa:	4604      	mov	r4, r0
 80032fc:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003300:	4601      	mov	r1, r0
 8003302:	024a      	lsls	r2, r1, #9
 8003304:	4610      	mov	r0, r2
 8003306:	4619      	mov	r1, r3
 8003308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800330a:	2200      	movs	r2, #0
 800330c:	62bb      	str	r3, [r7, #40]	; 0x28
 800330e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003310:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003314:	f7fc ff32 	bl	800017c <__aeabi_uldivmod>
 8003318:	4602      	mov	r2, r0
 800331a:	460b      	mov	r3, r1
 800331c:	4613      	mov	r3, r2
 800331e:	647b      	str	r3, [r7, #68]	; 0x44
 8003320:	e055      	b.n	80033ce <HAL_RCC_GetSysClockFreq+0x1c2>
>>>>>>> Stashed changes
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
<<<<<<< Updated upstream
 800330e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003310:	2200      	movs	r2, #0
 8003312:	623b      	str	r3, [r7, #32]
 8003314:	627a      	str	r2, [r7, #36]	; 0x24
 8003316:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800331a:	4642      	mov	r2, r8
 800331c:	464b      	mov	r3, r9
 800331e:	f04f 0000 	mov.w	r0, #0
 8003322:	f04f 0100 	mov.w	r1, #0
 8003326:	0159      	lsls	r1, r3, #5
 8003328:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800332c:	0150      	lsls	r0, r2, #5
 800332e:	4602      	mov	r2, r0
 8003330:	460b      	mov	r3, r1
 8003332:	46c4      	mov	ip, r8
 8003334:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003338:	4640      	mov	r0, r8
 800333a:	4649      	mov	r1, r9
 800333c:	468c      	mov	ip, r1
 800333e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003342:	f04f 0200 	mov.w	r2, #0
 8003346:	f04f 0300 	mov.w	r3, #0
 800334a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800334e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003352:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003356:	ebb2 040a 	subs.w	r4, r2, sl
 800335a:	eb63 050b 	sbc.w	r5, r3, fp
 800335e:	f04f 0200 	mov.w	r2, #0
 8003362:	f04f 0300 	mov.w	r3, #0
 8003366:	00eb      	lsls	r3, r5, #3
 8003368:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800336c:	00e2      	lsls	r2, r4, #3
 800336e:	4614      	mov	r4, r2
 8003370:	461d      	mov	r5, r3
 8003372:	4603      	mov	r3, r0
 8003374:	18e3      	adds	r3, r4, r3
 8003376:	603b      	str	r3, [r7, #0]
 8003378:	460b      	mov	r3, r1
 800337a:	eb45 0303 	adc.w	r3, r5, r3
 800337e:	607b      	str	r3, [r7, #4]
 8003380:	f04f 0200 	mov.w	r2, #0
 8003384:	f04f 0300 	mov.w	r3, #0
 8003388:	e9d7 4500 	ldrd	r4, r5, [r7]
 800338c:	4629      	mov	r1, r5
 800338e:	028b      	lsls	r3, r1, #10
 8003390:	4620      	mov	r0, r4
 8003392:	4629      	mov	r1, r5
 8003394:	4604      	mov	r4, r0
 8003396:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800339a:	4601      	mov	r1, r0
 800339c:	028a      	lsls	r2, r1, #10
 800339e:	4610      	mov	r0, r2
 80033a0:	4619      	mov	r1, r3
 80033a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033a4:	2200      	movs	r2, #0
 80033a6:	61bb      	str	r3, [r7, #24]
 80033a8:	61fa      	str	r2, [r7, #28]
 80033aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033ae:	f7fc fee5 	bl	800017c <__aeabi_uldivmod>
 80033b2:	4602      	mov	r2, r0
 80033b4:	460b      	mov	r3, r1
 80033b6:	4613      	mov	r3, r2
 80033b8:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 80033ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033bc:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80033be:	e00d      	b.n	80033dc <HAL_RCC_GetSysClockFreq+0x1e4>
=======
 8003322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003324:	2200      	movs	r2, #0
 8003326:	623b      	str	r3, [r7, #32]
 8003328:	627a      	str	r2, [r7, #36]	; 0x24
 800332a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800332e:	4642      	mov	r2, r8
 8003330:	464b      	mov	r3, r9
 8003332:	f04f 0000 	mov.w	r0, #0
 8003336:	f04f 0100 	mov.w	r1, #0
 800333a:	0159      	lsls	r1, r3, #5
 800333c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003340:	0150      	lsls	r0, r2, #5
 8003342:	4602      	mov	r2, r0
 8003344:	460b      	mov	r3, r1
 8003346:	46c4      	mov	ip, r8
 8003348:	ebb2 0a0c 	subs.w	sl, r2, ip
 800334c:	4640      	mov	r0, r8
 800334e:	4649      	mov	r1, r9
 8003350:	468c      	mov	ip, r1
 8003352:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003356:	f04f 0200 	mov.w	r2, #0
 800335a:	f04f 0300 	mov.w	r3, #0
 800335e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003362:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003366:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800336a:	ebb2 040a 	subs.w	r4, r2, sl
 800336e:	eb63 050b 	sbc.w	r5, r3, fp
 8003372:	f04f 0200 	mov.w	r2, #0
 8003376:	f04f 0300 	mov.w	r3, #0
 800337a:	00eb      	lsls	r3, r5, #3
 800337c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003380:	00e2      	lsls	r2, r4, #3
 8003382:	4614      	mov	r4, r2
 8003384:	461d      	mov	r5, r3
 8003386:	4603      	mov	r3, r0
 8003388:	18e3      	adds	r3, r4, r3
 800338a:	603b      	str	r3, [r7, #0]
 800338c:	460b      	mov	r3, r1
 800338e:	eb45 0303 	adc.w	r3, r5, r3
 8003392:	607b      	str	r3, [r7, #4]
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	f04f 0300 	mov.w	r3, #0
 800339c:	e9d7 4500 	ldrd	r4, r5, [r7]
 80033a0:	4629      	mov	r1, r5
 80033a2:	028b      	lsls	r3, r1, #10
 80033a4:	4620      	mov	r0, r4
 80033a6:	4629      	mov	r1, r5
 80033a8:	4604      	mov	r4, r0
 80033aa:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80033ae:	4601      	mov	r1, r0
 80033b0:	028a      	lsls	r2, r1, #10
 80033b2:	4610      	mov	r0, r2
 80033b4:	4619      	mov	r1, r3
 80033b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033b8:	2200      	movs	r2, #0
 80033ba:	61bb      	str	r3, [r7, #24]
 80033bc:	61fa      	str	r2, [r7, #28]
 80033be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033c2:	f7fc fedb 	bl	800017c <__aeabi_uldivmod>
 80033c6:	4602      	mov	r2, r0
 80033c8:	460b      	mov	r3, r1
 80033ca:	4613      	mov	r3, r2
 80033cc:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 80033ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033d0:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80033d2:	e00d      	b.n	80033f0 <HAL_RCC_GetSysClockFreq+0x1e4>
>>>>>>> Stashed changes
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
<<<<<<< Updated upstream
 80033c0:	4b09      	ldr	r3, [pc, #36]	; (80033e8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	0b5b      	lsrs	r3, r3, #13
 80033c6:	f003 0307 	and.w	r3, r3, #7
 80033ca:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80033cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ce:	3301      	adds	r3, #1
 80033d0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80033da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3748      	adds	r7, #72	; 0x48
 80033e2:	46bd      	mov	sp, r7
 80033e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033e8:	40023800 	.word	0x40023800
 80033ec:	00f42400 	.word	0x00f42400
 80033f0:	007a1200 	.word	0x007a1200
 80033f4:	080037bc 	.word	0x080037bc

080033f8 <RCC_SetFlashLatencyFromMSIRange>:
=======
 80033d4:	4b09      	ldr	r3, [pc, #36]	; (80033fc <HAL_RCC_GetSysClockFreq+0x1f0>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	0b5b      	lsrs	r3, r3, #13
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80033e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033e2:	3301      	adds	r3, #1
 80033e4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80033ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3748      	adds	r7, #72	; 0x48
 80033f6:	46bd      	mov	sp, r7
 80033f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033fc:	40023800 	.word	0x40023800
 8003400:	00f42400 	.word	0x00f42400
 8003404:	007a1200 	.word	0x007a1200
 8003408:	080037e0 	.word	0x080037e0

0800340c <RCC_SetFlashLatencyFromMSIRange>:
>>>>>>> Stashed changes
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
<<<<<<< Updated upstream
 80033f8:	b480      	push	{r7}
 80033fa:	b087      	sub	sp, #28
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003400:	2300      	movs	r3, #0
 8003402:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003404:	4b29      	ldr	r3, [pc, #164]	; (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d12c      	bne.n	800346a <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003410:	4b26      	ldr	r3, [pc, #152]	; (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d005      	beq.n	8003428 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800341c:	4b24      	ldr	r3, [pc, #144]	; (80034b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	e016      	b.n	8003456 <RCC_SetFlashLatencyFromMSIRange+0x5e>
=======
 800340c:	b480      	push	{r7}
 800340e:	b087      	sub	sp, #28
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003414:	2300      	movs	r3, #0
 8003416:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003418:	4b29      	ldr	r3, [pc, #164]	; (80034c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d12c      	bne.n	800347e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003424:	4b26      	ldr	r3, [pc, #152]	; (80034c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d005      	beq.n	800343c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003430:	4b24      	ldr	r3, [pc, #144]	; (80034c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003438:	617b      	str	r3, [r7, #20]
 800343a:	e016      	b.n	800346a <RCC_SetFlashLatencyFromMSIRange+0x5e>
>>>>>>> Stashed changes
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
<<<<<<< Updated upstream
 8003428:	4b20      	ldr	r3, [pc, #128]	; (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800342a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342c:	4a1f      	ldr	r2, [pc, #124]	; (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800342e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003432:	6253      	str	r3, [r2, #36]	; 0x24
 8003434:	4b1d      	ldr	r3, [pc, #116]	; (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003440:	4b1b      	ldr	r3, [pc, #108]	; (80034b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003448:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800344a:	4b18      	ldr	r3, [pc, #96]	; (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800344c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344e:	4a17      	ldr	r2, [pc, #92]	; (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003450:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003454:	6253      	str	r3, [r2, #36]	; 0x24
=======
 800343c:	4b20      	ldr	r3, [pc, #128]	; (80034c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	4a1f      	ldr	r2, [pc, #124]	; (80034c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003446:	6253      	str	r3, [r2, #36]	; 0x24
 8003448:	4b1d      	ldr	r3, [pc, #116]	; (80034c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800344a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003450:	60fb      	str	r3, [r7, #12]
 8003452:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003454:	4b1b      	ldr	r3, [pc, #108]	; (80034c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800345c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800345e:	4b18      	ldr	r3, [pc, #96]	; (80034c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003462:	4a17      	ldr	r2, [pc, #92]	; (80034c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003464:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003468:	6253      	str	r3, [r2, #36]	; 0x24
>>>>>>> Stashed changes
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
<<<<<<< Updated upstream
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800345c:	d105      	bne.n	800346a <RCC_SetFlashLatencyFromMSIRange+0x72>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003464:	d101      	bne.n	800346a <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8003466:	2301      	movs	r3, #1
 8003468:	613b      	str	r3, [r7, #16]
=======
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003470:	d105      	bne.n	800347e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003478:	d101      	bne.n	800347e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800347a:	2301      	movs	r3, #1
 800347c:	613b      	str	r3, [r7, #16]
>>>>>>> Stashed changes
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
<<<<<<< Updated upstream
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d105      	bne.n	800347c <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003470:	4b10      	ldr	r3, [pc, #64]	; (80034b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a0f      	ldr	r2, [pc, #60]	; (80034b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003476:	f043 0304 	orr.w	r3, r3, #4
 800347a:	6013      	str	r3, [r2, #0]
 800347c:	4b0d      	ldr	r3, [pc, #52]	; (80034b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f023 0201 	bic.w	r2, r3, #1
 8003484:	490b      	ldr	r1, [pc, #44]	; (80034b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	4313      	orrs	r3, r2
 800348a:	600b      	str	r3, [r1, #0]
=======
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d105      	bne.n	8003490 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003484:	4b10      	ldr	r3, [pc, #64]	; (80034c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a0f      	ldr	r2, [pc, #60]	; (80034c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800348a:	f043 0304 	orr.w	r3, r3, #4
 800348e:	6013      	str	r3, [r2, #0]
 8003490:	4b0d      	ldr	r3, [pc, #52]	; (80034c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f023 0201 	bic.w	r2, r3, #1
 8003498:	490b      	ldr	r1, [pc, #44]	; (80034c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	4313      	orrs	r3, r2
 800349e:	600b      	str	r3, [r1, #0]
>>>>>>> Stashed changes

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
<<<<<<< Updated upstream
 800348c:	4b09      	ldr	r3, [pc, #36]	; (80034b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	429a      	cmp	r2, r3
 8003498:	d001      	beq.n	800349e <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	371c      	adds	r7, #28
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bc80      	pop	{r7}
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40023800 	.word	0x40023800
 80034b0:	40007000 	.word	0x40007000
 80034b4:	40023c00 	.word	0x40023c00

080034b8 <HAL_RCCEx_PeriphCLKConfig>:
=======
 80034a0:	4b09      	ldr	r3, [pc, #36]	; (80034c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d001      	beq.n	80034b2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e000      	b.n	80034b4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	371c      	adds	r7, #28
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bc80      	pop	{r7}
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	40023800 	.word	0x40023800
 80034c4:	40007000 	.word	0x40007000
 80034c8:	40023c00 	.word	0x40023c00

080034cc <HAL_RCCEx_PeriphCLKConfig>:
>>>>>>> Stashed changes
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
<<<<<<< Updated upstream
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
=======
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b086      	sub	sp, #24
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
>>>>>>> Stashed changes

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
<<<<<<< Updated upstream
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d106      	bne.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f000 80ed 	beq.w	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
=======
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d106      	bne.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 80ed 	beq.w	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
>>>>>>> Stashed changes
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
<<<<<<< Updated upstream
 80034da:	2300      	movs	r3, #0
 80034dc:	75fb      	strb	r3, [r7, #23]
=======
 80034ee:	2300      	movs	r3, #0
 80034f0:	75fb      	strb	r3, [r7, #23]
>>>>>>> Stashed changes

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
<<<<<<< Updated upstream
 80034de:	4b78      	ldr	r3, [pc, #480]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80034e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10d      	bne.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034ea:	4b75      	ldr	r3, [pc, #468]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80034ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ee:	4a74      	ldr	r2, [pc, #464]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80034f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034f4:	6253      	str	r3, [r2, #36]	; 0x24
 80034f6:	4b72      	ldr	r3, [pc, #456]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80034f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034fe:	60bb      	str	r3, [r7, #8]
 8003500:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003502:	2301      	movs	r3, #1
 8003504:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003506:	4b6f      	ldr	r3, [pc, #444]	; (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800350e:	2b00      	cmp	r3, #0
 8003510:	d118      	bne.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003512:	4b6c      	ldr	r3, [pc, #432]	; (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a6b      	ldr	r2, [pc, #428]	; (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003518:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800351c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800351e:	f7fe faf5 	bl	8001b0c <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003524:	e008      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003526:	f7fe faf1 	bl	8001b0c <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b64      	cmp	r3, #100	; 0x64
 8003532:	d901      	bls.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e0be      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003538:	4b62      	ldr	r3, [pc, #392]	; (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003540:	2b00      	cmp	r3, #0
 8003542:	d0f0      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x6e>
=======
 80034f2:	4b78      	ldr	r3, [pc, #480]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80034f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d10d      	bne.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034fe:	4b75      	ldr	r3, [pc, #468]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003502:	4a74      	ldr	r2, [pc, #464]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003508:	6253      	str	r3, [r2, #36]	; 0x24
 800350a:	4b72      	ldr	r3, [pc, #456]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800350c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003512:	60bb      	str	r3, [r7, #8]
 8003514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003516:	2301      	movs	r3, #1
 8003518:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800351a:	4b6f      	ldr	r3, [pc, #444]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003522:	2b00      	cmp	r3, #0
 8003524:	d118      	bne.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003526:	4b6c      	ldr	r3, [pc, #432]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a6b      	ldr	r2, [pc, #428]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800352c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003532:	f7fe faf5 	bl	8001b20 <HAL_GetTick>
 8003536:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003538:	e008      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800353a:	f7fe faf1 	bl	8001b20 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b64      	cmp	r3, #100	; 0x64
 8003546:	d901      	bls.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e0be      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800354c:	4b62      	ldr	r3, [pc, #392]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0f0      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x6e>
>>>>>>> Stashed changes
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
<<<<<<< Updated upstream
 8003544:	4b5e      	ldr	r3, [pc, #376]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800354c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	429a      	cmp	r2, r3
 800355a:	d106      	bne.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	429a      	cmp	r2, r3
 8003568:	d00f      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xd2>
=======
 8003558:	4b5e      	ldr	r3, [pc, #376]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003560:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800356a:	68fa      	ldr	r2, [r7, #12]
 800356c:	429a      	cmp	r2, r3
 800356e:	d106      	bne.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	429a      	cmp	r2, r3
 800357c:	d00f      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xd2>
>>>>>>> Stashed changes
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
<<<<<<< Updated upstream
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003572:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003576:	d108      	bne.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003578:	4b51      	ldr	r3, [pc, #324]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003580:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003584:	d101      	bne.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e095      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
=======
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003586:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800358a:	d108      	bne.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800358c:	4b51      	ldr	r3, [pc, #324]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003594:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003598:	d101      	bne.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e095      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x1fe>
>>>>>>> Stashed changes
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
<<<<<<< Updated upstream
 800358a:	4b4d      	ldr	r3, [pc, #308]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800358c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800358e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003592:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d041      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x166>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d005      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10c      	bne.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035bc:	68fa      	ldr	r2, [r7, #12]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d02d      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d027      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x166>
=======
 800359e:	4b4d      	ldr	r3, [pc, #308]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035a6:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d041      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035b6:	68fa      	ldr	r2, [r7, #12]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d005      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d10c      	bne.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d02d      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d027      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x166>
>>>>>>> Stashed changes
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
<<<<<<< Updated upstream
 80035ce:	4b3c      	ldr	r3, [pc, #240]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80035d6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035d8:	4b3b      	ldr	r3, [pc, #236]	; (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80035da:	2201      	movs	r2, #1
 80035dc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035de:	4b3a      	ldr	r3, [pc, #232]	; (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80035e4:	4a36      	ldr	r2, [pc, #216]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d014      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f4:	f7fe fa8a 	bl	8001b0c <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80035fa:	e00a      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035fc:	f7fe fa86 	bl	8001b0c <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	f241 3288 	movw	r2, #5000	; 0x1388
 800360a:	4293      	cmp	r3, r2
 800360c:	d901      	bls.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e051      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003612:	4b2b      	ldr	r3, [pc, #172]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003616:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0ee      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x144>
=======
 80035e2:	4b3c      	ldr	r3, [pc, #240]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035e6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80035ea:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035ec:	4b3b      	ldr	r3, [pc, #236]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035f2:	4b3a      	ldr	r3, [pc, #232]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80035f8:	4a36      	ldr	r2, [pc, #216]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003604:	2b00      	cmp	r3, #0
 8003606:	d014      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003608:	f7fe fa8a 	bl	8001b20 <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800360e:	e00a      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003610:	f7fe fa86 	bl	8001b20 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	f241 3288 	movw	r2, #5000	; 0x1388
 800361e:	4293      	cmp	r3, r2
 8003620:	d901      	bls.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e051      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003626:	4b2b      	ldr	r3, [pc, #172]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800362a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800362e:	2b00      	cmp	r3, #0
 8003630:	d0ee      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x144>
>>>>>>> Stashed changes
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
<<<<<<< Updated upstream
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d01a      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003632:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003636:	d10a      	bne.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003638:	4b21      	ldr	r3, [pc, #132]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003648:	491d      	ldr	r1, [pc, #116]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800364a:	4313      	orrs	r3, r2
 800364c:	600b      	str	r3, [r1, #0]
 800364e:	4b1c      	ldr	r3, [pc, #112]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003650:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800365a:	4919      	ldr	r1, [pc, #100]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800365c:	4313      	orrs	r3, r2
 800365e:	634b      	str	r3, [r1, #52]	; 0x34
=======
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d01a      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003646:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800364a:	d10a      	bne.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800364c:	4b21      	ldr	r3, [pc, #132]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800365c:	491d      	ldr	r1, [pc, #116]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800365e:	4313      	orrs	r3, r2
 8003660:	600b      	str	r3, [r1, #0]
 8003662:	4b1c      	ldr	r3, [pc, #112]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003664:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800366e:	4919      	ldr	r1, [pc, #100]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003670:	4313      	orrs	r3, r2
 8003672:	634b      	str	r3, [r1, #52]	; 0x34
>>>>>>> Stashed changes
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
<<<<<<< Updated upstream
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b00      	cmp	r3, #0
 800366a:	d01a      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003674:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003678:	d10a      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800367a:	4b11      	ldr	r3, [pc, #68]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800368a:	490d      	ldr	r1, [pc, #52]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800368c:	4313      	orrs	r3, r2
 800368e:	600b      	str	r3, [r1, #0]
 8003690:	4b0b      	ldr	r3, [pc, #44]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003692:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800369c:	4908      	ldr	r1, [pc, #32]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	634b      	str	r3, [r1, #52]	; 0x34
=======
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b00      	cmp	r3, #0
 800367e:	d01a      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003688:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800368c:	d10a      	bne.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800368e:	4b11      	ldr	r3, [pc, #68]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800369e:	490d      	ldr	r1, [pc, #52]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	600b      	str	r3, [r1, #0]
 80036a4:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80036a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036b0:	4908      	ldr	r1, [pc, #32]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	634b      	str	r3, [r1, #52]	; 0x34
>>>>>>> Stashed changes
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
<<<<<<< Updated upstream
 80036a2:	7dfb      	ldrb	r3, [r7, #23]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d105      	bne.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036a8:	4b05      	ldr	r3, [pc, #20]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	4a04      	ldr	r2, [pc, #16]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80036ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036b2:	6253      	str	r3, [r2, #36]	; 0x24
=======
 80036b6:	7dfb      	ldrb	r3, [r7, #23]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d105      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036bc:	4b05      	ldr	r3, [pc, #20]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80036be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c0:	4a04      	ldr	r2, [pc, #16]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80036c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036c6:	6253      	str	r3, [r2, #36]	; 0x24
>>>>>>> Stashed changes
    }
  }

  return HAL_OK;
<<<<<<< Updated upstream
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3718      	adds	r7, #24
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	40023800 	.word	0x40023800
 80036c4:	40007000 	.word	0x40007000
 80036c8:	424706dc 	.word	0x424706dc

080036cc <__libc_init_array>:
 80036cc:	b570      	push	{r4, r5, r6, lr}
 80036ce:	2600      	movs	r6, #0
 80036d0:	4d0c      	ldr	r5, [pc, #48]	; (8003704 <__libc_init_array+0x38>)
 80036d2:	4c0d      	ldr	r4, [pc, #52]	; (8003708 <__libc_init_array+0x3c>)
 80036d4:	1b64      	subs	r4, r4, r5
 80036d6:	10a4      	asrs	r4, r4, #2
 80036d8:	42a6      	cmp	r6, r4
 80036da:	d109      	bne.n	80036f0 <__libc_init_array+0x24>
 80036dc:	f000 f822 	bl	8003724 <_init>
 80036e0:	2600      	movs	r6, #0
 80036e2:	4d0a      	ldr	r5, [pc, #40]	; (800370c <__libc_init_array+0x40>)
 80036e4:	4c0a      	ldr	r4, [pc, #40]	; (8003710 <__libc_init_array+0x44>)
 80036e6:	1b64      	subs	r4, r4, r5
 80036e8:	10a4      	asrs	r4, r4, #2
 80036ea:	42a6      	cmp	r6, r4
 80036ec:	d105      	bne.n	80036fa <__libc_init_array+0x2e>
 80036ee:	bd70      	pop	{r4, r5, r6, pc}
 80036f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80036f4:	4798      	blx	r3
 80036f6:	3601      	adds	r6, #1
 80036f8:	e7ee      	b.n	80036d8 <__libc_init_array+0xc>
 80036fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80036fe:	4798      	blx	r3
 8003700:	3601      	adds	r6, #1
 8003702:	e7f2      	b.n	80036ea <__libc_init_array+0x1e>
 8003704:	080037e0 	.word	0x080037e0
 8003708:	080037e0 	.word	0x080037e0
 800370c:	080037e0 	.word	0x080037e0
 8003710:	080037e4 	.word	0x080037e4

08003714 <memset>:
 8003714:	4603      	mov	r3, r0
 8003716:	4402      	add	r2, r0
 8003718:	4293      	cmp	r3, r2
 800371a:	d100      	bne.n	800371e <memset+0xa>
 800371c:	4770      	bx	lr
 800371e:	f803 1b01 	strb.w	r1, [r3], #1
 8003722:	e7f9      	b.n	8003718 <memset+0x4>

08003724 <_init>:
 8003724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003726:	bf00      	nop
 8003728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800372a:	bc08      	pop	{r3}
 800372c:	469e      	mov	lr, r3
 800372e:	4770      	bx	lr

08003730 <_fini>:
 8003730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003732:	bf00      	nop
 8003734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003736:	bc08      	pop	{r3}
 8003738:	469e      	mov	lr, r3
 800373a:	4770      	bx	lr
=======
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	40023800 	.word	0x40023800
 80036d8:	40007000 	.word	0x40007000
 80036dc:	424706dc 	.word	0x424706dc

080036e0 <__libc_init_array>:
 80036e0:	b570      	push	{r4, r5, r6, lr}
 80036e2:	2600      	movs	r6, #0
 80036e4:	4d0c      	ldr	r5, [pc, #48]	; (8003718 <__libc_init_array+0x38>)
 80036e6:	4c0d      	ldr	r4, [pc, #52]	; (800371c <__libc_init_array+0x3c>)
 80036e8:	1b64      	subs	r4, r4, r5
 80036ea:	10a4      	asrs	r4, r4, #2
 80036ec:	42a6      	cmp	r6, r4
 80036ee:	d109      	bne.n	8003704 <__libc_init_array+0x24>
 80036f0:	f000 f822 	bl	8003738 <_init>
 80036f4:	2600      	movs	r6, #0
 80036f6:	4d0a      	ldr	r5, [pc, #40]	; (8003720 <__libc_init_array+0x40>)
 80036f8:	4c0a      	ldr	r4, [pc, #40]	; (8003724 <__libc_init_array+0x44>)
 80036fa:	1b64      	subs	r4, r4, r5
 80036fc:	10a4      	asrs	r4, r4, #2
 80036fe:	42a6      	cmp	r6, r4
 8003700:	d105      	bne.n	800370e <__libc_init_array+0x2e>
 8003702:	bd70      	pop	{r4, r5, r6, pc}
 8003704:	f855 3b04 	ldr.w	r3, [r5], #4
 8003708:	4798      	blx	r3
 800370a:	3601      	adds	r6, #1
 800370c:	e7ee      	b.n	80036ec <__libc_init_array+0xc>
 800370e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003712:	4798      	blx	r3
 8003714:	3601      	adds	r6, #1
 8003716:	e7f2      	b.n	80036fe <__libc_init_array+0x1e>
 8003718:	08003804 	.word	0x08003804
 800371c:	08003804 	.word	0x08003804
 8003720:	08003804 	.word	0x08003804
 8003724:	08003808 	.word	0x08003808

08003728 <memset>:
 8003728:	4603      	mov	r3, r0
 800372a:	4402      	add	r2, r0
 800372c:	4293      	cmp	r3, r2
 800372e:	d100      	bne.n	8003732 <memset+0xa>
 8003730:	4770      	bx	lr
 8003732:	f803 1b01 	strb.w	r1, [r3], #1
 8003736:	e7f9      	b.n	800372c <memset+0x4>

08003738 <_init>:
 8003738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800373a:	bf00      	nop
 800373c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800373e:	bc08      	pop	{r3}
 8003740:	469e      	mov	lr, r3
 8003742:	4770      	bx	lr

08003744 <_fini>:
 8003744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003746:	bf00      	nop
 8003748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800374a:	bc08      	pop	{r3}
 800374c:	469e      	mov	lr, r3
 800374e:	4770      	bx	lr
>>>>>>> Stashed changes
