--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    3.434(R)|   -0.710(R)|clk50buf          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk1
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<2>|   -2.184(F)|    4.127(F)|ov7670_pclk1buf   |   0.000|
ov7670_data1<6>|   -1.932(F)|    3.924(F)|ov7670_pclk1buf   |   0.000|
ov7670_href1   |   -1.434(F)|    3.500(F)|ov7670_pclk1buf   |   0.000|
ov7670_vsync1  |   -1.716(F)|    3.730(F)|ov7670_pclk1buf   |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk2
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data2<2>|   -0.881(F)|    2.431(F)|ov7670_pclk2buf   |   0.000|
ov7670_data2<6>|   -0.489(F)|    2.118(F)|ov7670_pclk2buf   |   0.000|
ov7670_href2   |    0.570(F)|    1.270(F)|ov7670_pclk2buf   |   0.000|
ov7670_vsync2  |    0.568(F)|    1.278(F)|ov7670_pclk2buf   |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk3
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data3<2>|    0.071(F)|    1.415(F)|ov7670_pclk3buf   |   0.000|
ov7670_data3<6>|    0.227(F)|    1.284(F)|ov7670_pclk3buf   |   0.000|
ov7670_href3   |    0.349(F)|    1.198(F)|ov7670_pclk3buf   |   0.000|
ov7670_vsync3  |    0.272(F)|    1.256(F)|ov7670_pclk3buf   |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk4
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data4<2>|    0.064(F)|    1.227(F)|ov7670_pclk4buf   |   0.000|
ov7670_data4<6>|   -0.236(F)|    1.471(F)|ov7670_pclk4buf   |   0.000|
ov7670_href4   |    0.591(F)|    0.798(F)|ov7670_pclk4buf   |   0.000|
ov7670_vsync4  |    0.619(F)|    0.772(F)|ov7670_pclk4buf   |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_siod1|   15.113(R)|clk50buf          |   0.000|
ov7670_siod2|   16.933(R)|clk50buf          |   0.000|
ov7670_siod3|   17.370(R)|clk50buf          |   0.000|
ov7670_siod4|   15.267(R)|clk50buf          |   0.000|
ov7670_xclk1|   11.946(R)|clk50buf          |   0.000|
ov7670_xclk2|   13.387(R)|clk50buf          |   0.000|
ov7670_xclk3|   14.212(R)|clk50buf          |   0.000|
ov7670_xclk4|   11.440(R)|clk50buf          |   0.000|
------------+------------+------------------+--------+

Clock clkcam to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   17.047(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   18.556(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   18.269(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   17.030(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   17.634(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   20.269(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   20.416(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   17.788(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock sw to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   16.064(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   17.573(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   17.286(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   16.047(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   16.651(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   19.286(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   19.433(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.805(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    7.209|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    7.930|         |         |         |
clkcam         |    6.904|         |         |         |
sw             |    6.904|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.073|    4.811|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    6.437|    4.707|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    7.662|    4.486|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    7.259|    4.643|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    7.930|         |         |         |
clkcam         |    6.904|         |         |         |
sw             |    6.904|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |    9.545|
clkcam         |ov7670_xclk2   |   10.986|
clkcam         |ov7670_xclk3   |   11.811|
clkcam         |ov7670_xclk4   |    9.039|
sw             |ov7670_xclk1   |    8.562|
sw             |ov7670_xclk2   |   10.003|
sw             |ov7670_xclk3   |   10.828|
sw             |ov7670_xclk4   |    8.056|
---------------+---------------+---------+


Analysis completed Sat Jul 30 20:06:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



