$date
	Sat Oct 22 23:59:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#732091
b1001 !
1"
#732094
b1001 &
b1001 %
1$
#732095
0"
#732098
b11100 &
b11100 %
#732102
b1110 &
b1110 %
#732106
b111 &
b111 %
#732110
b10110 &
b10110 %
#732114
b1011 &
b1011 %
#732118
b100010 &
b100010 %
#732122
b10001 &
b10001 %
#732126
b110100 &
b110100 %
#732130
b11010 &
b11010 %
#732134
b1101 &
b1101 %
#732138
b101000 &
b101000 %
#732142
b10100 &
b10100 %
#732146
b1010 &
b1010 %
#732150
b101 &
b101 %
#732154
b10000 &
b10000 %
#732158
b1000 &
b1000 %
#732162
b100 &
b100 %
#732166
b10 &
b10 %
#732170
b1 &
b1 %
1#
#732174
b0 &
0#
b0 %
0$
#1782592
b1010 !
1"
#1782594
b1010 &
b1010 %
1$
#1782595
0"
#1782598
b101 &
b101 %
#1782602
b10000 &
b10000 %
#1782606
b1000 &
b1000 %
#1782610
b100 &
b100 %
#1782614
b10 &
b10 %
#1782618
b1 &
b1 %
1#
#1782622
b0 &
0#
b0 %
0$
#2784047
b11000 !
1"
#2784050
b11000 &
b11000 %
1$
#2784051
0"
#2784054
b1100 &
b1100 %
#2784058
b110 &
b110 %
#2784062
b11 &
b11 %
#2784066
b1010 &
b1010 %
#2784070
b101 &
b101 %
#2784074
b10000 &
b10000 %
#2784078
b1000 &
b1000 %
#2784082
b100 &
b100 %
#2784086
b10 &
b10 %
#2784090
b1 &
b1 %
1#
#2784094
b0 &
0#
b0 %
0$
#4500012
