During the laboratory sessions of the "Hardware Description Languages for FPGA Desgin" course, I managed to develop the following in Verilog and VHDL:

    -> An analog counter using the Motorola 74LS161
    -> RAM memory
    -> A Finite State Machine
    -> An ALU
    -> A FIFO