$date
	Sun Nov  2 17:43:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bin_to_grey_tb $end
$var wire 1 ! g3 $end
$var wire 1 " g2 $end
$var wire 1 # g1 $end
$var wire 1 $ g0 $end
$var reg 1 % b0 $end
$var reg 1 & b1 $end
$var reg 1 ' b2 $end
$var reg 1 ( b3 $end
$var integer 32 ) i [31:0] $end
$scope module uup $end
$var wire 1 % b0 $end
$var wire 1 & b1 $end
$var wire 1 ' b2 $end
$var wire 1 ( b3 $end
$var wire 1 $ g0 $end
$var wire 1 # g1 $end
$var wire 1 " g2 $end
$var wire 1 ! g3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1$
1%
b1 )
#20000
1#
1&
0%
b10 )
#30000
0$
1%
b11 )
#40000
1"
1'
0&
0%
b100 )
#50000
1$
1%
b101 )
#60000
0#
1&
0%
b110 )
#70000
0$
1%
b111 )
#80000
1!
1(
0'
0&
0%
b1000 )
#90000
1$
1%
b1001 )
#100000
1#
1&
0%
b1010 )
#110000
0$
1%
b1011 )
#120000
0"
1'
0&
0%
b1100 )
#130000
1$
1%
b1101 )
#140000
0#
1&
0%
b1110 )
#150000
0$
1%
b1111 )
#160000
b10000 )
