// Seed: 2600276707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6, id_7;
  assign module_1.id_2 = 0;
  wire id_8, id_9;
endmodule
module module_1 (
    output tri1 id_0
);
  assign id_0 = 1;
  tri0 id_2, id_3, id_4, id_5, id_6;
  tri id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3
  );
  assign id_7 = {id_2, id_3, id_7, id_4 >> id_7(1, id_6, 1 - id_3 !== 1), id_2, id_2};
endmodule
