Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 10 16:05:28 2023
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ethernet_2port_timing_summary_routed.rpt -pb ethernet_2port_timing_summary_routed.pb -rpx ethernet_2port_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_2port
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.372        0.000                      0                18008        0.069        0.000                      0                18008        0.264        0.000                       0                  6965  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
rgmii1_rxc          {0.000 4.000}        8.000           125.000         
rgmii2_rxc          {0.000 4.000}        8.000           125.000         
sys_clk_p           {0.000 2.500}        5.000           200.000         
  clk_out1_clk_ref  {0.000 2.500}        5.000           200.000         
  clk_out2_clk_ref  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_ref  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rgmii1_rxc                1.891        0.000                      0                 5500        0.083        0.000                      0                 5500        3.500        0.000                       0                  3221  
rgmii2_rxc                1.856        0.000                      0                 5500        0.069        0.000                      0                 5500        3.500        0.000                       0                  3221  
sys_clk_p                                                                                                                                                             1.100        0.000                       0                     1  
  clk_out1_clk_ref        1.482        0.000                      0                  178        0.261        0.000                      0                  178        0.264        0.000                       0                   121  
  clk_out2_clk_ref       14.269        0.000                      0                  446        0.147        0.000                      0                  446        9.500        0.000                       0                   398  
  clkfbout_clk_ref                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_ref   clk_out2_clk_ref         1.372        0.000                      0                  396        0.211        0.000                      0                  396  
**async_default**  rgmii1_rxc         rgmii1_rxc               1.519        0.000                      0                 2994        0.366        0.000                      0                 2994  
**async_default**  rgmii2_rxc         rgmii2_rxc               2.303        0.000                      0                 2994        0.403        0.000                      0                 2994  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rgmii1_rxc
  To Clock:  rgmii1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 2.232ns (36.674%)  route 3.854ns (63.326%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 12.734 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.522     5.027    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X32Y166        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y166        FDCE (Prop_fdce_C_Q)         0.379     5.406 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=57, routed)          3.272     8.677    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[5]
    SLICE_X53Y148        LUT2 (Prop_lut2_I0_O)        0.105     8.782 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12/O
                         net (fo=1, routed)           0.000     8.782    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.114 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.114    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.213    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[19]_i_6_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.311 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.311    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.576 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.582    10.158    u1/mac_test0/mac_top0/mac_rx0/udp0/in17[24]
    SLICE_X51Y151        LUT4 (Prop_lut4_I3_O)        0.250    10.408 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9/O
                         net (fo=1, routed)           0.000    10.408    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9_n_0
    SLICE_X51Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.848 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.848    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1_n_0
    SLICE_X51Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.113 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.113    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2_n_6
    SLICE_X51Y152        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.402    12.734    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X51Y152        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/C
                         clock pessimism              0.245    12.980    
                         clock uncertainty           -0.035    12.944    
    SLICE_X51Y152        FDCE (Setup_fdce_C_D)        0.059    13.003    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 2.227ns (36.621%)  route 3.854ns (63.379%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 12.734 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.522     5.027    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X32Y166        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y166        FDCE (Prop_fdce_C_Q)         0.379     5.406 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=57, routed)          3.272     8.677    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[5]
    SLICE_X53Y148        LUT2 (Prop_lut2_I0_O)        0.105     8.782 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12/O
                         net (fo=1, routed)           0.000     8.782    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.114 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.114    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.213    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[19]_i_6_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.311 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.311    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.576 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.582    10.158    u1/mac_test0/mac_top0/mac_rx0/udp0/in17[24]
    SLICE_X51Y151        LUT4 (Prop_lut4_I3_O)        0.250    10.408 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9/O
                         net (fo=1, routed)           0.000    10.408    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9_n_0
    SLICE_X51Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.848 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.848    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1_n_0
    SLICE_X51Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.108 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.108    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2_n_4
    SLICE_X51Y152        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.402    12.734    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X51Y152        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/C
                         clock pessimism              0.245    12.980    
                         clock uncertainty           -0.035    12.944    
    SLICE_X51Y152        FDCE (Setup_fdce_C_D)        0.059    13.003    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 0.538ns (9.913%)  route 4.889ns (90.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 12.660 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 f  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 r  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.327    10.458    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X6Y139         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.327    12.660    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y139         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.178    12.838    
                         clock uncertainty           -0.035    12.802    
    SLICE_X6Y139         FDRE (Setup_fdre_C_R)       -0.423    12.379    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.167ns (35.990%)  route 3.854ns (64.010%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 12.734 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.522     5.027    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X32Y166        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y166        FDCE (Prop_fdce_C_Q)         0.379     5.406 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=57, routed)          3.272     8.677    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[5]
    SLICE_X53Y148        LUT2 (Prop_lut2_I0_O)        0.105     8.782 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12/O
                         net (fo=1, routed)           0.000     8.782    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.114 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.114    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.213    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[19]_i_6_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.311 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.311    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.576 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.582    10.158    u1/mac_test0/mac_top0/mac_rx0/udp0/in17[24]
    SLICE_X51Y151        LUT4 (Prop_lut4_I3_O)        0.250    10.408 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9/O
                         net (fo=1, routed)           0.000    10.408    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9_n_0
    SLICE_X51Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.848 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.848    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1_n_0
    SLICE_X51Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.048 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.048    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2_n_5
    SLICE_X51Y152        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.402    12.734    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X51Y152        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/C
                         clock pessimism              0.245    12.980    
                         clock uncertainty           -0.035    12.944    
    SLICE_X51Y152        FDCE (Setup_fdce_C_D)        0.059    13.003    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.148ns (35.787%)  route 3.854ns (64.213%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 12.734 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.522     5.027    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X32Y166        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y166        FDCE (Prop_fdce_C_Q)         0.379     5.406 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=57, routed)          3.272     8.677    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[5]
    SLICE_X53Y148        LUT2 (Prop_lut2_I0_O)        0.105     8.782 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12/O
                         net (fo=1, routed)           0.000     8.782    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.114 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.114    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.213    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[19]_i_6_0[0]
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.311 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.311    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.576 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.582    10.158    u1/mac_test0/mac_top0/mac_rx0/udp0/in17[24]
    SLICE_X51Y151        LUT4 (Prop_lut4_I3_O)        0.250    10.408 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9/O
                         net (fo=1, routed)           0.000    10.408    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9_n_0
    SLICE_X51Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.848 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.848    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1_n_0
    SLICE_X51Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    11.029 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.029    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2_n_7
    SLICE_X51Y152        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.402    12.734    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X51Y152        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/C
                         clock pessimism              0.245    12.980    
                         clock uncertainty           -0.035    12.944    
    SLICE_X51Y152        FDCE (Setup_fdce_C_D)        0.059    13.003    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 0.538ns (9.913%)  route 4.889ns (90.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 12.660 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 f  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 r  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.327    10.458    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X7Y139         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.327    12.660    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y139         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[1]/C
                         clock pessimism              0.178    12.838    
                         clock uncertainty           -0.035    12.802    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.352    12.450    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 0.538ns (9.913%)  route 4.889ns (90.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 12.660 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 f  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 r  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.327    10.458    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X7Y139         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.327    12.660    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y139         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[5]/C
                         clock pessimism              0.178    12.838    
                         clock uncertainty           -0.035    12.802    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.352    12.450    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 0.538ns (9.913%)  route 4.889ns (90.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 12.660 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 f  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 r  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.327    10.458    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X7Y139         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.327    12.660    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y139         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[6]/C
                         clock pessimism              0.178    12.838    
                         clock uncertainty           -0.035    12.802    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.352    12.450    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 0.538ns (9.913%)  route 4.889ns (90.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 12.660 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 f  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 r  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.327    10.458    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X7Y139         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.327    12.660    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y139         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]/C
                         clock pessimism              0.178    12.838    
                         clock uncertainty           -0.035    12.802    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.352    12.450    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.538ns (10.091%)  route 4.794ns (89.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 12.661 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 f  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 r  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.231    10.362    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X6Y140         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.328    12.661    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y140         FDRE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.178    12.839    
                         clock uncertainty           -0.035    12.803    
    SLICE_X6Y140         FDRE (Setup_fdre_C_R)       -0.423    12.380    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  2.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/ipmode/udp_tx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.188ns (47.032%)  route 0.212ns (52.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.652     1.764    u1/mac_test0/mac_top0/mac_tx0/ipmode/gmii_tx_clk
    SLICE_X11Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ipmode/udp_tx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.141     1.905 f  u1/mac_test0/mac_top0/mac_tx0/ipmode/udp_tx_ack_reg/Q
                         net (fo=4, routed)           0.212     2.117    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ack
    SLICE_X8Y149         LUT4 (Prop_lut4_I0_O)        0.047     2.164 r  u1/mac_test0/mac_top0/mac_tx0/udp0/state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.164    u1/mac_test0/mac_top0/mac_tx0/udp0/next_state__0[2]
    SLICE_X8Y149         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.841     2.207    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X8Y149         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/state_reg[2]/C
                         clock pessimism             -0.259     1.948    
    SLICE_X8Y149         FDCE (Hold_fdce_C_D)         0.133     2.081    u1/mac_test0/mac_top0/mac_tx0/udp0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/ip0/header_length_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.409ns (71.212%)  route 0.165ns (28.788%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.563     1.675    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X43Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/header_length_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y149        FDCE (Prop_fdce_C_Q)         0.141     1.816 f  u1/mac_test0/mac_top0/mac_rx0/ip0/header_length_buf_reg[3]/Q
                         net (fo=17, routed)          0.165     1.980    u1/mac_test0/mac_top0/mac_rx0/ip0/header_length[5]
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.048     2.028 r  u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length[9]_i_2/O
                         net (fo=1, routed)           0.000     2.028    u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length[9]_i_2_n_0
    SLICE_X42Y148        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.155 r  u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.155    u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[9]_i_1_n_0
    SLICE_X42Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.195 r  u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.196    u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[13]_i_1_n_0
    SLICE_X42Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.249 r  u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.249    u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length00_out[14]
    SLICE_X42Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.920     2.287    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X42Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[14]/C
                         clock pessimism             -0.259     2.027    
    SLICE_X42Y150        FDCE (Hold_fdce_C_D)         0.134     2.161    u1/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.995%)  route 0.363ns (72.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.599     1.711    u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y148         FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDCE (Prop_fdce_C_Q)         0.141     1.852 r  u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/Q
                         net (fo=3, routed)           0.363     2.215    u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[10]
    SLICE_X3Y150         FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.958     2.325    u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y150         FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.259     2.065    
    SLICE_X3Y150         FDCE (Hold_fdce_C_D)         0.061     2.126    u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.076%)  route 0.159ns (52.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.648     1.760    u1/arbi_inst/rx_buffer_inst/clk
    SLICE_X9Y162         FDCE                                         r  u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.141     1.901 r  u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[15]/Q
                         net (fo=1, routed)           0.159     2.060    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X0Y64         RAMB18E1                                     r  u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.963     2.329    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y64         RAMB18E1                                     r  u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.816    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.971    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.970%)  route 0.159ns (53.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.649     1.761    u1/arbi_inst/rx_buffer_inst/clk
    SLICE_X9Y161         FDCE                                         r  u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDCE (Prop_fdce_C_Q)         0.141     1.902 r  u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[3]/Q
                         net (fo=1, routed)           0.159     2.061    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X0Y64         RAMB18E1                                     r  u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.963     2.329    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y64         RAMB18E1                                     r  u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.816    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.971    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.226ns (42.138%)  route 0.310ns (57.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.565     1.677    u1/mac_test0/mac_top0/mac_tx0/ipmode/gmii_tx_clk
    SLICE_X36Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.128     1.805 r  u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[3]/Q
                         net (fo=4, routed)           0.310     2.115    u1/mac_test0/mac_top0/mac_tx0/ip0/Q[3]
    SLICE_X32Y154        LUT2 (Prop_lut2_I1_O)        0.098     2.213 r  u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp0[3]_i_1/O
                         net (fo=1, routed)           0.000     2.213    u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp0[3]
    SLICE_X32Y154        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.922     2.289    u1/mac_test0/mac_top0/mac_tx0/ip0/gmii_tx_clk
    SLICE_X32Y154        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp0_reg[3]/C
                         clock pessimism             -0.259     2.029    
    SLICE_X32Y154        FDCE (Hold_fdce_C_D)         0.091     2.120    u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.065%)  route 0.164ns (49.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.649     1.761    u1/arbi_inst/rx_buffer_inst/clk
    SLICE_X10Y160        FDCE                                         r  u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        FDCE (Prop_fdce_C_Q)         0.164     1.925 r  u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[2]/Q
                         net (fo=1, routed)           0.164     2.089    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y64         RAMB18E1                                     r  u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.963     2.329    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y64         RAMB18E1                                     r  u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.492     1.837    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.992    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.895%)  route 0.165ns (50.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.649     1.761    u1/arbi_inst/rx_buffer_inst/clk
    SLICE_X10Y160        FDCE                                         r  u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        FDCE (Prop_fdce_C_Q)         0.164     1.925 r  u1/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[4]/Q
                         net (fo=1, routed)           0.165     2.090    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y64         RAMB18E1                                     r  u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.963     2.329    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y64         RAMB18E1                                     r  u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.492     1.837    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.992    u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_buf_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.421ns (75.700%)  route 0.135ns (24.300%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.560     1.672    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X50Y148        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDCE (Prop_fdce_C_Q)         0.164     1.836 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_buf_reg[13]/Q
                         net (fo=2, routed)           0.134     1.970    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_buf[13]
    SLICE_X51Y148        LUT2 (Prop_lut2_I1_O)        0.045     2.015 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[15]_i_4/O
                         net (fo=1, routed)           0.000     2.015    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[15]_i_4_n_0
    SLICE_X51Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.134 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.134    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[15]_i_1_n_0
    SLICE_X51Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.173 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.174    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.228 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.228    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1_n_7
    SLICE_X51Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.916     2.283    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X51Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[20]/C
                         clock pessimism             -0.259     2.023    
    SLICE_X51Y150        FDCE (Hold_fdce_C_D)         0.105     2.128    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.996%)  route 0.361ns (66.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.569     1.681    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X11Y143        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.141     1.822 r  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_data_reg[5]/Q
                         net (fo=1, routed)           0.361     2.183    u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[7]_1[5]
    SLICE_X19Y152        LUT4 (Prop_lut4_I1_O)        0.045     2.228 r  u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.228    u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data[5]_i_1_n_0
    SLICE_X19Y152        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.927     2.294    u1/mac_test0/mac_top0/mac_tx0/ipmode/gmii_tx_clk
    SLICE_X19Y152        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[5]/C
                         clock pessimism             -0.259     2.034    
    SLICE_X19Y152        FDCE (Hold_fdce_C_D)         0.092     2.126    u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii1_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii1_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y58   u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y58   u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y56   u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y56   u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y54   u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y54   u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y64   u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y64   u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y30   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y30   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y161  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y160  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y161  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y160  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y161  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X11Y141  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X11Y141  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[8]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y151   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y151   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y150   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y147   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y148   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y148   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y148   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y148   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y149   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y149   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X62Y145  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp0_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X62Y146  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp0_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X62Y147  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp0_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii2_rxc
  To Clock:  rgmii2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 u2/mac_test0/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/wait_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 2.406ns (39.473%)  route 3.689ns (60.527%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 12.731 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.530     5.022    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDCE (Prop_fdce_C_Q)         0.348     5.370 f  u2/mac_test0/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.782     6.152    u2/mac_test0/wait_cnt[3]
    SLICE_X21Y185        LUT4 (Prop_lut4_I0_O)        0.240     6.392 r  u2/mac_test0/state[8]_i_19/O
                         net (fo=1, routed)           0.000     6.392    u2/mac_test0/state[8]_i_19_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.849 r  u2/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.849    u2/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  u2/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.947    u2/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X21Y187        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.137 f  u2/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.152     8.289    u2/mac_test0/mac_top0/mac_tx0/mac0/CO[0]
    SLICE_X51Y179        LUT6 (Prop_lut6_I5_O)        0.261     8.550 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.514     9.064    u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12_n_0
    SLICE_X51Y178        LUT4 (Prop_lut4_I0_O)        0.105     9.169 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.169    u2/mac_test0/mac_top0/cache0/S[0]
    SLICE_X51Y178        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.615 f  u2/mac_test0/mac_top0/cache0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          1.241    10.856    u2/mac_test0/wait_cnt2
    SLICE_X24Y186        LUT3 (Prop_lut3_I0_O)        0.261    11.117 r  u2/mac_test0/wait_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000    11.117    u2/mac_test0/wait_cnt[17]_i_1_n_0
    SLICE_X24Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.411    12.731    u2/mac_test0/gmii_tx_clk
    SLICE_X24Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[17]/C
                         clock pessimism              0.245    12.976    
                         clock uncertainty           -0.035    12.941    
    SLICE_X24Y186        FDCE (Setup_fdce_C_D)        0.033    12.974    u2/mac_test0/wait_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.974    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 u2/mac_test0/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 2.406ns (39.451%)  route 3.693ns (60.549%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 12.732 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.530     5.022    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDCE (Prop_fdce_C_Q)         0.348     5.370 f  u2/mac_test0/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.782     6.152    u2/mac_test0/wait_cnt[3]
    SLICE_X21Y185        LUT4 (Prop_lut4_I0_O)        0.240     6.392 r  u2/mac_test0/state[8]_i_19/O
                         net (fo=1, routed)           0.000     6.392    u2/mac_test0/state[8]_i_19_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.849 r  u2/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.849    u2/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  u2/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.947    u2/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X21Y187        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.137 f  u2/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.152     8.289    u2/mac_test0/mac_top0/mac_tx0/mac0/CO[0]
    SLICE_X51Y179        LUT6 (Prop_lut6_I5_O)        0.261     8.550 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.514     9.064    u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12_n_0
    SLICE_X51Y178        LUT4 (Prop_lut4_I0_O)        0.105     9.169 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.169    u2/mac_test0/mac_top0/cache0/S[0]
    SLICE_X51Y178        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.615 f  u2/mac_test0/mac_top0/cache0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          1.245    10.860    u2/mac_test0/wait_cnt2
    SLICE_X23Y186        LUT3 (Prop_lut3_I0_O)        0.261    11.121 r  u2/mac_test0/wait_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.121    u2/mac_test0/wait_cnt[1]_i_1__0_n_0
    SLICE_X23Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.412    12.732    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[1]/C
                         clock pessimism              0.262    12.994    
                         clock uncertainty           -0.035    12.959    
    SLICE_X23Y186        FDCE (Setup_fdce_C_D)        0.032    12.991    u2/mac_test0/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 u2/mac_test0/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/wait_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.406ns (39.457%)  route 3.692ns (60.543%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 12.732 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.530     5.022    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDCE (Prop_fdce_C_Q)         0.348     5.370 f  u2/mac_test0/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.782     6.152    u2/mac_test0/wait_cnt[3]
    SLICE_X21Y185        LUT4 (Prop_lut4_I0_O)        0.240     6.392 r  u2/mac_test0/state[8]_i_19/O
                         net (fo=1, routed)           0.000     6.392    u2/mac_test0/state[8]_i_19_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.849 r  u2/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.849    u2/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  u2/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.947    u2/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X21Y187        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.137 f  u2/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.152     8.289    u2/mac_test0/mac_top0/mac_tx0/mac0/CO[0]
    SLICE_X51Y179        LUT6 (Prop_lut6_I5_O)        0.261     8.550 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.514     9.064    u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12_n_0
    SLICE_X51Y178        LUT4 (Prop_lut4_I0_O)        0.105     9.169 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.169    u2/mac_test0/mac_top0/cache0/S[0]
    SLICE_X51Y178        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.615 f  u2/mac_test0/mac_top0/cache0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          1.244    10.859    u2/mac_test0/wait_cnt2
    SLICE_X23Y186        LUT3 (Prop_lut3_I0_O)        0.261    11.120 r  u2/mac_test0/wait_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    11.120    u2/mac_test0/wait_cnt[23]_i_1_n_0
    SLICE_X23Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.412    12.732    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[23]/C
                         clock pessimism              0.262    12.994    
                         clock uncertainty           -0.035    12.959    
    SLICE_X23Y186        FDCE (Setup_fdce_C_D)        0.033    12.992    u2/mac_test0/wait_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 u2/mac_test0/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/wait_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.425ns (39.662%)  route 3.689ns (60.338%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 12.731 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.530     5.022    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDCE (Prop_fdce_C_Q)         0.348     5.370 f  u2/mac_test0/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.782     6.152    u2/mac_test0/wait_cnt[3]
    SLICE_X21Y185        LUT4 (Prop_lut4_I0_O)        0.240     6.392 r  u2/mac_test0/state[8]_i_19/O
                         net (fo=1, routed)           0.000     6.392    u2/mac_test0/state[8]_i_19_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.849 r  u2/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.849    u2/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  u2/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.947    u2/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X21Y187        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.137 f  u2/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.152     8.289    u2/mac_test0/mac_top0/mac_tx0/mac0/CO[0]
    SLICE_X51Y179        LUT6 (Prop_lut6_I5_O)        0.261     8.550 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.514     9.064    u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12_n_0
    SLICE_X51Y178        LUT4 (Prop_lut4_I0_O)        0.105     9.169 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.169    u2/mac_test0/mac_top0/cache0/S[0]
    SLICE_X51Y178        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.615 f  u2/mac_test0/mac_top0/cache0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          1.241    10.856    u2/mac_test0/wait_cnt2
    SLICE_X24Y186        LUT3 (Prop_lut3_I0_O)        0.280    11.136 r  u2/mac_test0/wait_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    11.136    u2/mac_test0/wait_cnt[8]_i_1_n_0
    SLICE_X24Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.411    12.731    u2/mac_test0/gmii_tx_clk
    SLICE_X24Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[8]/C
                         clock pessimism              0.245    12.976    
                         clock uncertainty           -0.035    12.941    
    SLICE_X24Y186        FDCE (Setup_fdce_C_D)        0.069    13.010    u2/mac_test0/wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.010    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 u2/mac_test0/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/wait_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 2.406ns (39.527%)  route 3.681ns (60.473%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 12.731 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.530     5.022    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDCE (Prop_fdce_C_Q)         0.348     5.370 f  u2/mac_test0/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.782     6.152    u2/mac_test0/wait_cnt[3]
    SLICE_X21Y185        LUT4 (Prop_lut4_I0_O)        0.240     6.392 r  u2/mac_test0/state[8]_i_19/O
                         net (fo=1, routed)           0.000     6.392    u2/mac_test0/state[8]_i_19_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.849 r  u2/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.849    u2/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  u2/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.947    u2/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X21Y187        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.137 f  u2/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.152     8.289    u2/mac_test0/mac_top0/mac_tx0/mac0/CO[0]
    SLICE_X51Y179        LUT6 (Prop_lut6_I5_O)        0.261     8.550 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.514     9.064    u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12_n_0
    SLICE_X51Y178        LUT4 (Prop_lut4_I0_O)        0.105     9.169 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.169    u2/mac_test0/mac_top0/cache0/S[0]
    SLICE_X51Y178        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.615 f  u2/mac_test0/mac_top0/cache0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          1.233    10.848    u2/mac_test0/wait_cnt2
    SLICE_X23Y185        LUT3 (Prop_lut3_I0_O)        0.261    11.109 r  u2/mac_test0/wait_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000    11.109    u2/mac_test0/wait_cnt[24]_i_1_n_0
    SLICE_X23Y185        FDCE                                         r  u2/mac_test0/wait_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.411    12.731    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y185        FDCE                                         r  u2/mac_test0/wait_cnt_reg[24]/C
                         clock pessimism              0.262    12.993    
                         clock uncertainty           -0.035    12.958    
    SLICE_X23Y185        FDCE (Setup_fdce_C_D)        0.032    12.990    u2/mac_test0/wait_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 u2/mac_test0/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/wait_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.406ns (39.553%)  route 3.677ns (60.447%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 12.731 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.530     5.022    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDCE (Prop_fdce_C_Q)         0.348     5.370 f  u2/mac_test0/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.782     6.152    u2/mac_test0/wait_cnt[3]
    SLICE_X21Y185        LUT4 (Prop_lut4_I0_O)        0.240     6.392 r  u2/mac_test0/state[8]_i_19/O
                         net (fo=1, routed)           0.000     6.392    u2/mac_test0/state[8]_i_19_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.849 r  u2/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.849    u2/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  u2/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.947    u2/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X21Y187        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.137 f  u2/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.152     8.289    u2/mac_test0/mac_top0/mac_tx0/mac0/CO[0]
    SLICE_X51Y179        LUT6 (Prop_lut6_I5_O)        0.261     8.550 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.514     9.064    u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12_n_0
    SLICE_X51Y178        LUT4 (Prop_lut4_I0_O)        0.105     9.169 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.169    u2/mac_test0/mac_top0/cache0/S[0]
    SLICE_X51Y178        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.615 f  u2/mac_test0/mac_top0/cache0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          1.229    10.844    u2/mac_test0/wait_cnt2
    SLICE_X23Y185        LUT3 (Prop_lut3_I0_O)        0.261    11.105 r  u2/mac_test0/wait_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000    11.105    u2/mac_test0/wait_cnt[15]_i_1_n_0
    SLICE_X23Y185        FDCE                                         r  u2/mac_test0/wait_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.411    12.731    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y185        FDCE                                         r  u2/mac_test0/wait_cnt_reg[15]/C
                         clock pessimism              0.262    12.993    
                         clock uncertainty           -0.035    12.958    
    SLICE_X23Y185        FDCE (Setup_fdce_C_D)        0.030    12.988    u2/mac_test0/wait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 u2/mac_test0/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/wait_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 2.411ns (39.501%)  route 3.693ns (60.499%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 12.732 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.530     5.022    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDCE (Prop_fdce_C_Q)         0.348     5.370 f  u2/mac_test0/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.782     6.152    u2/mac_test0/wait_cnt[3]
    SLICE_X21Y185        LUT4 (Prop_lut4_I0_O)        0.240     6.392 r  u2/mac_test0/state[8]_i_19/O
                         net (fo=1, routed)           0.000     6.392    u2/mac_test0/state[8]_i_19_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.849 r  u2/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.849    u2/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  u2/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.947    u2/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X21Y187        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.137 f  u2/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.152     8.289    u2/mac_test0/mac_top0/mac_tx0/mac0/CO[0]
    SLICE_X51Y179        LUT6 (Prop_lut6_I5_O)        0.261     8.550 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.514     9.064    u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12_n_0
    SLICE_X51Y178        LUT4 (Prop_lut4_I0_O)        0.105     9.169 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.169    u2/mac_test0/mac_top0/cache0/S[0]
    SLICE_X51Y178        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.615 f  u2/mac_test0/mac_top0/cache0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          1.245    10.860    u2/mac_test0/wait_cnt2
    SLICE_X23Y186        LUT3 (Prop_lut3_I0_O)        0.266    11.126 r  u2/mac_test0/wait_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    11.126    u2/mac_test0/wait_cnt[30]_i_1_n_0
    SLICE_X23Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.412    12.732    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[30]/C
                         clock pessimism              0.262    12.994    
                         clock uncertainty           -0.035    12.959    
    SLICE_X23Y186        FDCE (Setup_fdce_C_D)        0.069    13.028    u2/mac_test0/wait_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 u2/mac_test0/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/wait_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 2.406ns (39.492%)  route 3.686ns (60.508%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns = ( 12.733 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.530     5.022    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDCE (Prop_fdce_C_Q)         0.348     5.370 f  u2/mac_test0/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.782     6.152    u2/mac_test0/wait_cnt[3]
    SLICE_X21Y185        LUT4 (Prop_lut4_I0_O)        0.240     6.392 r  u2/mac_test0/state[8]_i_19/O
                         net (fo=1, routed)           0.000     6.392    u2/mac_test0/state[8]_i_19_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.849 r  u2/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.849    u2/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  u2/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.947    u2/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X21Y187        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.137 f  u2/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.152     8.289    u2/mac_test0/mac_top0/mac_tx0/mac0/CO[0]
    SLICE_X51Y179        LUT6 (Prop_lut6_I5_O)        0.261     8.550 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.514     9.064    u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12_n_0
    SLICE_X51Y178        LUT4 (Prop_lut4_I0_O)        0.105     9.169 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.169    u2/mac_test0/mac_top0/cache0/S[0]
    SLICE_X51Y178        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.615 f  u2/mac_test0/mac_top0/cache0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          1.238    10.853    u2/mac_test0/wait_cnt2
    SLICE_X23Y187        LUT3 (Prop_lut3_I0_O)        0.261    11.114 r  u2/mac_test0/wait_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000    11.114    u2/mac_test0/wait_cnt[25]_i_1_n_0
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.413    12.733    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[25]/C
                         clock pessimism              0.289    13.022    
                         clock uncertainty           -0.035    12.987    
    SLICE_X23Y187        FDCE (Setup_fdce_C_D)        0.032    13.019    u2/mac_test0/wait_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 u2/mac_test0/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 2.408ns (39.477%)  route 3.692ns (60.523%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 12.732 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.530     5.022    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDCE (Prop_fdce_C_Q)         0.348     5.370 f  u2/mac_test0/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.782     6.152    u2/mac_test0/wait_cnt[3]
    SLICE_X21Y185        LUT4 (Prop_lut4_I0_O)        0.240     6.392 r  u2/mac_test0/state[8]_i_19/O
                         net (fo=1, routed)           0.000     6.392    u2/mac_test0/state[8]_i_19_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.849 r  u2/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.849    u2/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  u2/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.947    u2/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X21Y187        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.137 f  u2/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.152     8.289    u2/mac_test0/mac_top0/mac_tx0/mac0/CO[0]
    SLICE_X51Y179        LUT6 (Prop_lut6_I5_O)        0.261     8.550 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.514     9.064    u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12_n_0
    SLICE_X51Y178        LUT4 (Prop_lut4_I0_O)        0.105     9.169 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.169    u2/mac_test0/mac_top0/cache0/S[0]
    SLICE_X51Y178        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.615 f  u2/mac_test0/mac_top0/cache0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          1.244    10.859    u2/mac_test0/wait_cnt2
    SLICE_X23Y186        LUT3 (Prop_lut3_I0_O)        0.263    11.122 r  u2/mac_test0/wait_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    11.122    u2/mac_test0/wait_cnt[5]_i_1_n_0
    SLICE_X23Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.412    12.732    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y186        FDCE                                         r  u2/mac_test0/wait_cnt_reg[5]/C
                         clock pessimism              0.262    12.994    
                         clock uncertainty           -0.035    12.959    
    SLICE_X23Y186        FDCE (Setup_fdce_C_D)        0.069    13.028    u2/mac_test0/wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 u2/mac_test0/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 2.406ns (39.499%)  route 3.685ns (60.501%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns = ( 12.733 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.530     5.022    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDCE (Prop_fdce_C_Q)         0.348     5.370 f  u2/mac_test0/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.782     6.152    u2/mac_test0/wait_cnt[3]
    SLICE_X21Y185        LUT4 (Prop_lut4_I0_O)        0.240     6.392 r  u2/mac_test0/state[8]_i_19/O
                         net (fo=1, routed)           0.000     6.392    u2/mac_test0/state[8]_i_19_n_0
    SLICE_X21Y185        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.849 r  u2/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.849    u2/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X21Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  u2/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.947    u2/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X21Y187        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.137 f  u2/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.152     8.289    u2/mac_test0/mac_top0/mac_tx0/mac0/CO[0]
    SLICE_X51Y179        LUT6 (Prop_lut6_I5_O)        0.261     8.550 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.514     9.064    u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_12_n_0
    SLICE_X51Y178        LUT4 (Prop_lut4_I0_O)        0.105     9.169 r  u2/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.169    u2/mac_test0/mac_top0/cache0/S[0]
    SLICE_X51Y178        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.615 f  u2/mac_test0/mac_top0/cache0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          1.237    10.852    u2/mac_test0/wait_cnt2
    SLICE_X23Y187        LUT3 (Prop_lut3_I0_O)        0.261    11.113 r  u2/mac_test0/wait_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000    11.113    u2/mac_test0/wait_cnt[28]_i_1_n_0
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.413    12.733    u2/mac_test0/gmii_tx_clk
    SLICE_X23Y187        FDCE                                         r  u2/mac_test0/wait_cnt_reg[28]/C
                         clock pessimism              0.289    13.022    
                         clock uncertainty           -0.035    12.987    
    SLICE_X23Y187        FDCE (Setup_fdce_C_D)        0.033    13.020    u2/mac_test0/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  1.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.644     1.743    u2/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y181         FDCE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164     1.907 r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/Q
                         net (fo=2, routed)           0.113     2.021    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.956     2.309    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.796    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.951    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.644     1.743    u2/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y181         FDCE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164     1.907 r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/Q
                         net (fo=2, routed)           0.113     2.021    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.956     2.309    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.796    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.951    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.644     1.743    u2/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y181         FDCE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164     1.907 r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/Q
                         net (fo=2, routed)           0.113     2.021    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.956     2.309    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.796    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.951    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.644     1.743    u2/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y181         FDCE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164     1.907 r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/Q
                         net (fo=2, routed)           0.113     2.021    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.956     2.309    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.796    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.951    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u2/mac_test0/udp_send_data_length_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.311ns (69.998%)  route 0.133ns (30.002%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.628     1.727    u2/mac_test0/gmii_rx_clk
    SLICE_X50Y175        FDCE                                         r  u2/mac_test0/udp_send_data_length_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y175        FDCE (Prop_fdce_C_Q)         0.148     1.875 r  u2/mac_test0/udp_send_data_length_reg[7]/Q
                         net (fo=2, routed)           0.133     2.009    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[15]_0[7]
    SLICE_X52Y175        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.163     2.172 r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.172    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]_i_1_n_6
    SLICE_X52Y175        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.898     2.252    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X52Y175        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[7]/C
                         clock pessimism             -0.263     1.988    
    SLICE_X52Y175        FDCE (Hold_fdce_C_D)         0.105     2.093    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.962%)  route 0.134ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.643     1.742    u2/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y180         FDCE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDCE (Prop_fdce_C_Q)         0.164     1.906 r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[0]/Q
                         net (fo=2, routed)           0.134     2.041    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.956     2.309    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.796    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.951    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.595%)  route 0.167ns (50.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.638     1.737    u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y175         FDCE                                         r  u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDCE (Prop_fdce_C_Q)         0.164     1.901 r  u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.167     2.068    u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X0Y70         RAMB18E1                                     r  u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.953     2.306    u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y70         RAMB18E1                                     r  u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.513     1.793    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.976    u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u2/mac_test0/udp_send_data_length_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.272ns (59.162%)  route 0.188ns (40.838%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.628     1.727    u2/mac_test0/gmii_rx_clk
    SLICE_X50Y175        FDCE                                         r  u2/mac_test0/udp_send_data_length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y175        FDCE (Prop_fdce_C_Q)         0.164     1.891 r  u2/mac_test0/udp_send_data_length_reg[13]/Q
                         net (fo=2, routed)           0.188     2.079    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[15]_0[13]
    SLICE_X52Y176        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.187 r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.187    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[13]_i_1_n_4
    SLICE_X52Y176        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.899     2.253    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X52Y176        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[13]/C
                         clock pessimism             -0.263     1.989    
    SLICE_X52Y176        FDCE (Hold_fdce_C_D)         0.105     2.094    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u2/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.970%)  route 0.159ns (53.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.639     1.738    u2/arbi_inst/rx_buffer_inst/clk
    SLICE_X9Y176         FDCE                                         r  u2/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y176         FDCE (Prop_fdce_C_Q)         0.141     1.879 r  u2/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[10]/Q
                         net (fo=1, routed)           0.159     2.039    u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X0Y70         RAMB18E1                                     r  u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.950     2.303    u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y70         RAMB18E1                                     r  u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.790    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.945    u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.628%)  route 0.136ns (45.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.645     1.744    u2/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y182         FDCE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y182         FDCE (Prop_fdce_C_Q)         0.164     1.908 r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/Q
                         net (fo=2, routed)           0.136     2.045    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.956     2.309    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.796    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.951    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii2_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii2_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y72   u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y72   u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y70   u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y70   u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y72   u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y72   u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y70   u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y70   u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y38   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y38   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X4Y186   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X4Y186   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y168  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y169  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp1_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y186   u2/arbi_inst/e_tx_en_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X5Y186   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y186   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y186   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y186   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y166  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y172   u2/arbi_inst/e_rxd_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y172   u2/arbi_inst/e_rxd_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y172   u2/arbi_inst/e_rxd_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y172   u2/arbi_inst/e_rxd_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y172   u2/arbi_inst/e_rxd_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y172   u2/arbi_inst/e_rxd_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y172   u2/arbi_inst/e_rxd_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y188   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y188   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y189   u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ref
  To Clock:  clk_out1_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        1.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/reset_mdio_inst/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.800ns (26.557%)  route 2.212ns (73.443%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 3.579 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.524    -1.003    u2/reset_mdio_inst/sys_clk
    SLICE_X11Y178        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.348    -0.655 r  u2/reset_mdio_inst/cnt_reg[23]/Q
                         net (fo=2, routed)           0.806     0.152    u2/reset_mdio_inst/cnt_reg_n_0_[23]
    SLICE_X11Y179        LUT6 (Prop_lut6_I1_O)        0.242     0.394 r  u2/reset_mdio_inst/cnt[27]_i_5__2/O
                         net (fo=1, routed)           0.367     0.760    u2/reset_mdio_inst/cnt[27]_i_5__2_n_0
    SLICE_X11Y178        LUT6 (Prop_lut6_I5_O)        0.105     0.865 r  u2/reset_mdio_inst/cnt[27]_i_2__2/O
                         net (fo=28, routed)          0.540     1.405    u2/reset_mdio_inst/cnt[27]_i_2__2_n_0
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.105     1.510 r  u2/reset_mdio_inst/cnt[27]_i_1__2/O
                         net (fo=2, routed)           0.499     2.010    u2/reset_mdio_inst/cnt[27]_i_1__2_n_0
    SLICE_X10Y180        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.709 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.091    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.168 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.411     3.579    u2/reset_mdio_inst/sys_clk
    SLICE_X10Y180        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[26]/C
                         clock pessimism              0.397     3.975    
                         clock uncertainty           -0.060     3.915    
    SLICE_X10Y180        FDRE (Setup_fdre_C_R)       -0.423     3.492    u2/reset_mdio_inst/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          3.492    
                         arrival time                          -2.010    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/reset_mdio_inst/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.800ns (26.557%)  route 2.212ns (73.443%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 3.579 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.524    -1.003    u2/reset_mdio_inst/sys_clk
    SLICE_X11Y178        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.348    -0.655 r  u2/reset_mdio_inst/cnt_reg[23]/Q
                         net (fo=2, routed)           0.806     0.152    u2/reset_mdio_inst/cnt_reg_n_0_[23]
    SLICE_X11Y179        LUT6 (Prop_lut6_I1_O)        0.242     0.394 r  u2/reset_mdio_inst/cnt[27]_i_5__2/O
                         net (fo=1, routed)           0.367     0.760    u2/reset_mdio_inst/cnt[27]_i_5__2_n_0
    SLICE_X11Y178        LUT6 (Prop_lut6_I5_O)        0.105     0.865 r  u2/reset_mdio_inst/cnt[27]_i_2__2/O
                         net (fo=28, routed)          0.540     1.405    u2/reset_mdio_inst/cnt[27]_i_2__2_n_0
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.105     1.510 r  u2/reset_mdio_inst/cnt[27]_i_1__2/O
                         net (fo=2, routed)           0.499     2.010    u2/reset_mdio_inst/cnt[27]_i_1__2_n_0
    SLICE_X10Y180        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.709 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.091    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.168 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.411     3.579    u2/reset_mdio_inst/sys_clk
    SLICE_X10Y180        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[27]/C
                         clock pessimism              0.397     3.975    
                         clock uncertainty           -0.060     3.915    
    SLICE_X10Y180        FDRE (Setup_fdre_C_R)       -0.423     3.492    u2/reset_mdio_inst/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          3.492    
                         arrival time                          -2.010    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 1.963ns (60.563%)  route 1.278ns (39.437%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 3.573 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.517    -1.010    u1/reset_m0/sys_clk
    SLICE_X26Y174        FDRE                                         r  u1/reset_m0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y174        FDRE (Prop_fdre_C_Q)         0.348    -0.662 r  u1/reset_m0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.483    -0.179    u1/reset_m0/cnt_reg_n_0_[1]
    SLICE_X25Y173        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.503 r  u1/reset_m0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.503    u1/reset_m0/cnt0_carry_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.601 r  u1/reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.008     0.609    u1/reset_m0/cnt0_carry__0_n_0
    SLICE_X25Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.707 r  u1/reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.707    u1/reset_m0/cnt0_carry__1_n_0
    SLICE_X25Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.805 r  u1/reset_m0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.805    u1/reset_m0/cnt0_carry__2_n_0
    SLICE_X25Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.903 r  u1/reset_m0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.903    u1/reset_m0/cnt0_carry__3_n_0
    SLICE_X25Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.001 r  u1/reset_m0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.001    u1/reset_m0/cnt0_carry__4_n_0
    SLICE_X25Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.181 r  u1/reset_m0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.788     1.969    u1/reset_m0/p_1_in[25]
    SLICE_X26Y177        LUT3 (Prop_lut3_I0_O)        0.263     2.232 r  u1/reset_m0/cnt[25]_i_2/O
                         net (fo=1, routed)           0.000     2.232    u1/reset_m0/cnt[25]_i_2_n_0
    SLICE_X26Y177        FDRE                                         r  u1/reset_m0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.709 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.091    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.168 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.405     3.573    u1/reset_m0/sys_clk
    SLICE_X26Y177        FDRE                                         r  u1/reset_m0/cnt_reg[25]/C
                         clock pessimism              0.380     3.952    
                         clock uncertainty           -0.060     3.892    
    SLICE_X26Y177        FDRE (Setup_fdre_C_D)        0.069     3.961    u1/reset_m0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -2.232    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 u1/reset_mdio_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_mdio_inst/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 1.970ns (61.387%)  route 1.239ns (38.613%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 3.567 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.006ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.521    -1.006    u1/reset_mdio_inst/sys_clk
    SLICE_X26Y171        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_fdre_C_Q)         0.348    -0.658 r  u1/reset_mdio_inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.526    -0.132    u1/reset_mdio_inst/cnt_reg_n_0_[1]
    SLICE_X27Y171        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.550 r  u1/reset_mdio_inst/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.550    u1/reset_mdio_inst/cnt0_carry_n_0
    SLICE_X27Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.648 r  u1/reset_mdio_inst/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.648    u1/reset_mdio_inst/cnt0_carry__0_n_0
    SLICE_X27Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.746 r  u1/reset_mdio_inst/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.746    u1/reset_mdio_inst/cnt0_carry__1_n_0
    SLICE_X27Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.844 r  u1/reset_mdio_inst/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     0.853    u1/reset_mdio_inst/cnt0_carry__2_n_0
    SLICE_X27Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  u1/reset_mdio_inst/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.951    u1/reset_mdio_inst/cnt0_carry__3_n_0
    SLICE_X27Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  u1/reset_mdio_inst/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.049    u1/reset_mdio_inst/cnt0_carry__4_n_0
    SLICE_X27Y177        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.229 r  u1/reset_mdio_inst/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.705     1.933    u1/reset_mdio_inst/cnt0_carry__5_n_7
    SLICE_X28Y175        LUT3 (Prop_lut3_I0_O)        0.270     2.203 r  u1/reset_mdio_inst/cnt[25]_i_2__0/O
                         net (fo=1, routed)           0.000     2.203    u1/reset_mdio_inst/cnt[25]_i_2__0_n_0
    SLICE_X28Y175        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.709 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.091    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.168 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.399     3.567    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y175        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[25]/C
                         clock pessimism              0.380     3.946    
                         clock uncertainty           -0.060     3.886    
    SLICE_X28Y175        FDRE (Setup_fdre_C_D)        0.069     3.955    u1/reset_mdio_inst/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          3.955    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 u1/reset_mdio_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_mdio_inst/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.861ns (58.439%)  route 1.324ns (41.561%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 3.567 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.006ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.521    -1.006    u1/reset_mdio_inst/sys_clk
    SLICE_X26Y171        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_fdre_C_Q)         0.348    -0.658 r  u1/reset_mdio_inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.526    -0.132    u1/reset_mdio_inst/cnt_reg_n_0_[1]
    SLICE_X27Y171        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.550 r  u1/reset_mdio_inst/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.550    u1/reset_mdio_inst/cnt0_carry_n_0
    SLICE_X27Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.648 r  u1/reset_mdio_inst/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.648    u1/reset_mdio_inst/cnt0_carry__0_n_0
    SLICE_X27Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.746 r  u1/reset_mdio_inst/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.746    u1/reset_mdio_inst/cnt0_carry__1_n_0
    SLICE_X27Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.844 r  u1/reset_mdio_inst/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     0.853    u1/reset_mdio_inst/cnt0_carry__2_n_0
    SLICE_X27Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  u1/reset_mdio_inst/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.951    u1/reset_mdio_inst/cnt0_carry__3_n_0
    SLICE_X27Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.131 r  u1/reset_mdio_inst/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.789     1.920    u1/reset_mdio_inst/cnt0_carry__4_n_7
    SLICE_X28Y175        LUT3 (Prop_lut3_I0_O)        0.259     2.179 r  u1/reset_mdio_inst/cnt[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.179    u1/reset_mdio_inst/cnt[21]_i_1__0_n_0
    SLICE_X28Y175        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.709 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.091    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.168 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.399     3.567    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y175        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[21]/C
                         clock pessimism              0.380     3.946    
                         clock uncertainty           -0.060     3.886    
    SLICE_X28Y175        FDRE (Setup_fdre_C_D)        0.069     3.955    u1/reset_mdio_inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          3.955    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 u1/reset_mdio_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_mdio_inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.951ns (62.054%)  route 1.193ns (37.946%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 3.570 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.006ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.521    -1.006    u1/reset_mdio_inst/sys_clk
    SLICE_X26Y171        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_fdre_C_Q)         0.348    -0.658 r  u1/reset_mdio_inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.526    -0.132    u1/reset_mdio_inst/cnt_reg_n_0_[1]
    SLICE_X27Y171        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.550 r  u1/reset_mdio_inst/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.550    u1/reset_mdio_inst/cnt0_carry_n_0
    SLICE_X27Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.648 r  u1/reset_mdio_inst/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.648    u1/reset_mdio_inst/cnt0_carry__0_n_0
    SLICE_X27Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.746 r  u1/reset_mdio_inst/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.746    u1/reset_mdio_inst/cnt0_carry__1_n_0
    SLICE_X27Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.844 r  u1/reset_mdio_inst/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     0.853    u1/reset_mdio_inst/cnt0_carry__2_n_0
    SLICE_X27Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  u1/reset_mdio_inst/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.951    u1/reset_mdio_inst/cnt0_carry__3_n_0
    SLICE_X27Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.216 r  u1/reset_mdio_inst/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.659     1.874    u1/reset_mdio_inst/cnt0_carry__4_n_6
    SLICE_X26Y175        LUT3 (Prop_lut3_I0_O)        0.264     2.138 r  u1/reset_mdio_inst/cnt[22]_i_1__0/O
                         net (fo=1, routed)           0.000     2.138    u1/reset_mdio_inst/cnt[22]_i_1__0_n_0
    SLICE_X26Y175        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.709 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.091    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.168 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.402     3.570    u1/reset_mdio_inst/sys_clk
    SLICE_X26Y175        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[22]/C
                         clock pessimism              0.380     3.949    
                         clock uncertainty           -0.060     3.889    
    SLICE_X26Y175        FDRE (Setup_fdre_C_D)        0.069     3.958    u1/reset_mdio_inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          3.958    
                         arrival time                          -2.138    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 u2/reset_m0/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/reset_m0/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.797ns (29.220%)  route 1.931ns (70.780%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.578 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    -1.005    u2/reset_m0/sys_clk
    SLICE_X19Y177        FDRE                                         r  u2/reset_m0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y177        FDRE (Prop_fdre_C_Q)         0.348    -0.657 r  u2/reset_m0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.679     0.023    u2/reset_m0/cnt_reg_n_0_[23]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.239     0.262 r  u2/reset_m0/cnt[27]_i_5__1/O
                         net (fo=1, routed)           0.332     0.593    u2/reset_m0/cnt[27]_i_5__1_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I5_O)        0.105     0.698 r  u2/reset_m0/cnt[27]_i_2__1/O
                         net (fo=28, routed)          0.518     1.217    u2/reset_m0/cnt[27]_i_2__1_n_0
    SLICE_X20Y178        LUT3 (Prop_lut3_I0_O)        0.105     1.322 r  u2/reset_m0/cnt[27]_i_1__1/O
                         net (fo=2, routed)           0.401     1.723    u2/reset_m0/cnt[27]_i_1__1_n_0
    SLICE_X18Y180        FDRE                                         r  u2/reset_m0/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.709 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.091    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.168 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.410     3.578    u2/reset_m0/sys_clk
    SLICE_X18Y180        FDRE                                         r  u2/reset_m0/cnt_reg[26]/C
                         clock pessimism              0.397     3.974    
                         clock uncertainty           -0.060     3.914    
    SLICE_X18Y180        FDRE (Setup_fdre_C_R)       -0.352     3.562    u2/reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          3.562    
                         arrival time                          -1.723    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 u2/reset_m0/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/reset_m0/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.797ns (29.220%)  route 1.931ns (70.780%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.578 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    -1.005    u2/reset_m0/sys_clk
    SLICE_X19Y177        FDRE                                         r  u2/reset_m0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y177        FDRE (Prop_fdre_C_Q)         0.348    -0.657 r  u2/reset_m0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.679     0.023    u2/reset_m0/cnt_reg_n_0_[23]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.239     0.262 r  u2/reset_m0/cnt[27]_i_5__1/O
                         net (fo=1, routed)           0.332     0.593    u2/reset_m0/cnt[27]_i_5__1_n_0
    SLICE_X19Y177        LUT6 (Prop_lut6_I5_O)        0.105     0.698 r  u2/reset_m0/cnt[27]_i_2__1/O
                         net (fo=28, routed)          0.518     1.217    u2/reset_m0/cnt[27]_i_2__1_n_0
    SLICE_X20Y178        LUT3 (Prop_lut3_I0_O)        0.105     1.322 r  u2/reset_m0/cnt[27]_i_1__1/O
                         net (fo=2, routed)           0.401     1.723    u2/reset_m0/cnt[27]_i_1__1_n_0
    SLICE_X18Y180        FDRE                                         r  u2/reset_m0/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.709 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.091    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.168 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.410     3.578    u2/reset_m0/sys_clk
    SLICE_X18Y180        FDRE                                         r  u2/reset_m0/cnt_reg[27]/C
                         clock pessimism              0.397     3.974    
                         clock uncertainty           -0.060     3.914    
    SLICE_X18Y180        FDRE (Setup_fdre_C_R)       -0.352     3.562    u2/reset_m0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          3.562    
                         arrival time                          -1.723    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 u1/reset_mdio_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_mdio_inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 1.889ns (60.489%)  route 1.234ns (39.511%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 3.570 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.006ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.521    -1.006    u1/reset_mdio_inst/sys_clk
    SLICE_X26Y171        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_fdre_C_Q)         0.348    -0.658 r  u1/reset_mdio_inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.526    -0.132    u1/reset_mdio_inst/cnt_reg_n_0_[1]
    SLICE_X27Y171        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.550 r  u1/reset_mdio_inst/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.550    u1/reset_mdio_inst/cnt0_carry_n_0
    SLICE_X27Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.648 r  u1/reset_mdio_inst/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.648    u1/reset_mdio_inst/cnt0_carry__0_n_0
    SLICE_X27Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.746 r  u1/reset_mdio_inst/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.746    u1/reset_mdio_inst/cnt0_carry__1_n_0
    SLICE_X27Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.844 r  u1/reset_mdio_inst/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     0.853    u1/reset_mdio_inst/cnt0_carry__2_n_0
    SLICE_X27Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  u1/reset_mdio_inst/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.951    u1/reset_mdio_inst/cnt0_carry__3_n_0
    SLICE_X27Y176        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.151 r  u1/reset_mdio_inst/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.700     1.850    u1/reset_mdio_inst/cnt0_carry__4_n_5
    SLICE_X26Y175        LUT3 (Prop_lut3_I0_O)        0.267     2.117 r  u1/reset_mdio_inst/cnt[23]_i_1__0/O
                         net (fo=1, routed)           0.000     2.117    u1/reset_mdio_inst/cnt[23]_i_1__0_n_0
    SLICE_X26Y175        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.709 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.091    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.168 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.402     3.570    u1/reset_mdio_inst/sys_clk
    SLICE_X26Y175        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[23]/C
                         clock pessimism              0.380     3.949    
                         clock uncertainty           -0.060     3.889    
    SLICE_X26Y175        FDRE (Setup_fdre_C_D)        0.069     3.958    u1/reset_mdio_inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          3.958    
                         arrival time                          -2.117    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 1.949ns (62.675%)  route 1.161ns (37.325%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 3.573 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.517    -1.010    u1/reset_m0/sys_clk
    SLICE_X26Y174        FDRE                                         r  u1/reset_m0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y174        FDRE (Prop_fdre_C_Q)         0.348    -0.662 r  u1/reset_m0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.483    -0.179    u1/reset_m0/cnt_reg_n_0_[1]
    SLICE_X25Y173        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.503 r  u1/reset_m0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.503    u1/reset_m0/cnt0_carry_n_0
    SLICE_X25Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.601 r  u1/reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.008     0.609    u1/reset_m0/cnt0_carry__0_n_0
    SLICE_X25Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.707 r  u1/reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.707    u1/reset_m0/cnt0_carry__1_n_0
    SLICE_X25Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.805 r  u1/reset_m0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.805    u1/reset_m0/cnt0_carry__2_n_0
    SLICE_X25Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.903 r  u1/reset_m0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.903    u1/reset_m0/cnt0_carry__3_n_0
    SLICE_X25Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.163 r  u1/reset_m0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.670     1.833    u1/reset_m0/p_1_in[24]
    SLICE_X26Y177        LUT3 (Prop_lut3_I0_O)        0.267     2.100 r  u1/reset_m0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.100    u1/reset_m0/cnt[24]_i_1_n_0
    SLICE_X26Y177        FDRE                                         r  u1/reset_m0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.709 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.091    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.168 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.405     3.573    u1/reset_m0/sys_clk
    SLICE_X26Y177        FDRE                                         r  u1/reset_m0/cnt_reg[24]/C
                         clock pessimism              0.380     3.952    
                         clock uncertainty           -0.060     3.892    
    SLICE_X26Y177        FDRE (Setup_fdre_C_D)        0.069     3.961    u1/reset_m0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -2.100    
  -------------------------------------------------------------------
                         slack                                  1.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u2/reset_m0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/reset_m0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.883%)  route 0.166ns (47.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.639    -0.410    u2/reset_m0/sys_clk
    SLICE_X19Y174        FDRE                                         r  u2/reset_m0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.269 f  u2/reset_m0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.166    -0.103    u2/reset_m0/cnt_reg_n_0_[0]
    SLICE_X19Y174        LUT3 (Prop_lut3_I0_O)        0.045    -0.058 r  u2/reset_m0/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.058    u2/reset_m0/cnt[0]_i_1__1_n_0
    SLICE_X19Y174        FDRE                                         r  u2/reset_m0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.912    -0.803    u2/reset_m0/sys_clk
    SLICE_X19Y174        FDRE                                         r  u2/reset_m0/cnt_reg[0]/C
                         clock pessimism              0.393    -0.410    
    SLICE_X19Y174        FDRE (Hold_fdre_C_D)         0.091    -0.319    u2/reset_m0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u2/reset_mdio_inst/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/reset_mdio_inst/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.645    -0.404    u2/reset_mdio_inst/sys_clk
    SLICE_X10Y180        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.164    -0.240 r  u2/reset_mdio_inst/cnt_reg[27]/Q
                         net (fo=2, routed)           0.124    -0.116    u2/reset_mdio_inst/cnt_reg_n_0_[27]
    SLICE_X10Y180        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.006 r  u2/reset_mdio_inst/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.006    u2/reset_mdio_inst/cnt0_carry__5_n_5
    SLICE_X10Y180        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.918    -0.797    u2/reset_mdio_inst/sys_clk
    SLICE_X10Y180        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[27]/C
                         clock pessimism              0.393    -0.404    
    SLICE_X10Y180        FDRE (Hold_fdre_C_D)         0.134    -0.270    u2/reset_mdio_inst/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_mdio_inst/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.641    -0.408    u1/reset_mdio_inst/sys_clk
    SLICE_X27Y177        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  u1/reset_mdio_inst/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.148    u1/reset_mdio_inst/cnt_reg_n_0_[27]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.037 r  u1/reset_mdio_inst/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.037    u1/reset_mdio_inst/cnt0_carry__5_n_5
    SLICE_X27Y177        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.914    -0.801    u1/reset_mdio_inst/sys_clk
    SLICE_X27Y177        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[27]/C
                         clock pessimism              0.393    -0.408    
    SLICE_X27Y177        FDRE (Hold_fdre_C_D)         0.105    -0.303    u1/reset_mdio_inst/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u2/reset_m0/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/reset_m0/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.644    -0.405    u2/reset_m0/sys_clk
    SLICE_X18Y180        FDRE                                         r  u2/reset_m0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.264 r  u2/reset_m0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.129    -0.134    u2/reset_m0/cnt_reg_n_0_[27]
    SLICE_X18Y180        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.023 r  u2/reset_m0/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.023    u2/reset_m0/p_1_in[27]
    SLICE_X18Y180        FDRE                                         r  u2/reset_m0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.918    -0.797    u2/reset_m0/sys_clk
    SLICE_X18Y180        FDRE                                         r  u2/reset_m0/cnt_reg[27]/C
                         clock pessimism              0.392    -0.405    
    SLICE_X18Y180        FDRE (Hold_fdre_C_D)         0.105    -0.300    u2/reset_m0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.543%)  route 0.189ns (50.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.638    -0.411    u1/reset_m0/sys_clk
    SLICE_X26Y174        FDRE                                         r  u1/reset_m0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.270 f  u1/reset_m0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.189    -0.080    u1/reset_m0/cnt_reg_n_0_[0]
    SLICE_X26Y174        LUT3 (Prop_lut3_I0_O)        0.045    -0.035 r  u1/reset_m0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    u1/reset_m0/cnt[0]_i_1_n_0
    SLICE_X26Y174        FDRE                                         r  u1/reset_m0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.911    -0.804    u1/reset_m0/sys_clk
    SLICE_X26Y174        FDRE                                         r  u1/reset_m0/cnt_reg[0]/C
                         clock pessimism              0.393    -0.411    
    SLICE_X26Y174        FDRE (Hold_fdre_C_D)         0.091    -0.320    u1/reset_m0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_mdio_inst/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.251ns (59.221%)  route 0.173ns (40.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.641    -0.408    u1/reset_mdio_inst/sys_clk
    SLICE_X27Y177        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  u1/reset_mdio_inst/cnt_reg[26]/Q
                         net (fo=2, routed)           0.173    -0.094    u1/reset_mdio_inst/cnt_reg_n_0_[26]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.016 r  u1/reset_mdio_inst/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     0.016    u1/reset_mdio_inst/cnt0_carry__5_n_6
    SLICE_X27Y177        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.914    -0.801    u1/reset_mdio_inst/sys_clk
    SLICE_X27Y177        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[26]/C
                         clock pessimism              0.393    -0.408    
    SLICE_X27Y177        FDRE (Hold_fdre_C_D)         0.105    -0.303    u1/reset_mdio_inst/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.251ns (59.209%)  route 0.173ns (40.791%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.642    -0.407    u1/reset_m0/sys_clk
    SLICE_X25Y179        FDRE                                         r  u1/reset_m0/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y179        FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  u1/reset_m0/cnt_reg[26]/Q
                         net (fo=2, routed)           0.173    -0.093    u1/reset_m0/cnt_reg_n_0_[26]
    SLICE_X25Y179        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.017 r  u1/reset_m0/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     0.017    u1/reset_m0/p_1_in[26]
    SLICE_X25Y179        FDRE                                         r  u1/reset_m0/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.916    -0.799    u1/reset_m0/sys_clk
    SLICE_X25Y179        FDRE                                         r  u1/reset_m0/cnt_reg[26]/C
                         clock pessimism              0.392    -0.407    
    SLICE_X25Y179        FDRE (Hold_fdre_C_D)         0.105    -0.302    u1/reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_mdio_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.054%)  route 0.227ns (54.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.641    -0.408    u1/reset_mdio_inst/sys_clk
    SLICE_X26Y171        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_fdre_C_Q)         0.141    -0.267 f  u1/reset_mdio_inst/cnt_reg[0]/Q
                         net (fo=3, routed)           0.227    -0.040    u1/reset_mdio_inst/cnt_reg_n_0_[0]
    SLICE_X26Y171        LUT3 (Prop_lut3_I0_O)        0.045     0.005 r  u1/reset_mdio_inst/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.005    u1/reset_mdio_inst/cnt[0]_i_1__0_n_0
    SLICE_X26Y171        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.915    -0.800    u1/reset_mdio_inst/sys_clk
    SLICE_X26Y171        FDRE                                         r  u1/reset_mdio_inst/cnt_reg[0]/C
                         clock pessimism              0.392    -0.408    
    SLICE_X26Y171        FDRE (Hold_fdre_C_D)         0.091    -0.317    u1/reset_mdio_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 u2/reset_mdio_inst/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/reset_mdio_inst/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.275ns (60.131%)  route 0.182ns (39.869%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.645    -0.404    u2/reset_mdio_inst/sys_clk
    SLICE_X10Y180        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.164    -0.240 r  u2/reset_mdio_inst/cnt_reg[26]/Q
                         net (fo=2, routed)           0.182    -0.057    u2/reset_mdio_inst/cnt_reg_n_0_[26]
    SLICE_X10Y180        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.054 r  u2/reset_mdio_inst/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     0.054    u2/reset_mdio_inst/cnt0_carry__5_n_6
    SLICE_X10Y180        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.918    -0.797    u2/reset_mdio_inst/sys_clk
    SLICE_X10Y180        FDRE                                         r  u2/reset_mdio_inst/cnt_reg[26]/C
                         clock pessimism              0.393    -0.404    
    SLICE_X10Y180        FDRE (Hold_fdre_C_D)         0.134    -0.270    u2/reset_mdio_inst/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 u2/reset_m0/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/reset_m0/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.251ns (57.266%)  route 0.187ns (42.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.644    -0.405    u2/reset_m0/sys_clk
    SLICE_X18Y180        FDRE                                         r  u2/reset_m0/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.264 r  u2/reset_m0/cnt_reg[26]/Q
                         net (fo=2, routed)           0.187    -0.076    u2/reset_m0/cnt_reg_n_0_[26]
    SLICE_X18Y180        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.034 r  u2/reset_m0/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     0.034    u2/reset_m0/p_1_in[26]
    SLICE_X18Y180        FDRE                                         r  u2/reset_m0/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.918    -0.797    u2/reset_m0/sys_clk
    SLICE_X18Y180        FDRE                                         r  u2/reset_m0/cnt_reg[26]/C
                         clock pessimism              0.392    -0.405    
    SLICE_X18Y180        FDRE (Hold_fdre_C_D)         0.105    -0.300    u2/reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { refclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    refclk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X19Y174    u2/reset_m0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X19Y177    u2/reset_m0/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X19Y177    u2/reset_m0/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X19Y177    u2/reset_m0/cnt_reg[15]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y180    u2/reset_m0/cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y180    u2/reset_m0/cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y176    u1/reset_m0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y176    u1/reset_m0/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y174    u2/reset_m0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y177    u2/reset_m0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y177    u2/reset_m0/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y177    u2/reset_m0/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y176    u2/reset_m0/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y178    u2/reset_m0/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y178    u2/reset_m0/cnt_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_ref
  To Clock:  clk_out2_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack       14.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.269ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.344ns (23.797%)  route 4.304ns (76.203%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 18.579 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.525    -1.002    u1/smi_config_inst/smi_inst/clk
    SLICE_X15Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDCE (Prop_fdce_C_Q)         0.379    -0.623 f  u1/smi_config_inst/smi_inst/state_reg[1]/Q
                         net (fo=14, routed)          1.094     0.471    u1/smi_config_inst/smi_inst/state[1]
    SLICE_X18Y169        LUT5 (Prop_lut5_I1_O)        0.105     0.576 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.551     1.127    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X18Y169        LUT4 (Prop_lut4_I1_O)        0.105     1.232 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.843     2.076    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X16Y169        LUT6 (Prop_lut6_I5_O)        0.105     2.181 r  u1/smi_config_inst/smi_inst/state[2]_i_1/O
                         net (fo=2, routed)           0.727     2.908    u1/smi_config_inst/smi_inst/state[2]_i_1_n_0
    SLICE_X15Y169        LUT6 (Prop_lut6_I3_O)        0.105     3.013 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_10/O
                         net (fo=1, routed)           0.000     3.013    u1/smi_config_inst/smi_inst/write_cnt[5]_i_10_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.453 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           1.088     4.541    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X16Y168        LUT6 (Prop_lut6_I1_O)        0.105     4.646 r  u1/smi_config_inst/smi_inst/write_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.646    u1/smi_config_inst/smi_inst/write_cnt[0]_i_1_n_0
    SLICE_X16Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.411    18.579    u1/smi_config_inst/smi_inst/clk
    SLICE_X16Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[0]/C
                         clock pessimism              0.380    18.958    
                         clock uncertainty           -0.074    18.885    
    SLICE_X16Y168        FDCE (Setup_fdce_C_D)        0.030    18.915    u1/smi_config_inst/smi_inst/write_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.915    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                 14.269    

Slack (MET) :             14.278ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 1.344ns (23.830%)  route 4.296ns (76.170%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 18.579 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.525    -1.002    u1/smi_config_inst/smi_inst/clk
    SLICE_X15Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDCE (Prop_fdce_C_Q)         0.379    -0.623 f  u1/smi_config_inst/smi_inst/state_reg[1]/Q
                         net (fo=14, routed)          1.094     0.471    u1/smi_config_inst/smi_inst/state[1]
    SLICE_X18Y169        LUT5 (Prop_lut5_I1_O)        0.105     0.576 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.551     1.127    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X18Y169        LUT4 (Prop_lut4_I1_O)        0.105     1.232 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.843     2.076    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X16Y169        LUT6 (Prop_lut6_I5_O)        0.105     2.181 r  u1/smi_config_inst/smi_inst/state[2]_i_1/O
                         net (fo=2, routed)           0.727     2.908    u1/smi_config_inst/smi_inst/state[2]_i_1_n_0
    SLICE_X15Y169        LUT6 (Prop_lut6_I3_O)        0.105     3.013 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_10/O
                         net (fo=1, routed)           0.000     3.013    u1/smi_config_inst/smi_inst/write_cnt[5]_i_10_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.453 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           1.080     4.533    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X16Y168        LUT6 (Prop_lut6_I1_O)        0.105     4.638 r  u1/smi_config_inst/smi_inst/write_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.638    u1/smi_config_inst/smi_inst/write_cnt[3]_i_1_n_0
    SLICE_X16Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.411    18.579    u1/smi_config_inst/smi_inst/clk
    SLICE_X16Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[3]/C
                         clock pessimism              0.380    18.958    
                         clock uncertainty           -0.074    18.885    
    SLICE_X16Y168        FDCE (Setup_fdce_C_D)        0.032    18.917    u1/smi_config_inst/smi_inst/write_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                 14.278    

Slack (MET) :             14.431ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.344ns (24.426%)  route 4.158ns (75.574%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 18.579 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.525    -1.002    u1/smi_config_inst/smi_inst/clk
    SLICE_X15Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDCE (Prop_fdce_C_Q)         0.379    -0.623 f  u1/smi_config_inst/smi_inst/state_reg[1]/Q
                         net (fo=14, routed)          1.094     0.471    u1/smi_config_inst/smi_inst/state[1]
    SLICE_X18Y169        LUT5 (Prop_lut5_I1_O)        0.105     0.576 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.551     1.127    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X18Y169        LUT4 (Prop_lut4_I1_O)        0.105     1.232 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.843     2.076    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X16Y169        LUT6 (Prop_lut6_I5_O)        0.105     2.181 r  u1/smi_config_inst/smi_inst/state[2]_i_1/O
                         net (fo=2, routed)           0.727     2.908    u1/smi_config_inst/smi_inst/state[2]_i_1_n_0
    SLICE_X15Y169        LUT6 (Prop_lut6_I3_O)        0.105     3.013 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_10/O
                         net (fo=1, routed)           0.000     3.013    u1/smi_config_inst/smi_inst/write_cnt[5]_i_10_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.453 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.943     4.396    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X15Y168        LUT6 (Prop_lut6_I1_O)        0.105     4.501 r  u1/smi_config_inst/smi_inst/write_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.501    u1/smi_config_inst/smi_inst/write_cnt[1]_i_1_n_0
    SLICE_X15Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.411    18.579    u1/smi_config_inst/smi_inst/clk
    SLICE_X15Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[1]/C
                         clock pessimism              0.397    18.975    
                         clock uncertainty           -0.074    18.902    
    SLICE_X15Y168        FDCE (Setup_fdce_C_D)        0.030    18.932    u1/smi_config_inst/smi_inst/write_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.485ns  (required time - arrival time)
  Source:                 u2/smi_config_inst/smi_inst/state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/smi_inst/write_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.344ns (24.482%)  route 4.146ns (75.518%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.594    -0.933    u2/smi_config_inst/smi_inst/clk
    SLICE_X4Y180         FDCE                                         r  u2/smi_config_inst/smi_inst/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDCE (Prop_fdce_C_Q)         0.379    -0.554 r  u2/smi_config_inst/smi_inst/state_reg[8]/Q
                         net (fo=13, routed)          1.255     0.701    u2/smi_config_inst/smi_inst/state[8]
    SLICE_X4Y179         LUT5 (Prop_lut5_I3_O)        0.105     0.806 r  u2/smi_config_inst/smi_inst/state[9]_i_7/O
                         net (fo=1, routed)           0.346     1.152    u2/smi_config_inst/smi_inst/state[9]_i_7_n_0
    SLICE_X4Y179         LUT4 (Prop_lut4_I3_O)        0.105     1.257 f  u2/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.522     1.779    u2/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I2_O)        0.105     1.884 r  u2/smi_config_inst/smi_inst/state[0]_i_1/O
                         net (fo=2, routed)           0.847     2.731    u2/smi_config_inst/smi_inst/state[0]_i_1_n_0
    SLICE_X3Y180         LUT6 (Prop_lut6_I1_O)        0.105     2.836 r  u2/smi_config_inst/smi_inst/write_cnt[5]_i_10/O
                         net (fo=1, routed)           0.000     2.836    u2/smi_config_inst/smi_inst/write_cnt[5]_i_10_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.276 r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           1.176     4.452    u2/smi_config_inst/smi_inst/write_cnt3
    SLICE_X6Y178         LUT6 (Prop_lut6_I1_O)        0.105     4.557 r  u2/smi_config_inst/smi_inst/write_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.557    u2/smi_config_inst/smi_inst/write_cnt[1]_i_1_n_0
    SLICE_X6Y178         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.475    18.643    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y178         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[1]/C
                         clock pessimism              0.397    19.039    
                         clock uncertainty           -0.074    18.966    
    SLICE_X6Y178         FDCE (Setup_fdce_C_D)        0.076    19.042    u2/smi_config_inst/smi_inst/write_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.042    
                         arrival time                          -4.557    
  -------------------------------------------------------------------
                         slack                                 14.485    

Slack (MET) :             14.585ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 1.344ns (25.210%)  route 3.987ns (74.790%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 18.579 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.525    -1.002    u1/smi_config_inst/smi_inst/clk
    SLICE_X15Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDCE (Prop_fdce_C_Q)         0.379    -0.623 f  u1/smi_config_inst/smi_inst/state_reg[1]/Q
                         net (fo=14, routed)          1.094     0.471    u1/smi_config_inst/smi_inst/state[1]
    SLICE_X18Y169        LUT5 (Prop_lut5_I1_O)        0.105     0.576 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.551     1.127    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X18Y169        LUT4 (Prop_lut4_I1_O)        0.105     1.232 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.843     2.076    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X16Y169        LUT6 (Prop_lut6_I5_O)        0.105     2.181 r  u1/smi_config_inst/smi_inst/state[2]_i_1/O
                         net (fo=2, routed)           0.727     2.908    u1/smi_config_inst/smi_inst/state[2]_i_1_n_0
    SLICE_X15Y169        LUT6 (Prop_lut6_I3_O)        0.105     3.013 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_10/O
                         net (fo=1, routed)           0.000     3.013    u1/smi_config_inst/smi_inst/write_cnt[5]_i_10_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.453 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.772     4.225    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.105     4.330 r  u1/smi_config_inst/smi_inst/write_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.330    u1/smi_config_inst/smi_inst/write_cnt[2]_i_1_n_0
    SLICE_X17Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.411    18.579    u1/smi_config_inst/smi_inst/clk
    SLICE_X17Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[2]/C
                         clock pessimism              0.380    18.958    
                         clock uncertainty           -0.074    18.885    
    SLICE_X17Y168        FDCE (Setup_fdce_C_D)        0.030    18.915    u1/smi_config_inst/smi_inst/write_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.915    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                 14.585    

Slack (MET) :             14.587ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 1.344ns (25.210%)  route 3.987ns (74.790%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 18.579 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.525    -1.002    u1/smi_config_inst/smi_inst/clk
    SLICE_X15Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDCE (Prop_fdce_C_Q)         0.379    -0.623 f  u1/smi_config_inst/smi_inst/state_reg[1]/Q
                         net (fo=14, routed)          1.094     0.471    u1/smi_config_inst/smi_inst/state[1]
    SLICE_X18Y169        LUT5 (Prop_lut5_I1_O)        0.105     0.576 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.551     1.127    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X18Y169        LUT4 (Prop_lut4_I1_O)        0.105     1.232 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.843     2.076    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X16Y169        LUT6 (Prop_lut6_I5_O)        0.105     2.181 r  u1/smi_config_inst/smi_inst/state[2]_i_1/O
                         net (fo=2, routed)           0.727     2.908    u1/smi_config_inst/smi_inst/state[2]_i_1_n_0
    SLICE_X15Y169        LUT6 (Prop_lut6_I3_O)        0.105     3.013 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_10/O
                         net (fo=1, routed)           0.000     3.013    u1/smi_config_inst/smi_inst/write_cnt[5]_i_10_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.453 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.772     4.225    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.105     4.330 r  u1/smi_config_inst/smi_inst/write_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.330    u1/smi_config_inst/smi_inst/write_cnt[4]_i_1_n_0
    SLICE_X17Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.411    18.579    u1/smi_config_inst/smi_inst/clk
    SLICE_X17Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[4]/C
                         clock pessimism              0.380    18.958    
                         clock uncertainty           -0.074    18.885    
    SLICE_X17Y168        FDCE (Setup_fdce_C_D)        0.032    18.917    u1/smi_config_inst/smi_inst/write_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                 14.587    

Slack (MET) :             14.777ns  (required time - arrival time)
  Source:                 u2/smi_config_inst/smi_inst/state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/smi_inst/write_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.344ns (25.872%)  route 3.851ns (74.128%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.594    -0.933    u2/smi_config_inst/smi_inst/clk
    SLICE_X4Y180         FDCE                                         r  u2/smi_config_inst/smi_inst/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDCE (Prop_fdce_C_Q)         0.379    -0.554 r  u2/smi_config_inst/smi_inst/state_reg[8]/Q
                         net (fo=13, routed)          1.255     0.701    u2/smi_config_inst/smi_inst/state[8]
    SLICE_X4Y179         LUT5 (Prop_lut5_I3_O)        0.105     0.806 r  u2/smi_config_inst/smi_inst/state[9]_i_7/O
                         net (fo=1, routed)           0.346     1.152    u2/smi_config_inst/smi_inst/state[9]_i_7_n_0
    SLICE_X4Y179         LUT4 (Prop_lut4_I3_O)        0.105     1.257 f  u2/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.522     1.779    u2/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I2_O)        0.105     1.884 r  u2/smi_config_inst/smi_inst/state[0]_i_1/O
                         net (fo=2, routed)           0.847     2.731    u2/smi_config_inst/smi_inst/state[0]_i_1_n_0
    SLICE_X3Y180         LUT6 (Prop_lut6_I1_O)        0.105     2.836 r  u2/smi_config_inst/smi_inst/write_cnt[5]_i_10/O
                         net (fo=1, routed)           0.000     2.836    u2/smi_config_inst/smi_inst/write_cnt[5]_i_10_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.276 r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.881     4.157    u2/smi_config_inst/smi_inst/write_cnt3
    SLICE_X6Y179         LUT6 (Prop_lut6_I1_O)        0.105     4.262 r  u2/smi_config_inst/smi_inst/write_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.262    u2/smi_config_inst/smi_inst/write_cnt[3]_i_1_n_0
    SLICE_X6Y179         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.477    18.645    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y179         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[3]/C
                         clock pessimism              0.397    19.041    
                         clock uncertainty           -0.074    18.968    
    SLICE_X6Y179         FDCE (Setup_fdce_C_D)        0.072    19.040    u2/smi_config_inst/smi_inst/write_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.040    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                 14.777    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 u2/smi_config_inst/smi_inst/state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/smi_inst/write_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.344ns (25.892%)  route 3.847ns (74.108%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.594    -0.933    u2/smi_config_inst/smi_inst/clk
    SLICE_X4Y180         FDCE                                         r  u2/smi_config_inst/smi_inst/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDCE (Prop_fdce_C_Q)         0.379    -0.554 r  u2/smi_config_inst/smi_inst/state_reg[8]/Q
                         net (fo=13, routed)          1.255     0.701    u2/smi_config_inst/smi_inst/state[8]
    SLICE_X4Y179         LUT5 (Prop_lut5_I3_O)        0.105     0.806 r  u2/smi_config_inst/smi_inst/state[9]_i_7/O
                         net (fo=1, routed)           0.346     1.152    u2/smi_config_inst/smi_inst/state[9]_i_7_n_0
    SLICE_X4Y179         LUT4 (Prop_lut4_I3_O)        0.105     1.257 f  u2/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.522     1.779    u2/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I2_O)        0.105     1.884 r  u2/smi_config_inst/smi_inst/state[0]_i_1/O
                         net (fo=2, routed)           0.847     2.731    u2/smi_config_inst/smi_inst/state[0]_i_1_n_0
    SLICE_X3Y180         LUT6 (Prop_lut6_I1_O)        0.105     2.836 r  u2/smi_config_inst/smi_inst/write_cnt[5]_i_10/O
                         net (fo=1, routed)           0.000     2.836    u2/smi_config_inst/smi_inst/write_cnt[5]_i_10_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.276 r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.877     4.153    u2/smi_config_inst/smi_inst/write_cnt3
    SLICE_X6Y179         LUT6 (Prop_lut6_I1_O)        0.105     4.258 r  u2/smi_config_inst/smi_inst/write_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     4.258    u2/smi_config_inst/smi_inst/write_cnt[5]_i_1_n_0
    SLICE_X6Y179         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.477    18.645    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y179         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]/C
                         clock pessimism              0.397    19.041    
                         clock uncertainty           -0.074    18.968    
    SLICE_X6Y179         FDCE (Setup_fdce_C_D)        0.076    19.044    u2/smi_config_inst/smi_inst/write_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.810ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.344ns (26.311%)  route 3.764ns (73.689%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 18.579 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.525    -1.002    u1/smi_config_inst/smi_inst/clk
    SLICE_X15Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDCE (Prop_fdce_C_Q)         0.379    -0.623 f  u1/smi_config_inst/smi_inst/state_reg[1]/Q
                         net (fo=14, routed)          1.094     0.471    u1/smi_config_inst/smi_inst/state[1]
    SLICE_X18Y169        LUT5 (Prop_lut5_I1_O)        0.105     0.576 f  u1/smi_config_inst/smi_inst/state[9]_i_5/O
                         net (fo=1, routed)           0.551     1.127    u1/smi_config_inst/smi_inst/state[9]_i_5_n_0
    SLICE_X18Y169        LUT4 (Prop_lut4_I1_O)        0.105     1.232 r  u1/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.843     2.076    u1/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X16Y169        LUT6 (Prop_lut6_I5_O)        0.105     2.181 r  u1/smi_config_inst/smi_inst/state[2]_i_1/O
                         net (fo=2, routed)           0.727     2.908    u1/smi_config_inst/smi_inst/state[2]_i_1_n_0
    SLICE_X15Y169        LUT6 (Prop_lut6_I3_O)        0.105     3.013 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_10/O
                         net (fo=1, routed)           0.000     3.013    u1/smi_config_inst/smi_inst/write_cnt[5]_i_10_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.453 r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.549     4.001    u1/smi_config_inst/smi_inst/write_cnt3
    SLICE_X16Y168        LUT6 (Prop_lut6_I1_O)        0.105     4.106 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     4.106    u1/smi_config_inst/smi_inst/write_cnt[5]_i_1_n_0
    SLICE_X16Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.411    18.579    u1/smi_config_inst/smi_inst/clk
    SLICE_X16Y168        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]/C
                         clock pessimism              0.380    18.958    
                         clock uncertainty           -0.074    18.885    
    SLICE_X16Y168        FDCE (Setup_fdce_C_D)        0.032    18.917    u1/smi_config_inst/smi_inst/write_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                 14.810    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 u2/smi_config_inst/smi_inst/state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/smi_inst/write_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.344ns (26.499%)  route 3.728ns (73.501%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.594    -0.933    u2/smi_config_inst/smi_inst/clk
    SLICE_X4Y180         FDCE                                         r  u2/smi_config_inst/smi_inst/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDCE (Prop_fdce_C_Q)         0.379    -0.554 r  u2/smi_config_inst/smi_inst/state_reg[8]/Q
                         net (fo=13, routed)          1.255     0.701    u2/smi_config_inst/smi_inst/state[8]
    SLICE_X4Y179         LUT5 (Prop_lut5_I3_O)        0.105     0.806 r  u2/smi_config_inst/smi_inst/state[9]_i_7/O
                         net (fo=1, routed)           0.346     1.152    u2/smi_config_inst/smi_inst/state[9]_i_7_n_0
    SLICE_X4Y179         LUT4 (Prop_lut4_I3_O)        0.105     1.257 f  u2/smi_config_inst/smi_inst/state[9]_i_2/O
                         net (fo=12, routed)          0.522     1.779    u2/smi_config_inst/smi_inst/state[9]_i_2_n_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I2_O)        0.105     1.884 r  u2/smi_config_inst/smi_inst/state[0]_i_1/O
                         net (fo=2, routed)           0.847     2.731    u2/smi_config_inst/smi_inst/state[0]_i_1_n_0
    SLICE_X3Y180         LUT6 (Prop_lut6_I1_O)        0.105     2.836 r  u2/smi_config_inst/smi_inst/write_cnt[5]_i_10/O
                         net (fo=1, routed)           0.000     2.836    u2/smi_config_inst/smi_inst/write_cnt[5]_i_10_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.276 r  u2/smi_config_inst/smi_inst/write_cnt_reg[5]_i_3/CO[3]
                         net (fo=6, routed)           0.758     4.034    u2/smi_config_inst/smi_inst/write_cnt3
    SLICE_X6Y178         LUT6 (Prop_lut6_I1_O)        0.105     4.139 r  u2/smi_config_inst/smi_inst/write_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.139    u2/smi_config_inst/smi_inst/write_cnt[4]_i_1_n_0
    SLICE_X6Y178         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.475    18.643    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y178         FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[4]/C
                         clock pessimism              0.397    19.039    
                         clock uncertainty           -0.074    18.966    
    SLICE_X6Y178         FDCE (Setup_fdce_C_D)        0.074    19.040    u2/smi_config_inst/smi_inst/write_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.040    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                 14.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/read_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/read_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.178%)  route 0.095ns (33.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.644    -0.405    u1/smi_config_inst/smi_inst/clk
    SLICE_X11Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y170        FDCE (Prop_fdce_C_Q)         0.141    -0.264 r  u1/smi_config_inst/smi_inst/read_cnt_reg[0]/Q
                         net (fo=6, routed)           0.095    -0.169    u1/smi_config_inst/smi_inst/read_cnt[0]
    SLICE_X10Y170        LUT5 (Prop_lut5_I2_O)        0.045    -0.124 r  u1/smi_config_inst/smi_inst/read_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    u1/smi_config_inst/smi_inst/read_cnt__0[2]
    SLICE_X10Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.917    -0.798    u1/smi_config_inst/smi_inst/clk
    SLICE_X10Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[2]/C
                         clock pessimism              0.406    -0.392    
    SLICE_X10Y170        FDCE (Hold_fdce_C_D)         0.121    -0.271    u1/smi_config_inst/smi_inst/read_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/read_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/read_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.710%)  route 0.097ns (34.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.644    -0.405    u1/smi_config_inst/smi_inst/clk
    SLICE_X11Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y170        FDCE (Prop_fdce_C_Q)         0.141    -0.264 r  u1/smi_config_inst/smi_inst/read_cnt_reg[0]/Q
                         net (fo=6, routed)           0.097    -0.167    u1/smi_config_inst/smi_inst/read_cnt[0]
    SLICE_X10Y170        LUT6 (Prop_lut6_I2_O)        0.045    -0.122 r  u1/smi_config_inst/smi_inst/read_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    u1/smi_config_inst/smi_inst/read_cnt__0[3]
    SLICE_X10Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.917    -0.798    u1/smi_config_inst/smi_inst/clk
    SLICE_X10Y170        FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[3]/C
                         clock pessimism              0.406    -0.392    
    SLICE_X10Y170        FDCE (Hold_fdce_C_D)         0.120    -0.272    u1/smi_config_inst/smi_inst/read_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u2/smi_config_inst/read_data_buf_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/write_reg_17_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.164ns (77.196%)  route 0.048ns (22.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.649    -0.400    u2/smi_config_inst/clk
    SLICE_X12Y185        FDCE                                         r  u2/smi_config_inst/read_data_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y185        FDCE (Prop_fdce_C_Q)         0.164    -0.236 r  u2/smi_config_inst/read_data_buf_reg[11]/Q
                         net (fo=1, routed)           0.048    -0.187    u2/smi_config_inst/read_data_buf[11]
    SLICE_X13Y185        FDCE                                         r  u2/smi_config_inst/write_reg_17_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.923    -0.792    u2/smi_config_inst/clk
    SLICE_X13Y185        FDCE                                         r  u2/smi_config_inst/write_reg_17_reg[11]/C
                         clock pessimism              0.405    -0.387    
    SLICE_X13Y185        FDCE (Hold_fdce_C_D)         0.047    -0.340    u2/smi_config_inst/write_reg_17_reg[11]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u2/smi_config_inst/smi_inst/mdio_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdio_datain_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.675    -0.374    u2/smi_config_inst/smi_inst/clk
    SLICE_X3Y181         FDCE                                         r  u2/smi_config_inst/smi_inst/mdio_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDCE (Prop_fdce_C_Q)         0.141    -0.233 r  u2/smi_config_inst/smi_inst/mdio_datain_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.118    u2/smi_config_inst/smi_inst/mdio_datain[1]
    SLICE_X6Y181         FDCE                                         r  u2/smi_config_inst/smi_inst/mdio_datain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.949    -0.766    u2/smi_config_inst/smi_inst/clk
    SLICE_X6Y181         FDCE                                         r  u2/smi_config_inst/smi_inst/mdio_datain_reg[2]/C
                         clock pessimism              0.428    -0.338    
    SLICE_X6Y181         FDCE (Hold_fdce_C_D)         0.060    -0.278    u2/smi_config_inst/smi_inst/mdio_datain_reg[2]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/read_data_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/write_reg_17_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.132%)  route 0.110ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.639    -0.410    u1/smi_config_inst/clk
    SLICE_X18Y174        FDCE                                         r  u1/smi_config_inst/read_data_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.269 r  u1/smi_config_inst/read_data_buf_reg[10]/Q
                         net (fo=1, routed)           0.110    -0.159    u1/smi_config_inst/read_data_buf[10]
    SLICE_X18Y173        FDCE                                         r  u1/smi_config_inst/write_reg_17_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.913    -0.802    u1/smi_config_inst/clk
    SLICE_X18Y173        FDCE                                         r  u1/smi_config_inst/write_reg_17_reg[10]/C
                         clock pessimism              0.406    -0.396    
    SLICE_X18Y173        FDCE (Hold_fdce_C_D)         0.071    -0.325    u1/smi_config_inst/write_reg_17_reg[10]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/read_data_buf_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/write_reg_17_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.639    -0.410    u1/smi_config_inst/clk
    SLICE_X17Y174        FDCE                                         r  u1/smi_config_inst/read_data_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.269 r  u1/smi_config_inst/read_data_buf_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.158    u1/smi_config_inst/read_data_buf[11]
    SLICE_X17Y173        FDCE                                         r  u1/smi_config_inst/write_reg_17_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.913    -0.802    u1/smi_config_inst/clk
    SLICE_X17Y173        FDCE                                         r  u1/smi_config_inst/write_reg_17_reg[11]/C
                         clock pessimism              0.406    -0.396    
    SLICE_X17Y173        FDCE (Hold_fdce_C_D)         0.071    -0.325    u1/smi_config_inst/write_reg_17_reg[11]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/read_data_buf_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/write_reg_17_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.912%)  route 0.111ns (44.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.639    -0.410    u1/smi_config_inst/clk
    SLICE_X18Y174        FDCE                                         r  u1/smi_config_inst/read_data_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.269 r  u1/smi_config_inst/read_data_buf_reg[14]/Q
                         net (fo=1, routed)           0.111    -0.158    u1/smi_config_inst/read_data_buf[14]
    SLICE_X18Y173        FDCE                                         r  u1/smi_config_inst/write_reg_17_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.913    -0.802    u1/smi_config_inst/clk
    SLICE_X18Y173        FDCE                                         r  u1/smi_config_inst/write_reg_17_reg[14]/C
                         clock pessimism              0.406    -0.396    
    SLICE_X18Y173        FDCE (Hold_fdce_C_D)         0.070    -0.326    u1/smi_config_inst/write_reg_17_reg[14]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u2/smi_config_inst/smi_inst/read_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/read_data_buf_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.649    -0.400    u2/smi_config_inst/smi_inst/clk
    SLICE_X11Y184        FDCE                                         r  u2/smi_config_inst/smi_inst/read_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y184        FDCE (Prop_fdce_C_Q)         0.141    -0.259 r  u2/smi_config_inst/smi_inst/read_data_reg[12]/Q
                         net (fo=3, routed)           0.119    -0.140    u2/smi_config_inst/read_data[12]
    SLICE_X11Y185        FDCE                                         r  u2/smi_config_inst/read_data_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.923    -0.792    u2/smi_config_inst/clk
    SLICE_X11Y185        FDCE                                         r  u2/smi_config_inst/read_data_buf_reg[12]/C
                         clock pessimism              0.407    -0.385    
    SLICE_X11Y185        FDCE (Hold_fdce_C_D)         0.070    -0.315    u2/smi_config_inst/read_data_buf_reg[12]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/write_reg_17_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/write_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.751%)  route 0.097ns (34.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.642    -0.407    u1/smi_config_inst/clk
    SLICE_X19Y172        FDCE                                         r  u1/smi_config_inst/write_reg_17_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  u1/smi_config_inst/write_reg_17_reg[3]/Q
                         net (fo=1, routed)           0.097    -0.169    u1/smi_config_inst/write_reg_17[3]
    SLICE_X18Y172        LUT5 (Prop_lut5_I0_O)        0.045    -0.124 r  u1/smi_config_inst/write_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    u1/smi_config_inst/write_data[3]_i_1_n_0
    SLICE_X18Y172        FDCE                                         r  u1/smi_config_inst/write_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.915    -0.800    u1/smi_config_inst/clk
    SLICE_X18Y172        FDCE                                         r  u1/smi_config_inst/write_data_reg[3]/C
                         clock pessimism              0.406    -0.394    
    SLICE_X18Y172        FDCE (Hold_fdce_C_D)         0.092    -0.302    u1/smi_config_inst/write_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/write_reg_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/write_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.643    -0.406    u1/smi_config_inst/clk
    SLICE_X14Y172        FDCE                                         r  u1/smi_config_inst/write_reg_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y172        FDCE (Prop_fdce_C_Q)         0.148    -0.258 r  u1/smi_config_inst/write_reg_16_reg[0]/Q
                         net (fo=1, routed)           0.057    -0.201    u1/smi_config_inst/write_reg_16[0]
    SLICE_X14Y172        LUT6 (Prop_lut6_I0_O)        0.098    -0.103 r  u1/smi_config_inst/write_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    u1/smi_config_inst/write_data[0]_i_1_n_0
    SLICE_X14Y172        FDCE                                         r  u1/smi_config_inst/write_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.915    -0.800    u1/smi_config_inst/clk
    SLICE_X14Y172        FDCE                                         r  u1/smi_config_inst/write_data_reg[0]/C
                         clock pessimism              0.394    -0.406    
    SLICE_X14Y172        FDCE (Hold_fdce_C_D)         0.120    -0.286    u1/smi_config_inst/write_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_ref
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { refclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    refclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X18Y184    u2/smi_config_inst/link_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y182    u2/smi_config_inst/phy_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y182    u2/smi_config_inst/phy_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y181    u2/smi_config_inst/phy_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y181    u2/smi_config_inst/phy_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y181    u2/smi_config_inst/phy_addr_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X16Y183    u2/smi_config_inst/read_data_buf_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y185    u2/smi_config_inst/read_data_buf_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y182    u2/smi_config_inst/phy_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y182    u2/smi_config_inst/phy_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y181    u2/smi_config_inst/phy_addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y181    u2/smi_config_inst/phy_addr_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y181    u2/smi_config_inst/phy_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X16Y183    u2/smi_config_inst/read_data_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X16Y183    u2/smi_config_inst/read_data_buf_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y183    u2/smi_config_inst/read_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y182    u2/smi_config_inst/reg_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y183    u2/smi_config_inst/reg_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y184    u2/smi_config_inst/link_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y172    u1/smi_config_inst/link_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y173    u1/smi_config_inst/read_data_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y174    u1/smi_config_inst/read_data_buf_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X17Y174    u1/smi_config_inst/read_data_buf_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y173    u1/smi_config_inst/read_data_buf_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X17Y174    u1/smi_config_inst/read_data_buf_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y174    u1/smi_config_inst/read_data_buf_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y174    u1/smi_config_inst/read_data_buf_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X17Y172    u1/smi_config_inst/read_data_buf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_ref
  To Clock:  clkfbout_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { refclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    refclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  refclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ref
  To Clock:  clk_out2_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        1.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        3.066ns  (logic 0.484ns (15.786%)  route 2.582ns (84.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 13.995 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    10.944 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    12.392    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.473 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    13.995    u2/reset_mdio_inst/sys_clk
    SLICE_X9Y177         FDRE                                         r  u2/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.379    14.374 r  u2/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.456    14.830    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X9Y177         LUT1 (Prop_lut1_I0_O)        0.105    14.935 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          2.126    17.061    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X2Y185         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.483    18.651    u2/smi_config_inst/smi_inst/clk
    SLICE_X2Y185         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[21]/C
                         clock pessimism              0.234    18.885    
                         clock uncertainty           -0.194    18.691    
    SLICE_X2Y185         FDCE (Recov_fdce_C_CLR)     -0.258    18.433    u2/smi_config_inst/smi_inst/mdc_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         18.433    
                         arrival time                         -17.061    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        3.066ns  (logic 0.484ns (15.786%)  route 2.582ns (84.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 13.995 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    10.944 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    12.392    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.473 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    13.995    u2/reset_mdio_inst/sys_clk
    SLICE_X9Y177         FDRE                                         r  u2/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.379    14.374 r  u2/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.456    14.830    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X9Y177         LUT1 (Prop_lut1_I0_O)        0.105    14.935 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          2.126    17.061    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X2Y185         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.483    18.651    u2/smi_config_inst/smi_inst/clk
    SLICE_X2Y185         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[24]/C
                         clock pessimism              0.234    18.885    
                         clock uncertainty           -0.194    18.691    
    SLICE_X2Y185         FDCE (Recov_fdce_C_CLR)     -0.258    18.433    u2/smi_config_inst/smi_inst/mdc_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.433    
                         arrival time                         -17.061    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.964ns  (logic 0.484ns (16.331%)  route 2.480ns (83.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 13.995 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    10.944 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    12.392    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.473 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    13.995    u2/reset_mdio_inst/sys_clk
    SLICE_X9Y177         FDRE                                         r  u2/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.379    14.374 r  u2/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.456    14.830    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X9Y177         LUT1 (Prop_lut1_I0_O)        0.105    14.935 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          2.024    16.959    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y184         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.482    18.650    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y184         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[17]/C
                         clock pessimism              0.234    18.884    
                         clock uncertainty           -0.194    18.690    
    SLICE_X0Y184         FDCE (Recov_fdce_C_CLR)     -0.331    18.359    u2/smi_config_inst/smi_inst/mdc_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -16.959    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.964ns  (logic 0.484ns (16.331%)  route 2.480ns (83.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 13.995 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    10.944 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    12.392    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.473 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    13.995    u2/reset_mdio_inst/sys_clk
    SLICE_X9Y177         FDRE                                         r  u2/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.379    14.374 r  u2/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.456    14.830    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X9Y177         LUT1 (Prop_lut1_I0_O)        0.105    14.935 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          2.024    16.959    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y184         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.482    18.650    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y184         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[18]/C
                         clock pessimism              0.234    18.884    
                         clock uncertainty           -0.194    18.690    
    SLICE_X0Y184         FDCE (Recov_fdce_C_CLR)     -0.331    18.359    u2/smi_config_inst/smi_inst/mdc_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -16.959    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.956ns  (logic 0.484ns (16.376%)  route 2.472ns (83.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 13.995 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    10.944 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    12.392    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.473 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    13.995    u2/reset_mdio_inst/sys_clk
    SLICE_X9Y177         FDRE                                         r  u2/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.379    14.374 r  u2/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.456    14.830    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X9Y177         LUT1 (Prop_lut1_I0_O)        0.105    14.935 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          2.016    16.951    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y183         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.482    18.650    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y183         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[13]/C
                         clock pessimism              0.234    18.884    
                         clock uncertainty           -0.194    18.690    
    SLICE_X0Y183         FDCE (Recov_fdce_C_CLR)     -0.331    18.359    u2/smi_config_inst/smi_inst/mdc_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -16.951    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.956ns  (logic 0.484ns (16.376%)  route 2.472ns (83.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 13.995 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    10.944 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    12.392    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.473 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    13.995    u2/reset_mdio_inst/sys_clk
    SLICE_X9Y177         FDRE                                         r  u2/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.379    14.374 r  u2/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.456    14.830    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X9Y177         LUT1 (Prop_lut1_I0_O)        0.105    14.935 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          2.016    16.951    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y183         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.482    18.650    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y183         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[14]/C
                         clock pessimism              0.234    18.884    
                         clock uncertainty           -0.194    18.690    
    SLICE_X0Y183         FDCE (Recov_fdce_C_CLR)     -0.331    18.359    u2/smi_config_inst/smi_inst/mdc_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -16.951    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.956ns  (logic 0.484ns (16.376%)  route 2.472ns (83.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 13.995 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    10.944 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    12.392    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.473 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    13.995    u2/reset_mdio_inst/sys_clk
    SLICE_X9Y177         FDRE                                         r  u2/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.379    14.374 r  u2/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.456    14.830    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X9Y177         LUT1 (Prop_lut1_I0_O)        0.105    14.935 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          2.016    16.951    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y183         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.482    18.650    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y183         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[15]/C
                         clock pessimism              0.234    18.884    
                         clock uncertainty           -0.194    18.690    
    SLICE_X0Y183         FDCE (Recov_fdce_C_CLR)     -0.331    18.359    u2/smi_config_inst/smi_inst/mdc_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -16.951    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdc_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.956ns  (logic 0.484ns (16.376%)  route 2.472ns (83.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 13.995 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    10.944 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    12.392    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.473 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    13.995    u2/reset_mdio_inst/sys_clk
    SLICE_X9Y177         FDRE                                         r  u2/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.379    14.374 r  u2/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.456    14.830    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X9Y177         LUT1 (Prop_lut1_I0_O)        0.105    14.935 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          2.016    16.951    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X0Y183         FDCE                                         f  u2/smi_config_inst/smi_inst/mdc_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.482    18.650    u2/smi_config_inst/smi_inst/clk
    SLICE_X0Y183         FDCE                                         r  u2/smi_config_inst/smi_inst/mdc_cnt_reg[16]/C
                         clock pessimism              0.234    18.884    
                         clock uncertainty           -0.194    18.690    
    SLICE_X0Y183         FDCE (Recov_fdce_C_CLR)     -0.331    18.359    u2/smi_config_inst/smi_inst/mdc_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -16.951    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/read_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.883ns  (logic 0.484ns (16.787%)  route 2.399ns (83.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 13.995 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    10.944 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    12.392    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.473 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    13.995    u2/reset_mdio_inst/sys_clk
    SLICE_X9Y177         FDRE                                         r  u2/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.379    14.374 r  u2/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.456    14.830    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X9Y177         LUT1 (Prop_lut1_I0_O)        0.105    14.935 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          1.943    16.879    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X10Y185        FDCE                                         f  u2/smi_config_inst/smi_inst/read_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.415    18.583    u2/smi_config_inst/smi_inst/clk
    SLICE_X10Y185        FDCE                                         r  u2/smi_config_inst/smi_inst/read_data_reg[14]/C
                         clock pessimism              0.234    18.817    
                         clock uncertainty           -0.194    18.623    
    SLICE_X10Y185        FDCE (Recov_fdce_C_CLR)     -0.292    18.331    u2/smi_config_inst/smi_inst/read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -16.879    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 u2/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u2/smi_config_inst/smi_inst/read_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.883ns  (logic 0.484ns (16.787%)  route 2.399ns (83.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 13.995 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.916    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    10.944 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    12.392    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.473 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    13.995    u2/reset_mdio_inst/sys_clk
    SLICE_X9Y177         FDRE                                         r  u2/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.379    14.374 r  u2/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.456    14.830    u2/smi_config_inst/smi_inst/rst_n
    SLICE_X9Y177         LUT1 (Prop_lut1_I0_O)        0.105    14.935 f  u2/smi_config_inst/smi_inst/write_req_ack_i_2/O
                         net (fo=85, routed)          1.943    16.879    u2/smi_config_inst/smi_inst/write_req_ack_i_2_n_0
    SLICE_X10Y185        FDCE                                         f  u2/smi_config_inst/smi_inst/read_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    20.813 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.817    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107    15.709 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    17.091    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.168 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         1.415    18.583    u2/smi_config_inst/smi_inst/clk
    SLICE_X10Y185        FDCE                                         r  u2/smi_config_inst/smi_inst/read_data_reg[5]/C
                         clock pessimism              0.234    18.817    
                         clock uncertainty           -0.194    18.623    
    SLICE_X10Y185        FDCE (Recov_fdce_C_CLR)     -0.292    18.331    u2/smi_config_inst/smi_inst/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -16.879    
  -------------------------------------------------------------------
                         slack                                  1.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.258%)  route 0.450ns (70.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.637    -0.412    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y174        FDRE                                         r  u1/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  u1/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.256    -0.015    u1/smi_config_inst/rst_n
    SLICE_X22Y174        LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  u1/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         0.194     0.224    u1/smi_config_inst/state[16]_i_2_n_0
    SLICE_X22Y175        FDCE                                         f  u1/smi_config_inst/timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.912    -0.803    u1/smi_config_inst/clk
    SLICE_X22Y175        FDCE                                         r  u1/smi_config_inst/timer_reg[13]/C
                         clock pessimism              0.714    -0.089    
                         clock uncertainty            0.194     0.105    
    SLICE_X22Y175        FDCE (Remov_fdce_C_CLR)     -0.092     0.013    u1/smi_config_inst/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.258%)  route 0.450ns (70.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.637    -0.412    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y174        FDRE                                         r  u1/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  u1/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.256    -0.015    u1/smi_config_inst/rst_n
    SLICE_X22Y174        LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  u1/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         0.194     0.224    u1/smi_config_inst/state[16]_i_2_n_0
    SLICE_X22Y175        FDCE                                         f  u1/smi_config_inst/timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.912    -0.803    u1/smi_config_inst/clk
    SLICE_X22Y175        FDCE                                         r  u1/smi_config_inst/timer_reg[16]/C
                         clock pessimism              0.714    -0.089    
                         clock uncertainty            0.194     0.105    
    SLICE_X22Y175        FDCE (Remov_fdce_C_CLR)     -0.092     0.013    u1/smi_config_inst/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[20]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.258%)  route 0.450ns (70.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.637    -0.412    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y174        FDRE                                         r  u1/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  u1/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.256    -0.015    u1/smi_config_inst/rst_n
    SLICE_X22Y174        LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  u1/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         0.194     0.224    u1/smi_config_inst/state[16]_i_2_n_0
    SLICE_X22Y175        FDCE                                         f  u1/smi_config_inst/timer_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.912    -0.803    u1/smi_config_inst/clk
    SLICE_X22Y175        FDCE                                         r  u1/smi_config_inst/timer_reg[20]/C
                         clock pessimism              0.714    -0.089    
                         clock uncertainty            0.194     0.105    
    SLICE_X22Y175        FDCE (Remov_fdce_C_CLR)     -0.092     0.013    u1/smi_config_inst/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[22]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.258%)  route 0.450ns (70.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.637    -0.412    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y174        FDRE                                         r  u1/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  u1/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.256    -0.015    u1/smi_config_inst/rst_n
    SLICE_X22Y174        LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  u1/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         0.194     0.224    u1/smi_config_inst/state[16]_i_2_n_0
    SLICE_X22Y175        FDCE                                         f  u1/smi_config_inst/timer_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.912    -0.803    u1/smi_config_inst/clk
    SLICE_X22Y175        FDCE                                         r  u1/smi_config_inst/timer_reg[22]/C
                         clock pessimism              0.714    -0.089    
                         clock uncertainty            0.194     0.105    
    SLICE_X22Y175        FDCE (Remov_fdce_C_CLR)     -0.092     0.013    u1/smi_config_inst/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[24]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.258%)  route 0.450ns (70.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.637    -0.412    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y174        FDRE                                         r  u1/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  u1/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.256    -0.015    u1/smi_config_inst/rst_n
    SLICE_X22Y174        LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  u1/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         0.194     0.224    u1/smi_config_inst/state[16]_i_2_n_0
    SLICE_X22Y175        FDCE                                         f  u1/smi_config_inst/timer_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.912    -0.803    u1/smi_config_inst/clk
    SLICE_X22Y175        FDCE                                         r  u1/smi_config_inst/timer_reg[24]/C
                         clock pessimism              0.714    -0.089    
                         clock uncertainty            0.194     0.105    
    SLICE_X22Y175        FDCE (Remov_fdce_C_CLR)     -0.092     0.013    u1/smi_config_inst/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[29]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.258%)  route 0.450ns (70.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.637    -0.412    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y174        FDRE                                         r  u1/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  u1/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.256    -0.015    u1/smi_config_inst/rst_n
    SLICE_X22Y174        LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  u1/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         0.194     0.224    u1/smi_config_inst/state[16]_i_2_n_0
    SLICE_X22Y175        FDCE                                         f  u1/smi_config_inst/timer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.912    -0.803    u1/smi_config_inst/clk
    SLICE_X22Y175        FDCE                                         r  u1/smi_config_inst/timer_reg[29]/C
                         clock pessimism              0.714    -0.089    
                         clock uncertainty            0.194     0.105    
    SLICE_X22Y175        FDCE (Remov_fdce_C_CLR)     -0.092     0.013    u1/smi_config_inst/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.258%)  route 0.450ns (70.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.637    -0.412    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y174        FDRE                                         r  u1/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  u1/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.256    -0.015    u1/smi_config_inst/rst_n
    SLICE_X22Y174        LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  u1/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         0.194     0.224    u1/smi_config_inst/state[16]_i_2_n_0
    SLICE_X22Y175        FDCE                                         f  u1/smi_config_inst/timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.912    -0.803    u1/smi_config_inst/clk
    SLICE_X22Y175        FDCE                                         r  u1/smi_config_inst/timer_reg[2]/C
                         clock pessimism              0.714    -0.089    
                         clock uncertainty            0.194     0.105    
    SLICE_X22Y175        FDCE (Remov_fdce_C_CLR)     -0.092     0.013    u1/smi_config_inst/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.258%)  route 0.450ns (70.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.637    -0.412    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y174        FDRE                                         r  u1/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  u1/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.256    -0.015    u1/smi_config_inst/rst_n
    SLICE_X22Y174        LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  u1/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         0.194     0.224    u1/smi_config_inst/state[16]_i_2_n_0
    SLICE_X22Y175        FDCE                                         f  u1/smi_config_inst/timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.912    -0.803    u1/smi_config_inst/clk
    SLICE_X22Y175        FDCE                                         r  u1/smi_config_inst/timer_reg[8]/C
                         clock pessimism              0.714    -0.089    
                         clock uncertainty            0.194     0.105    
    SLICE_X22Y175        FDCE (Remov_fdce_C_CLR)     -0.092     0.013    u1/smi_config_inst/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/read_data_buf_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.158%)  route 0.475ns (71.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.637    -0.412    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y174        FDRE                                         r  u1/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  u1/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.256    -0.015    u1/smi_config_inst/rst_n
    SLICE_X22Y174        LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  u1/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         0.219     0.249    u1/smi_config_inst/state[16]_i_2_n_0
    SLICE_X23Y174        FDCE                                         f  u1/smi_config_inst/read_data_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.912    -0.803    u1/smi_config_inst/clk
    SLICE_X23Y174        FDCE                                         r  u1/smi_config_inst/read_data_buf_reg[2]/C
                         clock pessimism              0.714    -0.089    
                         clock uncertainty            0.194     0.105    
    SLICE_X23Y174        FDCE (Remov_fdce_C_CLR)     -0.092     0.013    u1/smi_config_inst/read_data_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u1/reset_mdio_inst/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/read_data_buf_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.158%)  route 0.475ns (71.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  refclk/inst/clkout1_buf/O
                         net (fo=119, routed)         0.637    -0.412    u1/reset_mdio_inst/sys_clk
    SLICE_X28Y174        FDRE                                         r  u1/reset_mdio_inst/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  u1/reset_mdio_inst/rst_n_reg_reg/Q
                         net (fo=2, routed)           0.256    -0.015    u1/smi_config_inst/rst_n
    SLICE_X22Y174        LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  u1/smi_config_inst/state[16]_i_2/O
                         net (fo=113, routed)         0.219     0.249    u1/smi_config_inst/state[16]_i_2_n_0
    SLICE_X23Y174        FDCE                                         f  u1/smi_config_inst/read_data_buf_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  refclk/inst/clkout2_buf/O
                         net (fo=396, routed)         0.912    -0.803    u1/smi_config_inst/clk
    SLICE_X23Y174        FDCE                                         r  u1/smi_config_inst/read_data_buf_reg[5]/C
                         clock pessimism              0.714    -0.089    
                         clock uncertainty            0.194     0.105    
    SLICE_X23Y174        FDCE (Remov_fdce_C_CLR)     -0.092     0.013    u1/smi_config_inst/read_data_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii1_rxc
  To Clock:  rgmii1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[22]/CLR
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.538ns (9.208%)  route 5.305ns (90.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 12.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.742    10.874    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rx_cnt_reg[0]_0
    SLICE_X64Y146        FDCE                                         f  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.248    12.581    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X64Y146        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[22]/C
                         clock pessimism              0.178    12.759    
                         clock uncertainty           -0.035    12.723    
    SLICE_X64Y146        FDCE (Recov_fdce_C_CLR)     -0.331    12.392    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[0]/CLR
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.538ns (9.214%)  route 5.301ns (90.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 12.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.739    10.870    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rx_cnt_reg[0]_0
    SLICE_X65Y146        FDCE                                         f  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.248    12.581    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X65Y146        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[0]/C
                         clock pessimism              0.178    12.759    
                         clock uncertainty           -0.035    12.723    
    SLICE_X65Y146        FDCE (Recov_fdce_C_CLR)     -0.331    12.392    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[1]/CLR
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.538ns (9.214%)  route 5.301ns (90.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 12.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.739    10.870    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rx_cnt_reg[0]_0
    SLICE_X65Y146        FDCE                                         f  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.248    12.581    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X65Y146        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[1]/C
                         clock pessimism              0.178    12.759    
                         clock uncertainty           -0.035    12.723    
    SLICE_X65Y146        FDCE (Recov_fdce_C_CLR)     -0.331    12.392    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[3]/CLR
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.538ns (9.214%)  route 5.301ns (90.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 12.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.739    10.870    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rx_cnt_reg[0]_0
    SLICE_X65Y146        FDCE                                         f  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.248    12.581    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X65Y146        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[3]/C
                         clock pessimism              0.178    12.759    
                         clock uncertainty           -0.035    12.723    
    SLICE_X65Y146        FDCE (Recov_fdce_C_CLR)     -0.331    12.392    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[4]/CLR
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.538ns (9.214%)  route 5.301ns (90.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 12.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.739    10.870    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rx_cnt_reg[0]_0
    SLICE_X65Y146        FDCE                                         f  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.248    12.581    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X65Y146        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[4]/C
                         clock pessimism              0.178    12.759    
                         clock uncertainty           -0.035    12.723    
    SLICE_X65Y146        FDCE (Recov_fdce_C_CLR)     -0.331    12.392    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[6]/CLR
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.538ns (9.214%)  route 5.301ns (90.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 12.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.739    10.870    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rx_cnt_reg[0]_0
    SLICE_X65Y146        FDCE                                         f  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.248    12.581    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X65Y146        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[6]/C
                         clock pessimism              0.178    12.759    
                         clock uncertainty           -0.035    12.723    
    SLICE_X65Y146        FDCE (Recov_fdce_C_CLR)     -0.331    12.392    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[7]/CLR
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.538ns (9.214%)  route 5.301ns (90.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 12.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.739    10.870    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rx_cnt_reg[0]_0
    SLICE_X65Y146        FDCE                                         f  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.248    12.581    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X65Y146        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[7]/C
                         clock pessimism              0.178    12.759    
                         clock uncertainty           -0.035    12.723    
    SLICE_X65Y146        FDCE (Recov_fdce_C_CLR)     -0.331    12.392    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_reg[9]/CLR
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.538ns (9.369%)  route 5.204ns (90.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 12.576 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.642    10.773    u1/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_reg[0]_0
    SLICE_X51Y138        FDCE                                         f  u1/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.243    12.576    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X51Y138        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_reg[9]/C
                         clock pessimism              0.178    12.754    
                         clock uncertainty           -0.035    12.718    
    SLICE_X51Y138        FDCE (Recov_fdce_C_CLR)     -0.331    12.387    u1/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[16]/CLR
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.538ns (9.393%)  route 5.190ns (90.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 12.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.627    10.759    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rx_cnt_reg[0]_0
    SLICE_X64Y145        FDCE                                         f  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.248    12.581    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X64Y145        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[16]/C
                         clock pessimism              0.178    12.759    
                         clock uncertainty           -0.035    12.723    
    SLICE_X64Y145        FDCE (Recov_fdce_C_CLR)     -0.331    12.392    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[17]/CLR
                            (recovery check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii1_rxc rise@8.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.538ns (9.393%)  route 5.190ns (90.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 12.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.424    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.505 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.526     5.031    u1/arbi_inst/clk
    SLICE_X14Y166        FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.464 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     6.026    u1/arbi_inst/e_rst_en
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.105     6.131 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.627    10.759    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rx_cnt_reg[0]_0
    SLICE_X64Y145        FDCE                                         f  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         1.376     9.376 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.256    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.333 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.248    12.581    u1/mac_test0/mac_top0/mac_rx0/ip0/gmii_rx_clk
    SLICE_X64Y145        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[17]/C
                         clock pessimism              0.178    12.759    
                         clock uncertainty           -0.035    12.723    
    SLICE_X64Y145        FDCE (Recov_fdce_C_CLR)     -0.331    12.392    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  1.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.517%)  route 0.144ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.638     1.750    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X49Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.144     2.035    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X49Y165        FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.911     2.278    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X49Y165        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.513     1.764    
    SLICE_X49Y165        FDPE (Remov_fdpe_C_PRE)     -0.095     1.669    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.517%)  route 0.144ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.638     1.750    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X49Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.144     2.035    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X49Y165        FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.911     2.278    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X49Y165        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]/C
                         clock pessimism             -0.513     1.764    
    SLICE_X49Y165        FDPE (Remov_fdpe_C_PRE)     -0.095     1.669    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.876%)  route 0.147ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.638     1.750    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X49Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.147     2.039    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X48Y165        FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.911     2.278    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X48Y165        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/C
                         clock pessimism             -0.513     1.764    
    SLICE_X48Y165        FDPE (Remov_fdpe_C_PRE)     -0.095     1.669    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.450%)  route 0.208ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.638     1.750    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X49Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.208     2.099    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X50Y164        FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.910     2.277    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X50Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.492     1.784    
    SLICE_X50Y164        FDPE (Remov_fdpe_C_PRE)     -0.071     1.713    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.450%)  route 0.208ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.638     1.750    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X49Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.208     2.099    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X50Y164        FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.910     2.277    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X50Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/C
                         clock pessimism             -0.492     1.784    
    SLICE_X50Y164        FDPE (Remov_fdpe_C_PRE)     -0.071     1.713    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.450%)  route 0.208ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.638     1.750    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X49Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.208     2.099    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X50Y164        FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.910     2.277    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X50Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/C
                         clock pessimism             -0.492     1.784    
    SLICE_X50Y164        FDPE (Remov_fdpe_C_PRE)     -0.071     1.713    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.450%)  route 0.208ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.638     1.750    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X49Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.208     2.099    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X50Y164        FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.910     2.277    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X50Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/C
                         clock pessimism             -0.492     1.784    
    SLICE_X50Y164        FDPE (Remov_fdpe_C_PRE)     -0.071     1.713    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.696%)  route 0.172ns (57.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.594     1.706    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y136         FDPE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDPE (Prop_fdpe_C_Q)         0.128     1.834 f  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.172     2.006    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X2Y136         FDPE                                         f  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.866     2.232    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y136         FDPE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.511     1.721    
    SLICE_X2Y136         FDPE (Remov_fdpe_C_PRE)     -0.125     1.596    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.696%)  route 0.172ns (57.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.594     1.706    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y136         FDPE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDPE (Prop_fdpe_C_Q)         0.128     1.834 f  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.172     2.006    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X2Y136         FDPE                                         f  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.866     2.232    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y136         FDPE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.511     1.721    
    SLICE_X2Y136         FDPE (Remov_fdpe_C_PRE)     -0.125     1.596    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock rgmii1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii1_rxc rise@0.000ns - rgmii1_rxc rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.057%)  route 0.211ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.086    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.638     1.750    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X49Y164        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.211     2.102    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X49Y163        FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii1_rxc rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  rgmii1_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii1_rxc
    B17                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  rgmii1_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.337    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.366 r  u1/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.912     2.279    u1/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X49Y163        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.513     1.765    
    SLICE_X49Y163        FDPE (Remov_fdpe_C_PRE)     -0.095     1.670    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii2_rxc
  To Clock:  rgmii2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 u2/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[29]/CLR
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.494ns (9.704%)  route 4.597ns (90.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 12.720 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.523     5.015    u2/arbi_inst/clk
    SLICE_X19Y180        FDPE                                         r  u2/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDPE (Prop_fdpe_C_Q)         0.379     5.394 r  u2/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     5.956    u2/arbi_inst/e_rst_en
    SLICE_X19Y180        LUT2 (Prop_lut2_I1_O)        0.115     6.071 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.034    10.106    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X66Y187        FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.400    12.720    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X66Y187        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[29]/C
                         clock pessimism              0.186    12.906    
                         clock uncertainty           -0.035    12.870    
    SLICE_X66Y187        FDCE (Recov_fdce_C_CLR)     -0.462    12.408    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 u2/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[31]/CLR
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.494ns (9.704%)  route 4.597ns (90.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 12.720 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.523     5.015    u2/arbi_inst/clk
    SLICE_X19Y180        FDPE                                         r  u2/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDPE (Prop_fdpe_C_Q)         0.379     5.394 r  u2/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     5.956    u2/arbi_inst/e_rst_en
    SLICE_X19Y180        LUT2 (Prop_lut2_I1_O)        0.115     6.071 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.034    10.106    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X66Y187        FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.400    12.720    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X66Y187        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[31]/C
                         clock pessimism              0.186    12.906    
                         clock uncertainty           -0.035    12.870    
    SLICE_X66Y187        FDCE (Recov_fdce_C_CLR)     -0.462    12.408    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 u2/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[28]/CLR
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.494ns (9.704%)  route 4.597ns (90.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 12.720 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.523     5.015    u2/arbi_inst/clk
    SLICE_X19Y180        FDPE                                         r  u2/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDPE (Prop_fdpe_C_Q)         0.379     5.394 r  u2/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     5.956    u2/arbi_inst/e_rst_en
    SLICE_X19Y180        LUT2 (Prop_lut2_I1_O)        0.115     6.071 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.034    10.106    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X66Y187        FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.400    12.720    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X66Y187        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[28]/C
                         clock pessimism              0.186    12.906    
                         clock uncertainty           -0.035    12.870    
    SLICE_X66Y187        FDCE (Recov_fdce_C_CLR)     -0.428    12.442    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 u2/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[30]/CLR
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.494ns (9.704%)  route 4.597ns (90.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 12.720 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.523     5.015    u2/arbi_inst/clk
    SLICE_X19Y180        FDPE                                         r  u2/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDPE (Prop_fdpe_C_Q)         0.379     5.394 r  u2/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     5.956    u2/arbi_inst/e_rst_en
    SLICE_X19Y180        LUT2 (Prop_lut2_I1_O)        0.115     6.071 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        4.034    10.106    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X66Y187        FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.400    12.720    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X66Y187        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[30]/C
                         clock pessimism              0.186    12.906    
                         clock uncertainty           -0.035    12.870    
    SLICE_X66Y187        FDCE (Recov_fdce_C_CLR)     -0.428    12.442    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[30]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 u2/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[12]/CLR
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.494ns (9.943%)  route 4.474ns (90.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 12.714 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.523     5.015    u2/arbi_inst/clk
    SLICE_X19Y180        FDPE                                         r  u2/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDPE (Prop_fdpe_C_Q)         0.379     5.394 r  u2/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     5.956    u2/arbi_inst/e_rst_en
    SLICE_X19Y180        LUT2 (Prop_lut2_I1_O)        0.115     6.071 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        3.912     9.983    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X68Y178        FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.394    12.714    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X68Y178        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[12]/C
                         clock pessimism              0.186    12.900    
                         clock uncertainty           -0.035    12.864    
    SLICE_X68Y178        FDCE (Recov_fdce_C_CLR)     -0.501    12.363    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[12]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 u2/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[14]/CLR
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.494ns (9.943%)  route 4.474ns (90.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 12.714 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.523     5.015    u2/arbi_inst/clk
    SLICE_X19Y180        FDPE                                         r  u2/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDPE (Prop_fdpe_C_Q)         0.379     5.394 r  u2/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     5.956    u2/arbi_inst/e_rst_en
    SLICE_X19Y180        LUT2 (Prop_lut2_I1_O)        0.115     6.071 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        3.912     9.983    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X68Y178        FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.394    12.714    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X68Y178        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[14]/C
                         clock pessimism              0.186    12.900    
                         clock uncertainty           -0.035    12.864    
    SLICE_X68Y178        FDCE (Recov_fdce_C_CLR)     -0.501    12.363    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[14]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 u2/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[15]/CLR
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.494ns (9.943%)  route 4.474ns (90.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 12.714 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.523     5.015    u2/arbi_inst/clk
    SLICE_X19Y180        FDPE                                         r  u2/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDPE (Prop_fdpe_C_Q)         0.379     5.394 r  u2/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     5.956    u2/arbi_inst/e_rst_en
    SLICE_X19Y180        LUT2 (Prop_lut2_I1_O)        0.115     6.071 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        3.912     9.983    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X68Y178        FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.394    12.714    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X68Y178        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[15]/C
                         clock pessimism              0.186    12.900    
                         clock uncertainty           -0.035    12.864    
    SLICE_X68Y178        FDCE (Recov_fdce_C_CLR)     -0.501    12.363    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[15]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 u2/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[14]/CLR
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.494ns (10.070%)  route 4.411ns (89.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 12.717 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.523     5.015    u2/arbi_inst/clk
    SLICE_X19Y180        FDPE                                         r  u2/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDPE (Prop_fdpe_C_Q)         0.379     5.394 r  u2/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     5.956    u2/arbi_inst/e_rst_en
    SLICE_X19Y180        LUT2 (Prop_lut2_I1_O)        0.115     6.071 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        3.849     9.920    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X67Y183        FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.397    12.717    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X67Y183        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[14]/C
                         clock pessimism              0.186    12.903    
                         clock uncertainty           -0.035    12.867    
    SLICE_X67Y183        FDCE (Recov_fdce_C_CLR)     -0.501    12.366    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[14]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 u2/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[13]/CLR
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.494ns (10.070%)  route 4.411ns (89.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 12.717 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.523     5.015    u2/arbi_inst/clk
    SLICE_X19Y180        FDPE                                         r  u2/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDPE (Prop_fdpe_C_Q)         0.379     5.394 r  u2/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     5.956    u2/arbi_inst/e_rst_en
    SLICE_X19Y180        LUT2 (Prop_lut2_I1_O)        0.115     6.071 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        3.849     9.920    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X66Y183        FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.397    12.717    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X66Y183        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[13]/C
                         clock pessimism              0.186    12.903    
                         clock uncertainty           -0.035    12.867    
    SLICE_X66Y183        FDCE (Recov_fdce_C_CLR)     -0.462    12.405    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 u2/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[15]/CLR
                            (recovery check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii2_rxc rise@8.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.494ns (10.070%)  route 4.411ns (89.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 12.717 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.982     3.411    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.492 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.523     5.015    u2/arbi_inst/clk
    SLICE_X19Y180        FDPE                                         r  u2/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDPE (Prop_fdpe_C_Q)         0.379     5.394 r  u2/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.562     5.956    u2/arbi_inst/e_rst_en
    SLICE_X19Y180        LUT2 (Prop_lut2_I1_O)        0.115     6.071 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2846, routed)        3.849     9.920    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X66Y183        FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.243    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.320 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        1.397    12.717    u2/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X66Y183        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[15]/C
                         clock pessimism              0.186    12.903    
                         clock uncertainty           -0.035    12.867    
    SLICE_X66Y183        FDCE (Recov_fdce_C_CLR)     -0.462    12.405    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  2.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.412%)  route 0.205ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.651     1.750    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X14Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y196        FDPE (Prop_fdpe_C_Q)         0.164     1.914 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     2.120    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y196        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.926     2.280    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.492     1.787    
    SLICE_X10Y196        FDPE (Remov_fdpe_C_PRE)     -0.071     1.716    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[22]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.412%)  route 0.205ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.651     1.750    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X14Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y196        FDPE (Prop_fdpe_C_Q)         0.164     1.914 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     2.120    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y196        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.926     2.280    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[22]/C
                         clock pessimism             -0.492     1.787    
    SLICE_X10Y196        FDPE (Remov_fdpe_C_PRE)     -0.071     1.716    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.412%)  route 0.205ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.651     1.750    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X14Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y196        FDPE (Prop_fdpe_C_Q)         0.164     1.914 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     2.120    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y196        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.926     2.280    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.492     1.787    
    SLICE_X10Y196        FDPE (Remov_fdpe_C_PRE)     -0.071     1.716    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.412%)  route 0.205ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.651     1.750    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X14Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y196        FDPE (Prop_fdpe_C_Q)         0.164     1.914 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     2.120    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y196        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.926     2.280    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/C
                         clock pessimism             -0.492     1.787    
    SLICE_X10Y196        FDPE (Remov_fdpe_C_PRE)     -0.071     1.716    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[29]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.412%)  route 0.205ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.651     1.750    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X14Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y196        FDPE (Prop_fdpe_C_Q)         0.164     1.914 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     2.120    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y196        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.926     2.280    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[29]/C
                         clock pessimism             -0.492     1.787    
    SLICE_X10Y196        FDPE (Remov_fdpe_C_PRE)     -0.071     1.716    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[30]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.412%)  route 0.205ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.651     1.750    u2/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X14Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y196        FDPE (Prop_fdpe_C_Q)         0.164     1.914 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     2.120    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y196        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.926     2.280    u2/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X10Y196        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[30]/C
                         clock pessimism             -0.492     1.787    
    SLICE_X10Y196        FDPE (Remov_fdpe_C_PRE)     -0.071     1.716    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.504%)  route 0.173ns (57.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.678     1.777    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y189         FDPE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDPE (Prop_fdpe_C_Q)         0.128     1.905 f  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.173     2.079    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y191         FDPE                                         f  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.956     2.310    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y191         FDPE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.515     1.794    
    SLICE_X2Y191         FDPE (Remov_fdpe_C_PRE)     -0.125     1.669    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.504%)  route 0.173ns (57.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.678     1.777    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y189         FDPE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDPE (Prop_fdpe_C_Q)         0.128     1.905 f  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.173     2.079    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y191         FDPE                                         f  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.956     2.310    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y191         FDPE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.515     1.794    
    SLICE_X2Y191         FDPE (Remov_fdpe_C_PRE)     -0.125     1.669    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.452%)  route 0.191ns (57.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.643     1.742    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X27Y182        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDPE (Prop_fdpe_C_Q)         0.141     1.883 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.191     2.075    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X26Y182        FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.917     2.271    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X26Y182        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/C
                         clock pessimism             -0.515     1.755    
    SLICE_X26Y182        FDPE (Remov_fdpe_C_PRE)     -0.095     1.660    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock rgmii2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii2_rxc rise@0.000ns - rgmii2_rxc rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.452%)  route 0.191ns (57.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.073    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.099 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.643     1.742    u2/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X27Y182        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDPE (Prop_fdpe_C_Q)         0.141     1.883 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.191     2.075    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X26Y182        FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii2_rxc rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  rgmii2_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii2_rxc
    E19                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  rgmii2_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.325    u2/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.354 r  u2/util_gmii_to_rgmii_m0/BUFG_inst/O
                         net (fo=3214, routed)        0.917     2.271    u2/mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X26Y182        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.515     1.755    
    SLICE_X26Y182        FDPE (Remov_fdpe_C_PRE)     -0.095     1.660    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.414    





