

================================================================
== Vivado HLS Report for 'Block_proc'
================================================================
* Date:           Mon Jun 11 14:12:33 2018

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        mem_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  800.00|     10.88|      100.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   21|    2|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+-----+-----+-----+-----+---------+
        |                     |           |  Latency  |  Interval | Pipeline|
        |       Instance      |   Module  | min | max | min | max |   Type  |
        +---------------------+-----------+-----+-----+-----+-----+---------+
        |grp_mem_write_fu_74  |mem_write  |   19|   19|   19|   19|   none  |
        |grp_mem_read_fu_96   |mem_read   |    2|    2|    2|    2|   none  |
        +---------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     118|    378|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    372|
|Register         |        -|      -|     240|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     358|    829|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+-----------+---------+-------+-----+-----+
    |       Instance      |   Module  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------+-----------+---------+-------+-----+-----+
    |grp_mem_read_fu_96   |mem_read   |        0|      0|    3|   30|
    |grp_mem_write_fu_74  |mem_write  |        0|      0|  115|  348|
    +---------------------+-----------+---------+-------+-----+-----+
    |Total                |           |        0|      0|  118|  378|
    +---------------------+-----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_V_dest_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_dest_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V_0_load_A               |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V_0_load_B               |    and   |      0|  0|   2|           1|           1|
    |in_V_keep_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_keep_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_V_last_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_last_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_V_strb_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_strb_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_V_user_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_user_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_V_dest_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_dest_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_V_id_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |out_V_id_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |out_V_keep_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_keep_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_V_strb_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_strb_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_V_user_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_user_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |in_V_dest_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |in_V_id_V_0_state_cmp_full       |   icmp   |      0|  0|   1|           2|           1|
    |in_V_keep_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |in_V_last_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |in_V_strb_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |in_V_user_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |out_V_data_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |out_V_dest_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |out_V_id_V_1_state_cmp_full      |   icmp   |      0|  0|   1|           2|           1|
    |out_V_keep_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |out_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |out_V_strb_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |out_V_user_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |tmp_8_fu_118_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  79|          62|          47|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |in_V_data_V_0_data_out   |   9|          2|   32|         64|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_dest_V_0_data_out   |   9|          2|    1|          2|
    |in_V_dest_V_0_state      |  15|          3|    2|          6|
    |in_V_id_V_0_data_out     |   9|          2|    1|          2|
    |in_V_id_V_0_state        |  15|          3|    2|          6|
    |in_V_keep_V_0_data_out   |   9|          2|    4|          8|
    |in_V_keep_V_0_state      |  15|          3|    2|          6|
    |in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |in_V_last_V_0_state      |  15|          3|    2|          6|
    |in_V_strb_V_0_data_out   |   9|          2|    4|          8|
    |in_V_strb_V_0_state      |  15|          3|    2|          6|
    |in_V_user_V_0_data_out   |   9|          2|    1|          2|
    |in_V_user_V_0_state      |  15|          3|    2|          6|
    |out_V_data_V_1_data_out  |   9|          2|   32|         64|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_dest_V_1_data_out  |   9|          2|    1|          2|
    |out_V_dest_V_1_state     |  15|          3|    2|          6|
    |out_V_id_V_1_data_out    |   9|          2|    1|          2|
    |out_V_id_V_1_state       |  15|          3|    2|          6|
    |out_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |out_V_keep_V_1_state     |  15|          3|    2|          6|
    |out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_V_last_V_1_state     |  15|          3|    2|          6|
    |out_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |out_V_strb_V_1_state     |  15|          3|    2|          6|
    |out_V_user_V_1_data_out  |   9|          2|    1|          2|
    |out_V_user_V_1_state     |  15|          3|    2|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 372|         77|  118|        267|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_grp_mem_read_fu_96_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_mem_write_fu_74_ap_start  |   1|   0|    1|          0|
    |in_V_data_V_0_payload_A              |  32|   0|   32|          0|
    |in_V_data_V_0_payload_B              |  32|   0|   32|          0|
    |in_V_data_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_data_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_data_V_0_state                  |   2|   0|    2|          0|
    |in_V_dest_V_0_payload_A              |   1|   0|    1|          0|
    |in_V_dest_V_0_payload_B              |   1|   0|    1|          0|
    |in_V_dest_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_dest_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_dest_V_0_state                  |   2|   0|    2|          0|
    |in_V_id_V_0_payload_A                |   1|   0|    1|          0|
    |in_V_id_V_0_payload_B                |   1|   0|    1|          0|
    |in_V_id_V_0_sel_rd                   |   1|   0|    1|          0|
    |in_V_id_V_0_sel_wr                   |   1|   0|    1|          0|
    |in_V_id_V_0_state                    |   2|   0|    2|          0|
    |in_V_keep_V_0_payload_A              |   4|   0|    4|          0|
    |in_V_keep_V_0_payload_B              |   4|   0|    4|          0|
    |in_V_keep_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_keep_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_keep_V_0_state                  |   2|   0|    2|          0|
    |in_V_last_V_0_payload_A              |   1|   0|    1|          0|
    |in_V_last_V_0_payload_B              |   1|   0|    1|          0|
    |in_V_last_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_last_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_last_V_0_state                  |   2|   0|    2|          0|
    |in_V_strb_V_0_payload_A              |   4|   0|    4|          0|
    |in_V_strb_V_0_payload_B              |   4|   0|    4|          0|
    |in_V_strb_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_strb_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_strb_V_0_state                  |   2|   0|    2|          0|
    |in_V_user_V_0_payload_A              |   1|   0|    1|          0|
    |in_V_user_V_0_payload_B              |   1|   0|    1|          0|
    |in_V_user_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_user_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_user_V_0_state                  |   2|   0|    2|          0|
    |out_V_data_V_1_payload_A             |  32|   0|   32|          0|
    |out_V_data_V_1_payload_B             |  32|   0|   32|          0|
    |out_V_data_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_data_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_data_V_1_state                 |   2|   0|    2|          0|
    |out_V_dest_V_1_payload_A             |   1|   0|    1|          0|
    |out_V_dest_V_1_payload_B             |   1|   0|    1|          0|
    |out_V_dest_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_dest_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_dest_V_1_state                 |   2|   0|    2|          0|
    |out_V_id_V_1_payload_A               |   1|   0|    1|          0|
    |out_V_id_V_1_payload_B               |   1|   0|    1|          0|
    |out_V_id_V_1_sel_rd                  |   1|   0|    1|          0|
    |out_V_id_V_1_sel_wr                  |   1|   0|    1|          0|
    |out_V_id_V_1_state                   |   2|   0|    2|          0|
    |out_V_keep_V_1_payload_A             |   4|   0|    4|          0|
    |out_V_keep_V_1_payload_B             |   4|   0|    4|          0|
    |out_V_keep_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_keep_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_keep_V_1_state                 |   2|   0|    2|          0|
    |out_V_last_V_1_payload_A             |   1|   0|    1|          0|
    |out_V_last_V_1_payload_B             |   1|   0|    1|          0|
    |out_V_last_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_last_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_last_V_1_state                 |   2|   0|    2|          0|
    |out_V_strb_V_1_payload_A             |   4|   0|    4|          0|
    |out_V_strb_V_1_payload_B             |   4|   0|    4|          0|
    |out_V_strb_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_strb_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_strb_V_1_state                 |   2|   0|    2|          0|
    |out_V_user_V_1_payload_A             |   1|   0|    1|          0|
    |out_V_user_V_1_payload_B             |   1|   0|    1|          0|
    |out_V_user_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_user_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_user_V_1_state                 |   2|   0|    2|          0|
    |tmp_1_reg_136                        |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 240|   0|  240|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_done                   | out |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |   Block__proc   | return value |
|rw                        |  in |   32|   ap_none  |        rw       |    scalar    |
|in_r_TDATA                |  in |   32|    axis    |   in_V_data_V   |    pointer   |
|in_r_TVALID               |  in |    1|    axis    |   in_V_dest_V   |    pointer   |
|in_r_TREADY               | out |    1|    axis    |   in_V_dest_V   |    pointer   |
|in_r_TDEST                |  in |    1|    axis    |   in_V_dest_V   |    pointer   |
|in_r_TKEEP                |  in |    4|    axis    |   in_V_keep_V   |    pointer   |
|in_r_TSTRB                |  in |    4|    axis    |   in_V_strb_V   |    pointer   |
|in_r_TUSER                |  in |    1|    axis    |   in_V_user_V   |    pointer   |
|in_r_TLAST                |  in |    1|    axis    |   in_V_last_V   |    pointer   |
|in_r_TID                  |  in |    1|    axis    |    in_V_id_V    |    pointer   |
|out_r_TDATA               | out |   32|    axis    |   out_V_data_V  |    pointer   |
|out_r_TVALID              | out |    1|    axis    |   out_V_dest_V  |    pointer   |
|out_r_TREADY              |  in |    1|    axis    |   out_V_dest_V  |    pointer   |
|out_r_TDEST               | out |    1|    axis    |   out_V_dest_V  |    pointer   |
|out_r_TKEEP               | out |    4|    axis    |   out_V_keep_V  |    pointer   |
|out_r_TSTRB               | out |    4|    axis    |   out_V_strb_V  |    pointer   |
|out_r_TUSER               | out |    1|    axis    |   out_V_user_V  |    pointer   |
|out_r_TLAST               | out |    1|    axis    |   out_V_last_V  |    pointer   |
|out_r_TID                 | out |    1|    axis    |    out_V_id_V   |    pointer   |
|mask                      |  in |   32|   ap_none  |       mask      |    scalar    |
|test_init_arr_V_address0  | out |    3|  ap_memory | test_init_arr_V |     array    |
|test_init_arr_V_ce0       | out |    1|  ap_memory | test_init_arr_V |     array    |
|test_init_arr_V_q0        |  in |   32|  ap_memory | test_init_arr_V |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

