<stg><name>phy_txend_confirm</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="idle_waited_0" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="idle_waited_0" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="1"/>
<literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="1"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="1"/>
<literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="1"/>
<literal name="icmp_ln287" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="1"/>
<literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="1"/>
<literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="16" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="1">
<![CDATA[
:0  %idle_waited = call fastcc i1 @slot_boundary_timing(i3 2, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_waited"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="1">
<![CDATA[
:0  %idle_waited = call fastcc i1 @slot_boundary_timing(i3 2, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_waited"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0  %idle_waited_0 = phi i1 [ %idle_waited, %0 ], [ %idle_waited_1, %19 ]

]]></Node>
<StgValue><ssdm name="idle_waited_0"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %idle_waited_0, label %2, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idle_waited_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="10" op_4_bw="32">
<![CDATA[
:0  call fastcc void @backoff_vo(i3* %current_txop_holder)

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idle_waited_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="10" op_4_bw="32">
<![CDATA[
:0  call fastcc void @backoff_vo(i3* %current_txop_holder)

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:1  %current_txop_holder_s = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %current_txop_holder)

]]></Node>
<StgValue><ssdm name="current_txop_holder_s"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3">
<![CDATA[
:2  %available_spaces_vi_s = load i3* @available_spaces_vi, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_vi_s"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %available_spaces_vi_s, i32 2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %backoff_vi.exit, label %3

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10">
<![CDATA[
:0  %vi_backoff_counter_l = load i10* @vi_backoff_counter, align 2

]]></Node>
<StgValue><ssdm name="vi_backoff_counter_l"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln268 = icmp eq i10 %vi_backoff_counter_l, 0

]]></Node>
<StgValue><ssdm name="icmp_ln268"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln268, label %4, label %7

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %add_ln278 = add i10 %vi_backoff_counter_l, -1

]]></Node>
<StgValue><ssdm name="add_ln278"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="10">
<![CDATA[
:1  store i10 %add_ln278, i10* @vi_backoff_counter, align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %backoff_vi.exit

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln269 = icmp ult i3 %current_txop_holder_s, 3

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln269, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0">
<![CDATA[
:0  call fastcc void @start_backoff_vi(i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="call_ln274"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="39" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="1"/>
<literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0">
<![CDATA[
:0  call fastcc void @start_backoff_vi(i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="call_ln274"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="1"/>
<literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %backoff_vi.exit

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="1"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0">
<![CDATA[
:1  call fastcc void @start_backoff_vi(i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln268" val="1"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %backoff_vi.exit

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
backoff_vi.exit:0  %current_txop_holder_1 = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %current_txop_holder)

]]></Node>
<StgValue><ssdm name="current_txop_holder_1"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3">
<![CDATA[
backoff_vi.exit:1  %available_spaces_be_s = load i3* @available_spaces_be, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_be_s"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
backoff_vi.exit:2  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %available_spaces_be_s, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
backoff_vi.exit:3  br i1 %tmp_2, label %backoff_be.exit, label %8

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10">
<![CDATA[
:0  %be_backoff_counter_l = load i10* @be_backoff_counter, align 2

]]></Node>
<StgValue><ssdm name="be_backoff_counter_l"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln286 = icmp eq i10 %be_backoff_counter_l, 0

]]></Node>
<StgValue><ssdm name="icmp_ln286"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln286, label %9, label %12

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %add_ln296 = add i10 %be_backoff_counter_l, -1

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="10">
<![CDATA[
:1  store i10 %add_ln296, i10* @be_backoff_counter, align 2

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %backoff_be.exit

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %current_txop_holder_1, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln287 = icmp eq i2 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln287"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln287, label %10, label %11

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="0" op_4_bw="3">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i3P(i3* %current_txop_holder, i3 3)

]]></Node>
<StgValue><ssdm name="write_ln270"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0">
<![CDATA[
:1  call fastcc void @start_backoff_vi(i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:0  call fastcc void @start_backoff_be(i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="call_ln292"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="59" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="1"/>
<literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:0  call fastcc void @start_backoff_be(i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="call_ln292"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="1"/>
<literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %backoff_be.exit

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="1"/>
<literal name="icmp_ln287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:1  call fastcc void @start_backoff_be(i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="call_ln289"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln286" val="1"/>
<literal name="icmp_ln287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %backoff_be.exit

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
backoff_be.exit:0  %current_txop_holder_2 = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %current_txop_holder)

]]></Node>
<StgValue><ssdm name="current_txop_holder_2"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3">
<![CDATA[
backoff_be.exit:1  %available_spaces_bk_s = load i3* @available_spaces_bk, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_bk_s"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
backoff_be.exit:2  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %available_spaces_bk_s, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
backoff_be.exit:3  br i1 %tmp_4, label %backoff_bk.exit, label %13

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10">
<![CDATA[
:0  %bk_backoff_counter_l = load i10* @bk_backoff_counter, align 2

]]></Node>
<StgValue><ssdm name="bk_backoff_counter_l"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln304 = icmp eq i10 %bk_backoff_counter_l, 0

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln304, label %14, label %17

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %add_ln314 = add i10 %bk_backoff_counter_l, -1

]]></Node>
<StgValue><ssdm name="add_ln314"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="10">
<![CDATA[
:1  store i10 %add_ln314, i10* @bk_backoff_counter, align 2

]]></Node>
<StgValue><ssdm name="store_ln314"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %backoff_bk.exit

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln305 = icmp eq i3 %current_txop_holder_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln305"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln305, label %15, label %16

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i3P(i3* %current_txop_holder, i3 2)

]]></Node>
<StgValue><ssdm name="write_ln288"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:1  call fastcc void @start_backoff_be(i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="call_ln289"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="77" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="10" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:0  call fastcc void @start_backoff_bk(i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="call_ln310"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="78" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="1"/>
<literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="10" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:0  call fastcc void @start_backoff_bk(i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="call_ln310"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="1"/>
<literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %backoff_bk.exit

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="1"/>
<literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="10" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:1  call fastcc void @start_backoff_bk(i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="call_ln307"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln304" val="1"/>
<literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %backoff_bk.exit

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
backoff_bk.exit:0  %current_txop_holder_3 = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %current_txop_holder)

]]></Node>
<StgValue><ssdm name="current_txop_holder_3"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
backoff_bk.exit:1  %icmp_ln13 = icmp eq i3 %current_txop_holder_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
backoff_bk.exit:2  br i1 %icmp_ln13, label %19, label %18

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %idle_waited_1 = call fastcc i1 @slot_boundary_timing(i3 3, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_waited_1"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="2" op_5_bw="3" op_6_bw="2" op_7_bw="3" op_8_bw="2" op_9_bw="3" op_10_bw="2" op_11_bw="8" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="0" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="0">
<![CDATA[
:0  call fastcc void @start_tx(i3 zeroext %current_txop_holder_3, [100 x i8]* %frame_to_transfer)

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i3P(i3* %current_txop_holder, i3 1)

]]></Node>
<StgValue><ssdm name="write_ln306"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="10" op_3_bw="32" op_4_bw="10" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="10" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:1  call fastcc void @start_backoff_bk(i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="call_ln307"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="89" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %idle_waited_1 = call fastcc i1 @slot_boundary_timing(i3 3, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_waited_1"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="91" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idle_waited_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="2" op_5_bw="3" op_6_bw="2" op_7_bw="3" op_8_bw="2" op_9_bw="3" op_10_bw="2" op_11_bw="8" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="0" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="0">
<![CDATA[
:0  call fastcc void @start_tx(i3 zeroext %current_txop_holder_3, [100 x i8]* %frame_to_transfer)

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idle_waited_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i3P(i3* %current_txop_holder, i3 0)

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="idle_waited_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
