$comment
	File created using the following command:
		vcd file EightBitAdder.msim.vcd -direction
$end
$date
	Fri Oct 07 20:30:20 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module EightBitAdder_vlg_vec_tst $end
$var reg 8 ! A [0:7] $end
$var reg 8 " B [0:7] $end
$var reg 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % S [0] $end
$var wire 1 & S [1] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [3] $end
$var wire 1 ) S [4] $end
$var wire 1 * S [5] $end
$var wire 1 + S [6] $end
$var wire 1 , S [7] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 Cout~output_o $end
$var wire 1 4 S[0]~output_o $end
$var wire 1 5 S[1]~output_o $end
$var wire 1 6 S[2]~output_o $end
$var wire 1 7 S[3]~output_o $end
$var wire 1 8 S[4]~output_o $end
$var wire 1 9 S[5]~output_o $end
$var wire 1 : S[6]~output_o $end
$var wire 1 ; S[7]~output_o $end
$var wire 1 < A[0]~input_o $end
$var wire 1 = B[0]~input_o $end
$var wire 1 > A[1]~input_o $end
$var wire 1 ? B[1]~input_o $end
$var wire 1 @ A[2]~input_o $end
$var wire 1 A B[2]~input_o $end
$var wire 1 B A[3]~input_o $end
$var wire 1 C B[3]~input_o $end
$var wire 1 D A[4]~input_o $end
$var wire 1 E B[4]~input_o $end
$var wire 1 F A[5]~input_o $end
$var wire 1 G B[5]~input_o $end
$var wire 1 H A[6]~input_o $end
$var wire 1 I B[6]~input_o $end
$var wire 1 J Cin~input_o $end
$var wire 1 K A[7]~input_o $end
$var wire 1 L B[7]~input_o $end
$var wire 1 M inst1|inst3~combout $end
$var wire 1 N inst3|inst3~combout $end
$var wire 1 O inst5|inst3~combout $end
$var wire 1 P inst7|inst3~combout $end
$var wire 1 Q inst7|inst1|inst2~combout $end
$var wire 1 R inst6|inst|inst2~combout $end
$var wire 1 S inst6|inst1|inst2~combout $end
$var wire 1 T inst5|inst1|inst2~combout $end
$var wire 1 U inst4|inst|inst2~combout $end
$var wire 1 V inst4|inst1|inst2~combout $end
$var wire 1 W inst3|inst1|inst2~combout $end
$var wire 1 X inst2|inst1|inst2~combout $end
$var wire 1 Y inst1|inst1|inst2~combout $end
$var wire 1 Z inst|inst1|inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b1000000 "
0#
0$
0,
1+
0*
0)
0(
0'
1&
0%
0-
1.
x/
10
11
12
03
04
15
06
07
08
09
1:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
0F
0G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
1S
0T
0U
0V
0W
0X
1Y
0Z
$end
#1000000
