
PowerMeter.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000464e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000c0  00802000  0000464e  000046e2  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000435  008020c0  008020c0  000047a4  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  000047a2  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000870  00000000  00000000  000047d8  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00016db0  00000000  00000000  00005048  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00004053  00000000  00000000  0001bdf8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000fc95  00000000  00000000  0001fe4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00001ed0  00000000  00000000  0002fae0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00031a8b  00000000  00000000  000319b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007c08  00000000  00000000  0006343b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000858  00000000  00000000  0006b048  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00006318  00000000  00000000  0006b8a0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	04 c1       	rjmp	.+520    	; 0x20a <__ctors_end>
       2:	00 00       	nop
       4:	1f c1       	rjmp	.+574    	; 0x244 <__bad_interrupt>
       6:	00 00       	nop
       8:	1d c1       	rjmp	.+570    	; 0x244 <__bad_interrupt>
       a:	00 00       	nop
       c:	1b c1       	rjmp	.+566    	; 0x244 <__bad_interrupt>
       e:	00 00       	nop
      10:	19 c1       	rjmp	.+562    	; 0x244 <__bad_interrupt>
      12:	00 00       	nop
      14:	17 c1       	rjmp	.+558    	; 0x244 <__bad_interrupt>
      16:	00 00       	nop
      18:	a3 c1       	rjmp	.+838    	; 0x360 <__vector_6>
      1a:	00 00       	nop
      1c:	c5 c1       	rjmp	.+906    	; 0x3a8 <__vector_7>
      1e:	00 00       	nop
      20:	e7 c1       	rjmp	.+974    	; 0x3f0 <__vector_8>
      22:	00 00       	nop
      24:	09 c2       	rjmp	.+1042   	; 0x438 <__vector_9>
      26:	00 00       	nop
      28:	0d c1       	rjmp	.+538    	; 0x244 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0b c1       	rjmp	.+534    	; 0x244 <__bad_interrupt>
      2e:	00 00       	nop
      30:	09 c1       	rjmp	.+530    	; 0x244 <__bad_interrupt>
      32:	00 00       	nop
      34:	0c 94 9c 0e 	jmp	0x1d38	; 0x1d38 <__vector_13>
      38:	0c 94 61 09 	jmp	0x12c2	; 0x12c2 <__vector_14>
      3c:	0c 94 8a 09 	jmp	0x1314	; 0x1314 <__vector_15>
      40:	0c 94 b3 09 	jmp	0x1366	; 0x1366 <__vector_16>
      44:	0c 94 dc 09 	jmp	0x13b8	; 0x13b8 <__vector_17>
      48:	0c 94 05 0a 	jmp	0x140a	; 0x140a <__vector_18>
      4c:	0c 94 2e 0a 	jmp	0x145c	; 0x145c <__vector_19>
      50:	0c 94 57 0a 	jmp	0x14ae	; 0x14ae <__vector_20>
      54:	0c 94 80 0a 	jmp	0x1500	; 0x1500 <__vector_21>
      58:	0c 94 a9 0a 	jmp	0x1552	; 0x1552 <__vector_22>
      5c:	0c 94 d2 0a 	jmp	0x15a4	; 0x15a4 <__vector_23>
      60:	f1 c0       	rjmp	.+482    	; 0x244 <__bad_interrupt>
      62:	00 00       	nop
      64:	ef c0       	rjmp	.+478    	; 0x244 <__bad_interrupt>
      66:	00 00       	nop
      68:	ed c0       	rjmp	.+474    	; 0x244 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	eb c0       	rjmp	.+470    	; 0x244 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e9 c0       	rjmp	.+466    	; 0x244 <__bad_interrupt>
      72:	00 00       	nop
      74:	e7 c0       	rjmp	.+462    	; 0x244 <__bad_interrupt>
      76:	00 00       	nop
      78:	e5 c0       	rjmp	.+458    	; 0x244 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e3 c0       	rjmp	.+454    	; 0x244 <__bad_interrupt>
      7e:	00 00       	nop
      80:	e1 c0       	rjmp	.+450    	; 0x244 <__bad_interrupt>
      82:	00 00       	nop
      84:	df c0       	rjmp	.+446    	; 0x244 <__bad_interrupt>
      86:	00 00       	nop
      88:	dd c0       	rjmp	.+442    	; 0x244 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	db c0       	rjmp	.+438    	; 0x244 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d9 c0       	rjmp	.+434    	; 0x244 <__bad_interrupt>
      92:	00 00       	nop
      94:	d7 c0       	rjmp	.+430    	; 0x244 <__bad_interrupt>
      96:	00 00       	nop
      98:	d5 c0       	rjmp	.+426    	; 0x244 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d3 c0       	rjmp	.+422    	; 0x244 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	d1 c0       	rjmp	.+418    	; 0x244 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	cf c0       	rjmp	.+414    	; 0x244 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	cd c0       	rjmp	.+410    	; 0x244 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	cb c0       	rjmp	.+406    	; 0x244 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c9 c0       	rjmp	.+402    	; 0x244 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c7 c0       	rjmp	.+398    	; 0x244 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0c 94 bf 0e 	jmp	0x1d7e	; 0x1d7e <__vector_46>
      bc:	0c 94 95 0c 	jmp	0x192a	; 0x192a <__vector_47>
      c0:	0c 94 be 0c 	jmp	0x197c	; 0x197c <__vector_48>
      c4:	0c 94 e7 0c 	jmp	0x19ce	; 0x19ce <__vector_49>
      c8:	0c 94 10 0d 	jmp	0x1a20	; 0x1a20 <__vector_50>
      cc:	0c 94 39 0d 	jmp	0x1a72	; 0x1a72 <__vector_51>
      d0:	0c 94 62 0d 	jmp	0x1ac4	; 0x1ac4 <__vector_52>
      d4:	b7 c0       	rjmp	.+366    	; 0x244 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	b5 c0       	rjmp	.+362    	; 0x244 <__bad_interrupt>
      da:	00 00       	nop
      dc:	b3 c0       	rjmp	.+358    	; 0x244 <__bad_interrupt>
      de:	00 00       	nop
      e0:	b1 c0       	rjmp	.+354    	; 0x244 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	af c0       	rjmp	.+350    	; 0x244 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ad c0       	rjmp	.+346    	; 0x244 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ab c0       	rjmp	.+342    	; 0x244 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a9 c0       	rjmp	.+338    	; 0x244 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a7 c0       	rjmp	.+334    	; 0x244 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a5 c0       	rjmp	.+330    	; 0x244 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a3 c0       	rjmp	.+326    	; 0x244 <__bad_interrupt>
      fe:	00 00       	nop
     100:	a1 c0       	rjmp	.+322    	; 0x244 <__bad_interrupt>
     102:	00 00       	nop
     104:	9f c0       	rjmp	.+318    	; 0x244 <__bad_interrupt>
     106:	00 00       	nop
     108:	9d c0       	rjmp	.+314    	; 0x244 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	9b c0       	rjmp	.+310    	; 0x244 <__bad_interrupt>
     10e:	00 00       	nop
     110:	99 c0       	rjmp	.+306    	; 0x244 <__bad_interrupt>
     112:	00 00       	nop
     114:	97 c0       	rjmp	.+302    	; 0x244 <__bad_interrupt>
     116:	00 00       	nop
     118:	95 c0       	rjmp	.+298    	; 0x244 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	42 c7       	rjmp	.+3716   	; 0xfa2 <__vector_71>
     11e:	00 00       	nop
     120:	6e c7       	rjmp	.+3804   	; 0xffe <__vector_72>
     122:	00 00       	nop
     124:	9a c7       	rjmp	.+3892   	; 0x105a <__vector_73>
     126:	00 00       	nop
     128:	c6 c7       	rjmp	.+3980   	; 0x10b6 <__vector_74>
     12a:	00 00       	nop
     12c:	8b c0       	rjmp	.+278    	; 0x244 <__bad_interrupt>
     12e:	00 00       	nop
     130:	89 c0       	rjmp	.+274    	; 0x244 <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 fb 0a 	jmp	0x15f6	; 0x15f6 <__vector_77>
     138:	0c 94 24 0b 	jmp	0x1648	; 0x1648 <__vector_78>
     13c:	0c 94 4d 0b 	jmp	0x169a	; 0x169a <__vector_79>
     140:	0c 94 76 0b 	jmp	0x16ec	; 0x16ec <__vector_80>
     144:	0c 94 9f 0b 	jmp	0x173e	; 0x173e <__vector_81>
     148:	0c 94 c8 0b 	jmp	0x1790	; 0x1790 <__vector_82>
     14c:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__vector_83>
     150:	0c 94 1a 0c 	jmp	0x1834	; 0x1834 <__vector_84>
     154:	0c 94 43 0c 	jmp	0x1886	; 0x1886 <__vector_85>
     158:	0c 94 6c 0c 	jmp	0x18d8	; 0x18d8 <__vector_86>
     15c:	73 c0       	rjmp	.+230    	; 0x244 <__bad_interrupt>
     15e:	00 00       	nop
     160:	71 c0       	rjmp	.+226    	; 0x244 <__bad_interrupt>
     162:	00 00       	nop
     164:	6f c0       	rjmp	.+222    	; 0x244 <__bad_interrupt>
     166:	00 00       	nop
     168:	6d c0       	rjmp	.+218    	; 0x244 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6b c0       	rjmp	.+214    	; 0x244 <__bad_interrupt>
     16e:	00 00       	nop
     170:	69 c0       	rjmp	.+210    	; 0x244 <__bad_interrupt>
     172:	00 00       	nop
     174:	67 c0       	rjmp	.+206    	; 0x244 <__bad_interrupt>
     176:	00 00       	nop
     178:	65 c0       	rjmp	.+202    	; 0x244 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	63 c0       	rjmp	.+198    	; 0x244 <__bad_interrupt>
     17e:	00 00       	nop
     180:	61 c0       	rjmp	.+194    	; 0x244 <__bad_interrupt>
     182:	00 00       	nop
     184:	5f c0       	rjmp	.+190    	; 0x244 <__bad_interrupt>
     186:	00 00       	nop
     188:	5d c0       	rjmp	.+186    	; 0x244 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	5b c0       	rjmp	.+182    	; 0x244 <__bad_interrupt>
     18e:	00 00       	nop
     190:	59 c0       	rjmp	.+178    	; 0x244 <__bad_interrupt>
     192:	00 00       	nop
     194:	57 c0       	rjmp	.+174    	; 0x244 <__bad_interrupt>
     196:	00 00       	nop
     198:	55 c0       	rjmp	.+170    	; 0x244 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	53 c0       	rjmp	.+166    	; 0x244 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	51 c0       	rjmp	.+162    	; 0x244 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	4f c0       	rjmp	.+158    	; 0x244 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4d c0       	rjmp	.+154    	; 0x244 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	4b c0       	rjmp	.+150    	; 0x244 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	49 c0       	rjmp	.+146    	; 0x244 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	47 c0       	rjmp	.+142    	; 0x244 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	45 c0       	rjmp	.+138    	; 0x244 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	43 c0       	rjmp	.+134    	; 0x244 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	41 c0       	rjmp	.+130    	; 0x244 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	3f c0       	rjmp	.+126    	; 0x244 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	3d c0       	rjmp	.+122    	; 0x244 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	3b c0       	rjmp	.+118    	; 0x244 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	39 c0       	rjmp	.+114    	; 0x244 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	37 c0       	rjmp	.+110    	; 0x244 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	35 c0       	rjmp	.+106    	; 0x244 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	33 c0       	rjmp	.+102    	; 0x244 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	31 c0       	rjmp	.+98     	; 0x244 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	2f c0       	rjmp	.+94     	; 0x244 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2d c0       	rjmp	.+90     	; 0x244 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	2b c0       	rjmp	.+86     	; 0x244 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	29 c0       	rjmp	.+82     	; 0x244 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 bc 1f 	jmp	0x3f78	; 0x3f78 <__vector_125>
     1f8:	0c 94 78 20 	jmp	0x40f0	; 0x40f0 <__vector_126>
     1fc:	bf 1b       	sub	r27, r31
     1fe:	ad 1b       	sub	r26, r29
     200:	b0 1b       	sub	r27, r16
     202:	b3 1b       	sub	r27, r19
     204:	b6 1b       	sub	r27, r22
     206:	b9 1b       	sub	r27, r25
     208:	bc 1b       	sub	r27, r28

0000020a <__ctors_end>:
     20a:	11 24       	eor	r1, r1
     20c:	1f be       	out	0x3f, r1	; 63
     20e:	cf ef       	ldi	r28, 0xFF	; 255
     210:	cd bf       	out	0x3d, r28	; 61
     212:	df e2       	ldi	r29, 0x2F	; 47
     214:	de bf       	out	0x3e, r29	; 62

00000216 <__do_copy_data>:
     216:	10 e2       	ldi	r17, 0x20	; 32
     218:	a0 e0       	ldi	r26, 0x00	; 0
     21a:	b0 e2       	ldi	r27, 0x20	; 32
     21c:	ee e4       	ldi	r30, 0x4E	; 78
     21e:	f6 e4       	ldi	r31, 0x46	; 70
     220:	02 c0       	rjmp	.+4      	; 0x226 <__do_copy_data+0x10>
     222:	05 90       	lpm	r0, Z+
     224:	0d 92       	st	X+, r0
     226:	a0 3c       	cpi	r26, 0xC0	; 192
     228:	b1 07       	cpc	r27, r17
     22a:	d9 f7       	brne	.-10     	; 0x222 <__do_copy_data+0xc>

0000022c <__do_clear_bss>:
     22c:	24 e2       	ldi	r18, 0x24	; 36
     22e:	a0 ec       	ldi	r26, 0xC0	; 192
     230:	b0 e2       	ldi	r27, 0x20	; 32
     232:	01 c0       	rjmp	.+2      	; 0x236 <.do_clear_bss_start>

00000234 <.do_clear_bss_loop>:
     234:	1d 92       	st	X+, r1

00000236 <.do_clear_bss_start>:
     236:	a5 3f       	cpi	r26, 0xF5	; 245
     238:	b2 07       	cpc	r27, r18
     23a:	e1 f7       	brne	.-8      	; 0x234 <.do_clear_bss_loop>
     23c:	0e 94 89 21 	call	0x4312	; 0x4312 <main>
     240:	0c 94 25 23 	jmp	0x464a	; 0x464a <_exit>

00000244 <__bad_interrupt>:
     244:	dd ce       	rjmp	.-582    	; 0x0 <__vectors>

00000246 <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
     246:	cf 93       	push	r28
     248:	df 93       	push	r29
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
     24a:	28 2f       	mov	r18, r24
     24c:	30 e0       	ldi	r19, 0x00	; 0
     24e:	f9 01       	movw	r30, r18
     250:	71 96       	adiw	r30, 0x11	; 17
     252:	e2 95       	swap	r30
     254:	f2 95       	swap	r31
     256:	f0 7f       	andi	r31, 0xF0	; 240
     258:	fe 27       	eor	r31, r30
     25a:	e0 7f       	andi	r30, 0xF0	; 240
     25c:	fe 27       	eor	r31, r30
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
	uint8_t busy_pending    = DMA.STATUS;
     25e:	a0 e0       	ldi	r26, 0x00	; 0
     260:	b1 e0       	ldi	r27, 0x01	; 1
     262:	14 96       	adiw	r26, 0x04	; 4
     264:	9c 91       	ld	r25, X
     266:	14 97       	sbiw	r26, 0x04	; 4
	uint8_t error_completed = DMA.INTFLAGS;
     268:	13 96       	adiw	r26, 0x03	; 3
     26a:	ac 91       	ld	r26, X

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
     26c:	a9 01       	movw	r20, r18
     26e:	4c 5f       	subi	r20, 0xFC	; 252
     270:	5f 4f       	sbci	r21, 0xFF	; 255
     272:	61 e0       	ldi	r22, 0x01	; 1
     274:	70 e0       	ldi	r23, 0x00	; 0
     276:	eb 01       	movw	r28, r22
     278:	04 2e       	mov	r0, r20
     27a:	02 c0       	rjmp	.+4      	; 0x280 <dma_interrupt+0x3a>
     27c:	cc 0f       	add	r28, r28
     27e:	dd 1f       	adc	r29, r29
     280:	0a 94       	dec	r0
     282:	e2 f7       	brpl	.-8      	; 0x27c <dma_interrupt+0x36>
     284:	08 2e       	mov	r0, r24
     286:	02 c0       	rjmp	.+4      	; 0x28c <dma_interrupt+0x46>
     288:	66 0f       	add	r22, r22
     28a:	77 1f       	adc	r23, r23
     28c:	0a 94       	dec	r0
     28e:	e2 f7       	brpl	.-8      	; 0x288 <dma_interrupt+0x42>
     290:	6c 2b       	or	r22, r28
     292:	a6 23       	and	r26, r22
	if (error_completed & (1 << (num + 4))) {
     294:	b0 e0       	ldi	r27, 0x00	; 0
     296:	ed 01       	movw	r28, r26
     298:	04 2e       	mov	r0, r20
     29a:	02 c0       	rjmp	.+4      	; 0x2a0 <dma_interrupt+0x5a>
     29c:	d5 95       	asr	r29
     29e:	c7 95       	ror	r28
     2a0:	0a 94       	dec	r0
     2a2:	e2 f7       	brpl	.-8      	; 0x29c <dma_interrupt+0x56>
     2a4:	c0 fd       	sbrc	r28, 0
     2a6:	1b c0       	rjmp	.+54     	; 0x2de <dma_interrupt+0x98>
		return DMA_CH_TRANSFER_ERROR;
	} else if (error_completed & (1 << num)) {
     2a8:	08 2e       	mov	r0, r24
     2aa:	02 c0       	rjmp	.+4      	; 0x2b0 <dma_interrupt+0x6a>
     2ac:	b5 95       	asr	r27
     2ae:	a7 95       	ror	r26
     2b0:	0a 94       	dec	r0
     2b2:	e2 f7       	brpl	.-8      	; 0x2ac <dma_interrupt+0x66>
     2b4:	a0 fd       	sbrc	r26, 0
     2b6:	15 c0       	rjmp	.+42     	; 0x2e2 <dma_interrupt+0x9c>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
     2b8:	69 23       	and	r22, r25
	if (busy_pending & (1 << (num + 4))) {
     2ba:	70 e0       	ldi	r23, 0x00	; 0
     2bc:	db 01       	movw	r26, r22
     2be:	02 c0       	rjmp	.+4      	; 0x2c4 <dma_interrupt+0x7e>
     2c0:	b5 95       	asr	r27
     2c2:	a7 95       	ror	r26
     2c4:	4a 95       	dec	r20
     2c6:	e2 f7       	brpl	.-8      	; 0x2c0 <dma_interrupt+0x7a>
     2c8:	a0 fd       	sbrc	r26, 0
     2ca:	0d c0       	rjmp	.+26     	; 0x2e6 <dma_interrupt+0xa0>
		return DMA_CH_BUSY;
	} else if (busy_pending & (1 << num)) {
     2cc:	ab 01       	movw	r20, r22
     2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <dma_interrupt+0x8e>
     2d0:	55 95       	asr	r21
     2d2:	47 95       	ror	r20
     2d4:	8a 95       	dec	r24
     2d6:	e2 f7       	brpl	.-8      	; 0x2d0 <dma_interrupt+0x8a>
     2d8:	ca 01       	movw	r24, r20
     2da:	81 70       	andi	r24, 0x01	; 1
     2dc:	05 c0       	rjmp	.+10     	; 0x2e8 <dma_interrupt+0xa2>
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
	if (error_completed & (1 << (num + 4))) {
		return DMA_CH_TRANSFER_ERROR;
     2de:	84 e0       	ldi	r24, 0x04	; 4
     2e0:	03 c0       	rjmp	.+6      	; 0x2e8 <dma_interrupt+0xa2>
	} else if (error_completed & (1 << num)) {
		return DMA_CH_TRANSFER_COMPLETED;
     2e2:	83 e0       	ldi	r24, 0x03	; 3
     2e4:	01 c0       	rjmp	.+2      	; 0x2e8 <dma_interrupt+0xa2>
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
	if (busy_pending & (1 << (num + 4))) {
		return DMA_CH_BUSY;
     2e6:	82 e0       	ldi	r24, 0x02	; 2
	status  = dma_get_channel_status(num);

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
     2e8:	91 81       	ldd	r25, Z+1	; 0x01
     2ea:	90 63       	ori	r25, 0x30	; 48
     2ec:	91 83       	std	Z+1, r25	; 0x01

	if (dma_data[num].callback) {
     2ee:	f9 01       	movw	r30, r18
     2f0:	ee 0f       	add	r30, r30
     2f2:	ff 1f       	adc	r31, r31
     2f4:	e5 56       	subi	r30, 0x65	; 101
     2f6:	fd 4d       	sbci	r31, 0xDD	; 221
     2f8:	01 90       	ld	r0, Z+
     2fa:	f0 81       	ld	r31, Z
     2fc:	e0 2d       	mov	r30, r0
     2fe:	30 97       	sbiw	r30, 0x00	; 0
     300:	09 f0       	breq	.+2      	; 0x304 <dma_interrupt+0xbe>
		dma_data[num].callback(status);
     302:	09 95       	icall
	}
}
     304:	df 91       	pop	r29
     306:	cf 91       	pop	r28
     308:	08 95       	ret

0000030a <dma_enable>:
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     30a:	61 e0       	ldi	r22, 0x01	; 1
     30c:	80 e0       	ldi	r24, 0x00	; 0
     30e:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     312:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     314:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     316:	ea e9       	ldi	r30, 0x9A	; 154
     318:	f4 e2       	ldi	r31, 0x24	; 36
     31a:	90 81       	ld	r25, Z
     31c:	9f 5f       	subi	r25, 0xFF	; 255
     31e:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     320:	8f bf       	out	0x3f, r24	; 63
	sleepmgr_lock_mode(SLEEPMGR_IDLE);

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
     322:	e0 e0       	ldi	r30, 0x00	; 0
     324:	f1 e0       	ldi	r31, 0x01	; 1
     326:	80 e4       	ldi	r24, 0x40	; 64
     328:	80 83       	st	Z, r24
	DMA.CTRL = DMA_ENABLE_bm;
     32a:	80 e8       	ldi	r24, 0x80	; 128
     32c:	80 83       	st	Z, r24
     32e:	08 95       	ret

00000330 <dma_disable>:
/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
	DMA.CTRL = 0;
     330:	10 92 00 01 	sts	0x0100, r1
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     334:	61 e0       	ldi	r22, 0x01	; 1
     336:	80 e0       	ldi	r24, 0x00	; 0
     338:	0e 94 56 14 	call	0x28ac	; 0x28ac <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     33c:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     33e:	f8 94       	cli
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
     340:	ea e9       	ldi	r30, 0x9A	; 154
     342:	f4 e2       	ldi	r31, 0x24	; 36
     344:	90 81       	ld	r25, Z
     346:	91 50       	subi	r25, 0x01	; 1
     348:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     34a:	8f bf       	out	0x3f, r24	; 63
     34c:	08 95       	ret

0000034e <dma_set_callback>:
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
	dma_data[num].callback = callback;
     34e:	e8 2f       	mov	r30, r24
     350:	f0 e0       	ldi	r31, 0x00	; 0
     352:	ee 0f       	add	r30, r30
     354:	ff 1f       	adc	r31, r31
     356:	e5 56       	subi	r30, 0x65	; 101
     358:	fd 4d       	sbci	r31, 0xDD	; 221
     35a:	60 83       	st	Z, r22
     35c:	71 83       	std	Z+1, r23	; 0x01
     35e:	08 95       	ret

00000360 <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
     360:	1f 92       	push	r1
     362:	0f 92       	push	r0
     364:	0f b6       	in	r0, 0x3f	; 63
     366:	0f 92       	push	r0
     368:	11 24       	eor	r1, r1
     36a:	2f 93       	push	r18
     36c:	3f 93       	push	r19
     36e:	4f 93       	push	r20
     370:	5f 93       	push	r21
     372:	6f 93       	push	r22
     374:	7f 93       	push	r23
     376:	8f 93       	push	r24
     378:	9f 93       	push	r25
     37a:	af 93       	push	r26
     37c:	bf 93       	push	r27
     37e:	ef 93       	push	r30
     380:	ff 93       	push	r31
	dma_interrupt(0);
     382:	80 e0       	ldi	r24, 0x00	; 0
     384:	60 df       	rcall	.-320    	; 0x246 <dma_interrupt>
}
     386:	ff 91       	pop	r31
     388:	ef 91       	pop	r30
     38a:	bf 91       	pop	r27
     38c:	af 91       	pop	r26
     38e:	9f 91       	pop	r25
     390:	8f 91       	pop	r24
     392:	7f 91       	pop	r23
     394:	6f 91       	pop	r22
     396:	5f 91       	pop	r21
     398:	4f 91       	pop	r20
     39a:	3f 91       	pop	r19
     39c:	2f 91       	pop	r18
     39e:	0f 90       	pop	r0
     3a0:	0f be       	out	0x3f, r0	; 63
     3a2:	0f 90       	pop	r0
     3a4:	1f 90       	pop	r1
     3a6:	18 95       	reti

000003a8 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
     3a8:	1f 92       	push	r1
     3aa:	0f 92       	push	r0
     3ac:	0f b6       	in	r0, 0x3f	; 63
     3ae:	0f 92       	push	r0
     3b0:	11 24       	eor	r1, r1
     3b2:	2f 93       	push	r18
     3b4:	3f 93       	push	r19
     3b6:	4f 93       	push	r20
     3b8:	5f 93       	push	r21
     3ba:	6f 93       	push	r22
     3bc:	7f 93       	push	r23
     3be:	8f 93       	push	r24
     3c0:	9f 93       	push	r25
     3c2:	af 93       	push	r26
     3c4:	bf 93       	push	r27
     3c6:	ef 93       	push	r30
     3c8:	ff 93       	push	r31
	dma_interrupt(1);
     3ca:	81 e0       	ldi	r24, 0x01	; 1
     3cc:	3c df       	rcall	.-392    	; 0x246 <dma_interrupt>
}
     3ce:	ff 91       	pop	r31
     3d0:	ef 91       	pop	r30
     3d2:	bf 91       	pop	r27
     3d4:	af 91       	pop	r26
     3d6:	9f 91       	pop	r25
     3d8:	8f 91       	pop	r24
     3da:	7f 91       	pop	r23
     3dc:	6f 91       	pop	r22
     3de:	5f 91       	pop	r21
     3e0:	4f 91       	pop	r20
     3e2:	3f 91       	pop	r19
     3e4:	2f 91       	pop	r18
     3e6:	0f 90       	pop	r0
     3e8:	0f be       	out	0x3f, r0	; 63
     3ea:	0f 90       	pop	r0
     3ec:	1f 90       	pop	r1
     3ee:	18 95       	reti

000003f0 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
     3f0:	1f 92       	push	r1
     3f2:	0f 92       	push	r0
     3f4:	0f b6       	in	r0, 0x3f	; 63
     3f6:	0f 92       	push	r0
     3f8:	11 24       	eor	r1, r1
     3fa:	2f 93       	push	r18
     3fc:	3f 93       	push	r19
     3fe:	4f 93       	push	r20
     400:	5f 93       	push	r21
     402:	6f 93       	push	r22
     404:	7f 93       	push	r23
     406:	8f 93       	push	r24
     408:	9f 93       	push	r25
     40a:	af 93       	push	r26
     40c:	bf 93       	push	r27
     40e:	ef 93       	push	r30
     410:	ff 93       	push	r31
	dma_interrupt(2);
     412:	82 e0       	ldi	r24, 0x02	; 2
     414:	18 df       	rcall	.-464    	; 0x246 <dma_interrupt>
}
     416:	ff 91       	pop	r31
     418:	ef 91       	pop	r30
     41a:	bf 91       	pop	r27
     41c:	af 91       	pop	r26
     41e:	9f 91       	pop	r25
     420:	8f 91       	pop	r24
     422:	7f 91       	pop	r23
     424:	6f 91       	pop	r22
     426:	5f 91       	pop	r21
     428:	4f 91       	pop	r20
     42a:	3f 91       	pop	r19
     42c:	2f 91       	pop	r18
     42e:	0f 90       	pop	r0
     430:	0f be       	out	0x3f, r0	; 63
     432:	0f 90       	pop	r0
     434:	1f 90       	pop	r1
     436:	18 95       	reti

00000438 <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
     438:	1f 92       	push	r1
     43a:	0f 92       	push	r0
     43c:	0f b6       	in	r0, 0x3f	; 63
     43e:	0f 92       	push	r0
     440:	11 24       	eor	r1, r1
     442:	2f 93       	push	r18
     444:	3f 93       	push	r19
     446:	4f 93       	push	r20
     448:	5f 93       	push	r21
     44a:	6f 93       	push	r22
     44c:	7f 93       	push	r23
     44e:	8f 93       	push	r24
     450:	9f 93       	push	r25
     452:	af 93       	push	r26
     454:	bf 93       	push	r27
     456:	ef 93       	push	r30
     458:	ff 93       	push	r31
	dma_interrupt(3);
     45a:	83 e0       	ldi	r24, 0x03	; 3
     45c:	f4 de       	rcall	.-536    	; 0x246 <dma_interrupt>
}
     45e:	ff 91       	pop	r31
     460:	ef 91       	pop	r30
     462:	bf 91       	pop	r27
     464:	af 91       	pop	r26
     466:	9f 91       	pop	r25
     468:	8f 91       	pop	r24
     46a:	7f 91       	pop	r23
     46c:	6f 91       	pop	r22
     46e:	5f 91       	pop	r21
     470:	4f 91       	pop	r20
     472:	3f 91       	pop	r19
     474:	2f 91       	pop	r18
     476:	0f 90       	pop	r0
     478:	0f be       	out	0x3f, r0	; 63
     47a:	0f 90       	pop	r0
     47c:	1f 90       	pop	r1
     47e:	18 95       	reti

00000480 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
     480:	db 01       	movw	r26, r22
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
     482:	e8 2f       	mov	r30, r24
     484:	f0 e0       	ldi	r31, 0x00	; 0
     486:	71 96       	adiw	r30, 0x11	; 17
     488:	e2 95       	swap	r30
     48a:	f2 95       	swap	r31
     48c:	f0 7f       	andi	r31, 0xF0	; 240
     48e:	fe 27       	eor	r31, r30
     490:	e0 7f       	andi	r30, 0xF0	; 240
     492:	fe 27       	eor	r31, r30

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     494:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     496:	f8 94       	cli
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
     498:	19 96       	adiw	r26, 0x09	; 9
     49a:	8c 91       	ld	r24, X
     49c:	19 97       	sbiw	r26, 0x09	; 9
     49e:	84 87       	std	Z+12, r24	; 0x0c
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
     4a0:	1a 96       	adiw	r26, 0x0a	; 10
     4a2:	8c 91       	ld	r24, X
     4a4:	1a 97       	sbiw	r26, 0x0a	; 10
     4a6:	85 87       	std	Z+13, r24	; 0x0d
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
     4a8:	16 86       	std	Z+14, r1	; 0x0e
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
     4aa:	17 96       	adiw	r26, 0x07	; 7
     4ac:	8c 91       	ld	r24, X
     4ae:	17 97       	sbiw	r26, 0x07	; 7
     4b0:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
     4b2:	18 96       	adiw	r26, 0x08	; 8
     4b4:	8c 91       	ld	r24, X
     4b6:	18 97       	sbiw	r26, 0x08	; 8
     4b8:	81 87       	std	Z+9, r24	; 0x09
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
     4ba:	12 86       	std	Z+10, r1	; 0x0a
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
     4bc:	12 96       	adiw	r26, 0x02	; 2
     4be:	8c 91       	ld	r24, X
     4c0:	12 97       	sbiw	r26, 0x02	; 2
     4c2:	82 83       	std	Z+2, r24	; 0x02
	channel->TRIGSRC = config->trigsrc;
     4c4:	13 96       	adiw	r26, 0x03	; 3
     4c6:	8c 91       	ld	r24, X
     4c8:	13 97       	sbiw	r26, 0x03	; 3
     4ca:	83 83       	std	Z+3, r24	; 0x03
	channel->TRFCNT = config->trfcnt;
     4cc:	14 96       	adiw	r26, 0x04	; 4
     4ce:	8d 91       	ld	r24, X+
     4d0:	9c 91       	ld	r25, X
     4d2:	15 97       	sbiw	r26, 0x05	; 5
     4d4:	84 83       	std	Z+4, r24	; 0x04
     4d6:	95 83       	std	Z+5, r25	; 0x05
	channel->REPCNT = config->repcnt;
     4d8:	16 96       	adiw	r26, 0x06	; 6
     4da:	8c 91       	ld	r24, X
     4dc:	16 97       	sbiw	r26, 0x06	; 6
     4de:	86 83       	std	Z+6, r24	; 0x06

	channel->CTRLB = config->ctrlb;
     4e0:	11 96       	adiw	r26, 0x01	; 1
     4e2:	8c 91       	ld	r24, X
     4e4:	11 97       	sbiw	r26, 0x01	; 1
     4e6:	81 83       	std	Z+1, r24	; 0x01

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
     4e8:	8c 91       	ld	r24, X
     4ea:	8f 77       	andi	r24, 0x7F	; 127
     4ec:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     4ee:	2f bf       	out	0x3f, r18	; 63
     4f0:	08 95       	ret

000004f2 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     4f2:	4f 92       	push	r4
     4f4:	5f 92       	push	r5
     4f6:	6f 92       	push	r6
     4f8:	7f 92       	push	r7
     4fa:	8f 92       	push	r8
     4fc:	9f 92       	push	r9
     4fe:	af 92       	push	r10
     500:	bf 92       	push	r11
     502:	cf 92       	push	r12
     504:	df 92       	push	r13
     506:	ef 92       	push	r14
     508:	ff 92       	push	r15
     50a:	0f 93       	push	r16
     50c:	1f 93       	push	r17
     50e:	cf 93       	push	r28
     510:	df 93       	push	r29
     512:	ec 01       	movw	r28, r24
     514:	4a 01       	movw	r8, r20
     516:	5b 01       	movw	r10, r22
     518:	28 01       	movw	r4, r16
     51a:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     51c:	d9 01       	movw	r26, r18
     51e:	c8 01       	movw	r24, r16
     520:	68 94       	set
     522:	12 f8       	bld	r1, 2
     524:	b6 95       	lsr	r27
     526:	a7 95       	ror	r26
     528:	97 95       	ror	r25
     52a:	87 95       	ror	r24
     52c:	16 94       	lsr	r1
     52e:	d1 f7       	brne	.-12     	; 0x524 <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     530:	b9 01       	movw	r22, r18
     532:	a8 01       	movw	r20, r16
     534:	03 2e       	mov	r0, r19
     536:	36 e1       	ldi	r19, 0x16	; 22
     538:	76 95       	lsr	r23
     53a:	67 95       	ror	r22
     53c:	57 95       	ror	r21
     53e:	47 95       	ror	r20
     540:	3a 95       	dec	r19
     542:	d1 f7       	brne	.-12     	; 0x538 <usart_set_baudrate+0x46>
     544:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     546:	2c 81       	ldd	r18, Y+4	; 0x04
     548:	22 fd       	sbrc	r18, 2
     54a:	08 c0       	rjmp	.+16     	; 0x55c <usart_set_baudrate+0x6a>
		max_rate /= 2;
     54c:	b6 95       	lsr	r27
     54e:	a7 95       	ror	r26
     550:	97 95       	ror	r25
     552:	87 95       	ror	r24
		min_rate /= 2;
     554:	76 95       	lsr	r23
     556:	67 95       	ror	r22
     558:	57 95       	ror	r21
     55a:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     55c:	88 15       	cp	r24, r8
     55e:	99 05       	cpc	r25, r9
     560:	aa 05       	cpc	r26, r10
     562:	bb 05       	cpc	r27, r11
     564:	08 f4       	brcc	.+2      	; 0x568 <usart_set_baudrate+0x76>
     566:	a6 c0       	rjmp	.+332    	; 0x6b4 <usart_set_baudrate+0x1c2>
     568:	84 16       	cp	r8, r20
     56a:	95 06       	cpc	r9, r21
     56c:	a6 06       	cpc	r10, r22
     56e:	b7 06       	cpc	r11, r23
     570:	08 f4       	brcc	.+2      	; 0x574 <usart_set_baudrate+0x82>
     572:	a2 c0       	rjmp	.+324    	; 0x6b8 <usart_set_baudrate+0x1c6>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     574:	8c 81       	ldd	r24, Y+4	; 0x04
     576:	82 fd       	sbrc	r24, 2
     578:	04 c0       	rjmp	.+8      	; 0x582 <usart_set_baudrate+0x90>
		baud *= 2;
     57a:	88 0c       	add	r8, r8
     57c:	99 1c       	adc	r9, r9
     57e:	aa 1c       	adc	r10, r10
     580:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     582:	c3 01       	movw	r24, r6
     584:	b2 01       	movw	r22, r4
     586:	a5 01       	movw	r20, r10
     588:	94 01       	movw	r18, r8
     58a:	0e 94 f4 22 	call	0x45e8	; 0x45e8 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     58e:	2f 3f       	cpi	r18, 0xFF	; 255
     590:	31 05       	cpc	r19, r1
     592:	41 05       	cpc	r20, r1
     594:	51 05       	cpc	r21, r1
     596:	08 f4       	brcc	.+2      	; 0x59a <usart_set_baudrate+0xa8>
     598:	91 c0       	rjmp	.+290    	; 0x6bc <usart_set_baudrate+0x1ca>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
     59a:	c1 2c       	mov	r12, r1
     59c:	d1 2c       	mov	r13, r1
     59e:	76 01       	movw	r14, r12
     5a0:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     5a2:	19 ef       	ldi	r17, 0xF9	; 249
     5a4:	05 c0       	rjmp	.+10     	; 0x5b0 <usart_set_baudrate+0xbe>
		if (ratio < limit) {
     5a6:	2c 15       	cp	r18, r12
     5a8:	3d 05       	cpc	r19, r13
     5aa:	4e 05       	cpc	r20, r14
     5ac:	5f 05       	cpc	r21, r15
     5ae:	68 f0       	brcs	.+26     	; 0x5ca <usart_set_baudrate+0xd8>
			break;
		}

		limit <<= 1;
     5b0:	cc 0c       	add	r12, r12
     5b2:	dd 1c       	adc	r13, r13
     5b4:	ee 1c       	adc	r14, r14
     5b6:	ff 1c       	adc	r15, r15

		if (exp < -3) {
     5b8:	1d 3f       	cpi	r17, 0xFD	; 253
     5ba:	14 f4       	brge	.+4      	; 0x5c0 <usart_set_baudrate+0xce>
			limit |= 1;
     5bc:	68 94       	set
     5be:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     5c0:	1f 5f       	subi	r17, 0xFF	; 255
     5c2:	17 30       	cpi	r17, 0x07	; 7
     5c4:	81 f7       	brne	.-32     	; 0x5a6 <usart_set_baudrate+0xb4>
     5c6:	21 2f       	mov	r18, r17
     5c8:	50 c0       	rjmp	.+160    	; 0x66a <usart_set_baudrate+0x178>
     5ca:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     5cc:	11 23       	and	r17, r17
     5ce:	0c f0       	brlt	.+2      	; 0x5d2 <usart_set_baudrate+0xe0>
     5d0:	4c c0       	rjmp	.+152    	; 0x66a <usart_set_baudrate+0x178>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     5d2:	d5 01       	movw	r26, r10
     5d4:	c4 01       	movw	r24, r8
     5d6:	88 0f       	add	r24, r24
     5d8:	99 1f       	adc	r25, r25
     5da:	aa 1f       	adc	r26, r26
     5dc:	bb 1f       	adc	r27, r27
     5de:	88 0f       	add	r24, r24
     5e0:	99 1f       	adc	r25, r25
     5e2:	aa 1f       	adc	r26, r26
     5e4:	bb 1f       	adc	r27, r27
     5e6:	88 0f       	add	r24, r24
     5e8:	99 1f       	adc	r25, r25
     5ea:	aa 1f       	adc	r26, r26
     5ec:	bb 1f       	adc	r27, r27
     5ee:	48 1a       	sub	r4, r24
     5f0:	59 0a       	sbc	r5, r25
     5f2:	6a 0a       	sbc	r6, r26
     5f4:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     5f6:	1e 3f       	cpi	r17, 0xFE	; 254
     5f8:	f4 f4       	brge	.+60     	; 0x636 <usart_set_baudrate+0x144>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     5fa:	6d ef       	ldi	r22, 0xFD	; 253
     5fc:	7f ef       	ldi	r23, 0xFF	; 255
     5fe:	61 1b       	sub	r22, r17
     600:	71 09       	sbc	r23, r1
     602:	17 fd       	sbrc	r17, 7
     604:	73 95       	inc	r23
     606:	04 c0       	rjmp	.+8      	; 0x610 <usart_set_baudrate+0x11e>
     608:	44 0c       	add	r4, r4
     60a:	55 1c       	adc	r5, r5
     60c:	66 1c       	adc	r6, r6
     60e:	77 1c       	adc	r7, r7
     610:	6a 95       	dec	r22
     612:	d2 f7       	brpl	.-12     	; 0x608 <usart_set_baudrate+0x116>
     614:	d5 01       	movw	r26, r10
     616:	c4 01       	movw	r24, r8
     618:	b6 95       	lsr	r27
     61a:	a7 95       	ror	r26
     61c:	97 95       	ror	r25
     61e:	87 95       	ror	r24
     620:	bc 01       	movw	r22, r24
     622:	cd 01       	movw	r24, r26
     624:	64 0d       	add	r22, r4
     626:	75 1d       	adc	r23, r5
     628:	86 1d       	adc	r24, r6
     62a:	97 1d       	adc	r25, r7
     62c:	a5 01       	movw	r20, r10
     62e:	94 01       	movw	r18, r8
     630:	0e 94 f4 22 	call	0x45e8	; 0x45e8 <__udivmodsi4>
     634:	36 c0       	rjmp	.+108    	; 0x6a2 <usart_set_baudrate+0x1b0>
		} else {
			baud <<= exp + 3;
     636:	23 e0       	ldi	r18, 0x03	; 3
     638:	21 0f       	add	r18, r17
     63a:	d5 01       	movw	r26, r10
     63c:	c4 01       	movw	r24, r8
     63e:	04 c0       	rjmp	.+8      	; 0x648 <usart_set_baudrate+0x156>
     640:	88 0f       	add	r24, r24
     642:	99 1f       	adc	r25, r25
     644:	aa 1f       	adc	r26, r26
     646:	bb 1f       	adc	r27, r27
     648:	2a 95       	dec	r18
     64a:	d2 f7       	brpl	.-12     	; 0x640 <usart_set_baudrate+0x14e>
     64c:	9c 01       	movw	r18, r24
     64e:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
     650:	b6 95       	lsr	r27
     652:	a7 95       	ror	r26
     654:	97 95       	ror	r25
     656:	87 95       	ror	r24
     658:	bc 01       	movw	r22, r24
     65a:	cd 01       	movw	r24, r26
     65c:	64 0d       	add	r22, r4
     65e:	75 1d       	adc	r23, r5
     660:	86 1d       	adc	r24, r6
     662:	97 1d       	adc	r25, r7
     664:	0e 94 f4 22 	call	0x45e8	; 0x45e8 <__udivmodsi4>
     668:	1c c0       	rjmp	.+56     	; 0x6a2 <usart_set_baudrate+0x1b0>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     66a:	2d 5f       	subi	r18, 0xFD	; 253
     66c:	d5 01       	movw	r26, r10
     66e:	c4 01       	movw	r24, r8
     670:	04 c0       	rjmp	.+8      	; 0x67a <usart_set_baudrate+0x188>
     672:	88 0f       	add	r24, r24
     674:	99 1f       	adc	r25, r25
     676:	aa 1f       	adc	r26, r26
     678:	bb 1f       	adc	r27, r27
     67a:	2a 95       	dec	r18
     67c:	d2 f7       	brpl	.-12     	; 0x672 <usart_set_baudrate+0x180>
     67e:	9c 01       	movw	r18, r24
     680:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
     682:	b6 95       	lsr	r27
     684:	a7 95       	ror	r26
     686:	97 95       	ror	r25
     688:	87 95       	ror	r24
     68a:	bc 01       	movw	r22, r24
     68c:	cd 01       	movw	r24, r26
     68e:	64 0d       	add	r22, r4
     690:	75 1d       	adc	r23, r5
     692:	86 1d       	adc	r24, r6
     694:	97 1d       	adc	r25, r7
     696:	0e 94 f4 22 	call	0x45e8	; 0x45e8 <__udivmodsi4>
     69a:	21 50       	subi	r18, 0x01	; 1
     69c:	31 09       	sbc	r19, r1
     69e:	41 09       	sbc	r20, r1
     6a0:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     6a2:	83 2f       	mov	r24, r19
     6a4:	8f 70       	andi	r24, 0x0F	; 15
     6a6:	12 95       	swap	r17
     6a8:	10 7f       	andi	r17, 0xF0	; 240
     6aa:	18 2b       	or	r17, r24
     6ac:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     6ae:	2e 83       	std	Y+6, r18	; 0x06

	return true;
     6b0:	81 e0       	ldi	r24, 0x01	; 1
     6b2:	18 c0       	rjmp	.+48     	; 0x6e4 <usart_set_baudrate+0x1f2>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     6b4:	80 e0       	ldi	r24, 0x00	; 0
     6b6:	16 c0       	rjmp	.+44     	; 0x6e4 <usart_set_baudrate+0x1f2>
     6b8:	80 e0       	ldi	r24, 0x00	; 0
     6ba:	14 c0       	rjmp	.+40     	; 0x6e4 <usart_set_baudrate+0x1f2>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     6bc:	d5 01       	movw	r26, r10
     6be:	c4 01       	movw	r24, r8
     6c0:	88 0f       	add	r24, r24
     6c2:	99 1f       	adc	r25, r25
     6c4:	aa 1f       	adc	r26, r26
     6c6:	bb 1f       	adc	r27, r27
     6c8:	88 0f       	add	r24, r24
     6ca:	99 1f       	adc	r25, r25
     6cc:	aa 1f       	adc	r26, r26
     6ce:	bb 1f       	adc	r27, r27
     6d0:	88 0f       	add	r24, r24
     6d2:	99 1f       	adc	r25, r25
     6d4:	aa 1f       	adc	r26, r26
     6d6:	bb 1f       	adc	r27, r27
     6d8:	48 1a       	sub	r4, r24
     6da:	59 0a       	sbc	r5, r25
     6dc:	6a 0a       	sbc	r6, r26
     6de:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     6e0:	19 ef       	ldi	r17, 0xF9	; 249
     6e2:	8b cf       	rjmp	.-234    	; 0x5fa <usart_set_baudrate+0x108>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     6e4:	df 91       	pop	r29
     6e6:	cf 91       	pop	r28
     6e8:	1f 91       	pop	r17
     6ea:	0f 91       	pop	r16
     6ec:	ff 90       	pop	r15
     6ee:	ef 90       	pop	r14
     6f0:	df 90       	pop	r13
     6f2:	cf 90       	pop	r12
     6f4:	bf 90       	pop	r11
     6f6:	af 90       	pop	r10
     6f8:	9f 90       	pop	r9
     6fa:	8f 90       	pop	r8
     6fc:	7f 90       	pop	r7
     6fe:	6f 90       	pop	r6
     700:	5f 90       	pop	r5
     702:	4f 90       	pop	r4
     704:	08 95       	ret

00000706 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     706:	0f 93       	push	r16
     708:	1f 93       	push	r17
     70a:	cf 93       	push	r28
     70c:	df 93       	push	r29
     70e:	ec 01       	movw	r28, r24
     710:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     712:	00 97       	sbiw	r24, 0x00	; 0
     714:	09 f4       	brne	.+2      	; 0x718 <usart_init_rs232+0x12>
     716:	d6 c0       	rjmp	.+428    	; 0x8c4 <usart_init_rs232+0x1be>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     718:	80 3c       	cpi	r24, 0xC0	; 192
     71a:	91 05       	cpc	r25, r1
     71c:	29 f4       	brne	.+10     	; 0x728 <usart_init_rs232+0x22>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     71e:	60 e1       	ldi	r22, 0x10	; 16
     720:	80 e0       	ldi	r24, 0x00	; 0
     722:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     726:	ce c0       	rjmp	.+412    	; 0x8c4 <usart_init_rs232+0x1be>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     728:	c1 15       	cp	r28, r1
     72a:	84 e0       	ldi	r24, 0x04	; 4
     72c:	d8 07       	cpc	r29, r24
     72e:	29 f4       	brne	.+10     	; 0x73a <usart_init_rs232+0x34>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     730:	64 e0       	ldi	r22, 0x04	; 4
     732:	80 e0       	ldi	r24, 0x00	; 0
     734:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     738:	c5 c0       	rjmp	.+394    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     73a:	c0 38       	cpi	r28, 0x80	; 128
     73c:	e1 e0       	ldi	r30, 0x01	; 1
     73e:	de 07       	cpc	r29, r30
     740:	29 f4       	brne	.+10     	; 0x74c <usart_init_rs232+0x46>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     742:	62 e0       	ldi	r22, 0x02	; 2
     744:	80 e0       	ldi	r24, 0x00	; 0
     746:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     74a:	bc c0       	rjmp	.+376    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     74c:	c1 15       	cp	r28, r1
     74e:	f1 e0       	ldi	r31, 0x01	; 1
     750:	df 07       	cpc	r29, r31
     752:	29 f4       	brne	.+10     	; 0x75e <usart_init_rs232+0x58>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     754:	61 e0       	ldi	r22, 0x01	; 1
     756:	80 e0       	ldi	r24, 0x00	; 0
     758:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     75c:	b3 c0       	rjmp	.+358    	; 0x8c4 <usart_init_rs232+0x1be>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     75e:	c0 38       	cpi	r28, 0x80	; 128
     760:	83 e0       	ldi	r24, 0x03	; 3
     762:	d8 07       	cpc	r29, r24
     764:	29 f4       	brne	.+10     	; 0x770 <usart_init_rs232+0x6a>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     766:	61 e0       	ldi	r22, 0x01	; 1
     768:	81 e0       	ldi	r24, 0x01	; 1
     76a:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     76e:	aa c0       	rjmp	.+340    	; 0x8c4 <usart_init_rs232+0x1be>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     770:	c1 15       	cp	r28, r1
     772:	e2 e0       	ldi	r30, 0x02	; 2
     774:	de 07       	cpc	r29, r30
     776:	29 f4       	brne	.+10     	; 0x782 <usart_init_rs232+0x7c>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     778:	62 e0       	ldi	r22, 0x02	; 2
     77a:	81 e0       	ldi	r24, 0x01	; 1
     77c:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     780:	a1 c0       	rjmp	.+322    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     782:	c0 32       	cpi	r28, 0x20	; 32
     784:	f3 e0       	ldi	r31, 0x03	; 3
     786:	df 07       	cpc	r29, r31
     788:	29 f4       	brne	.+10     	; 0x794 <usart_init_rs232+0x8e>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     78a:	64 e0       	ldi	r22, 0x04	; 4
     78c:	82 e0       	ldi	r24, 0x02	; 2
     78e:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     792:	98 c0       	rjmp	.+304    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     794:	c1 15       	cp	r28, r1
     796:	88 e0       	ldi	r24, 0x08	; 8
     798:	d8 07       	cpc	r29, r24
     79a:	29 f4       	brne	.+10     	; 0x7a6 <usart_init_rs232+0xa0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     79c:	61 e0       	ldi	r22, 0x01	; 1
     79e:	83 e0       	ldi	r24, 0x03	; 3
     7a0:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     7a4:	8f c0       	rjmp	.+286    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     7a6:	c1 15       	cp	r28, r1
     7a8:	e9 e0       	ldi	r30, 0x09	; 9
     7aa:	de 07       	cpc	r29, r30
     7ac:	29 f4       	brne	.+10     	; 0x7b8 <usart_init_rs232+0xb2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     7ae:	61 e0       	ldi	r22, 0x01	; 1
     7b0:	84 e0       	ldi	r24, 0x04	; 4
     7b2:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     7b6:	86 c0       	rjmp	.+268    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     7b8:	c1 15       	cp	r28, r1
     7ba:	fa e0       	ldi	r31, 0x0A	; 10
     7bc:	df 07       	cpc	r29, r31
     7be:	29 f4       	brne	.+10     	; 0x7ca <usart_init_rs232+0xc4>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     7c0:	61 e0       	ldi	r22, 0x01	; 1
     7c2:	85 e0       	ldi	r24, 0x05	; 5
     7c4:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     7c8:	7d c0       	rjmp	.+250    	; 0x8c4 <usart_init_rs232+0x1be>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     7ca:	c0 34       	cpi	r28, 0x40	; 64
     7cc:	88 e0       	ldi	r24, 0x08	; 8
     7ce:	d8 07       	cpc	r29, r24
     7d0:	29 f4       	brne	.+10     	; 0x7dc <usart_init_rs232+0xd6>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     7d2:	62 e0       	ldi	r22, 0x02	; 2
     7d4:	83 e0       	ldi	r24, 0x03	; 3
     7d6:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     7da:	74 c0       	rjmp	.+232    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     7dc:	c0 34       	cpi	r28, 0x40	; 64
     7de:	e9 e0       	ldi	r30, 0x09	; 9
     7e0:	de 07       	cpc	r29, r30
     7e2:	29 f4       	brne	.+10     	; 0x7ee <usart_init_rs232+0xe8>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     7e4:	62 e0       	ldi	r22, 0x02	; 2
     7e6:	84 e0       	ldi	r24, 0x04	; 4
     7e8:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     7ec:	6b c0       	rjmp	.+214    	; 0x8c4 <usart_init_rs232+0x1be>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     7ee:	c0 39       	cpi	r28, 0x90	; 144
     7f0:	f8 e0       	ldi	r31, 0x08	; 8
     7f2:	df 07       	cpc	r29, r31
     7f4:	29 f4       	brne	.+10     	; 0x800 <usart_init_rs232+0xfa>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     7f6:	64 e0       	ldi	r22, 0x04	; 4
     7f8:	83 e0       	ldi	r24, 0x03	; 3
     7fa:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     7fe:	62 c0       	rjmp	.+196    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     800:	c0 39       	cpi	r28, 0x90	; 144
     802:	89 e0       	ldi	r24, 0x09	; 9
     804:	d8 07       	cpc	r29, r24
     806:	29 f4       	brne	.+10     	; 0x812 <usart_init_rs232+0x10c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     808:	64 e0       	ldi	r22, 0x04	; 4
     80a:	84 e0       	ldi	r24, 0x04	; 4
     80c:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     810:	59 c0       	rjmp	.+178    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     812:	c0 39       	cpi	r28, 0x90	; 144
     814:	ea e0       	ldi	r30, 0x0A	; 10
     816:	de 07       	cpc	r29, r30
     818:	29 f4       	brne	.+10     	; 0x824 <usart_init_rs232+0x11e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     81a:	64 e0       	ldi	r22, 0x04	; 4
     81c:	85 e0       	ldi	r24, 0x05	; 5
     81e:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     822:	50 c0       	rjmp	.+160    	; 0x8c4 <usart_init_rs232+0x1be>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     824:	c0 3c       	cpi	r28, 0xC0	; 192
     826:	f8 e0       	ldi	r31, 0x08	; 8
     828:	df 07       	cpc	r29, r31
     82a:	29 f4       	brne	.+10     	; 0x836 <usart_init_rs232+0x130>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     82c:	68 e0       	ldi	r22, 0x08	; 8
     82e:	83 e0       	ldi	r24, 0x03	; 3
     830:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     834:	47 c0       	rjmp	.+142    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     836:	c0 3c       	cpi	r28, 0xC0	; 192
     838:	89 e0       	ldi	r24, 0x09	; 9
     83a:	d8 07       	cpc	r29, r24
     83c:	29 f4       	brne	.+10     	; 0x848 <usart_init_rs232+0x142>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     83e:	68 e0       	ldi	r22, 0x08	; 8
     840:	84 e0       	ldi	r24, 0x04	; 4
     842:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     846:	3e c0       	rjmp	.+124    	; 0x8c4 <usart_init_rs232+0x1be>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     848:	c0 3a       	cpi	r28, 0xA0	; 160
     84a:	e8 e0       	ldi	r30, 0x08	; 8
     84c:	de 07       	cpc	r29, r30
     84e:	29 f4       	brne	.+10     	; 0x85a <usart_init_rs232+0x154>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     850:	60 e1       	ldi	r22, 0x10	; 16
     852:	83 e0       	ldi	r24, 0x03	; 3
     854:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     858:	35 c0       	rjmp	.+106    	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     85a:	c0 3a       	cpi	r28, 0xA0	; 160
     85c:	f9 e0       	ldi	r31, 0x09	; 9
     85e:	df 07       	cpc	r29, r31
     860:	29 f4       	brne	.+10     	; 0x86c <usart_init_rs232+0x166>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     862:	60 e1       	ldi	r22, 0x10	; 16
     864:	84 e0       	ldi	r24, 0x04	; 4
     866:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     86a:	2c c0       	rjmp	.+88     	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     86c:	c0 3a       	cpi	r28, 0xA0	; 160
     86e:	8a e0       	ldi	r24, 0x0A	; 10
     870:	d8 07       	cpc	r29, r24
     872:	29 f4       	brne	.+10     	; 0x87e <usart_init_rs232+0x178>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     874:	60 e1       	ldi	r22, 0x10	; 16
     876:	85 e0       	ldi	r24, 0x05	; 5
     878:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     87c:	23 c0       	rjmp	.+70     	; 0x8c4 <usart_init_rs232+0x1be>
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     87e:	c0 3b       	cpi	r28, 0xB0	; 176
     880:	e8 e0       	ldi	r30, 0x08	; 8
     882:	de 07       	cpc	r29, r30
     884:	29 f4       	brne	.+10     	; 0x890 <usart_init_rs232+0x18a>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     886:	60 e2       	ldi	r22, 0x20	; 32
     888:	83 e0       	ldi	r24, 0x03	; 3
     88a:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     88e:	1a c0       	rjmp	.+52     	; 0x8c4 <usart_init_rs232+0x1be>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     890:	c0 3b       	cpi	r28, 0xB0	; 176
     892:	f9 e0       	ldi	r31, 0x09	; 9
     894:	df 07       	cpc	r29, r31
     896:	29 f4       	brne	.+10     	; 0x8a2 <usart_init_rs232+0x19c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     898:	60 e2       	ldi	r22, 0x20	; 32
     89a:	84 e0       	ldi	r24, 0x04	; 4
     89c:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     8a0:	11 c0       	rjmp	.+34     	; 0x8c4 <usart_init_rs232+0x1be>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     8a2:	c0 38       	cpi	r28, 0x80	; 128
     8a4:	84 e0       	ldi	r24, 0x04	; 4
     8a6:	d8 07       	cpc	r29, r24
     8a8:	29 f4       	brne	.+10     	; 0x8b4 <usart_init_rs232+0x1ae>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     8aa:	60 e4       	ldi	r22, 0x40	; 64
     8ac:	83 e0       	ldi	r24, 0x03	; 3
     8ae:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
     8b2:	08 c0       	rjmp	.+16     	; 0x8c4 <usart_init_rs232+0x1be>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     8b4:	c0 3a       	cpi	r28, 0xA0	; 160
     8b6:	e4 e0       	ldi	r30, 0x04	; 4
     8b8:	de 07       	cpc	r29, r30
     8ba:	21 f4       	brne	.+8      	; 0x8c4 <usart_init_rs232+0x1be>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     8bc:	60 e4       	ldi	r22, 0x40	; 64
     8be:	85 e0       	ldi	r24, 0x05	; 5
     8c0:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     8c4:	8d 81       	ldd	r24, Y+5	; 0x05
     8c6:	8f 73       	andi	r24, 0x3F	; 63
     8c8:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     8ca:	f8 01       	movw	r30, r16
     8cc:	94 81       	ldd	r25, Z+4	; 0x04
     8ce:	85 81       	ldd	r24, Z+5	; 0x05
     8d0:	89 2b       	or	r24, r25
     8d2:	96 81       	ldd	r25, Z+6	; 0x06
     8d4:	99 23       	and	r25, r25
     8d6:	11 f0       	breq	.+4      	; 0x8dc <usart_init_rs232+0x1d6>
     8d8:	98 e0       	ldi	r25, 0x08	; 8
     8da:	01 c0       	rjmp	.+2      	; 0x8de <usart_init_rs232+0x1d8>
     8dc:	90 e0       	ldi	r25, 0x00	; 0
     8de:	89 2b       	or	r24, r25
     8e0:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     8e2:	f8 01       	movw	r30, r16
     8e4:	40 81       	ld	r20, Z
     8e6:	51 81       	ldd	r21, Z+1	; 0x01
     8e8:	62 81       	ldd	r22, Z+2	; 0x02
     8ea:	73 81       	ldd	r23, Z+3	; 0x03
     8ec:	00 e0       	ldi	r16, 0x00	; 0
     8ee:	1b e1       	ldi	r17, 0x1B	; 27
     8f0:	27 eb       	ldi	r18, 0xB7	; 183
     8f2:	30 e0       	ldi	r19, 0x00	; 0
     8f4:	ce 01       	movw	r24, r28
     8f6:	fd dd       	rcall	.-1030   	; 0x4f2 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     8f8:	9c 81       	ldd	r25, Y+4	; 0x04
     8fa:	98 60       	ori	r25, 0x08	; 8
     8fc:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     8fe:	9c 81       	ldd	r25, Y+4	; 0x04
     900:	90 61       	ori	r25, 0x10	; 16
     902:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     904:	df 91       	pop	r29
     906:	cf 91       	pop	r28
     908:	1f 91       	pop	r17
     90a:	0f 91       	pop	r16
     90c:	08 95       	ret

0000090e <rs485_trigger_dma_transfer>:
	}
}

void rs485_trigger_dma_transfer()
{
	cli();
     90e:	f8 94       	cli
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
	uint8_t busy_pending    = DMA.STATUS;
     910:	e0 e0       	ldi	r30, 0x00	; 0
     912:	f1 e0       	ldi	r31, 0x01	; 1
     914:	34 81       	ldd	r19, Z+4	; 0x04
	uint8_t error_completed = DMA.INTFLAGS;
     916:	23 81       	ldd	r18, Z+3	; 0x03

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
     918:	21 71       	andi	r18, 0x11	; 17
	if (error_completed & (1 << (num + 4))) {
     91a:	82 2f       	mov	r24, r18
     91c:	90 e0       	ldi	r25, 0x00	; 0
     91e:	92 95       	swap	r25
     920:	82 95       	swap	r24
     922:	8f 70       	andi	r24, 0x0F	; 15
     924:	89 27       	eor	r24, r25
     926:	9f 70       	andi	r25, 0x0F	; 15
     928:	89 27       	eor	r24, r25
     92a:	89 2b       	or	r24, r25
     92c:	69 f4       	brne	.+26     	; 0x948 <rs485_trigger_dma_transfer+0x3a>
		return DMA_CH_TRANSFER_ERROR;
	} else if (error_completed & (1 << num)) {
     92e:	20 fd       	sbrc	r18, 0
     930:	0b c0       	rjmp	.+22     	; 0x948 <rs485_trigger_dma_transfer+0x3a>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
     932:	31 71       	andi	r19, 0x11	; 17
	if (busy_pending & (1 << (num + 4))) {
     934:	83 2f       	mov	r24, r19
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	92 95       	swap	r25
     93a:	82 95       	swap	r24
     93c:	8f 70       	andi	r24, 0x0F	; 15
     93e:	89 27       	eor	r24, r25
     940:	9f 70       	andi	r25, 0x0F	; 15
     942:	89 27       	eor	r24, r25
     944:	89 2b       	or	r24, r25
     946:	c9 f5       	brne	.+114    	; 0x9ba <rs485_trigger_dma_transfer+0xac>
	if(dma_get_channel_status(RS485_DMA_CHANNEL) != DMA_CH_BUSY) {
		
		if(dma_fifo[dma_fifo_readpointer].state == DMA_DATA_STATE_FULL) {
     948:	e0 91 c1 20 	lds	r30, 0x20C1
     94c:	8e 2f       	mov	r24, r30
     94e:	90 e0       	ldi	r25, 0x00	; 0
     950:	22 e4       	ldi	r18, 0x42	; 66
     952:	e2 9f       	mul	r30, r18
     954:	f0 01       	movw	r30, r0
     956:	11 24       	eor	r1, r1
     958:	ed 51       	subi	r30, 0x1D	; 29
     95a:	fd 4d       	sbci	r31, 0xDD	; 221
     95c:	20 81       	ld	r18, Z
     95e:	21 30       	cpi	r18, 0x01	; 1
     960:	61 f5       	brne	.+88     	; 0x9ba <rs485_trigger_dma_transfer+0xac>
			dma_fifo[dma_fifo_readpointer].state = DMA_DATA_STATE_TRANS;
     962:	42 e4       	ldi	r20, 0x42	; 66
     964:	48 9f       	mul	r20, r24
     966:	90 01       	movw	r18, r0
     968:	49 9f       	mul	r20, r25
     96a:	30 0d       	add	r19, r0
     96c:	11 24       	eor	r1, r1
     96e:	c9 01       	movw	r24, r18
     970:	8d 55       	subi	r24, 0x5D	; 93
     972:	9d 4d       	sbci	r25, 0xDD	; 221
     974:	fc 01       	movw	r30, r24
     976:	e0 5c       	subi	r30, 0xC0	; 192
     978:	ff 4f       	sbci	r31, 0xFF	; 255
     97a:	24 e0       	ldi	r18, 0x04	; 4
     97c:	20 83       	st	Z, r18
			dma_channel_write_transfer_count(RS485_DMA_CHANNEL,dma_fifo[dma_fifo_readpointer].level);
     97e:	31 96       	adiw	r30, 0x01	; 1
     980:	80 81       	ld	r24, Z
     982:	90 e0       	ldi	r25, 0x00	; 0

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     984:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     986:	f8 94       	cli
		uint16_t count)
{
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
	irqflags_t iflags = cpu_irq_save();

	channel->TRFCNT = count;
     988:	e0 e1       	ldi	r30, 0x10	; 16
     98a:	f1 e0       	ldi	r31, 0x01	; 1
     98c:	84 83       	std	Z+4, r24	; 0x04
     98e:	95 83       	std	Z+5, r25	; 0x05
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     990:	2f bf       	out	0x3f, r18	; 63
			dma_channel_write_source(RS485_DMA_CHANNEL,(uint16_t)(uintptr_t)dma_fifo[dma_fifo_readpointer].msg);
     992:	80 91 c1 20 	lds	r24, 0x20C1
     996:	22 e4       	ldi	r18, 0x42	; 66
     998:	82 9f       	mul	r24, r18
     99a:	c0 01       	movw	r24, r0
     99c:	11 24       	eor	r1, r1
     99e:	8d 55       	subi	r24, 0x5D	; 93
     9a0:	9d 4d       	sbci	r25, 0xDD	; 221

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     9a2:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     9a4:	f8 94       	cli
		uint16_t source)
{
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
	irqflags_t iflags = cpu_irq_save();

	channel->SRCADDR0 = source;
     9a6:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = source >> 8;
     9a8:	91 87       	std	Z+9, r25	; 0x09
#if XMEGA_A || XMEGA_AU
	/*
	 * Make sure the third byte of the source address is zero to avoid a
	 * runaway DMA transfer.
	 */
	channel->SRCADDR2 = 0;
     9aa:	12 86       	std	Z+10, r1	; 0x0a
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     9ac:	2f bf       	out	0x3f, r18	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     9ae:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     9b0:	f8 94       	cli
{
	irqflags_t iflags = cpu_irq_save();
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
     9b2:	90 81       	ld	r25, Z
     9b4:	90 68       	ori	r25, 0x80	; 128
     9b6:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     9b8:	8f bf       	out	0x3f, r24	; 63
			
			dma_channel_enable(RS485_DMA_CHANNEL);
		}
	}
	sei();
     9ba:	78 94       	sei
     9bc:	08 95       	ret

000009be <rs485_trigger_dma_transfer_intr>:
}

void rs485_trigger_dma_transfer_intr(void)
{

	if(dma_fifo[dma_fifo_readpointer].state != DMA_DATA_STATE_TRANS) {
     9be:	40 91 c1 20 	lds	r20, 0x20C1
     9c2:	84 2f       	mov	r24, r20
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	22 e4       	ldi	r18, 0x42	; 66
     9c8:	42 9f       	mul	r20, r18
     9ca:	f0 01       	movw	r30, r0
     9cc:	11 24       	eor	r1, r1
     9ce:	ed 51       	subi	r30, 0x1D	; 29
     9d0:	fd 4d       	sbci	r31, 0xDD	; 221
     9d2:	20 81       	ld	r18, Z
     9d4:	24 30       	cpi	r18, 0x04	; 4
     9d6:	29 f0       	breq	.+10     	; 0x9e2 <rs485_trigger_dma_transfer_intr+0x24>
		//error
		temp++;
     9d8:	20 91 c0 20 	lds	r18, 0x20C0
     9dc:	2f 5f       	subi	r18, 0xFF	; 255
     9de:	20 93 c0 20 	sts	0x20C0, r18
	}
	dma_fifo[dma_fifo_readpointer].state = DMA_DATA_STATE_NEW;
     9e2:	52 e4       	ldi	r21, 0x42	; 66
     9e4:	58 9f       	mul	r21, r24
     9e6:	90 01       	movw	r18, r0
     9e8:	59 9f       	mul	r21, r25
     9ea:	30 0d       	add	r19, r0
     9ec:	11 24       	eor	r1, r1
     9ee:	2d 55       	subi	r18, 0x5D	; 93
     9f0:	3d 4d       	sbci	r19, 0xDD	; 221
     9f2:	f9 01       	movw	r30, r18
     9f4:	e0 5c       	subi	r30, 0xC0	; 192
     9f6:	ff 4f       	sbci	r31, 0xFF	; 255
     9f8:	52 e0       	ldi	r21, 0x02	; 2
     9fa:	50 83       	st	Z, r21
	dma_fifo[dma_fifo_readpointer].level = 0;
     9fc:	31 96       	adiw	r30, 0x01	; 1
     9fe:	10 82       	st	Z, r1
	
	//set the next element
	if(dma_fifo_readpointer+1>=DMA_DATA_BUFFERS) {
     a00:	04 97       	sbiw	r24, 0x04	; 4
     a02:	1c f0       	brlt	.+6      	; 0xa0a <rs485_trigger_dma_transfer_intr+0x4c>
		dma_fifo_readpointer=0;
     a04:	10 92 c1 20 	sts	0x20C1, r1
     a08:	03 c0       	rjmp	.+6      	; 0xa10 <rs485_trigger_dma_transfer_intr+0x52>
	} else {
		dma_fifo_readpointer++;
     a0a:	4f 5f       	subi	r20, 0xFF	; 255
     a0c:	40 93 c1 20 	sts	0x20C1, r20
	}
	
	if(dma_fifo[dma_fifo_readpointer].state == DMA_DATA_STATE_FULL) {
     a10:	e0 91 c1 20 	lds	r30, 0x20C1
     a14:	8e 2f       	mov	r24, r30
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	22 e4       	ldi	r18, 0x42	; 66
     a1a:	e2 9f       	mul	r30, r18
     a1c:	f0 01       	movw	r30, r0
     a1e:	11 24       	eor	r1, r1
     a20:	ed 51       	subi	r30, 0x1D	; 29
     a22:	fd 4d       	sbci	r31, 0xDD	; 221
     a24:	20 81       	ld	r18, Z
     a26:	21 30       	cpi	r18, 0x01	; 1
     a28:	61 f5       	brne	.+88     	; 0xa82 <rs485_trigger_dma_transfer_intr+0xc4>
		dma_fifo[dma_fifo_readpointer].state = DMA_DATA_STATE_TRANS;
     a2a:	42 e4       	ldi	r20, 0x42	; 66
     a2c:	48 9f       	mul	r20, r24
     a2e:	90 01       	movw	r18, r0
     a30:	49 9f       	mul	r20, r25
     a32:	30 0d       	add	r19, r0
     a34:	11 24       	eor	r1, r1
     a36:	c9 01       	movw	r24, r18
     a38:	8d 55       	subi	r24, 0x5D	; 93
     a3a:	9d 4d       	sbci	r25, 0xDD	; 221
     a3c:	fc 01       	movw	r30, r24
     a3e:	e0 5c       	subi	r30, 0xC0	; 192
     a40:	ff 4f       	sbci	r31, 0xFF	; 255
     a42:	24 e0       	ldi	r18, 0x04	; 4
     a44:	20 83       	st	Z, r18
		dma_channel_write_transfer_count(RS485_DMA_CHANNEL,dma_fifo[dma_fifo_readpointer].level);
     a46:	31 96       	adiw	r30, 0x01	; 1
     a48:	80 81       	ld	r24, Z
     a4a:	90 e0       	ldi	r25, 0x00	; 0

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a4c:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     a4e:	f8 94       	cli
		uint16_t count)
{
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
	irqflags_t iflags = cpu_irq_save();

	channel->TRFCNT = count;
     a50:	e0 e1       	ldi	r30, 0x10	; 16
     a52:	f1 e0       	ldi	r31, 0x01	; 1
     a54:	84 83       	std	Z+4, r24	; 0x04
     a56:	95 83       	std	Z+5, r25	; 0x05
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a58:	2f bf       	out	0x3f, r18	; 63
		dma_channel_write_source(RS485_DMA_CHANNEL,(uint16_t)(uintptr_t)dma_fifo[dma_fifo_readpointer].msg);
     a5a:	80 91 c1 20 	lds	r24, 0x20C1
     a5e:	22 e4       	ldi	r18, 0x42	; 66
     a60:	82 9f       	mul	r24, r18
     a62:	c0 01       	movw	r24, r0
     a64:	11 24       	eor	r1, r1
     a66:	8d 55       	subi	r24, 0x5D	; 93
     a68:	9d 4d       	sbci	r25, 0xDD	; 221

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a6a:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     a6c:	f8 94       	cli
		uint16_t source)
{
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
	irqflags_t iflags = cpu_irq_save();

	channel->SRCADDR0 = source;
     a6e:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = source >> 8;
     a70:	91 87       	std	Z+9, r25	; 0x09
#if XMEGA_A || XMEGA_AU
	/*
	 * Make sure the third byte of the source address is zero to avoid a
	 * runaway DMA transfer.
	 */
	channel->SRCADDR2 = 0;
     a72:	12 86       	std	Z+10, r1	; 0x0a
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a74:	2f bf       	out	0x3f, r18	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a76:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     a78:	f8 94       	cli
{
	irqflags_t iflags = cpu_irq_save();
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
     a7a:	90 81       	ld	r25, Z
     a7c:	90 68       	ori	r25, 0x80	; 128
     a7e:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a80:	8f bf       	out	0x3f, r24	; 63
     a82:	08 95       	ret

00000a84 <dma1_transfer_done>:
void rs485_trigger_dma_transfer();
void rs485_trigger_dma_transfer_intr(void);

void dma1_transfer_done(enum dma_channel_status status)
{
	if (status == DMA_CH_TRANSFER_COMPLETED) {
     a84:	83 30       	cpi	r24, 0x03	; 3
     a86:	49 f4       	brne	.+18     	; 0xa9a <dma1_transfer_done+0x16>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a88:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     a8a:	f8 94       	cli
{
	irqflags_t iflags = cpu_irq_save();
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);

#if XMEGA_A || XMEGA_AU
	channel->CTRLA &= ~DMA_CH_ENABLE_bm;
     a8c:	e0 e1       	ldi	r30, 0x10	; 16
     a8e:	f1 e0       	ldi	r31, 0x01	; 1
     a90:	90 81       	ld	r25, Z
     a92:	9f 77       	andi	r25, 0x7F	; 127
     a94:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a96:	8f bf       	out	0x3f, r24	; 63
		dma_channel_disable(RS485_DMA_CHANNEL);
		rs485_trigger_dma_transfer_intr();
     a98:	92 cf       	rjmp	.-220    	; 0x9be <rs485_trigger_dma_transfer_intr>
     a9a:	08 95       	ret

00000a9c <rs485_init_dma>:
		dma_channel_enable(RS485_DMA_CHANNEL);
	}
}

void rs485_init_dma(void)
{
     a9c:	cf 93       	push	r28
     a9e:	df 93       	push	r29
     aa0:	cd b7       	in	r28, 0x3d	; 61
     aa2:	de b7       	in	r29, 0x3e	; 62
     aa4:	2b 97       	sbiw	r28, 0x0b	; 11
     aa6:	cd bf       	out	0x3d, r28	; 61
     aa8:	de bf       	out	0x3e, r29	; 62

	struct dma_channel_config       config;
		
	memset(&config, 0, sizeof(config));
     aaa:	fe 01       	movw	r30, r28
     aac:	31 96       	adiw	r30, 0x01	; 1
     aae:	8b e0       	ldi	r24, 0x0B	; 11
     ab0:	df 01       	movw	r26, r30
     ab2:	1d 92       	st	X+, r1
     ab4:	8a 95       	dec	r24
     ab6:	e9 f7       	brne	.-6      	; 0xab2 <rs485_init_dma+0x16>
		
	dma_enable();
     ab8:	28 dc       	rcall	.-1968   	; 0x30a <dma_enable>
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
	uint8_t busy_pending    = DMA.STATUS;
     aba:	e0 e0       	ldi	r30, 0x00	; 0
     abc:	f1 e0       	ldi	r31, 0x01	; 1
     abe:	24 81       	ldd	r18, Z+4	; 0x04
	uint8_t error_completed = DMA.INTFLAGS;
     ac0:	83 81       	ldd	r24, Z+3	; 0x03

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
     ac2:	98 2f       	mov	r25, r24
     ac4:	91 71       	andi	r25, 0x11	; 17
	if (error_completed & (1 << (num + 4))) {
     ac6:	84 fd       	sbrc	r24, 4
     ac8:	04 c0       	rjmp	.+8      	; 0xad2 <rs485_init_dma+0x36>
		return DMA_CH_TRANSFER_ERROR;
	} else if (error_completed & (1 << num)) {
     aca:	90 fd       	sbrc	r25, 0
     acc:	02 c0       	rjmp	.+4      	; 0xad2 <rs485_init_dma+0x36>
	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
	if (busy_pending & (1 << (num + 4))) {
     ace:	24 fd       	sbrc	r18, 4
     ad0:	f6 cf       	rjmp	.-20     	; 0xabe <rs485_init_dma+0x22>
	
	//wait for possible ongoing dma transfers
	while(dma_get_channel_status(RS485_DMA_CHANNEL) == DMA_CH_BUSY);
		
	//interface port with DMA
	dma_set_callback(RS485_DMA_CHANNEL, dma1_transfer_done);
     ad2:	62 e4       	ldi	r22, 0x42	; 66
     ad4:	75 e0       	ldi	r23, 0x05	; 5
     ad6:	80 e0       	ldi	r24, 0x00	; 0
     ad8:	3a dc       	rcall	.-1932   	; 0x34e <dma_set_callback>
 * \param level Interrupt level given by a \ref dma_int_level_t type
 */
static inline void dma_channel_set_interrupt_level(struct dma_channel_config
		*config, enum dma_int_level_t level)
{
	config->ctrlb &= ~(DMA_CH_ERRINTLVL_gm | DMA_CH_TRNINTLVL_gm);
     ada:	8a 81       	ldd	r24, Y+2	; 0x02
     adc:	80 7f       	andi	r24, 0xF0	; 240
	config->ctrlb |= (level << DMA_CH_ERRINTLVL_gp)
     ade:	85 60       	ori	r24, 0x05	; 5
     ae0:	8a 83       	std	Y+2, r24	; 0x02
 */
static inline void dma_channel_set_burst_length(
		struct dma_channel_config *config,
		DMA_CH_BURSTLEN_t burst_length)
{
	config->ctrla &= ~DMA_CH_BURSTLEN_gm;
     ae2:	89 81       	ldd	r24, Y+1	; 0x01
     ae4:	8c 7f       	andi	r24, 0xFC	; 252
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
	config->trigsrc = source;
     ae6:	9c e4       	ldi	r25, 0x4C	; 76
     ae8:	9c 83       	std	Y+4, r25	; 0x04
 */
static inline void dma_channel_set_dest_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTDIR_t mode)
{
	config->addrctrl &= ~DMA_CH_DESTDIR_gm;
     aea:	90 ed       	ldi	r25, 0xD0	; 208
     aec:	9b 83       	std	Y+3, r25	; 0x03
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
	config->ctrla |= DMA_CH_SINGLE_bm;
     aee:	84 60       	ori	r24, 0x04	; 4
     af0:	89 83       	std	Y+1, r24	; 0x01
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
	config->destaddr16 = destination;
     af2:	80 ea       	ldi	r24, 0xA0	; 160
     af4:	98 e0       	ldi	r25, 0x08	; 8
     af6:	8a 87       	std	Y+10, r24	; 0x0a
     af8:	9b 87       	std	Y+11, r25	; 0x0b
	dma_channel_set_src_dir_mode(&config, DMA_CH_SRCDIR_INC_gc);
	dma_channel_set_dest_dir_mode(&config, DMA_CH_DESTDIR_FIXED_gc);//don't count the dest. addr.
	dma_channel_set_single_shot(&config);

	dma_channel_set_destination_address(&config,(uint16_t)(uintptr_t)&USARTC0.DATA);
	dma_channel_write_config(RS485_DMA_CHANNEL, &config);
     afa:	be 01       	movw	r22, r28
     afc:	6f 5f       	subi	r22, 0xFF	; 255
     afe:	7f 4f       	sbci	r23, 0xFF	; 255
     b00:	80 e0       	ldi	r24, 0x00	; 0
     b02:	be dc       	rcall	.-1668   	; 0x480 <dma_channel_write_config>
     b04:	e4 ee       	ldi	r30, 0xE4	; 228
     b06:	f2 e2       	ldi	r31, 0x22	; 34
     b08:	8e e2       	ldi	r24, 0x2E	; 46
     b0a:	94 e2       	ldi	r25, 0x24	; 36
	
	
	for(uint8_t i=0;i<DMA_DATA_BUFFERS;i++) {
		dma_fifo[i].state = DMA_DATA_STATE_NEW;
     b0c:	22 e0       	ldi	r18, 0x02	; 2
     b0e:	df 01       	movw	r26, r30
     b10:	11 97       	sbiw	r26, 0x01	; 1
     b12:	2c 93       	st	X, r18
		dma_fifo[i].level = 0;
     b14:	10 82       	st	Z, r1
     b16:	ee 5b       	subi	r30, 0xBE	; 190
     b18:	ff 4f       	sbci	r31, 0xFF	; 255

	dma_channel_set_destination_address(&config,(uint16_t)(uintptr_t)&USARTC0.DATA);
	dma_channel_write_config(RS485_DMA_CHANNEL, &config);
	
	
	for(uint8_t i=0;i<DMA_DATA_BUFFERS;i++) {
     b1a:	e8 17       	cp	r30, r24
     b1c:	f9 07       	cpc	r31, r25
     b1e:	b9 f7       	brne	.-18     	; 0xb0e <rs485_init_dma+0x72>
		dma_fifo[i].state = DMA_DATA_STATE_NEW;
		dma_fifo[i].level = 0;
	}
	
	dma_fifo_writepointer = 0;
     b20:	10 92 c2 20 	sts	0x20C2, r1
	dma_fifo_readpointer = 0;
     b24:	10 92 c1 20 	sts	0x20C1, r1
}
     b28:	2b 96       	adiw	r28, 0x0b	; 11
     b2a:	cd bf       	out	0x3d, r28	; 61
     b2c:	de bf       	out	0x3e, r29	; 62
     b2e:	df 91       	pop	r29
     b30:	cf 91       	pop	r28
     b32:	08 95       	ret

00000b34 <rs485_add_data>:

uint8_t rs485_add_data(uint8_t *data, uint8_t size)
{
     b34:	ef 92       	push	r14
     b36:	ff 92       	push	r15
     b38:	0f 93       	push	r16
     b3a:	1f 93       	push	r17
     b3c:	cf 93       	push	r28
     b3e:	df 93       	push	r29
     b40:	ec 01       	movw	r28, r24
     b42:	16 2f       	mov	r17, r22
	uint8_t data_in_buffer = false;
	if(dma_fifo[dma_fifo_writepointer].state == DMA_DATA_STATE_READY || dma_fifo[dma_fifo_writepointer].state == DMA_DATA_STATE_NEW) {
     b44:	e0 91 c2 20 	lds	r30, 0x20C2
     b48:	2e 2f       	mov	r18, r30
     b4a:	30 e0       	ldi	r19, 0x00	; 0
     b4c:	82 e4       	ldi	r24, 0x42	; 66
     b4e:	e8 9f       	mul	r30, r24
     b50:	f0 01       	movw	r30, r0
     b52:	11 24       	eor	r1, r1
     b54:	ed 51       	subi	r30, 0x1D	; 29
     b56:	fd 4d       	sbci	r31, 0xDD	; 221
     b58:	80 81       	ld	r24, Z
     b5a:	82 50       	subi	r24, 0x02	; 2
     b5c:	82 30       	cpi	r24, 0x02	; 2
     b5e:	08 f0       	brcs	.+2      	; 0xb62 <rs485_add_data+0x2e>
     b60:	84 c0       	rjmp	.+264    	; 0xc6a <rs485_add_data+0x136>
		dma_fifo[dma_fifo_writepointer].state = DMA_DATA_STATE_READY;
     b62:	02 e4       	ldi	r16, 0x42	; 66
     b64:	02 9f       	mul	r16, r18
     b66:	f0 01       	movw	r30, r0
     b68:	03 9f       	mul	r16, r19
     b6a:	f0 0d       	add	r31, r0
     b6c:	11 24       	eor	r1, r1
     b6e:	ed 51       	subi	r30, 0x1D	; 29
     b70:	fd 4d       	sbci	r31, 0xDD	; 221
     b72:	83 e0       	ldi	r24, 0x03	; 3
     b74:	80 83       	st	Z, r24
		
		rs485_trigger_dma_transfer();
     b76:	cb de       	rcall	.-618    	; 0x90e <rs485_trigger_dma_transfer>
		//try to push the new data
		if(DMA_DATA_MSG_SIZE - dma_fifo[dma_fifo_writepointer].level > size) {
     b78:	60 91 c2 20 	lds	r22, 0x20C2
     b7c:	26 2f       	mov	r18, r22
     b7e:	30 e0       	ldi	r19, 0x00	; 0
     b80:	02 9f       	mul	r16, r18
     b82:	f0 01       	movw	r30, r0
     b84:	03 9f       	mul	r16, r19
     b86:	f0 0d       	add	r31, r0
     b88:	11 24       	eor	r1, r1
     b8a:	ec 51       	subi	r30, 0x1C	; 28
     b8c:	fd 4d       	sbci	r31, 0xDD	; 221
     b8e:	80 81       	ld	r24, Z
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	41 2f       	mov	r20, r17
     b94:	50 e0       	ldi	r21, 0x00	; 0
     b96:	e0 e4       	ldi	r30, 0x40	; 64
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	e8 1b       	sub	r30, r24
     b9c:	f9 0b       	sbc	r31, r25
     b9e:	4e 17       	cp	r20, r30
     ba0:	5f 07       	cpc	r21, r31
     ba2:	b4 f4       	brge	.+44     	; 0xbd0 <rs485_add_data+0x9c>
			// data could be send with this buffer
			memcpy(&dma_fifo[dma_fifo_writepointer].msg[dma_fifo[dma_fifo_writepointer].level],data,size);
     ba4:	42 e4       	ldi	r20, 0x42	; 66
     ba6:	42 9f       	mul	r20, r18
     ba8:	70 01       	movw	r14, r0
     baa:	43 9f       	mul	r20, r19
     bac:	f0 0c       	add	r15, r0
     bae:	11 24       	eor	r1, r1
     bb0:	8e 0d       	add	r24, r14
     bb2:	9f 1d       	adc	r25, r15
     bb4:	41 2f       	mov	r20, r17
     bb6:	50 e0       	ldi	r21, 0x00	; 0
     bb8:	be 01       	movw	r22, r28
     bba:	8d 55       	subi	r24, 0x5D	; 93
     bbc:	9d 4d       	sbci	r25, 0xDD	; 221
     bbe:	0e 94 1c 23 	call	0x4638	; 0x4638 <memcpy>
			dma_fifo[dma_fifo_writepointer].level += size;
     bc2:	f7 01       	movw	r30, r14
     bc4:	ec 51       	subi	r30, 0x1C	; 28
     bc6:	fd 4d       	sbci	r31, 0xDD	; 221
     bc8:	80 81       	ld	r24, Z
     bca:	18 0f       	add	r17, r24
     bcc:	10 83       	st	Z, r17
     bce:	54 c0       	rjmp	.+168    	; 0xc78 <rs485_add_data+0x144>
			data_in_buffer = true;
		} else {
			//lets send this buffer
			dma_fifo[dma_fifo_writepointer].state = DMA_DATA_STATE_FULL;
     bd0:	82 e4       	ldi	r24, 0x42	; 66
     bd2:	82 9f       	mul	r24, r18
     bd4:	f0 01       	movw	r30, r0
     bd6:	83 9f       	mul	r24, r19
     bd8:	f0 0d       	add	r31, r0
     bda:	11 24       	eor	r1, r1
     bdc:	ed 51       	subi	r30, 0x1D	; 29
     bde:	fd 4d       	sbci	r31, 0xDD	; 221
     be0:	81 e0       	ldi	r24, 0x01	; 1
     be2:	80 83       	st	Z, r24
			//TODO: add function to check if dma should be new triggered
			
				
			//set the next element
			if(dma_fifo_writepointer+1>=DMA_DATA_BUFFERS) {
     be4:	24 30       	cpi	r18, 0x04	; 4
     be6:	31 05       	cpc	r19, r1
     be8:	1c f0       	brlt	.+6      	; 0xbf0 <rs485_add_data+0xbc>
				dma_fifo_writepointer=0;
     bea:	10 92 c2 20 	sts	0x20C2, r1
     bee:	03 c0       	rjmp	.+6      	; 0xbf6 <rs485_add_data+0xc2>
			} else {
				dma_fifo_writepointer++;
     bf0:	6f 5f       	subi	r22, 0xFF	; 255
     bf2:	60 93 c2 20 	sts	0x20C2, r22
			}
				
			if(dma_fifo[dma_fifo_writepointer].state == DMA_DATA_STATE_NEW) {
     bf6:	e0 91 c2 20 	lds	r30, 0x20C2
     bfa:	2e 2f       	mov	r18, r30
     bfc:	30 e0       	ldi	r19, 0x00	; 0
     bfe:	82 e4       	ldi	r24, 0x42	; 66
     c00:	e8 9f       	mul	r30, r24
     c02:	f0 01       	movw	r30, r0
     c04:	11 24       	eor	r1, r1
     c06:	ed 51       	subi	r30, 0x1D	; 29
     c08:	fd 4d       	sbci	r31, 0xDD	; 221
     c0a:	80 81       	ld	r24, Z
     c0c:	82 30       	cpi	r24, 0x02	; 2
     c0e:	69 f5       	brne	.+90     	; 0xc6a <rs485_add_data+0x136>
				//try to push the new data
				if(DMA_DATA_MSG_SIZE - dma_fifo[dma_fifo_writepointer].level > size) {
     c10:	82 e4       	ldi	r24, 0x42	; 66
     c12:	82 9f       	mul	r24, r18
     c14:	f0 01       	movw	r30, r0
     c16:	83 9f       	mul	r24, r19
     c18:	f0 0d       	add	r31, r0
     c1a:	11 24       	eor	r1, r1
     c1c:	ec 51       	subi	r30, 0x1C	; 28
     c1e:	fd 4d       	sbci	r31, 0xDD	; 221
     c20:	80 81       	ld	r24, Z
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	60 e4       	ldi	r22, 0x40	; 64
     c26:	70 e0       	ldi	r23, 0x00	; 0
     c28:	68 1b       	sub	r22, r24
     c2a:	79 0b       	sbc	r23, r25
     c2c:	46 17       	cp	r20, r22
     c2e:	57 07       	cpc	r21, r23
     c30:	e4 f4       	brge	.+56     	; 0xc6a <rs485_add_data+0x136>
					// data could be send with this buffer
					memcpy(&dma_fifo[dma_fifo_writepointer].msg[dma_fifo[dma_fifo_writepointer].level],data,size);
     c32:	42 e4       	ldi	r20, 0x42	; 66
     c34:	42 9f       	mul	r20, r18
     c36:	70 01       	movw	r14, r0
     c38:	43 9f       	mul	r20, r19
     c3a:	f0 0c       	add	r15, r0
     c3c:	11 24       	eor	r1, r1
     c3e:	8e 0d       	add	r24, r14
     c40:	9f 1d       	adc	r25, r15
     c42:	41 2f       	mov	r20, r17
     c44:	50 e0       	ldi	r21, 0x00	; 0
     c46:	be 01       	movw	r22, r28
     c48:	8d 55       	subi	r24, 0x5D	; 93
     c4a:	9d 4d       	sbci	r25, 0xDD	; 221
     c4c:	0e 94 1c 23 	call	0x4638	; 0x4638 <memcpy>
					dma_fifo[dma_fifo_writepointer].level += size;
     c50:	c7 01       	movw	r24, r14
     c52:	8d 55       	subi	r24, 0x5D	; 93
     c54:	9d 4d       	sbci	r25, 0xDD	; 221
     c56:	fc 01       	movw	r30, r24
     c58:	ef 5b       	subi	r30, 0xBF	; 191
     c5a:	ff 4f       	sbci	r31, 0xFF	; 255
     c5c:	20 81       	ld	r18, Z
     c5e:	12 0f       	add	r17, r18
     c60:	10 83       	st	Z, r17
					data_in_buffer = true;
					dma_fifo[dma_fifo_writepointer].state = DMA_DATA_STATE_READY;
     c62:	31 97       	sbiw	r30, 0x01	; 1
     c64:	23 e0       	ldi	r18, 0x03	; 3
     c66:	20 83       	st	Z, r18
     c68:	07 c0       	rjmp	.+14     	; 0xc78 <rs485_add_data+0x144>
		}
	}
		
	if(!data_in_buffer) {
		//data loss
		temp++;
     c6a:	80 91 c0 20 	lds	r24, 0x20C0
     c6e:	8f 5f       	subi	r24, 0xFF	; 255
     c70:	80 93 c0 20 	sts	0x20C0, r24
     c74:	80 e0       	ldi	r24, 0x00	; 0
     c76:	01 c0       	rjmp	.+2      	; 0xc7a <rs485_add_data+0x146>
	dma_fifo_writepointer = 0;
	dma_fifo_readpointer = 0;
}

uint8_t rs485_add_data(uint8_t *data, uint8_t size)
{
     c78:	81 e0       	ldi	r24, 0x01	; 1
		//data loss
		temp++;
	}
	
	return data_in_buffer;
}
     c7a:	df 91       	pop	r29
     c7c:	cf 91       	pop	r28
     c7e:	1f 91       	pop	r17
     c80:	0f 91       	pop	r16
     c82:	ff 90       	pop	r15
     c84:	ef 90       	pop	r14
     c86:	08 95       	ret

00000c88 <rs485_init>:

void rs485_init()
{
     c88:	cf 93       	push	r28
     c8a:	df 93       	push	r29
     c8c:	cd b7       	in	r28, 0x3d	; 61
     c8e:	de b7       	in	r29, 0x3e	; 62
     c90:	27 97       	sbiw	r28, 0x07	; 7
     c92:	cd bf       	out	0x3d, r28	; 61
     c94:	de bf       	out	0x3e, r29	; 62
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
     c96:	43 e0       	ldi	r20, 0x03	; 3
     c98:	50 e0       	ldi	r21, 0x00	; 0
     c9a:	68 e0       	ldi	r22, 0x08	; 8
     c9c:	80 e4       	ldi	r24, 0x40	; 64
     c9e:	96 e0       	ldi	r25, 0x06	; 6
     ca0:	0e 94 9f 14 	call	0x293e	; 0x293e <ioport_configure_port_pin>
     ca4:	40 e0       	ldi	r20, 0x00	; 0
     ca6:	50 e0       	ldi	r21, 0x00	; 0
     ca8:	64 e0       	ldi	r22, 0x04	; 4
     caa:	80 e4       	ldi	r24, 0x40	; 64
     cac:	96 e0       	ldi	r25, 0x06	; 6
     cae:	0e 94 9f 14 	call	0x293e	; 0x293e <ioport_configure_port_pin>
	ioport_configure_pin(IOPORT_CREATE_PIN(PORTC, 2), IOPORT_DIR_INPUT);
		
	//rs485 enable
	usart_rs232_options_t usart_opt;
	
	usart_opt.baudrate = 115200;
     cb2:	80 e0       	ldi	r24, 0x00	; 0
     cb4:	92 ec       	ldi	r25, 0xC2	; 194
     cb6:	a1 e0       	ldi	r26, 0x01	; 1
     cb8:	b0 e0       	ldi	r27, 0x00	; 0
     cba:	89 83       	std	Y+1, r24	; 0x01
     cbc:	9a 83       	std	Y+2, r25	; 0x02
     cbe:	ab 83       	std	Y+3, r26	; 0x03
     cc0:	bc 83       	std	Y+4, r27	; 0x04
	usart_opt.charlength = USART_CHSIZE_8BIT_gc;
     cc2:	83 e0       	ldi	r24, 0x03	; 3
     cc4:	8d 83       	std	Y+5, r24	; 0x05
	usart_opt.paritytype = USART_PMODE_DISABLED_gc;
     cc6:	1e 82       	std	Y+6, r1	; 0x06
	usart_opt.stopbits = true;
     cc8:	81 e0       	ldi	r24, 0x01	; 1
     cca:	8f 83       	std	Y+7, r24	; 0x07
	
	usart_init_rs232(&RS485_UART,&usart_opt);
     ccc:	be 01       	movw	r22, r28
     cce:	6f 5f       	subi	r22, 0xFF	; 255
     cd0:	7f 4f       	sbci	r23, 0xFF	; 255
     cd2:	80 ea       	ldi	r24, 0xA0	; 160
     cd4:	98 e0       	ldi	r25, 0x08	; 8
     cd6:	17 dd       	rcall	.-1490   	; 0x706 <usart_init_rs232>
	
	rs485_init_dma();
     cd8:	e1 de       	rcall	.-574    	; 0xa9c <rs485_init_dma>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     cda:	80 e1       	ldi	r24, 0x10	; 16
     cdc:	e0 e4       	ldi	r30, 0x40	; 64
     cde:	f6 e0       	ldi	r31, 0x06	; 6
     ce0:	85 83       	std	Z+5, r24	; 0x05
	
	gpio_set_pin_high(DIR_RS485_O);
	
	#endif
}
     ce2:	27 96       	adiw	r28, 0x07	; 7
     ce4:	cd bf       	out	0x3d, r28	; 61
     ce6:	de bf       	out	0x3e, r29	; 62
     ce8:	df 91       	pop	r29
     cea:	cf 91       	pop	r28
     cec:	08 95       	ret

00000cee <rs485_deinit>:
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     cee:	80 e1       	ldi	r24, 0x10	; 16
     cf0:	e0 e4       	ldi	r30, 0x40	; 64
     cf2:	f6 e0       	ldi	r31, 0x06	; 6
     cf4:	86 83       	std	Z+6, r24	; 0x06
		sysclk_disable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
		sysclk_disable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     cf6:	60 e1       	ldi	r22, 0x10	; 16
     cf8:	83 e0       	ldi	r24, 0x03	; 3
     cfa:	0e 94 56 14 	call	0x28ac	; 0x28ac <sysclk_disable_module>
     cfe:	40 e0       	ldi	r20, 0x00	; 0
     d00:	50 e0       	ldi	r21, 0x00	; 0
     d02:	68 e0       	ldi	r22, 0x08	; 8
     d04:	80 e4       	ldi	r24, 0x40	; 64
     d06:	96 e0       	ldi	r25, 0x06	; 6
     d08:	0e 94 9f 14 	call	0x293e	; 0x293e <ioport_configure_port_pin>
     d0c:	40 e0       	ldi	r20, 0x00	; 0
     d0e:	50 e0       	ldi	r21, 0x00	; 0
     d10:	64 e0       	ldi	r22, 0x04	; 4
     d12:	80 e4       	ldi	r24, 0x40	; 64
     d14:	96 e0       	ldi	r25, 0x06	; 6
     d16:	0e 94 9f 14 	call	0x293e	; 0x293e <ioport_configure_port_pin>
	sysclk_disable_peripheral_clock(&RS485_UART);	
	
	ioport_configure_pin(IOPORT_CREATE_PIN(PORTC, 3), IOPORT_DIR_INPUT);
	ioport_configure_pin(IOPORT_CREATE_PIN(PORTC, 2), IOPORT_DIR_INPUT);
	
	dma_disable();
     d1a:	0a cb       	rjmp	.-2540   	; 0x330 <dma_disable>
     d1c:	08 95       	ret

00000d1e <adc_handler>:


volatile int16_t adc_value;

static void adc_handler(ADC_t *adc, uint8_t ch_mask, adc_result_t result)
{
     d1e:	0f 93       	push	r16
     d20:	1f 93       	push	r17
	static uint32_t filter_var = 0;
	
	filter_var = filter_var - (filter_var >> FILTER_DIS) +  (uint32_t)result;
     d22:	80 91 c3 20 	lds	r24, 0x20C3
     d26:	90 91 c4 20 	lds	r25, 0x20C4
     d2a:	a0 91 c5 20 	lds	r26, 0x20C5
     d2e:	b0 91 c6 20 	lds	r27, 0x20C6
     d32:	8c 01       	movw	r16, r24
     d34:	9d 01       	movw	r18, r26
     d36:	68 94       	set
     d38:	13 f8       	bld	r1, 3
     d3a:	36 95       	lsr	r19
     d3c:	27 95       	ror	r18
     d3e:	17 95       	ror	r17
     d40:	07 95       	ror	r16
     d42:	16 94       	lsr	r1
     d44:	d1 f7       	brne	.-12     	; 0xd3a <adc_handler+0x1c>
     d46:	80 1b       	sub	r24, r16
     d48:	91 0b       	sbc	r25, r17
     d4a:	a2 0b       	sbc	r26, r18
     d4c:	b3 0b       	sbc	r27, r19
     d4e:	84 0f       	add	r24, r20
     d50:	95 1f       	adc	r25, r21
     d52:	a1 1d       	adc	r26, r1
     d54:	b1 1d       	adc	r27, r1
     d56:	80 93 c3 20 	sts	0x20C3, r24
     d5a:	90 93 c4 20 	sts	0x20C4, r25
     d5e:	a0 93 c5 20 	sts	0x20C5, r26
     d62:	b0 93 c6 20 	sts	0x20C6, r27
	result = ((uint16_t)(filter_var >> FILTER_DIS));
     d66:	68 94       	set
     d68:	13 f8       	bld	r1, 3
     d6a:	b6 95       	lsr	r27
     d6c:	a7 95       	ror	r26
     d6e:	97 95       	ror	r25
     d70:	87 95       	ror	r24
     d72:	16 94       	lsr	r1
     d74:	d1 f7       	brne	.-12     	; 0xd6a <adc_handler+0x4c>
	
	adc_value = result - XMEGA_FIXED_OFFSET - 0x07FF;
     d76:	8d 5b       	subi	r24, 0xBD	; 189
     d78:	98 40       	sbci	r25, 0x08	; 8
     d7a:	80 93 ed 23 	sts	0x23ED, r24
     d7e:	90 93 ee 23 	sts	0x23EE, r25
	//gpio_toggle_pin(LED_GREEN_O);
}
     d82:	1f 91       	pop	r17
     d84:	0f 91       	pop	r16
     d86:	08 95       	ret

00000d88 <init_adc>:

uint8_t init_adc(void)
{
     d88:	0f 93       	push	r16
     d8a:	1f 93       	push	r17
     d8c:	cf 93       	push	r28
     d8e:	df 93       	push	r29
     d90:	cd b7       	in	r28, 0x3d	; 61
     d92:	de b7       	in	r29, 0x3e	; 62
     d94:	2b 97       	sbiw	r28, 0x0b	; 11
     d96:	cd bf       	out	0x3d, r28	; 61
     d98:	de bf       	out	0x3e, r29	; 62
	
	struct adc_config         adc_conf;
	struct adc_channel_config adcch_conf;
	
	// Initialize configuration structures.
	adc_read_configuration(&ADCA, &adc_conf);
     d9a:	be 01       	movw	r22, r28
     d9c:	6f 5f       	subi	r22, 0xFF	; 255
     d9e:	7f 4f       	sbci	r23, 0xFF	; 255
     da0:	80 e0       	ldi	r24, 0x00	; 0
     da2:	92 e0       	ldi	r25, 0x02	; 2
     da4:	f8 d1       	rcall	.+1008   	; 0x1196 <adc_read_configuration>
	adcch_read_configuration(&ADCA, ADC_CH0, &adcch_conf);
     da6:	ae 01       	movw	r20, r28
     da8:	48 5f       	subi	r20, 0xF8	; 248
     daa:	5f 4f       	sbci	r21, 0xFF	; 255
     dac:	61 e0       	ldi	r22, 0x01	; 1
     dae:	80 e0       	ldi	r24, 0x00	; 0
     db0:	92 e0       	ldi	r25, 0x02	; 2
     db2:	4d d2       	rcall	.+1178   	; 0x124e <adcch_read_configuration>
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_disable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
     db4:	8a 85       	ldd	r24, Y+10	; 0x0a
     db6:	8c 7f       	andi	r24, 0xFC	; 252
     db8:	8a 87       	std	Y+10, r24	; 0x0a
	
	adcch_disable_interrupt(&adcch_conf);
	adcch_write_configuration(&ADCA, ADC_CH0, &adcch_conf);
     dba:	ae 01       	movw	r20, r28
     dbc:	48 5f       	subi	r20, 0xF8	; 248
     dbe:	5f 4f       	sbci	r21, 0xFF	; 255
     dc0:	61 e0       	ldi	r22, 0x01	; 1
     dc2:	80 e0       	ldi	r24, 0x00	; 0
     dc4:	92 e0       	ldi	r25, 0x02	; 2
     dc6:	0a d2       	rcall	.+1044   	; 0x11dc <adcch_write_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     dc8:	8a 81       	ldd	r24, Y+2	; 0x02
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     dca:	9b 81       	ldd	r25, Y+3	; 0x03
     dcc:	9f 78       	andi	r25, 0x8F	; 143
	conf->refctrl |= ref;
     dce:	90 62       	ori	r25, 0x20	; 32
     dd0:	9b 83       	std	Y+3, r25	; 0x03
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     dd2:	97 e0       	ldi	r25, 0x07	; 7
     dd4:	9d 83       	std	Y+5, r25	; 0x05
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     dd6:	81 7e       	andi	r24, 0xE1	; 225
     dd8:	8a 83       	std	Y+2, r24	; 0x02
		conf->evctrl = ADC_EVACT_NONE_gc;
     dda:	1c 82       	std	Y+4, r1	; 0x04
	adc_set_conversion_parameters(&adc_conf, ADC_SIGN_OFF, ADC_RES_12,
			ADC_REF_AREFA);
	adc_set_clock_rate(&adc_conf, 10000UL);
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 1, 0);

	adc_write_configuration(&ADCA, &adc_conf);
     ddc:	be 01       	movw	r22, r28
     dde:	6f 5f       	subi	r22, 0xFF	; 255
     de0:	7f 4f       	sbci	r23, 0xFF	; 255
     de2:	80 e0       	ldi	r24, 0x00	; 0
     de4:	92 e0       	ldi	r25, 0x02	; 2
     de6:	95 d1       	rcall	.+810    	; 0x1112 <adc_write_configuration>
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     de8:	81 e0       	ldi	r24, 0x01	; 1
     dea:	88 87       	std	Y+8, r24	; 0x08
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
     dec:	88 e0       	ldi	r24, 0x08	; 8
     dee:	89 87       	std	Y+9, r24	; 0x09
 * \param mode Interrupt mode to set.
 */
static inline void adcch_set_interrupt_mode(struct adc_channel_config *ch_conf,
		enum adcch_mode mode)
{
	ch_conf->intctrl &= ~ADC_CH_INTMODE_gm;
     df0:	8a 85       	ldd	r24, Y+10	; 0x0a
     df2:	83 7f       	andi	r24, 0xF3	; 243
     df4:	8a 87       	std	Y+10, r24	; 0x0a
	 * - interrupt flag set on completed conversion
	 */
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN1, ADCCH_NEG_NONE,1);
	adcch_set_interrupt_mode(&adcch_conf, ADCCH_MODE_COMPLETE);
	//adcch_enable_interrupt(&adcch_conf);
	adc_set_callback(&ADCA, &adc_handler);
     df6:	6f e8       	ldi	r22, 0x8F	; 143
     df8:	76 e0       	ldi	r23, 0x06	; 6
     dfa:	80 e0       	ldi	r24, 0x00	; 0
     dfc:	92 e0       	ldi	r25, 0x02	; 2
     dfe:	7d d0       	rcall	.+250    	; 0xefa <adc_set_callback>

	adcch_write_configuration(&ADCA, ADC_CH0, &adcch_conf);
     e00:	ae 01       	movw	r20, r28
     e02:	48 5f       	subi	r20, 0xF8	; 248
     e04:	5f 4f       	sbci	r21, 0xFF	; 255
     e06:	61 e0       	ldi	r22, 0x01	; 1
     e08:	80 e0       	ldi	r24, 0x00	; 0
     e0a:	92 e0       	ldi	r25, 0x02	; 2
     e0c:	e7 d1       	rcall	.+974    	; 0x11dc <adcch_write_configuration>

	// Enable the ADC
	adc_enable(&ADCA);
     e0e:	80 e0       	ldi	r24, 0x00	; 0
     e10:	92 e0       	ldi	r25, 0x02	; 2
     e12:	9d d0       	rcall	.+314    	; 0xf4e <adc_enable>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     e14:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     e16:	f8 94       	cli
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     e18:	e0 e0       	ldi	r30, 0x00	; 0
     e1a:	f2 e0       	ldi	r31, 0x02	; 2
     e1c:	90 81       	ld	r25, Z
     e1e:	94 60       	ori	r25, 0x04	; 4
     e20:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e22:	8f bf       	out	0x3f, r24	; 63
     e24:	28 e0       	ldi	r18, 0x08	; 8
	adc_start_conversion(&ADCA, ADC_CH0);
	
	uint16_t offset = 0;
     e26:	00 e0       	ldi	r16, 0x00	; 0
     e28:	10 e0       	ldi	r17, 0x00	; 0
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     e2a:	31 e0       	ldi	r19, 0x01	; 1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     e2c:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     e2e:	f8 94       	cli
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     e30:	90 81       	ld	r25, Z
     e32:	94 60       	ori	r25, 0x04	; 4
     e34:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e36:	8f bf       	out	0x3f, r24	; 63
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     e38:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     e3a:	80 ff       	sbrs	r24, 0
     e3c:	fd cf       	rjmp	.-6      	; 0xe38 <init_adc+0xb0>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     e3e:	36 83       	std	Z+6, r19	; 0x06
		/* Do one conversion to find offset */
		adc_start_conversion(&ADCA, ADC_CH0);
		adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);

		/* Accumulate conversion results */
		offset += adc_get_result(&ADCA, ADC_CH0);
     e40:	84 a1       	ldd	r24, Z+36	; 0x24
     e42:	95 a1       	ldd	r25, Z+37	; 0x25
     e44:	08 0f       	add	r16, r24
     e46:	19 1f       	adc	r17, r25
     e48:	21 50       	subi	r18, 0x01	; 1
	adc_enable(&ADCA);
	adc_start_conversion(&ADCA, ADC_CH0);
	
	uint16_t offset = 0;
	/* Sum 16 samples */
	for (uint8_t i = 0; i < 8; i++) {
     e4a:	81 f7       	brne	.-32     	; 0xe2c <init_adc+0xa4>

		/* Accumulate conversion results */
		offset += adc_get_result(&ADCA, ADC_CH0);
	}
	
	adc_disable(&ADCA);
     e4c:	80 e0       	ldi	r24, 0x00	; 0
     e4e:	92 e0       	ldi	r25, 0x02	; 2
     e50:	95 d0       	rcall	.+298    	; 0xf7c <adc_disable>
		conf->ctrlb |= ADC_FREERUN_bm;
		break;

#if ADC_NR_OF_CHANNELS > 1
	case ADC_TRIG_FREERUN_SWEEP:
		conf->ctrlb |= ADC_FREERUN_bm;
     e52:	8a 81       	ldd	r24, Y+2	; 0x02
     e54:	88 60       	ori	r24, 0x08	; 8
     e56:	8a 83       	std	Y+2, r24	; 0x02
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
     e58:	1c 82       	std	Y+4, r1	; 0x04
	
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_FREERUN_SWEEP, 1, 0);
	adc_write_configuration(&ADCA, &adc_conf);
     e5a:	be 01       	movw	r22, r28
     e5c:	6f 5f       	subi	r22, 0xFF	; 255
     e5e:	7f 4f       	sbci	r23, 0xFF	; 255
     e60:	80 e0       	ldi	r24, 0x00	; 0
     e62:	92 e0       	ldi	r25, 0x02	; 2
     e64:	56 d1       	rcall	.+684    	; 0x1112 <adc_write_configuration>
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
     e66:	8a 85       	ldd	r24, Y+10	; 0x0a
     e68:	8c 7f       	andi	r24, 0xFC	; 252
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
     e6a:	81 60       	ori	r24, 0x01	; 1
     e6c:	8a 87       	std	Y+10, r24	; 0x0a
	
	adcch_enable_interrupt(&adcch_conf);
	adcch_write_configuration(&ADCA, ADC_CH0, &adcch_conf);
     e6e:	ae 01       	movw	r20, r28
     e70:	48 5f       	subi	r20, 0xF8	; 248
     e72:	5f 4f       	sbci	r21, 0xFF	; 255
     e74:	61 e0       	ldi	r22, 0x01	; 1
     e76:	80 e0       	ldi	r24, 0x00	; 0
     e78:	92 e0       	ldi	r25, 0x02	; 2
     e7a:	b0 d1       	rcall	.+864    	; 0x11dc <adcch_write_configuration>
	
	adc_enable(&ADCA);
     e7c:	80 e0       	ldi	r24, 0x00	; 0
     e7e:	92 e0       	ldi	r25, 0x02	; 2
     e80:	66 d0       	rcall	.+204    	; 0xf4e <adc_enable>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     e82:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     e84:	f8 94       	cli
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     e86:	e0 e0       	ldi	r30, 0x00	; 0
     e88:	f2 e0       	ldi	r31, 0x02	; 2
     e8a:	90 81       	ld	r25, Z
     e8c:	94 60       	ori	r25, 0x04	; 4
     e8e:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e90:	8f bf       	out	0x3f, r24	; 63
	adc_start_conversion(&ADCA, ADC_CH0);
	
	if((offset/8) > 200) {
     e92:	81 e0       	ldi	r24, 0x01	; 1
     e94:	08 34       	cpi	r16, 0x48	; 72
     e96:	16 40       	sbci	r17, 0x06	; 6
     e98:	08 f4       	brcc	.+2      	; 0xe9c <init_adc+0x114>
     e9a:	80 e0       	ldi	r24, 0x00	; 0
		return true;
	}
	
	return false;
     e9c:	2b 96       	adiw	r28, 0x0b	; 11
     e9e:	cd bf       	out	0x3d, r28	; 61
     ea0:	de bf       	out	0x3e, r29	; 62
     ea2:	df 91       	pop	r29
     ea4:	cf 91       	pop	r28
     ea6:	1f 91       	pop	r17
     ea8:	0f 91       	pop	r16
     eaa:	08 95       	ret

00000eac <fifo_init>:
 */

#include "fifo.h"

int fifo_init(fifo_desc_t *fifo_desc, void *buffer, uint8_t size)
{
     eac:	fc 01       	movw	r30, r24
	// ... and must fit in a uint8_t. Since the read and write indexes are using a
	// double-index range implementation, the max FIFO size is thus 128 items.
	Assert (size <= 128);

	// Fifo starts empty.
	fifo_desc->read_index  = 0;
     eae:	12 82       	std	Z+2, r1	; 0x02
	fifo_desc->write_index = 0;
     eb0:	13 82       	std	Z+3, r1	; 0x03

	// Save the size parameter.
	fifo_desc->size = size;
     eb2:	44 83       	std	Z+4, r20	; 0x04

	// Create a mask to speed up the FIFO management (index swapping).
	fifo_desc->mask = (2 * (uint16_t)size) - 1;
     eb4:	44 0f       	add	r20, r20
     eb6:	41 50       	subi	r20, 0x01	; 1
     eb8:	45 83       	std	Z+5, r20	; 0x05

	// Save the buffer pointer.
	fifo_desc->buffer.u8ptr = buffer;
     eba:	60 83       	st	Z, r22
     ebc:	71 83       	std	Z+1, r23	; 0x01

	return FIFO_OK;
}
     ebe:	80 e0       	ldi	r24, 0x00	; 0
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	08 95       	ret

00000ec4 <board_init>:
     ec4:	41 e0       	ldi	r20, 0x01	; 1
     ec6:	50 e0       	ldi	r21, 0x00	; 0
     ec8:	64 e0       	ldi	r22, 0x04	; 4
     eca:	80 e8       	ldi	r24, 0x80	; 128
     ecc:	96 e0       	ldi	r25, 0x06	; 6
     ece:	0e 94 9f 14 	call	0x293e	; 0x293e <ioport_configure_port_pin>
     ed2:	41 e0       	ldi	r20, 0x01	; 1
     ed4:	50 e0       	ldi	r21, 0x00	; 0
     ed6:	64 e0       	ldi	r22, 0x04	; 4
     ed8:	80 e6       	ldi	r24, 0x60	; 96
     eda:	96 e0       	ldi	r25, 0x06	; 6
     edc:	0e 94 9f 14 	call	0x293e	; 0x293e <ioport_configure_port_pin>
     ee0:	41 e0       	ldi	r20, 0x01	; 1
     ee2:	50 e0       	ldi	r21, 0x00	; 0
     ee4:	60 e1       	ldi	r22, 0x10	; 16
     ee6:	80 e4       	ldi	r24, 0x40	; 64
     ee8:	96 e0       	ldi	r25, 0x06	; 6
     eea:	0e 94 9f 14 	call	0x293e	; 0x293e <ioport_configure_port_pin>
	ioport_configure_pin(DIR_RS485_O, IOPORT_DIR_OUTPUT | IOPORT_INIT_LOW);

	
	#ifdef CONF_BOARD_ENABLE_TWI
		// Use the internal pullups for SDA and SCL
		TWI_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDAND_gc;
     eee:	e0 e4       	ldi	r30, 0x40	; 64
     ef0:	f6 e0       	ldi	r31, 0x06	; 6
     ef2:	88 e2       	ldi	r24, 0x28	; 40
     ef4:	80 8b       	std	Z+16, r24	; 0x10
		TWI_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDAND_gc;
     ef6:	81 8b       	std	Z+17, r24	; 0x11
     ef8:	08 95       	ret

00000efa <adc_set_callback>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     efa:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     efc:	f8 94       	cli
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     efe:	81 15       	cp	r24, r1
     f00:	92 40       	sbci	r25, 0x02	; 2
     f02:	21 f4       	brne	.+8      	; 0xf0c <adc_set_callback+0x12>
		adca_callback = callback;
     f04:	60 93 ef 23 	sts	0x23EF, r22
     f08:	70 93 f0 23 	sts	0x23F0, r23
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f0c:	2f bf       	out	0x3f, r18	; 63
     f0e:	08 95       	ret

00000f10 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     f10:	81 15       	cp	r24, r1
     f12:	92 40       	sbci	r25, 0x02	; 2
     f14:	61 f4       	brne	.+24     	; 0xf2e <adc_enable_clock+0x1e>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     f16:	80 91 c7 20 	lds	r24, 0x20C7
     f1a:	91 e0       	ldi	r25, 0x01	; 1
     f1c:	98 0f       	add	r25, r24
     f1e:	90 93 c7 20 	sts	0x20C7, r25
     f22:	81 11       	cpse	r24, r1
     f24:	04 c0       	rjmp	.+8      	; 0xf2e <adc_enable_clock+0x1e>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     f26:	62 e0       	ldi	r22, 0x02	; 2
     f28:	81 e0       	ldi	r24, 0x01	; 1
     f2a:	0c 94 4a 14 	jmp	0x2894	; 0x2894 <sysclk_enable_module>
     f2e:	08 95       	ret

00000f30 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     f30:	81 15       	cp	r24, r1
     f32:	92 40       	sbci	r25, 0x02	; 2
     f34:	59 f4       	brne	.+22     	; 0xf4c <adc_disable_clock+0x1c>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     f36:	80 91 c7 20 	lds	r24, 0x20C7
     f3a:	81 50       	subi	r24, 0x01	; 1
     f3c:	80 93 c7 20 	sts	0x20C7, r24
     f40:	81 11       	cpse	r24, r1
     f42:	04 c0       	rjmp	.+8      	; 0xf4c <adc_disable_clock+0x1c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     f44:	62 e0       	ldi	r22, 0x02	; 2
     f46:	81 e0       	ldi	r24, 0x01	; 1
     f48:	0c 94 56 14 	jmp	0x28ac	; 0x28ac <sysclk_disable_module>
     f4c:	08 95       	ret

00000f4e <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     f4e:	1f 93       	push	r17
     f50:	cf 93       	push	r28
     f52:	df 93       	push	r29
     f54:	ec 01       	movw	r28, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     f56:	1f b7       	in	r17, 0x3f	; 63
	cpu_irq_disable();
     f58:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     f5a:	da df       	rcall	.-76     	; 0xf10 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     f5c:	88 81       	ld	r24, Y
     f5e:	81 60       	ori	r24, 0x01	; 1
     f60:	88 83       	st	Y, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f62:	1f bf       	out	0x3f, r17	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     f64:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     f66:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     f68:	ea e9       	ldi	r30, 0x9A	; 154
     f6a:	f4 e2       	ldi	r31, 0x24	; 36
     f6c:	90 81       	ld	r25, Z
     f6e:	9f 5f       	subi	r25, 0xFF	; 255
     f70:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f72:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     f74:	df 91       	pop	r29
     f76:	cf 91       	pop	r28
     f78:	1f 91       	pop	r17
     f7a:	08 95       	ret

00000f7c <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
     f7c:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     f7e:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
     f80:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA &= ~ADC_ENABLE_bm;
     f82:	fc 01       	movw	r30, r24
     f84:	20 81       	ld	r18, Z
     f86:	2e 7f       	andi	r18, 0xFE	; 254
     f88:	20 83       	st	Z, r18
	adc_disable_clock(adc);
     f8a:	d2 df       	rcall	.-92     	; 0xf30 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f8c:	cf bf       	out	0x3f, r28	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     f8e:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     f90:	f8 94       	cli
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
     f92:	ea e9       	ldi	r30, 0x9A	; 154
     f94:	f4 e2       	ldi	r31, 0x24	; 36
     f96:	90 81       	ld	r25, Z
     f98:	91 50       	subi	r25, 0x01	; 1
     f9a:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f9c:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
     f9e:	cf 91       	pop	r28
     fa0:	08 95       	ret

00000fa2 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     fa2:	1f 92       	push	r1
     fa4:	0f 92       	push	r0
     fa6:	0f b6       	in	r0, 0x3f	; 63
     fa8:	0f 92       	push	r0
     faa:	11 24       	eor	r1, r1
     fac:	2f 93       	push	r18
     fae:	3f 93       	push	r19
     fb0:	4f 93       	push	r20
     fb2:	5f 93       	push	r21
     fb4:	6f 93       	push	r22
     fb6:	7f 93       	push	r23
     fb8:	8f 93       	push	r24
     fba:	9f 93       	push	r25
     fbc:	af 93       	push	r26
     fbe:	bf 93       	push	r27
     fc0:	ef 93       	push	r30
     fc2:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     fc4:	e0 e0       	ldi	r30, 0x00	; 0
     fc6:	f2 e0       	ldi	r31, 0x02	; 2
     fc8:	44 a1       	ldd	r20, Z+36	; 0x24
     fca:	55 a1       	ldd	r21, Z+37	; 0x25
     fcc:	e0 91 ef 23 	lds	r30, 0x23EF
     fd0:	f0 91 f0 23 	lds	r31, 0x23F0
     fd4:	61 e0       	ldi	r22, 0x01	; 1
     fd6:	80 e0       	ldi	r24, 0x00	; 0
     fd8:	92 e0       	ldi	r25, 0x02	; 2
     fda:	09 95       	icall
}
     fdc:	ff 91       	pop	r31
     fde:	ef 91       	pop	r30
     fe0:	bf 91       	pop	r27
     fe2:	af 91       	pop	r26
     fe4:	9f 91       	pop	r25
     fe6:	8f 91       	pop	r24
     fe8:	7f 91       	pop	r23
     fea:	6f 91       	pop	r22
     fec:	5f 91       	pop	r21
     fee:	4f 91       	pop	r20
     ff0:	3f 91       	pop	r19
     ff2:	2f 91       	pop	r18
     ff4:	0f 90       	pop	r0
     ff6:	0f be       	out	0x3f, r0	; 63
     ff8:	0f 90       	pop	r0
     ffa:	1f 90       	pop	r1
     ffc:	18 95       	reti

00000ffe <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     ffe:	1f 92       	push	r1
    1000:	0f 92       	push	r0
    1002:	0f b6       	in	r0, 0x3f	; 63
    1004:	0f 92       	push	r0
    1006:	11 24       	eor	r1, r1
    1008:	2f 93       	push	r18
    100a:	3f 93       	push	r19
    100c:	4f 93       	push	r20
    100e:	5f 93       	push	r21
    1010:	6f 93       	push	r22
    1012:	7f 93       	push	r23
    1014:	8f 93       	push	r24
    1016:	9f 93       	push	r25
    1018:	af 93       	push	r26
    101a:	bf 93       	push	r27
    101c:	ef 93       	push	r30
    101e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    1020:	e8 e2       	ldi	r30, 0x28	; 40
    1022:	f2 e0       	ldi	r31, 0x02	; 2
    1024:	44 81       	ldd	r20, Z+4	; 0x04
    1026:	55 81       	ldd	r21, Z+5	; 0x05
    1028:	e0 91 ef 23 	lds	r30, 0x23EF
    102c:	f0 91 f0 23 	lds	r31, 0x23F0
    1030:	62 e0       	ldi	r22, 0x02	; 2
    1032:	80 e0       	ldi	r24, 0x00	; 0
    1034:	92 e0       	ldi	r25, 0x02	; 2
    1036:	09 95       	icall
}
    1038:	ff 91       	pop	r31
    103a:	ef 91       	pop	r30
    103c:	bf 91       	pop	r27
    103e:	af 91       	pop	r26
    1040:	9f 91       	pop	r25
    1042:	8f 91       	pop	r24
    1044:	7f 91       	pop	r23
    1046:	6f 91       	pop	r22
    1048:	5f 91       	pop	r21
    104a:	4f 91       	pop	r20
    104c:	3f 91       	pop	r19
    104e:	2f 91       	pop	r18
    1050:	0f 90       	pop	r0
    1052:	0f be       	out	0x3f, r0	; 63
    1054:	0f 90       	pop	r0
    1056:	1f 90       	pop	r1
    1058:	18 95       	reti

0000105a <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    105a:	1f 92       	push	r1
    105c:	0f 92       	push	r0
    105e:	0f b6       	in	r0, 0x3f	; 63
    1060:	0f 92       	push	r0
    1062:	11 24       	eor	r1, r1
    1064:	2f 93       	push	r18
    1066:	3f 93       	push	r19
    1068:	4f 93       	push	r20
    106a:	5f 93       	push	r21
    106c:	6f 93       	push	r22
    106e:	7f 93       	push	r23
    1070:	8f 93       	push	r24
    1072:	9f 93       	push	r25
    1074:	af 93       	push	r26
    1076:	bf 93       	push	r27
    1078:	ef 93       	push	r30
    107a:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    107c:	e0 e3       	ldi	r30, 0x30	; 48
    107e:	f2 e0       	ldi	r31, 0x02	; 2
    1080:	44 81       	ldd	r20, Z+4	; 0x04
    1082:	55 81       	ldd	r21, Z+5	; 0x05
    1084:	e0 91 ef 23 	lds	r30, 0x23EF
    1088:	f0 91 f0 23 	lds	r31, 0x23F0
    108c:	64 e0       	ldi	r22, 0x04	; 4
    108e:	80 e0       	ldi	r24, 0x00	; 0
    1090:	92 e0       	ldi	r25, 0x02	; 2
    1092:	09 95       	icall
}
    1094:	ff 91       	pop	r31
    1096:	ef 91       	pop	r30
    1098:	bf 91       	pop	r27
    109a:	af 91       	pop	r26
    109c:	9f 91       	pop	r25
    109e:	8f 91       	pop	r24
    10a0:	7f 91       	pop	r23
    10a2:	6f 91       	pop	r22
    10a4:	5f 91       	pop	r21
    10a6:	4f 91       	pop	r20
    10a8:	3f 91       	pop	r19
    10aa:	2f 91       	pop	r18
    10ac:	0f 90       	pop	r0
    10ae:	0f be       	out	0x3f, r0	; 63
    10b0:	0f 90       	pop	r0
    10b2:	1f 90       	pop	r1
    10b4:	18 95       	reti

000010b6 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    10b6:	1f 92       	push	r1
    10b8:	0f 92       	push	r0
    10ba:	0f b6       	in	r0, 0x3f	; 63
    10bc:	0f 92       	push	r0
    10be:	11 24       	eor	r1, r1
    10c0:	2f 93       	push	r18
    10c2:	3f 93       	push	r19
    10c4:	4f 93       	push	r20
    10c6:	5f 93       	push	r21
    10c8:	6f 93       	push	r22
    10ca:	7f 93       	push	r23
    10cc:	8f 93       	push	r24
    10ce:	9f 93       	push	r25
    10d0:	af 93       	push	r26
    10d2:	bf 93       	push	r27
    10d4:	ef 93       	push	r30
    10d6:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    10d8:	e8 e3       	ldi	r30, 0x38	; 56
    10da:	f2 e0       	ldi	r31, 0x02	; 2
    10dc:	44 81       	ldd	r20, Z+4	; 0x04
    10de:	55 81       	ldd	r21, Z+5	; 0x05
    10e0:	e0 91 ef 23 	lds	r30, 0x23EF
    10e4:	f0 91 f0 23 	lds	r31, 0x23F0
    10e8:	68 e0       	ldi	r22, 0x08	; 8
    10ea:	80 e0       	ldi	r24, 0x00	; 0
    10ec:	92 e0       	ldi	r25, 0x02	; 2
    10ee:	09 95       	icall
}
    10f0:	ff 91       	pop	r31
    10f2:	ef 91       	pop	r30
    10f4:	bf 91       	pop	r27
    10f6:	af 91       	pop	r26
    10f8:	9f 91       	pop	r25
    10fa:	8f 91       	pop	r24
    10fc:	7f 91       	pop	r23
    10fe:	6f 91       	pop	r22
    1100:	5f 91       	pop	r21
    1102:	4f 91       	pop	r20
    1104:	3f 91       	pop	r19
    1106:	2f 91       	pop	r18
    1108:	0f 90       	pop	r0
    110a:	0f be       	out	0x3f, r0	; 63
    110c:	0f 90       	pop	r0
    110e:	1f 90       	pop	r1
    1110:	18 95       	reti

00001112 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    1112:	df 92       	push	r13
    1114:	ef 92       	push	r14
    1116:	ff 92       	push	r15
    1118:	0f 93       	push	r16
    111a:	1f 93       	push	r17
    111c:	cf 93       	push	r28
    111e:	df 93       	push	r29
    1120:	ec 01       	movw	r28, r24
    1122:	8b 01       	movw	r16, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    1124:	c1 15       	cp	r28, r1
    1126:	82 e0       	ldi	r24, 0x02	; 2
    1128:	d8 07       	cpc	r29, r24
    112a:	69 f5       	brne	.+90     	; 0x1186 <adc_write_configuration+0x74>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    112c:	61 e2       	ldi	r22, 0x21	; 33
    112e:	70 e0       	ldi	r23, 0x00	; 0
    1130:	82 e0       	ldi	r24, 0x02	; 2
    1132:	0e 94 b8 1a 	call	0x3570	; 0x3570 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    1136:	e8 2e       	mov	r14, r24
    1138:	f1 2c       	mov	r15, r1
    113a:	60 e2       	ldi	r22, 0x20	; 32
    113c:	70 e0       	ldi	r23, 0x00	; 0
    113e:	82 e0       	ldi	r24, 0x02	; 2
    1140:	0e 94 b8 1a 	call	0x3570	; 0x3570 <nvm_read_byte>
		data <<= 8;
    1144:	fe 2c       	mov	r15, r14
    1146:	ee 24       	eor	r14, r14
		data |= nvm_read_production_signature_row(ADCACAL0);
    1148:	e8 2a       	or	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    114a:	df b6       	in	r13, 0x3f	; 63
	cpu_irq_disable();
    114c:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    114e:	ce 01       	movw	r24, r28
    1150:	df de       	rcall	.-578    	; 0xf10 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    1152:	28 81       	ld	r18, Y

	adc->CTRLA = ADC_FLUSH_bm;
    1154:	82 e0       	ldi	r24, 0x02	; 2
    1156:	88 83       	st	Y, r24
	adc->CAL = cal;
    1158:	ec 86       	std	Y+12, r14	; 0x0c
    115a:	fd 86       	std	Y+13, r15	; 0x0d
	adc->CMP = conf->cmp;
    115c:	f8 01       	movw	r30, r16
    115e:	85 81       	ldd	r24, Z+5	; 0x05
    1160:	96 81       	ldd	r25, Z+6	; 0x06
    1162:	88 8f       	std	Y+24, r24	; 0x18
    1164:	99 8f       	std	Y+25, r25	; 0x19
	adc->REFCTRL = conf->refctrl;
    1166:	82 81       	ldd	r24, Z+2	; 0x02
    1168:	8a 83       	std	Y+2, r24	; 0x02
	adc->PRESCALER = conf->prescaler;
    116a:	84 81       	ldd	r24, Z+4	; 0x04
    116c:	8c 83       	std	Y+4, r24	; 0x04
	adc->EVCTRL = conf->evctrl;
    116e:	83 81       	ldd	r24, Z+3	; 0x03
    1170:	8b 83       	std	Y+3, r24	; 0x03
	adc->CTRLB = conf->ctrlb;
    1172:	81 81       	ldd	r24, Z+1	; 0x01
    1174:	89 83       	std	Y+1, r24	; 0x01
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
	enable = adc->CTRLA & ADC_ENABLE_bm;
    1176:	82 2f       	mov	r24, r18
    1178:	81 70       	andi	r24, 0x01	; 1
	adc->REFCTRL = conf->refctrl;
	adc->PRESCALER = conf->prescaler;
	adc->EVCTRL = conf->evctrl;
	adc->CTRLB = conf->ctrlb;

	adc->CTRLA = enable | conf->ctrla;
    117a:	90 81       	ld	r25, Z
    117c:	89 2b       	or	r24, r25
    117e:	88 83       	st	Y, r24

	adc_disable_clock(adc);
    1180:	ce 01       	movw	r24, r28
    1182:	d6 de       	rcall	.-596    	; 0xf30 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1184:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    1186:	df 91       	pop	r29
    1188:	cf 91       	pop	r28
    118a:	1f 91       	pop	r17
    118c:	0f 91       	pop	r16
    118e:	ff 90       	pop	r15
    1190:	ef 90       	pop	r14
    1192:	df 90       	pop	r13
    1194:	08 95       	ret

00001196 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    1196:	ff 92       	push	r15
    1198:	0f 93       	push	r16
    119a:	1f 93       	push	r17
    119c:	cf 93       	push	r28
    119e:	df 93       	push	r29
    11a0:	ec 01       	movw	r28, r24
    11a2:	8b 01       	movw	r16, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    11a4:	ff b6       	in	r15, 0x3f	; 63
	cpu_irq_disable();
    11a6:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    11a8:	b3 de       	rcall	.-666    	; 0xf10 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    11aa:	88 81       	ld	r24, Y
    11ac:	80 7c       	andi	r24, 0xC0	; 192
    11ae:	f8 01       	movw	r30, r16
    11b0:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    11b2:	88 8d       	ldd	r24, Y+24	; 0x18
    11b4:	99 8d       	ldd	r25, Y+25	; 0x19
    11b6:	85 83       	std	Z+5, r24	; 0x05
    11b8:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    11ba:	8a 81       	ldd	r24, Y+2	; 0x02
    11bc:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    11be:	8c 81       	ldd	r24, Y+4	; 0x04
    11c0:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    11c2:	8b 81       	ldd	r24, Y+3	; 0x03
    11c4:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    11c6:	89 81       	ldd	r24, Y+1	; 0x01
    11c8:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
    11ca:	ce 01       	movw	r24, r28
    11cc:	b1 de       	rcall	.-670    	; 0xf30 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    11ce:	ff be       	out	0x3f, r15	; 63

	cpu_irq_restore(flags);
}
    11d0:	df 91       	pop	r29
    11d2:	cf 91       	pop	r28
    11d4:	1f 91       	pop	r17
    11d6:	0f 91       	pop	r16
    11d8:	ff 90       	pop	r15
    11da:	08 95       	ret

000011dc <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    11dc:	cf 92       	push	r12
    11de:	df 92       	push	r13
    11e0:	ef 92       	push	r14
    11e2:	ff 92       	push	r15
    11e4:	0f 93       	push	r16
    11e6:	1f 93       	push	r17
    11e8:	cf 93       	push	r28
    11ea:	df 93       	push	r29
    11ec:	7c 01       	movw	r14, r24
    11ee:	d6 2e       	mov	r13, r22
    11f0:	8a 01       	movw	r16, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    11f2:	86 2f       	mov	r24, r22
    11f4:	83 70       	andi	r24, 0x03	; 3
    11f6:	29 f4       	brne	.+10     	; 0x1202 <adcch_write_configuration+0x26>
		index += 2;
		ch_mask >>= 2;
    11f8:	96 2f       	mov	r25, r22
    11fa:	96 95       	lsr	r25
    11fc:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    11fe:	82 e0       	ldi	r24, 0x02	; 2
    1200:	02 c0       	rjmp	.+4      	; 0x1206 <adcch_write_configuration+0x2a>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1202:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
static __always_inline ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    1204:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    1206:	90 ff       	sbrs	r25, 0
		index++;
    1208:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    120a:	e7 01       	movw	r28, r14
    120c:	a0 96       	adiw	r28, 0x20	; 32
    120e:	98 e0       	ldi	r25, 0x08	; 8
    1210:	89 9f       	mul	r24, r25
    1212:	c0 0d       	add	r28, r0
    1214:	d1 1d       	adc	r29, r1
    1216:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1218:	cf b6       	in	r12, 0x3f	; 63
	cpu_irq_disable();
    121a:	f8 94       	cli
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    121c:	c7 01       	movw	r24, r14
    121e:	78 de       	rcall	.-784    	; 0xf10 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    1220:	f8 01       	movw	r30, r16
    1222:	80 81       	ld	r24, Z
    1224:	88 83       	st	Y, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    1226:	82 81       	ldd	r24, Z+2	; 0x02
    1228:	8a 83       	std	Y+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    122a:	81 81       	ldd	r24, Z+1	; 0x01
    122c:	89 83       	std	Y+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    122e:	d0 fe       	sbrs	r13, 0
    1230:	02 c0       	rjmp	.+4      	; 0x1236 <adcch_write_configuration+0x5a>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    1232:	83 81       	ldd	r24, Z+3	; 0x03
    1234:	8e 83       	std	Y+6, r24	; 0x06
	}
	adc_disable_clock(adc);
    1236:	c7 01       	movw	r24, r14
    1238:	7b de       	rcall	.-778    	; 0xf30 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    123a:	cf be       	out	0x3f, r12	; 63

	cpu_irq_restore(flags);
}
    123c:	df 91       	pop	r29
    123e:	cf 91       	pop	r28
    1240:	1f 91       	pop	r17
    1242:	0f 91       	pop	r16
    1244:	ff 90       	pop	r15
    1246:	ef 90       	pop	r14
    1248:	df 90       	pop	r13
    124a:	cf 90       	pop	r12
    124c:	08 95       	ret

0000124e <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    124e:	cf 92       	push	r12
    1250:	df 92       	push	r13
    1252:	ef 92       	push	r14
    1254:	ff 92       	push	r15
    1256:	0f 93       	push	r16
    1258:	1f 93       	push	r17
    125a:	cf 93       	push	r28
    125c:	df 93       	push	r29
    125e:	7c 01       	movw	r14, r24
    1260:	d6 2e       	mov	r13, r22
    1262:	ea 01       	movw	r28, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1264:	86 2f       	mov	r24, r22
    1266:	83 70       	andi	r24, 0x03	; 3
    1268:	29 f4       	brne	.+10     	; 0x1274 <adcch_read_configuration+0x26>
		index += 2;
		ch_mask >>= 2;
    126a:	96 2f       	mov	r25, r22
    126c:	96 95       	lsr	r25
    126e:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    1270:	82 e0       	ldi	r24, 0x02	; 2
    1272:	02 c0       	rjmp	.+4      	; 0x1278 <adcch_read_configuration+0x2a>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1274:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
static __always_inline ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    1276:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    1278:	90 ff       	sbrs	r25, 0
		index++;
    127a:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    127c:	87 01       	movw	r16, r14
    127e:	00 5e       	subi	r16, 0xE0	; 224
    1280:	1f 4f       	sbci	r17, 0xFF	; 255
    1282:	98 e0       	ldi	r25, 0x08	; 8
    1284:	89 9f       	mul	r24, r25
    1286:	00 0d       	add	r16, r0
    1288:	11 1d       	adc	r17, r1
    128a:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    128c:	cf b6       	in	r12, 0x3f	; 63
	cpu_irq_disable();
    128e:	f8 94       	cli

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    1290:	c7 01       	movw	r24, r14
    1292:	3e de       	rcall	.-900    	; 0xf10 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    1294:	f8 01       	movw	r30, r16
    1296:	80 81       	ld	r24, Z
    1298:	88 83       	st	Y, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    129a:	82 81       	ldd	r24, Z+2	; 0x02
    129c:	8a 83       	std	Y+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    129e:	81 81       	ldd	r24, Z+1	; 0x01
    12a0:	89 83       	std	Y+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    12a2:	d0 fe       	sbrs	r13, 0
    12a4:	02 c0       	rjmp	.+4      	; 0x12aa <adcch_read_configuration+0x5c>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    12a6:	86 81       	ldd	r24, Z+6	; 0x06
    12a8:	8b 83       	std	Y+3, r24	; 0x03
	}
	adc_disable_clock(adc);
    12aa:	c7 01       	movw	r24, r14
    12ac:	41 de       	rcall	.-894    	; 0xf30 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    12ae:	cf be       	out	0x3f, r12	; 63

	cpu_irq_restore(flags);
}
    12b0:	df 91       	pop	r29
    12b2:	cf 91       	pop	r28
    12b4:	1f 91       	pop	r17
    12b6:	0f 91       	pop	r16
    12b8:	ff 90       	pop	r15
    12ba:	ef 90       	pop	r14
    12bc:	df 90       	pop	r13
    12be:	cf 90       	pop	r12
    12c0:	08 95       	ret

000012c2 <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    12c2:	1f 92       	push	r1
    12c4:	0f 92       	push	r0
    12c6:	0f b6       	in	r0, 0x3f	; 63
    12c8:	0f 92       	push	r0
    12ca:	11 24       	eor	r1, r1
    12cc:	2f 93       	push	r18
    12ce:	3f 93       	push	r19
    12d0:	4f 93       	push	r20
    12d2:	5f 93       	push	r21
    12d4:	6f 93       	push	r22
    12d6:	7f 93       	push	r23
    12d8:	8f 93       	push	r24
    12da:	9f 93       	push	r25
    12dc:	af 93       	push	r26
    12de:	bf 93       	push	r27
    12e0:	ef 93       	push	r30
    12e2:	ff 93       	push	r31
    12e4:	e0 91 fa 20 	lds	r30, 0x20FA
    12e8:	f0 91 fb 20 	lds	r31, 0x20FB
    12ec:	30 97       	sbiw	r30, 0x00	; 0
    12ee:	09 f0       	breq	.+2      	; 0x12f2 <__vector_14+0x30>
    12f0:	09 95       	icall
    12f2:	ff 91       	pop	r31
    12f4:	ef 91       	pop	r30
    12f6:	bf 91       	pop	r27
    12f8:	af 91       	pop	r26
    12fa:	9f 91       	pop	r25
    12fc:	8f 91       	pop	r24
    12fe:	7f 91       	pop	r23
    1300:	6f 91       	pop	r22
    1302:	5f 91       	pop	r21
    1304:	4f 91       	pop	r20
    1306:	3f 91       	pop	r19
    1308:	2f 91       	pop	r18
    130a:	0f 90       	pop	r0
    130c:	0f be       	out	0x3f, r0	; 63
    130e:	0f 90       	pop	r0
    1310:	1f 90       	pop	r1
    1312:	18 95       	reti

00001314 <__vector_15>:
    1314:	1f 92       	push	r1
    1316:	0f 92       	push	r0
    1318:	0f b6       	in	r0, 0x3f	; 63
    131a:	0f 92       	push	r0
    131c:	11 24       	eor	r1, r1
    131e:	2f 93       	push	r18
    1320:	3f 93       	push	r19
    1322:	4f 93       	push	r20
    1324:	5f 93       	push	r21
    1326:	6f 93       	push	r22
    1328:	7f 93       	push	r23
    132a:	8f 93       	push	r24
    132c:	9f 93       	push	r25
    132e:	af 93       	push	r26
    1330:	bf 93       	push	r27
    1332:	ef 93       	push	r30
    1334:	ff 93       	push	r31
    1336:	e0 91 f8 20 	lds	r30, 0x20F8
    133a:	f0 91 f9 20 	lds	r31, 0x20F9
    133e:	30 97       	sbiw	r30, 0x00	; 0
    1340:	09 f0       	breq	.+2      	; 0x1344 <__vector_15+0x30>
    1342:	09 95       	icall
    1344:	ff 91       	pop	r31
    1346:	ef 91       	pop	r30
    1348:	bf 91       	pop	r27
    134a:	af 91       	pop	r26
    134c:	9f 91       	pop	r25
    134e:	8f 91       	pop	r24
    1350:	7f 91       	pop	r23
    1352:	6f 91       	pop	r22
    1354:	5f 91       	pop	r21
    1356:	4f 91       	pop	r20
    1358:	3f 91       	pop	r19
    135a:	2f 91       	pop	r18
    135c:	0f 90       	pop	r0
    135e:	0f be       	out	0x3f, r0	; 63
    1360:	0f 90       	pop	r0
    1362:	1f 90       	pop	r1
    1364:	18 95       	reti

00001366 <__vector_16>:
    1366:	1f 92       	push	r1
    1368:	0f 92       	push	r0
    136a:	0f b6       	in	r0, 0x3f	; 63
    136c:	0f 92       	push	r0
    136e:	11 24       	eor	r1, r1
    1370:	2f 93       	push	r18
    1372:	3f 93       	push	r19
    1374:	4f 93       	push	r20
    1376:	5f 93       	push	r21
    1378:	6f 93       	push	r22
    137a:	7f 93       	push	r23
    137c:	8f 93       	push	r24
    137e:	9f 93       	push	r25
    1380:	af 93       	push	r26
    1382:	bf 93       	push	r27
    1384:	ef 93       	push	r30
    1386:	ff 93       	push	r31
    1388:	e0 91 f6 20 	lds	r30, 0x20F6
    138c:	f0 91 f7 20 	lds	r31, 0x20F7
    1390:	30 97       	sbiw	r30, 0x00	; 0
    1392:	09 f0       	breq	.+2      	; 0x1396 <__vector_16+0x30>
    1394:	09 95       	icall
    1396:	ff 91       	pop	r31
    1398:	ef 91       	pop	r30
    139a:	bf 91       	pop	r27
    139c:	af 91       	pop	r26
    139e:	9f 91       	pop	r25
    13a0:	8f 91       	pop	r24
    13a2:	7f 91       	pop	r23
    13a4:	6f 91       	pop	r22
    13a6:	5f 91       	pop	r21
    13a8:	4f 91       	pop	r20
    13aa:	3f 91       	pop	r19
    13ac:	2f 91       	pop	r18
    13ae:	0f 90       	pop	r0
    13b0:	0f be       	out	0x3f, r0	; 63
    13b2:	0f 90       	pop	r0
    13b4:	1f 90       	pop	r1
    13b6:	18 95       	reti

000013b8 <__vector_17>:
    13b8:	1f 92       	push	r1
    13ba:	0f 92       	push	r0
    13bc:	0f b6       	in	r0, 0x3f	; 63
    13be:	0f 92       	push	r0
    13c0:	11 24       	eor	r1, r1
    13c2:	2f 93       	push	r18
    13c4:	3f 93       	push	r19
    13c6:	4f 93       	push	r20
    13c8:	5f 93       	push	r21
    13ca:	6f 93       	push	r22
    13cc:	7f 93       	push	r23
    13ce:	8f 93       	push	r24
    13d0:	9f 93       	push	r25
    13d2:	af 93       	push	r26
    13d4:	bf 93       	push	r27
    13d6:	ef 93       	push	r30
    13d8:	ff 93       	push	r31
    13da:	e0 91 f4 20 	lds	r30, 0x20F4
    13de:	f0 91 f5 20 	lds	r31, 0x20F5
    13e2:	30 97       	sbiw	r30, 0x00	; 0
    13e4:	09 f0       	breq	.+2      	; 0x13e8 <__vector_17+0x30>
    13e6:	09 95       	icall
    13e8:	ff 91       	pop	r31
    13ea:	ef 91       	pop	r30
    13ec:	bf 91       	pop	r27
    13ee:	af 91       	pop	r26
    13f0:	9f 91       	pop	r25
    13f2:	8f 91       	pop	r24
    13f4:	7f 91       	pop	r23
    13f6:	6f 91       	pop	r22
    13f8:	5f 91       	pop	r21
    13fa:	4f 91       	pop	r20
    13fc:	3f 91       	pop	r19
    13fe:	2f 91       	pop	r18
    1400:	0f 90       	pop	r0
    1402:	0f be       	out	0x3f, r0	; 63
    1404:	0f 90       	pop	r0
    1406:	1f 90       	pop	r1
    1408:	18 95       	reti

0000140a <__vector_18>:
    140a:	1f 92       	push	r1
    140c:	0f 92       	push	r0
    140e:	0f b6       	in	r0, 0x3f	; 63
    1410:	0f 92       	push	r0
    1412:	11 24       	eor	r1, r1
    1414:	2f 93       	push	r18
    1416:	3f 93       	push	r19
    1418:	4f 93       	push	r20
    141a:	5f 93       	push	r21
    141c:	6f 93       	push	r22
    141e:	7f 93       	push	r23
    1420:	8f 93       	push	r24
    1422:	9f 93       	push	r25
    1424:	af 93       	push	r26
    1426:	bf 93       	push	r27
    1428:	ef 93       	push	r30
    142a:	ff 93       	push	r31
    142c:	e0 91 f2 20 	lds	r30, 0x20F2
    1430:	f0 91 f3 20 	lds	r31, 0x20F3
    1434:	30 97       	sbiw	r30, 0x00	; 0
    1436:	09 f0       	breq	.+2      	; 0x143a <__vector_18+0x30>
    1438:	09 95       	icall
    143a:	ff 91       	pop	r31
    143c:	ef 91       	pop	r30
    143e:	bf 91       	pop	r27
    1440:	af 91       	pop	r26
    1442:	9f 91       	pop	r25
    1444:	8f 91       	pop	r24
    1446:	7f 91       	pop	r23
    1448:	6f 91       	pop	r22
    144a:	5f 91       	pop	r21
    144c:	4f 91       	pop	r20
    144e:	3f 91       	pop	r19
    1450:	2f 91       	pop	r18
    1452:	0f 90       	pop	r0
    1454:	0f be       	out	0x3f, r0	; 63
    1456:	0f 90       	pop	r0
    1458:	1f 90       	pop	r1
    145a:	18 95       	reti

0000145c <__vector_19>:
    145c:	1f 92       	push	r1
    145e:	0f 92       	push	r0
    1460:	0f b6       	in	r0, 0x3f	; 63
    1462:	0f 92       	push	r0
    1464:	11 24       	eor	r1, r1
    1466:	2f 93       	push	r18
    1468:	3f 93       	push	r19
    146a:	4f 93       	push	r20
    146c:	5f 93       	push	r21
    146e:	6f 93       	push	r22
    1470:	7f 93       	push	r23
    1472:	8f 93       	push	r24
    1474:	9f 93       	push	r25
    1476:	af 93       	push	r26
    1478:	bf 93       	push	r27
    147a:	ef 93       	push	r30
    147c:	ff 93       	push	r31
    147e:	e0 91 f0 20 	lds	r30, 0x20F0
    1482:	f0 91 f1 20 	lds	r31, 0x20F1
    1486:	30 97       	sbiw	r30, 0x00	; 0
    1488:	09 f0       	breq	.+2      	; 0x148c <__vector_19+0x30>
    148a:	09 95       	icall
    148c:	ff 91       	pop	r31
    148e:	ef 91       	pop	r30
    1490:	bf 91       	pop	r27
    1492:	af 91       	pop	r26
    1494:	9f 91       	pop	r25
    1496:	8f 91       	pop	r24
    1498:	7f 91       	pop	r23
    149a:	6f 91       	pop	r22
    149c:	5f 91       	pop	r21
    149e:	4f 91       	pop	r20
    14a0:	3f 91       	pop	r19
    14a2:	2f 91       	pop	r18
    14a4:	0f 90       	pop	r0
    14a6:	0f be       	out	0x3f, r0	; 63
    14a8:	0f 90       	pop	r0
    14aa:	1f 90       	pop	r1
    14ac:	18 95       	reti

000014ae <__vector_20>:
    14ae:	1f 92       	push	r1
    14b0:	0f 92       	push	r0
    14b2:	0f b6       	in	r0, 0x3f	; 63
    14b4:	0f 92       	push	r0
    14b6:	11 24       	eor	r1, r1
    14b8:	2f 93       	push	r18
    14ba:	3f 93       	push	r19
    14bc:	4f 93       	push	r20
    14be:	5f 93       	push	r21
    14c0:	6f 93       	push	r22
    14c2:	7f 93       	push	r23
    14c4:	8f 93       	push	r24
    14c6:	9f 93       	push	r25
    14c8:	af 93       	push	r26
    14ca:	bf 93       	push	r27
    14cc:	ef 93       	push	r30
    14ce:	ff 93       	push	r31
    14d0:	e0 91 ee 20 	lds	r30, 0x20EE
    14d4:	f0 91 ef 20 	lds	r31, 0x20EF
    14d8:	30 97       	sbiw	r30, 0x00	; 0
    14da:	09 f0       	breq	.+2      	; 0x14de <__vector_20+0x30>
    14dc:	09 95       	icall
    14de:	ff 91       	pop	r31
    14e0:	ef 91       	pop	r30
    14e2:	bf 91       	pop	r27
    14e4:	af 91       	pop	r26
    14e6:	9f 91       	pop	r25
    14e8:	8f 91       	pop	r24
    14ea:	7f 91       	pop	r23
    14ec:	6f 91       	pop	r22
    14ee:	5f 91       	pop	r21
    14f0:	4f 91       	pop	r20
    14f2:	3f 91       	pop	r19
    14f4:	2f 91       	pop	r18
    14f6:	0f 90       	pop	r0
    14f8:	0f be       	out	0x3f, r0	; 63
    14fa:	0f 90       	pop	r0
    14fc:	1f 90       	pop	r1
    14fe:	18 95       	reti

00001500 <__vector_21>:
    1500:	1f 92       	push	r1
    1502:	0f 92       	push	r0
    1504:	0f b6       	in	r0, 0x3f	; 63
    1506:	0f 92       	push	r0
    1508:	11 24       	eor	r1, r1
    150a:	2f 93       	push	r18
    150c:	3f 93       	push	r19
    150e:	4f 93       	push	r20
    1510:	5f 93       	push	r21
    1512:	6f 93       	push	r22
    1514:	7f 93       	push	r23
    1516:	8f 93       	push	r24
    1518:	9f 93       	push	r25
    151a:	af 93       	push	r26
    151c:	bf 93       	push	r27
    151e:	ef 93       	push	r30
    1520:	ff 93       	push	r31
    1522:	e0 91 ec 20 	lds	r30, 0x20EC
    1526:	f0 91 ed 20 	lds	r31, 0x20ED
    152a:	30 97       	sbiw	r30, 0x00	; 0
    152c:	09 f0       	breq	.+2      	; 0x1530 <__vector_21+0x30>
    152e:	09 95       	icall
    1530:	ff 91       	pop	r31
    1532:	ef 91       	pop	r30
    1534:	bf 91       	pop	r27
    1536:	af 91       	pop	r26
    1538:	9f 91       	pop	r25
    153a:	8f 91       	pop	r24
    153c:	7f 91       	pop	r23
    153e:	6f 91       	pop	r22
    1540:	5f 91       	pop	r21
    1542:	4f 91       	pop	r20
    1544:	3f 91       	pop	r19
    1546:	2f 91       	pop	r18
    1548:	0f 90       	pop	r0
    154a:	0f be       	out	0x3f, r0	; 63
    154c:	0f 90       	pop	r0
    154e:	1f 90       	pop	r1
    1550:	18 95       	reti

00001552 <__vector_22>:
    1552:	1f 92       	push	r1
    1554:	0f 92       	push	r0
    1556:	0f b6       	in	r0, 0x3f	; 63
    1558:	0f 92       	push	r0
    155a:	11 24       	eor	r1, r1
    155c:	2f 93       	push	r18
    155e:	3f 93       	push	r19
    1560:	4f 93       	push	r20
    1562:	5f 93       	push	r21
    1564:	6f 93       	push	r22
    1566:	7f 93       	push	r23
    1568:	8f 93       	push	r24
    156a:	9f 93       	push	r25
    156c:	af 93       	push	r26
    156e:	bf 93       	push	r27
    1570:	ef 93       	push	r30
    1572:	ff 93       	push	r31
    1574:	e0 91 ea 20 	lds	r30, 0x20EA
    1578:	f0 91 eb 20 	lds	r31, 0x20EB
    157c:	30 97       	sbiw	r30, 0x00	; 0
    157e:	09 f0       	breq	.+2      	; 0x1582 <__vector_22+0x30>
    1580:	09 95       	icall
    1582:	ff 91       	pop	r31
    1584:	ef 91       	pop	r30
    1586:	bf 91       	pop	r27
    1588:	af 91       	pop	r26
    158a:	9f 91       	pop	r25
    158c:	8f 91       	pop	r24
    158e:	7f 91       	pop	r23
    1590:	6f 91       	pop	r22
    1592:	5f 91       	pop	r21
    1594:	4f 91       	pop	r20
    1596:	3f 91       	pop	r19
    1598:	2f 91       	pop	r18
    159a:	0f 90       	pop	r0
    159c:	0f be       	out	0x3f, r0	; 63
    159e:	0f 90       	pop	r0
    15a0:	1f 90       	pop	r1
    15a2:	18 95       	reti

000015a4 <__vector_23>:
    15a4:	1f 92       	push	r1
    15a6:	0f 92       	push	r0
    15a8:	0f b6       	in	r0, 0x3f	; 63
    15aa:	0f 92       	push	r0
    15ac:	11 24       	eor	r1, r1
    15ae:	2f 93       	push	r18
    15b0:	3f 93       	push	r19
    15b2:	4f 93       	push	r20
    15b4:	5f 93       	push	r21
    15b6:	6f 93       	push	r22
    15b8:	7f 93       	push	r23
    15ba:	8f 93       	push	r24
    15bc:	9f 93       	push	r25
    15be:	af 93       	push	r26
    15c0:	bf 93       	push	r27
    15c2:	ef 93       	push	r30
    15c4:	ff 93       	push	r31
    15c6:	e0 91 e8 20 	lds	r30, 0x20E8
    15ca:	f0 91 e9 20 	lds	r31, 0x20E9
    15ce:	30 97       	sbiw	r30, 0x00	; 0
    15d0:	09 f0       	breq	.+2      	; 0x15d4 <__vector_23+0x30>
    15d2:	09 95       	icall
    15d4:	ff 91       	pop	r31
    15d6:	ef 91       	pop	r30
    15d8:	bf 91       	pop	r27
    15da:	af 91       	pop	r26
    15dc:	9f 91       	pop	r25
    15de:	8f 91       	pop	r24
    15e0:	7f 91       	pop	r23
    15e2:	6f 91       	pop	r22
    15e4:	5f 91       	pop	r21
    15e6:	4f 91       	pop	r20
    15e8:	3f 91       	pop	r19
    15ea:	2f 91       	pop	r18
    15ec:	0f 90       	pop	r0
    15ee:	0f be       	out	0x3f, r0	; 63
    15f0:	0f 90       	pop	r0
    15f2:	1f 90       	pop	r1
    15f4:	18 95       	reti

000015f6 <__vector_77>:
    15f6:	1f 92       	push	r1
    15f8:	0f 92       	push	r0
    15fa:	0f b6       	in	r0, 0x3f	; 63
    15fc:	0f 92       	push	r0
    15fe:	11 24       	eor	r1, r1
    1600:	2f 93       	push	r18
    1602:	3f 93       	push	r19
    1604:	4f 93       	push	r20
    1606:	5f 93       	push	r21
    1608:	6f 93       	push	r22
    160a:	7f 93       	push	r23
    160c:	8f 93       	push	r24
    160e:	9f 93       	push	r25
    1610:	af 93       	push	r26
    1612:	bf 93       	push	r27
    1614:	ef 93       	push	r30
    1616:	ff 93       	push	r31
    1618:	e0 91 e6 20 	lds	r30, 0x20E6
    161c:	f0 91 e7 20 	lds	r31, 0x20E7
    1620:	30 97       	sbiw	r30, 0x00	; 0
    1622:	09 f0       	breq	.+2      	; 0x1626 <__vector_77+0x30>
    1624:	09 95       	icall
    1626:	ff 91       	pop	r31
    1628:	ef 91       	pop	r30
    162a:	bf 91       	pop	r27
    162c:	af 91       	pop	r26
    162e:	9f 91       	pop	r25
    1630:	8f 91       	pop	r24
    1632:	7f 91       	pop	r23
    1634:	6f 91       	pop	r22
    1636:	5f 91       	pop	r21
    1638:	4f 91       	pop	r20
    163a:	3f 91       	pop	r19
    163c:	2f 91       	pop	r18
    163e:	0f 90       	pop	r0
    1640:	0f be       	out	0x3f, r0	; 63
    1642:	0f 90       	pop	r0
    1644:	1f 90       	pop	r1
    1646:	18 95       	reti

00001648 <__vector_78>:
    1648:	1f 92       	push	r1
    164a:	0f 92       	push	r0
    164c:	0f b6       	in	r0, 0x3f	; 63
    164e:	0f 92       	push	r0
    1650:	11 24       	eor	r1, r1
    1652:	2f 93       	push	r18
    1654:	3f 93       	push	r19
    1656:	4f 93       	push	r20
    1658:	5f 93       	push	r21
    165a:	6f 93       	push	r22
    165c:	7f 93       	push	r23
    165e:	8f 93       	push	r24
    1660:	9f 93       	push	r25
    1662:	af 93       	push	r26
    1664:	bf 93       	push	r27
    1666:	ef 93       	push	r30
    1668:	ff 93       	push	r31
    166a:	e0 91 e4 20 	lds	r30, 0x20E4
    166e:	f0 91 e5 20 	lds	r31, 0x20E5
    1672:	30 97       	sbiw	r30, 0x00	; 0
    1674:	09 f0       	breq	.+2      	; 0x1678 <__vector_78+0x30>
    1676:	09 95       	icall
    1678:	ff 91       	pop	r31
    167a:	ef 91       	pop	r30
    167c:	bf 91       	pop	r27
    167e:	af 91       	pop	r26
    1680:	9f 91       	pop	r25
    1682:	8f 91       	pop	r24
    1684:	7f 91       	pop	r23
    1686:	6f 91       	pop	r22
    1688:	5f 91       	pop	r21
    168a:	4f 91       	pop	r20
    168c:	3f 91       	pop	r19
    168e:	2f 91       	pop	r18
    1690:	0f 90       	pop	r0
    1692:	0f be       	out	0x3f, r0	; 63
    1694:	0f 90       	pop	r0
    1696:	1f 90       	pop	r1
    1698:	18 95       	reti

0000169a <__vector_79>:
    169a:	1f 92       	push	r1
    169c:	0f 92       	push	r0
    169e:	0f b6       	in	r0, 0x3f	; 63
    16a0:	0f 92       	push	r0
    16a2:	11 24       	eor	r1, r1
    16a4:	2f 93       	push	r18
    16a6:	3f 93       	push	r19
    16a8:	4f 93       	push	r20
    16aa:	5f 93       	push	r21
    16ac:	6f 93       	push	r22
    16ae:	7f 93       	push	r23
    16b0:	8f 93       	push	r24
    16b2:	9f 93       	push	r25
    16b4:	af 93       	push	r26
    16b6:	bf 93       	push	r27
    16b8:	ef 93       	push	r30
    16ba:	ff 93       	push	r31
    16bc:	e0 91 e2 20 	lds	r30, 0x20E2
    16c0:	f0 91 e3 20 	lds	r31, 0x20E3
    16c4:	30 97       	sbiw	r30, 0x00	; 0
    16c6:	09 f0       	breq	.+2      	; 0x16ca <__vector_79+0x30>
    16c8:	09 95       	icall
    16ca:	ff 91       	pop	r31
    16cc:	ef 91       	pop	r30
    16ce:	bf 91       	pop	r27
    16d0:	af 91       	pop	r26
    16d2:	9f 91       	pop	r25
    16d4:	8f 91       	pop	r24
    16d6:	7f 91       	pop	r23
    16d8:	6f 91       	pop	r22
    16da:	5f 91       	pop	r21
    16dc:	4f 91       	pop	r20
    16de:	3f 91       	pop	r19
    16e0:	2f 91       	pop	r18
    16e2:	0f 90       	pop	r0
    16e4:	0f be       	out	0x3f, r0	; 63
    16e6:	0f 90       	pop	r0
    16e8:	1f 90       	pop	r1
    16ea:	18 95       	reti

000016ec <__vector_80>:
    16ec:	1f 92       	push	r1
    16ee:	0f 92       	push	r0
    16f0:	0f b6       	in	r0, 0x3f	; 63
    16f2:	0f 92       	push	r0
    16f4:	11 24       	eor	r1, r1
    16f6:	2f 93       	push	r18
    16f8:	3f 93       	push	r19
    16fa:	4f 93       	push	r20
    16fc:	5f 93       	push	r21
    16fe:	6f 93       	push	r22
    1700:	7f 93       	push	r23
    1702:	8f 93       	push	r24
    1704:	9f 93       	push	r25
    1706:	af 93       	push	r26
    1708:	bf 93       	push	r27
    170a:	ef 93       	push	r30
    170c:	ff 93       	push	r31
    170e:	e0 91 e0 20 	lds	r30, 0x20E0
    1712:	f0 91 e1 20 	lds	r31, 0x20E1
    1716:	30 97       	sbiw	r30, 0x00	; 0
    1718:	09 f0       	breq	.+2      	; 0x171c <__vector_80+0x30>
    171a:	09 95       	icall
    171c:	ff 91       	pop	r31
    171e:	ef 91       	pop	r30
    1720:	bf 91       	pop	r27
    1722:	af 91       	pop	r26
    1724:	9f 91       	pop	r25
    1726:	8f 91       	pop	r24
    1728:	7f 91       	pop	r23
    172a:	6f 91       	pop	r22
    172c:	5f 91       	pop	r21
    172e:	4f 91       	pop	r20
    1730:	3f 91       	pop	r19
    1732:	2f 91       	pop	r18
    1734:	0f 90       	pop	r0
    1736:	0f be       	out	0x3f, r0	; 63
    1738:	0f 90       	pop	r0
    173a:	1f 90       	pop	r1
    173c:	18 95       	reti

0000173e <__vector_81>:
    173e:	1f 92       	push	r1
    1740:	0f 92       	push	r0
    1742:	0f b6       	in	r0, 0x3f	; 63
    1744:	0f 92       	push	r0
    1746:	11 24       	eor	r1, r1
    1748:	2f 93       	push	r18
    174a:	3f 93       	push	r19
    174c:	4f 93       	push	r20
    174e:	5f 93       	push	r21
    1750:	6f 93       	push	r22
    1752:	7f 93       	push	r23
    1754:	8f 93       	push	r24
    1756:	9f 93       	push	r25
    1758:	af 93       	push	r26
    175a:	bf 93       	push	r27
    175c:	ef 93       	push	r30
    175e:	ff 93       	push	r31
    1760:	e0 91 de 20 	lds	r30, 0x20DE
    1764:	f0 91 df 20 	lds	r31, 0x20DF
    1768:	30 97       	sbiw	r30, 0x00	; 0
    176a:	09 f0       	breq	.+2      	; 0x176e <__vector_81+0x30>
    176c:	09 95       	icall
    176e:	ff 91       	pop	r31
    1770:	ef 91       	pop	r30
    1772:	bf 91       	pop	r27
    1774:	af 91       	pop	r26
    1776:	9f 91       	pop	r25
    1778:	8f 91       	pop	r24
    177a:	7f 91       	pop	r23
    177c:	6f 91       	pop	r22
    177e:	5f 91       	pop	r21
    1780:	4f 91       	pop	r20
    1782:	3f 91       	pop	r19
    1784:	2f 91       	pop	r18
    1786:	0f 90       	pop	r0
    1788:	0f be       	out	0x3f, r0	; 63
    178a:	0f 90       	pop	r0
    178c:	1f 90       	pop	r1
    178e:	18 95       	reti

00001790 <__vector_82>:
    1790:	1f 92       	push	r1
    1792:	0f 92       	push	r0
    1794:	0f b6       	in	r0, 0x3f	; 63
    1796:	0f 92       	push	r0
    1798:	11 24       	eor	r1, r1
    179a:	2f 93       	push	r18
    179c:	3f 93       	push	r19
    179e:	4f 93       	push	r20
    17a0:	5f 93       	push	r21
    17a2:	6f 93       	push	r22
    17a4:	7f 93       	push	r23
    17a6:	8f 93       	push	r24
    17a8:	9f 93       	push	r25
    17aa:	af 93       	push	r26
    17ac:	bf 93       	push	r27
    17ae:	ef 93       	push	r30
    17b0:	ff 93       	push	r31
    17b2:	e0 91 dc 20 	lds	r30, 0x20DC
    17b6:	f0 91 dd 20 	lds	r31, 0x20DD
    17ba:	30 97       	sbiw	r30, 0x00	; 0
    17bc:	09 f0       	breq	.+2      	; 0x17c0 <__vector_82+0x30>
    17be:	09 95       	icall
    17c0:	ff 91       	pop	r31
    17c2:	ef 91       	pop	r30
    17c4:	bf 91       	pop	r27
    17c6:	af 91       	pop	r26
    17c8:	9f 91       	pop	r25
    17ca:	8f 91       	pop	r24
    17cc:	7f 91       	pop	r23
    17ce:	6f 91       	pop	r22
    17d0:	5f 91       	pop	r21
    17d2:	4f 91       	pop	r20
    17d4:	3f 91       	pop	r19
    17d6:	2f 91       	pop	r18
    17d8:	0f 90       	pop	r0
    17da:	0f be       	out	0x3f, r0	; 63
    17dc:	0f 90       	pop	r0
    17de:	1f 90       	pop	r1
    17e0:	18 95       	reti

000017e2 <__vector_83>:
    17e2:	1f 92       	push	r1
    17e4:	0f 92       	push	r0
    17e6:	0f b6       	in	r0, 0x3f	; 63
    17e8:	0f 92       	push	r0
    17ea:	11 24       	eor	r1, r1
    17ec:	2f 93       	push	r18
    17ee:	3f 93       	push	r19
    17f0:	4f 93       	push	r20
    17f2:	5f 93       	push	r21
    17f4:	6f 93       	push	r22
    17f6:	7f 93       	push	r23
    17f8:	8f 93       	push	r24
    17fa:	9f 93       	push	r25
    17fc:	af 93       	push	r26
    17fe:	bf 93       	push	r27
    1800:	ef 93       	push	r30
    1802:	ff 93       	push	r31
    1804:	e0 91 da 20 	lds	r30, 0x20DA
    1808:	f0 91 db 20 	lds	r31, 0x20DB
    180c:	30 97       	sbiw	r30, 0x00	; 0
    180e:	09 f0       	breq	.+2      	; 0x1812 <__vector_83+0x30>
    1810:	09 95       	icall
    1812:	ff 91       	pop	r31
    1814:	ef 91       	pop	r30
    1816:	bf 91       	pop	r27
    1818:	af 91       	pop	r26
    181a:	9f 91       	pop	r25
    181c:	8f 91       	pop	r24
    181e:	7f 91       	pop	r23
    1820:	6f 91       	pop	r22
    1822:	5f 91       	pop	r21
    1824:	4f 91       	pop	r20
    1826:	3f 91       	pop	r19
    1828:	2f 91       	pop	r18
    182a:	0f 90       	pop	r0
    182c:	0f be       	out	0x3f, r0	; 63
    182e:	0f 90       	pop	r0
    1830:	1f 90       	pop	r1
    1832:	18 95       	reti

00001834 <__vector_84>:
    1834:	1f 92       	push	r1
    1836:	0f 92       	push	r0
    1838:	0f b6       	in	r0, 0x3f	; 63
    183a:	0f 92       	push	r0
    183c:	11 24       	eor	r1, r1
    183e:	2f 93       	push	r18
    1840:	3f 93       	push	r19
    1842:	4f 93       	push	r20
    1844:	5f 93       	push	r21
    1846:	6f 93       	push	r22
    1848:	7f 93       	push	r23
    184a:	8f 93       	push	r24
    184c:	9f 93       	push	r25
    184e:	af 93       	push	r26
    1850:	bf 93       	push	r27
    1852:	ef 93       	push	r30
    1854:	ff 93       	push	r31
    1856:	e0 91 d8 20 	lds	r30, 0x20D8
    185a:	f0 91 d9 20 	lds	r31, 0x20D9
    185e:	30 97       	sbiw	r30, 0x00	; 0
    1860:	09 f0       	breq	.+2      	; 0x1864 <__vector_84+0x30>
    1862:	09 95       	icall
    1864:	ff 91       	pop	r31
    1866:	ef 91       	pop	r30
    1868:	bf 91       	pop	r27
    186a:	af 91       	pop	r26
    186c:	9f 91       	pop	r25
    186e:	8f 91       	pop	r24
    1870:	7f 91       	pop	r23
    1872:	6f 91       	pop	r22
    1874:	5f 91       	pop	r21
    1876:	4f 91       	pop	r20
    1878:	3f 91       	pop	r19
    187a:	2f 91       	pop	r18
    187c:	0f 90       	pop	r0
    187e:	0f be       	out	0x3f, r0	; 63
    1880:	0f 90       	pop	r0
    1882:	1f 90       	pop	r1
    1884:	18 95       	reti

00001886 <__vector_85>:
    1886:	1f 92       	push	r1
    1888:	0f 92       	push	r0
    188a:	0f b6       	in	r0, 0x3f	; 63
    188c:	0f 92       	push	r0
    188e:	11 24       	eor	r1, r1
    1890:	2f 93       	push	r18
    1892:	3f 93       	push	r19
    1894:	4f 93       	push	r20
    1896:	5f 93       	push	r21
    1898:	6f 93       	push	r22
    189a:	7f 93       	push	r23
    189c:	8f 93       	push	r24
    189e:	9f 93       	push	r25
    18a0:	af 93       	push	r26
    18a2:	bf 93       	push	r27
    18a4:	ef 93       	push	r30
    18a6:	ff 93       	push	r31
    18a8:	e0 91 d6 20 	lds	r30, 0x20D6
    18ac:	f0 91 d7 20 	lds	r31, 0x20D7
    18b0:	30 97       	sbiw	r30, 0x00	; 0
    18b2:	09 f0       	breq	.+2      	; 0x18b6 <__vector_85+0x30>
    18b4:	09 95       	icall
    18b6:	ff 91       	pop	r31
    18b8:	ef 91       	pop	r30
    18ba:	bf 91       	pop	r27
    18bc:	af 91       	pop	r26
    18be:	9f 91       	pop	r25
    18c0:	8f 91       	pop	r24
    18c2:	7f 91       	pop	r23
    18c4:	6f 91       	pop	r22
    18c6:	5f 91       	pop	r21
    18c8:	4f 91       	pop	r20
    18ca:	3f 91       	pop	r19
    18cc:	2f 91       	pop	r18
    18ce:	0f 90       	pop	r0
    18d0:	0f be       	out	0x3f, r0	; 63
    18d2:	0f 90       	pop	r0
    18d4:	1f 90       	pop	r1
    18d6:	18 95       	reti

000018d8 <__vector_86>:
    18d8:	1f 92       	push	r1
    18da:	0f 92       	push	r0
    18dc:	0f b6       	in	r0, 0x3f	; 63
    18de:	0f 92       	push	r0
    18e0:	11 24       	eor	r1, r1
    18e2:	2f 93       	push	r18
    18e4:	3f 93       	push	r19
    18e6:	4f 93       	push	r20
    18e8:	5f 93       	push	r21
    18ea:	6f 93       	push	r22
    18ec:	7f 93       	push	r23
    18ee:	8f 93       	push	r24
    18f0:	9f 93       	push	r25
    18f2:	af 93       	push	r26
    18f4:	bf 93       	push	r27
    18f6:	ef 93       	push	r30
    18f8:	ff 93       	push	r31
    18fa:	e0 91 d4 20 	lds	r30, 0x20D4
    18fe:	f0 91 d5 20 	lds	r31, 0x20D5
    1902:	30 97       	sbiw	r30, 0x00	; 0
    1904:	09 f0       	breq	.+2      	; 0x1908 <__vector_86+0x30>
    1906:	09 95       	icall
    1908:	ff 91       	pop	r31
    190a:	ef 91       	pop	r30
    190c:	bf 91       	pop	r27
    190e:	af 91       	pop	r26
    1910:	9f 91       	pop	r25
    1912:	8f 91       	pop	r24
    1914:	7f 91       	pop	r23
    1916:	6f 91       	pop	r22
    1918:	5f 91       	pop	r21
    191a:	4f 91       	pop	r20
    191c:	3f 91       	pop	r19
    191e:	2f 91       	pop	r18
    1920:	0f 90       	pop	r0
    1922:	0f be       	out	0x3f, r0	; 63
    1924:	0f 90       	pop	r0
    1926:	1f 90       	pop	r1
    1928:	18 95       	reti

0000192a <__vector_47>:
    192a:	1f 92       	push	r1
    192c:	0f 92       	push	r0
    192e:	0f b6       	in	r0, 0x3f	; 63
    1930:	0f 92       	push	r0
    1932:	11 24       	eor	r1, r1
    1934:	2f 93       	push	r18
    1936:	3f 93       	push	r19
    1938:	4f 93       	push	r20
    193a:	5f 93       	push	r21
    193c:	6f 93       	push	r22
    193e:	7f 93       	push	r23
    1940:	8f 93       	push	r24
    1942:	9f 93       	push	r25
    1944:	af 93       	push	r26
    1946:	bf 93       	push	r27
    1948:	ef 93       	push	r30
    194a:	ff 93       	push	r31
    194c:	e0 91 d2 20 	lds	r30, 0x20D2
    1950:	f0 91 d3 20 	lds	r31, 0x20D3
    1954:	30 97       	sbiw	r30, 0x00	; 0
    1956:	09 f0       	breq	.+2      	; 0x195a <__vector_47+0x30>
    1958:	09 95       	icall
    195a:	ff 91       	pop	r31
    195c:	ef 91       	pop	r30
    195e:	bf 91       	pop	r27
    1960:	af 91       	pop	r26
    1962:	9f 91       	pop	r25
    1964:	8f 91       	pop	r24
    1966:	7f 91       	pop	r23
    1968:	6f 91       	pop	r22
    196a:	5f 91       	pop	r21
    196c:	4f 91       	pop	r20
    196e:	3f 91       	pop	r19
    1970:	2f 91       	pop	r18
    1972:	0f 90       	pop	r0
    1974:	0f be       	out	0x3f, r0	; 63
    1976:	0f 90       	pop	r0
    1978:	1f 90       	pop	r1
    197a:	18 95       	reti

0000197c <__vector_48>:
    197c:	1f 92       	push	r1
    197e:	0f 92       	push	r0
    1980:	0f b6       	in	r0, 0x3f	; 63
    1982:	0f 92       	push	r0
    1984:	11 24       	eor	r1, r1
    1986:	2f 93       	push	r18
    1988:	3f 93       	push	r19
    198a:	4f 93       	push	r20
    198c:	5f 93       	push	r21
    198e:	6f 93       	push	r22
    1990:	7f 93       	push	r23
    1992:	8f 93       	push	r24
    1994:	9f 93       	push	r25
    1996:	af 93       	push	r26
    1998:	bf 93       	push	r27
    199a:	ef 93       	push	r30
    199c:	ff 93       	push	r31
    199e:	e0 91 d0 20 	lds	r30, 0x20D0
    19a2:	f0 91 d1 20 	lds	r31, 0x20D1
    19a6:	30 97       	sbiw	r30, 0x00	; 0
    19a8:	09 f0       	breq	.+2      	; 0x19ac <__vector_48+0x30>
    19aa:	09 95       	icall
    19ac:	ff 91       	pop	r31
    19ae:	ef 91       	pop	r30
    19b0:	bf 91       	pop	r27
    19b2:	af 91       	pop	r26
    19b4:	9f 91       	pop	r25
    19b6:	8f 91       	pop	r24
    19b8:	7f 91       	pop	r23
    19ba:	6f 91       	pop	r22
    19bc:	5f 91       	pop	r21
    19be:	4f 91       	pop	r20
    19c0:	3f 91       	pop	r19
    19c2:	2f 91       	pop	r18
    19c4:	0f 90       	pop	r0
    19c6:	0f be       	out	0x3f, r0	; 63
    19c8:	0f 90       	pop	r0
    19ca:	1f 90       	pop	r1
    19cc:	18 95       	reti

000019ce <__vector_49>:
    19ce:	1f 92       	push	r1
    19d0:	0f 92       	push	r0
    19d2:	0f b6       	in	r0, 0x3f	; 63
    19d4:	0f 92       	push	r0
    19d6:	11 24       	eor	r1, r1
    19d8:	2f 93       	push	r18
    19da:	3f 93       	push	r19
    19dc:	4f 93       	push	r20
    19de:	5f 93       	push	r21
    19e0:	6f 93       	push	r22
    19e2:	7f 93       	push	r23
    19e4:	8f 93       	push	r24
    19e6:	9f 93       	push	r25
    19e8:	af 93       	push	r26
    19ea:	bf 93       	push	r27
    19ec:	ef 93       	push	r30
    19ee:	ff 93       	push	r31
    19f0:	e0 91 ce 20 	lds	r30, 0x20CE
    19f4:	f0 91 cf 20 	lds	r31, 0x20CF
    19f8:	30 97       	sbiw	r30, 0x00	; 0
    19fa:	09 f0       	breq	.+2      	; 0x19fe <__vector_49+0x30>
    19fc:	09 95       	icall
    19fe:	ff 91       	pop	r31
    1a00:	ef 91       	pop	r30
    1a02:	bf 91       	pop	r27
    1a04:	af 91       	pop	r26
    1a06:	9f 91       	pop	r25
    1a08:	8f 91       	pop	r24
    1a0a:	7f 91       	pop	r23
    1a0c:	6f 91       	pop	r22
    1a0e:	5f 91       	pop	r21
    1a10:	4f 91       	pop	r20
    1a12:	3f 91       	pop	r19
    1a14:	2f 91       	pop	r18
    1a16:	0f 90       	pop	r0
    1a18:	0f be       	out	0x3f, r0	; 63
    1a1a:	0f 90       	pop	r0
    1a1c:	1f 90       	pop	r1
    1a1e:	18 95       	reti

00001a20 <__vector_50>:
    1a20:	1f 92       	push	r1
    1a22:	0f 92       	push	r0
    1a24:	0f b6       	in	r0, 0x3f	; 63
    1a26:	0f 92       	push	r0
    1a28:	11 24       	eor	r1, r1
    1a2a:	2f 93       	push	r18
    1a2c:	3f 93       	push	r19
    1a2e:	4f 93       	push	r20
    1a30:	5f 93       	push	r21
    1a32:	6f 93       	push	r22
    1a34:	7f 93       	push	r23
    1a36:	8f 93       	push	r24
    1a38:	9f 93       	push	r25
    1a3a:	af 93       	push	r26
    1a3c:	bf 93       	push	r27
    1a3e:	ef 93       	push	r30
    1a40:	ff 93       	push	r31
    1a42:	e0 91 cc 20 	lds	r30, 0x20CC
    1a46:	f0 91 cd 20 	lds	r31, 0x20CD
    1a4a:	30 97       	sbiw	r30, 0x00	; 0
    1a4c:	09 f0       	breq	.+2      	; 0x1a50 <__vector_50+0x30>
    1a4e:	09 95       	icall
    1a50:	ff 91       	pop	r31
    1a52:	ef 91       	pop	r30
    1a54:	bf 91       	pop	r27
    1a56:	af 91       	pop	r26
    1a58:	9f 91       	pop	r25
    1a5a:	8f 91       	pop	r24
    1a5c:	7f 91       	pop	r23
    1a5e:	6f 91       	pop	r22
    1a60:	5f 91       	pop	r21
    1a62:	4f 91       	pop	r20
    1a64:	3f 91       	pop	r19
    1a66:	2f 91       	pop	r18
    1a68:	0f 90       	pop	r0
    1a6a:	0f be       	out	0x3f, r0	; 63
    1a6c:	0f 90       	pop	r0
    1a6e:	1f 90       	pop	r1
    1a70:	18 95       	reti

00001a72 <__vector_51>:
    1a72:	1f 92       	push	r1
    1a74:	0f 92       	push	r0
    1a76:	0f b6       	in	r0, 0x3f	; 63
    1a78:	0f 92       	push	r0
    1a7a:	11 24       	eor	r1, r1
    1a7c:	2f 93       	push	r18
    1a7e:	3f 93       	push	r19
    1a80:	4f 93       	push	r20
    1a82:	5f 93       	push	r21
    1a84:	6f 93       	push	r22
    1a86:	7f 93       	push	r23
    1a88:	8f 93       	push	r24
    1a8a:	9f 93       	push	r25
    1a8c:	af 93       	push	r26
    1a8e:	bf 93       	push	r27
    1a90:	ef 93       	push	r30
    1a92:	ff 93       	push	r31
    1a94:	e0 91 ca 20 	lds	r30, 0x20CA
    1a98:	f0 91 cb 20 	lds	r31, 0x20CB
    1a9c:	30 97       	sbiw	r30, 0x00	; 0
    1a9e:	09 f0       	breq	.+2      	; 0x1aa2 <__vector_51+0x30>
    1aa0:	09 95       	icall
    1aa2:	ff 91       	pop	r31
    1aa4:	ef 91       	pop	r30
    1aa6:	bf 91       	pop	r27
    1aa8:	af 91       	pop	r26
    1aaa:	9f 91       	pop	r25
    1aac:	8f 91       	pop	r24
    1aae:	7f 91       	pop	r23
    1ab0:	6f 91       	pop	r22
    1ab2:	5f 91       	pop	r21
    1ab4:	4f 91       	pop	r20
    1ab6:	3f 91       	pop	r19
    1ab8:	2f 91       	pop	r18
    1aba:	0f 90       	pop	r0
    1abc:	0f be       	out	0x3f, r0	; 63
    1abe:	0f 90       	pop	r0
    1ac0:	1f 90       	pop	r1
    1ac2:	18 95       	reti

00001ac4 <__vector_52>:
    1ac4:	1f 92       	push	r1
    1ac6:	0f 92       	push	r0
    1ac8:	0f b6       	in	r0, 0x3f	; 63
    1aca:	0f 92       	push	r0
    1acc:	11 24       	eor	r1, r1
    1ace:	2f 93       	push	r18
    1ad0:	3f 93       	push	r19
    1ad2:	4f 93       	push	r20
    1ad4:	5f 93       	push	r21
    1ad6:	6f 93       	push	r22
    1ad8:	7f 93       	push	r23
    1ada:	8f 93       	push	r24
    1adc:	9f 93       	push	r25
    1ade:	af 93       	push	r26
    1ae0:	bf 93       	push	r27
    1ae2:	ef 93       	push	r30
    1ae4:	ff 93       	push	r31
    1ae6:	e0 91 c8 20 	lds	r30, 0x20C8
    1aea:	f0 91 c9 20 	lds	r31, 0x20C9
    1aee:	30 97       	sbiw	r30, 0x00	; 0
    1af0:	09 f0       	breq	.+2      	; 0x1af4 <__vector_52+0x30>
    1af2:	09 95       	icall
    1af4:	ff 91       	pop	r31
    1af6:	ef 91       	pop	r30
    1af8:	bf 91       	pop	r27
    1afa:	af 91       	pop	r26
    1afc:	9f 91       	pop	r25
    1afe:	8f 91       	pop	r24
    1b00:	7f 91       	pop	r23
    1b02:	6f 91       	pop	r22
    1b04:	5f 91       	pop	r21
    1b06:	4f 91       	pop	r20
    1b08:	3f 91       	pop	r19
    1b0a:	2f 91       	pop	r18
    1b0c:	0f 90       	pop	r0
    1b0e:	0f be       	out	0x3f, r0	; 63
    1b10:	0f 90       	pop	r0
    1b12:	1f 90       	pop	r1
    1b14:	18 95       	reti

00001b16 <tc_enable>:
    1b16:	cf 93       	push	r28
    1b18:	cf b7       	in	r28, 0x3f	; 63
    1b1a:	f8 94       	cli
    1b1c:	28 2f       	mov	r18, r24
    1b1e:	39 2f       	mov	r19, r25
    1b20:	21 15       	cp	r18, r1
    1b22:	88 e0       	ldi	r24, 0x08	; 8
    1b24:	38 07       	cpc	r19, r24
    1b26:	39 f4       	brne	.+14     	; 0x1b36 <tc_enable+0x20>
    1b28:	61 e0       	ldi	r22, 0x01	; 1
    1b2a:	83 e0       	ldi	r24, 0x03	; 3
    1b2c:	b3 d6       	rcall	.+3430   	; 0x2894 <sysclk_enable_module>
    1b2e:	64 e0       	ldi	r22, 0x04	; 4
    1b30:	83 e0       	ldi	r24, 0x03	; 3
    1b32:	b0 d6       	rcall	.+3424   	; 0x2894 <sysclk_enable_module>
    1b34:	2d c0       	rjmp	.+90     	; 0x1b90 <tc_enable+0x7a>
    1b36:	20 34       	cpi	r18, 0x40	; 64
    1b38:	88 e0       	ldi	r24, 0x08	; 8
    1b3a:	38 07       	cpc	r19, r24
    1b3c:	39 f4       	brne	.+14     	; 0x1b4c <tc_enable+0x36>
    1b3e:	62 e0       	ldi	r22, 0x02	; 2
    1b40:	83 e0       	ldi	r24, 0x03	; 3
    1b42:	a8 d6       	rcall	.+3408   	; 0x2894 <sysclk_enable_module>
    1b44:	64 e0       	ldi	r22, 0x04	; 4
    1b46:	83 e0       	ldi	r24, 0x03	; 3
    1b48:	a5 d6       	rcall	.+3402   	; 0x2894 <sysclk_enable_module>
    1b4a:	22 c0       	rjmp	.+68     	; 0x1b90 <tc_enable+0x7a>
    1b4c:	21 15       	cp	r18, r1
    1b4e:	89 e0       	ldi	r24, 0x09	; 9
    1b50:	38 07       	cpc	r19, r24
    1b52:	39 f4       	brne	.+14     	; 0x1b62 <tc_enable+0x4c>
    1b54:	61 e0       	ldi	r22, 0x01	; 1
    1b56:	84 e0       	ldi	r24, 0x04	; 4
    1b58:	9d d6       	rcall	.+3386   	; 0x2894 <sysclk_enable_module>
    1b5a:	64 e0       	ldi	r22, 0x04	; 4
    1b5c:	84 e0       	ldi	r24, 0x04	; 4
    1b5e:	9a d6       	rcall	.+3380   	; 0x2894 <sysclk_enable_module>
    1b60:	17 c0       	rjmp	.+46     	; 0x1b90 <tc_enable+0x7a>
    1b62:	20 34       	cpi	r18, 0x40	; 64
    1b64:	89 e0       	ldi	r24, 0x09	; 9
    1b66:	38 07       	cpc	r19, r24
    1b68:	39 f4       	brne	.+14     	; 0x1b78 <tc_enable+0x62>
    1b6a:	62 e0       	ldi	r22, 0x02	; 2
    1b6c:	84 e0       	ldi	r24, 0x04	; 4
    1b6e:	92 d6       	rcall	.+3364   	; 0x2894 <sysclk_enable_module>
    1b70:	64 e0       	ldi	r22, 0x04	; 4
    1b72:	84 e0       	ldi	r24, 0x04	; 4
    1b74:	8f d6       	rcall	.+3358   	; 0x2894 <sysclk_enable_module>
    1b76:	0c c0       	rjmp	.+24     	; 0x1b90 <tc_enable+0x7a>
    1b78:	21 15       	cp	r18, r1
    1b7a:	3a 40       	sbci	r19, 0x0A	; 10
    1b7c:	39 f4       	brne	.+14     	; 0x1b8c <tc_enable+0x76>
    1b7e:	61 e0       	ldi	r22, 0x01	; 1
    1b80:	85 e0       	ldi	r24, 0x05	; 5
    1b82:	88 d6       	rcall	.+3344   	; 0x2894 <sysclk_enable_module>
    1b84:	64 e0       	ldi	r22, 0x04	; 4
    1b86:	85 e0       	ldi	r24, 0x05	; 5
    1b88:	85 d6       	rcall	.+3338   	; 0x2894 <sysclk_enable_module>
    1b8a:	02 c0       	rjmp	.+4      	; 0x1b90 <tc_enable+0x7a>
    1b8c:	cf bf       	out	0x3f, r28	; 63
    1b8e:	09 c0       	rjmp	.+18     	; 0x1ba2 <tc_enable+0x8c>
    1b90:	8f b7       	in	r24, 0x3f	; 63
    1b92:	f8 94       	cli
    1b94:	ea e9       	ldi	r30, 0x9A	; 154
    1b96:	f4 e2       	ldi	r31, 0x24	; 36
    1b98:	90 81       	ld	r25, Z
    1b9a:	9f 5f       	subi	r25, 0xFF	; 255
    1b9c:	90 83       	st	Z, r25
    1b9e:	8f bf       	out	0x3f, r24	; 63
    1ba0:	cf bf       	out	0x3f, r28	; 63
    1ba2:	cf 91       	pop	r28
    1ba4:	08 95       	ret

00001ba6 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1ba6:	81 15       	cp	r24, r1
    1ba8:	28 e0       	ldi	r18, 0x08	; 8
    1baa:	92 07       	cpc	r25, r18
    1bac:	29 f4       	brne	.+10     	; 0x1bb8 <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    1bae:	60 93 fa 20 	sts	0x20FA, r22
    1bb2:	70 93 fb 20 	sts	0x20FB, r23
    1bb6:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1bb8:	80 34       	cpi	r24, 0x40	; 64
    1bba:	28 e0       	ldi	r18, 0x08	; 8
    1bbc:	92 07       	cpc	r25, r18
    1bbe:	29 f4       	brne	.+10     	; 0x1bca <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    1bc0:	60 93 ee 20 	sts	0x20EE, r22
    1bc4:	70 93 ef 20 	sts	0x20EF, r23
    1bc8:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1bca:	81 15       	cp	r24, r1
    1bcc:	29 e0       	ldi	r18, 0x09	; 9
    1bce:	92 07       	cpc	r25, r18
    1bd0:	29 f4       	brne	.+10     	; 0x1bdc <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    1bd2:	60 93 e6 20 	sts	0x20E6, r22
    1bd6:	70 93 e7 20 	sts	0x20E7, r23
    1bda:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    1bdc:	80 34       	cpi	r24, 0x40	; 64
    1bde:	29 e0       	ldi	r18, 0x09	; 9
    1be0:	92 07       	cpc	r25, r18
    1be2:	29 f4       	brne	.+10     	; 0x1bee <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    1be4:	60 93 da 20 	sts	0x20DA, r22
    1be8:	70 93 db 20 	sts	0x20DB, r23
    1bec:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1bee:	81 15       	cp	r24, r1
    1bf0:	9a 40       	sbci	r25, 0x0A	; 10
    1bf2:	21 f4       	brne	.+8      	; 0x1bfc <tc_set_overflow_interrupt_callback+0x56>
		tc_tce0_ovf_callback = callback;
    1bf4:	60 93 d2 20 	sts	0x20D2, r22
    1bf8:	70 93 d3 20 	sts	0x20D3, r23
    1bfc:	08 95       	ret

00001bfe <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    1bfe:	cf 93       	push	r28
    1c00:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    1c02:	e0 91 fc 20 	lds	r30, 0x20FC
    1c06:	f0 91 fd 20 	lds	r31, 0x20FD
    1c0a:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    1c0c:	83 ff       	sbrs	r24, 3
    1c0e:	08 c0       	rjmp	.+16     	; 0x1c20 <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    1c10:	88 60       	ori	r24, 0x08	; 8
    1c12:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    1c14:	83 e0       	ldi	r24, 0x03	; 3
    1c16:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    1c18:	86 ef       	ldi	r24, 0xF6	; 246
    1c1a:	80 93 06 21 	sts	0x2106, r24
    1c1e:	89 c0       	rjmp	.+274    	; 0x1d32 <twim_interrupt_handler+0x134>
    1c20:	98 2f       	mov	r25, r24
    1c22:	94 71       	andi	r25, 0x14	; 20

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    1c24:	31 f0       	breq	.+12     	; 0x1c32 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1c26:	83 e0       	ldi	r24, 0x03	; 3
    1c28:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    1c2a:	8f ef       	ldi	r24, 0xFF	; 255
    1c2c:	80 93 06 21 	sts	0x2106, r24
    1c30:	80 c0       	rjmp	.+256    	; 0x1d32 <twim_interrupt_handler+0x134>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    1c32:	86 ff       	sbrs	r24, 6
    1c34:	45 c0       	rjmp	.+138    	; 0x1cc0 <twim_interrupt_handler+0xc2>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    1c36:	a0 91 fe 20 	lds	r26, 0x20FE
    1c3a:	b0 91 ff 20 	lds	r27, 0x20FF

	if (transfer.addr_count < pkg->addr_length) {
    1c3e:	80 91 00 21 	lds	r24, 0x2100
    1c42:	90 91 01 21 	lds	r25, 0x2101
    1c46:	14 96       	adiw	r26, 0x04	; 4
    1c48:	2d 91       	ld	r18, X+
    1c4a:	3c 91       	ld	r19, X
    1c4c:	15 97       	sbiw	r26, 0x05	; 5
    1c4e:	82 17       	cp	r24, r18
    1c50:	93 07       	cpc	r25, r19
    1c52:	6c f4       	brge	.+26     	; 0x1c6e <twim_interrupt_handler+0x70>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    1c54:	9c 01       	movw	r18, r24
    1c56:	2f 5f       	subi	r18, 0xFF	; 255
    1c58:	3f 4f       	sbci	r19, 0xFF	; 255
    1c5a:	20 93 00 21 	sts	0x2100, r18
    1c5e:	30 93 01 21 	sts	0x2101, r19
    1c62:	a8 0f       	add	r26, r24
    1c64:	b9 1f       	adc	r27, r25
    1c66:	11 96       	adiw	r26, 0x01	; 1
    1c68:	8c 91       	ld	r24, X
    1c6a:	87 83       	std	Z+7, r24	; 0x07
    1c6c:	62 c0       	rjmp	.+196    	; 0x1d32 <twim_interrupt_handler+0x134>

	} else if (transfer.data_count < pkg->length) {
    1c6e:	80 91 02 21 	lds	r24, 0x2102
    1c72:	90 91 03 21 	lds	r25, 0x2103
    1c76:	18 96       	adiw	r26, 0x08	; 8
    1c78:	2d 91       	ld	r18, X+
    1c7a:	3c 91       	ld	r19, X
    1c7c:	19 97       	sbiw	r26, 0x09	; 9
    1c7e:	82 17       	cp	r24, r18
    1c80:	93 07       	cpc	r25, r19
    1c82:	c8 f4       	brcc	.+50     	; 0x1cb6 <twim_interrupt_handler+0xb8>

		if (transfer.read) {
    1c84:	20 91 04 21 	lds	r18, 0x2104
    1c88:	22 23       	and	r18, r18
    1c8a:	21 f0       	breq	.+8      	; 0x1c94 <twim_interrupt_handler+0x96>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    1c8c:	86 81       	ldd	r24, Z+6	; 0x06
    1c8e:	81 60       	ori	r24, 0x01	; 1
    1c90:	86 83       	std	Z+6, r24	; 0x06
    1c92:	4f c0       	rjmp	.+158    	; 0x1d32 <twim_interrupt_handler+0x134>

		} else {
			const uint8_t * const data = pkg->buffer;
    1c94:	16 96       	adiw	r26, 0x06	; 6
    1c96:	2d 91       	ld	r18, X+
    1c98:	3c 91       	ld	r19, X
    1c9a:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    1c9c:	ac 01       	movw	r20, r24
    1c9e:	4f 5f       	subi	r20, 0xFF	; 255
    1ca0:	5f 4f       	sbci	r21, 0xFF	; 255
    1ca2:	40 93 02 21 	sts	0x2102, r20
    1ca6:	50 93 03 21 	sts	0x2103, r21
    1caa:	d9 01       	movw	r26, r18
    1cac:	a8 0f       	add	r26, r24
    1cae:	b9 1f       	adc	r27, r25
    1cb0:	8c 91       	ld	r24, X
    1cb2:	87 83       	std	Z+7, r24	; 0x07
    1cb4:	3e c0       	rjmp	.+124    	; 0x1d32 <twim_interrupt_handler+0x134>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1cb6:	83 e0       	ldi	r24, 0x03	; 3
    1cb8:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    1cba:	10 92 06 21 	sts	0x2106, r1
    1cbe:	39 c0       	rjmp	.+114    	; 0x1d32 <twim_interrupt_handler+0x134>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    1cc0:	88 23       	and	r24, r24
    1cc2:	a4 f5       	brge	.+104    	; 0x1d2c <twim_interrupt_handler+0x12e>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    1cc4:	a0 91 fe 20 	lds	r26, 0x20FE
    1cc8:	b0 91 ff 20 	lds	r27, 0x20FF

	if (transfer.data_count < pkg->length) {
    1ccc:	80 91 02 21 	lds	r24, 0x2102
    1cd0:	90 91 03 21 	lds	r25, 0x2103
    1cd4:	18 96       	adiw	r26, 0x08	; 8
    1cd6:	2d 91       	ld	r18, X+
    1cd8:	3c 91       	ld	r19, X
    1cda:	19 97       	sbiw	r26, 0x09	; 9
    1cdc:	82 17       	cp	r24, r18
    1cde:	93 07       	cpc	r25, r19
    1ce0:	f8 f4       	brcc	.+62     	; 0x1d20 <twim_interrupt_handler+0x122>

		uint8_t * const data = pkg->buffer;
    1ce2:	16 96       	adiw	r26, 0x06	; 6
    1ce4:	4d 91       	ld	r20, X+
    1ce6:	5c 91       	ld	r21, X
    1ce8:	17 97       	sbiw	r26, 0x07	; 7
		data[transfer.data_count++] = bus->MASTER.DATA;
    1cea:	9c 01       	movw	r18, r24
    1cec:	2f 5f       	subi	r18, 0xFF	; 255
    1cee:	3f 4f       	sbci	r19, 0xFF	; 255
    1cf0:	20 93 02 21 	sts	0x2102, r18
    1cf4:	30 93 03 21 	sts	0x2103, r19
    1cf8:	67 81       	ldd	r22, Z+7	; 0x07
    1cfa:	ea 01       	movw	r28, r20
    1cfc:	c8 0f       	add	r28, r24
    1cfe:	d9 1f       	adc	r29, r25
    1d00:	68 83       	st	Y, r22

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    1d02:	18 96       	adiw	r26, 0x08	; 8
    1d04:	8d 91       	ld	r24, X+
    1d06:	9c 91       	ld	r25, X
    1d08:	19 97       	sbiw	r26, 0x09	; 9
    1d0a:	28 17       	cp	r18, r24
    1d0c:	39 07       	cpc	r19, r25
    1d0e:	18 f4       	brcc	.+6      	; 0x1d16 <twim_interrupt_handler+0x118>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    1d10:	82 e0       	ldi	r24, 0x02	; 2
    1d12:	83 83       	std	Z+3, r24	; 0x03
    1d14:	0e c0       	rjmp	.+28     	; 0x1d32 <twim_interrupt_handler+0x134>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    1d16:	87 e0       	ldi	r24, 0x07	; 7
    1d18:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    1d1a:	10 92 06 21 	sts	0x2106, r1
    1d1e:	09 c0       	rjmp	.+18     	; 0x1d32 <twim_interrupt_handler+0x134>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1d20:	83 e0       	ldi	r24, 0x03	; 3
    1d22:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    1d24:	89 ef       	ldi	r24, 0xF9	; 249
    1d26:	80 93 06 21 	sts	0x2106, r24
    1d2a:	03 c0       	rjmp	.+6      	; 0x1d32 <twim_interrupt_handler+0x134>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    1d2c:	8b ef       	ldi	r24, 0xFB	; 251
    1d2e:	80 93 06 21 	sts	0x2106, r24
	}
}
    1d32:	df 91       	pop	r29
    1d34:	cf 91       	pop	r28
    1d36:	08 95       	ret

00001d38 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    1d38:	1f 92       	push	r1
    1d3a:	0f 92       	push	r0
    1d3c:	0f b6       	in	r0, 0x3f	; 63
    1d3e:	0f 92       	push	r0
    1d40:	11 24       	eor	r1, r1
    1d42:	2f 93       	push	r18
    1d44:	3f 93       	push	r19
    1d46:	4f 93       	push	r20
    1d48:	5f 93       	push	r21
    1d4a:	6f 93       	push	r22
    1d4c:	7f 93       	push	r23
    1d4e:	8f 93       	push	r24
    1d50:	9f 93       	push	r25
    1d52:	af 93       	push	r26
    1d54:	bf 93       	push	r27
    1d56:	ef 93       	push	r30
    1d58:	ff 93       	push	r31
    1d5a:	51 df       	rcall	.-350    	; 0x1bfe <twim_interrupt_handler>
    1d5c:	ff 91       	pop	r31
    1d5e:	ef 91       	pop	r30
    1d60:	bf 91       	pop	r27
    1d62:	af 91       	pop	r26
    1d64:	9f 91       	pop	r25
    1d66:	8f 91       	pop	r24
    1d68:	7f 91       	pop	r23
    1d6a:	6f 91       	pop	r22
    1d6c:	5f 91       	pop	r21
    1d6e:	4f 91       	pop	r20
    1d70:	3f 91       	pop	r19
    1d72:	2f 91       	pop	r18
    1d74:	0f 90       	pop	r0
    1d76:	0f be       	out	0x3f, r0	; 63
    1d78:	0f 90       	pop	r0
    1d7a:	1f 90       	pop	r1
    1d7c:	18 95       	reti

00001d7e <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    1d7e:	1f 92       	push	r1
    1d80:	0f 92       	push	r0
    1d82:	0f b6       	in	r0, 0x3f	; 63
    1d84:	0f 92       	push	r0
    1d86:	11 24       	eor	r1, r1
    1d88:	2f 93       	push	r18
    1d8a:	3f 93       	push	r19
    1d8c:	4f 93       	push	r20
    1d8e:	5f 93       	push	r21
    1d90:	6f 93       	push	r22
    1d92:	7f 93       	push	r23
    1d94:	8f 93       	push	r24
    1d96:	9f 93       	push	r25
    1d98:	af 93       	push	r26
    1d9a:	bf 93       	push	r27
    1d9c:	ef 93       	push	r30
    1d9e:	ff 93       	push	r31
    1da0:	2e df       	rcall	.-420    	; 0x1bfe <twim_interrupt_handler>
    1da2:	ff 91       	pop	r31
    1da4:	ef 91       	pop	r30
    1da6:	bf 91       	pop	r27
    1da8:	af 91       	pop	r26
    1daa:	9f 91       	pop	r25
    1dac:	8f 91       	pop	r24
    1dae:	7f 91       	pop	r23
    1db0:	6f 91       	pop	r22
    1db2:	5f 91       	pop	r21
    1db4:	4f 91       	pop	r20
    1db6:	3f 91       	pop	r19
    1db8:	2f 91       	pop	r18
    1dba:	0f 90       	pop	r0
    1dbc:	0f be       	out	0x3f, r0	; 63
    1dbe:	0f 90       	pop	r0
    1dc0:	1f 90       	pop	r1
    1dc2:	18 95       	reti

00001dc4 <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
    1dc4:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
    1dc6:	db 01       	movw	r26, r22
    1dc8:	14 96       	adiw	r26, 0x04	; 4
    1dca:	8c 91       	ld	r24, X
    1dcc:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
    1dce:	88 eb       	ldi	r24, 0xB8	; 184
    1dd0:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
    1dd2:	81 e0       	ldi	r24, 0x01	; 1
    1dd4:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
    1dd6:	10 92 05 21 	sts	0x2105, r1
	transfer.status    = STATUS_OK;
    1dda:	10 92 06 21 	sts	0x2106, r1

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
    1dde:	e0 ea       	ldi	r30, 0xA0	; 160
    1de0:	f0 e0       	ldi	r31, 0x00	; 0
    1de2:	82 81       	ldd	r24, Z+2	; 0x02
    1de4:	82 60       	ori	r24, 0x02	; 2
    1de6:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
    1de8:	78 94       	sei

	return STATUS_OK;
}
    1dea:	80 e0       	ldi	r24, 0x00	; 0
    1dec:	08 95       	ret

00001dee <twi_master_transfer>:
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
    1dee:	00 97       	sbiw	r24, 0x00	; 0
    1df0:	09 f4       	brne	.+2      	; 0x1df4 <twi_master_transfer+0x6>
    1df2:	53 c0       	rjmp	.+166    	; 0x1e9a <twi_master_transfer+0xac>
    1df4:	61 15       	cp	r22, r1
    1df6:	71 05       	cpc	r23, r1
    1df8:	09 f4       	brne	.+2      	; 0x1dfc <twi_master_transfer+0xe>
    1dfa:	51 c0       	rjmp	.+162    	; 0x1e9e <twi_master_transfer+0xb0>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
    1dfc:	fb 01       	movw	r30, r22
    1dfe:	32 85       	ldd	r19, Z+10	; 0x0a
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
    1e00:	20 91 05 21 	lds	r18, 0x2105
    1e04:	02 c0       	rjmp	.+4      	; 0x1e0a <twi_master_transfer+0x1c>

		if (no_wait) { return ERR_BUSY; }
    1e06:	31 11       	cpse	r19, r1
    1e08:	4c c0       	rjmp	.+152    	; 0x1ea2 <twi_master_transfer+0xb4>
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
    1e0a:	21 11       	cpse	r18, r1
    1e0c:	fc cf       	rjmp	.-8      	; 0x1e06 <twi_master_transfer+0x18>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1e0e:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
    1e10:	f8 94       	cli
		if (no_wait) { return ERR_BUSY; }
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
    1e12:	31 e0       	ldi	r19, 0x01	; 1
    1e14:	30 93 05 21 	sts	0x2105, r19
	transfer.status = OPERATION_IN_PROGRESS;
    1e18:	30 e8       	ldi	r19, 0x80	; 128
    1e1a:	30 93 06 21 	sts	0x2106, r19
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1e1e:	2f bf       	out	0x3f, r18	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
    1e20:	80 93 fc 20 	sts	0x20FC, r24
    1e24:	90 93 fd 20 	sts	0x20FD, r25
		transfer.pkg         = (twi_package_t *) package;
    1e28:	60 93 fe 20 	sts	0x20FE, r22
    1e2c:	70 93 ff 20 	sts	0x20FF, r23
		transfer.addr_count  = 0;
    1e30:	10 92 00 21 	sts	0x2100, r1
    1e34:	10 92 01 21 	sts	0x2101, r1
		transfer.data_count  = 0;
    1e38:	10 92 02 21 	sts	0x2102, r1
    1e3c:	10 92 03 21 	sts	0x2103, r1
		transfer.read        = read;
    1e40:	40 93 04 21 	sts	0x2104, r20

		uint8_t const chip = (package->chip) << 1;
    1e44:	fb 01       	movw	r30, r22
    1e46:	20 81       	ld	r18, Z
    1e48:	52 2f       	mov	r21, r18
    1e4a:	55 0f       	add	r21, r21

		if (package->addr_length || (false == read)) {
    1e4c:	24 81       	ldd	r18, Z+4	; 0x04
    1e4e:	35 81       	ldd	r19, Z+5	; 0x05
    1e50:	23 2b       	or	r18, r19
    1e52:	11 f4       	brne	.+4      	; 0x1e58 <twi_master_transfer+0x6a>
    1e54:	41 11       	cpse	r20, r1
    1e56:	03 c0       	rjmp	.+6      	; 0x1e5e <twi_master_transfer+0x70>
			transfer.bus->MASTER.ADDR = chip;
    1e58:	fc 01       	movw	r30, r24
    1e5a:	56 83       	std	Z+6, r21	; 0x06
    1e5c:	03 c0       	rjmp	.+6      	; 0x1e64 <twi_master_transfer+0x76>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
    1e5e:	51 60       	ori	r21, 0x01	; 1
    1e60:	fc 01       	movw	r30, r24
    1e62:	56 83       	std	Z+6, r21	; 0x06
{
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
    1e64:	e6 e0       	ldi	r30, 0x06	; 6
    1e66:	f1 e2       	ldi	r31, 0x21	; 33
    1e68:	80 81       	ld	r24, Z
    1e6a:	80 38       	cpi	r24, 0x80	; 128
    1e6c:	e9 f3       	breq	.-6      	; 0x1e68 <twi_master_transfer+0x7a>

	while (! twim_idle(transfer.bus)) { barrier(); }
    1e6e:	e0 91 fc 20 	lds	r30, 0x20FC
    1e72:	f0 91 fd 20 	lds	r31, 0x20FD
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    1e76:	84 81       	ldd	r24, Z+4	; 0x04
    1e78:	83 70       	andi	r24, 0x03	; 3
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    1e7a:	81 30       	cpi	r24, 0x01	; 1
    1e7c:	49 f0       	breq	.+18     	; 0x1e90 <twi_master_transfer+0xa2>
    1e7e:	ac ef       	ldi	r26, 0xFC	; 252
    1e80:	b0 e2       	ldi	r27, 0x20	; 32
    1e82:	ed 91       	ld	r30, X+
    1e84:	fc 91       	ld	r31, X
    1e86:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    1e88:	84 81       	ldd	r24, Z+4	; 0x04
    1e8a:	83 70       	andi	r24, 0x03	; 3
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    1e8c:	81 30       	cpi	r24, 0x01	; 1
    1e8e:	c9 f7       	brne	.-14     	; 0x1e82 <twi_master_transfer+0x94>

	status_code_t const status = transfer.status;
    1e90:	80 91 06 21 	lds	r24, 0x2106

	transfer.locked = false;
    1e94:	10 92 05 21 	sts	0x2105, r1
    1e98:	08 95       	ret
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
    1e9a:	88 ef       	ldi	r24, 0xF8	; 248
    1e9c:	08 95       	ret
    1e9e:	88 ef       	ldi	r24, 0xF8	; 248
    1ea0:	08 95       	ret
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
    1ea2:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
    1ea4:	08 95       	ret

00001ea6 <wdt_set_timeout_period>:
 *  operate asynchronously with immediate effect.
 */
void wdt_disable(void)
{
	uint8_t temp = (WDT.CTRL & ~WDT_ENABLE_bm) | (1 << WDT_CEN_bp);
	ccp_write_io((void *)&WDT.CTRL, temp);
    1ea6:	60 91 80 00 	lds	r22, 0x0080
    1eaa:	62 70       	andi	r22, 0x02	; 2
    1eac:	61 60       	ori	r22, 0x01	; 1
    1eae:	24 e0       	ldi	r18, 0x04	; 4
    1eb0:	82 9f       	mul	r24, r18
    1eb2:	c0 01       	movw	r24, r0
    1eb4:	11 24       	eor	r1, r1
    1eb6:	8c 73       	andi	r24, 0x3C	; 60
    1eb8:	68 2b       	or	r22, r24
    1eba:	80 e8       	ldi	r24, 0x80	; 128
    1ebc:	90 e0       	ldi	r25, 0x00	; 0
    1ebe:	0e 94 ed 19 	call	0x33da	; 0x33da <ccp_write_io>
    1ec2:	e0 e8       	ldi	r30, 0x80	; 128
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	82 81       	ldd	r24, Z+2	; 0x02
    1ec8:	80 fd       	sbrc	r24, 0
    1eca:	fd cf       	rjmp	.-6      	; 0x1ec6 <wdt_set_timeout_period+0x20>
    1ecc:	08 95       	ret

00001ece <wdt_enable>:
 *  wait for the WDT to be synchronized to the WDT clock domain before
 *  proceeding
 */
void wdt_enable(void)
{
	uint8_t temp = (WDT.CTRL & WDT_PER_gm) |
    1ece:	60 91 80 00 	lds	r22, 0x0080
    1ed2:	6c 73       	andi	r22, 0x3C	; 60
    1ed4:	63 60       	ori	r22, 0x03	; 3
			(1 << WDT_ENABLE_bp) | (1 << WDT_CEN_bp);
	ccp_write_io((void *)&WDT.CTRL, temp);
    1ed6:	80 e8       	ldi	r24, 0x80	; 128
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	0e 94 ed 19 	call	0x33da	; 0x33da <ccp_write_io>
/*! \brief Wait until WD settings are synchronized to the WD clock domain.
 *
 */
static inline void wdt_wait_while_busy(void)
{
	while ((WDT.STATUS & WDT_SYNCBUSY_bm) == WDT_SYNCBUSY_bm) {
    1ede:	e0 e8       	ldi	r30, 0x80	; 128
    1ee0:	f0 e0       	ldi	r31, 0x00	; 0
    1ee2:	82 81       	ldd	r24, Z+2	; 0x02
    1ee4:	80 fd       	sbrc	r24, 0
    1ee6:	fd cf       	rjmp	.-6      	; 0x1ee2 <wdt_enable+0x14>
	wdt_wait_while_busy();
}
    1ee8:	08 95       	ret

00001eea <proto_gen_tpm2_frame>:
	proto_gen_tpm2_frame(buf,sizeof(buf));
}


void proto_gen_tpm2_frame(uint8_t *buf,uint8_t len)
{
    1eea:	cf 93       	push	r28
    1eec:	df 93       	push	r29
    1eee:	00 d0       	rcall	.+0      	; 0x1ef0 <proto_gen_tpm2_frame+0x6>
    1ef0:	cd b7       	in	r28, 0x3d	; 61
    1ef2:	de b7       	in	r29, 0x3e	; 62
	if(len > (64 - send_buf_pointer - 5)) return;
    1ef4:	70 91 0c 21 	lds	r23, 0x210C
    1ef8:	27 2f       	mov	r18, r23
    1efa:	30 e0       	ldi	r19, 0x00	; 0
    1efc:	e6 2f       	mov	r30, r22
    1efe:	f0 e0       	ldi	r31, 0x00	; 0
    1f00:	4b e3       	ldi	r20, 0x3B	; 59
    1f02:	50 e0       	ldi	r21, 0x00	; 0
    1f04:	42 1b       	sub	r20, r18
    1f06:	53 0b       	sbc	r21, r19
    1f08:	4e 17       	cp	r20, r30
    1f0a:	5f 07       	cpc	r21, r31
    1f0c:	0c f4       	brge	.+2      	; 0x1f10 <proto_gen_tpm2_frame+0x26>
    1f0e:	5a c0       	rjmp	.+180    	; 0x1fc4 <proto_gen_tpm2_frame+0xda>
	
	volatile uint16_t frame_len = (uint16_t)len;
    1f10:	af 01       	movw	r20, r30
    1f12:	49 83       	std	Y+1, r20	; 0x01
    1f14:	5a 83       	std	Y+2, r21	; 0x02
		
	send_buf[send_buf_pointer] = TPM2_BLOCK_START;
    1f16:	f9 01       	movw	r30, r18
    1f18:	e9 50       	subi	r30, 0x09	; 9
    1f1a:	fc 4d       	sbci	r31, 0xDC	; 220
    1f1c:	49 ec       	ldi	r20, 0xC9	; 201
    1f1e:	40 83       	st	Z, r20
	send_buf_pointer++;
    1f20:	e1 e0       	ldi	r30, 0x01	; 1
    1f22:	e7 0f       	add	r30, r23
	send_buf[send_buf_pointer] = TPM2_BLOCK_DATAFRAME;
    1f24:	f0 e0       	ldi	r31, 0x00	; 0
    1f26:	e9 50       	subi	r30, 0x09	; 9
    1f28:	fc 4d       	sbci	r31, 0xDC	; 220
    1f2a:	2a ed       	ldi	r18, 0xDA	; 218
    1f2c:	20 83       	st	Z, r18
	send_buf_pointer++;
	send_buf[send_buf_pointer] = (uint8_t)(frame_len>>8);
    1f2e:	29 81       	ldd	r18, Y+1	; 0x01
    1f30:	3a 81       	ldd	r19, Y+2	; 0x02
	volatile uint16_t frame_len = (uint16_t)len;
		
	send_buf[send_buf_pointer] = TPM2_BLOCK_START;
	send_buf_pointer++;
	send_buf[send_buf_pointer] = TPM2_BLOCK_DATAFRAME;
	send_buf_pointer++;
    1f32:	e2 e0       	ldi	r30, 0x02	; 2
    1f34:	e7 0f       	add	r30, r23
	send_buf[send_buf_pointer] = (uint8_t)(frame_len>>8);
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	e9 50       	subi	r30, 0x09	; 9
    1f3a:	fc 4d       	sbci	r31, 0xDC	; 220
    1f3c:	30 83       	st	Z, r19
	send_buf_pointer++;
	send_buf[send_buf_pointer] = (uint8_t)(frame_len);
    1f3e:	29 81       	ldd	r18, Y+1	; 0x01
    1f40:	3a 81       	ldd	r19, Y+2	; 0x02
	send_buf[send_buf_pointer] = TPM2_BLOCK_START;
	send_buf_pointer++;
	send_buf[send_buf_pointer] = TPM2_BLOCK_DATAFRAME;
	send_buf_pointer++;
	send_buf[send_buf_pointer] = (uint8_t)(frame_len>>8);
	send_buf_pointer++;
    1f42:	e3 e0       	ldi	r30, 0x03	; 3
    1f44:	e7 0f       	add	r30, r23
	send_buf[send_buf_pointer] = (uint8_t)(frame_len);
    1f46:	f0 e0       	ldi	r31, 0x00	; 0
    1f48:	e9 50       	subi	r30, 0x09	; 9
    1f4a:	fc 4d       	sbci	r31, 0xDC	; 220
    1f4c:	20 83       	st	Z, r18
	send_buf_pointer++;
    1f4e:	7c 5f       	subi	r23, 0xFC	; 252
    1f50:	70 93 0c 21 	sts	0x210C, r23
	
	for(uint8_t i = 0;i<len;i++) {
    1f54:	66 23       	and	r22, r22
    1f56:	91 f0       	breq	.+36     	; 0x1f7c <proto_gen_tpm2_frame+0x92>
    1f58:	28 2f       	mov	r18, r24
    1f5a:	e8 2f       	mov	r30, r24
    1f5c:	f9 2f       	mov	r31, r25
		send_buf[send_buf_pointer] = buf[i];
    1f5e:	80 91 0c 21 	lds	r24, 0x210C
    1f62:	91 91       	ld	r25, Z+
    1f64:	a8 2f       	mov	r26, r24
    1f66:	b0 e0       	ldi	r27, 0x00	; 0
    1f68:	a9 50       	subi	r26, 0x09	; 9
    1f6a:	bc 4d       	sbci	r27, 0xDC	; 220
    1f6c:	9c 93       	st	X, r25
		send_buf_pointer++;
    1f6e:	8f 5f       	subi	r24, 0xFF	; 255
    1f70:	80 93 0c 21 	sts	0x210C, r24
    1f74:	8e 2f       	mov	r24, r30
    1f76:	82 1b       	sub	r24, r18
	send_buf[send_buf_pointer] = (uint8_t)(frame_len>>8);
	send_buf_pointer++;
	send_buf[send_buf_pointer] = (uint8_t)(frame_len);
	send_buf_pointer++;
	
	for(uint8_t i = 0;i<len;i++) {
    1f78:	86 17       	cp	r24, r22
    1f7a:	88 f3       	brcs	.-30     	; 0x1f5e <proto_gen_tpm2_frame+0x74>
		send_buf[send_buf_pointer] = buf[i];
		send_buf_pointer++;
	}
	
	send_buf[send_buf_pointer] = TPM2_BLOCK_END;
    1f7c:	60 91 0c 21 	lds	r22, 0x210C
    1f80:	e6 2f       	mov	r30, r22
    1f82:	f0 e0       	ldi	r31, 0x00	; 0
    1f84:	e9 50       	subi	r30, 0x09	; 9
    1f86:	fc 4d       	sbci	r31, 0xDC	; 220
    1f88:	86 e3       	ldi	r24, 0x36	; 54
    1f8a:	80 83       	st	Z, r24
	send_buf_pointer++;
    1f8c:	6f 5f       	subi	r22, 0xFF	; 255
    1f8e:	60 93 0c 21 	sts	0x210C, r22
 */
static inline bool sysclk_module_is_enabled(enum sysclk_port_id port,
		uint8_t id)
{
	uint8_t mask = *((uint8_t *)&PR.PRGEN + port);
	return (mask & id) == 0;
    1f92:	80 91 73 00 	lds	r24, 0x0073
	
	/*if(send_buf_rdy==true) {
		frame_len = 0;
	}*/
	
	if(sysclk_module_is_enabled(SYSCLK_PORT_C,SYSCLK_USART0)) {
    1f96:	84 fd       	sbrc	r24, 4
    1f98:	04 c0       	rjmp	.+8      	; 0x1fa2 <proto_gen_tpm2_frame+0xb8>
		//send rs485 data
		rs485_add_data(send_buf,send_buf_pointer);
    1f9a:	87 ef       	ldi	r24, 0xF7	; 247
    1f9c:	93 e2       	ldi	r25, 0x23	; 35
    1f9e:	0e 94 9a 05 	call	0xb34	; 0xb34 <rs485_add_data>
	}
	
	//send usb data?
	if(main_b_generic_enable) {
    1fa2:	80 91 10 21 	lds	r24, 0x2110
    1fa6:	88 23       	and	r24, r24
    1fa8:	69 f0       	breq	.+26     	; 0x1fc4 <proto_gen_tpm2_frame+0xda>
		if(udi_hid_generic_send_report_in(send_buf))
    1faa:	87 ef       	ldi	r24, 0xF7	; 247
    1fac:	93 e2       	ldi	r25, 0x23	; 35
    1fae:	59 d5       	rcall	.+2738   	; 0x2a62 <udi_hid_generic_send_report_in>
    1fb0:	88 23       	and	r24, r24
    1fb2:	29 f0       	breq	.+10     	; 0x1fbe <proto_gen_tpm2_frame+0xd4>
		{
			//gpio_toggle_pin(LED_GREEN_O);
			send_buf_rdy = false;
    1fb4:	10 92 0d 21 	sts	0x210D, r1
			send_buf_pointer = 0;
    1fb8:	10 92 0c 21 	sts	0x210C, r1
    1fbc:	03 c0       	rjmp	.+6      	; 0x1fc4 <proto_gen_tpm2_frame+0xda>
		} else {
			send_buf_rdy = true;	
    1fbe:	81 e0       	ldi	r24, 0x01	; 1
    1fc0:	80 93 0d 21 	sts	0x210D, r24
		}
	}
}
    1fc4:	0f 90       	pop	r0
    1fc6:	0f 90       	pop	r0
    1fc8:	df 91       	pop	r29
    1fca:	cf 91       	pop	r28
    1fcc:	08 95       	ret

00001fce <proto_send_data>:
uint8_t send_buf_pointer = 0;

void proto_gen_tpm2_frame(uint8_t *buf,uint8_t len);

void proto_send_data()
{
    1fce:	ef 92       	push	r14
    1fd0:	ff 92       	push	r15
    1fd2:	0f 93       	push	r16
    1fd4:	1f 93       	push	r17
    1fd6:	cf 93       	push	r28
    1fd8:	df 93       	push	r29
    1fda:	cd b7       	in	r28, 0x3d	; 61
    1fdc:	de b7       	in	r29, 0x3e	; 62
    1fde:	e2 97       	sbiw	r28, 0x32	; 50
    1fe0:	cd bf       	out	0x3d, r28	; 61
    1fe2:	de bf       	out	0x3e, r29	; 62
	
	uint8_t buf[50];
	buf[0] = PM_DATAFRAME;
    1fe4:	8a ed       	ldi	r24, 0xDA	; 218
    1fe6:	89 83       	std	Y+1, r24	; 0x01
	uint8_t cnt=1;
    1fe8:	61 e0       	ldi	r22, 0x01	; 1
 *    \retval true when the FIFO is empty.
 *    \retval false when the FIFO is not empty.
 */
static inline bool fifo_is_empty(fifo_desc_t *fifo_desc)
{
	return (fifo_desc->write_index == fifo_desc->read_index);
    1fea:	44 ef       	ldi	r20, 0xF4	; 244
    1fec:	53 e2       	ldi	r21, 0x23	; 35
    1fee:	0f 2e       	mov	r0, r31
    1ff0:	f3 ef       	ldi	r31, 0xF3	; 243
    1ff2:	ef 2e       	mov	r14, r31
    1ff4:	f3 e2       	ldi	r31, 0x23	; 35
    1ff6:	ff 2e       	mov	r15, r31
    1ff8:	f0 2d       	mov	r31, r0
	if (fifo_is_empty(fifo_desc)) {
		return FIFO_ERROR_UNDERFLOW;
	}

	read_index = fifo_desc->read_index;
	*item = fifo_desc->buffer.u32ptr[read_index & (fifo_desc->mask >> 1)];
    1ffa:	06 ef       	ldi	r16, 0xF6	; 246
    1ffc:	13 e2       	ldi	r17, 0x23	; 35
 *    \retval true when the FIFO is empty.
 *    \retval false when the FIFO is not empty.
 */
static inline bool fifo_is_empty(fifo_desc_t *fifo_desc)
{
	return (fifo_desc->write_index == fifo_desc->read_index);
    1ffe:	da 01       	movw	r26, r20
    2000:	9c 91       	ld	r25, X
    2002:	f7 01       	movw	r30, r14
    2004:	80 81       	ld	r24, Z
 */
static inline int fifo_pull_uint32(fifo_desc_t *fifo_desc, uint32_t *item)
{
	uint8_t read_index;

	if (fifo_is_empty(fifo_desc)) {
    2006:	98 17       	cp	r25, r24
    2008:	29 f1       	breq	.+74     	; 0x2054 <proto_send_data+0x86>
		return FIFO_ERROR_UNDERFLOW;
	}

	read_index = fifo_desc->read_index;
    200a:	30 81       	ld	r19, Z
	*item = fifo_desc->buffer.u32ptr[read_index & (fifo_desc->mask >> 1)];
    200c:	d8 01       	movw	r26, r16
    200e:	2c 91       	ld	r18, X
    2010:	82 2f       	mov	r24, r18
    2012:	86 95       	lsr	r24
    2014:	83 23       	and	r24, r19
    2016:	a0 91 f1 23 	lds	r26, 0x23F1
    201a:	b0 91 f2 23 	lds	r27, 0x23F2
    201e:	e4 e0       	ldi	r30, 0x04	; 4
    2020:	8e 9f       	mul	r24, r30
    2022:	a0 0d       	add	r26, r0
    2024:	b1 1d       	adc	r27, r1
    2026:	11 24       	eor	r1, r1
    2028:	8d 91       	ld	r24, X+
    202a:	9d 91       	ld	r25, X+
    202c:	0d 90       	ld	r0, X+
    202e:	bc 91       	ld	r27, X
    2030:	a0 2d       	mov	r26, r0
	read_index = (read_index + 1) & fifo_desc->mask;
    2032:	3f 5f       	subi	r19, 0xFF	; 255
    2034:	23 23       	and	r18, r19

	// Must be the last thing to do.
	barrier();
	fifo_desc->read_index = read_index;
    2036:	f7 01       	movw	r30, r14
    2038:	20 83       	st	Z, r18
	uint32_t tempi = 0;
	
	while(FIFO_OK == fifo_pull_uint32(&fifo_desc,&tempi)) {
		memcpy(&buf[cnt],&tempi,4);
    203a:	21 e0       	ldi	r18, 0x01	; 1
    203c:	30 e0       	ldi	r19, 0x00	; 0
    203e:	2c 0f       	add	r18, r28
    2040:	3d 1f       	adc	r19, r29
    2042:	26 0f       	add	r18, r22
    2044:	31 1d       	adc	r19, r1
    2046:	f9 01       	movw	r30, r18
    2048:	80 83       	st	Z, r24
    204a:	91 83       	std	Z+1, r25	; 0x01
    204c:	a2 83       	std	Z+2, r26	; 0x02
    204e:	b3 83       	std	Z+3, r27	; 0x03
		cnt += 4;
    2050:	6c 5f       	subi	r22, 0xFC	; 252
    2052:	d5 cf       	rjmp	.-86     	; 0x1ffe <proto_send_data+0x30>
	}
	
	proto_gen_tpm2_frame(buf,cnt);
    2054:	ce 01       	movw	r24, r28
    2056:	01 96       	adiw	r24, 0x01	; 1
    2058:	48 df       	rcall	.-368    	; 0x1eea <proto_gen_tpm2_frame>
}
    205a:	e2 96       	adiw	r28, 0x32	; 50
    205c:	cd bf       	out	0x3d, r28	; 61
    205e:	de bf       	out	0x3e, r29	; 62
    2060:	df 91       	pop	r29
    2062:	cf 91       	pop	r28
    2064:	1f 91       	pop	r17
    2066:	0f 91       	pop	r16
    2068:	ff 90       	pop	r15
    206a:	ef 90       	pop	r14
    206c:	08 95       	ret

0000206e <proto_send_id>:

void proto_send_id() 
{
    206e:	cf 93       	push	r28
    2070:	df 93       	push	r29
    2072:	cd b7       	in	r28, 0x3d	; 61
    2074:	de b7       	in	r29, 0x3e	; 62
    2076:	27 97       	sbiw	r28, 0x07	; 7
    2078:	cd bf       	out	0x3d, r28	; 61
    207a:	de bf       	out	0x3e, r29	; 62
	uint8_t buf[] = {PM_HELLO,(product_bytes.coordy0 ^ product_bytes.coordy1),(product_bytes.coordx0 ^ product_bytes.coordx1),product_bytes.wafnum,product_bytes.lotnum0,POWER_METER_VER1,POWER_METER_VER2};
    207c:	81 e1       	ldi	r24, 0x11	; 17
    207e:	89 83       	std	Y+1, r24	; 0x01
    2080:	90 91 b9 24 	lds	r25, 0x24B9
    2084:	80 91 b8 24 	lds	r24, 0x24B8
    2088:	89 27       	eor	r24, r25
    208a:	8a 83       	std	Y+2, r24	; 0x02
    208c:	90 91 b7 24 	lds	r25, 0x24B7
    2090:	80 91 b6 24 	lds	r24, 0x24B6
    2094:	89 27       	eor	r24, r25
    2096:	8b 83       	std	Y+3, r24	; 0x03
    2098:	80 91 b5 24 	lds	r24, 0x24B5
    209c:	8c 83       	std	Y+4, r24	; 0x04
    209e:	80 91 af 24 	lds	r24, 0x24AF
    20a2:	8d 83       	std	Y+5, r24	; 0x05
    20a4:	1e 82       	std	Y+6, r1	; 0x06
    20a6:	82 e0       	ldi	r24, 0x02	; 2
    20a8:	8f 83       	std	Y+7, r24	; 0x07
	proto_gen_tpm2_frame(buf,sizeof(buf));
    20aa:	67 e0       	ldi	r22, 0x07	; 7
    20ac:	ce 01       	movw	r24, r28
    20ae:	01 96       	adiw	r24, 0x01	; 1
    20b0:	1c df       	rcall	.-456    	; 0x1eea <proto_gen_tpm2_frame>
}
    20b2:	27 96       	adiw	r28, 0x07	; 7
    20b4:	cd bf       	out	0x3d, r28	; 61
    20b6:	de bf       	out	0x3e, r29	; 62
    20b8:	df 91       	pop	r29
    20ba:	cf 91       	pop	r28
    20bc:	08 95       	ret

000020be <proto_send_scale>:

void proto_send_scale()
{
    20be:	cf 93       	push	r28
    20c0:	df 93       	push	r29
    20c2:	cd b7       	in	r28, 0x3d	; 61
    20c4:	de b7       	in	r29, 0x3e	; 62
    20c6:	60 97       	sbiw	r28, 0x10	; 16
    20c8:	cd bf       	out	0x3d, r28	; 61
    20ca:	de bf       	out	0x3e, r29	; 62
	uint8_t buf[16];
	
	buf[0] = PM_SCALEVALUES;
    20cc:	8c e5       	ldi	r24, 0x5C	; 92
    20ce:	89 83       	std	Y+1, r24	; 0x01
	buf[1] = ee_scale_settings.opt_v & 0x01;
    20d0:	80 91 c6 24 	lds	r24, 0x24C6
    20d4:	81 70       	andi	r24, 0x01	; 1
    20d6:	8a 83       	std	Y+2, r24	; 0x02
	buf[6] = ee_scale_settings.opt_cc & 0x01;
    20d8:	80 91 c7 24 	lds	r24, 0x24C7
    20dc:	81 70       	andi	r24, 0x01	; 1
    20de:	8f 83       	std	Y+7, r24	; 0x07
	buf[11] = ee_scale_settings.opt_ch & 0x01;
    20e0:	90 91 c8 24 	lds	r25, 0x24C8
    20e4:	91 70       	andi	r25, 0x01	; 1
    20e6:	9c 87       	std	Y+12, r25	; 0x0c
	
	if(use_hall_sensor) {
    20e8:	20 91 9a 22 	lds	r18, 0x229A
    20ec:	22 23       	and	r18, r18
    20ee:	19 f0       	breq	.+6      	; 0x20f6 <proto_send_scale+0x38>
		buf[11] |= 0x04;
    20f0:	94 60       	ori	r25, 0x04	; 4
    20f2:	9c 87       	std	Y+12, r25	; 0x0c
    20f4:	02 c0       	rjmp	.+4      	; 0x20fa <proto_send_scale+0x3c>
	} else {
		buf[6] |= 0x04;
    20f6:	84 60       	ori	r24, 0x04	; 4
    20f8:	8f 83       	std	Y+7, r24	; 0x07
	}
	
	memcpy(&buf[2],&ee_scale_settings.scale_v,4);
    20fa:	ea eb       	ldi	r30, 0xBA	; 186
    20fc:	f4 e2       	ldi	r31, 0x24	; 36
    20fe:	80 81       	ld	r24, Z
    2100:	91 81       	ldd	r25, Z+1	; 0x01
    2102:	a2 81       	ldd	r26, Z+2	; 0x02
    2104:	b3 81       	ldd	r27, Z+3	; 0x03
    2106:	8b 83       	std	Y+3, r24	; 0x03
    2108:	9c 83       	std	Y+4, r25	; 0x04
    210a:	ad 83       	std	Y+5, r26	; 0x05
    210c:	be 83       	std	Y+6, r27	; 0x06
	memcpy(&buf[7],&ee_scale_settings.scale_cc,4);
    210e:	84 81       	ldd	r24, Z+4	; 0x04
    2110:	95 81       	ldd	r25, Z+5	; 0x05
    2112:	a6 81       	ldd	r26, Z+6	; 0x06
    2114:	b7 81       	ldd	r27, Z+7	; 0x07
    2116:	88 87       	std	Y+8, r24	; 0x08
    2118:	99 87       	std	Y+9, r25	; 0x09
    211a:	aa 87       	std	Y+10, r26	; 0x0a
    211c:	bb 87       	std	Y+11, r27	; 0x0b
	memcpy(&buf[12],&ee_scale_settings.scale_ch,4);
    211e:	80 85       	ldd	r24, Z+8	; 0x08
    2120:	91 85       	ldd	r25, Z+9	; 0x09
    2122:	a2 85       	ldd	r26, Z+10	; 0x0a
    2124:	b3 85       	ldd	r27, Z+11	; 0x0b
    2126:	8d 87       	std	Y+13, r24	; 0x0d
    2128:	9e 87       	std	Y+14, r25	; 0x0e
    212a:	af 87       	std	Y+15, r26	; 0x0f
    212c:	b8 8b       	std	Y+16, r27	; 0x10
	
	proto_gen_tpm2_frame(buf,sizeof(buf));
    212e:	60 e1       	ldi	r22, 0x10	; 16
    2130:	ce 01       	movw	r24, r28
    2132:	01 96       	adiw	r24, 0x01	; 1
    2134:	da de       	rcall	.-588    	; 0x1eea <proto_gen_tpm2_frame>
}
    2136:	60 96       	adiw	r28, 0x10	; 16
    2138:	cd bf       	out	0x3d, r28	; 61
    213a:	de bf       	out	0x3e, r29	; 62
    213c:	df 91       	pop	r29
    213e:	cf 91       	pop	r28
    2140:	08 95       	ret

00002142 <proto_send>:
	}
}

void proto_send()
{
	if(send_buf_rdy == true) {
    2142:	80 91 0d 21 	lds	r24, 0x210D
    2146:	81 30       	cpi	r24, 0x01	; 1
    2148:	69 f4       	brne	.+26     	; 0x2164 <proto_send+0x22>
		//send usb data?
		if(main_b_generic_enable) {
    214a:	80 91 10 21 	lds	r24, 0x2110
    214e:	88 23       	and	r24, r24
    2150:	49 f0       	breq	.+18     	; 0x2164 <proto_send+0x22>
			if(udi_hid_generic_send_report_in(send_buf))
    2152:	87 ef       	ldi	r24, 0xF7	; 247
    2154:	93 e2       	ldi	r25, 0x23	; 35
    2156:	85 d4       	rcall	.+2314   	; 0x2a62 <udi_hid_generic_send_report_in>
    2158:	88 23       	and	r24, r24
    215a:	21 f0       	breq	.+8      	; 0x2164 <proto_send+0x22>
			{
				//gpio_toggle_pin(LED_GREEN_O);
				send_buf_rdy = false;
    215c:	10 92 0d 21 	sts	0x210D, r1
				send_buf_pointer = 0;
    2160:	10 92 0c 21 	sts	0x210C, r1
    2164:	08 95       	ret

00002166 <proto_receiver>:
//handle tpm2 protocol
static uint16_t count = 0;
static uint16_t Framesize = 0;

void proto_receiver()
{
    2166:	2f 92       	push	r2
    2168:	3f 92       	push	r3
    216a:	4f 92       	push	r4
    216c:	5f 92       	push	r5
    216e:	6f 92       	push	r6
    2170:	7f 92       	push	r7
    2172:	8f 92       	push	r8
    2174:	9f 92       	push	r9
    2176:	af 92       	push	r10
    2178:	bf 92       	push	r11
    217a:	cf 92       	push	r12
    217c:	df 92       	push	r13
    217e:	ef 92       	push	r14
    2180:	ff 92       	push	r15
    2182:	0f 93       	push	r16
    2184:	1f 93       	push	r17
    2186:	cf 93       	push	r28
    2188:	df 93       	push	r29
    218a:	cd b7       	in	r28, 0x3d	; 61
    218c:	de b7       	in	r29, 0x3e	; 62
    218e:	a0 97       	sbiw	r28, 0x20	; 32
    2190:	cd bf       	out	0x3d, r28	; 61
    2192:	de bf       	out	0x3e, r29	; 62
	uint8_t *msg_buf;
	//every new package -> reset!
	tpm2state = IDLE;
    2194:	10 92 0b 21 	sts	0x210B, r1
    2198:	08 e3       	ldi	r16, 0x38	; 56
    219a:	14 e2       	ldi	r17, 0x24	; 36
    219c:	0f 2e       	mov	r0, r31
    219e:	f8 e7       	ldi	r31, 0x78	; 120
    21a0:	ef 2e       	mov	r14, r31
    21a2:	f4 e2       	ldi	r31, 0x24	; 36
    21a4:	ff 2e       	mov	r15, r31
    21a6:	f0 2d       	mov	r31, r0
								
								memcpy(&ee_scale_settings.scale_ch,&msg_buf[12],4);
							}
							
							ee_scale_settings.opt_v = msg_buf[1];
							ee_scale_settings.opt_cc = msg_buf[6];
    21a8:	0f 2e       	mov	r0, r31
    21aa:	f7 ec       	ldi	r31, 0xC7	; 199
    21ac:	8f 2e       	mov	r8, r31
    21ae:	f4 e2       	ldi	r31, 0x24	; 36
    21b0:	9f 2e       	mov	r9, r31
    21b2:	f0 2d       	mov	r31, r0
							ee_scale_settings.opt_ch = msg_buf[11];
    21b4:	0f 2e       	mov	r0, r31
    21b6:	f8 ec       	ldi	r31, 0xC8	; 200
    21b8:	af 2e       	mov	r10, r31
    21ba:	f4 e2       	ldi	r31, 0x24	; 36
    21bc:	bf 2e       	mov	r11, r31
    21be:	f0 2d       	mov	r31, r0
						udc_stop();
						uint8_t temp_buf[EEPROM_PAGE_SIZE];
						temp_buf[0]=0xB0;
						nvm_eeprom_flush_buffer();
						nvm_eeprom_load_page_to_buffer(temp_buf);
						nvm_eeprom_atomic_write_page(EEPROM_PAGE_BOOT);
    21c0:	0f 2e       	mov	r0, r31
    21c2:	ff e0       	ldi	r31, 0x0F	; 15
    21c4:	6f 2e       	mov	r6, r31
    21c6:	f0 2d       	mov	r31, r0
    21c8:	71 2c       	mov	r7, r1
		if(tpm2state == STARTB3)
		{
			Framesize |= (uint16_t)hid_revc_buf[i];
			if(Framesize <= 60) {
				count = 0;
				tpm2state = STARTB4;
    21ca:	68 94       	set
    21cc:	33 24       	eor	r3, r3
    21ce:	32 f8       	bld	r3, 2
		}
		
		if(tpm2state == STARTB2)
		{
			Framesize = (uint16_t)hid_revc_buf[i]<<8;
			tpm2state = STARTB3;
    21d0:	0f 2e       	mov	r0, r31
    21d2:	f3 e0       	ldi	r31, 0x03	; 3
    21d4:	4f 2e       	mov	r4, r31
    21d6:	f0 2d       	mov	r31, r0
			tpm2state = STARTB;
			continue;
		}
		
		if(tpm2state == STARTB && hid_revc_buf[i] == TPM2_BLOCK_DATAFRAME) {
			tpm2state = STARTB2;
    21d8:	68 94       	set
    21da:	22 24       	eor	r2, r2
    21dc:	21 f8       	bld	r2, 1
				}
				count++;
				continue;
			}
			else
			tpm2state = ENDB;
    21de:	0f 2e       	mov	r0, r31
    21e0:	f7 e0       	ldi	r31, 0x07	; 7
    21e2:	5f 2e       	mov	r5, r31
    21e4:	f0 2d       	mov	r31, r0
	uint8_t *msg_buf;
	//every new package -> reset!
	tpm2state = IDLE;
	
	for(uint8_t i = 0;i<64;i++) {
		if(tpm2state == STARTB4) {
    21e6:	80 91 0b 21 	lds	r24, 0x210B
    21ea:	84 30       	cpi	r24, 0x04	; 4
    21ec:	c1 f4       	brne	.+48     	; 0x221e <proto_receiver+0xb8>
			if(count < Framesize) {
    21ee:	80 91 09 21 	lds	r24, 0x2109
    21f2:	90 91 0a 21 	lds	r25, 0x210A
    21f6:	20 91 07 21 	lds	r18, 0x2107
    21fa:	30 91 08 21 	lds	r19, 0x2108
    21fe:	82 17       	cp	r24, r18
    2200:	93 07       	cpc	r25, r19
    2202:	48 f4       	brcc	.+18     	; 0x2216 <proto_receiver+0xb0>
				if(count == 0) {
    2204:	00 97       	sbiw	r24, 0x00	; 0
    2206:	09 f4       	brne	.+2      	; 0x220a <proto_receiver+0xa4>
					msg_buf = &hid_revc_buf[i];
    2208:	68 01       	movw	r12, r16
				}
				count++;
    220a:	01 96       	adiw	r24, 0x01	; 1
    220c:	80 93 09 21 	sts	0x2109, r24
    2210:	90 93 0a 21 	sts	0x210A, r25
				continue;
    2214:	d3 c0       	rjmp	.+422    	; 0x23bc <proto_receiver+0x256>
			}
			else
			tpm2state = ENDB;
    2216:	50 92 0b 21 	sts	0x210B, r5
		}

		//check for start- and sizebyte
		if(tpm2state == IDLE && hid_revc_buf[i] == TPM2_BLOCK_START) {
    221a:	85 2d       	mov	r24, r5
    221c:	15 c0       	rjmp	.+42     	; 0x2248 <proto_receiver+0xe2>
    221e:	81 11       	cpse	r24, r1
    2220:	09 c0       	rjmp	.+18     	; 0x2234 <proto_receiver+0xce>
    2222:	f8 01       	movw	r30, r16
    2224:	80 81       	ld	r24, Z
    2226:	89 3c       	cpi	r24, 0xC9	; 201
    2228:	09 f0       	breq	.+2      	; 0x222c <proto_receiver+0xc6>
    222a:	c8 c0       	rjmp	.+400    	; 0x23bc <proto_receiver+0x256>
			tpm2state = STARTB;
    222c:	81 e0       	ldi	r24, 0x01	; 1
    222e:	80 93 0b 21 	sts	0x210B, r24
			continue;
    2232:	c4 c0       	rjmp	.+392    	; 0x23bc <proto_receiver+0x256>
		}
		
		if(tpm2state == STARTB && hid_revc_buf[i] == TPM2_BLOCK_DATAFRAME) {
    2234:	81 30       	cpi	r24, 0x01	; 1
    2236:	41 f4       	brne	.+16     	; 0x2248 <proto_receiver+0xe2>
    2238:	f8 01       	movw	r30, r16
    223a:	80 81       	ld	r24, Z
    223c:	8a 3d       	cpi	r24, 0xDA	; 218
    223e:	09 f0       	breq	.+2      	; 0x2242 <proto_receiver+0xdc>
    2240:	bd c0       	rjmp	.+378    	; 0x23bc <proto_receiver+0x256>
			tpm2state = STARTB2;
    2242:	20 92 0b 21 	sts	0x210B, r2
			continue;
    2246:	ba c0       	rjmp	.+372    	; 0x23bc <proto_receiver+0x256>
		}
		
		if(tpm2state == STARTB2)
    2248:	82 30       	cpi	r24, 0x02	; 2
    224a:	49 f4       	brne	.+18     	; 0x225e <proto_receiver+0xf8>
		{
			Framesize = (uint16_t)hid_revc_buf[i]<<8;
    224c:	f8 01       	movw	r30, r16
    224e:	80 81       	ld	r24, Z
    2250:	10 92 07 21 	sts	0x2107, r1
    2254:	80 93 08 21 	sts	0x2108, r24
			tpm2state = STARTB3;
    2258:	40 92 0b 21 	sts	0x210B, r4
			continue;
    225c:	af c0       	rjmp	.+350    	; 0x23bc <proto_receiver+0x256>
		}
		
		if(tpm2state == STARTB3)
    225e:	83 30       	cpi	r24, 0x03	; 3
    2260:	b9 f4       	brne	.+46     	; 0x2290 <proto_receiver+0x12a>
		{
			Framesize |= (uint16_t)hid_revc_buf[i];
    2262:	f8 01       	movw	r30, r16
    2264:	20 81       	ld	r18, Z
    2266:	80 91 07 21 	lds	r24, 0x2107
    226a:	90 91 08 21 	lds	r25, 0x2108
    226e:	82 2b       	or	r24, r18
    2270:	80 93 07 21 	sts	0x2107, r24
    2274:	90 93 08 21 	sts	0x2108, r25
			if(Framesize <= 60) {
    2278:	cd 97       	sbiw	r24, 0x3d	; 61
    227a:	38 f4       	brcc	.+14     	; 0x228a <proto_receiver+0x124>
				count = 0;
    227c:	10 92 09 21 	sts	0x2109, r1
    2280:	10 92 0a 21 	sts	0x210A, r1
				tpm2state = STARTB4;
    2284:	30 92 0b 21 	sts	0x210B, r3
    2288:	99 c0       	rjmp	.+306    	; 0x23bc <proto_receiver+0x256>
			} else tpm2state = IDLE;
    228a:	10 92 0b 21 	sts	0x210B, r1
    228e:	96 c0       	rjmp	.+300    	; 0x23bc <proto_receiver+0x256>
			continue;
			
		}

		//check end byte
		if(tpm2state == ENDB) {
    2290:	87 30       	cpi	r24, 0x07	; 7
    2292:	09 f0       	breq	.+2      	; 0x2296 <proto_receiver+0x130>
    2294:	93 c0       	rjmp	.+294    	; 0x23bc <proto_receiver+0x256>
			if(hid_revc_buf[i] == TPM2_BLOCK_END) {
    2296:	f8 01       	movw	r30, r16
    2298:	80 81       	ld	r24, Z
    229a:	86 33       	cpi	r24, 0x36	; 54
    229c:	09 f0       	breq	.+2      	; 0x22a0 <proto_receiver+0x13a>
    229e:	8c c0       	rjmp	.+280    	; 0x23b8 <proto_receiver+0x252>
				switch(msg_buf[0]) {
    22a0:	f6 01       	movw	r30, r12
    22a2:	80 81       	ld	r24, Z
    22a4:	8c 35       	cpi	r24, 0x5C	; 92
    22a6:	49 f1       	breq	.+82     	; 0x22fa <proto_receiver+0x194>
    22a8:	80 3b       	cpi	r24, 0xB0	; 176
    22aa:	61 f0       	breq	.+24     	; 0x22c4 <proto_receiver+0x15e>
    22ac:	81 31       	cpi	r24, 0x11	; 17
    22ae:	09 f0       	breq	.+2      	; 0x22b2 <proto_receiver+0x14c>
    22b0:	83 c0       	rjmp	.+262    	; 0x23b8 <proto_receiver+0x252>
					case PM_HELLO:
						if(count > 0)
    22b2:	80 91 09 21 	lds	r24, 0x2109
    22b6:	90 91 0a 21 	lds	r25, 0x210A
    22ba:	89 2b       	or	r24, r25
    22bc:	09 f4       	brne	.+2      	; 0x22c0 <proto_receiver+0x15a>
    22be:	7c c0       	rjmp	.+248    	; 0x23b8 <proto_receiver+0x252>
							proto_send_id();
    22c0:	d6 de       	rcall	.-596    	; 0x206e <proto_send_id>
    22c2:	7a c0       	rjmp	.+244    	; 0x23b8 <proto_receiver+0x252>
					break;
					case PM_BOOTLOADER:
					{
						udc_stop();
    22c4:	a9 d5       	rcall	.+2898   	; 0x2e18 <udc_stop>
						uint8_t temp_buf[EEPROM_PAGE_SIZE];
						temp_buf[0]=0xB0;
    22c6:	f0 eb       	ldi	r31, 0xB0	; 176
    22c8:	f9 83       	std	Y+1, r31	; 0x01
						nvm_eeprom_flush_buffer();
    22ca:	0e 94 59 1a 	call	0x34b2	; 0x34b2 <nvm_eeprom_flush_buffer>
						nvm_eeprom_load_page_to_buffer(temp_buf);
    22ce:	ce 01       	movw	r24, r28
    22d0:	01 96       	adiw	r24, 0x01	; 1
    22d2:	0e 94 7c 1a 	call	0x34f8	; 0x34f8 <nvm_eeprom_load_page_to_buffer>
						nvm_eeprom_atomic_write_page(EEPROM_PAGE_BOOT);
    22d6:	8f e3       	ldi	r24, 0x3F	; 63
    22d8:	0e 94 9b 1a 	call	0x3536	; 0x3536 <nvm_eeprom_atomic_write_page>
    22dc:	80 e4       	ldi	r24, 0x40	; 64
    22de:	92 e4       	ldi	r25, 0x42	; 66
    22e0:	a6 2d       	mov	r26, r6
    22e2:	b7 2d       	mov	r27, r7
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    22e4:	01 97       	sbiw	r24, 0x01	; 1
    22e6:	a1 09       	sbc	r26, r1
    22e8:	b1 09       	sbc	r27, r1
    22ea:	00 97       	sbiw	r24, 0x00	; 0
    22ec:	a1 05       	cpc	r26, r1
    22ee:	b1 05       	cpc	r27, r1
    22f0:	c9 f7       	brne	.-14     	; 0x22e4 <proto_receiver+0x17e>
						delay_ms(500);
						wdt_set_timeout_period(WDT_TIMEOUT_PERIOD_8CLK);
    22f2:	80 e0       	ldi	r24, 0x00	; 0
    22f4:	d8 dd       	rcall	.-1104   	; 0x1ea6 <wdt_set_timeout_period>
						wdt_enable();
    22f6:	eb dd       	rcall	.-1066   	; 0x1ece <wdt_enable>
    22f8:	5f c0       	rjmp	.+190    	; 0x23b8 <proto_receiver+0x252>
						break;
					}
					case PM_SCALEVALUES:
						//recv new scale values
						if(count > 15) {
    22fa:	80 91 09 21 	lds	r24, 0x2109
    22fe:	90 91 0a 21 	lds	r25, 0x210A
    2302:	40 97       	sbiw	r24, 0x10	; 16
    2304:	08 f4       	brcc	.+2      	; 0x2308 <proto_receiver+0x1a2>
    2306:	58 c0       	rjmp	.+176    	; 0x23b8 <proto_receiver+0x252>
							if(msg_buf[1] & 0x02) {
    2308:	f6 01       	movw	r30, r12
    230a:	31 81       	ldd	r19, Z+1	; 0x01
    230c:	31 ff       	sbrs	r19, 1
    230e:	0c c0       	rjmp	.+24     	; 0x2328 <proto_receiver+0x1c2>
								
								memcpy(&ee_scale_settings.scale_v,&msg_buf[2],4);
    2310:	82 81       	ldd	r24, Z+2	; 0x02
    2312:	93 81       	ldd	r25, Z+3	; 0x03
    2314:	a4 81       	ldd	r26, Z+4	; 0x04
    2316:	b5 81       	ldd	r27, Z+5	; 0x05
    2318:	80 93 ba 24 	sts	0x24BA, r24
    231c:	90 93 bb 24 	sts	0x24BB, r25
    2320:	a0 93 bc 24 	sts	0x24BC, r26
    2324:	b0 93 bd 24 	sts	0x24BD, r27
							}
							if(msg_buf[6] & 0x02) {
    2328:	f6 01       	movw	r30, r12
    232a:	46 81       	ldd	r20, Z+6	; 0x06
    232c:	41 ff       	sbrs	r20, 1
    232e:	0c c0       	rjmp	.+24     	; 0x2348 <proto_receiver+0x1e2>
								
								memcpy(&ee_scale_settings.scale_cc,&msg_buf[7],4);
    2330:	87 81       	ldd	r24, Z+7	; 0x07
    2332:	90 85       	ldd	r25, Z+8	; 0x08
    2334:	a1 85       	ldd	r26, Z+9	; 0x09
    2336:	b2 85       	ldd	r27, Z+10	; 0x0a
    2338:	80 93 be 24 	sts	0x24BE, r24
    233c:	90 93 bf 24 	sts	0x24BF, r25
    2340:	a0 93 c0 24 	sts	0x24C0, r26
    2344:	b0 93 c1 24 	sts	0x24C1, r27
							}
							if(msg_buf[11] & 0x02) {
    2348:	f6 01       	movw	r30, r12
    234a:	23 85       	ldd	r18, Z+11	; 0x0b
    234c:	21 ff       	sbrs	r18, 1
    234e:	0c c0       	rjmp	.+24     	; 0x2368 <proto_receiver+0x202>
								
								memcpy(&ee_scale_settings.scale_ch,&msg_buf[12],4);
    2350:	84 85       	ldd	r24, Z+12	; 0x0c
    2352:	95 85       	ldd	r25, Z+13	; 0x0d
    2354:	a6 85       	ldd	r26, Z+14	; 0x0e
    2356:	b7 85       	ldd	r27, Z+15	; 0x0f
    2358:	80 93 c2 24 	sts	0x24C2, r24
    235c:	90 93 c3 24 	sts	0x24C3, r25
    2360:	a0 93 c4 24 	sts	0x24C4, r26
    2364:	b0 93 c5 24 	sts	0x24C5, r27
							}
							
							ee_scale_settings.opt_v = msg_buf[1];
    2368:	e6 ec       	ldi	r30, 0xC6	; 198
    236a:	f4 e2       	ldi	r31, 0x24	; 36
    236c:	30 83       	st	Z, r19
							ee_scale_settings.opt_cc = msg_buf[6];
    236e:	f4 01       	movw	r30, r8
    2370:	40 83       	st	Z, r20
							ee_scale_settings.opt_ch = msg_buf[11];
    2372:	f5 01       	movw	r30, r10
    2374:	20 83       	st	Z, r18
							
							use_hall_sensor = false;
    2376:	10 92 9a 22 	sts	0x229A, r1
							
							if(init_adc()) {
    237a:	0e 94 c4 06 	call	0xd88	; 0xd88 <init_adc>
    237e:	88 23       	and	r24, r24
    2380:	39 f0       	breq	.+14     	; 0x2390 <proto_receiver+0x22a>
								if(ee_scale_settings.opt_ch & 0x01) {
    2382:	f5 01       	movw	r30, r10
    2384:	80 81       	ld	r24, Z
    2386:	80 ff       	sbrs	r24, 0
    2388:	0e c0       	rjmp	.+28     	; 0x23a6 <proto_receiver+0x240>
									use_hall_sensor = true;
    238a:	81 e0       	ldi	r24, 0x01	; 1
    238c:	80 93 9a 22 	sts	0x229A, r24
								}
							}
							//if not auto mode and hall should be used
							if(ee_scale_settings.opt_ch & 0x01 && !(ee_scale_settings.opt_cc & 0x01)) {
    2390:	f5 01       	movw	r30, r10
    2392:	80 81       	ld	r24, Z
    2394:	80 ff       	sbrs	r24, 0
    2396:	07 c0       	rjmp	.+14     	; 0x23a6 <proto_receiver+0x240>
    2398:	f4 01       	movw	r30, r8
    239a:	80 81       	ld	r24, Z
    239c:	80 fd       	sbrc	r24, 0
    239e:	03 c0       	rjmp	.+6      	; 0x23a6 <proto_receiver+0x240>
								use_hall_sensor = true;
    23a0:	81 e0       	ldi	r24, 0x01	; 1
    23a2:	80 93 9a 22 	sts	0x229A, r24
							}
							
							nvm_eeprom_flush_buffer();
    23a6:	0e 94 59 1a 	call	0x34b2	; 0x34b2 <nvm_eeprom_flush_buffer>
							nvm_eeprom_load_page_to_buffer((const uint8_t*)&ee_scale_settings);
    23aa:	8a eb       	ldi	r24, 0xBA	; 186
    23ac:	94 e2       	ldi	r25, 0x24	; 36
    23ae:	0e 94 7c 1a 	call	0x34f8	; 0x34f8 <nvm_eeprom_load_page_to_buffer>
							nvm_eeprom_atomic_write_page(EEPROM_PAGE_SCALE);
    23b2:	81 e0       	ldi	r24, 0x01	; 1
    23b4:	0e 94 9b 1a 	call	0x3536	; 0x3536 <nvm_eeprom_atomic_write_page>
						}
					break;
				}
			}

			tpm2state = IDLE;
    23b8:	10 92 0b 21 	sts	0x210B, r1
    23bc:	0f 5f       	subi	r16, 0xFF	; 255
    23be:	1f 4f       	sbci	r17, 0xFF	; 255
{
	uint8_t *msg_buf;
	//every new package -> reset!
	tpm2state = IDLE;
	
	for(uint8_t i = 0;i<64;i++) {
    23c0:	0e 15       	cp	r16, r14
    23c2:	1f 05       	cpc	r17, r15
    23c4:	09 f0       	breq	.+2      	; 0x23c8 <proto_receiver+0x262>
    23c6:	0f cf       	rjmp	.-482    	; 0x21e6 <proto_receiver+0x80>
			}

			tpm2state = IDLE;
		}
	}
    23c8:	a0 96       	adiw	r28, 0x20	; 32
    23ca:	cd bf       	out	0x3d, r28	; 61
    23cc:	de bf       	out	0x3e, r29	; 62
    23ce:	df 91       	pop	r29
    23d0:	cf 91       	pop	r28
    23d2:	1f 91       	pop	r17
    23d4:	0f 91       	pop	r16
    23d6:	ff 90       	pop	r15
    23d8:	ef 90       	pop	r14
    23da:	df 90       	pop	r13
    23dc:	cf 90       	pop	r12
    23de:	bf 90       	pop	r11
    23e0:	af 90       	pop	r10
    23e2:	9f 90       	pop	r9
    23e4:	8f 90       	pop	r8
    23e6:	7f 90       	pop	r7
    23e8:	6f 90       	pop	r6
    23ea:	5f 90       	pop	r5
    23ec:	4f 90       	pop	r4
    23ee:	3f 90       	pop	r3
    23f0:	2f 90       	pop	r2
    23f2:	08 95       	ret

000023f4 <hid_message>:
uint8_t hid_revc_buf[65];
volatile bool msg_ready = false;

void hid_message(uint8_t *message)
{
	if(msg_ready == false)
    23f4:	20 91 0e 21 	lds	r18, 0x210E
    23f8:	21 11       	cpse	r18, r1
    23fa:	08 c0       	rjmp	.+16     	; 0x240c <hid_message+0x18>
		memcpy(hid_revc_buf,message,64);
    23fc:	20 e4       	ldi	r18, 0x40	; 64
    23fe:	fc 01       	movw	r30, r24
    2400:	a8 e3       	ldi	r26, 0x38	; 56
    2402:	b4 e2       	ldi	r27, 0x24	; 36
    2404:	01 90       	ld	r0, Z+
    2406:	0d 92       	st	X+, r0
    2408:	2a 95       	dec	r18
    240a:	e1 f7       	brne	.-8      	; 0x2404 <hid_message+0x10>
	msg_ready = true;
    240c:	81 e0       	ldi	r24, 0x01	; 1
    240e:	80 93 0e 21 	sts	0x210E, r24
    2412:	08 95       	ret

00002414 <main_suspend_action>:
}

void main_suspend_action(void)
{
	main_b_attached &= ~0x01;
    2414:	80 91 0f 21 	lds	r24, 0x210F
    2418:	8e 7f       	andi	r24, 0xFE	; 254
    241a:	80 93 0f 21 	sts	0x210F, r24
    241e:	08 95       	ret

00002420 <main_resume_action>:
}

void main_resume_action(void)
{
	main_b_attached |= 0x01;
    2420:	80 91 0f 21 	lds	r24, 0x210F
    2424:	81 60       	ori	r24, 0x01	; 1
    2426:	80 93 0f 21 	sts	0x210F, r24
    242a:	08 95       	ret

0000242c <main_sof_action>:
}

void main_sof_action(void)
{
	if (!main_b_generic_enable)
    242c:	80 91 10 21 	lds	r24, 0x2110
    2430:	08 95       	ret

00002432 <main_generic_enable>:
	return;
}

bool main_generic_enable(void)
{
	main_b_generic_enable = true;
    2432:	81 e0       	ldi	r24, 0x01	; 1
    2434:	80 93 10 21 	sts	0x2110, r24
	return true;
}
    2438:	08 95       	ret

0000243a <main_generic_disable>:

void main_generic_disable(void)
{
	main_b_generic_enable = false;
    243a:	10 92 10 21 	sts	0x2110, r1
    243e:	08 95       	ret

00002440 <main_hid_set_feature>:
}

void main_hid_set_feature(uint8_t* report)
{
    2440:	08 95       	ret

00002442 <INA219_init>:
#define SWITCH_SCALE_VALUE		4000

uint32_t fifo_buffer[FIFO_BUFFER_LENGTH];

uint8_t INA219_init(struct INA219_Data *ina_daten)
{
    2442:	ef 92       	push	r14
    2444:	ff 92       	push	r15
    2446:	0f 93       	push	r16
    2448:	1f 93       	push	r17
    244a:	cf 93       	push	r28
    244c:	df 93       	push	r29
    244e:	cd b7       	in	r28, 0x3d	; 61
    2450:	de b7       	in	r29, 0x3e	; 62
    2452:	67 97       	sbiw	r28, 0x17	; 23
    2454:	cd bf       	out	0x3d, r28	; 61
    2456:	de bf       	out	0x3e, r29	; 62
    2458:	8c 01       	movw	r16, r24
	//status_code_t master_status;
	
	uint8_t buffer[3];
	// Package to send
	twi_package_t packet = {
    245a:	7e 01       	movw	r14, r28
    245c:	84 e0       	ldi	r24, 0x04	; 4
    245e:	e8 0e       	add	r14, r24
    2460:	f1 1c       	adc	r15, r1
    2462:	8b e0       	ldi	r24, 0x0B	; 11
    2464:	f7 01       	movw	r30, r14
    2466:	11 92       	st	Z+, r1
    2468:	8a 95       	dec	r24
    246a:	e9 f7       	brne	.-6      	; 0x2466 <INA219_init+0x24>
    246c:	80 e4       	ldi	r24, 0x40	; 64
    246e:	8c 83       	std	Y+4, r24	; 0x04
    2470:	ce 01       	movw	r24, r28
    2472:	01 96       	adiw	r24, 0x01	; 1
    2474:	8a 87       	std	Y+10, r24	; 0x0a
    2476:	9b 87       	std	Y+11, r25	; 0x0b
    2478:	83 e0       	ldi	r24, 0x03	; 3
    247a:	90 e0       	ldi	r25, 0x00	; 0
    247c:	8c 87       	std	Y+12, r24	; 0x0c
    247e:	9d 87       	std	Y+13, r25	; 0x0d
		// Wait if bus is busy
		.no_wait     = false
	};

	// TWI master options
	twi_options_t m_options = {
    2480:	80 e8       	ldi	r24, 0x80	; 128
    2482:	9a e1       	ldi	r25, 0x1A	; 26
    2484:	a6 e0       	ldi	r26, 0x06	; 6
    2486:	b0 e0       	ldi	r27, 0x00	; 0
    2488:	8f 87       	std	Y+15, r24	; 0x0f
    248a:	98 8b       	std	Y+16, r25	; 0x10
    248c:	a9 8b       	std	Y+17, r26	; 0x11
    248e:	ba 8b       	std	Y+18, r27	; 0x12
    2490:	4a e0       	ldi	r20, 0x0A	; 10
    2492:	50 e0       	ldi	r21, 0x00	; 0
    2494:	60 e0       	ldi	r22, 0x00	; 0
    2496:	70 e0       	ldi	r23, 0x00	; 0
    2498:	4b 8b       	std	Y+19, r20	; 0x13
    249a:	5c 8b       	std	Y+20, r21	; 0x14
    249c:	6d 8b       	std	Y+21, r22	; 0x15
    249e:	7e 8b       	std	Y+22, r23	; 0x16
    24a0:	80 e5       	ldi	r24, 0x50	; 80
    24a2:	8f 8b       	std	Y+23, r24	; 0x17
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    24a4:	60 e4       	ldi	r22, 0x40	; 64
    24a6:	83 e0       	ldi	r24, 0x03	; 3
    24a8:	f5 d1       	rcall	.+1002   	; 0x2894 <sysclk_enable_module>
	};


	// Initialize TWI_MASTER
	sysclk_enable_peripheral_clock(&TWI_MASTER);
	twi_master_init(&TWI_MASTER, &m_options);
    24aa:	be 01       	movw	r22, r28
    24ac:	61 5f       	subi	r22, 0xF1	; 241
    24ae:	7f 4f       	sbci	r23, 0xFF	; 255
    24b0:	80 e8       	ldi	r24, 0x80	; 128
    24b2:	94 e0       	ldi	r25, 0x04	; 4
    24b4:	87 dc       	rcall	.-1778   	; 0x1dc4 <twi_master_init>
 *
 * \param twi       Base address of the TWI instance.
 */
static inline void twi_master_enable(TWI_t *twi)
{
  twi->MASTER.CTRLA |= TWI_MASTER_ENABLE_bm;
    24b6:	e0 e8       	ldi	r30, 0x80	; 128
    24b8:	f4 e0       	ldi	r31, 0x04	; 4
    24ba:	81 81       	ldd	r24, Z+1	; 0x01
    24bc:	88 60       	ori	r24, 0x08	; 8
    24be:	81 83       	std	Z+1, r24	; 0x01
	twi_master_enable(&TWI_MASTER);

	buffer[0] = INA_CONF_REG;
    24c0:	19 82       	std	Y+1, r1	; 0x01
	buffer[1] = ina_daten->conf_msb = 0b00000100;
    24c2:	84 e0       	ldi	r24, 0x04	; 4
    24c4:	f8 01       	movw	r30, r16
    24c6:	84 87       	std	Z+12, r24	; 0x0c
    24c8:	8a 83       	std	Y+2, r24	; 0x02
	buffer[2] = ina_daten->conf_lsb = 0b01000111;
    24ca:	87 e4       	ldi	r24, 0x47	; 71
    24cc:	85 87       	std	Z+13, r24	; 0x0d
    24ce:	8b 83       	std	Y+3, r24	; 0x03
	
	//set current mode to 1 and counter time to max
	ina_daten->pga_current = 1;
    24d0:	81 e0       	ldi	r24, 0x01	; 1
    24d2:	87 8b       	std	Z+23, r24	; 0x17
	ina_daten->pga_current_counter = INA219_PGA_COUNTER;
    24d4:	8f ef       	ldi	r24, 0xFF	; 255
    24d6:	80 8f       	std	Z+24, r24	; 0x18
	
	//set voltage scale to 16 Volt and PGA Counter to max
	ina_daten->pga_voltage = 16;
    24d8:	90 e1       	ldi	r25, 0x10	; 16
    24da:	91 8f       	std	Z+25, r25	; 0x19
	ina_daten->pga_voltage_counter = INA219_PGA_COUNTER;
    24dc:	82 8f       	std	Z+26, r24	; 0x1a
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    24de:	40 e0       	ldi	r20, 0x00	; 0
    24e0:	b7 01       	movw	r22, r14
    24e2:	80 e8       	ldi	r24, 0x80	; 128
    24e4:	94 e0       	ldi	r25, 0x04	; 4
    24e6:	83 dc       	rcall	.-1786   	; 0x1dee <twi_master_transfer>

	if(twi_master_write(&TWI_MASTER, &packet) != STATUS_OK) {
    24e8:	81 11       	cpse	r24, r1
    24ea:	18 c0       	rjmp	.+48     	; 0x251c <INA219_init+0xda>
		return false;
	}
	
	//Write calibration
	buffer[0] = INA_CALIBRATION;
    24ec:	85 e0       	ldi	r24, 0x05	; 5
    24ee:	89 83       	std	Y+1, r24	; 0x01
	buffer[1] = 0x0F;
    24f0:	8f e0       	ldi	r24, 0x0F	; 15
    24f2:	8a 83       	std	Y+2, r24	; 0x02
	buffer[2] = 0x00;
    24f4:	1b 82       	std	Y+3, r1	; 0x03
    24f6:	40 e0       	ldi	r20, 0x00	; 0
    24f8:	b7 01       	movw	r22, r14
    24fa:	80 e8       	ldi	r24, 0x80	; 128
    24fc:	94 e0       	ldi	r25, 0x04	; 4
    24fe:	77 dc       	rcall	.-1810   	; 0x1dee <twi_master_transfer>
	
	if(twi_master_write(&TWI_MASTER, &packet) != STATUS_OK) {
    2500:	81 11       	cpse	r24, r1
    2502:	0e c0       	rjmp	.+28     	; 0x2520 <INA219_init+0xde>
		return false;
	}
	
	
	if(fifo_init(&fifo_desc, fifo_buffer, FIFO_BUFFER_LENGTH) != FIFO_OK) {
    2504:	48 e0       	ldi	r20, 0x08	; 8
    2506:	69 e7       	ldi	r22, 0x79	; 121
    2508:	74 e2       	ldi	r23, 0x24	; 36
    250a:	81 ef       	ldi	r24, 0xF1	; 241
    250c:	93 e2       	ldi	r25, 0x23	; 35
    250e:	0e 94 56 07 	call	0xeac	; 0xeac <fifo_init>
    2512:	21 e0       	ldi	r18, 0x01	; 1
    2514:	89 2b       	or	r24, r25
    2516:	29 f0       	breq	.+10     	; 0x2522 <INA219_init+0xe0>
    2518:	20 e0       	ldi	r18, 0x00	; 0
    251a:	03 c0       	rjmp	.+6      	; 0x2522 <INA219_init+0xe0>
	//set voltage scale to 16 Volt and PGA Counter to max
	ina_daten->pga_voltage = 16;
	ina_daten->pga_voltage_counter = INA219_PGA_COUNTER;

	if(twi_master_write(&TWI_MASTER, &packet) != STATUS_OK) {
		return false;
    251c:	20 e0       	ldi	r18, 0x00	; 0
    251e:	01 c0       	rjmp	.+2      	; 0x2522 <INA219_init+0xe0>
	buffer[0] = INA_CALIBRATION;
	buffer[1] = 0x0F;
	buffer[2] = 0x00;
	
	if(twi_master_write(&TWI_MASTER, &packet) != STATUS_OK) {
		return false;
    2520:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}
	
	return true;

}
    2522:	82 2f       	mov	r24, r18
    2524:	67 96       	adiw	r28, 0x17	; 23
    2526:	cd bf       	out	0x3d, r28	; 61
    2528:	de bf       	out	0x3e, r29	; 62
    252a:	df 91       	pop	r29
    252c:	cf 91       	pop	r28
    252e:	1f 91       	pop	r17
    2530:	0f 91       	pop	r16
    2532:	ff 90       	pop	r15
    2534:	ef 90       	pop	r14
    2536:	08 95       	ret

00002538 <INA219_read>:

uint8_t INA219_read(struct INA219_Data *ina_daten)
{
    2538:	ff 92       	push	r15
    253a:	0f 93       	push	r16
    253c:	1f 93       	push	r17
    253e:	cf 93       	push	r28
    2540:	df 93       	push	r29
    2542:	cd b7       	in	r28, 0x3d	; 61
    2544:	de b7       	in	r29, 0x3e	; 62
    2546:	2e 97       	sbiw	r28, 0x0e	; 14
    2548:	cd bf       	out	0x3d, r28	; 61
    254a:	de bf       	out	0x3e, r29	; 62
    254c:	8c 01       	movw	r16, r24

	uint8_t buffer[3]; //keep it higher to write the config data if necessary 
		
	// Package to send
	twi_package_t packet = {
    254e:	be 01       	movw	r22, r28
    2550:	6c 5f       	subi	r22, 0xFC	; 252
    2552:	7f 4f       	sbci	r23, 0xFF	; 255
    2554:	8b e0       	ldi	r24, 0x0B	; 11
    2556:	fb 01       	movw	r30, r22
    2558:	11 92       	st	Z+, r1
    255a:	8a 95       	dec	r24
    255c:	e9 f7       	brne	.-6      	; 0x2558 <INA219_read+0x20>
    255e:	80 e4       	ldi	r24, 0x40	; 64
    2560:	8c 83       	std	Y+4, r24	; 0x04
    2562:	82 e0       	ldi	r24, 0x02	; 2
    2564:	8d 83       	std	Y+5, r24	; 0x05
    2566:	81 e0       	ldi	r24, 0x01	; 1
    2568:	90 e0       	ldi	r25, 0x00	; 0
    256a:	88 87       	std	Y+8, r24	; 0x08
    256c:	99 87       	std	Y+9, r25	; 0x09
    256e:	ce 01       	movw	r24, r28
    2570:	01 96       	adiw	r24, 0x01	; 1
    2572:	8a 87       	std	Y+10, r24	; 0x0a
    2574:	9b 87       	std	Y+11, r25	; 0x0b
    2576:	82 e0       	ldi	r24, 0x02	; 2
    2578:	90 e0       	ldi	r25, 0x00	; 0
    257a:	8c 87       	std	Y+12, r24	; 0x0c
    257c:	9d 87       	std	Y+13, r25	; 0x0d
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    257e:	41 e0       	ldi	r20, 0x01	; 1
    2580:	80 e8       	ldi	r24, 0x80	; 128
    2582:	94 e0       	ldi	r25, 0x04	; 4
    2584:	34 dc       	rcall	.-1944   	; 0x1dee <twi_master_transfer>
		// Wait if bus is busy
		.no_wait     = false
	};
		
		
	if(twi_master_read(&TWI_MASTER, &packet)) {
    2586:	81 11       	cpse	r24, r1
    2588:	08 c1       	rjmp	.+528    	; 0x279a <INA219_read+0x262>
		return false;
	}
	
	ina_daten->Spannung_ADC = (uint16_t)buffer[0]<<8;
    258a:	89 81       	ldd	r24, Y+1	; 0x01
    258c:	90 e0       	ldi	r25, 0x00	; 0
    258e:	98 2f       	mov	r25, r24
    2590:	88 27       	eor	r24, r24
	ina_daten->Spannung_ADC |= (uint16_t)buffer[1];
    2592:	2a 81       	ldd	r18, Y+2	; 0x02
    2594:	82 2b       	or	r24, r18
	
	
	//neue Daten im Buffer
	if((ina_daten->Spannung_ADC & (1<<1))) {
    2596:	81 fd       	sbrc	r24, 1
    2598:	05 c0       	rjmp	.+10     	; 0x25a4 <INA219_read+0x6c>
	if(twi_master_read(&TWI_MASTER, &packet)) {
		return false;
	}
	
	ina_daten->Spannung_ADC = (uint16_t)buffer[0]<<8;
	ina_daten->Spannung_ADC |= (uint16_t)buffer[1];
    259a:	f8 01       	movw	r30, r16
    259c:	80 83       	st	Z, r24
    259e:	91 83       	std	Z+1, r25	; 0x01
		}
		
	}


	return true;
    25a0:	91 e0       	ldi	r25, 0x01	; 1
    25a2:	02 c1       	rjmp	.+516    	; 0x27a8 <INA219_read+0x270>
	//neue Daten im Buffer
	if((ina_daten->Spannung_ADC & (1<<1))) {

		//if((msb_ina_temp & (1<<0))) overflow = 1;
		
		ina_daten->Spannung_ADC >>= 3;
    25a4:	96 95       	lsr	r25
    25a6:	87 95       	ror	r24
    25a8:	96 95       	lsr	r25
    25aa:	87 95       	ror	r24
    25ac:	96 95       	lsr	r25
    25ae:	87 95       	ror	r24
    25b0:	f8 01       	movw	r30, r16
    25b2:	80 83       	st	Z, r24
    25b4:	91 83       	std	Z+1, r25	; 0x01
			
		packet.addr[0] = INA_SHUNT_VOLT;
    25b6:	81 e0       	ldi	r24, 0x01	; 1
    25b8:	8d 83       	std	Y+5, r24	; 0x05
    25ba:	41 e0       	ldi	r20, 0x01	; 1
    25bc:	be 01       	movw	r22, r28
    25be:	6c 5f       	subi	r22, 0xFC	; 252
    25c0:	7f 4f       	sbci	r23, 0xFF	; 255
    25c2:	80 e8       	ldi	r24, 0x80	; 128
    25c4:	94 e0       	ldi	r25, 0x04	; 4
    25c6:	13 dc       	rcall	.-2010   	; 0x1dee <twi_master_transfer>
			
		if(twi_master_read(&TWI_MASTER, &packet)) {
    25c8:	81 11       	cpse	r24, r1
    25ca:	e9 c0       	rjmp	.+466    	; 0x279e <INA219_read+0x266>
			return false;
		}
		
		ina_daten->Strom_ADC = (uint16_t)buffer[0]<<8;
    25cc:	89 81       	ldd	r24, Y+1	; 0x01
    25ce:	90 e0       	ldi	r25, 0x00	; 0
    25d0:	98 2f       	mov	r25, r24
    25d2:	88 27       	eor	r24, r24
		ina_daten->Strom_ADC |= (uint16_t)buffer[1];
    25d4:	2a 81       	ldd	r18, Y+2	; 0x02
    25d6:	82 2b       	or	r24, r18
		
		int8_t negativ_flag;

		if(ina_daten->Strom_ADC < 0) {
    25d8:	99 23       	and	r25, r25
    25da:	2c f0       	brlt	.+10     	; 0x25e6 <INA219_read+0xae>
		if(twi_master_read(&TWI_MASTER, &packet)) {
			return false;
		}
		
		ina_daten->Strom_ADC = (uint16_t)buffer[0]<<8;
		ina_daten->Strom_ADC |= (uint16_t)buffer[1];
    25dc:	f8 01       	movw	r30, r16
    25de:	82 83       	std	Z+2, r24	; 0x02
    25e0:	93 83       	std	Z+3, r25	; 0x03
		if(ina_daten->Strom_ADC < 0) {
			negativ_flag = 1;
			ina_daten->Strom_ADC *= (-1);
		}
		else {
			negativ_flag = (-1);
    25e2:	7f ef       	ldi	r23, 0xFF	; 255
    25e4:	07 c0       	rjmp	.+14     	; 0x25f4 <INA219_read+0xbc>
		
		int8_t negativ_flag;

		if(ina_daten->Strom_ADC < 0) {
			negativ_flag = 1;
			ina_daten->Strom_ADC *= (-1);
    25e6:	91 95       	neg	r25
    25e8:	81 95       	neg	r24
    25ea:	91 09       	sbc	r25, r1
    25ec:	f8 01       	movw	r30, r16
    25ee:	82 83       	std	Z+2, r24	; 0x02
    25f0:	93 83       	std	Z+3, r25	; 0x03
		ina_daten->Strom_ADC |= (uint16_t)buffer[1];
		
		int8_t negativ_flag;

		if(ina_daten->Strom_ADC < 0) {
			negativ_flag = 1;
    25f2:	71 e0       	ldi	r23, 0x01	; 1
		}
		
		uint8_t conf_update = false;

		//scale up if necessary
		if((ina_daten->pga_current*SWITCH_SCALE_VALUE) <= ina_daten->Strom_ADC) {
    25f4:	f8 01       	movw	r30, r16
    25f6:	67 89       	ldd	r22, Z+23	; 0x17
    25f8:	22 81       	ldd	r18, Z+2	; 0x02
    25fa:	33 81       	ldd	r19, Z+3	; 0x03
    25fc:	40 ea       	ldi	r20, 0xA0	; 160
    25fe:	5f e0       	ldi	r21, 0x0F	; 15
    2600:	64 9f       	mul	r22, r20
    2602:	c0 01       	movw	r24, r0
    2604:	65 9f       	mul	r22, r21
    2606:	90 0d       	add	r25, r0
    2608:	11 24       	eor	r1, r1
    260a:	28 17       	cp	r18, r24
    260c:	39 07       	cpc	r19, r25
    260e:	04 f1       	brlt	.+64     	; 0x2650 <INA219_read+0x118>
			if(ina_daten->pga_current < 8) {
    2610:	68 30       	cpi	r22, 0x08	; 8
    2612:	00 f5       	brcc	.+64     	; 0x2654 <INA219_read+0x11c>
				ina_daten->pga_current <<= 1;
    2614:	66 0f       	add	r22, r22
    2616:	67 8b       	std	Z+23, r22	; 0x17
				conf_update = true;
				switch(ina_daten->pga_current)
    2618:	64 30       	cpi	r22, 0x04	; 4
    261a:	59 f0       	breq	.+22     	; 0x2632 <INA219_read+0xfa>
    261c:	68 30       	cpi	r22, 0x08	; 8
    261e:	89 f0       	breq	.+34     	; 0x2642 <INA219_read+0x10a>
    2620:	62 30       	cpi	r22, 0x02	; 2
    2622:	d1 f4       	brne	.+52     	; 0x2658 <INA219_read+0x120>
				{
					case 2:
						ina_daten->conf_msb |= (1<<3);
						ina_daten->conf_msb &= ~(1<<4);
    2624:	84 85       	ldd	r24, Z+12	; 0x0c
    2626:	8f 7e       	andi	r24, 0xEF	; 239
    2628:	88 60       	ori	r24, 0x08	; 8
    262a:	84 87       	std	Z+12, r24	; 0x0c

		//scale up if necessary
		if((ina_daten->pga_current*SWITCH_SCALE_VALUE) <= ina_daten->Strom_ADC) {
			if(ina_daten->pga_current < 8) {
				ina_daten->pga_current <<= 1;
				conf_update = true;
    262c:	ff 24       	eor	r15, r15
    262e:	f3 94       	inc	r15
				switch(ina_daten->pga_current)
				{
					case 2:
						ina_daten->conf_msb |= (1<<3);
						ina_daten->conf_msb &= ~(1<<4);
					break;
    2630:	15 c0       	rjmp	.+42     	; 0x265c <INA219_read+0x124>
					case 4:
						ina_daten->conf_msb |= (1<<4);
						ina_daten->conf_msb &= ~(1<<3);
    2632:	f8 01       	movw	r30, r16
    2634:	84 85       	ldd	r24, Z+12	; 0x0c
    2636:	87 7f       	andi	r24, 0xF7	; 247
    2638:	80 61       	ori	r24, 0x10	; 16
    263a:	84 87       	std	Z+12, r24	; 0x0c

		//scale up if necessary
		if((ina_daten->pga_current*SWITCH_SCALE_VALUE) <= ina_daten->Strom_ADC) {
			if(ina_daten->pga_current < 8) {
				ina_daten->pga_current <<= 1;
				conf_update = true;
    263c:	ff 24       	eor	r15, r15
    263e:	f3 94       	inc	r15
						ina_daten->conf_msb &= ~(1<<4);
					break;
					case 4:
						ina_daten->conf_msb |= (1<<4);
						ina_daten->conf_msb &= ~(1<<3);
					break;
    2640:	0d c0       	rjmp	.+26     	; 0x265c <INA219_read+0x124>
					case 8:
						ina_daten->conf_msb |= (1<<3) | (1<<4);
    2642:	f8 01       	movw	r30, r16
    2644:	84 85       	ldd	r24, Z+12	; 0x0c
    2646:	88 61       	ori	r24, 0x18	; 24
    2648:	84 87       	std	Z+12, r24	; 0x0c

		//scale up if necessary
		if((ina_daten->pga_current*SWITCH_SCALE_VALUE) <= ina_daten->Strom_ADC) {
			if(ina_daten->pga_current < 8) {
				ina_daten->pga_current <<= 1;
				conf_update = true;
    264a:	ff 24       	eor	r15, r15
    264c:	f3 94       	inc	r15
						ina_daten->conf_msb |= (1<<4);
						ina_daten->conf_msb &= ~(1<<3);
					break;
					case 8:
						ina_daten->conf_msb |= (1<<3) | (1<<4);
					break;
    264e:	06 c0       	rjmp	.+12     	; 0x265c <INA219_read+0x124>
		}
		else {
			negativ_flag = (-1);
		}
		
		uint8_t conf_update = false;
    2650:	f1 2c       	mov	r15, r1
    2652:	04 c0       	rjmp	.+8      	; 0x265c <INA219_read+0x124>
    2654:	f1 2c       	mov	r15, r1
    2656:	02 c0       	rjmp	.+4      	; 0x265c <INA219_read+0x124>

		//scale up if necessary
		if((ina_daten->pga_current*SWITCH_SCALE_VALUE) <= ina_daten->Strom_ADC) {
			if(ina_daten->pga_current < 8) {
				ina_daten->pga_current <<= 1;
				conf_update = true;
    2658:	ff 24       	eor	r15, r15
    265a:	f3 94       	inc	r15
				}
			}
		}

		//scale down!!
		if(SWITCH_SCALE_VALUE > ina_daten->Strom_ADC) {
    265c:	20 3a       	cpi	r18, 0xA0	; 160
    265e:	ff e0       	ldi	r31, 0x0F	; 15
    2660:	3f 07       	cpc	r19, r31
    2662:	84 f4       	brge	.+32     	; 0x2684 <INA219_read+0x14c>
			if(ina_daten->pga_current_counter > 0) {
    2664:	f8 01       	movw	r30, r16
    2666:	80 8d       	ldd	r24, Z+24	; 0x18
    2668:	88 23       	and	r24, r24
    266a:	79 f0       	breq	.+30     	; 0x268a <INA219_read+0x152>
				ina_daten->pga_current_counter--;
    266c:	81 50       	subi	r24, 0x01	; 1
    266e:	80 8f       	std	Z+24, r24	; 0x18
				if(ina_daten->pga_current_counter == 0) {
    2670:	81 11       	cpse	r24, r1
    2672:	0b c0       	rjmp	.+22     	; 0x268a <INA219_read+0x152>
					ina_daten->conf_msb &= ~(1<<3);
					ina_daten->conf_msb &= ~(1<<4);
    2674:	84 85       	ldd	r24, Z+12	; 0x0c
    2676:	87 7e       	andi	r24, 0xE7	; 231
    2678:	84 87       	std	Z+12, r24	; 0x0c
					ina_daten->pga_current = 1;
    267a:	81 e0       	ldi	r24, 0x01	; 1
    267c:	87 8b       	std	Z+23, r24	; 0x17
					conf_update = true;
    267e:	ff 24       	eor	r15, r15
    2680:	f3 94       	inc	r15
    2682:	03 c0       	rjmp	.+6      	; 0x268a <INA219_read+0x152>
				}
			}
					
		} else
			ina_daten->pga_current_counter=INA219_PGA_COUNTER;
    2684:	8f ef       	ldi	r24, 0xFF	; 255
    2686:	f8 01       	movw	r30, r16
    2688:	80 8f       	std	Z+24, r24	; 0x18


		ina_daten->Strom_ADC *= negativ_flag;
    268a:	72 03       	mulsu	r23, r18
    268c:	c0 01       	movw	r24, r0
    268e:	73 9f       	mul	r23, r19
    2690:	90 0d       	add	r25, r0
    2692:	11 24       	eor	r1, r1
    2694:	f8 01       	movw	r30, r16
    2696:	82 83       	std	Z+2, r24	; 0x02
    2698:	93 83       	std	Z+3, r25	; 0x03

		if(4000 > ina_daten->Spannung_ADC) {
    269a:	80 81       	ld	r24, Z
    269c:	91 81       	ldd	r25, Z+1	; 0x01
    269e:	80 3a       	cpi	r24, 0xA0	; 160
    26a0:	9f 40       	sbci	r25, 0x0F	; 15
    26a2:	80 f4       	brcc	.+32     	; 0x26c4 <INA219_read+0x18c>
			if(ina_daten->pga_voltage_counter > 0) {
    26a4:	f8 01       	movw	r30, r16
    26a6:	82 8d       	ldd	r24, Z+26	; 0x1a
    26a8:	88 23       	and	r24, r24
    26aa:	c9 f0       	breq	.+50     	; 0x26de <INA219_read+0x1a6>
				ina_daten->pga_voltage_counter--;
    26ac:	81 50       	subi	r24, 0x01	; 1
    26ae:	82 8f       	std	Z+26, r24	; 0x1a
				if(ina_daten->pga_voltage_counter == 0) {
    26b0:	81 11       	cpse	r24, r1
    26b2:	15 c0       	rjmp	.+42     	; 0x26de <INA219_read+0x1a6>
					ina_daten->conf_msb &= ~(1<<5);
    26b4:	84 85       	ldd	r24, Z+12	; 0x0c
    26b6:	8f 7d       	andi	r24, 0xDF	; 223
    26b8:	84 87       	std	Z+12, r24	; 0x0c
					ina_daten->pga_voltage = 16;
    26ba:	80 e1       	ldi	r24, 0x10	; 16
    26bc:	81 8f       	std	Z+25, r24	; 0x19
					conf_update = true;
    26be:	ff 24       	eor	r15, r15
    26c0:	f3 94       	inc	r15
    26c2:	0d c0       	rjmp	.+26     	; 0x26de <INA219_read+0x1a6>
				}
			}
		} else {
			ina_daten->pga_voltage_counter = INA219_PGA_COUNTER;
    26c4:	8f ef       	ldi	r24, 0xFF	; 255
    26c6:	f8 01       	movw	r30, r16
    26c8:	82 8f       	std	Z+26, r24	; 0x1a

			if(ina_daten->pga_voltage == 16) {
    26ca:	81 8d       	ldd	r24, Z+25	; 0x19
    26cc:	80 31       	cpi	r24, 0x10	; 16
    26ce:	39 f4       	brne	.+14     	; 0x26de <INA219_read+0x1a6>
				ina_daten->pga_voltage = 32;
    26d0:	80 e2       	ldi	r24, 0x20	; 32
    26d2:	81 8f       	std	Z+25, r24	; 0x19
				conf_update = true;
				ina_daten->conf_msb |= (1<<5);
    26d4:	84 85       	ldd	r24, Z+12	; 0x0c
    26d6:	80 62       	ori	r24, 0x20	; 32
    26d8:	84 87       	std	Z+12, r24	; 0x0c
		} else {
			ina_daten->pga_voltage_counter = INA219_PGA_COUNTER;

			if(ina_daten->pga_voltage == 16) {
				ina_daten->pga_voltage = 32;
				conf_update = true;
    26da:	ff 24       	eor	r15, r15
    26dc:	f3 94       	inc	r15
				ina_daten->conf_msb |= (1<<5);
			}
		}
		
		if(use_hall_sensor) {
    26de:	80 91 9a 22 	lds	r24, 0x229A
    26e2:	88 23       	and	r24, r24
    26e4:	49 f0       	breq	.+18     	; 0x26f8 <INA219_read+0x1c0>
			cli();
    26e6:	f8 94       	cli
			ina_daten->Strom_ADC = adc_value;
    26e8:	80 91 ed 23 	lds	r24, 0x23ED
    26ec:	90 91 ee 23 	lds	r25, 0x23EE
    26f0:	f8 01       	movw	r30, r16
    26f2:	82 83       	std	Z+2, r24	; 0x02
    26f4:	93 83       	std	Z+3, r25	; 0x03
			sei();
    26f6:	78 94       	sei
		}
		
		if(fifo_push_uint32(&fifo_desc,((uint32_t)ina_daten->Strom_ADC << 16) | ina_daten->Spannung_ADC) != FIFO_OK) {
    26f8:	f8 01       	movw	r30, r16
    26fa:	42 81       	ldd	r20, Z+2	; 0x02
    26fc:	53 81       	ldd	r21, Z+3	; 0x03
    26fe:	80 81       	ld	r24, Z
    2700:	91 81       	ldd	r25, Z+1	; 0x01
 *
 *  \return The number of used elements.
 */
static inline uint8_t fifo_get_used_size(fifo_desc_t *fifo_desc)
{
	return ((fifo_desc->write_index - fifo_desc->read_index) & fifo_desc->mask);
    2702:	60 91 f4 23 	lds	r22, 0x23F4
    2706:	20 91 f3 23 	lds	r18, 0x23F3
    270a:	30 91 f6 23 	lds	r19, 0x23F6
    270e:	62 1b       	sub	r22, r18
    2710:	63 23       	and	r22, r19
 */
static inline int fifo_push_uint32(fifo_desc_t *fifo_desc, uint32_t item)
{
	uint8_t write_index;

	if (fifo_is_full(fifo_desc)) {
    2712:	20 91 f5 23 	lds	r18, 0x23F5
    2716:	62 17       	cp	r22, r18
    2718:	09 f4       	brne	.+2      	; 0x271c <INA219_read+0x1e4>
    271a:	43 c0       	rjmp	.+134    	; 0x27a2 <INA219_read+0x26a>
		return FIFO_ERROR_OVERFLOW;
	}

	write_index = fifo_desc->write_index;
    271c:	20 91 f4 23 	lds	r18, 0x23F4
	fifo_desc->buffer.u32ptr[write_index & (fifo_desc->mask >> 1)] = item;
    2720:	36 95       	lsr	r19
    2722:	32 23       	and	r19, r18
    2724:	e0 91 f1 23 	lds	r30, 0x23F1
    2728:	f0 91 f2 23 	lds	r31, 0x23F2
    272c:	64 e0       	ldi	r22, 0x04	; 4
    272e:	36 9f       	mul	r19, r22
    2730:	e0 0d       	add	r30, r0
    2732:	f1 1d       	adc	r31, r1
    2734:	11 24       	eor	r1, r1
    2736:	66 27       	eor	r22, r22
    2738:	57 fd       	sbrc	r21, 7
    273a:	60 95       	com	r22
    273c:	76 2f       	mov	r23, r22
    273e:	ba 01       	movw	r22, r20
    2740:	55 27       	eor	r21, r21
    2742:	44 27       	eor	r20, r20
    2744:	a0 e0       	ldi	r26, 0x00	; 0
    2746:	b0 e0       	ldi	r27, 0x00	; 0
    2748:	48 2b       	or	r20, r24
    274a:	59 2b       	or	r21, r25
    274c:	6a 2b       	or	r22, r26
    274e:	7b 2b       	or	r23, r27
    2750:	40 83       	st	Z, r20
    2752:	51 83       	std	Z+1, r21	; 0x01
    2754:	62 83       	std	Z+2, r22	; 0x02
    2756:	73 83       	std	Z+3, r23	; 0x03
	write_index = (write_index + 1) & fifo_desc->mask;
    2758:	2f 5f       	subi	r18, 0xFF	; 255
    275a:	80 91 f6 23 	lds	r24, 0x23F6
    275e:	28 23       	and	r18, r24

	// Must be the last thing to do.
	barrier();
	fifo_desc->write_index = write_index;
    2760:	20 93 f4 23 	sts	0x23F4, r18
			
			return false;
		}
		
		if(conf_update == true) {
    2764:	81 e0       	ldi	r24, 0x01	; 1
    2766:	f8 12       	cpse	r15, r24
    2768:	1e c0       	rjmp	.+60     	; 0x27a6 <INA219_read+0x26e>

			packet.addr_length = 0;
    276a:	18 86       	std	Y+8, r1	; 0x08
    276c:	19 86       	std	Y+9, r1	; 0x09
			packet.length      = 3;
    276e:	83 e0       	ldi	r24, 0x03	; 3
    2770:	90 e0       	ldi	r25, 0x00	; 0
    2772:	8c 87       	std	Y+12, r24	; 0x0c
    2774:	9d 87       	std	Y+13, r25	; 0x0d
			
			buffer[0] = INA_CONF_REG;
    2776:	19 82       	std	Y+1, r1	; 0x01
			buffer[1] = ina_daten->conf_msb;
    2778:	f8 01       	movw	r30, r16
    277a:	84 85       	ldd	r24, Z+12	; 0x0c
    277c:	8a 83       	std	Y+2, r24	; 0x02
			buffer[2] = ina_daten->conf_lsb;
    277e:	85 85       	ldd	r24, Z+13	; 0x0d
    2780:	8b 83       	std	Y+3, r24	; 0x03
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    2782:	40 e0       	ldi	r20, 0x00	; 0
    2784:	be 01       	movw	r22, r28
    2786:	6c 5f       	subi	r22, 0xFC	; 252
    2788:	7f 4f       	sbci	r23, 0xFF	; 255
    278a:	80 e8       	ldi	r24, 0x80	; 128
    278c:	94 e0       	ldi	r25, 0x04	; 4
    278e:	2f db       	rcall	.-2466   	; 0x1dee <twi_master_transfer>
			
			if(twi_master_write(&TWI_MASTER, &packet)) {
    2790:	91 e0       	ldi	r25, 0x01	; 1
    2792:	88 23       	and	r24, r24
    2794:	49 f0       	breq	.+18     	; 0x27a8 <INA219_read+0x270>
    2796:	90 e0       	ldi	r25, 0x00	; 0
    2798:	07 c0       	rjmp	.+14     	; 0x27a8 <INA219_read+0x270>
		.no_wait     = false
	};
		
		
	if(twi_master_read(&TWI_MASTER, &packet)) {
		return false;
    279a:	90 e0       	ldi	r25, 0x00	; 0
    279c:	05 c0       	rjmp	.+10     	; 0x27a8 <INA219_read+0x270>
		ina_daten->Spannung_ADC >>= 3;
			
		packet.addr[0] = INA_SHUNT_VOLT;
			
		if(twi_master_read(&TWI_MASTER, &packet)) {
			return false;
    279e:	90 e0       	ldi	r25, 0x00	; 0
    27a0:	03 c0       	rjmp	.+6      	; 0x27a8 <INA219_read+0x270>
			sei();
		}
		
		if(fifo_push_uint32(&fifo_desc,((uint32_t)ina_daten->Strom_ADC << 16) | ina_daten->Spannung_ADC) != FIFO_OK) {
			
			return false;
    27a2:	90 e0       	ldi	r25, 0x00	; 0
    27a4:	01 c0       	rjmp	.+2      	; 0x27a8 <INA219_read+0x270>
		}
		
	}


	return true;
    27a6:	91 e0       	ldi	r25, 0x01	; 1
}
    27a8:	89 2f       	mov	r24, r25
    27aa:	2e 96       	adiw	r28, 0x0e	; 14
    27ac:	cd bf       	out	0x3d, r28	; 61
    27ae:	de bf       	out	0x3e, r29	; 62
    27b0:	df 91       	pop	r29
    27b2:	cf 91       	pop	r28
    27b4:	1f 91       	pop	r17
    27b6:	0f 91       	pop	r16
    27b8:	ff 90       	pop	r15
    27ba:	08 95       	ret

000027bc <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    27bc:	cf 93       	push	r28
    27be:	df 93       	push	r29
    27c0:	00 d0       	rcall	.+0      	; 0x27c2 <sysclk_init+0x6>
    27c2:	00 d0       	rcall	.+0      	; 0x27c4 <sysclk_init+0x8>
    27c4:	cd b7       	in	r28, 0x3d	; 61
    27c6:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    27c8:	8f ef       	ldi	r24, 0xFF	; 255
    27ca:	80 93 70 00 	sts	0x0070, r24
    27ce:	80 93 71 00 	sts	0x0071, r24
    27d2:	80 93 72 00 	sts	0x0072, r24
    27d6:	80 93 73 00 	sts	0x0073, r24
    27da:	80 93 74 00 	sts	0x0074, r24
    27de:	80 93 75 00 	sts	0x0075, r24
    27e2:	80 93 76 00 	sts	0x0076, r24
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    27e6:	65 e0       	ldi	r22, 0x05	; 5
    27e8:	81 e4       	ldi	r24, 0x41	; 65
    27ea:	90 e0       	ldi	r25, 0x00	; 0
    27ec:	f6 d5       	rcall	.+3052   	; 0x33da <ccp_write_io>
    27ee:	6c e1       	ldi	r22, 0x1C	; 28
    27f0:	70 e0       	ldi	r23, 0x00	; 0
    27f2:	82 e0       	ldi	r24, 0x02	; 2
    27f4:	bd d6       	rcall	.+3450   	; 0x3570 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    27f6:	8a 83       	std	Y+2, r24	; 0x02
    27f8:	6d e1       	ldi	r22, 0x1D	; 29
    27fa:	70 e0       	ldi	r23, 0x00	; 0
    27fc:	82 e0       	ldi	r24, 0x02	; 2
    27fe:	b8 d6       	rcall	.+3440   	; 0x3570 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    2800:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    2802:	89 81       	ldd	r24, Y+1	; 0x01
    2804:	9a 81       	ldd	r25, Y+2	; 0x02
    2806:	01 96       	adiw	r24, 0x01	; 1
    2808:	21 f4       	brne	.+8      	; 0x2812 <sysclk_init+0x56>
		cal = 0x2340;
    280a:	80 e4       	ldi	r24, 0x40	; 64
    280c:	93 e2       	ldi	r25, 0x23	; 35
    280e:	89 83       	std	Y+1, r24	; 0x01
    2810:	9a 83       	std	Y+2, r25	; 0x02
    2812:	89 81       	ldd	r24, Y+1	; 0x01
    2814:	9a 81       	ldd	r25, Y+2	; 0x02
    2816:	8b 83       	std	Y+3, r24	; 0x03
    2818:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    281a:	e0 e6       	ldi	r30, 0x60	; 96
    281c:	f0 e0       	ldi	r31, 0x00	; 0
    281e:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    2820:	8c 81       	ldd	r24, Y+4	; 0x04
    2822:	83 83       	std	Z+3, r24	; 0x03

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    2824:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    2826:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    2828:	e0 e5       	ldi	r30, 0x50	; 80
    282a:	f0 e0       	ldi	r31, 0x00	; 0
    282c:	90 81       	ld	r25, Z
    282e:	92 60       	ori	r25, 0x02	; 2
    2830:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2832:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    2834:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    2836:	81 ff       	sbrs	r24, 1
    2838:	fd cf       	rjmp	.-6      	; 0x2834 <sysclk_init+0x78>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    283a:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    283c:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    283e:	a0 e5       	ldi	r26, 0x50	; 80
    2840:	b0 e0       	ldi	r27, 0x00	; 0
    2842:	16 96       	adiw	r26, 0x06	; 6
    2844:	9c 91       	ld	r25, X
    2846:	16 97       	sbiw	r26, 0x06	; 6
    2848:	99 7f       	andi	r25, 0xF9	; 249
    284a:	16 96       	adiw	r26, 0x06	; 6
    284c:	9c 93       	st	X, r25
    284e:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    2850:	e0 e6       	ldi	r30, 0x60	; 96
    2852:	f0 e0       	ldi	r31, 0x00	; 0
    2854:	90 e8       	ldi	r25, 0x80	; 128
    2856:	95 83       	std	Z+5, r25	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    2858:	9b eb       	ldi	r25, 0xBB	; 187
    285a:	96 83       	std	Z+6, r25	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    285c:	16 96       	adiw	r26, 0x06	; 6
    285e:	9c 91       	ld	r25, X
    2860:	16 97       	sbiw	r26, 0x06	; 6
    2862:	94 60       	ori	r25, 0x04	; 4
    2864:	16 96       	adiw	r26, 0x06	; 6
    2866:	9c 93       	st	X, r25
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    2868:	90 81       	ld	r25, Z
    286a:	91 60       	ori	r25, 0x01	; 1
    286c:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    286e:	8f bf       	out	0x3f, r24	; 63
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    2870:	61 e0       	ldi	r22, 0x01	; 1
    2872:	80 e4       	ldi	r24, 0x40	; 64
    2874:	90 e0       	ldi	r25, 0x00	; 0
    2876:	b1 d5       	rcall	.+2914   	; 0x33da <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    2878:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    287a:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    287c:	e0 e5       	ldi	r30, 0x50	; 80
    287e:	f0 e0       	ldi	r31, 0x00	; 0
    2880:	90 81       	ld	r25, Z
    2882:	9e 7f       	andi	r25, 0xFE	; 254
    2884:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2886:	8f bf       	out	0x3f, r24	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    2888:	24 96       	adiw	r28, 0x04	; 4
    288a:	cd bf       	out	0x3d, r28	; 61
    288c:	de bf       	out	0x3e, r29	; 62
    288e:	df 91       	pop	r29
    2890:	cf 91       	pop	r28
    2892:	08 95       	ret

00002894 <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    2894:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    2896:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    2898:	e8 2f       	mov	r30, r24
    289a:	f0 e0       	ldi	r31, 0x00	; 0
    289c:	e0 59       	subi	r30, 0x90	; 144
    289e:	ff 4f       	sbci	r31, 0xFF	; 255
    28a0:	60 95       	com	r22
    28a2:	80 81       	ld	r24, Z
    28a4:	68 23       	and	r22, r24
    28a6:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    28a8:	9f bf       	out	0x3f, r25	; 63
    28aa:	08 95       	ret

000028ac <sysclk_disable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    28ac:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    28ae:	f8 94       	cli

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    28b0:	e8 2f       	mov	r30, r24
    28b2:	f0 e0       	ldi	r31, 0x00	; 0
    28b4:	e0 59       	subi	r30, 0x90	; 144
    28b6:	ff 4f       	sbci	r31, 0xFF	; 255
    28b8:	80 81       	ld	r24, Z
    28ba:	68 2b       	or	r22, r24
    28bc:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    28be:	9f bf       	out	0x3f, r25	; 63
    28c0:	08 95       	ret

000028c2 <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    28c2:	86 30       	cpi	r24, 0x06	; 6
    28c4:	11 f4       	brne	.+4      	; 0x28ca <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
    28c6:	68 e1       	ldi	r22, 0x18	; 24
    28c8:	01 c0       	rjmp	.+2      	; 0x28cc <sysclk_enable_usb+0xa>
	}
	else {
		prescaler = 0;
    28ca:	60 e0       	ldi	r22, 0x00	; 0

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    28cc:	e0 e5       	ldi	r30, 0x50	; 80
    28ce:	f0 e0       	ldi	r31, 0x00	; 0
    28d0:	81 81       	ldd	r24, Z+1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    28d2:	81 fd       	sbrc	r24, 1
    28d4:	24 c0       	rjmp	.+72     	; 0x291e <sysclk_enable_usb+0x5c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    28d6:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    28d8:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    28da:	90 81       	ld	r25, Z
    28dc:	92 60       	ori	r25, 0x02	; 2
    28de:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    28e0:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    28e2:	81 81       	ldd	r24, Z+1	; 0x01
    28e4:	81 ff       	sbrs	r24, 1
    28e6:	fd cf       	rjmp	.-6      	; 0x28e2 <sysclk_enable_usb+0x20>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    28e8:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    28ea:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    28ec:	a0 e5       	ldi	r26, 0x50	; 80
    28ee:	b0 e0       	ldi	r27, 0x00	; 0
    28f0:	16 96       	adiw	r26, 0x06	; 6
    28f2:	9c 91       	ld	r25, X
    28f4:	16 97       	sbiw	r26, 0x06	; 6
    28f6:	99 7f       	andi	r25, 0xF9	; 249
    28f8:	16 96       	adiw	r26, 0x06	; 6
    28fa:	9c 93       	st	X, r25
    28fc:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    28fe:	e0 e6       	ldi	r30, 0x60	; 96
    2900:	f0 e0       	ldi	r31, 0x00	; 0
    2902:	90 e8       	ldi	r25, 0x80	; 128
    2904:	95 83       	std	Z+5, r25	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    2906:	9b eb       	ldi	r25, 0xBB	; 187
    2908:	96 83       	std	Z+6, r25	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    290a:	16 96       	adiw	r26, 0x06	; 6
    290c:	9c 91       	ld	r25, X
    290e:	16 97       	sbiw	r26, 0x06	; 6
    2910:	94 60       	ori	r25, 0x04	; 4
    2912:	16 96       	adiw	r26, 0x06	; 6
    2914:	9c 93       	st	X, r25
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    2916:	90 81       	ld	r25, Z
    2918:	91 60       	ori	r25, 0x01	; 1
    291a:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    291c:	8f bf       	out	0x3f, r24	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    291e:	63 60       	ori	r22, 0x03	; 3
    2920:	84 e4       	ldi	r24, 0x44	; 68
    2922:	90 e0       	ldi	r25, 0x00	; 0
    2924:	5a d5       	rcall	.+2740   	; 0x33da <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    2926:	60 e4       	ldi	r22, 0x40	; 64
    2928:	80 e0       	ldi	r24, 0x00	; 0
    292a:	b4 cf       	rjmp	.-152    	; 0x2894 <sysclk_enable_module>
    292c:	08 95       	ret

0000292e <sysclk_disable_usb>:
/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    292e:	60 e4       	ldi	r22, 0x40	; 64
    2930:	80 e0       	ldi	r24, 0x00	; 0
    2932:	bc df       	rcall	.-136    	; 0x28ac <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
    2934:	60 e0       	ldi	r22, 0x00	; 0
    2936:	84 e4       	ldi	r24, 0x44	; 68
    2938:	90 e0       	ldi	r25, 0x00	; 0
    293a:	4f c5       	rjmp	.+2718   	; 0x33da <ccp_write_io>
    293c:	08 95       	ret

0000293e <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    293e:	cf 93       	push	r28
    2940:	df 93       	push	r29
    2942:	fc 01       	movw	r30, r24
    2944:	70 96       	adiw	r30, 0x10	; 16
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    2946:	20 e0       	ldi	r18, 0x00	; 0
    2948:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    294a:	c6 2f       	mov	r28, r22
    294c:	d0 e0       	ldi	r29, 0x00	; 0
    294e:	de 01       	movw	r26, r28
    2950:	02 2e       	mov	r0, r18
    2952:	02 c0       	rjmp	.+4      	; 0x2958 <ioport_configure_port_pin+0x1a>
    2954:	b5 95       	asr	r27
    2956:	a7 95       	ror	r26
    2958:	0a 94       	dec	r0
    295a:	e2 f7       	brpl	.-8      	; 0x2954 <ioport_configure_port_pin+0x16>
    295c:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    295e:	50 83       	st	Z, r21
    2960:	2f 5f       	subi	r18, 0xFF	; 255
    2962:	3f 4f       	sbci	r19, 0xFF	; 255
    2964:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    2966:	28 30       	cpi	r18, 0x08	; 8
    2968:	31 05       	cpc	r19, r1
    296a:	89 f7       	brne	.-30     	; 0x294e <ioport_configure_port_pin+0x10>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    296c:	40 ff       	sbrs	r20, 0
    296e:	0a c0       	rjmp	.+20     	; 0x2984 <ioport_configure_port_pin+0x46>
		if (flags & IOPORT_INIT_HIGH) {
    2970:	41 ff       	sbrs	r20, 1
    2972:	03 c0       	rjmp	.+6      	; 0x297a <ioport_configure_port_pin+0x3c>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    2974:	fc 01       	movw	r30, r24
    2976:	65 83       	std	Z+5, r22	; 0x05
    2978:	02 c0       	rjmp	.+4      	; 0x297e <ioport_configure_port_pin+0x40>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    297a:	fc 01       	movw	r30, r24
    297c:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    297e:	fc 01       	movw	r30, r24
    2980:	61 83       	std	Z+1, r22	; 0x01
    2982:	02 c0       	rjmp	.+4      	; 0x2988 <ioport_configure_port_pin+0x4a>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    2984:	fc 01       	movw	r30, r24
    2986:	62 83       	std	Z+2, r22	; 0x02
	}
}
    2988:	df 91       	pop	r29
    298a:	cf 91       	pop	r28
    298c:	08 95       	ret

0000298e <udi_hid_generic_getsetting>:


uint8_t udi_hid_generic_getsetting(void)
{
	return 0;
}
    298e:	80 e0       	ldi	r24, 0x00	; 0
    2990:	08 95       	ret

00002992 <udi_hid_generic_setreport>:


static bool udi_hid_generic_setreport(void)
{
	if ((USB_HID_REPORT_TYPE_FEATURE == (udd_g_ctrlreq.req.wValue >> 8))
    2992:	30 91 a1 24 	lds	r19, 0x24A1
    2996:	20 91 a2 24 	lds	r18, 0x24A2
    299a:	82 2f       	mov	r24, r18
    299c:	90 e0       	ldi	r25, 0x00	; 0
    299e:	03 97       	sbiw	r24, 0x03	; 3
    29a0:	e1 f4       	brne	.+56     	; 0x29da <udi_hid_generic_setreport+0x48>
			&& (0 == (0xFF & udd_g_ctrlreq.req.wValue))
    29a2:	31 11       	cpse	r19, r1
    29a4:	1c c0       	rjmp	.+56     	; 0x29de <udi_hid_generic_setreport+0x4c>
			&& (sizeof(udi_hid_generic_report_feature) ==
    29a6:	80 91 a5 24 	lds	r24, 0x24A5
    29aa:	90 91 a6 24 	lds	r25, 0x24A6
    29ae:	04 97       	sbiw	r24, 0x04	; 4
    29b0:	c1 f4       	brne	.+48     	; 0x29e2 <udi_hid_generic_setreport+0x50>
					udd_g_ctrlreq.req.wLength)) {
		// Feature type on report ID 0
		udd_g_ctrlreq.payload =
    29b2:	82 e1       	ldi	r24, 0x12	; 18
    29b4:	91 e2       	ldi	r25, 0x21	; 33
    29b6:	80 93 a7 24 	sts	0x24A7, r24
    29ba:	90 93 a8 24 	sts	0x24A8, r25
				(uint8_t *) & udi_hid_generic_report_feature;
		udd_g_ctrlreq.callback = udi_hid_generic_setfeature_valid;
    29be:	87 e2       	ldi	r24, 0x27	; 39
    29c0:	95 e1       	ldi	r25, 0x15	; 21
    29c2:	80 93 ab 24 	sts	0x24AB, r24
    29c6:	90 93 ac 24 	sts	0x24AC, r25
		udd_g_ctrlreq.payload_size =
    29ca:	84 e0       	ldi	r24, 0x04	; 4
    29cc:	90 e0       	ldi	r25, 0x00	; 0
    29ce:	80 93 a9 24 	sts	0x24A9, r24
    29d2:	90 93 aa 24 	sts	0x24AA, r25
				sizeof(udi_hid_generic_report_feature);
		return true;
    29d6:	81 e0       	ldi	r24, 0x01	; 1
    29d8:	08 95       	ret
	}
	return false;
    29da:	80 e0       	ldi	r24, 0x00	; 0
    29dc:	08 95       	ret
    29de:	80 e0       	ldi	r24, 0x00	; 0
    29e0:	08 95       	ret
    29e2:	80 e0       	ldi	r24, 0x00	; 0
}
    29e4:	08 95       	ret

000029e6 <udi_hid_generic_report_in_sent>:
		iram_size_t nb_sent, udd_ep_id_t ep)
{
	UNUSED(status);
	UNUSED(nb_sent);
	UNUSED(ep);
	udi_hid_generic_b_report_in_free = true;
    29e6:	81 e0       	ldi	r24, 0x01	; 1
    29e8:	80 93 96 21 	sts	0x2196, r24
    29ec:	08 95       	ret

000029ee <udi_hid_generic_report_out_enable>:
	udi_hid_generic_report_out_enable();
}


static bool udi_hid_generic_report_out_enable(void)
{
    29ee:	0f 93       	push	r16
    29f0:	1f 93       	push	r17
	return udd_ep_run(UDI_HID_GENERIC_EP_OUT,
    29f2:	01 e1       	ldi	r16, 0x11	; 17
    29f4:	15 e1       	ldi	r17, 0x15	; 21
    29f6:	20 e4       	ldi	r18, 0x40	; 64
    29f8:	30 e0       	ldi	r19, 0x00	; 0
    29fa:	46 e1       	ldi	r20, 0x16	; 22
    29fc:	51 e2       	ldi	r21, 0x21	; 33
    29fe:	60 e0       	ldi	r22, 0x00	; 0
    2a00:	82 e0       	ldi	r24, 0x02	; 2
    2a02:	0e 94 be 1e 	call	0x3d7c	; 0x3d7c <udd_ep_run>
							false,
							(uint8_t *) & udi_hid_generic_report_out,
							sizeof(udi_hid_generic_report_out),
							udi_hid_generic_report_out_received);
}
    2a06:	1f 91       	pop	r17
    2a08:	0f 91       	pop	r16
    2a0a:	08 95       	ret

00002a0c <udi_hid_generic_enable>:
//------ Interface for UDI HID level

bool udi_hid_generic_enable(void)
{
	// Initialize internal values
	udi_hid_generic_rate = 0;
    2a0c:	10 92 9a 21 	sts	0x219A, r1
	udi_hid_generic_protocol = 0;
    2a10:	10 92 98 21 	sts	0x2198, r1
	udi_hid_generic_b_report_in_free = true;
    2a14:	81 e0       	ldi	r24, 0x01	; 1
    2a16:	80 93 96 21 	sts	0x2196, r24
	if (!udi_hid_generic_report_out_enable())
    2a1a:	e9 df       	rcall	.-46     	; 0x29ee <udi_hid_generic_report_out_enable>
    2a1c:	81 11       	cpse	r24, r1
		return false;
	return UDI_HID_GENERIC_ENABLE_EXT();
    2a1e:	09 cd       	rjmp	.-1518   	; 0x2432 <main_generic_enable>
}
    2a20:	08 95       	ret

00002a22 <udi_hid_generic_report_out_received>:

static void udi_hid_generic_report_out_received(udd_ep_status_t status,
		iram_size_t nb_received, udd_ep_id_t ep)
{
	UNUSED(ep);
	if (UDD_EP_TRANSFER_OK != status)
    2a22:	81 11       	cpse	r24, r1
    2a24:	07 c0       	rjmp	.+14     	; 0x2a34 <udi_hid_generic_report_out_received+0x12>
		return;	// Abort reception

	if (sizeof(udi_hid_generic_report_out) == nb_received) {
    2a26:	60 34       	cpi	r22, 0x40	; 64
    2a28:	71 05       	cpc	r23, r1
    2a2a:	19 f4       	brne	.+6      	; 0x2a32 <udi_hid_generic_report_out_received+0x10>
		UDI_HID_GENERIC_REPORT_OUT(udi_hid_generic_report_out);
    2a2c:	86 e1       	ldi	r24, 0x16	; 22
    2a2e:	91 e2       	ldi	r25, 0x21	; 33
    2a30:	e1 dc       	rcall	.-1598   	; 0x23f4 <hid_message>
	}
	udi_hid_generic_report_out_enable();
    2a32:	dd cf       	rjmp	.-70     	; 0x29ee <udi_hid_generic_report_out_enable>
    2a34:	08 95       	ret

00002a36 <udi_hid_generic_disable>:
}


void udi_hid_generic_disable(void)
{
	UDI_HID_GENERIC_DISABLE_EXT();
    2a36:	01 cd       	rjmp	.-1534   	; 0x243a <main_generic_disable>
    2a38:	08 95       	ret

00002a3a <udi_hid_generic_setup>:
}


bool udi_hid_generic_setup(void)
{
	return udi_hid_setup(&udi_hid_generic_rate,
    2a3a:	29 ec       	ldi	r18, 0xC9	; 201
    2a3c:	34 e1       	ldi	r19, 0x14	; 20
    2a3e:	46 e0       	ldi	r20, 0x06	; 6
    2a40:	50 e2       	ldi	r21, 0x20	; 32
    2a42:	68 e9       	ldi	r22, 0x98	; 152
    2a44:	71 e2       	ldi	r23, 0x21	; 33
    2a46:	8a e9       	ldi	r24, 0x9A	; 154
    2a48:	91 e2       	ldi	r25, 0x21	; 33
    2a4a:	3c c0       	rjmp	.+120    	; 0x2ac4 <udi_hid_setup>
								&udi_hid_generic_protocol,
								(uint8_t *) &udi_hid_generic_report_desc,
								udi_hid_generic_setreport);
}
    2a4c:	08 95       	ret

00002a4e <udi_hid_generic_setfeature_valid>:
//--------------------------------------------
//------ Internal routines

static void udi_hid_generic_setfeature_valid(void)
{
	if (sizeof(udi_hid_generic_report_feature) != udd_g_ctrlreq.payload_size)
    2a4e:	80 91 a9 24 	lds	r24, 0x24A9
    2a52:	90 91 aa 24 	lds	r25, 0x24AA
    2a56:	04 97       	sbiw	r24, 0x04	; 4
    2a58:	19 f4       	brne	.+6      	; 0x2a60 <udi_hid_generic_setfeature_valid+0x12>
		return;	// Bad data
	UDI_HID_GENERIC_SET_FEATURE(udi_hid_generic_report_feature);
    2a5a:	82 e1       	ldi	r24, 0x12	; 18
    2a5c:	91 e2       	ldi	r25, 0x21	; 33
    2a5e:	f0 cc       	rjmp	.-1568   	; 0x2440 <main_hid_set_feature>
    2a60:	08 95       	ret

00002a62 <udi_hid_generic_send_report_in>:

//--------------------------------------------
//------ Interface for application

bool udi_hid_generic_send_report_in(uint8_t *data)
{
    2a62:	0f 93       	push	r16
    2a64:	1f 93       	push	r17
    2a66:	cf 93       	push	r28
	if (!udi_hid_generic_b_report_in_free)
    2a68:	20 91 96 21 	lds	r18, 0x2196
    2a6c:	22 23       	and	r18, r18
    2a6e:	29 f1       	breq	.+74     	; 0x2aba <udi_hid_generic_send_report_in+0x58>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    2a70:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
    2a72:	f8 94       	cli
		return false;
	irqflags_t flags = cpu_irq_save();
	// Fill report
	memset(&udi_hid_generic_report_in, 0,
    2a74:	20 e4       	ldi	r18, 0x40	; 64
    2a76:	e6 e5       	ldi	r30, 0x56	; 86
    2a78:	f1 e2       	ldi	r31, 0x21	; 33
    2a7a:	df 01       	movw	r26, r30
    2a7c:	1d 92       	st	X+, r1
    2a7e:	2a 95       	dec	r18
    2a80:	e9 f7       	brne	.-6      	; 0x2a7c <udi_hid_generic_send_report_in+0x1a>
			sizeof(udi_hid_generic_report_in));
	memcpy(&udi_hid_generic_report_in, data,
    2a82:	20 e4       	ldi	r18, 0x40	; 64
    2a84:	fc 01       	movw	r30, r24
    2a86:	a6 e5       	ldi	r26, 0x56	; 86
    2a88:	b1 e2       	ldi	r27, 0x21	; 33
    2a8a:	01 90       	ld	r0, Z+
    2a8c:	0d 92       	st	X+, r0
    2a8e:	2a 95       	dec	r18
    2a90:	e1 f7       	brne	.-8      	; 0x2a8a <udi_hid_generic_send_report_in+0x28>
	      		sizeof(udi_hid_generic_report_in));
	udi_hid_generic_b_report_in_free =
			!udd_ep_run(UDI_HID_GENERIC_EP_IN,
    2a92:	03 ef       	ldi	r16, 0xF3	; 243
    2a94:	14 e1       	ldi	r17, 0x14	; 20
    2a96:	20 e4       	ldi	r18, 0x40	; 64
    2a98:	30 e0       	ldi	r19, 0x00	; 0
    2a9a:	46 e5       	ldi	r20, 0x56	; 86
    2a9c:	51 e2       	ldi	r21, 0x21	; 33
    2a9e:	60 e0       	ldi	r22, 0x00	; 0
    2aa0:	81 e8       	ldi	r24, 0x81	; 129
    2aa2:	0e 94 be 1e 	call	0x3d7c	; 0x3d7c <udd_ep_run>
							false,
							(uint8_t *) & udi_hid_generic_report_in,
							sizeof(udi_hid_generic_report_in),
							udi_hid_generic_report_in_sent);
    2aa6:	91 e0       	ldi	r25, 0x01	; 1
    2aa8:	89 27       	eor	r24, r25
	// Fill report
	memset(&udi_hid_generic_report_in, 0,
			sizeof(udi_hid_generic_report_in));
	memcpy(&udi_hid_generic_report_in, data,
	      		sizeof(udi_hid_generic_report_in));
	udi_hid_generic_b_report_in_free =
    2aaa:	80 93 96 21 	sts	0x2196, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2aae:	cf bf       	out	0x3f, r28	; 63
							false,
							(uint8_t *) & udi_hid_generic_report_in,
							sizeof(udi_hid_generic_report_in),
							udi_hid_generic_report_in_sent);
	cpu_irq_restore(flags);
	return !udi_hid_generic_b_report_in_free;
    2ab0:	90 91 96 21 	lds	r25, 0x2196
    2ab4:	81 e0       	ldi	r24, 0x01	; 1
    2ab6:	89 27       	eor	r24, r25
    2ab8:	01 c0       	rjmp	.+2      	; 0x2abc <udi_hid_generic_send_report_in+0x5a>
//------ Interface for application

bool udi_hid_generic_send_report_in(uint8_t *data)
{
	if (!udi_hid_generic_b_report_in_free)
		return false;
    2aba:	80 e0       	ldi	r24, 0x00	; 0
							sizeof(udi_hid_generic_report_in),
							udi_hid_generic_report_in_sent);
	cpu_irq_restore(flags);
	return !udi_hid_generic_b_report_in_free;

}
    2abc:	cf 91       	pop	r28
    2abe:	1f 91       	pop	r17
    2ac0:	0f 91       	pop	r16
    2ac2:	08 95       	ret

00002ac4 <udi_hid_setup>:
 * \retval true if the descriptor is supported
 */
static bool udi_hid_reqstdifaceget_descriptor(uint8_t *report_desc);

bool udi_hid_setup( uint8_t *rate, uint8_t *protocol, uint8_t *report_desc, bool (*set_report)(void) )
{
    2ac4:	cf 93       	push	r28
    2ac6:	df 93       	push	r29
    2ac8:	ea 01       	movw	r28, r20
	if (Udd_setup_is_in()) {
    2aca:	40 91 9f 24 	lds	r20, 0x249F
    2ace:	44 23       	and	r20, r20
    2ad0:	0c f0       	brlt	.+2      	; 0x2ad4 <udi_hid_setup+0x10>
    2ad2:	62 c0       	rjmp	.+196    	; 0x2b98 <udi_hid_setup+0xd4>
		// Requests Interface GET
		if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    2ad4:	40 76       	andi	r20, 0x60	; 96
    2ad6:	09 f0       	breq	.+2      	; 0x2ada <udi_hid_setup+0x16>
    2ad8:	40 c0       	rjmp	.+128    	; 0x2b5a <udi_hid_setup+0x96>
			// Requests Standard Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    2ada:	20 91 a0 24 	lds	r18, 0x24A0
    2ade:	26 30       	cpi	r18, 0x06	; 6
    2ae0:	e1 f5       	brne	.+120    	; 0x2b5a <udi_hid_setup+0x96>
	usb_hid_descriptor_t UDC_DESC_STORAGE *ptr_hid_desc;

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
    2ae2:	6e d1       	rcall	.+732    	; 0x2dc0 <udc_get_interface_desc>
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
    2ae4:	fc 01       	movw	r30, r24
    2ae6:	22 85       	ldd	r18, Z+10	; 0x0a
    2ae8:	21 32       	cpi	r18, 0x21	; 33
    2aea:	99 f5       	brne	.+102    	; 0x2b52 <udi_hid_setup+0x8e>

	// The SETUP request can ask for:
	// - an USB_DT_HID descriptor
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    2aec:	20 91 a2 24 	lds	r18, 0x24A2
    2af0:	21 32       	cpi	r18, 0x21	; 33
    2af2:	b9 f4       	brne	.+46     	; 0x2b22 <udi_hid_setup+0x5e>
{
	usb_hid_descriptor_t UDC_DESC_STORAGE *ptr_hid_desc;

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
    2af4:	9c 01       	movw	r18, r24
    2af6:	27 5f       	subi	r18, 0xF7	; 247
    2af8:	3f 4f       	sbci	r19, 0xFF	; 255
	// - an USB_DT_HID descriptor
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
    2afa:	20 93 a7 24 	sts	0x24A7, r18
    2afe:	30 93 a8 24 	sts	0x24A8, r19
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
    2b02:	81 85       	ldd	r24, Z+9	; 0x09
    2b04:	20 91 a5 24 	lds	r18, 0x24A5
    2b08:	30 91 a6 24 	lds	r19, 0x24A6
    2b0c:	90 e0       	ldi	r25, 0x00	; 0
    2b0e:	28 17       	cp	r18, r24
    2b10:	39 07       	cpc	r19, r25
    2b12:	08 f4       	brcc	.+2      	; 0x2b16 <udi_hid_setup+0x52>
    2b14:	c9 01       	movw	r24, r18
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
		udd_g_ctrlreq.payload_size =
    2b16:	80 93 a9 24 	sts	0x24A9, r24
    2b1a:	90 93 aa 24 	sts	0x24AA, r25
				min(udd_g_ctrlreq.req.wLength,
				ptr_hid_desc->bLength);
		return true;
    2b1e:	81 e0       	ldi	r24, 0x01	; 1
    2b20:	64 c0       	rjmp	.+200    	; 0x2bea <udi_hid_setup+0x126>
	}
	// The HID_X descriptor requested must correspond to report type
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
    2b22:	fc 01       	movw	r30, r24
    2b24:	37 85       	ldd	r19, Z+15	; 0x0f
    2b26:	23 13       	cpse	r18, r19
    2b28:	16 c0       	rjmp	.+44     	; 0x2b56 <udi_hid_setup+0x92>
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
    2b2a:	c0 93 a7 24 	sts	0x24A7, r28
    2b2e:	d0 93 a8 24 	sts	0x24A8, r29
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
    2b32:	20 89       	ldd	r18, Z+16	; 0x10
    2b34:	31 89       	ldd	r19, Z+17	; 0x11
    2b36:	80 91 a5 24 	lds	r24, 0x24A5
    2b3a:	90 91 a6 24 	lds	r25, 0x24A6
    2b3e:	28 17       	cp	r18, r24
    2b40:	39 07       	cpc	r19, r25
    2b42:	08 f4       	brcc	.+2      	; 0x2b46 <udi_hid_setup+0x82>
    2b44:	c9 01       	movw	r24, r18
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
		udd_g_ctrlreq.payload_size =
    2b46:	80 93 a9 24 	sts	0x24A9, r24
    2b4a:	90 93 aa 24 	sts	0x24AA, r25
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
    2b4e:	81 e0       	ldi	r24, 0x01	; 1
    2b50:	4c c0       	rjmp	.+152    	; 0x2bea <udi_hid_setup+0x126>
	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
		return false;
    2b52:	80 e0       	ldi	r24, 0x00	; 0
    2b54:	4a c0       	rjmp	.+148    	; 0x2bea <udi_hid_setup+0x126>
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
	}
	return false;
    2b56:	80 e0       	ldi	r24, 0x00	; 0
		if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
			// Requests Standard Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {

			case USB_REQ_GET_DESCRIPTOR:
				return udi_hid_reqstdifaceget_descriptor(report_desc);
    2b58:	48 c0       	rjmp	.+144    	; 0x2bea <udi_hid_setup+0x126>
			}
		}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    2b5a:	40 32       	cpi	r20, 0x20	; 32
    2b5c:	e9 f5       	brne	.+122    	; 0x2bd8 <udi_hid_setup+0x114>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    2b5e:	20 91 a0 24 	lds	r18, 0x24A0
    2b62:	22 30       	cpi	r18, 0x02	; 2
    2b64:	19 f0       	breq	.+6      	; 0x2b6c <udi_hid_setup+0xa8>
    2b66:	23 30       	cpi	r18, 0x03	; 3
    2b68:	61 f0       	breq	.+24     	; 0x2b82 <udi_hid_setup+0xbe>
    2b6a:	38 c0       	rjmp	.+112    	; 0x2bdc <udi_hid_setup+0x118>
			case USB_REQ_HID_GET_REPORT:
				// TODO
				break;

			case USB_REQ_HID_GET_IDLE:
				udd_g_ctrlreq.payload = rate;
    2b6c:	80 93 a7 24 	sts	0x24A7, r24
    2b70:	90 93 a8 24 	sts	0x24A8, r25
				udd_g_ctrlreq.payload_size = 1;
    2b74:	81 e0       	ldi	r24, 0x01	; 1
    2b76:	90 e0       	ldi	r25, 0x00	; 0
    2b78:	80 93 a9 24 	sts	0x24A9, r24
    2b7c:	90 93 aa 24 	sts	0x24AA, r25
				return true;
    2b80:	34 c0       	rjmp	.+104    	; 0x2bea <udi_hid_setup+0x126>

			case USB_REQ_HID_GET_PROTOCOL:
				udd_g_ctrlreq.payload = protocol;
    2b82:	60 93 a7 24 	sts	0x24A7, r22
    2b86:	70 93 a8 24 	sts	0x24A8, r23
				udd_g_ctrlreq.payload_size = 1;
    2b8a:	81 e0       	ldi	r24, 0x01	; 1
    2b8c:	90 e0       	ldi	r25, 0x00	; 0
    2b8e:	80 93 a9 24 	sts	0x24A9, r24
    2b92:	90 93 aa 24 	sts	0x24AA, r25
				return true;
    2b96:	29 c0       	rjmp	.+82     	; 0x2bea <udi_hid_setup+0x126>
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    2b98:	40 76       	andi	r20, 0x60	; 96
    2b9a:	40 32       	cpi	r20, 0x20	; 32
    2b9c:	09 f5       	brne	.+66     	; 0x2be0 <udi_hid_setup+0x11c>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
    2b9e:	40 91 a0 24 	lds	r20, 0x24A0
    2ba2:	4a 30       	cpi	r20, 0x0A	; 10
    2ba4:	39 f0       	breq	.+14     	; 0x2bb4 <udi_hid_setup+0xf0>
    2ba6:	4b 30       	cpi	r20, 0x0B	; 11
    2ba8:	59 f0       	breq	.+22     	; 0x2bc0 <udi_hid_setup+0xfc>
    2baa:	49 30       	cpi	r20, 0x09	; 9
    2bac:	d9 f4       	brne	.+54     	; 0x2be4 <udi_hid_setup+0x120>

			case USB_REQ_HID_SET_REPORT:
				return set_report();
    2bae:	f9 01       	movw	r30, r18
    2bb0:	09 95       	icall
    2bb2:	1b c0       	rjmp	.+54     	; 0x2bea <udi_hid_setup+0x126>

			case USB_REQ_HID_SET_IDLE:
				*rate = udd_g_ctrlreq.req.wValue >> 8;
    2bb4:	20 91 a2 24 	lds	r18, 0x24A2
    2bb8:	fc 01       	movw	r30, r24
    2bba:	20 83       	st	Z, r18
				return true;
    2bbc:	81 e0       	ldi	r24, 0x01	; 1
    2bbe:	15 c0       	rjmp	.+42     	; 0x2bea <udi_hid_setup+0x126>

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
    2bc0:	80 91 a5 24 	lds	r24, 0x24A5
    2bc4:	90 91 a6 24 	lds	r25, 0x24A6
    2bc8:	89 2b       	or	r24, r25
    2bca:	71 f4       	brne	.+28     	; 0x2be8 <udi_hid_setup+0x124>
					return false;
				*protocol = udd_g_ctrlreq.req.wValue;
    2bcc:	80 91 a1 24 	lds	r24, 0x24A1
    2bd0:	fb 01       	movw	r30, r22
    2bd2:	80 83       	st	Z, r24
				return true;
    2bd4:	81 e0       	ldi	r24, 0x01	; 1
    2bd6:	09 c0       	rjmp	.+18     	; 0x2bea <udi_hid_setup+0x126>
			}
		}
	}
	return false;	// Request not supported
    2bd8:	80 e0       	ldi	r24, 0x00	; 0
    2bda:	07 c0       	rjmp	.+14     	; 0x2bea <udi_hid_setup+0x126>
    2bdc:	80 e0       	ldi	r24, 0x00	; 0
    2bde:	05 c0       	rjmp	.+10     	; 0x2bea <udi_hid_setup+0x126>
    2be0:	80 e0       	ldi	r24, 0x00	; 0
    2be2:	03 c0       	rjmp	.+6      	; 0x2bea <udi_hid_setup+0x126>
    2be4:	80 e0       	ldi	r24, 0x00	; 0
    2be6:	01 c0       	rjmp	.+2      	; 0x2bea <udi_hid_setup+0x126>
				*rate = udd_g_ctrlreq.req.wValue >> 8;
				return true;

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
					return false;
    2be8:	80 e0       	ldi	r24, 0x00	; 0
				return true;
			}
		}
	}
	return false;	// Request not supported
}
    2bea:	df 91       	pop	r29
    2bec:	cf 91       	pop	r28
    2bee:	08 95       	ret

00002bf0 <udc_next_desc_in_iface>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
    2bf0:	e0 91 a1 21 	lds	r30, 0x21A1
    2bf4:	f0 91 a2 21 	lds	r31, 0x21A2
    2bf8:	01 90       	ld	r0, Z+
    2bfa:	f0 81       	ld	r31, Z
    2bfc:	e0 2d       	mov	r30, r0
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
    2bfe:	22 81       	ldd	r18, Z+2	; 0x02
    2c00:	33 81       	ldd	r19, Z+3	; 0x03
    2c02:	2e 0f       	add	r18, r30
    2c04:	3f 1f       	adc	r19, r31
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    2c06:	fc 01       	movw	r30, r24
    2c08:	40 81       	ld	r20, Z
    2c0a:	e4 0f       	add	r30, r20
    2c0c:	f1 1d       	adc	r31, r1
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
    2c0e:	e2 17       	cp	r30, r18
    2c10:	f3 07       	cpc	r31, r19
    2c12:	a0 f4       	brcc	.+40     	; 0x2c3c <udc_next_desc_in_iface+0x4c>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
    2c14:	81 81       	ldd	r24, Z+1	; 0x01
    2c16:	84 30       	cpi	r24, 0x04	; 4
    2c18:	a1 f0       	breq	.+40     	; 0x2c42 <udc_next_desc_in_iface+0x52>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
    2c1a:	86 13       	cpse	r24, r22
    2c1c:	06 c0       	rjmp	.+12     	; 0x2c2a <udc_next_desc_in_iface+0x3a>
    2c1e:	14 c0       	rjmp	.+40     	; 0x2c48 <udc_next_desc_in_iface+0x58>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
    2c20:	81 81       	ldd	r24, Z+1	; 0x01
    2c22:	84 30       	cpi	r24, 0x04	; 4
    2c24:	a1 f0       	breq	.+40     	; 0x2c4e <udc_next_desc_in_iface+0x5e>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
    2c26:	86 17       	cp	r24, r22
    2c28:	a9 f0       	breq	.+42     	; 0x2c54 <udc_next_desc_in_iface+0x64>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    2c2a:	80 81       	ld	r24, Z
    2c2c:	e8 0f       	add	r30, r24
    2c2e:	f1 1d       	adc	r31, r1
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
    2c30:	e2 17       	cp	r30, r18
    2c32:	f3 07       	cpc	r31, r19
    2c34:	a8 f3       	brcs	.-22     	; 0x2c20 <udc_next_desc_in_iface+0x30>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
    2c36:	80 e0       	ldi	r24, 0x00	; 0
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	08 95       	ret
    2c3c:	80 e0       	ldi	r24, 0x00	; 0
    2c3e:	90 e0       	ldi	r25, 0x00	; 0
    2c40:	08 95       	ret
    2c42:	80 e0       	ldi	r24, 0x00	; 0
    2c44:	90 e0       	ldi	r25, 0x00	; 0
    2c46:	08 95       	ret
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    2c48:	8e 2f       	mov	r24, r30
    2c4a:	9f 2f       	mov	r25, r31
    2c4c:	08 95       	ret
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
    2c4e:	80 e0       	ldi	r24, 0x00	; 0
    2c50:	90 e0       	ldi	r25, 0x00	; 0
    2c52:	08 95       	ret
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    2c54:	8e 2f       	mov	r24, r30
    2c56:	9f 2f       	mov	r25, r31
				desc->bLength);
	}
	return NULL; // No specific descriptor found
}
    2c58:	08 95       	ret

00002c5a <udc_valid_address>:
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
    2c5a:	80 91 a1 24 	lds	r24, 0x24A1
    2c5e:	8f 77       	andi	r24, 0x7F	; 127
    2c60:	d8 c7       	rjmp	.+4016   	; 0x3c12 <udd_set_address>
    2c62:	08 95       	ret

00002c64 <udc_update_iface_desc>:
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
    2c64:	90 91 a3 21 	lds	r25, 0x21A3
    2c68:	99 23       	and	r25, r25
    2c6a:	81 f1       	breq	.+96     	; 0x2ccc <udc_update_iface_desc+0x68>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    2c6c:	e0 91 a1 21 	lds	r30, 0x21A1
    2c70:	f0 91 a2 21 	lds	r31, 0x21A2
    2c74:	01 90       	ld	r0, Z+
    2c76:	f0 81       	ld	r31, Z
    2c78:	e0 2d       	mov	r30, r0
    2c7a:	94 81       	ldd	r25, Z+4	; 0x04
    2c7c:	89 17       	cp	r24, r25
    2c7e:	40 f5       	brcc	.+80     	; 0x2cd0 <udc_update_iface_desc+0x6c>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
    2c80:	e0 93 9f 21 	sts	0x219F, r30
    2c84:	f0 93 a0 21 	sts	0x21A0, r31
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
    2c88:	22 81       	ldd	r18, Z+2	; 0x02
    2c8a:	33 81       	ldd	r19, Z+3	; 0x03
    2c8c:	2e 0f       	add	r18, r30
    2c8e:	3f 1f       	adc	r19, r31
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
    2c90:	e2 17       	cp	r30, r18
    2c92:	f3 07       	cpc	r31, r19
    2c94:	f8 f4       	brcc	.+62     	; 0x2cd4 <udc_update_iface_desc+0x70>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
    2c96:	91 81       	ldd	r25, Z+1	; 0x01
    2c98:	94 30       	cpi	r25, 0x04	; 4
    2c9a:	61 f4       	brne	.+24     	; 0x2cb4 <udc_update_iface_desc+0x50>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
    2c9c:	92 81       	ldd	r25, Z+2	; 0x02
    2c9e:	98 13       	cpse	r25, r24
    2ca0:	09 c0       	rjmp	.+18     	; 0x2cb4 <udc_update_iface_desc+0x50>
    2ca2:	93 81       	ldd	r25, Z+3	; 0x03
    2ca4:	96 13       	cpse	r25, r22
    2ca6:	06 c0       	rjmp	.+12     	; 0x2cb4 <udc_update_iface_desc+0x50>
    2ca8:	e0 93 9f 21 	sts	0x219F, r30
    2cac:	f0 93 a0 21 	sts	0x21A0, r31
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
    2cb0:	81 e0       	ldi	r24, 0x01	; 1
    2cb2:	08 95       	ret
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
    2cb4:	90 81       	ld	r25, Z
    2cb6:	e9 0f       	add	r30, r25
    2cb8:	f1 1d       	adc	r31, r1
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
    2cba:	e2 17       	cp	r30, r18
    2cbc:	f3 07       	cpc	r31, r19
    2cbe:	58 f3       	brcs	.-42     	; 0x2c96 <udc_update_iface_desc+0x32>
    2cc0:	e0 93 9f 21 	sts	0x219F, r30
    2cc4:	f0 93 a0 21 	sts	0x21A0, r31
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
    2cc8:	80 e0       	ldi	r24, 0x00	; 0
    2cca:	08 95       	ret
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
		return false;
    2ccc:	80 e0       	ldi	r24, 0x00	; 0
    2cce:	08 95       	ret
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
    2cd0:	80 e0       	ldi	r24, 0x00	; 0
    2cd2:	08 95       	ret
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
    2cd4:	80 e0       	ldi	r24, 0x00	; 0
}
    2cd6:	08 95       	ret

00002cd8 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
    2cd8:	ff 92       	push	r15
    2cda:	0f 93       	push	r16
    2cdc:	1f 93       	push	r17
    2cde:	cf 93       	push	r28
    2ce0:	df 93       	push	r29
    2ce2:	c8 2f       	mov	r28, r24
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    2ce4:	60 e0       	ldi	r22, 0x00	; 0
    2ce6:	be df       	rcall	.-132    	; 0x2c64 <udc_update_iface_desc>
    2ce8:	f8 2e       	mov	r15, r24
    2cea:	88 23       	and	r24, r24
    2cec:	81 f1       	breq	.+96     	; 0x2d4e <udc_iface_disable+0x76>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    2cee:	a0 91 a1 21 	lds	r26, 0x21A1
    2cf2:	b0 91 a2 21 	lds	r27, 0x21A2
    2cf6:	ec 2f       	mov	r30, r28
    2cf8:	f0 e0       	ldi	r31, 0x00	; 0
    2cfa:	ee 0f       	add	r30, r30
    2cfc:	ff 1f       	adc	r31, r31
    2cfe:	12 96       	adiw	r26, 0x02	; 2
    2d00:	2d 91       	ld	r18, X+
    2d02:	3c 91       	ld	r19, X
    2d04:	13 97       	sbiw	r26, 0x03	; 3
    2d06:	e2 0f       	add	r30, r18
    2d08:	f3 1f       	adc	r31, r19
    2d0a:	00 81       	ld	r16, Z
    2d0c:	11 81       	ldd	r17, Z+1	; 0x01

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    2d0e:	d8 01       	movw	r26, r16
    2d10:	16 96       	adiw	r26, 0x06	; 6
    2d12:	ed 91       	ld	r30, X+
    2d14:	fc 91       	ld	r31, X
    2d16:	17 97       	sbiw	r26, 0x07	; 7
    2d18:	09 95       	icall
    2d1a:	68 2f       	mov	r22, r24
    2d1c:	8c 2f       	mov	r24, r28
    2d1e:	a2 df       	rcall	.-188    	; 0x2c64 <udc_update_iface_desc>
    2d20:	f8 2e       	mov	r15, r24
    2d22:	88 23       	and	r24, r24
    2d24:	a1 f0       	breq	.+40     	; 0x2d4e <udc_iface_disable+0x76>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
    2d26:	c0 91 9f 21 	lds	r28, 0x219F
    2d2a:	d0 91 a0 21 	lds	r29, 0x21A0
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    2d2e:	65 e0       	ldi	r22, 0x05	; 5
    2d30:	ce 01       	movw	r24, r28
    2d32:	5e df       	rcall	.-324    	; 0x2bf0 <udc_next_desc_in_iface>
    2d34:	ec 01       	movw	r28, r24
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
    2d36:	00 97       	sbiw	r24, 0x00	; 0
    2d38:	21 f0       	breq	.+8      	; 0x2d42 <udc_iface_disable+0x6a>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
    2d3a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d3c:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <udd_ep_free>
		}
    2d40:	f6 cf       	rjmp	.-20     	; 0x2d2e <udc_iface_disable+0x56>
	}
#endif

	// Disable interface
	udi_api->disable();
    2d42:	d8 01       	movw	r26, r16
    2d44:	12 96       	adiw	r26, 0x02	; 2
    2d46:	ed 91       	ld	r30, X+
    2d48:	fc 91       	ld	r31, X
    2d4a:	13 97       	sbiw	r26, 0x03	; 3
    2d4c:	09 95       	icall
	return true;
}
    2d4e:	8f 2d       	mov	r24, r15
    2d50:	df 91       	pop	r29
    2d52:	cf 91       	pop	r28
    2d54:	1f 91       	pop	r17
    2d56:	0f 91       	pop	r16
    2d58:	ff 90       	pop	r15
    2d5a:	08 95       	ret

00002d5c <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
    2d5c:	1f 93       	push	r17
    2d5e:	cf 93       	push	r28
    2d60:	df 93       	push	r29
    2d62:	18 2f       	mov	r17, r24
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
    2d64:	7f df       	rcall	.-258    	; 0x2c64 <udc_update_iface_desc>
    2d66:	88 23       	and	r24, r24
    2d68:	39 f1       	breq	.+78     	; 0x2db8 <udc_iface_enable+0x5c>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
    2d6a:	c0 91 9f 21 	lds	r28, 0x219F
    2d6e:	d0 91 a0 21 	lds	r29, 0x21A0
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    2d72:	65 e0       	ldi	r22, 0x05	; 5
    2d74:	ce 01       	movw	r24, r28
    2d76:	3c df       	rcall	.-392    	; 0x2bf0 <udc_next_desc_in_iface>
    2d78:	ec 01       	movw	r28, r24
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
    2d7a:	00 97       	sbiw	r24, 0x00	; 0
    2d7c:	41 f0       	breq	.+16     	; 0x2d8e <udc_iface_enable+0x32>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
    2d7e:	4c 81       	ldd	r20, Y+4	; 0x04
    2d80:	5d 81       	ldd	r21, Y+5	; 0x05
    2d82:	6b 81       	ldd	r22, Y+3	; 0x03
    2d84:	8a 81       	ldd	r24, Y+2	; 0x02
    2d86:	54 d7       	rcall	.+3752   	; 0x3c30 <udd_ep_alloc>
    2d88:	81 11       	cpse	r24, r1
    2d8a:	f3 cf       	rjmp	.-26     	; 0x2d72 <udc_iface_enable+0x16>
    2d8c:	15 c0       	rjmp	.+42     	; 0x2db8 <udc_iface_enable+0x5c>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
    2d8e:	a0 91 a1 21 	lds	r26, 0x21A1
    2d92:	b0 91 a2 21 	lds	r27, 0x21A2
    2d96:	81 2f       	mov	r24, r17
    2d98:	90 e0       	ldi	r25, 0x00	; 0
    2d9a:	88 0f       	add	r24, r24
    2d9c:	99 1f       	adc	r25, r25
    2d9e:	12 96       	adiw	r26, 0x02	; 2
    2da0:	ed 91       	ld	r30, X+
    2da2:	fc 91       	ld	r31, X
    2da4:	13 97       	sbiw	r26, 0x03	; 3
    2da6:	e8 0f       	add	r30, r24
    2da8:	f9 1f       	adc	r31, r25
    2daa:	01 90       	ld	r0, Z+
    2dac:	f0 81       	ld	r31, Z
    2dae:	e0 2d       	mov	r30, r0
    2db0:	01 90       	ld	r0, Z+
    2db2:	f0 81       	ld	r31, Z
    2db4:	e0 2d       	mov	r30, r0
    2db6:	09 95       	icall
}
    2db8:	df 91       	pop	r29
    2dba:	cf 91       	pop	r28
    2dbc:	1f 91       	pop	r17
    2dbe:	08 95       	ret

00002dc0 <udc_get_interface_desc>:
//! @}

usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
	return udc_ptr_iface;
}
    2dc0:	80 91 9f 21 	lds	r24, 0x219F
    2dc4:	90 91 a0 21 	lds	r25, 0x21A0
    2dc8:	08 95       	ret

00002dca <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
	udd_enable();
    2dca:	b1 c6       	rjmp	.+3426   	; 0x3b2e <udd_enable>
    2dcc:	08 95       	ret

00002dce <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
    2dce:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    2dd0:	80 91 a3 21 	lds	r24, 0x21A3
    2dd4:	88 23       	and	r24, r24
    2dd6:	c1 f0       	breq	.+48     	; 0x2e08 <udc_reset+0x3a>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2dd8:	e0 91 a1 21 	lds	r30, 0x21A1
    2ddc:	f0 91 a2 21 	lds	r31, 0x21A2
    2de0:	01 90       	ld	r0, Z+
    2de2:	f0 81       	ld	r31, Z
    2de4:	e0 2d       	mov	r30, r0
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    2de6:	84 81       	ldd	r24, Z+4	; 0x04
    2de8:	88 23       	and	r24, r24
    2dea:	71 f0       	breq	.+28     	; 0x2e08 <udc_reset+0x3a>
    2dec:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
    2dee:	8c 2f       	mov	r24, r28
    2df0:	73 df       	rcall	.-282    	; 0x2cd8 <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    2df2:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2df4:	e0 91 a1 21 	lds	r30, 0x21A1
    2df8:	f0 91 a2 21 	lds	r31, 0x21A2
    2dfc:	01 90       	ld	r0, Z+
    2dfe:	f0 81       	ld	r31, Z
    2e00:	e0 2d       	mov	r30, r0
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    2e02:	84 81       	ldd	r24, Z+4	; 0x04
    2e04:	c8 17       	cp	r28, r24
    2e06:	98 f3       	brcs	.-26     	; 0x2dee <udc_reset+0x20>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
    2e08:	10 92 a3 21 	sts	0x21A3, r1
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
    2e0c:	10 92 a4 21 	sts	0x21A4, r1
    2e10:	10 92 a5 21 	sts	0x21A5, r1
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
    2e14:	cf 91       	pop	r28
    2e16:	08 95       	ret

00002e18 <udc_stop>:

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
    2e18:	4d d6       	rcall	.+3226   	; 0x3ab4 <udd_disable>
	udc_reset();
    2e1a:	d9 cf       	rjmp	.-78     	; 0x2dce <udc_reset>
    2e1c:	08 95       	ret

00002e1e <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    2e1e:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    2e20:	80 91 a3 21 	lds	r24, 0x21A3
    2e24:	88 23       	and	r24, r24
    2e26:	41 f1       	breq	.+80     	; 0x2e78 <udc_sof_notify+0x5a>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2e28:	e0 91 a1 21 	lds	r30, 0x21A1
    2e2c:	f0 91 a2 21 	lds	r31, 0x21A2
    2e30:	a0 81       	ld	r26, Z
    2e32:	b1 81       	ldd	r27, Z+1	; 0x01
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    2e34:	14 96       	adiw	r26, 0x04	; 4
    2e36:	8c 91       	ld	r24, X
    2e38:	88 23       	and	r24, r24
    2e3a:	f1 f0       	breq	.+60     	; 0x2e78 <udc_sof_notify+0x5a>
    2e3c:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    2e3e:	8c 2f       	mov	r24, r28
    2e40:	90 e0       	ldi	r25, 0x00	; 0
    2e42:	88 0f       	add	r24, r24
    2e44:	99 1f       	adc	r25, r25
    2e46:	02 80       	ldd	r0, Z+2	; 0x02
    2e48:	f3 81       	ldd	r31, Z+3	; 0x03
    2e4a:	e0 2d       	mov	r30, r0
    2e4c:	e8 0f       	add	r30, r24
    2e4e:	f9 1f       	adc	r31, r25
    2e50:	01 90       	ld	r0, Z+
    2e52:	f0 81       	ld	r31, Z
    2e54:	e0 2d       	mov	r30, r0
    2e56:	00 84       	ldd	r0, Z+8	; 0x08
    2e58:	f1 85       	ldd	r31, Z+9	; 0x09
    2e5a:	e0 2d       	mov	r30, r0
    2e5c:	30 97       	sbiw	r30, 0x00	; 0
    2e5e:	09 f0       	breq	.+2      	; 0x2e62 <udc_sof_notify+0x44>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    2e60:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    2e62:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2e64:	e0 91 a1 21 	lds	r30, 0x21A1
    2e68:	f0 91 a2 21 	lds	r31, 0x21A2
    2e6c:	a0 81       	ld	r26, Z
    2e6e:	b1 81       	ldd	r27, Z+1	; 0x01
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    2e70:	14 96       	adiw	r26, 0x04	; 4
    2e72:	8c 91       	ld	r24, X
    2e74:	c8 17       	cp	r28, r24
    2e76:	18 f3       	brcs	.-58     	; 0x2e3e <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    2e78:	cf 91       	pop	r28
    2e7a:	08 95       	ret

00002e7c <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    2e7c:	ef 92       	push	r14
    2e7e:	ff 92       	push	r15
    2e80:	0f 93       	push	r16
    2e82:	1f 93       	push	r17
    2e84:	cf 93       	push	r28
    2e86:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    2e88:	10 92 a9 24 	sts	0x24A9, r1
    2e8c:	10 92 aa 24 	sts	0x24AA, r1
	udd_g_ctrlreq.callback = NULL;
    2e90:	10 92 ab 24 	sts	0x24AB, r1
    2e94:	10 92 ac 24 	sts	0x24AC, r1
	udd_g_ctrlreq.over_under_run = NULL;
    2e98:	10 92 ad 24 	sts	0x24AD, r1
    2e9c:	10 92 ae 24 	sts	0x24AE, r1

	if (Udd_setup_is_in()) {
    2ea0:	20 91 9f 24 	lds	r18, 0x249F
    2ea4:	22 23       	and	r18, r18
    2ea6:	0c f0       	brlt	.+2      	; 0x2eaa <udc_process_setup+0x2e>
    2ea8:	86 c2       	rjmp	.+1292   	; 0x33b6 <__stack+0x3b7>
		if (udd_g_ctrlreq.req.wLength == 0) {
    2eaa:	80 91 a5 24 	lds	r24, 0x24A5
    2eae:	90 91 a6 24 	lds	r25, 0x24A6
    2eb2:	00 97       	sbiw	r24, 0x00	; 0
    2eb4:	09 f0       	breq	.+2      	; 0x2eb8 <udc_process_setup+0x3c>
    2eb6:	84 c2       	rjmp	.+1288   	; 0x33c0 <__stack+0x3c1>
    2eb8:	7a c2       	rjmp	.+1268   	; 0x33ae <__stack+0x3af>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    2eba:	2f 71       	andi	r18, 0x1F	; 31
    2ebc:	09 f0       	breq	.+2      	; 0x2ec0 <udc_process_setup+0x44>
    2ebe:	ac c0       	rjmp	.+344    	; 0x3018 <__stack+0x19>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    2ec0:	30 91 a0 24 	lds	r19, 0x24A0
    2ec4:	36 30       	cpi	r19, 0x06	; 6
    2ec6:	81 f0       	breq	.+32     	; 0x2ee8 <udc_process_setup+0x6c>
    2ec8:	38 30       	cpi	r19, 0x08	; 8
    2eca:	09 f4       	brne	.+2      	; 0x2ece <udc_process_setup+0x52>
    2ecc:	9a c0       	rjmp	.+308    	; 0x3002 <__stack+0x3>
    2ece:	31 11       	cpse	r19, r1
    2ed0:	a3 c0       	rjmp	.+326    	; 0x3018 <__stack+0x19>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    2ed2:	02 97       	sbiw	r24, 0x02	; 2
    2ed4:	39 f4       	brne	.+14     	; 0x2ee4 <udc_process_setup+0x68>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    2ed6:	62 e0       	ldi	r22, 0x02	; 2
    2ed8:	70 e0       	ldi	r23, 0x00	; 0
    2eda:	84 ea       	ldi	r24, 0xA4	; 164
    2edc:	91 e2       	ldi	r25, 0x21	; 33
    2ede:	9f d6       	rcall	.+3390   	; 0x3c1e <udd_set_setup_payload>
			sizeof(udc_device_status));
	return true;
    2ee0:	01 e0       	ldi	r16, 0x01	; 1
    2ee2:	e8 c1       	rjmp	.+976    	; 0x32b4 <__stack+0x2b5>
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
		return false;
    2ee4:	00 e0       	ldi	r16, 0x00	; 0
    2ee6:	e6 c1       	rjmp	.+972    	; 0x32b4 <__stack+0x2b5>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    2ee8:	20 91 a1 24 	lds	r18, 0x24A1
    2eec:	30 91 a2 24 	lds	r19, 0x24A2

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    2ef0:	83 2f       	mov	r24, r19
    2ef2:	99 27       	eor	r25, r25
    2ef4:	82 30       	cpi	r24, 0x02	; 2
    2ef6:	91 05       	cpc	r25, r1
    2ef8:	99 f0       	breq	.+38     	; 0x2f20 <udc_process_setup+0xa4>
    2efa:	1c f4       	brge	.+6      	; 0x2f02 <udc_process_setup+0x86>
    2efc:	01 97       	sbiw	r24, 0x01	; 1
    2efe:	39 f0       	breq	.+14     	; 0x2f0e <udc_process_setup+0x92>
    2f00:	76 c0       	rjmp	.+236    	; 0x2fee <udc_process_setup+0x172>
    2f02:	83 30       	cpi	r24, 0x03	; 3
    2f04:	91 05       	cpc	r25, r1
    2f06:	d9 f1       	breq	.+118    	; 0x2f7e <udc_process_setup+0x102>
    2f08:	0f 97       	sbiw	r24, 0x0f	; 15
    2f0a:	59 f1       	breq	.+86     	; 0x2f62 <udc_process_setup+0xe6>
    2f0c:	70 c0       	rjmp	.+224    	; 0x2fee <udc_process_setup+0x172>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    2f0e:	80 91 45 20 	lds	r24, 0x2045
    2f12:	90 91 46 20 	lds	r25, 0x2046
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    2f16:	dc 01       	movw	r26, r24
    2f18:	6c 91       	ld	r22, X
    2f1a:	70 e0       	ldi	r23, 0x00	; 0
    2f1c:	80 d6       	rcall	.+3328   	; 0x3c1e <udd_set_setup_payload>
    2f1e:	56 c0       	rjmp	.+172    	; 0x2fcc <udc_process_setup+0x150>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    2f20:	e0 91 45 20 	lds	r30, 0x2045
    2f24:	f0 91 46 20 	lds	r31, 0x2046
    2f28:	81 89       	ldd	r24, Z+17	; 0x11
    2f2a:	28 17       	cp	r18, r24
    2f2c:	08 f0       	brcs	.+2      	; 0x2f30 <udc_process_setup+0xb4>
    2f2e:	61 c0       	rjmp	.+194    	; 0x2ff2 <udc_process_setup+0x176>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    2f30:	c9 01       	movw	r24, r18
    2f32:	99 27       	eor	r25, r25
    2f34:	88 0f       	add	r24, r24
    2f36:	99 1f       	adc	r25, r25
    2f38:	88 0f       	add	r24, r24
    2f3a:	99 1f       	adc	r25, r25
    2f3c:	e0 91 47 20 	lds	r30, 0x2047
    2f40:	f0 91 48 20 	lds	r31, 0x2048
    2f44:	e8 0f       	add	r30, r24
    2f46:	f9 1f       	adc	r31, r25
    2f48:	80 81       	ld	r24, Z
    2f4a:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    2f4c:	fc 01       	movw	r30, r24
    2f4e:	62 81       	ldd	r22, Z+2	; 0x02
    2f50:	73 81       	ldd	r23, Z+3	; 0x03
    2f52:	65 d6       	rcall	.+3274   	; 0x3c1e <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    2f54:	e0 91 a7 24 	lds	r30, 0x24A7
    2f58:	f0 91 a8 24 	lds	r31, 0x24A8
    2f5c:	82 e0       	ldi	r24, 0x02	; 2
    2f5e:	81 83       	std	Z+1, r24	; 0x01
    2f60:	35 c0       	rjmp	.+106    	; 0x2fcc <udc_process_setup+0x150>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    2f62:	80 91 49 20 	lds	r24, 0x2049
    2f66:	90 91 4a 20 	lds	r25, 0x204A
    2f6a:	00 97       	sbiw	r24, 0x00	; 0
    2f6c:	09 f4       	brne	.+2      	; 0x2f70 <udc_process_setup+0xf4>
    2f6e:	43 c0       	rjmp	.+134    	; 0x2ff6 <udc_process_setup+0x17a>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    2f70:	dc 01       	movw	r26, r24
    2f72:	12 96       	adiw	r26, 0x02	; 2
    2f74:	6d 91       	ld	r22, X+
    2f76:	7c 91       	ld	r23, X
    2f78:	13 97       	sbiw	r26, 0x03	; 3
    2f7a:	51 d6       	rcall	.+3234   	; 0x3c1e <udd_set_setup_payload>
    2f7c:	27 c0       	rjmp	.+78     	; 0x2fcc <udc_process_setup+0x150>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    2f7e:	33 27       	eor	r19, r19
    2f80:	21 30       	cpi	r18, 0x01	; 1
    2f82:	31 05       	cpc	r19, r1
    2f84:	59 f0       	breq	.+22     	; 0x2f9c <udc_process_setup+0x120>
    2f86:	20 f0       	brcs	.+8      	; 0x2f90 <udc_process_setup+0x114>
    2f88:	22 30       	cpi	r18, 0x02	; 2
    2f8a:	31 05       	cpc	r19, r1
    2f8c:	51 f0       	breq	.+20     	; 0x2fa2 <udc_process_setup+0x126>
    2f8e:	35 c0       	rjmp	.+106    	; 0x2ffa <udc_process_setup+0x17e>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    2f90:	64 e0       	ldi	r22, 0x04	; 4
    2f92:	70 e0       	ldi	r23, 0x00	; 0
    2f94:	8a eb       	ldi	r24, 0xBA	; 186
    2f96:	90 e2       	ldi	r25, 0x20	; 32
    2f98:	42 d6       	rcall	.+3204   	; 0x3c1e <udd_set_setup_payload>
    2f9a:	18 c0       	rjmp	.+48     	; 0x2fcc <udc_process_setup+0x150>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    2f9c:	af ea       	ldi	r26, 0xAF	; 175
    2f9e:	b0 e2       	ldi	r27, 0x20	; 32
    2fa0:	02 c0       	rjmp	.+4      	; 0x2fa6 <udc_process_setup+0x12a>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    2fa2:	a4 ea       	ldi	r26, 0xA4	; 164
    2fa4:	b0 e2       	ldi	r27, 0x20	; 32
    2fa6:	e0 e9       	ldi	r30, 0x90	; 144
    2fa8:	f0 e2       	ldi	r31, 0x20	; 32
    2faa:	24 ea       	ldi	r18, 0xA4	; 164
    2fac:	30 e2       	ldi	r19, 0x20	; 32
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    2fae:	8d 91       	ld	r24, X+
    2fb0:	90 e0       	ldi	r25, 0x00	; 0
    2fb2:	81 93       	st	Z+, r24
    2fb4:	91 93       	st	Z+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    2fb6:	e2 17       	cp	r30, r18
    2fb8:	f3 07       	cpc	r31, r19
    2fba:	c9 f7       	brne	.-14     	; 0x2fae <udc_process_setup+0x132>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    2fbc:	86 e1       	ldi	r24, 0x16	; 22
    2fbe:	80 93 8e 20 	sts	0x208E, r24
		udd_set_setup_payload(
    2fc2:	66 e1       	ldi	r22, 0x16	; 22
    2fc4:	70 e0       	ldi	r23, 0x00	; 0
    2fc6:	8e e8       	ldi	r24, 0x8E	; 142
    2fc8:	90 e2       	ldi	r25, 0x20	; 32
    2fca:	29 d6       	rcall	.+3154   	; 0x3c1e <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    2fcc:	80 91 a5 24 	lds	r24, 0x24A5
    2fd0:	90 91 a6 24 	lds	r25, 0x24A6
    2fd4:	20 91 a9 24 	lds	r18, 0x24A9
    2fd8:	30 91 aa 24 	lds	r19, 0x24AA
    2fdc:	82 17       	cp	r24, r18
    2fde:	93 07       	cpc	r25, r19
    2fe0:	70 f4       	brcc	.+28     	; 0x2ffe <udc_process_setup+0x182>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    2fe2:	80 93 a9 24 	sts	0x24A9, r24
    2fe6:	90 93 aa 24 	sts	0x24AA, r25
	}
	return true;
    2fea:	01 e0       	ldi	r16, 0x01	; 1
    2fec:	63 c1       	rjmp	.+710    	; 0x32b4 <__stack+0x2b5>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    2fee:	00 e0       	ldi	r16, 0x00	; 0
    2ff0:	61 c1       	rjmp	.+706    	; 0x32b4 <__stack+0x2b5>
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
    2ff2:	00 e0       	ldi	r16, 0x00	; 0
    2ff4:	5f c1       	rjmp	.+702    	; 0x32b4 <__stack+0x2b5>
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
    2ff6:	00 e0       	ldi	r16, 0x00	; 0
    2ff8:	5d c1       	rjmp	.+698    	; 0x32b4 <__stack+0x2b5>
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
    2ffa:	00 e0       	ldi	r16, 0x00	; 0
    2ffc:	5b c1       	rjmp	.+694    	; 0x32b4 <__stack+0x2b5>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
    2ffe:	01 e0       	ldi	r16, 0x01	; 1
    3000:	59 c1       	rjmp	.+690    	; 0x32b4 <__stack+0x2b5>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    3002:	01 97       	sbiw	r24, 0x01	; 1
    3004:	39 f4       	brne	.+14     	; 0x3014 <__stack+0x15>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    3006:	61 e0       	ldi	r22, 0x01	; 1
    3008:	70 e0       	ldi	r23, 0x00	; 0
    300a:	83 ea       	ldi	r24, 0xA3	; 163
    300c:	91 e2       	ldi	r25, 0x21	; 33
    300e:	07 d6       	rcall	.+3086   	; 0x3c1e <udd_set_setup_payload>
	return true;
    3010:	01 e0       	ldi	r16, 0x01	; 1
    3012:	50 c1       	rjmp	.+672    	; 0x32b4 <__stack+0x2b5>
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
		return false;
    3014:	00 e0       	ldi	r16, 0x00	; 0
    3016:	4e c1       	rjmp	.+668    	; 0x32b4 <__stack+0x2b5>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    3018:	21 30       	cpi	r18, 0x01	; 1
    301a:	09 f0       	breq	.+2      	; 0x301e <__stack+0x1f>
    301c:	3f c0       	rjmp	.+126    	; 0x309c <__stack+0x9d>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    301e:	30 91 a0 24 	lds	r19, 0x24A0
    3022:	3a 30       	cpi	r19, 0x0A	; 10
    3024:	d9 f5       	brne	.+118    	; 0x309c <__stack+0x9d>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    3026:	01 97       	sbiw	r24, 0x01	; 1
    3028:	99 f5       	brne	.+102    	; 0x3090 <__stack+0x91>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    302a:	80 91 a3 21 	lds	r24, 0x21A3
    302e:	88 23       	and	r24, r24
    3030:	89 f1       	breq	.+98     	; 0x3094 <__stack+0x95>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    3032:	c0 91 a3 24 	lds	r28, 0x24A3
    3036:	d0 91 a4 24 	lds	r29, 0x24A4
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    303a:	e0 90 a1 21 	lds	r14, 0x21A1
    303e:	f0 90 a2 21 	lds	r15, 0x21A2
    3042:	d7 01       	movw	r26, r14
    3044:	ed 91       	ld	r30, X+
    3046:	fc 91       	ld	r31, X
    3048:	84 81       	ldd	r24, Z+4	; 0x04
    304a:	c8 17       	cp	r28, r24
    304c:	28 f5       	brcc	.+74     	; 0x3098 <__stack+0x99>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    304e:	60 e0       	ldi	r22, 0x00	; 0
    3050:	8c 2f       	mov	r24, r28
    3052:	08 de       	rcall	.-1008   	; 0x2c64 <udc_update_iface_desc>
    3054:	08 2f       	mov	r16, r24
    3056:	88 23       	and	r24, r24
    3058:	09 f4       	brne	.+2      	; 0x305c <__stack+0x5d>
    305a:	2c c1       	rjmp	.+600    	; 0x32b4 <__stack+0x2b5>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    305c:	ce 01       	movw	r24, r28
    305e:	99 27       	eor	r25, r25
    3060:	88 0f       	add	r24, r24
    3062:	99 1f       	adc	r25, r25
    3064:	d7 01       	movw	r26, r14
    3066:	12 96       	adiw	r26, 0x02	; 2
    3068:	ed 91       	ld	r30, X+
    306a:	fc 91       	ld	r31, X
    306c:	13 97       	sbiw	r26, 0x03	; 3
    306e:	e8 0f       	add	r30, r24
    3070:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    3072:	01 90       	ld	r0, Z+
    3074:	f0 81       	ld	r31, Z
    3076:	e0 2d       	mov	r30, r0
    3078:	06 80       	ldd	r0, Z+6	; 0x06
    307a:	f7 81       	ldd	r31, Z+7	; 0x07
    307c:	e0 2d       	mov	r30, r0
    307e:	09 95       	icall
    3080:	80 93 9e 21 	sts	0x219E, r24

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    3084:	61 e0       	ldi	r22, 0x01	; 1
    3086:	70 e0       	ldi	r23, 0x00	; 0
    3088:	8e e9       	ldi	r24, 0x9E	; 158
    308a:	91 e2       	ldi	r25, 0x21	; 33
    308c:	c8 d5       	rcall	.+2960   	; 0x3c1e <udd_set_setup_payload>
    308e:	12 c1       	rjmp	.+548    	; 0x32b4 <__stack+0x2b5>
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
		return false; // Error in request
    3090:	00 e0       	ldi	r16, 0x00	; 0
    3092:	10 c1       	rjmp	.+544    	; 0x32b4 <__stack+0x2b5>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
    3094:	00 e0       	ldi	r16, 0x00	; 0
    3096:	0e c1       	rjmp	.+540    	; 0x32b4 <__stack+0x2b5>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
    3098:	00 e0       	ldi	r16, 0x00	; 0
    309a:	0c c1       	rjmp	.+536    	; 0x32b4 <__stack+0x2b5>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    309c:	22 30       	cpi	r18, 0x02	; 2
    309e:	09 f0       	breq	.+2      	; 0x30a2 <__stack+0xa3>
    30a0:	0b c1       	rjmp	.+534    	; 0x32b8 <__stack+0x2b9>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    30a2:	20 91 a0 24 	lds	r18, 0x24A0
    30a6:	21 11       	cpse	r18, r1
    30a8:	00 c1       	rjmp	.+512    	; 0x32aa <__stack+0x2ab>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    30aa:	02 97       	sbiw	r24, 0x02	; 2
    30ac:	79 f4       	brne	.+30     	; 0x30cc <__stack+0xcd>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    30ae:	80 91 a3 24 	lds	r24, 0x24A3
    30b2:	1f d6       	rcall	.+3134   	; 0x3cf2 <udd_ep_is_halted>
    30b4:	90 e0       	ldi	r25, 0x00	; 0
    30b6:	80 93 9c 21 	sts	0x219C, r24
    30ba:	90 93 9d 21 	sts	0x219D, r25
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    30be:	62 e0       	ldi	r22, 0x02	; 2
    30c0:	70 e0       	ldi	r23, 0x00	; 0
    30c2:	8c e9       	ldi	r24, 0x9C	; 156
    30c4:	91 e2       	ldi	r25, 0x21	; 33
    30c6:	ab d5       	rcall	.+2902   	; 0x3c1e <udd_set_setup_payload>
			sizeof(udc_ep_status));
	return true;
    30c8:	01 e0       	ldi	r16, 0x01	; 1
    30ca:	f4 c0       	rjmp	.+488    	; 0x32b4 <__stack+0x2b5>
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
		return false;
    30cc:	00 e0       	ldi	r16, 0x00	; 0
    30ce:	f2 c0       	rjmp	.+484    	; 0x32b4 <__stack+0x2b5>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    30d0:	2f 71       	andi	r18, 0x1F	; 31
    30d2:	09 f0       	breq	.+2      	; 0x30d6 <__stack+0xd7>
    30d4:	90 c0       	rjmp	.+288    	; 0x31f6 <__stack+0x1f7>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    30d6:	80 91 a0 24 	lds	r24, 0x24A0
    30da:	83 30       	cpi	r24, 0x03	; 3
    30dc:	09 f4       	brne	.+2      	; 0x30e0 <__stack+0xe1>
    30de:	e7 c0       	rjmp	.+462    	; 0x32ae <__stack+0x2af>
    30e0:	18 f4       	brcc	.+6      	; 0x30e8 <__stack+0xe9>
    30e2:	81 30       	cpi	r24, 0x01	; 1
    30e4:	b1 f0       	breq	.+44     	; 0x3112 <__stack+0x113>
    30e6:	87 c0       	rjmp	.+270    	; 0x31f6 <__stack+0x1f7>
    30e8:	85 30       	cpi	r24, 0x05	; 5
    30ea:	19 f0       	breq	.+6      	; 0x30f2 <__stack+0xf3>
    30ec:	89 30       	cpi	r24, 0x09	; 9
    30ee:	61 f1       	breq	.+88     	; 0x3148 <__stack+0x149>
    30f0:	82 c0       	rjmp	.+260    	; 0x31f6 <__stack+0x1f7>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    30f2:	80 91 a5 24 	lds	r24, 0x24A5
    30f6:	90 91 a6 24 	lds	r25, 0x24A6
    30fa:	89 2b       	or	r24, r25
    30fc:	41 f4       	brne	.+16     	; 0x310e <__stack+0x10f>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    30fe:	8d e2       	ldi	r24, 0x2D	; 45
    3100:	96 e1       	ldi	r25, 0x16	; 22
    3102:	80 93 ab 24 	sts	0x24AB, r24
    3106:	90 93 ac 24 	sts	0x24AC, r25
	return true;
    310a:	01 e0       	ldi	r16, 0x01	; 1
    310c:	d3 c0       	rjmp	.+422    	; 0x32b4 <__stack+0x2b5>
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    310e:	00 e0       	ldi	r16, 0x00	; 0
    3110:	d1 c0       	rjmp	.+418    	; 0x32b4 <__stack+0x2b5>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    3112:	80 91 a5 24 	lds	r24, 0x24A5
    3116:	90 91 a6 24 	lds	r25, 0x24A6
    311a:	89 2b       	or	r24, r25
    311c:	89 f4       	brne	.+34     	; 0x3140 <__stack+0x141>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    311e:	80 91 a1 24 	lds	r24, 0x24A1
    3122:	90 91 a2 24 	lds	r25, 0x24A2
    3126:	01 97       	sbiw	r24, 0x01	; 1
    3128:	69 f4       	brne	.+26     	; 0x3144 <__stack+0x145>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    312a:	80 91 a4 21 	lds	r24, 0x21A4
    312e:	90 91 a5 21 	lds	r25, 0x21A5
    3132:	8d 7f       	andi	r24, 0xFD	; 253
    3134:	80 93 a4 21 	sts	0x21A4, r24
    3138:	90 93 a5 21 	sts	0x21A5, r25
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
    313c:	01 e0       	ldi	r16, 0x01	; 1
    313e:	ba c0       	rjmp	.+372    	; 0x32b4 <__stack+0x2b5>
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    3140:	00 e0       	ldi	r16, 0x00	; 0
    3142:	b8 c0       	rjmp	.+368    	; 0x32b4 <__stack+0x2b5>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
	}
	return false;
    3144:	00 e0       	ldi	r16, 0x00	; 0
    3146:	b6 c0       	rjmp	.+364    	; 0x32b4 <__stack+0x2b5>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    3148:	80 91 a5 24 	lds	r24, 0x24A5
    314c:	90 91 a6 24 	lds	r25, 0x24A6
    3150:	89 2b       	or	r24, r25
    3152:	09 f0       	breq	.+2      	; 0x3156 <__stack+0x157>
    3154:	46 c0       	rjmp	.+140    	; 0x31e2 <__stack+0x1e3>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    3156:	60 d5       	rcall	.+2752   	; 0x3c18 <udd_getaddress>
    3158:	88 23       	and	r24, r24
    315a:	09 f4       	brne	.+2      	; 0x315e <__stack+0x15f>
    315c:	44 c0       	rjmp	.+136    	; 0x31e6 <__stack+0x1e7>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    315e:	20 91 a1 24 	lds	r18, 0x24A1
    3162:	30 91 a2 24 	lds	r19, 0x24A2
    3166:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    3168:	e0 91 45 20 	lds	r30, 0x2045
    316c:	f0 91 46 20 	lds	r31, 0x2046
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    3170:	81 89       	ldd	r24, Z+17	; 0x11
    3172:	90 e0       	ldi	r25, 0x00	; 0
    3174:	82 17       	cp	r24, r18
    3176:	93 07       	cpc	r25, r19
    3178:	c0 f1       	brcs	.+112    	; 0x31ea <__stack+0x1eb>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    317a:	29 de       	rcall	.-942    	; 0x2dce <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    317c:	80 91 a1 24 	lds	r24, 0x24A1
    3180:	90 91 a2 24 	lds	r25, 0x24A2
    3184:	80 93 a3 21 	sts	0x21A3, r24
	if (udc_num_configuration == 0) {
    3188:	88 23       	and	r24, r24
    318a:	89 f1       	breq	.+98     	; 0x31ee <__stack+0x1ef>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    318c:	99 27       	eor	r25, r25
    318e:	81 50       	subi	r24, 0x01	; 1
    3190:	90 4c       	sbci	r25, 0xC0	; 192
    3192:	88 0f       	add	r24, r24
    3194:	99 1f       	adc	r25, r25
    3196:	88 0f       	add	r24, r24
    3198:	99 1f       	adc	r25, r25
    319a:	e0 91 47 20 	lds	r30, 0x2047
    319e:	f0 91 48 20 	lds	r31, 0x2048
    31a2:	e8 0f       	add	r30, r24
    31a4:	f9 1f       	adc	r31, r25
    31a6:	e0 93 a1 21 	sts	0x21A1, r30
    31aa:	f0 93 a2 21 	sts	0x21A2, r31
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    31ae:	01 90       	ld	r0, Z+
    31b0:	f0 81       	ld	r31, Z
    31b2:	e0 2d       	mov	r30, r0
    31b4:	84 81       	ldd	r24, Z+4	; 0x04
    31b6:	88 23       	and	r24, r24
    31b8:	e1 f0       	breq	.+56     	; 0x31f2 <__stack+0x1f3>
    31ba:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    31bc:	60 e0       	ldi	r22, 0x00	; 0
    31be:	8c 2f       	mov	r24, r28
    31c0:	cd dd       	rcall	.-1126   	; 0x2d5c <udc_iface_enable>
    31c2:	08 2f       	mov	r16, r24
    31c4:	88 23       	and	r24, r24
    31c6:	09 f4       	brne	.+2      	; 0x31ca <__stack+0x1cb>
    31c8:	75 c0       	rjmp	.+234    	; 0x32b4 <__stack+0x2b5>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    31ca:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    31cc:	e0 91 a1 21 	lds	r30, 0x21A1
    31d0:	f0 91 a2 21 	lds	r31, 0x21A2
    31d4:	01 90       	ld	r0, Z+
    31d6:	f0 81       	ld	r31, Z
    31d8:	e0 2d       	mov	r30, r0
    31da:	84 81       	ldd	r24, Z+4	; 0x04
    31dc:	c8 17       	cp	r28, r24
    31de:	70 f3       	brcs	.-36     	; 0x31bc <__stack+0x1bd>
    31e0:	69 c0       	rjmp	.+210    	; 0x32b4 <__stack+0x2b5>
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    31e2:	00 e0       	ldi	r16, 0x00	; 0
    31e4:	67 c0       	rjmp	.+206    	; 0x32b4 <__stack+0x2b5>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
		return false;
    31e6:	00 e0       	ldi	r16, 0x00	; 0
    31e8:	65 c0       	rjmp	.+202    	; 0x32b4 <__stack+0x2b5>
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
    31ea:	00 e0       	ldi	r16, 0x00	; 0
    31ec:	63 c0       	rjmp	.+198    	; 0x32b4 <__stack+0x2b5>
	udc_reset();

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
	if (udc_num_configuration == 0) {
		return true; // Default empty configuration requested
    31ee:	01 e0       	ldi	r16, 0x01	; 1
    31f0:	61 c0       	rjmp	.+194    	; 0x32b4 <__stack+0x2b5>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
    31f2:	01 e0       	ldi	r16, 0x01	; 1
    31f4:	5f c0       	rjmp	.+190    	; 0x32b4 <__stack+0x2b5>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    31f6:	21 30       	cpi	r18, 0x01	; 1
    31f8:	09 f5       	brne	.+66     	; 0x323c <__stack+0x23d>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    31fa:	80 91 a0 24 	lds	r24, 0x24A0
    31fe:	8b 30       	cpi	r24, 0x0B	; 11
    3200:	e9 f4       	brne	.+58     	; 0x323c <__stack+0x23d>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    3202:	80 91 a5 24 	lds	r24, 0x24A5
    3206:	90 91 a6 24 	lds	r25, 0x24A6
    320a:	89 2b       	or	r24, r25
    320c:	99 f4       	brne	.+38     	; 0x3234 <__stack+0x235>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    320e:	80 91 a3 21 	lds	r24, 0x21A3
    3212:	88 23       	and	r24, r24
    3214:	89 f0       	breq	.+34     	; 0x3238 <__stack+0x239>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    3216:	c0 91 a3 24 	lds	r28, 0x24A3
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    321a:	d0 91 a1 24 	lds	r29, 0x24A1

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    321e:	8c 2f       	mov	r24, r28
    3220:	5b dd       	rcall	.-1354   	; 0x2cd8 <udc_iface_disable>
    3222:	08 2f       	mov	r16, r24
    3224:	88 23       	and	r24, r24
    3226:	09 f4       	brne	.+2      	; 0x322a <__stack+0x22b>
    3228:	45 c0       	rjmp	.+138    	; 0x32b4 <__stack+0x2b5>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    322a:	6d 2f       	mov	r22, r29
    322c:	8c 2f       	mov	r24, r28
    322e:	96 dd       	rcall	.-1236   	; 0x2d5c <udc_iface_enable>
    3230:	08 2f       	mov	r16, r24
    3232:	40 c0       	rjmp	.+128    	; 0x32b4 <__stack+0x2b5>
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
		return false; // Error in request
    3234:	00 e0       	ldi	r16, 0x00	; 0
    3236:	3e c0       	rjmp	.+124    	; 0x32b4 <__stack+0x2b5>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
    3238:	00 e0       	ldi	r16, 0x00	; 0
    323a:	3c c0       	rjmp	.+120    	; 0x32b4 <__stack+0x2b5>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    323c:	22 30       	cpi	r18, 0x02	; 2
    323e:	09 f0       	breq	.+2      	; 0x3242 <__stack+0x243>
    3240:	3b c0       	rjmp	.+118    	; 0x32b8 <__stack+0x2b9>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    3242:	80 91 a0 24 	lds	r24, 0x24A0
    3246:	81 30       	cpi	r24, 0x01	; 1
    3248:	19 f0       	breq	.+6      	; 0x3250 <__stack+0x251>
    324a:	83 30       	cpi	r24, 0x03	; 3
    324c:	b1 f0       	breq	.+44     	; 0x327a <__stack+0x27b>
    324e:	31 c0       	rjmp	.+98     	; 0x32b2 <__stack+0x2b3>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    3250:	80 91 a5 24 	lds	r24, 0x24A5
    3254:	90 91 a6 24 	lds	r25, 0x24A6
    3258:	89 2b       	or	r24, r25
    325a:	59 f4       	brne	.+22     	; 0x3272 <__stack+0x273>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    325c:	80 91 a1 24 	lds	r24, 0x24A1
    3260:	90 91 a2 24 	lds	r25, 0x24A2
    3264:	89 2b       	or	r24, r25
    3266:	39 f4       	brne	.+14     	; 0x3276 <__stack+0x277>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    3268:	80 91 a3 24 	lds	r24, 0x24A3
    326c:	5d d5       	rcall	.+2746   	; 0x3d28 <udd_ep_clear_halt>
    326e:	08 2f       	mov	r16, r24
    3270:	21 c0       	rjmp	.+66     	; 0x32b4 <__stack+0x2b5>
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    3272:	00 e0       	ldi	r16, 0x00	; 0
    3274:	1f c0       	rjmp	.+62     	; 0x32b4 <__stack+0x2b5>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
    3276:	00 e0       	ldi	r16, 0x00	; 0
    3278:	1d c0       	rjmp	.+58     	; 0x32b4 <__stack+0x2b5>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    327a:	80 91 a5 24 	lds	r24, 0x24A5
    327e:	90 91 a6 24 	lds	r25, 0x24A6
    3282:	89 2b       	or	r24, r25
    3284:	71 f4       	brne	.+28     	; 0x32a2 <__stack+0x2a3>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    3286:	80 91 a1 24 	lds	r24, 0x24A1
    328a:	90 91 a2 24 	lds	r25, 0x24A2
    328e:	89 2b       	or	r24, r25
    3290:	51 f4       	brne	.+20     	; 0x32a6 <__stack+0x2a7>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    3292:	c3 ea       	ldi	r28, 0xA3	; 163
    3294:	d4 e2       	ldi	r29, 0x24	; 36
    3296:	88 81       	ld	r24, Y
    3298:	f8 d5       	rcall	.+3056   	; 0x3e8a <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    329a:	88 81       	ld	r24, Y
    329c:	4c d6       	rcall	.+3224   	; 0x3f36 <udd_ep_set_halt>
    329e:	08 2f       	mov	r16, r24
    32a0:	09 c0       	rjmp	.+18     	; 0x32b4 <__stack+0x2b5>
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    32a2:	00 e0       	ldi	r16, 0x00	; 0
    32a4:	07 c0       	rjmp	.+14     	; 0x32b4 <__stack+0x2b5>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
    32a6:	00 e0       	ldi	r16, 0x00	; 0
    32a8:	05 c0       	rjmp	.+10     	; 0x32b4 <__stack+0x2b5>
				break;
			}
		}
#endif
	}
	return false;
    32aa:	00 e0       	ldi	r16, 0x00	; 0
    32ac:	03 c0       	rjmp	.+6      	; 0x32b4 <__stack+0x2b5>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    32ae:	00 e0       	ldi	r16, 0x00	; 0
    32b0:	01 c0       	rjmp	.+2      	; 0x32b4 <__stack+0x2b5>
				break;
			}
		}
#endif
	}
	return false;
    32b2:	00 e0       	ldi	r16, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    32b4:	01 11       	cpse	r16, r1
    32b6:	89 c0       	rjmp	.+274    	; 0x33ca <__stack+0x3cb>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    32b8:	80 91 9f 24 	lds	r24, 0x249F
    32bc:	8f 71       	andi	r24, 0x1F	; 31
    32be:	81 30       	cpi	r24, 0x01	; 1
    32c0:	c1 f5       	brne	.+112    	; 0x3332 <__stack+0x333>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    32c2:	80 91 a3 21 	lds	r24, 0x21A3
    32c6:	88 23       	and	r24, r24
    32c8:	a1 f1       	breq	.+104    	; 0x3332 <__stack+0x333>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    32ca:	c0 91 a3 24 	lds	r28, 0x24A3
    32ce:	d0 91 a4 24 	lds	r29, 0x24A4
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    32d2:	00 91 a1 21 	lds	r16, 0x21A1
    32d6:	10 91 a2 21 	lds	r17, 0x21A2
    32da:	d8 01       	movw	r26, r16
    32dc:	ed 91       	ld	r30, X+
    32de:	fc 91       	ld	r31, X
    32e0:	84 81       	ldd	r24, Z+4	; 0x04
    32e2:	c8 17       	cp	r28, r24
    32e4:	30 f5       	brcc	.+76     	; 0x3332 <__stack+0x333>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    32e6:	60 e0       	ldi	r22, 0x00	; 0
    32e8:	8c 2f       	mov	r24, r28
    32ea:	bc dc       	rcall	.-1672   	; 0x2c64 <udc_update_iface_desc>
    32ec:	88 23       	and	r24, r24
    32ee:	09 f1       	breq	.+66     	; 0x3332 <__stack+0x333>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    32f0:	ce 01       	movw	r24, r28
    32f2:	99 27       	eor	r25, r25
    32f4:	88 0f       	add	r24, r24
    32f6:	99 1f       	adc	r25, r25
    32f8:	d8 01       	movw	r26, r16
    32fa:	12 96       	adiw	r26, 0x02	; 2
    32fc:	ed 91       	ld	r30, X+
    32fe:	fc 91       	ld	r31, X
    3300:	13 97       	sbiw	r26, 0x03	; 3
    3302:	e8 0f       	add	r30, r24
    3304:	f9 1f       	adc	r31, r25
    3306:	00 81       	ld	r16, Z
    3308:	11 81       	ldd	r17, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    330a:	d8 01       	movw	r26, r16
    330c:	16 96       	adiw	r26, 0x06	; 6
    330e:	ed 91       	ld	r30, X+
    3310:	fc 91       	ld	r31, X
    3312:	17 97       	sbiw	r26, 0x07	; 7
    3314:	09 95       	icall
    3316:	68 2f       	mov	r22, r24
    3318:	8c 2f       	mov	r24, r28
    331a:	a4 dc       	rcall	.-1720   	; 0x2c64 <udc_update_iface_desc>
    331c:	88 23       	and	r24, r24
    331e:	49 f0       	breq	.+18     	; 0x3332 <__stack+0x333>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    3320:	d8 01       	movw	r26, r16
    3322:	14 96       	adiw	r26, 0x04	; 4
    3324:	ed 91       	ld	r30, X+
    3326:	fc 91       	ld	r31, X
    3328:	15 97       	sbiw	r26, 0x05	; 5
    332a:	09 95       	icall
    332c:	08 2f       	mov	r16, r24
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    332e:	81 11       	cpse	r24, r1
    3330:	4c c0       	rjmp	.+152    	; 0x33ca <__stack+0x3cb>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    3332:	80 91 9f 24 	lds	r24, 0x249F
    3336:	8f 71       	andi	r24, 0x1F	; 31
    3338:	82 30       	cpi	r24, 0x02	; 2
    333a:	d9 f5       	brne	.+118    	; 0x33b2 <__stack+0x3b3>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    333c:	80 91 a3 21 	lds	r24, 0x21A3
    3340:	88 23       	and	r24, r24
    3342:	89 f1       	breq	.+98     	; 0x33a6 <__stack+0x3a7>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    3344:	e0 91 a1 21 	lds	r30, 0x21A1
    3348:	f0 91 a2 21 	lds	r31, 0x21A2
    334c:	a0 81       	ld	r26, Z
    334e:	b1 81       	ldd	r27, Z+1	; 0x01
    3350:	14 96       	adiw	r26, 0x04	; 4
    3352:	8c 91       	ld	r24, X
    3354:	88 23       	and	r24, r24
    3356:	49 f1       	breq	.+82     	; 0x33aa <__stack+0x3ab>
    3358:	10 e0       	ldi	r17, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    335a:	21 2f       	mov	r18, r17
    335c:	30 e0       	ldi	r19, 0x00	; 0
    335e:	22 0f       	add	r18, r18
    3360:	33 1f       	adc	r19, r19
    3362:	02 80       	ldd	r0, Z+2	; 0x02
    3364:	f3 81       	ldd	r31, Z+3	; 0x03
    3366:	e0 2d       	mov	r30, r0
    3368:	e2 0f       	add	r30, r18
    336a:	f3 1f       	adc	r31, r19
    336c:	c0 81       	ld	r28, Z
    336e:	d1 81       	ldd	r29, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    3370:	ee 81       	ldd	r30, Y+6	; 0x06
    3372:	ff 81       	ldd	r31, Y+7	; 0x07
    3374:	09 95       	icall
    3376:	68 2f       	mov	r22, r24
    3378:	81 2f       	mov	r24, r17
    337a:	74 dc       	rcall	.-1816   	; 0x2c64 <udc_update_iface_desc>
    337c:	08 2f       	mov	r16, r24
    337e:	88 23       	and	r24, r24
    3380:	21 f1       	breq	.+72     	; 0x33ca <__stack+0x3cb>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    3382:	ec 81       	ldd	r30, Y+4	; 0x04
    3384:	fd 81       	ldd	r31, Y+5	; 0x05
    3386:	09 95       	icall
    3388:	08 2f       	mov	r16, r24
    338a:	81 11       	cpse	r24, r1
    338c:	1e c0       	rjmp	.+60     	; 0x33ca <__stack+0x3cb>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    338e:	1f 5f       	subi	r17, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    3390:	e0 91 a1 21 	lds	r30, 0x21A1
    3394:	f0 91 a2 21 	lds	r31, 0x21A2
    3398:	a0 81       	ld	r26, Z
    339a:	b1 81       	ldd	r27, Z+1	; 0x01
    339c:	14 96       	adiw	r26, 0x04	; 4
    339e:	8c 91       	ld	r24, X
    33a0:	18 17       	cp	r17, r24
    33a2:	d8 f2       	brcs	.-74     	; 0x335a <__stack+0x35b>
    33a4:	12 c0       	rjmp	.+36     	; 0x33ca <__stack+0x3cb>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    33a6:	00 e0       	ldi	r16, 0x00	; 0
    33a8:	10 c0       	rjmp	.+32     	; 0x33ca <__stack+0x3cb>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    33aa:	00 e0       	ldi	r16, 0x00	; 0
    33ac:	0e c0       	rjmp	.+28     	; 0x33ca <__stack+0x3cb>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    33ae:	00 e0       	ldi	r16, 0x00	; 0
    33b0:	0c c0       	rjmp	.+24     	; 0x33ca <__stack+0x3cb>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    33b2:	00 e0       	ldi	r16, 0x00	; 0
    33b4:	0a c0       	rjmp	.+20     	; 0x33ca <__stack+0x3cb>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    33b6:	82 2f       	mov	r24, r18
    33b8:	80 76       	andi	r24, 0x60	; 96
    33ba:	09 f0       	breq	.+2      	; 0x33be <__stack+0x3bf>
    33bc:	7d cf       	rjmp	.-262    	; 0x32b8 <__stack+0x2b9>
    33be:	88 ce       	rjmp	.-752    	; 0x30d0 <__stack+0xd1>
    33c0:	32 2f       	mov	r19, r18
    33c2:	30 76       	andi	r19, 0x60	; 96
    33c4:	09 f0       	breq	.+2      	; 0x33c8 <__stack+0x3c9>
    33c6:	78 cf       	rjmp	.-272    	; 0x32b8 <__stack+0x2b9>
    33c8:	78 cd       	rjmp	.-1296   	; 0x2eba <udc_process_setup+0x3e>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    33ca:	80 2f       	mov	r24, r16
    33cc:	df 91       	pop	r29
    33ce:	cf 91       	pop	r28
    33d0:	1f 91       	pop	r17
    33d2:	0f 91       	pop	r16
    33d4:	ff 90       	pop	r15
    33d6:	ef 90       	pop	r14
    33d8:	08 95       	ret

000033da <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    33da:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    33dc:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    33de:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    33e0:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    33e2:	60 83       	st	Z, r22
	ret                             // Return to caller
    33e4:	08 95       	ret

000033e6 <nvm_read_device_serial>:
	 *  the protection signature and execute command.
	 */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
	nvm_exec();
	NVM.CMD = old_cmd;
}
    33e6:	cf 93       	push	r28
    33e8:	df 93       	push	r29
    33ea:	ec 01       	movw	r28, r24
    33ec:	68 e0       	ldi	r22, 0x08	; 8
    33ee:	70 e0       	ldi	r23, 0x00	; 0
    33f0:	82 e0       	ldi	r24, 0x02	; 2
    33f2:	be d0       	rcall	.+380    	; 0x3570 <nvm_read_byte>
    33f4:	88 83       	st	Y, r24
    33f6:	69 e0       	ldi	r22, 0x09	; 9
    33f8:	70 e0       	ldi	r23, 0x00	; 0
    33fa:	82 e0       	ldi	r24, 0x02	; 2
    33fc:	b9 d0       	rcall	.+370    	; 0x3570 <nvm_read_byte>
    33fe:	89 83       	std	Y+1, r24	; 0x01
    3400:	6a e0       	ldi	r22, 0x0A	; 10
    3402:	70 e0       	ldi	r23, 0x00	; 0
    3404:	82 e0       	ldi	r24, 0x02	; 2
    3406:	b4 d0       	rcall	.+360    	; 0x3570 <nvm_read_byte>
    3408:	8a 83       	std	Y+2, r24	; 0x02
    340a:	6b e0       	ldi	r22, 0x0B	; 11
    340c:	70 e0       	ldi	r23, 0x00	; 0
    340e:	82 e0       	ldi	r24, 0x02	; 2
    3410:	af d0       	rcall	.+350    	; 0x3570 <nvm_read_byte>
    3412:	8b 83       	std	Y+3, r24	; 0x03
    3414:	6c e0       	ldi	r22, 0x0C	; 12
    3416:	70 e0       	ldi	r23, 0x00	; 0
    3418:	82 e0       	ldi	r24, 0x02	; 2
    341a:	aa d0       	rcall	.+340    	; 0x3570 <nvm_read_byte>
    341c:	8c 83       	std	Y+4, r24	; 0x04
    341e:	6d e0       	ldi	r22, 0x0D	; 13
    3420:	70 e0       	ldi	r23, 0x00	; 0
    3422:	82 e0       	ldi	r24, 0x02	; 2
    3424:	a5 d0       	rcall	.+330    	; 0x3570 <nvm_read_byte>
    3426:	8d 83       	std	Y+5, r24	; 0x05
    3428:	60 e1       	ldi	r22, 0x10	; 16
    342a:	70 e0       	ldi	r23, 0x00	; 0
    342c:	82 e0       	ldi	r24, 0x02	; 2
    342e:	a0 d0       	rcall	.+320    	; 0x3570 <nvm_read_byte>
    3430:	8e 83       	std	Y+6, r24	; 0x06
    3432:	62 e1       	ldi	r22, 0x12	; 18
    3434:	70 e0       	ldi	r23, 0x00	; 0
    3436:	82 e0       	ldi	r24, 0x02	; 2
    3438:	9b d0       	rcall	.+310    	; 0x3570 <nvm_read_byte>
    343a:	8f 83       	std	Y+7, r24	; 0x07
    343c:	63 e1       	ldi	r22, 0x13	; 19
    343e:	70 e0       	ldi	r23, 0x00	; 0
    3440:	82 e0       	ldi	r24, 0x02	; 2
    3442:	96 d0       	rcall	.+300    	; 0x3570 <nvm_read_byte>
    3444:	88 87       	std	Y+8, r24	; 0x08
    3446:	64 e1       	ldi	r22, 0x14	; 20
    3448:	70 e0       	ldi	r23, 0x00	; 0
    344a:	82 e0       	ldi	r24, 0x02	; 2
    344c:	91 d0       	rcall	.+290    	; 0x3570 <nvm_read_byte>
    344e:	89 87       	std	Y+9, r24	; 0x09
    3450:	65 e1       	ldi	r22, 0x15	; 21
    3452:	70 e0       	ldi	r23, 0x00	; 0
    3454:	82 e0       	ldi	r24, 0x02	; 2
    3456:	8c d0       	rcall	.+280    	; 0x3570 <nvm_read_byte>
    3458:	8a 87       	std	Y+10, r24	; 0x0a
    345a:	df 91       	pop	r29
    345c:	cf 91       	pop	r28
    345e:	08 95       	ret

00003460 <nvm_eeprom_read_byte>:
    3460:	e0 ec       	ldi	r30, 0xC0	; 192
    3462:	f1 e0       	ldi	r31, 0x01	; 1
    3464:	27 85       	ldd	r18, Z+15	; 0x0f
    3466:	22 23       	and	r18, r18
    3468:	ec f3       	brlt	.-6      	; 0x3464 <nvm_eeprom_read_byte+0x4>
    346a:	ec ec       	ldi	r30, 0xCC	; 204
    346c:	f1 e0       	ldi	r31, 0x01	; 1
    346e:	20 81       	ld	r18, Z
    3470:	28 60       	ori	r18, 0x08	; 8
    3472:	20 83       	st	Z, r18
    3474:	dc 01       	movw	r26, r24
    3476:	b0 5f       	subi	r27, 0xF0	; 240
    3478:	8c 91       	ld	r24, X
    347a:	90 81       	ld	r25, Z
    347c:	97 7f       	andi	r25, 0xF7	; 247
    347e:	90 83       	st	Z, r25
    3480:	08 95       	ret

00003482 <nvm_eeprom_read_buffer>:
    3482:	cf 93       	push	r28
    3484:	df 93       	push	r29
    3486:	9b 01       	movw	r18, r22
    3488:	e0 ec       	ldi	r30, 0xC0	; 192
    348a:	f1 e0       	ldi	r31, 0x01	; 1
    348c:	67 85       	ldd	r22, Z+15	; 0x0f
    348e:	66 23       	and	r22, r22
    3490:	ec f3       	brlt	.-6      	; 0x348c <nvm_eeprom_read_buffer+0xa>
    3492:	cc ec       	ldi	r28, 0xCC	; 204
    3494:	d1 e0       	ldi	r29, 0x01	; 1
    3496:	68 81       	ld	r22, Y
    3498:	68 60       	ori	r22, 0x08	; 8
    349a:	68 83       	st	Y, r22
    349c:	bc 01       	movw	r22, r24
    349e:	70 5f       	subi	r23, 0xF0	; 240
    34a0:	c9 01       	movw	r24, r18
    34a2:	0e 94 1c 23 	call	0x4638	; 0x4638 <memcpy>
    34a6:	88 81       	ld	r24, Y
    34a8:	87 7f       	andi	r24, 0xF7	; 247
    34aa:	88 83       	st	Y, r24
    34ac:	df 91       	pop	r29
    34ae:	cf 91       	pop	r28
    34b0:	08 95       	ret

000034b2 <nvm_eeprom_flush_buffer>:
    34b2:	e0 ec       	ldi	r30, 0xC0	; 192
    34b4:	f1 e0       	ldi	r31, 0x01	; 1
    34b6:	87 85       	ldd	r24, Z+15	; 0x0f
    34b8:	88 23       	and	r24, r24
    34ba:	ec f3       	brlt	.-6      	; 0x34b6 <nvm_eeprom_flush_buffer+0x4>
    34bc:	e0 ec       	ldi	r30, 0xC0	; 192
    34be:	f1 e0       	ldi	r31, 0x01	; 1
    34c0:	87 85       	ldd	r24, Z+15	; 0x0f
    34c2:	81 ff       	sbrs	r24, 1
    34c4:	06 c0       	rjmp	.+12     	; 0x34d2 <nvm_eeprom_flush_buffer+0x20>
    34c6:	86 e3       	ldi	r24, 0x36	; 54
    34c8:	82 87       	std	Z+10, r24	; 0x0a
    34ca:	61 e0       	ldi	r22, 0x01	; 1
    34cc:	8b ec       	ldi	r24, 0xCB	; 203
    34ce:	91 e0       	ldi	r25, 0x01	; 1
    34d0:	84 cf       	rjmp	.-248    	; 0x33da <ccp_write_io>
    34d2:	08 95       	ret

000034d4 <nvm_eeprom_load_byte_to_buffer>:
    34d4:	e0 ec       	ldi	r30, 0xC0	; 192
    34d6:	f1 e0       	ldi	r31, 0x01	; 1
    34d8:	97 85       	ldd	r25, Z+15	; 0x0f
    34da:	99 23       	and	r25, r25
    34dc:	ec f3       	brlt	.-6      	; 0x34d8 <nvm_eeprom_load_byte_to_buffer+0x4>
    34de:	ec ec       	ldi	r30, 0xCC	; 204
    34e0:	f1 e0       	ldi	r31, 0x01	; 1
    34e2:	90 81       	ld	r25, Z
    34e4:	98 60       	ori	r25, 0x08	; 8
    34e6:	90 83       	st	Z, r25
    34e8:	a8 2f       	mov	r26, r24
    34ea:	b0 e0       	ldi	r27, 0x00	; 0
    34ec:	b0 5f       	subi	r27, 0xF0	; 240
    34ee:	6c 93       	st	X, r22
    34f0:	80 81       	ld	r24, Z
    34f2:	87 7f       	andi	r24, 0xF7	; 247
    34f4:	80 83       	st	Z, r24
    34f6:	08 95       	ret

000034f8 <nvm_eeprom_load_page_to_buffer>:
 *       EEPROM write page operation.
 *
 * \param  values   Pointer to SRAM buffer containing an entire page.
 */
void nvm_eeprom_load_page_to_buffer(const uint8_t *values)
{
    34f8:	ef 92       	push	r14
    34fa:	ff 92       	push	r15
    34fc:	0f 93       	push	r16
    34fe:	1f 93       	push	r17
    3500:	cf 93       	push	r28
    3502:	df 93       	push	r29
    3504:	8c 01       	movw	r16, r24
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3506:	e0 ec       	ldi	r30, 0xC0	; 192
    3508:	f1 e0       	ldi	r31, 0x01	; 1
    350a:	87 85       	ldd	r24, Z+15	; 0x0f
    350c:	88 23       	and	r24, r24
    350e:	ec f3       	brlt	.-6      	; 0x350a <nvm_eeprom_load_page_to_buffer+0x12>
    3510:	78 01       	movw	r14, r16
    3512:	80 e2       	ldi	r24, 0x20	; 32
    3514:	e8 0e       	add	r14, r24
    3516:	f1 1c       	adc	r15, r1
    3518:	e8 01       	movw	r28, r16
    351a:	8c 2f       	mov	r24, r28
    351c:	80 1b       	sub	r24, r16
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
		nvm_eeprom_load_byte_to_buffer(i, *values);
    351e:	69 91       	ld	r22, Y+
    3520:	d9 df       	rcall	.-78     	; 0x34d4 <nvm_eeprom_load_byte_to_buffer>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
    3522:	ce 15       	cp	r28, r14
    3524:	df 05       	cpc	r29, r15
    3526:	c9 f7       	brne	.-14     	; 0x351a <nvm_eeprom_load_page_to_buffer+0x22>
		nvm_eeprom_load_byte_to_buffer(i, *values);
		++values;
	}
}
    3528:	df 91       	pop	r29
    352a:	cf 91       	pop	r28
    352c:	1f 91       	pop	r17
    352e:	0f 91       	pop	r16
    3530:	ff 90       	pop	r15
    3532:	ef 90       	pop	r14
    3534:	08 95       	ret

00003536 <nvm_eeprom_atomic_write_page>:
 * locations that have not been loaded will be left untouched in EEPROM.
 *
 * \param  page_addr  EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_atomic_write_page(uint8_t page_addr)
{
    3536:	1f 93       	push	r17
    3538:	cf 93       	push	r28
    353a:	df 93       	push	r29
    353c:	e0 ec       	ldi	r30, 0xC0	; 192
    353e:	f1 e0       	ldi	r31, 0x01	; 1
    3540:	97 85       	ldd	r25, Z+15	; 0x0f
    3542:	99 23       	and	r25, r25
    3544:	ec f3       	brlt	.-6      	; 0x3540 <nvm_eeprom_atomic_write_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
    3546:	20 e2       	ldi	r18, 0x20	; 32
    3548:	82 9f       	mul	r24, r18
    354a:	c0 01       	movw	r24, r0
    354c:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
    354e:	c0 ec       	ldi	r28, 0xC0	; 192
    3550:	d1 e0       	ldi	r29, 0x01	; 1
    3552:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    3554:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
    3556:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    3558:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    355a:	85 e3       	ldi	r24, 0x35	; 53
    355c:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    355e:	61 e0       	ldi	r22, 0x01	; 1
    3560:	8b ec       	ldi	r24, 0xCB	; 203
    3562:	91 e0       	ldi	r25, 0x01	; 1
    3564:	3a df       	rcall	.-396    	; 0x33da <ccp_write_io>
	NVM.CMD = old_cmd;
    3566:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Atomic Write (Erase&Write) command
	nvm_issue_command(NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc);
}
    3568:	df 91       	pop	r29
    356a:	cf 91       	pop	r28
    356c:	1f 91       	pop	r17
    356e:	08 95       	ret

00003570 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    3570:	40 91 ca 01 	lds	r20, 0x01CA
	mov ZL, r22               ; Load byte index into low byte of Z.
    3574:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    3576:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    3578:	80 93 ca 01 	sts	0x01CA, r24
	lpm r24, Z                ; Perform an LPM to read out byte
    357c:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    357e:	40 93 ca 01 	sts	0x01CA, r20
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    3582:	08 95       	ret

00003584 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    3584:	81 11       	cpse	r24, r1
    3586:	18 c0       	rjmp	.+48     	; 0x35b8 <udd_sleep_mode+0x34>
    3588:	90 91 98 22 	lds	r25, 0x2298
    358c:	99 23       	and	r25, r25
    358e:	89 f0       	breq	.+34     	; 0x35b2 <udd_sleep_mode+0x2e>
    3590:	9f b7       	in	r25, 0x3f	; 63
    3592:	f8 94       	cli
    3594:	ea e9       	ldi	r30, 0x9A	; 154
    3596:	f4 e2       	ldi	r31, 0x24	; 36
    3598:	20 81       	ld	r18, Z
    359a:	21 50       	subi	r18, 0x01	; 1
    359c:	20 83       	st	Z, r18
    359e:	9f bf       	out	0x3f, r25	; 63
    35a0:	08 c0       	rjmp	.+16     	; 0x35b2 <udd_sleep_mode+0x2e>
    35a2:	9f b7       	in	r25, 0x3f	; 63
    35a4:	f8 94       	cli
    35a6:	ea e9       	ldi	r30, 0x9A	; 154
    35a8:	f4 e2       	ldi	r31, 0x24	; 36
    35aa:	20 81       	ld	r18, Z
    35ac:	2f 5f       	subi	r18, 0xFF	; 255
    35ae:	20 83       	st	Z, r18
    35b0:	9f bf       	out	0x3f, r25	; 63
    35b2:	80 93 98 22 	sts	0x2298, r24
    35b6:	08 95       	ret
    35b8:	90 91 98 22 	lds	r25, 0x2298
    35bc:	99 23       	and	r25, r25
    35be:	89 f3       	breq	.-30     	; 0x35a2 <udd_sleep_mode+0x1e>
    35c0:	f8 cf       	rjmp	.-16     	; 0x35b2 <udd_sleep_mode+0x2e>

000035c2 <udd_ctrl_init>:
    35c2:	0f 93       	push	r16
    35c4:	e8 ec       	ldi	r30, 0xC8	; 200
    35c6:	f4 e0       	ldi	r31, 0x04	; 4
    35c8:	80 81       	ld	r24, Z
    35ca:	8f 7d       	andi	r24, 0xDF	; 223
    35cc:	80 83       	st	Z, r24
    35ce:	80 81       	ld	r24, Z
    35d0:	8f 7d       	andi	r24, 0xDF	; 223
    35d2:	80 83       	st	Z, r24
    35d4:	ec e6       	ldi	r30, 0x6C	; 108
    35d6:	f2 e2       	ldi	r31, 0x22	; 34
    35d8:	02 e0       	ldi	r16, 0x02	; 2
    35da:	05 93       	las	Z, r16
    35dc:	10 92 6e 22 	sts	0x226E, r1
    35e0:	10 92 6f 22 	sts	0x226F, r1
    35e4:	00 e2       	ldi	r16, 0x20	; 32
    35e6:	06 93       	lac	Z, r16
    35e8:	00 e4       	ldi	r16, 0x40	; 64
    35ea:	06 93       	lac	Z, r16
    35ec:	e4 e6       	ldi	r30, 0x64	; 100
    35ee:	f2 e2       	ldi	r31, 0x22	; 34
    35f0:	00 e2       	ldi	r16, 0x20	; 32
    35f2:	06 93       	lac	Z, r16
    35f4:	00 e4       	ldi	r16, 0x40	; 64
    35f6:	06 93       	lac	Z, r16
    35f8:	10 92 ab 24 	sts	0x24AB, r1
    35fc:	10 92 ac 24 	sts	0x24AC, r1
    3600:	10 92 ad 24 	sts	0x24AD, r1
    3604:	10 92 ae 24 	sts	0x24AE, r1
    3608:	10 92 a9 24 	sts	0x24A9, r1
    360c:	10 92 aa 24 	sts	0x24AA, r1
    3610:	10 92 57 22 	sts	0x2257, r1
    3614:	0f 91       	pop	r16
    3616:	08 95       	ret

00003618 <udd_ctrl_stall_data>:
    3618:	0f 93       	push	r16
    361a:	85 e0       	ldi	r24, 0x05	; 5
    361c:	80 93 57 22 	sts	0x2257, r24
    3620:	ed e6       	ldi	r30, 0x6D	; 109
    3622:	f2 e2       	ldi	r31, 0x22	; 34
    3624:	04 e0       	ldi	r16, 0x04	; 4
    3626:	05 93       	las	Z, r16
    3628:	e5 e6       	ldi	r30, 0x65	; 101
    362a:	f2 e2       	ldi	r31, 0x22	; 34
    362c:	04 e0       	ldi	r16, 0x04	; 4
    362e:	05 93       	las	Z, r16
    3630:	0f 91       	pop	r16
    3632:	08 95       	ret

00003634 <udd_ctrl_send_zlp_in>:
    3634:	0f 93       	push	r16
    3636:	83 e0       	ldi	r24, 0x03	; 3
    3638:	80 93 57 22 	sts	0x2257, r24
    363c:	10 92 6e 22 	sts	0x226E, r1
    3640:	10 92 6f 22 	sts	0x226F, r1
    3644:	ec e6       	ldi	r30, 0x6C	; 108
    3646:	f2 e2       	ldi	r31, 0x22	; 34
    3648:	02 e0       	ldi	r16, 0x02	; 2
    364a:	06 93       	lac	Z, r16
    364c:	0f 91       	pop	r16
    364e:	08 95       	ret

00003650 <udd_ctrl_endofrequest>:
    3650:	e0 91 ab 24 	lds	r30, 0x24AB
    3654:	f0 91 ac 24 	lds	r31, 0x24AC
    3658:	30 97       	sbiw	r30, 0x00	; 0
    365a:	09 f0       	breq	.+2      	; 0x365e <udd_ctrl_endofrequest+0xe>
    365c:	09 95       	icall
    365e:	08 95       	ret

00003660 <udd_ctrl_in_sent>:
    3660:	0f 93       	push	r16
    3662:	cf 93       	push	r28
    3664:	df 93       	push	r29
    3666:	80 91 57 22 	lds	r24, 0x2257
    366a:	83 30       	cpi	r24, 0x03	; 3
    366c:	19 f4       	brne	.+6      	; 0x3674 <udd_ctrl_in_sent+0x14>
    366e:	f0 df       	rcall	.-32     	; 0x3650 <udd_ctrl_endofrequest>
    3670:	a8 df       	rcall	.-176    	; 0x35c2 <udd_ctrl_init>
    3672:	60 c0       	rjmp	.+192    	; 0x3734 <udd_ctrl_in_sent+0xd4>
    3674:	80 91 53 22 	lds	r24, 0x2253
    3678:	90 91 54 22 	lds	r25, 0x2254
    367c:	c0 91 a9 24 	lds	r28, 0x24A9
    3680:	d0 91 aa 24 	lds	r29, 0x24AA
    3684:	c8 1b       	sub	r28, r24
    3686:	d9 0b       	sbc	r29, r25
    3688:	71 f5       	brne	.+92     	; 0x36e6 <udd_ctrl_in_sent+0x86>
    368a:	20 91 55 22 	lds	r18, 0x2255
    368e:	30 91 56 22 	lds	r19, 0x2256
    3692:	82 0f       	add	r24, r18
    3694:	93 1f       	adc	r25, r19
    3696:	80 93 55 22 	sts	0x2255, r24
    369a:	90 93 56 22 	sts	0x2256, r25
    369e:	20 91 a5 24 	lds	r18, 0x24A5
    36a2:	30 91 a6 24 	lds	r19, 0x24A6
    36a6:	82 17       	cp	r24, r18
    36a8:	93 07       	cpc	r25, r19
    36aa:	21 f0       	breq	.+8      	; 0x36b4 <udd_ctrl_in_sent+0x54>
    36ac:	80 91 a6 21 	lds	r24, 0x21A6
    36b0:	88 23       	and	r24, r24
    36b2:	41 f0       	breq	.+16     	; 0x36c4 <udd_ctrl_in_sent+0x64>
    36b4:	84 e0       	ldi	r24, 0x04	; 4
    36b6:	80 93 57 22 	sts	0x2257, r24
    36ba:	e4 e6       	ldi	r30, 0x64	; 100
    36bc:	f2 e2       	ldi	r31, 0x22	; 34
    36be:	02 e0       	ldi	r16, 0x02	; 2
    36c0:	06 93       	lac	Z, r16
    36c2:	38 c0       	rjmp	.+112    	; 0x3734 <udd_ctrl_in_sent+0xd4>
    36c4:	e0 91 ad 24 	lds	r30, 0x24AD
    36c8:	f0 91 ae 24 	lds	r31, 0x24AE
    36cc:	30 97       	sbiw	r30, 0x00	; 0
    36ce:	99 f0       	breq	.+38     	; 0x36f6 <udd_ctrl_in_sent+0x96>
    36d0:	09 95       	icall
    36d2:	88 23       	and	r24, r24
    36d4:	81 f0       	breq	.+32     	; 0x36f6 <udd_ctrl_in_sent+0x96>
    36d6:	10 92 53 22 	sts	0x2253, r1
    36da:	10 92 54 22 	sts	0x2254, r1
    36de:	c0 91 a9 24 	lds	r28, 0x24A9
    36e2:	d0 91 aa 24 	lds	r29, 0x24AA
    36e6:	c8 30       	cpi	r28, 0x08	; 8
    36e8:	d1 05       	cpc	r29, r1
    36ea:	28 f0       	brcs	.+10     	; 0x36f6 <udd_ctrl_in_sent+0x96>
    36ec:	10 92 a6 21 	sts	0x21A6, r1
    36f0:	c8 e0       	ldi	r28, 0x08	; 8
    36f2:	d0 e0       	ldi	r29, 0x00	; 0
    36f4:	03 c0       	rjmp	.+6      	; 0x36fc <udd_ctrl_in_sent+0x9c>
    36f6:	81 e0       	ldi	r24, 0x01	; 1
    36f8:	80 93 a6 21 	sts	0x21A6, r24
    36fc:	c0 93 6e 22 	sts	0x226E, r28
    3700:	d0 93 6f 22 	sts	0x226F, r29
    3704:	80 91 53 22 	lds	r24, 0x2253
    3708:	90 91 54 22 	lds	r25, 0x2254
    370c:	20 91 a7 24 	lds	r18, 0x24A7
    3710:	30 91 a8 24 	lds	r19, 0x24A8
    3714:	28 0f       	add	r18, r24
    3716:	39 1f       	adc	r19, r25
    3718:	20 93 70 22 	sts	0x2270, r18
    371c:	30 93 71 22 	sts	0x2271, r19
    3720:	c8 0f       	add	r28, r24
    3722:	d9 1f       	adc	r29, r25
    3724:	c0 93 53 22 	sts	0x2253, r28
    3728:	d0 93 54 22 	sts	0x2254, r29
    372c:	ec e6       	ldi	r30, 0x6C	; 108
    372e:	f2 e2       	ldi	r31, 0x22	; 34
    3730:	02 e0       	ldi	r16, 0x02	; 2
    3732:	06 93       	lac	Z, r16
    3734:	df 91       	pop	r29
    3736:	cf 91       	pop	r28
    3738:	0f 91       	pop	r16
    373a:	08 95       	ret

0000373c <udd_ep_get_size>:
    373c:	fc 01       	movw	r30, r24
    373e:	81 81       	ldd	r24, Z+1	; 0x01
    3740:	87 70       	andi	r24, 0x07	; 7
    3742:	90 e0       	ldi	r25, 0x00	; 0
    3744:	fc 01       	movw	r30, r24
    3746:	31 97       	sbiw	r30, 0x01	; 1
    3748:	e7 30       	cpi	r30, 0x07	; 7
    374a:	f1 05       	cpc	r31, r1
    374c:	18 f4       	brcc	.+6      	; 0x3754 <udd_ep_get_size+0x18>
    374e:	e2 50       	subi	r30, 0x02	; 2
    3750:	ff 4f       	sbci	r31, 0xFF	; 255
    3752:	6c c7       	rjmp	.+3800   	; 0x462c <__tablejump2__>
    3754:	88 e0       	ldi	r24, 0x08	; 8
    3756:	90 e0       	ldi	r25, 0x00	; 0
    3758:	08 95       	ret
    375a:	80 e2       	ldi	r24, 0x20	; 32
    375c:	90 e0       	ldi	r25, 0x00	; 0
    375e:	08 95       	ret
    3760:	80 e4       	ldi	r24, 0x40	; 64
    3762:	90 e0       	ldi	r25, 0x00	; 0
    3764:	08 95       	ret
    3766:	80 e8       	ldi	r24, 0x80	; 128
    3768:	90 e0       	ldi	r25, 0x00	; 0
    376a:	08 95       	ret
    376c:	80 e0       	ldi	r24, 0x00	; 0
    376e:	91 e0       	ldi	r25, 0x01	; 1
    3770:	08 95       	ret
    3772:	80 e0       	ldi	r24, 0x00	; 0
    3774:	92 e0       	ldi	r25, 0x02	; 2
    3776:	08 95       	ret
    3778:	8f ef       	ldi	r24, 0xFF	; 255
    377a:	93 e0       	ldi	r25, 0x03	; 3
    377c:	08 95       	ret
    377e:	80 e1       	ldi	r24, 0x10	; 16
    3780:	90 e0       	ldi	r25, 0x00	; 0
    3782:	08 95       	ret

00003784 <udd_ep_get_job>:
    3784:	28 2f       	mov	r18, r24
    3786:	2f 70       	andi	r18, 0x0F	; 15
    3788:	30 e0       	ldi	r19, 0x00	; 0
    378a:	22 0f       	add	r18, r18
    378c:	33 1f       	adc	r19, r19
    378e:	99 27       	eor	r25, r25
    3790:	87 fd       	sbrc	r24, 7
    3792:	90 95       	com	r25
    3794:	88 27       	eor	r24, r24
    3796:	99 0f       	add	r25, r25
    3798:	88 1f       	adc	r24, r24
    379a:	99 27       	eor	r25, r25
    379c:	82 0f       	add	r24, r18
    379e:	93 1f       	adc	r25, r19
    37a0:	02 97       	sbiw	r24, 0x02	; 2
    37a2:	9c 01       	movw	r18, r24
    37a4:	22 0f       	add	r18, r18
    37a6:	33 1f       	adc	r19, r19
    37a8:	22 0f       	add	r18, r18
    37aa:	33 1f       	adc	r19, r19
    37ac:	22 0f       	add	r18, r18
    37ae:	33 1f       	adc	r19, r19
    37b0:	82 0f       	add	r24, r18
    37b2:	93 1f       	adc	r25, r19
    37b4:	89 5d       	subi	r24, 0xD9	; 217
    37b6:	9d 4d       	sbci	r25, 0xDD	; 221
    37b8:	08 95       	ret

000037ba <udd_ctrl_interrupt_tc_setup>:
    37ba:	0f 93       	push	r16
    37bc:	cf 93       	push	r28
    37be:	80 91 cc 04 	lds	r24, 0x04CC
    37c2:	80 ff       	sbrs	r24, 0
    37c4:	62 c0       	rjmp	.+196    	; 0x388a <udd_ctrl_interrupt_tc_setup+0xd0>
    37c6:	81 e0       	ldi	r24, 0x01	; 1
    37c8:	80 93 cc 04 	sts	0x04CC, r24
    37cc:	e4 e6       	ldi	r30, 0x64	; 100
    37ce:	f2 e2       	ldi	r31, 0x22	; 34
    37d0:	00 e8       	ldi	r16, 0x80	; 128
    37d2:	06 93       	lac	Z, r16
    37d4:	ec e6       	ldi	r30, 0x6C	; 108
    37d6:	f2 e2       	ldi	r31, 0x22	; 34
    37d8:	00 e8       	ldi	r16, 0x80	; 128
    37da:	06 93       	lac	Z, r16
    37dc:	80 93 ca 04 	sts	0x04CA, r24
    37e0:	e4 e6       	ldi	r30, 0x64	; 100
    37e2:	f2 e2       	ldi	r31, 0x22	; 34
    37e4:	00 e1       	ldi	r16, 0x10	; 16
    37e6:	06 93       	lac	Z, r16
    37e8:	80 91 57 22 	lds	r24, 0x2257
    37ec:	88 23       	and	r24, r24
    37ee:	29 f0       	breq	.+10     	; 0x37fa <udd_ctrl_interrupt_tc_setup+0x40>
    37f0:	83 50       	subi	r24, 0x03	; 3
    37f2:	82 30       	cpi	r24, 0x02	; 2
    37f4:	08 f4       	brcc	.+2      	; 0x37f8 <udd_ctrl_interrupt_tc_setup+0x3e>
    37f6:	2c df       	rcall	.-424    	; 0x3650 <udd_ctrl_endofrequest>
    37f8:	e4 de       	rcall	.-568    	; 0x35c2 <udd_ctrl_init>
    37fa:	80 91 66 22 	lds	r24, 0x2266
    37fe:	90 91 67 22 	lds	r25, 0x2267
    3802:	08 97       	sbiw	r24, 0x08	; 8
    3804:	09 f0       	breq	.+2      	; 0x3808 <udd_ctrl_interrupt_tc_setup+0x4e>
    3806:	43 c0       	rjmp	.+134    	; 0x388e <udd_ctrl_interrupt_tc_setup+0xd4>
    3808:	88 e0       	ldi	r24, 0x08	; 8
    380a:	eb e4       	ldi	r30, 0x4B	; 75
    380c:	f2 e2       	ldi	r31, 0x22	; 34
    380e:	af e9       	ldi	r26, 0x9F	; 159
    3810:	b4 e2       	ldi	r27, 0x24	; 36
    3812:	01 90       	ld	r0, Z+
    3814:	0d 92       	st	X+, r0
    3816:	8a 95       	dec	r24
    3818:	e1 f7       	brne	.-8      	; 0x3812 <udd_ctrl_interrupt_tc_setup+0x58>
    381a:	e8 ec       	ldi	r30, 0xC8	; 200
    381c:	f4 e0       	ldi	r31, 0x04	; 4
    381e:	80 81       	ld	r24, Z
    3820:	80 62       	ori	r24, 0x20	; 32
    3822:	80 83       	st	Z, r24
    3824:	80 81       	ld	r24, Z
    3826:	80 62       	ori	r24, 0x20	; 32
    3828:	80 83       	st	Z, r24
    382a:	28 db       	rcall	.-2480   	; 0x2e7c <udc_process_setup>
    382c:	c8 2f       	mov	r28, r24
    382e:	81 11       	cpse	r24, r1
    3830:	03 c0       	rjmp	.+6      	; 0x3838 <udd_ctrl_interrupt_tc_setup+0x7e>
    3832:	f2 de       	rcall	.-540    	; 0x3618 <udd_ctrl_stall_data>
    3834:	c1 e0       	ldi	r28, 0x01	; 1
    3836:	2c c0       	rjmp	.+88     	; 0x3890 <udd_ctrl_interrupt_tc_setup+0xd6>
    3838:	80 91 9f 24 	lds	r24, 0x249F
    383c:	88 23       	and	r24, r24
    383e:	6c f4       	brge	.+26     	; 0x385a <udd_ctrl_interrupt_tc_setup+0xa0>
    3840:	10 92 55 22 	sts	0x2255, r1
    3844:	10 92 56 22 	sts	0x2256, r1
    3848:	10 92 53 22 	sts	0x2253, r1
    384c:	10 92 54 22 	sts	0x2254, r1
    3850:	82 e0       	ldi	r24, 0x02	; 2
    3852:	80 93 57 22 	sts	0x2257, r24
    3856:	04 df       	rcall	.-504    	; 0x3660 <udd_ctrl_in_sent>
    3858:	1b c0       	rjmp	.+54     	; 0x3890 <udd_ctrl_interrupt_tc_setup+0xd6>
    385a:	20 91 a5 24 	lds	r18, 0x24A5
    385e:	30 91 a6 24 	lds	r19, 0x24A6
    3862:	23 2b       	or	r18, r19
    3864:	11 f4       	brne	.+4      	; 0x386a <udd_ctrl_interrupt_tc_setup+0xb0>
    3866:	e6 de       	rcall	.-564    	; 0x3634 <udd_ctrl_send_zlp_in>
    3868:	13 c0       	rjmp	.+38     	; 0x3890 <udd_ctrl_interrupt_tc_setup+0xd6>
    386a:	10 92 55 22 	sts	0x2255, r1
    386e:	10 92 56 22 	sts	0x2256, r1
    3872:	10 92 53 22 	sts	0x2253, r1
    3876:	10 92 54 22 	sts	0x2254, r1
    387a:	81 e0       	ldi	r24, 0x01	; 1
    387c:	80 93 57 22 	sts	0x2257, r24
    3880:	e4 e6       	ldi	r30, 0x64	; 100
    3882:	f2 e2       	ldi	r31, 0x22	; 34
    3884:	02 e0       	ldi	r16, 0x02	; 2
    3886:	06 93       	lac	Z, r16
    3888:	03 c0       	rjmp	.+6      	; 0x3890 <udd_ctrl_interrupt_tc_setup+0xd6>
    388a:	c0 e0       	ldi	r28, 0x00	; 0
    388c:	01 c0       	rjmp	.+2      	; 0x3890 <udd_ctrl_interrupt_tc_setup+0xd6>
    388e:	c1 e0       	ldi	r28, 0x01	; 1
    3890:	8c 2f       	mov	r24, r28
    3892:	cf 91       	pop	r28
    3894:	0f 91       	pop	r16
    3896:	08 95       	ret

00003898 <udd_ep_trans_complet>:
    3898:	bf 92       	push	r11
    389a:	cf 92       	push	r12
    389c:	df 92       	push	r13
    389e:	ef 92       	push	r14
    38a0:	ff 92       	push	r15
    38a2:	0f 93       	push	r16
    38a4:	1f 93       	push	r17
    38a6:	cf 93       	push	r28
    38a8:	df 93       	push	r29
    38aa:	b8 2e       	mov	r11, r24
    38ac:	6b df       	rcall	.-298    	; 0x3784 <udd_ep_get_job>
    38ae:	ec 01       	movw	r28, r24
    38b0:	1b 2d       	mov	r17, r11
    38b2:	11 1f       	adc	r17, r17
    38b4:	11 27       	eor	r17, r17
    38b6:	11 1f       	adc	r17, r17
    38b8:	8b 2d       	mov	r24, r11
    38ba:	8f 70       	andi	r24, 0x0F	; 15
    38bc:	e8 2e       	mov	r14, r24
    38be:	f1 2c       	mov	r15, r1
    38c0:	ee 0c       	add	r14, r14
    38c2:	ff 1c       	adc	r15, r15
    38c4:	e1 0e       	add	r14, r17
    38c6:	f1 1c       	adc	r15, r1
    38c8:	c7 01       	movw	r24, r14
    38ca:	88 0f       	add	r24, r24
    38cc:	99 1f       	adc	r25, r25
    38ce:	88 0f       	add	r24, r24
    38d0:	99 1f       	adc	r25, r25
    38d2:	88 0f       	add	r24, r24
    38d4:	99 1f       	adc	r25, r25
    38d6:	9c 01       	movw	r18, r24
    38d8:	2c 59       	subi	r18, 0x9C	; 156
    38da:	3d 4d       	sbci	r19, 0xDD	; 221
    38dc:	79 01       	movw	r14, r18
    38de:	c9 01       	movw	r24, r18
    38e0:	2d df       	rcall	.-422    	; 0x373c <udd_ep_get_size>
    38e2:	6c 01       	movw	r12, r24
    38e4:	11 23       	and	r17, r17
    38e6:	09 f4       	brne	.+2      	; 0x38ea <udd_ep_trans_complet+0x52>
    38e8:	59 c0       	rjmp	.+178    	; 0x399c <udd_ep_trans_complet+0x104>
    38ea:	d7 01       	movw	r26, r14
    38ec:	16 96       	adiw	r26, 0x06	; 6
    38ee:	2d 91       	ld	r18, X+
    38f0:	3c 91       	ld	r19, X
    38f2:	17 97       	sbiw	r26, 0x07	; 7
    38f4:	8d 81       	ldd	r24, Y+5	; 0x05
    38f6:	9e 81       	ldd	r25, Y+6	; 0x06
    38f8:	28 0f       	add	r18, r24
    38fa:	39 1f       	adc	r19, r25
    38fc:	2d 83       	std	Y+5, r18	; 0x05
    38fe:	3e 83       	std	Y+6, r19	; 0x06
    3900:	8b 81       	ldd	r24, Y+3	; 0x03
    3902:	9c 81       	ldd	r25, Y+4	; 0x04
    3904:	28 17       	cp	r18, r24
    3906:	39 07       	cpc	r19, r25
    3908:	b9 f1       	breq	.+110    	; 0x3978 <udd_ep_trans_complet+0xe0>
    390a:	fc 01       	movw	r30, r24
    390c:	e2 1b       	sub	r30, r18
    390e:	f3 0b       	sbc	r31, r19
    3910:	9f 01       	movw	r18, r30
    3912:	21 15       	cp	r18, r1
    3914:	f4 e0       	ldi	r31, 0x04	; 4
    3916:	3f 07       	cpc	r19, r31
    3918:	38 f0       	brcs	.+14     	; 0x3928 <udd_ep_trans_complet+0x90>
    391a:	2f ef       	ldi	r18, 0xFF	; 255
    391c:	33 e0       	ldi	r19, 0x03	; 3
    391e:	c9 01       	movw	r24, r18
    3920:	b6 01       	movw	r22, r12
    3922:	4e d6       	rcall	.+3228   	; 0x45c0 <__udivmodhi4>
    3924:	28 1b       	sub	r18, r24
    3926:	39 0b       	sbc	r19, r25
    3928:	88 81       	ld	r24, Y
    392a:	81 ff       	sbrs	r24, 1
    392c:	09 c0       	rjmp	.+18     	; 0x3940 <udd_ep_trans_complet+0xa8>
    392e:	c9 01       	movw	r24, r18
    3930:	b6 01       	movw	r22, r12
    3932:	46 d6       	rcall	.+3212   	; 0x45c0 <__udivmodhi4>
    3934:	41 e0       	ldi	r20, 0x01	; 1
    3936:	89 2b       	or	r24, r25
    3938:	09 f0       	breq	.+2      	; 0x393c <udd_ep_trans_complet+0xa4>
    393a:	40 e0       	ldi	r20, 0x00	; 0
    393c:	94 2f       	mov	r25, r20
    393e:	01 c0       	rjmp	.+2      	; 0x3942 <udd_ep_trans_complet+0xaa>
    3940:	90 e0       	ldi	r25, 0x00	; 0
    3942:	88 81       	ld	r24, Y
    3944:	90 fb       	bst	r25, 0
    3946:	81 f9       	bld	r24, 1
    3948:	88 83       	st	Y, r24
    394a:	d7 01       	movw	r26, r14
    394c:	16 96       	adiw	r26, 0x06	; 6
    394e:	1d 92       	st	X+, r1
    3950:	1c 92       	st	X, r1
    3952:	17 97       	sbiw	r26, 0x07	; 7
    3954:	12 96       	adiw	r26, 0x02	; 2
    3956:	2d 93       	st	X+, r18
    3958:	3c 93       	st	X, r19
    395a:	13 97       	sbiw	r26, 0x03	; 3
    395c:	29 81       	ldd	r18, Y+1	; 0x01
    395e:	3a 81       	ldd	r19, Y+2	; 0x02
    3960:	8d 81       	ldd	r24, Y+5	; 0x05
    3962:	9e 81       	ldd	r25, Y+6	; 0x06
    3964:	82 0f       	add	r24, r18
    3966:	93 1f       	adc	r25, r19
    3968:	14 96       	adiw	r26, 0x04	; 4
    396a:	8d 93       	st	X+, r24
    396c:	9c 93       	st	X, r25
    396e:	15 97       	sbiw	r26, 0x05	; 5
    3970:	f7 01       	movw	r30, r14
    3972:	02 e0       	ldi	r16, 0x02	; 2
    3974:	06 93       	lac	Z, r16
    3976:	94 c0       	rjmp	.+296    	; 0x3aa0 <udd_ep_trans_complet+0x208>
    3978:	88 81       	ld	r24, Y
    397a:	81 ff       	sbrs	r24, 1
    397c:	83 c0       	rjmp	.+262    	; 0x3a84 <udd_ep_trans_complet+0x1ec>
    397e:	8d 7f       	andi	r24, 0xFD	; 253
    3980:	88 83       	st	Y, r24
    3982:	d7 01       	movw	r26, r14
    3984:	16 96       	adiw	r26, 0x06	; 6
    3986:	1d 92       	st	X+, r1
    3988:	1c 92       	st	X, r1
    398a:	17 97       	sbiw	r26, 0x07	; 7
    398c:	12 96       	adiw	r26, 0x02	; 2
    398e:	1d 92       	st	X+, r1
    3990:	1c 92       	st	X, r1
    3992:	13 97       	sbiw	r26, 0x03	; 3
    3994:	f7 01       	movw	r30, r14
    3996:	02 e0       	ldi	r16, 0x02	; 2
    3998:	06 93       	lac	Z, r16
    399a:	82 c0       	rjmp	.+260    	; 0x3aa0 <udd_ep_trans_complet+0x208>
    399c:	d7 01       	movw	r26, r14
    399e:	12 96       	adiw	r26, 0x02	; 2
    39a0:	0d 91       	ld	r16, X+
    39a2:	1c 91       	ld	r17, X
    39a4:	13 97       	sbiw	r26, 0x03	; 3
    39a6:	88 81       	ld	r24, Y
    39a8:	82 ff       	sbrs	r24, 2
    39aa:	13 c0       	rjmp	.+38     	; 0x39d2 <udd_ep_trans_complet+0x13a>
    39ac:	e9 81       	ldd	r30, Y+1	; 0x01
    39ae:	fa 81       	ldd	r31, Y+2	; 0x02
    39b0:	2d 81       	ldd	r18, Y+5	; 0x05
    39b2:	3e 81       	ldd	r19, Y+6	; 0x06
    39b4:	8b 81       	ldd	r24, Y+3	; 0x03
    39b6:	9c 81       	ldd	r25, Y+4	; 0x04
    39b8:	b6 01       	movw	r22, r12
    39ba:	02 d6       	rcall	.+3076   	; 0x45c0 <__udivmodhi4>
    39bc:	b0 e4       	ldi	r27, 0x40	; 64
    39be:	bb 9e       	mul	r11, r27
    39c0:	b0 01       	movw	r22, r0
    39c2:	11 24       	eor	r1, r1
    39c4:	69 59       	subi	r22, 0x99	; 153
    39c6:	7e 4d       	sbci	r23, 0xDE	; 222
    39c8:	ac 01       	movw	r20, r24
    39ca:	cf 01       	movw	r24, r30
    39cc:	82 0f       	add	r24, r18
    39ce:	93 1f       	adc	r25, r19
    39d0:	33 d6       	rcall	.+3174   	; 0x4638 <memcpy>
    39d2:	2d 81       	ldd	r18, Y+5	; 0x05
    39d4:	3e 81       	ldd	r19, Y+6	; 0x06
    39d6:	20 0f       	add	r18, r16
    39d8:	31 1f       	adc	r19, r17
    39da:	2d 83       	std	Y+5, r18	; 0x05
    39dc:	3e 83       	std	Y+6, r19	; 0x06
    39de:	eb 81       	ldd	r30, Y+3	; 0x03
    39e0:	fc 81       	ldd	r31, Y+4	; 0x04
    39e2:	e2 17       	cp	r30, r18
    39e4:	f3 07       	cpc	r31, r19
    39e6:	10 f4       	brcc	.+4      	; 0x39ec <udd_ep_trans_complet+0x154>
    39e8:	ed 83       	std	Y+5, r30	; 0x05
    39ea:	fe 83       	std	Y+6, r31	; 0x06
    39ec:	d7 01       	movw	r26, r14
    39ee:	16 96       	adiw	r26, 0x06	; 6
    39f0:	8d 91       	ld	r24, X+
    39f2:	9c 91       	ld	r25, X
    39f4:	17 97       	sbiw	r26, 0x07	; 7
    39f6:	80 17       	cp	r24, r16
    39f8:	91 07       	cpc	r25, r17
    39fa:	09 f0       	breq	.+2      	; 0x39fe <udd_ep_trans_complet+0x166>
    39fc:	43 c0       	rjmp	.+134    	; 0x3a84 <udd_ep_trans_complet+0x1ec>
    39fe:	8d 81       	ldd	r24, Y+5	; 0x05
    3a00:	9e 81       	ldd	r25, Y+6	; 0x06
    3a02:	e8 17       	cp	r30, r24
    3a04:	f9 07       	cpc	r31, r25
    3a06:	09 f4       	brne	.+2      	; 0x3a0a <udd_ep_trans_complet+0x172>
    3a08:	3d c0       	rjmp	.+122    	; 0x3a84 <udd_ep_trans_complet+0x1ec>
    3a0a:	e8 1b       	sub	r30, r24
    3a0c:	f9 0b       	sbc	r31, r25
    3a0e:	e1 15       	cp	r30, r1
    3a10:	b4 e0       	ldi	r27, 0x04	; 4
    3a12:	fb 07       	cpc	r31, r27
    3a14:	40 f0       	brcs	.+16     	; 0x3a26 <udd_ep_trans_complet+0x18e>
    3a16:	ef ef       	ldi	r30, 0xFF	; 255
    3a18:	f3 e0       	ldi	r31, 0x03	; 3
    3a1a:	cf 01       	movw	r24, r30
    3a1c:	b6 01       	movw	r22, r12
    3a1e:	d0 d5       	rcall	.+2976   	; 0x45c0 <__udivmodhi4>
    3a20:	e8 1b       	sub	r30, r24
    3a22:	f9 0b       	sbc	r31, r25
    3a24:	05 c0       	rjmp	.+10     	; 0x3a30 <udd_ep_trans_complet+0x198>
    3a26:	cf 01       	movw	r24, r30
    3a28:	b6 01       	movw	r22, r12
    3a2a:	ca d5       	rcall	.+2964   	; 0x45c0 <__udivmodhi4>
    3a2c:	e8 1b       	sub	r30, r24
    3a2e:	f9 0b       	sbc	r31, r25
    3a30:	d7 01       	movw	r26, r14
    3a32:	12 96       	adiw	r26, 0x02	; 2
    3a34:	1d 92       	st	X+, r1
    3a36:	1c 92       	st	X, r1
    3a38:	13 97       	sbiw	r26, 0x03	; 3
    3a3a:	ec 15       	cp	r30, r12
    3a3c:	fd 05       	cpc	r31, r13
    3a3e:	78 f4       	brcc	.+30     	; 0x3a5e <udd_ep_trans_complet+0x1c6>
    3a40:	88 81       	ld	r24, Y
    3a42:	84 60       	ori	r24, 0x04	; 4
    3a44:	88 83       	st	Y, r24
    3a46:	b0 e4       	ldi	r27, 0x40	; 64
    3a48:	bb 9e       	mul	r11, r27
    3a4a:	c0 01       	movw	r24, r0
    3a4c:	11 24       	eor	r1, r1
    3a4e:	89 59       	subi	r24, 0x99	; 153
    3a50:	9e 4d       	sbci	r25, 0xDE	; 222
    3a52:	f7 01       	movw	r30, r14
    3a54:	84 83       	std	Z+4, r24	; 0x04
    3a56:	95 83       	std	Z+5, r25	; 0x05
    3a58:	c6 82       	std	Z+6, r12	; 0x06
    3a5a:	d7 82       	std	Z+7, r13	; 0x07
    3a5c:	0f c0       	rjmp	.+30     	; 0x3a7c <udd_ep_trans_complet+0x1e4>
    3a5e:	29 81       	ldd	r18, Y+1	; 0x01
    3a60:	3a 81       	ldd	r19, Y+2	; 0x02
    3a62:	8d 81       	ldd	r24, Y+5	; 0x05
    3a64:	9e 81       	ldd	r25, Y+6	; 0x06
    3a66:	82 0f       	add	r24, r18
    3a68:	93 1f       	adc	r25, r19
    3a6a:	d7 01       	movw	r26, r14
    3a6c:	14 96       	adiw	r26, 0x04	; 4
    3a6e:	8d 93       	st	X+, r24
    3a70:	9c 93       	st	X, r25
    3a72:	15 97       	sbiw	r26, 0x05	; 5
    3a74:	16 96       	adiw	r26, 0x06	; 6
    3a76:	ed 93       	st	X+, r30
    3a78:	fc 93       	st	X, r31
    3a7a:	17 97       	sbiw	r26, 0x07	; 7
    3a7c:	f7 01       	movw	r30, r14
    3a7e:	02 e0       	ldi	r16, 0x02	; 2
    3a80:	06 93       	lac	Z, r16
    3a82:	0e c0       	rjmp	.+28     	; 0x3aa0 <udd_ep_trans_complet+0x208>
    3a84:	88 81       	ld	r24, Y
    3a86:	80 ff       	sbrs	r24, 0
    3a88:	0b c0       	rjmp	.+22     	; 0x3aa0 <udd_ep_trans_complet+0x208>
    3a8a:	8e 7f       	andi	r24, 0xFE	; 254
    3a8c:	88 83       	st	Y, r24
    3a8e:	ef 81       	ldd	r30, Y+7	; 0x07
    3a90:	f8 85       	ldd	r31, Y+8	; 0x08
    3a92:	30 97       	sbiw	r30, 0x00	; 0
    3a94:	29 f0       	breq	.+10     	; 0x3aa0 <udd_ep_trans_complet+0x208>
    3a96:	6d 81       	ldd	r22, Y+5	; 0x05
    3a98:	7e 81       	ldd	r23, Y+6	; 0x06
    3a9a:	4b 2d       	mov	r20, r11
    3a9c:	80 e0       	ldi	r24, 0x00	; 0
    3a9e:	09 95       	icall
    3aa0:	df 91       	pop	r29
    3aa2:	cf 91       	pop	r28
    3aa4:	1f 91       	pop	r17
    3aa6:	0f 91       	pop	r16
    3aa8:	ff 90       	pop	r15
    3aaa:	ef 90       	pop	r14
    3aac:	df 90       	pop	r13
    3aae:	cf 90       	pop	r12
    3ab0:	bf 90       	pop	r11
    3ab2:	08 95       	ret

00003ab4 <udd_disable>:
    3ab4:	cf 93       	push	r28
    3ab6:	cf b7       	in	r28, 0x3f	; 63
    3ab8:	f8 94       	cli
    3aba:	e1 ec       	ldi	r30, 0xC1	; 193
    3abc:	f4 e0       	ldi	r31, 0x04	; 4
    3abe:	80 81       	ld	r24, Z
    3ac0:	8e 7f       	andi	r24, 0xFE	; 254
    3ac2:	80 83       	st	Z, r24
    3ac4:	10 92 c0 04 	sts	0x04C0, r1
    3ac8:	10 82       	st	Z, r1
    3aca:	0e 94 97 14 	call	0x292e	; 0x292e <sysclk_disable_usb>
    3ace:	80 e0       	ldi	r24, 0x00	; 0
    3ad0:	59 dd       	rcall	.-1358   	; 0x3584 <udd_sleep_mode>
    3ad2:	8f b7       	in	r24, 0x3f	; 63
    3ad4:	f8 94       	cli
    3ad6:	ee e9       	ldi	r30, 0x9E	; 158
    3ad8:	f4 e2       	ldi	r31, 0x24	; 36
    3ada:	90 81       	ld	r25, Z
    3adc:	91 50       	subi	r25, 0x01	; 1
    3ade:	90 83       	st	Z, r25
    3ae0:	8f bf       	out	0x3f, r24	; 63
    3ae2:	cf bf       	out	0x3f, r28	; 63
    3ae4:	cf 91       	pop	r28
    3ae6:	08 95       	ret

00003ae8 <udd_attach>:
    3ae8:	cf 93       	push	r28
    3aea:	cf b7       	in	r28, 0x3f	; 63
    3aec:	f8 94       	cli
    3aee:	81 e0       	ldi	r24, 0x01	; 1
    3af0:	49 dd       	rcall	.-1390   	; 0x3584 <udd_sleep_mode>
    3af2:	ea ec       	ldi	r30, 0xCA	; 202
    3af4:	f4 e0       	ldi	r31, 0x04	; 4
    3af6:	80 e4       	ldi	r24, 0x40	; 64
    3af8:	80 83       	st	Z, r24
    3afa:	80 e2       	ldi	r24, 0x20	; 32
    3afc:	80 83       	st	Z, r24
    3afe:	e1 ec       	ldi	r30, 0xC1	; 193
    3b00:	f4 e0       	ldi	r31, 0x04	; 4
    3b02:	80 81       	ld	r24, Z
    3b04:	81 60       	ori	r24, 0x01	; 1
    3b06:	80 83       	st	Z, r24
    3b08:	a9 ec       	ldi	r26, 0xC9	; 201
    3b0a:	b4 e0       	ldi	r27, 0x04	; 4
    3b0c:	8c 91       	ld	r24, X
    3b0e:	82 60       	ori	r24, 0x02	; 2
    3b10:	8c 93       	st	X, r24
    3b12:	e8 ec       	ldi	r30, 0xC8	; 200
    3b14:	f4 e0       	ldi	r31, 0x04	; 4
    3b16:	80 81       	ld	r24, Z
    3b18:	80 64       	ori	r24, 0x40	; 64
    3b1a:	80 83       	st	Z, r24
    3b1c:	8c 91       	ld	r24, X
    3b1e:	81 60       	ori	r24, 0x01	; 1
    3b20:	8c 93       	st	X, r24
    3b22:	80 81       	ld	r24, Z
    3b24:	80 68       	ori	r24, 0x80	; 128
    3b26:	80 83       	st	Z, r24
    3b28:	cf bf       	out	0x3f, r28	; 63
    3b2a:	cf 91       	pop	r28
    3b2c:	08 95       	ret

00003b2e <udd_enable>:
    3b2e:	cf 93       	push	r28
    3b30:	df 93       	push	r29
    3b32:	c0 e6       	ldi	r28, 0x60	; 96
    3b34:	d0 e0       	ldi	r29, 0x00	; 0
    3b36:	18 82       	st	Y, r1
    3b38:	80 e3       	ldi	r24, 0x30	; 48
    3b3a:	0e 94 61 14 	call	0x28c2	; 0x28c2 <sysclk_enable_usb>
    3b3e:	e0 ec       	ldi	r30, 0xC0	; 192
    3b40:	f4 e0       	ldi	r31, 0x04	; 4
    3b42:	80 81       	ld	r24, Z
    3b44:	80 64       	ori	r24, 0x40	; 64
    3b46:	80 83       	st	Z, r24
    3b48:	81 e0       	ldi	r24, 0x01	; 1
    3b4a:	88 83       	st	Y, r24
    3b4c:	cf b7       	in	r28, 0x3f	; 63
    3b4e:	f8 94       	cli
    3b50:	10 92 65 22 	sts	0x2265, r1
    3b54:	10 92 6d 22 	sts	0x226D, r1
    3b58:	10 92 75 22 	sts	0x2275, r1
    3b5c:	10 92 7d 22 	sts	0x227D, r1
    3b60:	10 92 85 22 	sts	0x2285, r1
    3b64:	10 92 8d 22 	sts	0x228D, r1
    3b68:	e7 e2       	ldi	r30, 0x27	; 39
    3b6a:	f2 e2       	ldi	r31, 0x22	; 34
    3b6c:	80 81       	ld	r24, Z
    3b6e:	8e 7f       	andi	r24, 0xFE	; 254
    3b70:	80 83       	st	Z, r24
    3b72:	e0 e3       	ldi	r30, 0x30	; 48
    3b74:	f2 e2       	ldi	r31, 0x22	; 34
    3b76:	80 81       	ld	r24, Z
    3b78:	8e 7f       	andi	r24, 0xFE	; 254
    3b7a:	80 83       	st	Z, r24
    3b7c:	e9 e3       	ldi	r30, 0x39	; 57
    3b7e:	f2 e2       	ldi	r31, 0x22	; 34
    3b80:	80 81       	ld	r24, Z
    3b82:	8e 7f       	andi	r24, 0xFE	; 254
    3b84:	80 83       	st	Z, r24
    3b86:	e2 e4       	ldi	r30, 0x42	; 66
    3b88:	f2 e2       	ldi	r31, 0x22	; 34
    3b8a:	80 81       	ld	r24, Z
    3b8c:	8e 7f       	andi	r24, 0xFE	; 254
    3b8e:	80 83       	st	Z, r24
    3b90:	6a e1       	ldi	r22, 0x1A	; 26
    3b92:	70 e0       	ldi	r23, 0x00	; 0
    3b94:	82 e0       	ldi	r24, 0x02	; 2
    3b96:	ec dc       	rcall	.-1576   	; 0x3570 <nvm_read_byte>
    3b98:	8f 3f       	cpi	r24, 0xFF	; 255
    3b9a:	19 f0       	breq	.+6      	; 0x3ba2 <udd_enable+0x74>
    3b9c:	80 93 fa 04 	sts	0x04FA, r24
    3ba0:	03 c0       	rjmp	.+6      	; 0x3ba8 <udd_enable+0x7a>
    3ba2:	8f e1       	ldi	r24, 0x1F	; 31
    3ba4:	80 93 fa 04 	sts	0x04FA, r24
    3ba8:	6b e1       	ldi	r22, 0x1B	; 27
    3baa:	70 e0       	ldi	r23, 0x00	; 0
    3bac:	82 e0       	ldi	r24, 0x02	; 2
    3bae:	e0 dc       	rcall	.-1600   	; 0x3570 <nvm_read_byte>
    3bb0:	8f 3f       	cpi	r24, 0xFF	; 255
    3bb2:	19 f0       	breq	.+6      	; 0x3bba <udd_enable+0x8c>
    3bb4:	80 93 fb 04 	sts	0x04FB, r24
    3bb8:	03 c0       	rjmp	.+6      	; 0x3bc0 <udd_enable+0x92>
    3bba:	8f e1       	ldi	r24, 0x1F	; 31
    3bbc:	80 93 fb 04 	sts	0x04FB, r24
    3bc0:	e0 ec       	ldi	r30, 0xC0	; 192
    3bc2:	f4 e0       	ldi	r31, 0x04	; 4
    3bc4:	80 81       	ld	r24, Z
    3bc6:	82 60       	ori	r24, 0x02	; 2
    3bc8:	80 83       	st	Z, r24
    3bca:	80 81       	ld	r24, Z
    3bcc:	80 68       	ori	r24, 0x80	; 128
    3bce:	80 83       	st	Z, r24
    3bd0:	80 81       	ld	r24, Z
    3bd2:	80 61       	ori	r24, 0x10	; 16
    3bd4:	80 83       	st	Z, r24
    3bd6:	84 e6       	ldi	r24, 0x64	; 100
    3bd8:	92 e2       	ldi	r25, 0x22	; 34
    3bda:	86 83       	std	Z+6, r24	; 0x06
    3bdc:	97 83       	std	Z+7, r25	; 0x07
    3bde:	80 81       	ld	r24, Z
    3be0:	80 62       	ori	r24, 0x20	; 32
    3be2:	80 83       	st	Z, r24
    3be4:	8f ef       	ldi	r24, 0xFF	; 255
    3be6:	80 93 c5 04 	sts	0x04C5, r24
    3bea:	e8 ec       	ldi	r30, 0xC8	; 200
    3bec:	f4 e0       	ldi	r31, 0x04	; 4
    3bee:	80 81       	ld	r24, Z
    3bf0:	81 60       	ori	r24, 0x01	; 1
    3bf2:	80 83       	st	Z, r24
    3bf4:	10 92 98 22 	sts	0x2298, r1
    3bf8:	8f b7       	in	r24, 0x3f	; 63
    3bfa:	f8 94       	cli
    3bfc:	ee e9       	ldi	r30, 0x9E	; 158
    3bfe:	f4 e2       	ldi	r31, 0x24	; 36
    3c00:	90 81       	ld	r25, Z
    3c02:	9f 5f       	subi	r25, 0xFF	; 255
    3c04:	90 83       	st	Z, r25
    3c06:	8f bf       	out	0x3f, r24	; 63
    3c08:	6f df       	rcall	.-290    	; 0x3ae8 <udd_attach>
    3c0a:	cf bf       	out	0x3f, r28	; 63
    3c0c:	df 91       	pop	r29
    3c0e:	cf 91       	pop	r28
    3c10:	08 95       	ret

00003c12 <udd_set_address>:
    3c12:	80 93 c3 04 	sts	0x04C3, r24
    3c16:	08 95       	ret

00003c18 <udd_getaddress>:
    3c18:	80 91 c3 04 	lds	r24, 0x04C3
    3c1c:	08 95       	ret

00003c1e <udd_set_setup_payload>:
    3c1e:	80 93 a7 24 	sts	0x24A7, r24
    3c22:	90 93 a8 24 	sts	0x24A8, r25
    3c26:	60 93 a9 24 	sts	0x24A9, r22
    3c2a:	70 93 aa 24 	sts	0x24AA, r23
    3c2e:	08 95       	ret

00003c30 <udd_ep_alloc>:
    3c30:	e8 2f       	mov	r30, r24
    3c32:	ef 70       	andi	r30, 0x0F	; 15
    3c34:	f0 e0       	ldi	r31, 0x00	; 0
    3c36:	ee 0f       	add	r30, r30
    3c38:	ff 1f       	adc	r31, r31
    3c3a:	99 27       	eor	r25, r25
    3c3c:	87 fd       	sbrc	r24, 7
    3c3e:	90 95       	com	r25
    3c40:	88 27       	eor	r24, r24
    3c42:	99 0f       	add	r25, r25
    3c44:	88 1f       	adc	r24, r24
    3c46:	99 27       	eor	r25, r25
    3c48:	e8 0f       	add	r30, r24
    3c4a:	f9 1f       	adc	r31, r25
    3c4c:	ee 0f       	add	r30, r30
    3c4e:	ff 1f       	adc	r31, r31
    3c50:	ee 0f       	add	r30, r30
    3c52:	ff 1f       	adc	r31, r31
    3c54:	ee 0f       	add	r30, r30
    3c56:	ff 1f       	adc	r31, r31
    3c58:	ec 59       	subi	r30, 0x9C	; 156
    3c5a:	fd 4d       	sbci	r31, 0xDD	; 221
    3c5c:	81 81       	ldd	r24, Z+1	; 0x01
    3c5e:	80 7c       	andi	r24, 0xC0	; 192
    3c60:	09 f0       	breq	.+2      	; 0x3c64 <udd_ep_alloc+0x34>
    3c62:	43 c0       	rjmp	.+134    	; 0x3cea <udd_ep_alloc+0xba>
    3c64:	63 70       	andi	r22, 0x03	; 3
    3c66:	61 30       	cpi	r22, 0x01	; 1
    3c68:	29 f0       	breq	.+10     	; 0x3c74 <udd_ep_alloc+0x44>
    3c6a:	10 f4       	brcc	.+4      	; 0x3c70 <udd_ep_alloc+0x40>
    3c6c:	80 e4       	ldi	r24, 0x40	; 64
    3c6e:	03 c0       	rjmp	.+6      	; 0x3c76 <udd_ep_alloc+0x46>
    3c70:	80 e8       	ldi	r24, 0x80	; 128
    3c72:	01 c0       	rjmp	.+2      	; 0x3c76 <udd_ep_alloc+0x46>
    3c74:	80 ec       	ldi	r24, 0xC0	; 192
    3c76:	40 38       	cpi	r20, 0x80	; 128
    3c78:	51 05       	cpc	r21, r1
    3c7a:	e1 f0       	breq	.+56     	; 0x3cb4 <udd_ep_alloc+0x84>
    3c7c:	50 f4       	brcc	.+20     	; 0x3c92 <udd_ep_alloc+0x62>
    3c7e:	40 32       	cpi	r20, 0x20	; 32
    3c80:	51 05       	cpc	r21, r1
    3c82:	a1 f0       	breq	.+40     	; 0x3cac <udd_ep_alloc+0x7c>
    3c84:	40 34       	cpi	r20, 0x40	; 64
    3c86:	51 05       	cpc	r21, r1
    3c88:	99 f0       	breq	.+38     	; 0x3cb0 <udd_ep_alloc+0x80>
    3c8a:	40 31       	cpi	r20, 0x10	; 16
    3c8c:	51 05       	cpc	r21, r1
    3c8e:	61 f4       	brne	.+24     	; 0x3ca8 <udd_ep_alloc+0x78>
    3c90:	19 c0       	rjmp	.+50     	; 0x3cc4 <udd_ep_alloc+0x94>
    3c92:	41 15       	cp	r20, r1
    3c94:	92 e0       	ldi	r25, 0x02	; 2
    3c96:	59 07       	cpc	r21, r25
    3c98:	89 f0       	breq	.+34     	; 0x3cbc <udd_ep_alloc+0x8c>
    3c9a:	4f 3f       	cpi	r20, 0xFF	; 255
    3c9c:	93 e0       	ldi	r25, 0x03	; 3
    3c9e:	59 07       	cpc	r21, r25
    3ca0:	79 f0       	breq	.+30     	; 0x3cc0 <udd_ep_alloc+0x90>
    3ca2:	41 15       	cp	r20, r1
    3ca4:	51 40       	sbci	r21, 0x01	; 1
    3ca6:	41 f0       	breq	.+16     	; 0x3cb8 <udd_ep_alloc+0x88>
    3ca8:	20 e0       	ldi	r18, 0x00	; 0
    3caa:	0d c0       	rjmp	.+26     	; 0x3cc6 <udd_ep_alloc+0x96>
    3cac:	22 e0       	ldi	r18, 0x02	; 2
    3cae:	0b c0       	rjmp	.+22     	; 0x3cc6 <udd_ep_alloc+0x96>
    3cb0:	23 e0       	ldi	r18, 0x03	; 3
    3cb2:	09 c0       	rjmp	.+18     	; 0x3cc6 <udd_ep_alloc+0x96>
    3cb4:	24 e0       	ldi	r18, 0x04	; 4
    3cb6:	07 c0       	rjmp	.+14     	; 0x3cc6 <udd_ep_alloc+0x96>
    3cb8:	25 e0       	ldi	r18, 0x05	; 5
    3cba:	05 c0       	rjmp	.+10     	; 0x3cc6 <udd_ep_alloc+0x96>
    3cbc:	26 e0       	ldi	r18, 0x06	; 6
    3cbe:	03 c0       	rjmp	.+6      	; 0x3cc6 <udd_ep_alloc+0x96>
    3cc0:	27 e0       	ldi	r18, 0x07	; 7
    3cc2:	01 c0       	rjmp	.+2      	; 0x3cc6 <udd_ep_alloc+0x96>
    3cc4:	21 e0       	ldi	r18, 0x01	; 1
    3cc6:	11 82       	std	Z+1, r1	; 0x01
    3cc8:	96 e0       	ldi	r25, 0x06	; 6
    3cca:	90 83       	st	Z, r25
    3ccc:	82 2b       	or	r24, r18
    3cce:	81 83       	std	Z+1, r24	; 0x01
    3cd0:	81 81       	ldd	r24, Z+1	; 0x01
    3cd2:	80 7c       	andi	r24, 0xC0	; 192
    3cd4:	80 3c       	cpi	r24, 0xC0	; 192
    3cd6:	21 f4       	brne	.+8      	; 0x3ce0 <udd_ep_alloc+0xb0>
    3cd8:	81 81       	ldd	r24, Z+1	; 0x01
    3cda:	87 70       	andi	r24, 0x07	; 7
    3cdc:	87 30       	cpi	r24, 0x07	; 7
    3cde:	39 f0       	breq	.+14     	; 0x3cee <udd_ep_alloc+0xbe>
    3ce0:	81 81       	ldd	r24, Z+1	; 0x01
    3ce2:	80 62       	ori	r24, 0x20	; 32
    3ce4:	81 83       	std	Z+1, r24	; 0x01
    3ce6:	81 e0       	ldi	r24, 0x01	; 1
    3ce8:	08 95       	ret
    3cea:	80 e0       	ldi	r24, 0x00	; 0
    3cec:	08 95       	ret
    3cee:	81 e0       	ldi	r24, 0x01	; 1
    3cf0:	08 95       	ret

00003cf2 <udd_ep_is_halted>:
    3cf2:	e8 2f       	mov	r30, r24
    3cf4:	ef 70       	andi	r30, 0x0F	; 15
    3cf6:	f0 e0       	ldi	r31, 0x00	; 0
    3cf8:	ee 0f       	add	r30, r30
    3cfa:	ff 1f       	adc	r31, r31
    3cfc:	99 27       	eor	r25, r25
    3cfe:	87 fd       	sbrc	r24, 7
    3d00:	90 95       	com	r25
    3d02:	88 27       	eor	r24, r24
    3d04:	99 0f       	add	r25, r25
    3d06:	88 1f       	adc	r24, r24
    3d08:	99 27       	eor	r25, r25
    3d0a:	e8 0f       	add	r30, r24
    3d0c:	f9 1f       	adc	r31, r25
    3d0e:	ee 0f       	add	r30, r30
    3d10:	ff 1f       	adc	r31, r31
    3d12:	ee 0f       	add	r30, r30
    3d14:	ff 1f       	adc	r31, r31
    3d16:	ee 0f       	add	r30, r30
    3d18:	ff 1f       	adc	r31, r31
    3d1a:	ec 59       	subi	r30, 0x9C	; 156
    3d1c:	fd 4d       	sbci	r31, 0xDD	; 221
    3d1e:	81 81       	ldd	r24, Z+1	; 0x01
    3d20:	82 fb       	bst	r24, 2
    3d22:	88 27       	eor	r24, r24
    3d24:	80 f9       	bld	r24, 0
    3d26:	08 95       	ret

00003d28 <udd_ep_clear_halt>:
    3d28:	e8 2f       	mov	r30, r24
    3d2a:	ef 70       	andi	r30, 0x0F	; 15
    3d2c:	f0 e0       	ldi	r31, 0x00	; 0
    3d2e:	ee 0f       	add	r30, r30
    3d30:	ff 1f       	adc	r31, r31
    3d32:	28 2f       	mov	r18, r24
    3d34:	33 27       	eor	r19, r19
    3d36:	27 fd       	sbrc	r18, 7
    3d38:	30 95       	com	r19
    3d3a:	22 27       	eor	r18, r18
    3d3c:	33 0f       	add	r19, r19
    3d3e:	22 1f       	adc	r18, r18
    3d40:	33 27       	eor	r19, r19
    3d42:	e2 0f       	add	r30, r18
    3d44:	f3 1f       	adc	r31, r19
    3d46:	ee 0f       	add	r30, r30
    3d48:	ff 1f       	adc	r31, r31
    3d4a:	ee 0f       	add	r30, r30
    3d4c:	ff 1f       	adc	r31, r31
    3d4e:	ee 0f       	add	r30, r30
    3d50:	ff 1f       	adc	r31, r31
    3d52:	ec 59       	subi	r30, 0x9C	; 156
    3d54:	fd 4d       	sbci	r31, 0xDD	; 221
    3d56:	91 81       	ldd	r25, Z+1	; 0x01
    3d58:	92 ff       	sbrs	r25, 2
    3d5a:	0e c0       	rjmp	.+28     	; 0x3d78 <udd_ep_clear_halt+0x50>
    3d5c:	91 81       	ldd	r25, Z+1	; 0x01
    3d5e:	9b 7f       	andi	r25, 0xFB	; 251
    3d60:	91 83       	std	Z+1, r25	; 0x01
    3d62:	10 dd       	rcall	.-1504   	; 0x3784 <udd_ep_get_job>
    3d64:	fc 01       	movw	r30, r24
    3d66:	80 81       	ld	r24, Z
    3d68:	80 ff       	sbrs	r24, 0
    3d6a:	06 c0       	rjmp	.+12     	; 0x3d78 <udd_ep_clear_halt+0x50>
    3d6c:	8e 7f       	andi	r24, 0xFE	; 254
    3d6e:	80 83       	st	Z, r24
    3d70:	07 80       	ldd	r0, Z+7	; 0x07
    3d72:	f0 85       	ldd	r31, Z+8	; 0x08
    3d74:	e0 2d       	mov	r30, r0
    3d76:	09 95       	icall
    3d78:	81 e0       	ldi	r24, 0x01	; 1
    3d7a:	08 95       	ret

00003d7c <udd_ep_run>:
    3d7c:	7f 92       	push	r7
    3d7e:	8f 92       	push	r8
    3d80:	9f 92       	push	r9
    3d82:	af 92       	push	r10
    3d84:	bf 92       	push	r11
    3d86:	cf 92       	push	r12
    3d88:	df 92       	push	r13
    3d8a:	ef 92       	push	r14
    3d8c:	ff 92       	push	r15
    3d8e:	0f 93       	push	r16
    3d90:	1f 93       	push	r17
    3d92:	cf 93       	push	r28
    3d94:	df 93       	push	r29
    3d96:	98 2e       	mov	r9, r24
    3d98:	86 2e       	mov	r8, r22
    3d9a:	5a 01       	movw	r10, r20
    3d9c:	69 01       	movw	r12, r18
    3d9e:	f2 dc       	rcall	.-1564   	; 0x3784 <udd_ep_get_job>
    3da0:	7c 01       	movw	r14, r24
    3da2:	79 2c       	mov	r7, r9
    3da4:	77 1c       	adc	r7, r7
    3da6:	77 24       	eor	r7, r7
    3da8:	77 1c       	adc	r7, r7
    3daa:	c9 2d       	mov	r28, r9
    3dac:	cf 70       	andi	r28, 0x0F	; 15
    3dae:	d0 e0       	ldi	r29, 0x00	; 0
    3db0:	cc 0f       	add	r28, r28
    3db2:	dd 1f       	adc	r29, r29
    3db4:	c7 0d       	add	r28, r7
    3db6:	d1 1d       	adc	r29, r1
    3db8:	cc 0f       	add	r28, r28
    3dba:	dd 1f       	adc	r29, r29
    3dbc:	cc 0f       	add	r28, r28
    3dbe:	dd 1f       	adc	r29, r29
    3dc0:	cc 0f       	add	r28, r28
    3dc2:	dd 1f       	adc	r29, r29
    3dc4:	cc 59       	subi	r28, 0x9C	; 156
    3dc6:	dd 4d       	sbci	r29, 0xDD	; 221
    3dc8:	89 81       	ldd	r24, Y+1	; 0x01
    3dca:	80 7c       	andi	r24, 0xC0	; 192
    3dcc:	09 f4       	brne	.+2      	; 0x3dd0 <udd_ep_run+0x54>
    3dce:	4b c0       	rjmp	.+150    	; 0x3e66 <udd_ep_run+0xea>
    3dd0:	89 81       	ldd	r24, Y+1	; 0x01
    3dd2:	80 7c       	andi	r24, 0xC0	; 192
    3dd4:	80 3c       	cpi	r24, 0xC0	; 192
    3dd6:	19 f0       	breq	.+6      	; 0x3dde <udd_ep_run+0x62>
    3dd8:	89 81       	ldd	r24, Y+1	; 0x01
    3dda:	82 fd       	sbrc	r24, 2
    3ddc:	46 c0       	rjmp	.+140    	; 0x3e6a <udd_ep_run+0xee>
    3dde:	8f b7       	in	r24, 0x3f	; 63
    3de0:	f8 94       	cli
    3de2:	f7 01       	movw	r30, r14
    3de4:	90 81       	ld	r25, Z
    3de6:	90 ff       	sbrs	r25, 0
    3de8:	03 c0       	rjmp	.+6      	; 0x3df0 <udd_ep_run+0x74>
    3dea:	8f bf       	out	0x3f, r24	; 63
    3dec:	71 2c       	mov	r7, r1
    3dee:	3e c0       	rjmp	.+124    	; 0x3e6c <udd_ep_run+0xf0>
    3df0:	f7 01       	movw	r30, r14
    3df2:	90 81       	ld	r25, Z
    3df4:	91 60       	ori	r25, 0x01	; 1
    3df6:	90 83       	st	Z, r25
    3df8:	8f bf       	out	0x3f, r24	; 63
    3dfa:	f7 01       	movw	r30, r14
    3dfc:	a1 82       	std	Z+1, r10	; 0x01
    3dfe:	b2 82       	std	Z+2, r11	; 0x02
    3e00:	c3 82       	std	Z+3, r12	; 0x03
    3e02:	d4 82       	std	Z+4, r13	; 0x04
    3e04:	15 82       	std	Z+5, r1	; 0x05
    3e06:	16 82       	std	Z+6, r1	; 0x06
    3e08:	07 83       	std	Z+7, r16	; 0x07
    3e0a:	10 87       	std	Z+8, r17	; 0x08
    3e0c:	81 10       	cpse	r8, r1
    3e0e:	06 c0       	rjmp	.+12     	; 0x3e1c <udd_ep_run+0xa0>
    3e10:	91 e0       	ldi	r25, 0x01	; 1
    3e12:	c1 14       	cp	r12, r1
    3e14:	d1 04       	cpc	r13, r1
    3e16:	19 f0       	breq	.+6      	; 0x3e1e <udd_ep_run+0xa2>
    3e18:	90 e0       	ldi	r25, 0x00	; 0
    3e1a:	01 c0       	rjmp	.+2      	; 0x3e1e <udd_ep_run+0xa2>
    3e1c:	91 e0       	ldi	r25, 0x01	; 1
    3e1e:	f7 01       	movw	r30, r14
    3e20:	80 81       	ld	r24, Z
    3e22:	90 fb       	bst	r25, 0
    3e24:	81 f9       	bld	r24, 1
    3e26:	8b 7f       	andi	r24, 0xFB	; 251
    3e28:	80 83       	st	Z, r24
    3e2a:	77 20       	and	r7, r7
    3e2c:	19 f0       	breq	.+6      	; 0x3e34 <udd_ep_run+0xb8>
    3e2e:	1e 82       	std	Y+6, r1	; 0x06
    3e30:	1f 82       	std	Y+7, r1	; 0x07
    3e32:	14 c0       	rjmp	.+40     	; 0x3e5c <udd_ep_run+0xe0>
    3e34:	89 81       	ldd	r24, Y+1	; 0x01
    3e36:	80 7c       	andi	r24, 0xC0	; 192
    3e38:	80 3c       	cpi	r24, 0xC0	; 192
    3e3a:	61 f4       	brne	.+24     	; 0x3e54 <udd_ep_run+0xd8>
    3e3c:	ce 01       	movw	r24, r28
    3e3e:	7e dc       	rcall	.-1796   	; 0x373c <udd_ep_get_size>
    3e40:	bc 01       	movw	r22, r24
    3e42:	c6 01       	movw	r24, r12
    3e44:	bd d3       	rcall	.+1914   	; 0x45c0 <__udivmodhi4>
    3e46:	89 2b       	or	r24, r25
    3e48:	29 f0       	breq	.+10     	; 0x3e54 <udd_ep_run+0xd8>
    3e4a:	f7 01       	movw	r30, r14
    3e4c:	80 81       	ld	r24, Z
    3e4e:	8e 7f       	andi	r24, 0xFE	; 254
    3e50:	80 83       	st	Z, r24
    3e52:	0c c0       	rjmp	.+24     	; 0x3e6c <udd_ep_run+0xf0>
    3e54:	1a 82       	std	Y+2, r1	; 0x02
    3e56:	1b 82       	std	Y+3, r1	; 0x03
    3e58:	1e 82       	std	Y+6, r1	; 0x06
    3e5a:	1f 82       	std	Y+7, r1	; 0x07
    3e5c:	89 2d       	mov	r24, r9
    3e5e:	1c dd       	rcall	.-1480   	; 0x3898 <udd_ep_trans_complet>
    3e60:	77 24       	eor	r7, r7
    3e62:	73 94       	inc	r7
    3e64:	03 c0       	rjmp	.+6      	; 0x3e6c <udd_ep_run+0xf0>
    3e66:	71 2c       	mov	r7, r1
    3e68:	01 c0       	rjmp	.+2      	; 0x3e6c <udd_ep_run+0xf0>
    3e6a:	71 2c       	mov	r7, r1
    3e6c:	87 2d       	mov	r24, r7
    3e6e:	df 91       	pop	r29
    3e70:	cf 91       	pop	r28
    3e72:	1f 91       	pop	r17
    3e74:	0f 91       	pop	r16
    3e76:	ff 90       	pop	r15
    3e78:	ef 90       	pop	r14
    3e7a:	df 90       	pop	r13
    3e7c:	cf 90       	pop	r12
    3e7e:	bf 90       	pop	r11
    3e80:	af 90       	pop	r10
    3e82:	9f 90       	pop	r9
    3e84:	8f 90       	pop	r8
    3e86:	7f 90       	pop	r7
    3e88:	08 95       	ret

00003e8a <udd_ep_abort>:
    3e8a:	ff 92       	push	r15
    3e8c:	0f 93       	push	r16
    3e8e:	1f 93       	push	r17
    3e90:	cf 93       	push	r28
    3e92:	df 93       	push	r29
    3e94:	18 2f       	mov	r17, r24
    3e96:	f8 2e       	mov	r15, r24
    3e98:	ff 1c       	adc	r15, r15
    3e9a:	ff 24       	eor	r15, r15
    3e9c:	ff 1c       	adc	r15, r15
    3e9e:	c8 2f       	mov	r28, r24
    3ea0:	cf 70       	andi	r28, 0x0F	; 15
    3ea2:	d0 e0       	ldi	r29, 0x00	; 0
    3ea4:	cc 0f       	add	r28, r28
    3ea6:	dd 1f       	adc	r29, r29
    3ea8:	cf 0d       	add	r28, r15
    3eaa:	d1 1d       	adc	r29, r1
    3eac:	cc 0f       	add	r28, r28
    3eae:	dd 1f       	adc	r29, r29
    3eb0:	cc 0f       	add	r28, r28
    3eb2:	dd 1f       	adc	r29, r29
    3eb4:	cc 0f       	add	r28, r28
    3eb6:	dd 1f       	adc	r29, r29
    3eb8:	cc 59       	subi	r28, 0x9C	; 156
    3eba:	dd 4d       	sbci	r29, 0xDD	; 221
    3ebc:	63 dc       	rcall	.-1850   	; 0x3784 <udd_ep_get_job>
    3ebe:	dc 01       	movw	r26, r24
    3ec0:	fe 01       	movw	r30, r28
    3ec2:	02 e0       	ldi	r16, 0x02	; 2
    3ec4:	05 93       	las	Z, r16
    3ec6:	8c 91       	ld	r24, X
    3ec8:	80 ff       	sbrs	r24, 0
    3eca:	12 c0       	rjmp	.+36     	; 0x3ef0 <udd_ep_abort+0x66>
    3ecc:	8e 7f       	andi	r24, 0xFE	; 254
    3ece:	8c 93       	st	X, r24
    3ed0:	17 96       	adiw	r26, 0x07	; 7
    3ed2:	ed 91       	ld	r30, X+
    3ed4:	fc 91       	ld	r31, X
    3ed6:	18 97       	sbiw	r26, 0x08	; 8
    3ed8:	30 97       	sbiw	r30, 0x00	; 0
    3eda:	51 f0       	breq	.+20     	; 0x3ef0 <udd_ep_abort+0x66>
    3edc:	ff 20       	and	r15, r15
    3ede:	19 f0       	breq	.+6      	; 0x3ee6 <udd_ep_abort+0x5c>
    3ee0:	6e 81       	ldd	r22, Y+6	; 0x06
    3ee2:	7f 81       	ldd	r23, Y+7	; 0x07
    3ee4:	02 c0       	rjmp	.+4      	; 0x3eea <udd_ep_abort+0x60>
    3ee6:	6a 81       	ldd	r22, Y+2	; 0x02
    3ee8:	7b 81       	ldd	r23, Y+3	; 0x03
    3eea:	41 2f       	mov	r20, r17
    3eec:	81 e0       	ldi	r24, 0x01	; 1
    3eee:	09 95       	icall
    3ef0:	df 91       	pop	r29
    3ef2:	cf 91       	pop	r28
    3ef4:	1f 91       	pop	r17
    3ef6:	0f 91       	pop	r16
    3ef8:	ff 90       	pop	r15
    3efa:	08 95       	ret

00003efc <udd_ep_free>:
    3efc:	cf 93       	push	r28
    3efe:	c8 2f       	mov	r28, r24
    3f00:	c4 df       	rcall	.-120    	; 0x3e8a <udd_ep_abort>
    3f02:	ec 2f       	mov	r30, r28
    3f04:	ef 70       	andi	r30, 0x0F	; 15
    3f06:	f0 e0       	ldi	r31, 0x00	; 0
    3f08:	ee 0f       	add	r30, r30
    3f0a:	ff 1f       	adc	r31, r31
    3f0c:	8c 2f       	mov	r24, r28
    3f0e:	99 27       	eor	r25, r25
    3f10:	87 fd       	sbrc	r24, 7
    3f12:	90 95       	com	r25
    3f14:	88 27       	eor	r24, r24
    3f16:	99 0f       	add	r25, r25
    3f18:	88 1f       	adc	r24, r24
    3f1a:	99 27       	eor	r25, r25
    3f1c:	e8 0f       	add	r30, r24
    3f1e:	f9 1f       	adc	r31, r25
    3f20:	ee 0f       	add	r30, r30
    3f22:	ff 1f       	adc	r31, r31
    3f24:	ee 0f       	add	r30, r30
    3f26:	ff 1f       	adc	r31, r31
    3f28:	ee 0f       	add	r30, r30
    3f2a:	ff 1f       	adc	r31, r31
    3f2c:	ec 59       	subi	r30, 0x9C	; 156
    3f2e:	fd 4d       	sbci	r31, 0xDD	; 221
    3f30:	11 82       	std	Z+1, r1	; 0x01
    3f32:	cf 91       	pop	r28
    3f34:	08 95       	ret

00003f36 <udd_ep_set_halt>:
    3f36:	0f 93       	push	r16
    3f38:	e8 2f       	mov	r30, r24
    3f3a:	ef 70       	andi	r30, 0x0F	; 15
    3f3c:	f0 e0       	ldi	r31, 0x00	; 0
    3f3e:	ee 0f       	add	r30, r30
    3f40:	ff 1f       	adc	r31, r31
    3f42:	28 2f       	mov	r18, r24
    3f44:	33 27       	eor	r19, r19
    3f46:	27 fd       	sbrc	r18, 7
    3f48:	30 95       	com	r19
    3f4a:	22 27       	eor	r18, r18
    3f4c:	33 0f       	add	r19, r19
    3f4e:	22 1f       	adc	r18, r18
    3f50:	33 27       	eor	r19, r19
    3f52:	e2 0f       	add	r30, r18
    3f54:	f3 1f       	adc	r31, r19
    3f56:	ee 0f       	add	r30, r30
    3f58:	ff 1f       	adc	r31, r31
    3f5a:	ee 0f       	add	r30, r30
    3f5c:	ff 1f       	adc	r31, r31
    3f5e:	ee 0f       	add	r30, r30
    3f60:	ff 1f       	adc	r31, r31
    3f62:	ec 59       	subi	r30, 0x9C	; 156
    3f64:	fd 4d       	sbci	r31, 0xDD	; 221
    3f66:	91 81       	ldd	r25, Z+1	; 0x01
    3f68:	94 60       	ori	r25, 0x04	; 4
    3f6a:	91 83       	std	Z+1, r25	; 0x01
    3f6c:	01 e0       	ldi	r16, 0x01	; 1
    3f6e:	06 93       	lac	Z, r16
    3f70:	8c df       	rcall	.-232    	; 0x3e8a <udd_ep_abort>
    3f72:	81 e0       	ldi	r24, 0x01	; 1
    3f74:	0f 91       	pop	r16
    3f76:	08 95       	ret

00003f78 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    3f78:	1f 92       	push	r1
    3f7a:	0f 92       	push	r0
    3f7c:	0f b6       	in	r0, 0x3f	; 63
    3f7e:	0f 92       	push	r0
    3f80:	11 24       	eor	r1, r1
    3f82:	0f 93       	push	r16
    3f84:	2f 93       	push	r18
    3f86:	3f 93       	push	r19
    3f88:	4f 93       	push	r20
    3f8a:	5f 93       	push	r21
    3f8c:	6f 93       	push	r22
    3f8e:	7f 93       	push	r23
    3f90:	8f 93       	push	r24
    3f92:	9f 93       	push	r25
    3f94:	af 93       	push	r26
    3f96:	bf 93       	push	r27
    3f98:	ef 93       	push	r30
    3f9a:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    3f9c:	80 91 cb 04 	lds	r24, 0x04CB
    3fa0:	88 23       	and	r24, r24
    3fa2:	44 f4       	brge	.+16     	; 0x3fb4 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    3fa4:	80 e8       	ldi	r24, 0x80	; 128
    3fa6:	80 93 ca 04 	sts	0x04CA, r24
		udc_sof_notify();
    3faa:	0e 94 0f 17 	call	0x2e1e	; 0x2e1e <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    3fae:	0e 94 16 12 	call	0x242c	; 0x242c <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    3fb2:	8c c0       	rjmp	.+280    	; 0x40cc <__vector_125+0x154>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    3fb4:	80 91 cb 04 	lds	r24, 0x04CB
    3fb8:	82 ff       	sbrs	r24, 2
    3fba:	20 c0       	rjmp	.+64     	; 0x3ffc <__vector_125+0x84>
		udd_ack_underflow_event();
    3fbc:	84 e0       	ldi	r24, 0x04	; 4
    3fbe:	80 93 ca 04 	sts	0x04CA, r24
		if (udd_control_in_underflow()) {
    3fc2:	80 91 6c 22 	lds	r24, 0x226C
    3fc6:	86 ff       	sbrs	r24, 6
    3fc8:	81 c0       	rjmp	.+258    	; 0x40cc <__vector_125+0x154>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    3fca:	80 91 cc 04 	lds	r24, 0x04CC
    3fce:	81 fd       	sbrc	r24, 1
    3fd0:	7d c0       	rjmp	.+250    	; 0x40cc <__vector_125+0x154>
    3fd2:	f3 db       	rcall	.-2074   	; 0x37ba <udd_ctrl_interrupt_tc_setup>
    3fd4:	81 11       	cpse	r24, r1
    3fd6:	7a c0       	rjmp	.+244    	; 0x40cc <__vector_125+0x154>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    3fd8:	80 91 57 22 	lds	r24, 0x2257
    3fdc:	81 30       	cpi	r24, 0x01	; 1
    3fde:	11 f4       	brne	.+4      	; 0x3fe4 <__vector_125+0x6c>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    3fe0:	29 db       	rcall	.-2478   	; 0x3634 <udd_ctrl_send_zlp_in>
    3fe2:	74 c0       	rjmp	.+232    	; 0x40cc <__vector_125+0x154>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    3fe4:	84 30       	cpi	r24, 0x04	; 4
    3fe6:	09 f0       	breq	.+2      	; 0x3fea <__vector_125+0x72>
    3fe8:	71 c0       	rjmp	.+226    	; 0x40cc <__vector_125+0x154>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    3fea:	ed e6       	ldi	r30, 0x6D	; 109
    3fec:	f2 e2       	ldi	r31, 0x22	; 34
    3fee:	04 e0       	ldi	r16, 0x04	; 4
    3ff0:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    3ff2:	e5 e6       	ldi	r30, 0x65	; 101
    3ff4:	f2 e2       	ldi	r31, 0x22	; 34
    3ff6:	04 e0       	ldi	r16, 0x04	; 4
    3ff8:	05 93       	las	Z, r16
    3ffa:	68 c0       	rjmp	.+208    	; 0x40cc <__vector_125+0x154>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    3ffc:	80 91 cb 04 	lds	r24, 0x04CB
    4000:	81 ff       	sbrs	r24, 1
    4002:	5f c0       	rjmp	.+190    	; 0x40c2 <__vector_125+0x14a>
		udd_ack_overflow_event();
    4004:	82 e0       	ldi	r24, 0x02	; 2
    4006:	80 93 ca 04 	sts	0x04CA, r24
		if (udd_control_out_overflow()) {
    400a:	80 91 64 22 	lds	r24, 0x2264
    400e:	86 ff       	sbrs	r24, 6
    4010:	5d c0       	rjmp	.+186    	; 0x40cc <__vector_125+0x154>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    4012:	80 91 cc 04 	lds	r24, 0x04CC
    4016:	81 fd       	sbrc	r24, 1
    4018:	59 c0       	rjmp	.+178    	; 0x40cc <__vector_125+0x154>
    401a:	cf db       	rcall	.-2146   	; 0x37ba <udd_ctrl_interrupt_tc_setup>
    401c:	81 11       	cpse	r24, r1
    401e:	56 c0       	rjmp	.+172    	; 0x40cc <__vector_125+0x154>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    4020:	80 91 57 22 	lds	r24, 0x2257
    4024:	82 30       	cpi	r24, 0x02	; 2
    4026:	41 f4       	brne	.+16     	; 0x4038 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    4028:	84 e0       	ldi	r24, 0x04	; 4
    402a:	80 93 57 22 	sts	0x2257, r24
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    402e:	e4 e6       	ldi	r30, 0x64	; 100
    4030:	f2 e2       	ldi	r31, 0x22	; 34
    4032:	02 e0       	ldi	r16, 0x02	; 2
    4034:	06 93       	lac	Z, r16
    4036:	4a c0       	rjmp	.+148    	; 0x40cc <__vector_125+0x154>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    4038:	83 30       	cpi	r24, 0x03	; 3
    403a:	09 f0       	breq	.+2      	; 0x403e <__vector_125+0xc6>
    403c:	47 c0       	rjmp	.+142    	; 0x40cc <__vector_125+0x154>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    403e:	ed e6       	ldi	r30, 0x6D	; 109
    4040:	f2 e2       	ldi	r31, 0x22	; 34
    4042:	04 e0       	ldi	r16, 0x04	; 4
    4044:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    4046:	e5 e6       	ldi	r30, 0x65	; 101
    4048:	f2 e2       	ldi	r31, 0x22	; 34
    404a:	04 e0       	ldi	r16, 0x04	; 4
    404c:	05 93       	las	Z, r16
    404e:	3e c0       	rjmp	.+124    	; 0x40cc <__vector_125+0x154>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    4050:	80 e1       	ldi	r24, 0x10	; 16
    4052:	80 93 ca 04 	sts	0x04CA, r24
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    4056:	81 e0       	ldi	r24, 0x01	; 1
    4058:	18 df       	rcall	.-464    	; 0x3e8a <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    405a:	81 e8       	ldi	r24, 0x81	; 129
    405c:	16 df       	rcall	.-468    	; 0x3e8a <udd_ep_abort>
		}
#endif
		udc_reset();
    405e:	0e 94 e7 16 	call	0x2dce	; 0x2dce <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    4062:	10 92 c3 04 	sts	0x04C3, r1
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    4066:	e5 e6       	ldi	r30, 0x65	; 101
    4068:	f2 e2       	ldi	r31, 0x22	; 34
    406a:	10 82       	st	Z, r1
	udd_endpoint_clear_status(ep_ctrl);
    406c:	96 e0       	ldi	r25, 0x06	; 6
    406e:	90 93 64 22 	sts	0x2264, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    4072:	80 e4       	ldi	r24, 0x40	; 64
    4074:	80 83       	st	Z, r24
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    4076:	ed e6       	ldi	r30, 0x6D	; 109
    4078:	f2 e2       	ldi	r31, 0x22	; 34
    407a:	10 82       	st	Z, r1
	udd_endpoint_clear_status(ep_ctrl);
    407c:	90 93 6c 22 	sts	0x226C, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    4080:	80 83       	st	Z, r24
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    4082:	8b e4       	ldi	r24, 0x4B	; 75
    4084:	92 e2       	ldi	r25, 0x22	; 34
    4086:	80 93 68 22 	sts	0x2268, r24
    408a:	90 93 69 22 	sts	0x2269, r25
		// Reset endpoint control management
		udd_ctrl_init();
    408e:	99 da       	rcall	.-2766   	; 0x35c2 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    4090:	1d c0       	rjmp	.+58     	; 0x40cc <__vector_125+0x154>
	}

	if (udd_is_suspend_event()) {
    4092:	80 91 cb 04 	lds	r24, 0x04CB
    4096:	86 ff       	sbrs	r24, 6
    4098:	08 c0       	rjmp	.+16     	; 0x40aa <__vector_125+0x132>
		udd_ack_suspend_event();
    409a:	80 e4       	ldi	r24, 0x40	; 64
    409c:	80 93 ca 04 	sts	0x04CA, r24
		udd_sleep_mode(false); // Enter in SUSPEND mode
    40a0:	80 e0       	ldi	r24, 0x00	; 0
    40a2:	70 da       	rcall	.-2848   	; 0x3584 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    40a4:	0e 94 0a 12 	call	0x2414	; 0x2414 <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    40a8:	11 c0       	rjmp	.+34     	; 0x40cc <__vector_125+0x154>
	}

	if (udd_is_resume_event()) {
    40aa:	80 91 cb 04 	lds	r24, 0x04CB
    40ae:	85 ff       	sbrs	r24, 5
    40b0:	0d c0       	rjmp	.+26     	; 0x40cc <__vector_125+0x154>
		udd_ack_resume_event();
    40b2:	80 e2       	ldi	r24, 0x20	; 32
    40b4:	80 93 ca 04 	sts	0x04CA, r24
		udd_sleep_mode(true); // Enter in power reduction mode
    40b8:	81 e0       	ldi	r24, 0x01	; 1
    40ba:	64 da       	rcall	.-2872   	; 0x3584 <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    40bc:	0e 94 10 12 	call	0x2420	; 0x2420 <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    40c0:	05 c0       	rjmp	.+10     	; 0x40cc <__vector_125+0x154>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    40c2:	80 91 cb 04 	lds	r24, 0x04CB
    40c6:	84 ff       	sbrs	r24, 4
    40c8:	e4 cf       	rjmp	.-56     	; 0x4092 <__vector_125+0x11a>
    40ca:	c2 cf       	rjmp	.-124    	; 0x4050 <__vector_125+0xd8>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    40cc:	ff 91       	pop	r31
    40ce:	ef 91       	pop	r30
    40d0:	bf 91       	pop	r27
    40d2:	af 91       	pop	r26
    40d4:	9f 91       	pop	r25
    40d6:	8f 91       	pop	r24
    40d8:	7f 91       	pop	r23
    40da:	6f 91       	pop	r22
    40dc:	5f 91       	pop	r21
    40de:	4f 91       	pop	r20
    40e0:	3f 91       	pop	r19
    40e2:	2f 91       	pop	r18
    40e4:	0f 91       	pop	r16
    40e6:	0f 90       	pop	r0
    40e8:	0f be       	out	0x3f, r0	; 63
    40ea:	0f 90       	pop	r0
    40ec:	1f 90       	pop	r1
    40ee:	18 95       	reti

000040f0 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    40f0:	1f 92       	push	r1
    40f2:	0f 92       	push	r0
    40f4:	0f b6       	in	r0, 0x3f	; 63
    40f6:	0f 92       	push	r0
    40f8:	11 24       	eor	r1, r1
    40fa:	0f 93       	push	r16
    40fc:	1f 93       	push	r17
    40fe:	2f 93       	push	r18
    4100:	3f 93       	push	r19
    4102:	4f 93       	push	r20
    4104:	5f 93       	push	r21
    4106:	6f 93       	push	r22
    4108:	7f 93       	push	r23
    410a:	8f 93       	push	r24
    410c:	9f 93       	push	r25
    410e:	af 93       	push	r26
    4110:	bf 93       	push	r27
    4112:	cf 93       	push	r28
    4114:	df 93       	push	r29
    4116:	ef 93       	push	r30
    4118:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    411a:	80 91 cc 04 	lds	r24, 0x04CC
    411e:	81 fd       	sbrc	r24, 1
    4120:	03 c0       	rjmp	.+6      	; 0x4128 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    4122:	4b db       	rcall	.-2410   	; 0x37ba <udd_ctrl_interrupt_tc_setup>
    4124:	81 11       	cpse	r24, r1
    4126:	b7 c0       	rjmp	.+366    	; 0x4296 <__vector_126+0x1a6>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    4128:	82 e0       	ldi	r24, 0x02	; 2
    412a:	80 93 cc 04 	sts	0x04CC, r24

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    412e:	80 91 c5 04 	lds	r24, 0x04C5
	i_fifo = 2 * (1 + ~rp);
    4132:	81 95       	neg	r24
    4134:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    4136:	e4 e6       	ldi	r30, 0x64	; 100
    4138:	f2 e2       	ldi	r31, 0x22	; 34
    413a:	e8 1b       	sub	r30, r24
    413c:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    413e:	20 81       	ld	r18, Z
    4140:	31 81       	ldd	r19, Z+1	; 0x01
    4142:	24 56       	subi	r18, 0x64	; 100
    4144:	32 42       	sbci	r19, 0x22	; 34
    4146:	36 95       	lsr	r19
    4148:	27 95       	ror	r18
    414a:	36 95       	lsr	r19
    414c:	27 95       	ror	r18
    414e:	36 95       	lsr	r19
    4150:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    4152:	82 2f       	mov	r24, r18
    4154:	86 95       	lsr	r24
    4156:	20 ff       	sbrs	r18, 0
    4158:	02 c0       	rjmp	.+4      	; 0x415e <__vector_126+0x6e>
    415a:	90 e8       	ldi	r25, 0x80	; 128
    415c:	01 c0       	rjmp	.+2      	; 0x4160 <__vector_126+0x70>
    415e:	90 e0       	ldi	r25, 0x00	; 0
    4160:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    4162:	e8 2f       	mov	r30, r24
    4164:	ef 70       	andi	r30, 0x0F	; 15
    4166:	f0 e0       	ldi	r31, 0x00	; 0
    4168:	ee 0f       	add	r30, r30
    416a:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    416c:	28 2f       	mov	r18, r24
    416e:	33 27       	eor	r19, r19
    4170:	27 fd       	sbrc	r18, 7
    4172:	30 95       	com	r19
    4174:	22 27       	eor	r18, r18
    4176:	33 0f       	add	r19, r19
    4178:	22 1f       	adc	r18, r18
    417a:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    417c:	e2 0f       	add	r30, r18
    417e:	f3 1f       	adc	r31, r19
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
    4180:	ee 0f       	add	r30, r30
    4182:	ff 1f       	adc	r31, r31
    4184:	ee 0f       	add	r30, r30
    4186:	ff 1f       	adc	r31, r31
    4188:	ee 0f       	add	r30, r30
    418a:	ff 1f       	adc	r31, r31
    418c:	ec 59       	subi	r30, 0x9C	; 156
    418e:	fd 4d       	sbci	r31, 0xDD	; 221
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    4190:	90 81       	ld	r25, Z
    4192:	95 ff       	sbrs	r25, 5
    4194:	80 c0       	rjmp	.+256    	; 0x4296 <__vector_126+0x1a6>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    4196:	00 e2       	ldi	r16, 0x20	; 32
    4198:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    419a:	81 11       	cpse	r24, r1
    419c:	77 c0       	rjmp	.+238    	; 0x428c <__vector_126+0x19c>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    419e:	80 91 57 22 	lds	r24, 0x2257
    41a2:	84 30       	cpi	r24, 0x04	; 4
    41a4:	19 f4       	brne	.+6      	; 0x41ac <__vector_126+0xbc>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    41a6:	54 da       	rcall	.-2904   	; 0x3650 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    41a8:	0c da       	rcall	.-3048   	; 0x35c2 <udd_ctrl_init>
    41aa:	75 c0       	rjmp	.+234    	; 0x4296 <__vector_126+0x1a6>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    41ac:	c0 91 66 22 	lds	r28, 0x2266
    41b0:	d0 91 67 22 	lds	r29, 0x2267

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    41b4:	80 91 a9 24 	lds	r24, 0x24A9
    41b8:	90 91 aa 24 	lds	r25, 0x24AA
    41bc:	00 91 53 22 	lds	r16, 0x2253
    41c0:	10 91 54 22 	lds	r17, 0x2254
    41c4:	98 01       	movw	r18, r16
    41c6:	2c 0f       	add	r18, r28
    41c8:	3d 1f       	adc	r19, r29
    41ca:	82 17       	cp	r24, r18
    41cc:	93 07       	cpc	r25, r19
    41ce:	18 f4       	brcc	.+6      	; 0x41d6 <__vector_126+0xe6>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    41d0:	ec 01       	movw	r28, r24
    41d2:	c0 1b       	sub	r28, r16
    41d4:	d1 0b       	sbc	r29, r17
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    41d6:	80 91 a7 24 	lds	r24, 0x24A7
    41da:	90 91 a8 24 	lds	r25, 0x24A8
    41de:	ae 01       	movw	r20, r28
    41e0:	6b e4       	ldi	r22, 0x4B	; 75
    41e2:	72 e2       	ldi	r23, 0x22	; 34
    41e4:	80 0f       	add	r24, r16
    41e6:	91 1f       	adc	r25, r17
    41e8:	27 d2       	rcall	.+1102   	; 0x4638 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    41ea:	0c 0f       	add	r16, r28
    41ec:	1d 1f       	adc	r17, r29
    41ee:	00 93 53 22 	sts	0x2253, r16
    41f2:	10 93 54 22 	sts	0x2254, r17

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    41f6:	28 97       	sbiw	r28, 0x08	; 8
    41f8:	69 f4       	brne	.+26     	; 0x4214 <__vector_126+0x124>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    41fa:	80 91 55 22 	lds	r24, 0x2255
    41fe:	90 91 56 22 	lds	r25, 0x2256
    4202:	80 0f       	add	r24, r16
    4204:	91 1f       	adc	r25, r17

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    4206:	20 91 a5 24 	lds	r18, 0x24A5
    420a:	30 91 a6 24 	lds	r19, 0x24A6
    420e:	82 17       	cp	r24, r18
    4210:	93 07       	cpc	r25, r19
    4212:	88 f0       	brcs	.+34     	; 0x4236 <__vector_126+0x146>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    4214:	00 93 a9 24 	sts	0x24A9, r16
    4218:	10 93 aa 24 	sts	0x24AA, r17
		if (NULL != udd_g_ctrlreq.over_under_run) {
    421c:	e0 91 ad 24 	lds	r30, 0x24AD
    4220:	f0 91 ae 24 	lds	r31, 0x24AE
    4224:	30 97       	sbiw	r30, 0x00	; 0
    4226:	29 f0       	breq	.+10     	; 0x4232 <__vector_126+0x142>
			if (!udd_g_ctrlreq.over_under_run()) {
    4228:	09 95       	icall
    422a:	81 11       	cpse	r24, r1
    422c:	02 c0       	rjmp	.+4      	; 0x4232 <__vector_126+0x142>
				// Stall ZLP
				udd_ctrl_stall_data();
    422e:	f4 d9       	rcall	.-3096   	; 0x3618 <udd_ctrl_stall_data>
    4230:	32 c0       	rjmp	.+100    	; 0x4296 <__vector_126+0x1a6>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    4232:	00 da       	rcall	.-3072   	; 0x3634 <udd_ctrl_send_zlp_in>
    4234:	30 c0       	rjmp	.+96     	; 0x4296 <__vector_126+0x1a6>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    4236:	80 91 a9 24 	lds	r24, 0x24A9
    423a:	90 91 aa 24 	lds	r25, 0x24AA
    423e:	08 17       	cp	r16, r24
    4240:	19 07       	cpc	r17, r25
    4242:	f9 f4       	brne	.+62     	; 0x4282 <__vector_126+0x192>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    4244:	e0 91 ad 24 	lds	r30, 0x24AD
    4248:	f0 91 ae 24 	lds	r31, 0x24AE
    424c:	30 97       	sbiw	r30, 0x00	; 0
    424e:	11 f4       	brne	.+4      	; 0x4254 <__vector_126+0x164>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    4250:	e3 d9       	rcall	.-3130   	; 0x3618 <udd_ctrl_stall_data>
    4252:	21 c0       	rjmp	.+66     	; 0x4296 <__vector_126+0x1a6>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    4254:	09 95       	icall
    4256:	81 11       	cpse	r24, r1
    4258:	02 c0       	rjmp	.+4      	; 0x425e <__vector_126+0x16e>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    425a:	de d9       	rcall	.-3140   	; 0x3618 <udd_ctrl_stall_data>
    425c:	1c c0       	rjmp	.+56     	; 0x4296 <__vector_126+0x1a6>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    425e:	20 91 55 22 	lds	r18, 0x2255
    4262:	30 91 56 22 	lds	r19, 0x2256
    4266:	80 91 53 22 	lds	r24, 0x2253
    426a:	90 91 54 22 	lds	r25, 0x2254
    426e:	82 0f       	add	r24, r18
    4270:	93 1f       	adc	r25, r19
    4272:	80 93 55 22 	sts	0x2255, r24
    4276:	90 93 56 22 	sts	0x2256, r25
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    427a:	10 92 53 22 	sts	0x2253, r1
    427e:	10 92 54 22 	sts	0x2254, r1
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    4282:	e4 e6       	ldi	r30, 0x64	; 100
    4284:	f2 e2       	ldi	r31, 0x22	; 34
    4286:	02 e0       	ldi	r16, 0x02	; 2
    4288:	06 93       	lac	Z, r16
    428a:	05 c0       	rjmp	.+10     	; 0x4296 <__vector_126+0x1a6>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    428c:	80 38       	cpi	r24, 0x80	; 128
    428e:	11 f4       	brne	.+4      	; 0x4294 <__vector_126+0x1a4>
		udd_ctrl_in_sent();
    4290:	e7 d9       	rcall	.-3122   	; 0x3660 <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    4292:	01 c0       	rjmp	.+2      	; 0x4296 <__vector_126+0x1a6>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    4294:	01 db       	rcall	.-2558   	; 0x3898 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    4296:	ff 91       	pop	r31
    4298:	ef 91       	pop	r30
    429a:	df 91       	pop	r29
    429c:	cf 91       	pop	r28
    429e:	bf 91       	pop	r27
    42a0:	af 91       	pop	r26
    42a2:	9f 91       	pop	r25
    42a4:	8f 91       	pop	r24
    42a6:	7f 91       	pop	r23
    42a8:	6f 91       	pop	r22
    42aa:	5f 91       	pop	r21
    42ac:	4f 91       	pop	r20
    42ae:	3f 91       	pop	r19
    42b0:	2f 91       	pop	r18
    42b2:	1f 91       	pop	r17
    42b4:	0f 91       	pop	r16
    42b6:	0f 90       	pop	r0
    42b8:	0f be       	out	0x3f, r0	; 63
    42ba:	0f 90       	pop	r0
    42bc:	1f 90       	pop	r1
    42be:	18 95       	reti

000042c0 <TimerCallback>:
void TimerCallback(void);
void init_timer(void);

void TimerCallback(void)
{
	timer_cnt++;
    42c0:	80 91 99 22 	lds	r24, 0x2299
    42c4:	8f 5f       	subi	r24, 0xFF	; 255
    42c6:	80 93 99 22 	sts	0x2299, r24
    42ca:	08 95       	ret

000042cc <init_timer>:
	//gpio_toggle_pin(LED_GREEN_O);
}

void init_timer(void)
{
    42cc:	cf 93       	push	r28
    42ce:	df 93       	push	r29
	sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    42d0:	61 e0       	ldi	r22, 0x01	; 1
    42d2:	83 e0       	ldi	r24, 0x03	; 3
    42d4:	0e 94 4a 14 	call	0x2894	; 0x2894 <sysclk_enable_module>
	
	tc_enable(&TCC0);
    42d8:	80 e0       	ldi	r24, 0x00	; 0
    42da:	98 e0       	ldi	r25, 0x08	; 8
    42dc:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <tc_enable>
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    42e0:	c0 e0       	ldi	r28, 0x00	; 0
    42e2:	d8 e0       	ldi	r29, 0x08	; 8
    42e4:	8c ed       	ldi	r24, 0xDC	; 220
    42e6:	95 e0       	ldi	r25, 0x05	; 5
    42e8:	8e a3       	std	Y+38, r24	; 0x26
    42ea:	9f a3       	std	Y+39, r25	; 0x27
	tc_write_period(&TCC0,375*4);
	
	/*
	* Enable TC interrupts overflow
	*/
	tc_set_overflow_interrupt_callback(&TCC0,TimerCallback);
    42ec:	60 e6       	ldi	r22, 0x60	; 96
    42ee:	71 e2       	ldi	r23, 0x21	; 33
    42f0:	80 e0       	ldi	r24, 0x00	; 0
    42f2:	98 e0       	ldi	r25, 0x08	; 8
    42f4:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <tc_set_overflow_interrupt_callback>
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
    42f8:	8e 81       	ldd	r24, Y+6	; 0x06
    42fa:	8c 7f       	andi	r24, 0xFC	; 252
    42fc:	8e 83       	std	Y+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
    42fe:	8e 81       	ldd	r24, Y+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
    4300:	81 60       	ori	r24, 0x01	; 1
    4302:	8e 83       	std	Y+6, r24	; 0x06
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    4304:	88 81       	ld	r24, Y
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    4306:	80 7f       	andi	r24, 0xF0	; 240
    4308:	84 60       	ori	r24, 0x04	; 4
    430a:	88 83       	st	Y, r24
	tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_LO);
	
	tc_write_clock_source(&TCC0, TC_CLKSEL_DIV8_gc);
}
    430c:	df 91       	pop	r29
    430e:	cf 91       	pop	r28
    4310:	08 95       	ret

00004312 <main>:
int main(void)
{
    4312:	cf 93       	push	r28
    4314:	df 93       	push	r29
    4316:	cd b7       	in	r28, 0x3d	; 61
    4318:	de b7       	in	r29, 0x3e	; 62
    431a:	a0 97       	sbiw	r28, 0x20	; 32
    431c:	cd bf       	out	0x3d, r28	; 61
    431e:	de bf       	out	0x3e, r29	; 62
	
	//random uid auslesen
	nvm_read_device_serial(&product_bytes);
    4320:	8f ea       	ldi	r24, 0xAF	; 175
    4322:	94 e2       	ldi	r25, 0x24	; 36
    4324:	60 d8       	rcall	.-3904   	; 0x33e6 <nvm_read_device_serial>
	
	irq_initialize_vectors();
    4326:	87 e0       	ldi	r24, 0x07	; 7
    4328:	e0 ea       	ldi	r30, 0xA0	; 160
    432a:	f0 e0       	ldi	r31, 0x00	; 0
    432c:	82 83       	std	Z+2, r24	; 0x02
	cpu_irq_enable();
    432e:	78 94       	sei
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    4330:	10 92 99 24 	sts	0x2499, r1
    4334:	10 92 9a 24 	sts	0x249A, r1
    4338:	10 92 9b 24 	sts	0x249B, r1
    433c:	10 92 9c 24 	sts	0x249C, r1
    4340:	10 92 9d 24 	sts	0x249D, r1
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    4344:	81 e0       	ldi	r24, 0x01	; 1
    4346:	80 93 9e 24 	sts	0x249E, r24

	// Initialize the sleep manager
	sleepmgr_init();

	sysclk_init();
    434a:	0e 94 de 13 	call	0x27bc	; 0x27bc <sysclk_init>
	
	
	//should we start the bootloader???
	if(nvm_eeprom_read_byte(EEPROM_PAGE_BOOT * EEPROM_PAGE_SIZE)==0xB0) {
    434e:	80 ee       	ldi	r24, 0xE0	; 224
    4350:	97 e0       	ldi	r25, 0x07	; 7
    4352:	86 d8       	rcall	.-3828   	; 0x3460 <nvm_eeprom_read_byte>
    4354:	80 3b       	cpi	r24, 0xB0	; 176
    4356:	69 f4       	brne	.+26     	; 0x4372 <main+0x60>
		uint8_t temp_buf[EEPROM_PAGE_SIZE];
		temp_buf[0]=0xFF;
    4358:	8f ef       	ldi	r24, 0xFF	; 255
    435a:	89 83       	std	Y+1, r24	; 0x01
		nvm_eeprom_flush_buffer();
    435c:	aa d8       	rcall	.-3756   	; 0x34b2 <nvm_eeprom_flush_buffer>
		nvm_eeprom_load_page_to_buffer(temp_buf);
    435e:	ce 01       	movw	r24, r28
    4360:	01 96       	adiw	r24, 0x01	; 1
    4362:	ca d8       	rcall	.-3692   	; 0x34f8 <nvm_eeprom_load_page_to_buffer>
		nvm_eeprom_atomic_write_page(EEPROM_PAGE_BOOT);
    4364:	8f e3       	ldi	r24, 0x3F	; 63
    4366:	e7 d8       	rcall	.-3634   	; 0x3536 <nvm_eeprom_atomic_write_page>
		start_bootloader();
    4368:	e0 91 be 20 	lds	r30, 0x20BE
    436c:	f0 91 bf 20 	lds	r31, 0x20BF
    4370:	09 95       	icall
	}
		
	board_init();	
    4372:	0e 94 62 07 	call	0xec4	; 0xec4 <board_init>
	
	init_timer();
    4376:	aa df       	rcall	.-172    	; 0x42cc <init_timer>


	// Start USB stack to authorize VBus monitoring
	udc_start();
    4378:	0e 94 e5 16 	call	0x2dca	; 0x2dca <udc_start>
	
	nvm_eeprom_read_buffer(EEPROM_PAGE_SCALE * EEPROM_PAGE_SIZE,&ee_scale_settings,sizeof(ee_scale_settings));
    437c:	40 e2       	ldi	r20, 0x20	; 32
    437e:	50 e0       	ldi	r21, 0x00	; 0
    4380:	6a eb       	ldi	r22, 0xBA	; 186
    4382:	74 e2       	ldi	r23, 0x24	; 36
    4384:	80 e2       	ldi	r24, 0x20	; 32
    4386:	90 e0       	ldi	r25, 0x00	; 0
    4388:	7c d8       	rcall	.-3848   	; 0x3482 <nvm_eeprom_read_buffer>
	
	//check if eeprom erased
	if(ee_scale_settings.opt_v == 0xFF) {
    438a:	80 91 c6 24 	lds	r24, 0x24C6
    438e:	8f 3f       	cpi	r24, 0xFF	; 255
    4390:	91 f5       	brne	.+100    	; 0x43f6 <main+0xe4>
		
		ee_scale_settings.scale_v = 0.0040206;
    4392:	8d e3       	ldi	r24, 0x3D	; 61
    4394:	9f eb       	ldi	r25, 0xBF	; 191
    4396:	a3 e8       	ldi	r26, 0x83	; 131
    4398:	bb e3       	ldi	r27, 0x3B	; 59
    439a:	80 93 ba 24 	sts	0x24BA, r24
    439e:	90 93 bb 24 	sts	0x24BB, r25
    43a2:	a0 93 bc 24 	sts	0x24BC, r26
    43a6:	b0 93 bd 24 	sts	0x24BD, r27
		ee_scale_settings.scale_cc = 0.001;
    43aa:	8f e6       	ldi	r24, 0x6F	; 111
    43ac:	92 e1       	ldi	r25, 0x12	; 18
    43ae:	a3 e8       	ldi	r26, 0x83	; 131
    43b0:	ba e3       	ldi	r27, 0x3A	; 58
    43b2:	80 93 be 24 	sts	0x24BE, r24
    43b6:	90 93 bf 24 	sts	0x24BF, r25
    43ba:	a0 93 c0 24 	sts	0x24C0, r26
    43be:	b0 93 c1 24 	sts	0x24C1, r27
		ee_scale_settings.scale_ch = 0.002;
    43c2:	8f e6       	ldi	r24, 0x6F	; 111
    43c4:	92 e1       	ldi	r25, 0x12	; 18
    43c6:	a3 e0       	ldi	r26, 0x03	; 3
    43c8:	bb e3       	ldi	r27, 0x3B	; 59
    43ca:	80 93 c2 24 	sts	0x24C2, r24
    43ce:	90 93 c3 24 	sts	0x24C3, r25
    43d2:	a0 93 c4 24 	sts	0x24C4, r26
    43d6:	b0 93 c5 24 	sts	0x24C5, r27
		
		ee_scale_settings.opt_v = 0x05;
    43da:	85 e0       	ldi	r24, 0x05	; 5
    43dc:	80 93 c6 24 	sts	0x24C6, r24
		ee_scale_settings.opt_cc = 0x05;
    43e0:	80 93 c7 24 	sts	0x24C7, r24
		ee_scale_settings.opt_ch = 0x01;
    43e4:	81 e0       	ldi	r24, 0x01	; 1
    43e6:	80 93 c8 24 	sts	0x24C8, r24

		nvm_eeprom_flush_buffer();
    43ea:	63 d8       	rcall	.-3898   	; 0x34b2 <nvm_eeprom_flush_buffer>
		nvm_eeprom_load_page_to_buffer((const uint8_t*)&ee_scale_settings);
    43ec:	8a eb       	ldi	r24, 0xBA	; 186
    43ee:	94 e2       	ldi	r25, 0x24	; 36
    43f0:	83 d8       	rcall	.-3834   	; 0x34f8 <nvm_eeprom_load_page_to_buffer>
		nvm_eeprom_atomic_write_page(EEPROM_PAGE_SCALE);
    43f2:	81 e0       	ldi	r24, 0x01	; 1
    43f4:	a0 d8       	rcall	.-3776   	; 0x3536 <nvm_eeprom_atomic_write_page>
 *
 *  \return The number of used elements.
 */
static inline uint8_t fifo_get_used_size(fifo_desc_t *fifo_desc)
{
	return ((fifo_desc->write_index - fifo_desc->read_index) & fifo_desc->mask);
    43f6:	0f 2e       	mov	r0, r31
    43f8:	f4 ef       	ldi	r31, 0xF4	; 244
    43fa:	cf 2e       	mov	r12, r31
    43fc:	f3 e2       	ldi	r31, 0x23	; 35
    43fe:	df 2e       	mov	r13, r31
    4400:	f0 2d       	mov	r31, r0
    4402:	0f 2e       	mov	r0, r31
    4404:	f3 ef       	ldi	r31, 0xF3	; 243
    4406:	ef 2e       	mov	r14, r31
    4408:	f3 e2       	ldi	r31, 0x23	; 35
    440a:	ff 2e       	mov	r15, r31
    440c:	f0 2d       	mov	r31, r0
    440e:	06 ef       	ldi	r16, 0xF6	; 246
    4410:	13 e2       	ldi	r17, 0x23	; 35
				if(ee_scale_settings.opt_ch & 0x01 && !(ee_scale_settings.opt_cc & 0x01)) {
					use_hall_sensor = true;
				}
			}
		//wenn sich status zu dettached gendert hat
		} else if(!(main_b_attached & 0x01) && (main_b_attached & 0x02)) {
    4412:	68 94       	set
    4414:	44 24       	eor	r4, r4
    4416:	47 f8       	bld	r4, 7
    4418:	0f 2e       	mov	r0, r31
    441a:	f4 e8       	ldi	r31, 0x84	; 132
    441c:	5f 2e       	mov	r5, r31
    441e:	f0 2d       	mov	r31, r0
    4420:	0f 2e       	mov	r0, r31
    4422:	fe e1       	ldi	r31, 0x1E	; 30
    4424:	6f 2e       	mov	r6, r31
    4426:	f0 2d       	mov	r31, r0
    4428:	71 2c       	mov	r7, r1
    442a:	0f 2e       	mov	r0, r31
    442c:	f0 e8       	ldi	r31, 0x80	; 128
    442e:	8f 2e       	mov	r8, r31
    4430:	f6 e0       	ldi	r31, 0x06	; 6
    4432:	9f 2e       	mov	r9, r31
    4434:	f0 2d       	mov	r31, r0
    4436:	68 94       	set
    4438:	33 24       	eor	r3, r3
    443a:	32 f8       	bld	r3, 2
    443c:	0f 2e       	mov	r0, r31
    443e:	f0 e6       	ldi	r31, 0x60	; 96
    4440:	af 2e       	mov	r10, r31
    4442:	f6 e0       	ldi	r31, 0x06	; 6
    4444:	bf 2e       	mov	r11, r31
    4446:	f0 2d       	mov	r31, r0
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    4448:	21 2c       	mov	r2, r1
	
	
	while (true) {
		
		//wenn usb und ina aktiviert
		if((main_b_attached & 0x03) == 0x03) {
    444a:	80 91 0f 21 	lds	r24, 0x210F
    444e:	83 70       	andi	r24, 0x03	; 3
    4450:	83 30       	cpi	r24, 0x03	; 3
    4452:	41 f5       	brne	.+80     	; 0x44a4 <main+0x192>
			//send id and scale values sometimes... 
			if(timer_cnt > 250) {
    4454:	80 91 99 22 	lds	r24, 0x2299
    4458:	8b 3f       	cpi	r24, 0xFB	; 251
    445a:	30 f0       	brcs	.+12     	; 0x4468 <main+0x156>
				timer_cnt = 0;
    445c:	10 92 99 22 	sts	0x2299, r1
				proto_send_id();
    4460:	0e 94 37 10 	call	0x206e	; 0x206e <proto_send_id>
				proto_send_scale();
    4464:	0e 94 5f 10 	call	0x20be	; 0x20be <proto_send_scale>
			}
		
			//versuche Daten vom INA IC blockierend zu lesen
			if(!INA219_read(&ina_data)) {
    4468:	8a ed       	ldi	r24, 0xDA	; 218
    446a:	94 e2       	ldi	r25, 0x24	; 36
    446c:	0e 94 9c 12 	call	0x2538	; 0x2538 <INA219_read>
    4470:	81 11       	cpse	r24, r1
    4472:	02 c0       	rjmp	.+4      	; 0x4478 <main+0x166>
				msg_ready = false;
    4474:	10 92 0e 21 	sts	0x210E, r1
    4478:	f6 01       	movw	r30, r12
    447a:	80 81       	ld	r24, Z
    447c:	f7 01       	movw	r30, r14
    447e:	90 81       	ld	r25, Z
    4480:	89 1b       	sub	r24, r25
    4482:	f8 01       	movw	r30, r16
    4484:	90 81       	ld	r25, Z
    4486:	89 23       	and	r24, r25
			}
			
		
			//wenn fifo etwas angestiegen, versuche Strom und Spannungswerte zu senden...
			if(fifo_get_used_size(&fifo_desc) >= 6) {
    4488:	86 30       	cpi	r24, 0x06	; 6
    448a:	10 f0       	brcs	.+4      	; 0x4490 <main+0x17e>
				proto_send_data();
    448c:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <proto_send_data>
			}
		
			//wenn etwas im Sendebuffer vorhanden ist, versuchen mit der nchsten HID Msg zu senden...
			proto_send();
    4490:	0e 94 a1 10 	call	0x2142	; 0x2142 <proto_send>
		
			//empfangene HID-Nachricht auswerten
			if(msg_ready) {
    4494:	80 91 0e 21 	lds	r24, 0x210E
    4498:	88 23       	and	r24, r24
    449a:	21 f0       	breq	.+8      	; 0x44a4 <main+0x192>
				proto_receiver();
    449c:	0e 94 b3 10 	call	0x2166	; 0x2166 <proto_receiver>
				msg_ready = false;
    44a0:	10 92 0e 21 	sts	0x210E, r1
			}
		}
		
		//wenn sich attached status gendert hat
		if((main_b_attached & 0x01) && !(main_b_attached & 0x02)) {
    44a4:	80 91 0f 21 	lds	r24, 0x210F
    44a8:	80 ff       	sbrs	r24, 0
    44aa:	45 c0       	rjmp	.+138    	; 0x4536 <main+0x224>
    44ac:	80 91 0f 21 	lds	r24, 0x210F
    44b0:	81 fd       	sbrc	r24, 1
    44b2:	41 c0       	rjmp	.+130    	; 0x4536 <main+0x224>
    44b4:	84 2d       	mov	r24, r4
    44b6:	95 2d       	mov	r25, r5
    44b8:	a6 2d       	mov	r26, r6
    44ba:	b7 2d       	mov	r27, r7
    44bc:	01 97       	sbiw	r24, 0x01	; 1
    44be:	a1 09       	sbc	r26, r1
    44c0:	b1 09       	sbc	r27, r1
    44c2:	00 97       	sbiw	r24, 0x00	; 0
    44c4:	a1 05       	cpc	r26, r1
    44c6:	b1 05       	cpc	r27, r1
    44c8:	c9 f7       	brne	.-14     	; 0x44bc <main+0x1aa>
			//entprellen
			delay_ms(1000);
			//ina aktivieren
			if(main_b_attached & 0x01) {
    44ca:	80 91 0f 21 	lds	r24, 0x210F
    44ce:	80 ff       	sbrs	r24, 0
    44d0:	bc cf       	rjmp	.-136    	; 0x444a <main+0x138>
				main_b_attached = 0x03;
    44d2:	83 e0       	ldi	r24, 0x03	; 3
    44d4:	80 93 0f 21 	sts	0x210F, r24
    44d8:	f4 01       	movw	r30, r8
    44da:	35 82       	std	Z+5, r3	; 0x05
    44dc:	f5 01       	movw	r30, r10
    44de:	35 82       	std	Z+5, r3	; 0x05
    44e0:	80 e4       	ldi	r24, 0x40	; 64
    44e2:	92 e4       	ldi	r25, 0x42	; 66
    44e4:	af e0       	ldi	r26, 0x0F	; 15
    44e6:	b2 2d       	mov	r27, r2
    44e8:	01 97       	sbiw	r24, 0x01	; 1
    44ea:	a1 09       	sbc	r26, r1
    44ec:	b1 09       	sbc	r27, r1
    44ee:	00 97       	sbiw	r24, 0x00	; 0
    44f0:	a1 05       	cpc	r26, r1
    44f2:	b1 05       	cpc	r27, r1
    44f4:	c9 f7       	brne	.-14     	; 0x44e8 <main+0x1d6>
				gpio_set_pin_high(LED_GREEN_O);
				gpio_set_pin_high(EN_5V_O);
				
				delay_ms(500);
				
				rs485_init();
    44f6:	0e 94 44 06 	call	0xc88	; 0xc88 <rs485_init>
				
				INA219_init(&ina_data);
    44fa:	8a ed       	ldi	r24, 0xDA	; 218
    44fc:	94 e2       	ldi	r25, 0x24	; 36
    44fe:	0e 94 21 12 	call	0x2442	; 0x2442 <INA219_init>
				
				
				if(init_adc()) {
    4502:	0e 94 c4 06 	call	0xd88	; 0xd88 <init_adc>
    4506:	88 23       	and	r24, r24
    4508:	41 f0       	breq	.+16     	; 0x451a <main+0x208>
					if(ee_scale_settings.opt_ch & 0x01) {
    450a:	e8 ec       	ldi	r30, 0xC8	; 200
    450c:	f4 e2       	ldi	r31, 0x24	; 36
    450e:	80 81       	ld	r24, Z
    4510:	80 ff       	sbrs	r24, 0
    4512:	9b cf       	rjmp	.-202    	; 0x444a <main+0x138>
						use_hall_sensor = true;
    4514:	81 e0       	ldi	r24, 0x01	; 1
    4516:	80 93 9a 22 	sts	0x229A, r24
					}
				}
				
				//if not auto mode and hall should be used
				if(ee_scale_settings.opt_ch & 0x01 && !(ee_scale_settings.opt_cc & 0x01)) {
    451a:	e8 ec       	ldi	r30, 0xC8	; 200
    451c:	f4 e2       	ldi	r31, 0x24	; 36
    451e:	80 81       	ld	r24, Z
    4520:	80 ff       	sbrs	r24, 0
    4522:	93 cf       	rjmp	.-218    	; 0x444a <main+0x138>
    4524:	e7 ec       	ldi	r30, 0xC7	; 199
    4526:	f4 e2       	ldi	r31, 0x24	; 36
    4528:	80 81       	ld	r24, Z
    452a:	80 fd       	sbrc	r24, 0
    452c:	8e cf       	rjmp	.-228    	; 0x444a <main+0x138>
					use_hall_sensor = true;
    452e:	81 e0       	ldi	r24, 0x01	; 1
    4530:	80 93 9a 22 	sts	0x229A, r24
    4534:	8a cf       	rjmp	.-236    	; 0x444a <main+0x138>
				}
			}
		//wenn sich status zu dettached gendert hat
		} else if(!(main_b_attached & 0x01) && (main_b_attached & 0x02)) {
    4536:	80 91 0f 21 	lds	r24, 0x210F
    453a:	80 fd       	sbrc	r24, 0
    453c:	86 cf       	rjmp	.-244    	; 0x444a <main+0x138>
    453e:	80 91 0f 21 	lds	r24, 0x210F
    4542:	81 ff       	sbrs	r24, 1
    4544:	82 cf       	rjmp	.-252    	; 0x444a <main+0x138>
    4546:	84 2d       	mov	r24, r4
    4548:	95 2d       	mov	r25, r5
    454a:	a6 2d       	mov	r26, r6
    454c:	b7 2d       	mov	r27, r7
    454e:	01 97       	sbiw	r24, 0x01	; 1
    4550:	a1 09       	sbc	r26, r1
    4552:	b1 09       	sbc	r27, r1
    4554:	00 97       	sbiw	r24, 0x00	; 0
    4556:	a1 05       	cpc	r26, r1
    4558:	b1 05       	cpc	r27, r1
    455a:	c9 f7       	brne	.-14     	; 0x454e <main+0x23c>
			//entprellen
			delay_ms(1000);
			//rs485 disable
			rs485_deinit();
    455c:	0e 94 77 06 	call	0xcee	; 0xcee <rs485_deinit>
			//5v abschalten
			if(!(main_b_attached & 0x01)) {
    4560:	80 91 0f 21 	lds	r24, 0x210F
    4564:	80 fd       	sbrc	r24, 0
    4566:	71 cf       	rjmp	.-286    	; 0x444a <main+0x138>
				main_b_attached = 0;
    4568:	10 92 0f 21 	sts	0x210F, r1
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    456c:	f4 01       	movw	r30, r8
    456e:	36 82       	std	Z+6, r3	; 0x06
    4570:	f5 01       	movw	r30, r10
    4572:	36 82       	std	Z+6, r3	; 0x06
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
    4574:	f8 94       	cli

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    4576:	e9 e9       	ldi	r30, 0x99	; 153
    4578:	f4 e2       	ldi	r31, 0x24	; 36
    457a:	80 81       	ld	r24, Z
    457c:	81 11       	cpse	r24, r1
    457e:	08 c0       	rjmp	.+16     	; 0x4590 <main+0x27e>
    4580:	ea e9       	ldi	r30, 0x9A	; 154
    4582:	f4 e2       	ldi	r31, 0x24	; 36
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
    4584:	8f 5f       	subi	r24, 0xFF	; 255

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    4586:	91 91       	ld	r25, Z+
    4588:	99 23       	and	r25, r25
    458a:	e1 f3       	breq	.-8      	; 0x4584 <main+0x272>
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
    458c:	81 11       	cpse	r24, r1
    458e:	02 c0       	rjmp	.+4      	; 0x4594 <main+0x282>
		cpu_irq_enable();
    4590:	78 94       	sei
    4592:	5b cf       	rjmp	.-330    	; 0x444a <main+0x138>
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
    4594:	e8 e4       	ldi	r30, 0x48	; 72
    4596:	f0 e0       	ldi	r31, 0x00	; 0
    4598:	90 81       	ld	r25, Z

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
    459a:	e8 2f       	mov	r30, r24
    459c:	f0 e0       	ldi	r31, 0x00	; 0
    459e:	e1 50       	subi	r30, 0x01	; 1
    45a0:	f0 4e       	sbci	r31, 0xE0	; 224
    45a2:	91 7f       	andi	r25, 0xF1	; 241
    45a4:	80 81       	ld	r24, Z
    45a6:	89 2b       	or	r24, r25
    45a8:	e8 e4       	ldi	r30, 0x48	; 72
    45aa:	f0 e0       	ldi	r31, 0x00	; 0
    45ac:	80 83       	st	Z, r24
	sleep_enable();
    45ae:	80 81       	ld	r24, Z
    45b0:	81 60       	ori	r24, 0x01	; 1
    45b2:	80 83       	st	Z, r24

	cpu_irq_enable();
    45b4:	78 94       	sei
	sleep_enter();
    45b6:	88 95       	sleep

	sleep_disable();
    45b8:	80 81       	ld	r24, Z
    45ba:	8e 7f       	andi	r24, 0xFE	; 254
    45bc:	80 83       	st	Z, r24
    45be:	45 cf       	rjmp	.-374    	; 0x444a <main+0x138>

000045c0 <__udivmodhi4>:
    45c0:	aa 1b       	sub	r26, r26
    45c2:	bb 1b       	sub	r27, r27
    45c4:	51 e1       	ldi	r21, 0x11	; 17
    45c6:	07 c0       	rjmp	.+14     	; 0x45d6 <__udivmodhi4_ep>

000045c8 <__udivmodhi4_loop>:
    45c8:	aa 1f       	adc	r26, r26
    45ca:	bb 1f       	adc	r27, r27
    45cc:	a6 17       	cp	r26, r22
    45ce:	b7 07       	cpc	r27, r23
    45d0:	10 f0       	brcs	.+4      	; 0x45d6 <__udivmodhi4_ep>
    45d2:	a6 1b       	sub	r26, r22
    45d4:	b7 0b       	sbc	r27, r23

000045d6 <__udivmodhi4_ep>:
    45d6:	88 1f       	adc	r24, r24
    45d8:	99 1f       	adc	r25, r25
    45da:	5a 95       	dec	r21
    45dc:	a9 f7       	brne	.-22     	; 0x45c8 <__udivmodhi4_loop>
    45de:	80 95       	com	r24
    45e0:	90 95       	com	r25
    45e2:	bc 01       	movw	r22, r24
    45e4:	cd 01       	movw	r24, r26
    45e6:	08 95       	ret

000045e8 <__udivmodsi4>:
    45e8:	a1 e2       	ldi	r26, 0x21	; 33
    45ea:	1a 2e       	mov	r1, r26
    45ec:	aa 1b       	sub	r26, r26
    45ee:	bb 1b       	sub	r27, r27
    45f0:	fd 01       	movw	r30, r26
    45f2:	0d c0       	rjmp	.+26     	; 0x460e <__udivmodsi4_ep>

000045f4 <__udivmodsi4_loop>:
    45f4:	aa 1f       	adc	r26, r26
    45f6:	bb 1f       	adc	r27, r27
    45f8:	ee 1f       	adc	r30, r30
    45fa:	ff 1f       	adc	r31, r31
    45fc:	a2 17       	cp	r26, r18
    45fe:	b3 07       	cpc	r27, r19
    4600:	e4 07       	cpc	r30, r20
    4602:	f5 07       	cpc	r31, r21
    4604:	20 f0       	brcs	.+8      	; 0x460e <__udivmodsi4_ep>
    4606:	a2 1b       	sub	r26, r18
    4608:	b3 0b       	sbc	r27, r19
    460a:	e4 0b       	sbc	r30, r20
    460c:	f5 0b       	sbc	r31, r21

0000460e <__udivmodsi4_ep>:
    460e:	66 1f       	adc	r22, r22
    4610:	77 1f       	adc	r23, r23
    4612:	88 1f       	adc	r24, r24
    4614:	99 1f       	adc	r25, r25
    4616:	1a 94       	dec	r1
    4618:	69 f7       	brne	.-38     	; 0x45f4 <__udivmodsi4_loop>
    461a:	60 95       	com	r22
    461c:	70 95       	com	r23
    461e:	80 95       	com	r24
    4620:	90 95       	com	r25
    4622:	9b 01       	movw	r18, r22
    4624:	ac 01       	movw	r20, r24
    4626:	bd 01       	movw	r22, r26
    4628:	cf 01       	movw	r24, r30
    462a:	08 95       	ret

0000462c <__tablejump2__>:
    462c:	ee 0f       	add	r30, r30
    462e:	ff 1f       	adc	r31, r31

00004630 <__tablejump__>:
    4630:	05 90       	lpm	r0, Z+
    4632:	f4 91       	lpm	r31, Z
    4634:	e0 2d       	mov	r30, r0
    4636:	09 94       	ijmp

00004638 <memcpy>:
    4638:	fb 01       	movw	r30, r22
    463a:	dc 01       	movw	r26, r24
    463c:	02 c0       	rjmp	.+4      	; 0x4642 <memcpy+0xa>
    463e:	01 90       	ld	r0, Z+
    4640:	0d 92       	st	X+, r0
    4642:	41 50       	subi	r20, 0x01	; 1
    4644:	50 40       	sbci	r21, 0x00	; 0
    4646:	d8 f7       	brcc	.-10     	; 0x463e <memcpy+0x6>
    4648:	08 95       	ret

0000464a <_exit>:
    464a:	f8 94       	cli

0000464c <__stop_program>:
    464c:	ff cf       	rjmp	.-2      	; 0x464c <__stop_program>
