
# List of acronyms
[[**Home**](../README.md)]
[[**A**](#a)]
[[**B**](#b)]
[[**C**](#c)]
[[**D**](#d)]
[[**E**](#e)]
[[**F**](#f)]
[[**G**](#g)]
[[**H**](#h)]
[[**I**](#i)]
[[**J**](#j)]
[[**K**](#k)]
[[**L**](#l)]
[[**M**](#m)]
[[**N**](#n)]
[[**O**](#o)]
[[**P**](#p)]
[[**Q**](#q)]
[[**R**](#r)]
[[**S**](#s)]
[[**T**](#t)]
[[**U**](#u)]
[[**V**](#v)]
[[**W**](#w)]
[[**X**](#x)]
[[**Y**](#y)]
[[**Z**](#z)]

## A
[**[Top]**](#list-of-acronyms)

**A** - ampere (current unit)

**AC** - Alternating Current

**ADC** - Analog-to-Digital Converter

**AMBA** - Advanced Microcontroller Bus Architecture

**AoT** - Analog on Top

**ASB** - Advanced System Bus

**ASCII** - American Standard Code for Information Interchange

**ASIC** - Application Specific Integrated Circuit

**ATE** - Automatic Test Equipment

**ATG** - Automatic Test Generation

**ATPG** - Automatic Test-Pattern Generation

**AXI** - Advanced eXtensible Interface


## B
[**[Top]**](#list-of-acronyms)


**BC** - Best Case (_corner_)

**BEL** - Basic Element (_any Xilinx FPGA primitive_)

**BER** - Bit Error Rate

**BFM** - Bus Functional Model

**BGA** - Ball Grid Array (package)

**BIST** - Built-In Self-Test

**bit** - <b>bi</b>nary digi<b>t</b>

**BOM** - Bill Of Material

**BPI** - Byte Peripheral Interface (_FPGA parallel NOR flash programming option_)

**BRAM** - Block RAM (Read-Only Memory)

**BSP** - Board Support Package

**BW** - Band-Width



## C
[**[Top]**](#list-of-acronyms)


**CAD** - Computer Aided Design

**CAE** - Computer-Aided Engineering

**CAM** - Computer Aided Manufacturing

**CCCS** - Current-Controlled Current Source

**CCVS** - Current-Controlled Voltage Source

**CDC** - Clock-Domain Crossing

**CE** - Clock Enable

**CISC** - Complex Instruction-Set Computer

**CK** - Clock

**CLB** - Configurable Logic Block

**CM** - Clock Management

**CML** - Current-Mode Logic

**CMT** - Clock Management Tile

**CMOS** - Complementary Metal Oxide Semiconductor

**CORDIC** - COordinate Rotation DIgital Computer (algorithm)

**CP** - Charge Pump (_PLL component_)

**CPLD** - Complex Programmable Logic Device

**CPU** - Central Processing Unit

**CSV** - Comma-Separated Values (file extension)

**CTS** - Clock Tree Synthesis




## D
[**[Top]**](#list-of-acronyms)


**DAC** - Digital-to-Analog Converter

**DAQ** - Data Acquisition

**dB** - decibel (unit)

**DC** - Direct Current

**DCE** - Data Communication Equipment

**DCI** - Digital Controlled Impedance

**DCM** - Digital Clock Manager

**DCP** Design Check Point (_Xilinx Vivado_)

**DDR** - Double Data Rate

**DDS** - Direct Digital Synthesis

**DEF** - Design-Exchange Format

**DFM** - Design For Manufacturing

**DFT** - Design for Test _or_ Discrete Fourier Transform

**DIP** - Dual In-line Package

**DLL** - Delay-Locked Loop

**DMA** - Direct Memory Access

**DNA** - unique hardware device identifier for any Xilinx device

**DNL** - Differential Non-Linearity

**DoT** - Digital on Top

**DRAM** - Dynamic RAM (Random Access Memory)

**DRC** - Design Rule Check

**DRP** - Dynamic Reconfiguration Port (_Xilinx_)

**DSM** - Deep Sub-Micron

**DSO** - Digital Storage Oscilloscope

**DSP** - Digital Signal Processing

**DTE** - Data Transmission Equipment

**DUT** - Device Under Test

**DUV** - Device Under Verification

**DVI** - Digital Visual Interface




## E
[**[Top]**](#list-of-acronyms)


**ECAD** - Electronic Computer Aided Design

**ECC** - Error Correction Checking (_Xilinx FIFO Generator_)

**ECO** - Engineering Change Orders

**ECL** - Emitter-Coupled Logic

**EDA** - Electronic Design Automation

**EDIF** - Electronic Data Interchange Format (_industry-standard netlist file_)

**EDK** - Embedded Development Kit (_legacy Xilinx ISE EDK_)

**ELF** - Executable and Linkable Format

**ENOB** - Effective Number Of Bits

**EPROM** - Erasable Programmable Read Only Memory

**EEPROM** - Electrically Erasable Programmable Read-Only Memory

**EMC** - Electro-Magnetic Compliance

**EOF** - End Of File

**EOS** - End Of Stream

**ERC** - Electrical Rule Check

**ESD** - Electrostatic Discharge

**ETP** - Energy-Time Product




## F
[**[Top]**](#list-of-acronyms)


**FET** - Field Effect Transistor

**FF** - Flip-Flop

**FFT** - Fast Fourier Transform (_DFT algorithm_)

**FIFO** - First-In First-Out

**FIR** - (digital filters) Finite Impulse Response

**FM** - Frequency Modulation

**FMC** - FPGA Mezzanine Card (Xilinx connector)

**FOM** - Figure Of Merit

**FPGA** - Field Programmable Gate Array

**FSM** - Finite-State-Machine

**FWFT** - First Word Fall Through (_Xilinx FIFO Generstor_)



## G
[**[Top]**](#list-of-acronyms)

**GP** - General Purpose

**GPIO** - General Purpose I/O

**GBT** - GigaBit Transceiver

**GBW** - Gain-Bandwidth product

**GL** - Gate Level

**GMI** - Generic Medium Interface (_TCP/IP stack_)

**GSR** - Global Set/Reset

**GUI** - Graphical User Interface




## H
[**[Top]**](#list-of-acronyms)

**HD** - Hard Disk or Hard Drive

**HDMI** - High-Definition Multimedia Interface

**HDL** - Hardware Description Language

**HLS** - High-Level Synthesis

**HM** - Hardware Manager

**HPC** - High Pin Count

**HR** - High-Range (FPGA I/O pads)

**HS** - High-Speed (FPGA I/O pads)

**HV** - High Voltage

**HW** - Hardware




## I
[**[Top]**](#list-of-acronyms)



**I2C** - Inter-Integrated Circuit

**IBERT** - Integrated Bit-Error-Ratio Tester (_Xilinx_)

**IC** - Integrated Circuit

**ICE** - In-Circuit Emulator or Integrated Circuit Emulator

**ICSP** - In-Circuit Serial Programming (same as _ISP, In-System Programming_)

**IDE** - Integrated Development Environment

**IEEE** - Institute of Electrical and Electronics Engineers

**IIC** - same as I2C

**IIR** - Infinite Impulse Response (digital filter)

**ILA** - Integrated Logic Analyzer (_Xilinx FPGA debug feature_)

**INL** - Integrated Non-Linearity

**I/O** - Input/Output

**IOB** - Input/Output Block

**IP** - Intellectual Property

**ISE** - Integrated Software Environment (_legacy Xilinx FPGA programming suite_)

**ISP** - In-System Programming (same as _ICSP, In-Circuit Serial Programming_)



## J
[**[Top]**](#list-of-acronyms)



**JEDEC** - Joint Electronic Device Engineering Council

**JTAG** - Joint Test Action Group



## K
[**[Top]**](#list-of-acronyms)


**KCL** - Kirchoff's Current Law

**KVL** - Kirchoff's Voltage Law



## L
[**[Top]**](#list-of-acronyms)


**LCD** - Liquid Crystal Display

**LCM** - Liquid Crystal Module

**LDO** - Low Drop-Out voltage regulator

**LEC** - Logic Equivalence Checking (Checker)

**LED** - Light-Emitting Diode

**LF** - Loop Filter

**LFSR** - Linear Feedback Shift Register

**LIFO** - Last Input First Output

**LNA** - Low-Noise Amplifier

**LP** - Low-Power

**LPC** - Low Pin Count

**LPF** - Low-Pass Filter

**LRM** - Language Reference Manual

**LSB** - Least Significant Bit

**LUT** - Look-Up Table

**LV** - Low Voltage

**LVDS** - Low-Voltage Differential Signaling



## M
[**[Top]**](#list-of-acronyms)


**MAC** - Media Access Controller (_Ethernet controller_)

**MCU** - Micro-Controller Unit

**MMCM** - Mixed-Mode Clock Manager

**MOS** - Metal-Oxide-Semiconductor

**MOSFET** - Metal-Oxide-Semiconductor Field Effect Transistor

**MPW** - Multi-Project Wafer

**MSB** - Most Significant Bit

**MUT** - Module Under Test

**MUX** - Multiplexer

**MVA** - Multivariate Analysis

**MVL** - Multi-Valued Logic




## N
[**[Top]**](#list-of-acronyms)


**N/A** - Not applicable (or not available)

**NCD** - Native Circuit Description (_legacy Xilinx ISE, output from mapping process_)

**NCO** - Numerically-controlled Oscillator

**NDA** - Non-Disclosure Agreement

**NGD** - Native Generic Database (_legacy Xilinx ISE, input netlist file for mapping_)

**nibble** - 4 bits (also _nybble_)

**NIM** - Nuclear Instrument Module

**NM** - Noise Margin

**NRE** - Non Recurring Engineering costs

**NRZ** - Non Return to Zero



## O
[**[Top]**](#list-of-acronyms)


**OCV** - On-Chip Variations

**OOC** - Out Of Context (_Vivado IP Flow_)

**OP-AMP** - Operational Amplifier

**OS** - Operating System

**OSR** - Over Sampling Ratio

**OTP** - One-Time Programmable

**OTPROM** - One-Time Programmable Read-Only Memory




## P
[**[Top]**](#list-of-acronyms)


**PAM** - Pulse Amplitude Modulation

**PAR** - Place And Route

**PB** - Push Button

**PCB** - Printed Circuit Board

**PCI** - Peripheral Component Interconnect

**PCIe** - PCI Express

**PD** - Phase Detector

**PDIP** - Plastic Dual In-line Package

**PDP** - Power-Delay Product

**PFD** - Phase Frequency Detector (same as PD)

**PIC** - Programmable Integrated Circuit (_microcontroller_)

**PISO** - Parallel In Serial Out

**PIPO** - Parallel In Parallel Out

**PL** - Programmable Logic (_Xilinx Zynq terminology_)

**PLA** - Programmable Logic Array

**PLC** - Programmable Logic Controller

**PLD** - Programmable Logic Device

**PLL** - Phase-Locked Loop

**PM** - Phase Margin

**PMOD** - Peripheral Module (Digilent expansion cards)

**PROM** - Programmable Read Only Memory

**PRBS** - Pseudo-Random Bit Sequence

**PRPG** - Pseudo-Random Pattern Generation

**PS** - ProceSsor or Processing System (_Xilinx Zynq terminology_)

**PSD** - Power Spectrum Density

**PSM** - Programmable Switch Matrix

**PSRR** - Power Supply Rejection Ratio

**PTAT** - Proportional To Absolute Temperature

**PVT** - Process, Voltage (supply) and Temperature variations

**PWM** - Pulse Width Modulation




## Q
[**[Top]**](#list-of-acronyms)


**QA** - Quality Assurance

**QAM** - Quadrature Amplitude Modulation

**QoR** - Quality of Results



## R
[**[Top]**](#list-of-acronyms)


**RAM** - Random Access Memory

**RF** - Radio Frequency

**RGB** - Red-Green-Blue (LED)

**RISC** - Reduced Instruction-Set Computer

**RMS** - Root Mean Square

**RNM** - Real-Number Model (or Modeling)

**ROM** - Read Only Memory

**RT** - Room Temperature

**RTOS** - Real-Time Operating System

**RTL** - Register Transfer Level




## S
[**[Top]**](#list-of-acronyms)


**SCL** - Source-Coupled Logic

**SDC** - Synopsys Design Constraints

**SDF** - Standard Delay Format

**SDI** - Serial Data In

**SDO** - Serial Data Out

**SDK** - Software Development Kit

**SDR** - Single Data Rate

**SEE** - Single Event Effect

**SEB** - Single Event Burnout

**SEGR** - Single Event Gate Rupture

**SEL** - Single Event Latchup

**SEU** - Single Event Upset

**SFDR** - Spurious Free Dynamic Range

**SI** - Signal Integrity

**SIPO** - Serial In Parallel Out

**SISO** - Serial In Serial Out

**SMA** - Sub-Miniature version A (_coaxial RF connector_)

**SMD** - Surface Mount Device (package)

**SMT** - Surface Mount Technology

**SNDR** - Signal-to-Noise and Distorsion Ratio

**SNR** - Signal-to-Noise Ratio

**SNDR** - Signal-to-Noise and -Distortion Ratio

**SoC** - System on Chip

**SOI** - (process) Silicon On Insulator

**SPI** - Serial Peripheral Interface

**SPICE** - Simulation Program with Integrated Circuits Emphasis

**SPWM** - Sinusoidal Pulse-Width Modulation

**SR** - Shift Register _or_ Set/Reset

**SRL** - Shift Register implemented with LUT (Look-Up Tables, Xilinx terminology)

**SRAM** - Static Random Access Memory

**SSD** - Solid State Drive

**STA** - Static Timing Analysis

**SW** - Software



## T
[**[Top]**](#list-of-acronyms)


**TC** - Temperature Coefficient

**TBD** - To Be Determined

**TCL** - Tool Command Language (scripting language)

**TDC** - Time-to-Digital Converter

**TE** - Test Equipment

**TH** - Through-Hole

**THD** - Total Harmonic Distortion

**THT** - Through-Hole Technology

**TNS** - Total Negative Slack

**TOA** - Time Of Arrival

**TOF** - Time Of Flight

**TOT** - Time-Over-Threshold

**TG** - Transmission Gate

**TTL** - Transistor-Transistor Logic

**TWI** - Two Wires Interface


## U
[**[Top]**](#list-of-acronyms)


**UART** - Universal Asynchronous Receiver/Transmitter

**UBT** - Universal Bus Transceiver

**UCF** - User Constraints File (_legacy Xilinx ISE constraints_)

**UDP** - User Datagram Protocol

**UDSM** - Ultra-Deep-Sub-Micron technology

**ULP** - Ultra Low-Power

**USART** - Universal Synchronous/Asynchronous Receiver/Transmitter

**USB** - Universal Serial Bus

**UUT** - Unit Under Test

**UVM** - Universal Verification Methodology


## V
[**[Top]**](#list-of-acronyms)


**V** - volt (voltage unit)

**VCCS** - Voltage-Controlled Current Source

**VCO** - Voltage-Controlled Oscillator

**VCVS** - Voltage-Controlled Voltage Source

**Verilog** - <b>Veri</b>fication language for <b>log</b>ic circuits

**VGA** - Video Graphics Array

**VHDL** - VHSIC (Very High-Speed Integrated Circuits) Hardware Description Language

**VHSIC** - Very High Speed Integrated Circuits

**VIO** - Virtual I/O (_Xilinx_)

**VITAL** - VHDL Initiative Towards ASIC Libraries

**VLSI** - Very Large Scale Integration

**VTC** - Voltage Transfer Characteristic



## W
[**[Top]**](#list-of-acronyms)


**W** - watt (power unit)

**WB** - Wishbone Bus

**WC** - Worst Case (_corner_)

**WHS** - Worst Hold Slack

**WNS** - Worst Negative Slack

**WPE** - Well Proximity Effects




## X
[**[Top]**](#list-of-acronyms)

**XCI** - Xilinx Core Instance (_Vivado IP Flow_)

**XDC** - Xilinx Design Constraints

**XDEF** - Xilinx DEF (Design Exchange Format)

**XOR** - eXclusive OR (logic gate)

**XNOR** - eXclusive NOR (logic gate)

**XPE** - Xilinx Power Estimator (part of Vivado design suite)

**XSCT** - Xilinx Software Command-line Tools

**XST** - Xilinx Synthesis Technology (legacy ISE synthesis engine)

**XTAL** - crystal oscillator

**XUP** - Xilinx University Program

**XVC** - Xilinx Virtual Cable




## Y
[**[Top]**](#list-of-acronyms)


## Z
[**[Top]**](#list-of-acronyms)


**Z** - symbol for "high impedance"

