CGA_PLL1_RAT=19
CGA_PLL2_RAT=19
CGB_PLL1_RAT=19
CGB_PLL2_RAT=9

SYS_PLL_RAT=12

MEM_PLL_RAT=26
MEM2_PLL_RAT=26

/* Modify FlexSPI Clock Divisor value */
/* #include <../lx2160asi/flexspi_divisor_24.rcw>*/
