module testbench;

reg clk;
reg rst;
wire [3:0] count;

// Instantiate the async_down_counter module
async_down_counter dut(
    .clk(clk),
    .rst(rst),
    .count(count)
);

// Clock generation
always begin
    #5 clk = ~clk;
end

// Initialize signals
initial begin
    clk = 0;
    rst = 1;
    #10 rst = 0; // Release reset after 10 time units
end

// Monitor to display the count
always @(count)
    $display("Count: %b", count);

// Simulation duration
initial
    #50 $finish;

endmodule

