\hypertarget{fam19h__zen4_8hh_source}{}\doxysection{fam19h\+\_\+zen4.\+hh}
\label{fam19h__zen4_8hh_source}\index{fam19h\_zen4.hh@{fam19h\_zen4.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::amd64::fam19h\_zen4\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} fam19h\_zen4 : uint64\_t \{}
\DoxyCodeLine{00005         RETIRED\_X87\_FP\_OPS = 0x2, \textcolor{comment}{// Number of X87 floating-\/point ops retired}}
\DoxyCodeLine{00006         RETIRED\_X87\_FP\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_X87\_FP\_OPS\_\_ADD\_SUB\_OPS = 0x01, \textcolor{comment}{// Number of add/subtract ops}}
\DoxyCodeLine{00007         RETIRED\_X87\_FP\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_X87\_FP\_OPS\_\_MUL\_OPS = 0x2, \textcolor{comment}{// Number of multiply ops}}
\DoxyCodeLine{00008         RETIRED\_X87\_FP\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_X87\_FP\_OPS\_\_DIV\_SQRT\_OPS = 0x4, \textcolor{comment}{// Number of divide and square root ops}}
\DoxyCodeLine{00009         RETIRED\_SSE\_AVX\_FLOPS = 0x3, \textcolor{comment}{// This is a retire-\/based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 and therefore requires the MergeEvent}}
\DoxyCodeLine{00010         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_SSE\_AVX\_FLOPS\_\_ADD\_SUB\_FLOPS = 0x1, \textcolor{comment}{// Addition/subtraction FLOPS}}
\DoxyCodeLine{00011         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_SSE\_AVX\_FLOPS\_\_MULT\_FLOPS = 0x2, \textcolor{comment}{// Multiplication FLOPS}}
\DoxyCodeLine{00012         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_SSE\_AVX\_FLOPS\_\_DIV\_FLOPS = 0x4, \textcolor{comment}{// Division/Square-\/root FLOPS}}
\DoxyCodeLine{00013         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_SSE\_AVX\_FLOPS\_\_MAC\_FLOPS = 0x8, \textcolor{comment}{// Multiply-\/Accumulate flops. Each MAC operation is counted as 2 FLOPS. This event does not include bfloat MAC operations}}
\DoxyCodeLine{00014         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_SSE\_AVX\_FLOPS\_\_BFLOAT\_MAC\_FLOPS = 0x10, \textcolor{comment}{// Bfloat Multiply-\/Accumulate flops. Each MAC operation is counted as 2 FLOPS}}
\DoxyCodeLine{00015         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_SSE\_AVX\_FLOPS\_\_ANY = 0x1f, \textcolor{comment}{// Double precision add/subtract flops}}
\DoxyCodeLine{00016         RETIRED\_SERIALIZING\_OPS = 0x5, \textcolor{comment}{// The number of serializing ops retired}}
\DoxyCodeLine{00017         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_SERIALIZING\_OPS\_\_X87\_CTRL\_RET = 0x1, \textcolor{comment}{// x87 control word mispredict traps due to mispredction in RC or PC}}
\DoxyCodeLine{00018         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOT\_RET = 0x2, \textcolor{comment}{// x87 bottom-\/executing ops retired}}
\DoxyCodeLine{00019         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_CTRL\_RET = 0x4, \textcolor{comment}{// SSE/AVX control word mispredict traps}}
\DoxyCodeLine{00020         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOT\_RET = 0x8, \textcolor{comment}{// SSE/AVX bottom-\/executing ops retired}}
\DoxyCodeLine{00021         RETIRED\_FP\_OPS\_BY\_WIDTH = 0x8, \textcolor{comment}{// The number of retired floating-\/point ops by width}}
\DoxyCodeLine{00022         RETIRED\_FP\_OPS\_BY\_WIDTH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_WIDTH\_\_X87\_UOPS\_RETIRED = 0x1, \textcolor{comment}{// X87 uops retired}}
\DoxyCodeLine{00023         RETIRED\_FP\_OPS\_BY\_WIDTH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_WIDTH\_\_MMX\_UOPS\_RETIRED = 0x2, \textcolor{comment}{// MMX uops retired}}
\DoxyCodeLine{00024         RETIRED\_FP\_OPS\_BY\_WIDTH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_WIDTH\_\_SCALAR\_UOPS\_RETIRED = 0x4, \textcolor{comment}{// Scalar uops retired}}
\DoxyCodeLine{00025         RETIRED\_FP\_OPS\_BY\_WIDTH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_WIDTH\_\_PACK128\_UOPS\_RETIRED = 0x8, \textcolor{comment}{// Packed 128-\/bit uops retired}}
\DoxyCodeLine{00026         RETIRED\_FP\_OPS\_BY\_WIDTH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_WIDTH\_\_PACK256\_UOPS\_RETIRED = 0x10, \textcolor{comment}{// Packed 256-\/bit uops retired}}
\DoxyCodeLine{00027         RETIRED\_FP\_OPS\_BY\_WIDTH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_WIDTH\_\_PACK512\_UOPS\_RETIRED = 0x20, \textcolor{comment}{// Packed 512-\/bit uops retired}}
\DoxyCodeLine{00028         RETIRED\_FP\_OPS\_BY\_TYPE = 0xa, \textcolor{comment}{// The number of retired floating-\/point ops by type}}
\DoxyCodeLine{00029         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_ADD = 0x01, \textcolor{comment}{// Number of scalar ADD ops retired}}
\DoxyCodeLine{00030         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_SUB = 0x02, \textcolor{comment}{// Number of scalar SUB ops retired}}
\DoxyCodeLine{00031         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_MUL = 0x03, \textcolor{comment}{// Number of scalar MUL ops retired}}
\DoxyCodeLine{00032         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_MAC = 0x04, \textcolor{comment}{// Number of scalar MAC ops retired}}
\DoxyCodeLine{00033         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_DIV = 0x05, \textcolor{comment}{// Number of scalar DIV ops retired}}
\DoxyCodeLine{00034         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_SQRT = 0x06, \textcolor{comment}{// Number of scalar SQRT ops retired}}
\DoxyCodeLine{00035         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_CMP = 0x07, \textcolor{comment}{// Number of scalar CMP ops retired}}
\DoxyCodeLine{00036         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_CVT = 0x08, \textcolor{comment}{// Number of scalar CVT ops retired}}
\DoxyCodeLine{00037         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_BLEND = 0x09, \textcolor{comment}{// Number of scalar BLEND ops retired}}
\DoxyCodeLine{00038         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_OTHER = 0x0e, \textcolor{comment}{// Number of other scalar ops retired}}
\DoxyCodeLine{00039         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_SCALAR\_ALL = 0x0f, \textcolor{comment}{// Number of anyscalar ops retired}}
\DoxyCodeLine{00040         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_ADD = 0x10, \textcolor{comment}{// Number of vector ADD ops retired}}
\DoxyCodeLine{00041         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_SUB = 0x20, \textcolor{comment}{// Number of vector SUB ops retired}}
\DoxyCodeLine{00042         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_MUL = 0x30, \textcolor{comment}{// Number of vector MUL ops retired}}
\DoxyCodeLine{00043         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_MAC = 0x40, \textcolor{comment}{// Number of vector MAC ops retired}}
\DoxyCodeLine{00044         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_DIV = 0x50, \textcolor{comment}{// Number of DIV ops retired}}
\DoxyCodeLine{00045         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_SQRT = 0x60, \textcolor{comment}{// Number of vector SQRT ops retired}}
\DoxyCodeLine{00046         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_CMP = 0x70, \textcolor{comment}{// Number of vector CMP ops retired}}
\DoxyCodeLine{00047         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_CVT = 0x80, \textcolor{comment}{// Number of vector CVT ops retired}}
\DoxyCodeLine{00048         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_BLEND = 0x90, \textcolor{comment}{// Number of vector BLEND ops retired}}
\DoxyCodeLine{00049         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_SHUFFLE = 0xb0, \textcolor{comment}{// Number of vector SHUFFLE ops retired}}
\DoxyCodeLine{00050         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_LOGICAL = 0xd0, \textcolor{comment}{// Number of vector LOGICAL ops retired}}
\DoxyCodeLine{00051         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_OTHER = 0xe0, \textcolor{comment}{// Number of other vector ops retired}}
\DoxyCodeLine{00052         RETIRED\_FP\_OPS\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_FP\_OPS\_BY\_TYPE\_\_VECTOR\_ALL = 0xf0, \textcolor{comment}{// Number of scalar ADD and vector ALL ops retired}}
\DoxyCodeLine{00053         RETIRED\_INT\_OPS = 0xb, \textcolor{comment}{// The number of retired integer ops (SSE/AVX)}}
\DoxyCodeLine{00054         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_ADD = 0x1, \textcolor{comment}{// Number of MMX ADD ops retired}}
\DoxyCodeLine{00055         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_SUB = 0x2, \textcolor{comment}{// Number of MMX SUB ops retired}}
\DoxyCodeLine{00056         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_MUL = 0x3, \textcolor{comment}{// Number of MMX MUL ops retired}}
\DoxyCodeLine{00057         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_MAC = 0x4, \textcolor{comment}{// Number of MMX MAC ops retired}}
\DoxyCodeLine{00058         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_CMP = 0x7, \textcolor{comment}{// Number of MMX CMP ops retired}}
\DoxyCodeLine{00059         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_SHIFT = 0x9, \textcolor{comment}{// Number of MMX SHIFT ops retired}}
\DoxyCodeLine{00060         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_MOV = 0xa, \textcolor{comment}{// Number of MMX MOV ops retired}}
\DoxyCodeLine{00061         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_SHUFFLE = 0xb, \textcolor{comment}{// Number of MMX SHUFFLE ops retired}}
\DoxyCodeLine{00062         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_PACK = 0xc, \textcolor{comment}{// Number of MMX PACK ops retired}}
\DoxyCodeLine{00063         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_LOGICAL = 0xd, \textcolor{comment}{// Number of MMX LOGICAL ops retired}}
\DoxyCodeLine{00064         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_OTHER = 0xe, \textcolor{comment}{// Number of other MMX ops retired}}
\DoxyCodeLine{00065         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_MMX\_ALL = 0xf, \textcolor{comment}{// Any MMX ops retired}}
\DoxyCodeLine{00066         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_ADD = 0x10, \textcolor{comment}{// Number of SSE/AVX ADD ops retired}}
\DoxyCodeLine{00067         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_SUB = 0x20, \textcolor{comment}{// Number of SSE/AVX SUB ops retired}}
\DoxyCodeLine{00068         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_MUL = 0x30, \textcolor{comment}{// Number of SSE/AVX MUL ops retired}}
\DoxyCodeLine{00069         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_MAC = 0x40, \textcolor{comment}{// Number of SSE/AVX MAC ops retired}}
\DoxyCodeLine{00070         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_AES = 0x50, \textcolor{comment}{// Number of SSE/AVX AES ops retired}}
\DoxyCodeLine{00071         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_SHA = 0x60, \textcolor{comment}{// Number of SSE/AVX SHA ops retired}}
\DoxyCodeLine{00072         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_CMP = 0x70, \textcolor{comment}{// Number of SSE/AVX CMP ops retired}}
\DoxyCodeLine{00073         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_CLM = 0x80, \textcolor{comment}{// Number of SSE/AVX CLM ops retired}}
\DoxyCodeLine{00074         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_SHIFT = 0x90, \textcolor{comment}{// Number of SSE/AVX SHIFT ops retired}}
\DoxyCodeLine{00075         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_MOV = 0xa0, \textcolor{comment}{// Number of SSE/AVX MOV ops retired}}
\DoxyCodeLine{00076         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_SHUFFLE = 0xb0, \textcolor{comment}{// Number of SSE/AVX SHUFFLE ops retired}}
\DoxyCodeLine{00077         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_PACK = 0xc0, \textcolor{comment}{// Number of SSE/AVX PACK ops retired}}
\DoxyCodeLine{00078         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_LOGICAL = 0xd0, \textcolor{comment}{// Number of SSE/AVX LOGICAL ops retired}}
\DoxyCodeLine{00079         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_OTHER = 0xe0, \textcolor{comment}{// Number of other SSE/AVX ops retired}}
\DoxyCodeLine{00080         RETIRED\_INT\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_INT\_OPS\_\_SSE\_AVX\_ALL = 0xf0, \textcolor{comment}{// Any SSE/AVX ops retired}}
\DoxyCodeLine{00081         PACKED\_FP\_OPS\_RETIRED = 0xc, \textcolor{comment}{// The number of packed floating-\/point operations}}
\DoxyCodeLine{00082         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_ADD = 0x01, \textcolor{comment}{// Number of floating-\/point 128-\/bit ADD ops retired}}
\DoxyCodeLine{00083         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_SUB = 0x02, \textcolor{comment}{// Number of floating-\/point 128-\/bit SUB ops retired}}
\DoxyCodeLine{00084         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_MUL = 0x03, \textcolor{comment}{// Number of floating-\/point 128-\/bit MUL ops retired}}
\DoxyCodeLine{00085         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_MAC = 0x04, \textcolor{comment}{// Number of floating-\/point 128-\/bit MAC ops retired}}
\DoxyCodeLine{00086         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_DIV = 0x05, \textcolor{comment}{// Number of floating-\/point 128-\/bit DIV ops retired}}
\DoxyCodeLine{00087         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_SQRT = 0x06, \textcolor{comment}{// Number of floating-\/point 128-\/bit SQRT ops retired}}
\DoxyCodeLine{00088         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_CMP = 0x07, \textcolor{comment}{// Number of floating-\/point 128-\/bit CMP ops retired}}
\DoxyCodeLine{00089         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_CVT = 0x08, \textcolor{comment}{// Number of floating-\/point 128-\/bit CVT ops retired}}
\DoxyCodeLine{00090         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_BLEND = 0x09, \textcolor{comment}{// Number of floating-\/point 128-\/bit 256-\/bit BLEND ops retired}}
\DoxyCodeLine{00091         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_SHUFFLE = 0x0b, \textcolor{comment}{// Number of floating-\/point 128-\/bit SHUFFLE ops retired}}
\DoxyCodeLine{00092         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_LOGICAL = 0x0d, \textcolor{comment}{// Number of floating-\/point 128-\/bit LOGICAL ops retired}}
\DoxyCodeLine{00093         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_OTHER = 0x0e, \textcolor{comment}{// Number of other floating-\/point 128-\/bit ops retired}}
\DoxyCodeLine{00094         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP128\_ALL = 0x0f, \textcolor{comment}{// Number of any  floating-\/point 128-\/bit ops retired}}
\DoxyCodeLine{00095         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_ADD = 0x10, \textcolor{comment}{// Number of floating-\/point 256-\/bit ADD ops retired}}
\DoxyCodeLine{00096         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_SUB = 0x20, \textcolor{comment}{// Number of floating-\/point 256-\/bit SUB ops retired}}
\DoxyCodeLine{00097         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_MUL = 0x30, \textcolor{comment}{// Number of floating-\/point 256-\/bit MUL ops retired}}
\DoxyCodeLine{00098         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_MAC = 0x40, \textcolor{comment}{// Number of floating-\/point 256-\/bit MAC ops retired}}
\DoxyCodeLine{00099         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_DIV = 0x50, \textcolor{comment}{// Number of floating-\/point 256-\/bit DIV ops retired}}
\DoxyCodeLine{00100         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_SQRT = 0x60, \textcolor{comment}{// Number of floating-\/point 256-\/bit SQRT ops retired}}
\DoxyCodeLine{00101         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_CMP = 0x70, \textcolor{comment}{// Number of floating-\/point 256-\/bit CMP ops retired}}
\DoxyCodeLine{00102         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_CVT = 0x80, \textcolor{comment}{// Number of floating-\/point 256-\/bit CVT ops retired}}
\DoxyCodeLine{00103         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_BLEND = 0x90, \textcolor{comment}{// Number of floating-\/point 256-\/bit BLEND ops retired}}
\DoxyCodeLine{00104         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_SHUFFLE = 0xb0, \textcolor{comment}{// Number of floating-\/point 256-\/bit SHUFFLE ops retired}}
\DoxyCodeLine{00105         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_LOGICAL = 0xd0, \textcolor{comment}{// Number of floating-\/point 256-\/bit LOGICAL ops retired}}
\DoxyCodeLine{00106         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_OTHER = 0xe0, \textcolor{comment}{// Number of other floating-\/point 256-\/bit ops retired}}
\DoxyCodeLine{00107         PACKED\_FP\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_FP\_OPS\_RETIRED\_\_FP256\_ALL = 0xf0, \textcolor{comment}{// Any floating-\/point 256-\/bit ops retired}}
\DoxyCodeLine{00108         PACKED\_INT\_OPS\_RETIRED = 0xd, \textcolor{comment}{// The number of packed integer operations}}
\DoxyCodeLine{00109         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_ADD = 0x01, \textcolor{comment}{// Number of integer 128-\/bit ADD ops retired}}
\DoxyCodeLine{00110         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_SUB = 0x02, \textcolor{comment}{// Number of integer 128-\/bit SUB ops retired}}
\DoxyCodeLine{00111         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_MUL = 0x03, \textcolor{comment}{// Number of integer 128-\/bit MUL ops retired}}
\DoxyCodeLine{00112         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_MAC = 0x04, \textcolor{comment}{// Number of integer 256-\/bit MAC ops retired}}
\DoxyCodeLine{00113         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_AES = 0x05, \textcolor{comment}{// Number of integer 128-\/bit AES ops retired}}
\DoxyCodeLine{00114         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_SHA = 0x06, \textcolor{comment}{// Number of integer 128-\/bit SHA ops retired}}
\DoxyCodeLine{00115         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_CMP = 0x07, \textcolor{comment}{// Number of integer 128-\/bit CMP ops retired}}
\DoxyCodeLine{00116         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_CLM = 0x08, \textcolor{comment}{// Number of integer 128-\/bit CLM ops retired}}
\DoxyCodeLine{00117         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_SHIFT = 0x09, \textcolor{comment}{// Number of integer 128-\/bit SHIFT ops retired}}
\DoxyCodeLine{00118         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_MOV = 0x0a, \textcolor{comment}{// Number of integer 128-\/bit MOV ops retired}}
\DoxyCodeLine{00119         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_SHUFFLE = 0x0b, \textcolor{comment}{// Number of integer 128-\/bit SHUFFLE ops retired}}
\DoxyCodeLine{00120         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_PACK = 0x0c, \textcolor{comment}{// Number of integer 128-\/bit PACK ops retired}}
\DoxyCodeLine{00121         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_LOGICAL = 0x0d, \textcolor{comment}{// Number of integer 128-\/bit LOGICAL ops retired}}
\DoxyCodeLine{00122         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_OTHER = 0x0e, \textcolor{comment}{// Number of other integer 128-\/bit ops retired}}
\DoxyCodeLine{00123         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT128\_ALL = 0x0f, \textcolor{comment}{// Any integer 128-\/bit ops retired}}
\DoxyCodeLine{00124         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_ADD = 0x10, \textcolor{comment}{// Number of integer 256-\/bit ADD ops retired}}
\DoxyCodeLine{00125         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_SUB = 0x20, \textcolor{comment}{// Number of integer 256-\/bit SHIFT ops retired}}
\DoxyCodeLine{00126         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_MUL = 0x30, \textcolor{comment}{// Number of integer 256-\/bit MUL ops retired}}
\DoxyCodeLine{00127         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_MAC = 0x40, \textcolor{comment}{// Number of integer 256-\/bit MAC ops retired}}
\DoxyCodeLine{00128         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_CMP = 0x70, \textcolor{comment}{// Number of integer 256-\/bit CMP ops retired}}
\DoxyCodeLine{00129         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_SHIFT = 0x90, \textcolor{comment}{// Number of integer 256-\/bit SHIFT ops retired}}
\DoxyCodeLine{00130         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_MOV = 0xa0, \textcolor{comment}{// Number of integer 256-\/bit MOV ops retired}}
\DoxyCodeLine{00131         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_SHUFFLE = 0xb0, \textcolor{comment}{// Number of integer 256-\/bit SHUFFLE ops retired}}
\DoxyCodeLine{00132         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_PACK = 0xc0, \textcolor{comment}{// Number of integer 256-\/bit NONE ops retired}}
\DoxyCodeLine{00133         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_LOGICAL = 0xd0, \textcolor{comment}{// Number of integer 256-\/bit LOGICAL ops retired}}
\DoxyCodeLine{00134         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_OTHER = 0xe0, \textcolor{comment}{// Number of other integer 256-\/bit ops retired}}
\DoxyCodeLine{00135         PACKED\_INT\_OPS\_RETIRED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PACKED\_INT\_OPS\_RETIRED\_\_INT256\_ALL = 0xf0, \textcolor{comment}{// Any integer 256-\/bit ops retired}}
\DoxyCodeLine{00136         FP\_DISPATCH\_FAULTS = 0xe, \textcolor{comment}{// Floating-\/point dispatch faults}}
\DoxyCodeLine{00137         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_FP\_DISPATCH\_FAULTS\_\_X87\_FILL\_FAULT = 0x1, \textcolor{comment}{// x87 fill faults}}
\DoxyCodeLine{00138         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_FP\_DISPATCH\_FAULTS\_\_XMM\_FILL\_FAULT = 0x2, \textcolor{comment}{// XMM fill faults}}
\DoxyCodeLine{00139         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_FP\_DISPATCH\_FAULTS\_\_YMM\_FILL\_FAULT = 0x4, \textcolor{comment}{// YMM fill faults}}
\DoxyCodeLine{00140         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_FP\_DISPATCH\_FAULTS\_\_YMM\_SPILL\_FAULT = 0x8, \textcolor{comment}{// YMM spill faults}}
\DoxyCodeLine{00141         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_FP\_DISPATCH\_FAULTS\_\_ANY = 0xf, \textcolor{comment}{// Any FP dispatch faults}}
\DoxyCodeLine{00142         BAD\_STATUS\_2 = 0x24, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00143         BAD\_STATUS\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_BAD\_STATUS\_2\_\_STLI\_OTHER = 0x2, \textcolor{comment}{// Store-\/to-\/load conflicts. A load was unable to complete due to a non-\/forwardable conflict with an older store}}
\DoxyCodeLine{00144         RETIRED\_LOCK\_INSTRUCTIONS = 0x25, \textcolor{comment}{// Counts the number of retired locked instructions}}
\DoxyCodeLine{00145         RETIRED\_LOCK\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_LOCK\_INSTRUCTIONS\_\_BUS\_LOCK = 0x1, \textcolor{comment}{// Number of bus locks}}
\DoxyCodeLine{00146         RETIRED\_CLFLUSH\_INSTRUCTIONS = 0x26, \textcolor{comment}{// Counts the number of retired non-\/speculative clflush instructions}}
\DoxyCodeLine{00147         RETIRED\_CPUID\_INSTRUCTIONS = 0x27, \textcolor{comment}{// Counts the number of retired cpuid instructions}}
\DoxyCodeLine{00148         LS\_DISPATCH = 0x29, \textcolor{comment}{// Counts the number of operations dispatched to the LS unit. Unit Masks ADDed}}
\DoxyCodeLine{00149         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_LS\_DISPATCH\_\_LD\_ST\_DISPATCH = 0x4, \textcolor{comment}{// Dispatched op that performs a load from and store to the same memory address}}
\DoxyCodeLine{00150         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_LS\_DISPATCH\_\_STORE\_DISPATCH = 0x2, \textcolor{comment}{// Store ops dispatched}}
\DoxyCodeLine{00151         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_LS\_DISPATCH\_\_LD\_DISPATCH = 0x1, \textcolor{comment}{// Load ops dispatched}}
\DoxyCodeLine{00152         SMI\_RECEIVED = 0x2b, \textcolor{comment}{// Counts the number system management interrupts (SMI) received}}
\DoxyCodeLine{00153         INTERRUPT\_TAKEN = 0x2c, \textcolor{comment}{// Counts the number of interrupts taken}}
\DoxyCodeLine{00154         STORE\_TO\_LOAD\_FORWARD = 0x35, \textcolor{comment}{// Number of STore to Load Forward hits}}
\DoxyCodeLine{00155         STORE\_COMMIT\_CANCELS\_2 = 0x37, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00156         STORE\_COMMIT\_CANCELS\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_STORE\_COMMIT\_CANCELS\_2\_\_WCB\_FULL = 0x1, \textcolor{comment}{// Non cacheable store and the non-\/cacheable commit buffer is full}}
\DoxyCodeLine{00157         MAB\_ALLOCATION\_BY\_TYPE = 0x41, \textcolor{comment}{// Counts when a LS pipe allocates a MAB entry}}
\DoxyCodeLine{00158         MAB\_ALLOCATION\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_MAB\_ALLOCATION\_BY\_TYPE\_\_LS = 0x3f, \textcolor{comment}{// Load store allocations}}
\DoxyCodeLine{00159         MAB\_ALLOCATION\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_MAB\_ALLOCATION\_BY\_TYPE\_\_HW\_PF = 0x40, \textcolor{comment}{// Hardware prefetcher allocations}}
\DoxyCodeLine{00160         MAB\_ALLOCATION\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_MAB\_ALLOCATION\_BY\_TYPE\_\_ALL = 0x7f, \textcolor{comment}{// All allocations}}
\DoxyCodeLine{00161         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM = 0x43, \textcolor{comment}{// Demand Data Cache fills by data source}}
\DoxyCodeLine{00162         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2 to the core}}
\DoxyCodeLine{00163         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_LOCAL\_CCX = 0x2, \textcolor{comment}{// Fill from L3 or different L2 in same CCX}}
\DoxyCodeLine{00164         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_NEAR\_CACHE\_NEAR\_FAR = 0x4, \textcolor{comment}{// Fill from cache of different CCX in same node}}
\DoxyCodeLine{00165         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_DRAM\_IO\_NEAR = 0x8, \textcolor{comment}{// Fill from DRAM or IO connected to same node}}
\DoxyCodeLine{00166         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_FAR\_CACHE\_NEAR\_FAR = 0x10, \textcolor{comment}{// Fill from CCX cache in different node}}
\DoxyCodeLine{00167         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_DRAM\_IO\_FAR = 0x40, \textcolor{comment}{// Fill from DRAM or IO connected from a different node (same socket or remote)}}
\DoxyCodeLine{00168         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_ALT\_MEM\_NEAR\_FAR = 0x80, \textcolor{comment}{// Fill from Extension Memory}}
\DoxyCodeLine{00169         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM = 0x44, \textcolor{comment}{// Any Data Cache fills by data source}}
\DoxyCodeLine{00170         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2 to the core}}
\DoxyCodeLine{00171         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_LOCAL\_CCX = 0x2, \textcolor{comment}{// Fill from L3 or different L2 in same CCX}}
\DoxyCodeLine{00172         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_NEAR\_CACHE\_NEAR\_FAR = 0x4, \textcolor{comment}{// Fill from cache of different CCX in same node}}
\DoxyCodeLine{00173         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_DRAM\_IO\_NEAR = 0x8, \textcolor{comment}{// Fill from DRAM or IO connected to same node}}
\DoxyCodeLine{00174         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_FAR\_CACHE\_NEAR\_FAR = 0x10, \textcolor{comment}{// Fill from CCX cache in different node}}
\DoxyCodeLine{00175         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_DRAM\_IO\_FAR = 0x40, \textcolor{comment}{// Fill from DRAM or IO connected from a different node (same socket or remote)}}
\DoxyCodeLine{00176         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_ALT\_MEM\_NEAR\_FAR = 0x80, \textcolor{comment}{// Fill from Extension Memory}}
\DoxyCodeLine{00177         L1\_DTLB\_MISS = 0x45, \textcolor{comment}{// L1 Data TLB misses}}
\DoxyCodeLine{00178         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_1G\_L2\_MISS = 0x80, \textcolor{comment}{// Data TLB reload to a 1GB page that missed in the L2 TLB}}
\DoxyCodeLine{00179         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_2M\_L2\_MISS = 0x40, \textcolor{comment}{// Data TLB reload to a 2MB page that missed in the L2 TLB}}
\DoxyCodeLine{00180         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_COALESCED\_PAGE\_MISS = 0x20, \textcolor{comment}{// Data TLB reload to a coalesced page that also missed in the L2 TLB}}
\DoxyCodeLine{00181         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_4K\_L2\_MISS = 0x10, \textcolor{comment}{// Data TLB reload to a 4KB page that missed in the L2 TLB}}
\DoxyCodeLine{00182         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_1G\_L2\_HIT = 0x8, \textcolor{comment}{// Data TLB reload to a 1GB page that hit in the L2 TLB}}
\DoxyCodeLine{00183         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_2M\_L2\_HIT = 0x4, \textcolor{comment}{// Data TLB reload to a 2MB page that hit in the L2 TLB}}
\DoxyCodeLine{00184         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_COALESCED\_PAGE\_HIT = 0x2, \textcolor{comment}{// Data TLB reload to a coalesced page that hit in the L2 TLB}}
\DoxyCodeLine{00185         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_4K\_L2\_HIT = 0x1, \textcolor{comment}{// Data TLB reload to a 4KB page that hit in the L2 TLB}}
\DoxyCodeLine{00186         MISALIGNED\_LOADS = 0x47, \textcolor{comment}{// Misaligned loads retired}}
\DoxyCodeLine{00187         MISALIGNED\_LOADS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_MISALIGNED\_LOADS\_\_MA4K = 0x2, \textcolor{comment}{// The number of 4KB misaligned (page crossing) loads}}
\DoxyCodeLine{00188         MISALIGNED\_LOADS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_MISALIGNED\_LOADS\_\_MA64 = 0x1, \textcolor{comment}{// The number of 64B misaligned (cacheline crossing) loads}}
\DoxyCodeLine{00189         PREFETCH\_INSTRUCTIONS\_DISPATCHED = 0x4b, \textcolor{comment}{// Software Prefetch Instructions Dispatched. This is a speculative event}}
\DoxyCodeLine{00190         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_PREFETCH\_T0\_T1\_T2 = 0x1, \textcolor{comment}{// Number of prefetcht0}}
\DoxyCodeLine{00191         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_PREFETCHW = 0x2, \textcolor{comment}{// Number of prefetchtw instructions dispatched}}
\DoxyCodeLine{00192         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_PREFETCHNTA = 0x4, \textcolor{comment}{// Number of prefetchtnta instructions dispatched}}
\DoxyCodeLine{00193         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_ANY = 0x7, \textcolor{comment}{// Any prefetch}}
\DoxyCodeLine{00194         INEFFECTIVE\_SOFTWARE\_PREFETCH = 0x52, \textcolor{comment}{// Number of software prefetches that did not fetch data outside of the processor core}}
\DoxyCodeLine{00195         INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MAB\_MCH\_CNT = 0x2, \textcolor{comment}{// Software prefetch instructions saw a match on an already allocated miss request buffer}}
\DoxyCodeLine{00196         INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_DATA\_PIPE\_SW\_PF\_DC\_HIT = 0x1, \textcolor{comment}{// Software Prefetch instruction saw a DC hit}}
\DoxyCodeLine{00197         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS = 0x59, \textcolor{comment}{// Number of software prefetches fills by data source}}
\DoxyCodeLine{00198         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2 to the core}}
\DoxyCodeLine{00199         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_LOCAL\_CCX = 0x2, \textcolor{comment}{// Fill from L3 or different L2 in same CCX}}
\DoxyCodeLine{00200         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_NEAR\_CACHE\_NEAR\_FAR = 0x4, \textcolor{comment}{// Fill from cache of different CCX in same node}}
\DoxyCodeLine{00201         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_DRAM\_IO\_NEAR = 0x8, \textcolor{comment}{// Fill from DRAM or IO connected to same node}}
\DoxyCodeLine{00202         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_FAR\_CACHE\_NEAR\_FAR = 0x10, \textcolor{comment}{// Fill from CCX cache in different node}}
\DoxyCodeLine{00203         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_DRAM\_IO\_FAR = 0x40, \textcolor{comment}{// Fill from DRAM or IO connected from a different node (same socket or remote)}}
\DoxyCodeLine{00204         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_ALT\_MEM\_NEAR\_FAR = 0x80, \textcolor{comment}{// Fill from Extension Memory}}
\DoxyCodeLine{00205         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS = 0x5a, \textcolor{comment}{// Number of hardware prefetches fills by data source}}
\DoxyCodeLine{00206         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2 to the core}}
\DoxyCodeLine{00207         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_LOCAL\_CCX = 0x2, \textcolor{comment}{// Fill from L3 or different L2 in same CCX}}
\DoxyCodeLine{00208         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_NEAR\_CACHE\_NEAR\_FAR = 0x4, \textcolor{comment}{// Fill from cache of different CCX in same node}}
\DoxyCodeLine{00209         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_DRAM\_IO\_NEAR = 0x8, \textcolor{comment}{// Fill from DRAM or IO connected to same node}}
\DoxyCodeLine{00210         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_FAR\_CACHE\_NEAR\_FAR = 0x10, \textcolor{comment}{// Fill from CCX cache in different node}}
\DoxyCodeLine{00211         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_DRAM\_IO\_FAR = 0x40, \textcolor{comment}{// Fill from DRAM or IO connected from a different node (same socket or remote)}}
\DoxyCodeLine{00212         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DEMAND\_DATA\_FILLS\_FROM\_SYSTEM\_\_ALT\_MEM\_NEAR\_FAR = 0x80, \textcolor{comment}{// Fill from Extension Memory}}
\DoxyCodeLine{00213         ALLOC\_MAB\_COUNT = 0x5f, \textcolor{comment}{// Counts the in-\/flight L1 data cache misses (allocated Miss Address Buffers) divided by 4 and rounded down each cycle unless used with the MergeEvent functionality. If the MergeEvent is used}}
\DoxyCodeLine{00214         CYCLES\_NOT\_IN\_HALT = 0x76, \textcolor{comment}{// Number of core cycles not in halted state}}
\DoxyCodeLine{00215         TLB\_FLUSHES = 0x78, \textcolor{comment}{// Number of TLB flushes}}
\DoxyCodeLine{00216         TLB\_FLUSHES\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_TLB\_FLUSHES\_\_ALL = 0xff, \textcolor{comment}{// Any TLB flush}}
\DoxyCodeLine{00217         P0\_FREQ\_CYCLES\_NOT\_IN\_HALT = 0x120, \textcolor{comment}{// Number of core cycle4s not in halted state by P-\/level}}
\DoxyCodeLine{00218         INSTRUCTION\_CACHE\_REFILLS\_FROM\_L2 = 0x82, \textcolor{comment}{// Number of 64-\/byte instruction cachelines that was fulfilled by the L2 cache}}
\DoxyCodeLine{00219         INSTRUCTION\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x83, \textcolor{comment}{// Number of 64-\/byte instruction cachelines fulfilled from system memory or another cache}}
\DoxyCodeLine{00220         L1\_ITLB\_MISS\_L2\_ITLB\_HIT = 0x84, \textcolor{comment}{// Number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB}}
\DoxyCodeLine{00221         L1\_ITLB\_MISS\_L2\_ITLB\_MISS = 0x85, \textcolor{comment}{// The number of valid fills into the ITLB originating from the LS Page-\/Table Walker. Tablewalk requests are issued for L1-\/ITLB and L2-\/ITLB misses}}
\DoxyCodeLine{00222         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_COALESCED4K = 0x8, \textcolor{comment}{// Number of instruction fetches to a >4K coalesced page}}
\DoxyCodeLine{00223         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF1G = 0x4, \textcolor{comment}{// Number of instruction fetches to a 1GB page}}
\DoxyCodeLine{00224         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF2M = 0x2, \textcolor{comment}{// Number of instruction fetches to a 2MB page}}
\DoxyCodeLine{00225         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF4K = 0x1, \textcolor{comment}{// Number of instruction fetches to a 4KB page}}
\DoxyCodeLine{00226         L2\_BTB\_CORRECTION = 0x8b, \textcolor{comment}{// Number of L2 branch prediction overrides of existing prediction. This is a speculative event}}
\DoxyCodeLine{00227         DYNAMIC\_INDIRECT\_PREDICTIONS = 0x8e, \textcolor{comment}{// Number of times a branch used the indirect predictor to make a prediction}}
\DoxyCodeLine{00228         DECODER\_OVERRIDE\_BRANCH\_PRED = 0x91, \textcolor{comment}{// Number of decoder overrides of existing branch prediction}}
\DoxyCodeLine{00229         L1\_ITLB\_FETCH\_HIT = 0x94, \textcolor{comment}{// Instruction fetches that hit in the L1 ITLB}}
\DoxyCodeLine{00230         L1\_ITLB\_FETCH\_HIT\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_ITLB\_FETCH\_HIT\_\_IF1G = 0x4, \textcolor{comment}{// L1 instruction fetch TLB hit a 1GB page size}}
\DoxyCodeLine{00231         L1\_ITLB\_FETCH\_HIT\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_ITLB\_FETCH\_HIT\_\_IF2M = 0x2, \textcolor{comment}{// L1 instruction fetch TLB hit a 2MB page size}}
\DoxyCodeLine{00232         L1\_ITLB\_FETCH\_HIT\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_ITLB\_FETCH\_HIT\_\_IF4K = 0x1, \textcolor{comment}{// L1 instruction fetch TLB hit a 4KB or 16KB page size}}
\DoxyCodeLine{00233         RESYNCS = 0x96, \textcolor{comment}{// Number of HW resyncs (pipeline restarts) or NC redirects. NC redirects occur when front-\/end transitions to fetching from un-\/cacheable memory}}
\DoxyCodeLine{00234         IC\_TAG\_HIT\_MISS = 0x18e, \textcolor{comment}{// Counts various IC tag related hit and miss events}}
\DoxyCodeLine{00235         IC\_TAG\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_IC\_TAG\_HIT\_MISS\_\_IC\_HIT = 0x7, \textcolor{comment}{// Instruction cache hit}}
\DoxyCodeLine{00236         IC\_TAG\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_IC\_TAG\_HIT\_MISS\_\_IC\_MISS = 0x18, \textcolor{comment}{// Instruction cache miss}}
\DoxyCodeLine{00237         IC\_TAG\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_IC\_TAG\_HIT\_MISS\_\_ALL\_IC\_ACCESS = 0x1f, \textcolor{comment}{// All instruction cache accesses}}
\DoxyCodeLine{00238         OP\_CACHE\_HIT\_MISS = 0x28f, \textcolor{comment}{// Counts op cache micro-\/tag hit/miss events}}
\DoxyCodeLine{00239         OP\_CACHE\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_OP\_CACHE\_HIT\_MISS\_\_OC\_HIT = 0x3, \textcolor{comment}{// Op cache hit}}
\DoxyCodeLine{00240         OP\_CACHE\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_OP\_CACHE\_HIT\_MISS\_\_OC\_MISS = 0x4, \textcolor{comment}{// Op cache miss}}
\DoxyCodeLine{00241         OP\_CACHE\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_OP\_CACHE\_HIT\_MISS\_\_ALL\_OC\_ACCESS = 0x7, \textcolor{comment}{// All op cache accesses}}
\DoxyCodeLine{00242         OPS\_QUEUE\_EMPTY = 0xa9, \textcolor{comment}{// Number of cycles where the uop queue is empty}}
\DoxyCodeLine{00243         OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER = 0xaa, \textcolor{comment}{// Number of ops dispatched from the decoder classified by op source}}
\DoxyCodeLine{00244         OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER\_\_DECODER = 0x1, \textcolor{comment}{// Number of ops fetched from Instruction Cache and dispatched}}
\DoxyCodeLine{00245         OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER\_\_OPCACHE = 0x2, \textcolor{comment}{// Number of ops fetched from Op Cache and dispatched}}
\DoxyCodeLine{00246         OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER\_\_LOOP\_BUFFER = 0x4, \textcolor{comment}{// Number of ops fetched from Loop buffer}}
\DoxyCodeLine{00247         OPS\_TYPE\_DISPATCHED\_FROM\_DECODER = 0xab, \textcolor{comment}{// Number of ops dispatched from the decoder classified by op type}}
\DoxyCodeLine{00248         OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_FP\_DISPATCH = 0x04, \textcolor{comment}{// Any FP dispatch}}
\DoxyCodeLine{00249         OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_INTEGER\_DISPATCH = 0x08, \textcolor{comment}{// Any Integer dispatch}}
\DoxyCodeLine{00250         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1 = 0xae, \textcolor{comment}{// Number of cycles where a dispatch group is valid but does not get dispatched due to a Token Stall}}
\DoxyCodeLine{00251         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_INT\_PHY\_REG\_FILE\_RSRC\_STALL = 0x1, \textcolor{comment}{// Number of cycles stalled due to integer physical register file resource stalls. Applies to all ops that have integer destination register}}
\DoxyCodeLine{00252         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_LOAD\_QUEUE\_RSRC\_STALL = 0x2, \textcolor{comment}{// Number of cycles stalled due to load queue resource stalls}}
\DoxyCodeLine{00253         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_STORE\_QUEUE\_RSRC\_STALL = 0x4, \textcolor{comment}{// Number of cycles stalled due to store queue resource stalls}}
\DoxyCodeLine{00254         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_TAKEN\_BRANCH\_BUFFER\_RSRC\_STALL = 0x10, \textcolor{comment}{// Number of cycles stalled due to taken branch buffer resource stalls}}
\DoxyCodeLine{00255         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_REG\_FILE\_RSRC\_STALL = 0x20, \textcolor{comment}{// Number of cycles stalled due to floating-\/point register file resource stalls. Applies to all FP ops that have a destination register}}
\DoxyCodeLine{00256         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_SCHEDULER\_RSRC\_STALL = 0x40, \textcolor{comment}{// Number of cycles stalled due to floating-\/point scheduler resource stalls}}
\DoxyCodeLine{00257         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_FLUSH\_RECOVERY\_STALL = 0x80, \textcolor{comment}{// Number of cycles stalled due to floating-\/point flush recovery}}
\DoxyCodeLine{00258         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2 = 0xaf, \textcolor{comment}{// Number of cycles where a dispatch group is valid but does not get dispatched due to a Token Stall}}
\DoxyCodeLine{00259         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_INT\_SCHEDULER\_0\_TOKEN\_STALL = 0x1, \textcolor{comment}{// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 0}}
\DoxyCodeLine{00260         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_INT\_SCHEDULER\_1\_TOKEN\_STALL = 0x2, \textcolor{comment}{// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 1}}
\DoxyCodeLine{00261         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_INT\_SCHEDULER\_2\_TOKEN\_STALL = 0x4, \textcolor{comment}{// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 2}}
\DoxyCodeLine{00262         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_INT\_SCHEDULER\_3\_TOKEN\_STALL = 0x8, \textcolor{comment}{// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 3}}
\DoxyCodeLine{00263         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_RETIRE\_TOKEN\_STALL = 0x20, \textcolor{comment}{// Number of cycles stalled due to insufficient tokens available for Retire Queue}}
\DoxyCodeLine{00264         DISPATCH\_STALLS\_1 = 0x1a0, \textcolor{comment}{// For each cycle}}
\DoxyCodeLine{00265         DISPATCH\_STALLS\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_STALLS\_1\_\_P0\_FREQ\_CYCLES = 0x1, \textcolor{comment}{// Counts at P0 frequency (same as MPERF) when CPU is not in halted state}}
\DoxyCodeLine{00266         DISPATCH\_STALLS\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_STALLS\_1\_\_BE\_STALLS = 0x1e, \textcolor{comment}{// Counts uops unable to dispatch due to back-\/end stalls}}
\DoxyCodeLine{00267         DISPATCH\_STALLS\_2 = 0x1a2, \textcolor{comment}{// For each cycle}}
\DoxyCodeLine{00268         DISPATCH\_STALLS\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_DISPATCH\_STALLS\_2\_\_SMT\_CONTENTION = 0x60, \textcolor{comment}{// Counts dispatch slots left empty because of back-\/end stalls}}
\DoxyCodeLine{00269         RETIRED\_INSTRUCTIONS = 0xc0, \textcolor{comment}{// Number of instructions retired}}
\DoxyCodeLine{00270         RETIRED\_OPS = 0xc1, \textcolor{comment}{// Number of macro-\/ops retired}}
\DoxyCodeLine{00271         RETIRED\_BRANCH\_INSTRUCTIONS = 0xc2, \textcolor{comment}{// Number of branch instructions retired. This includes all types of architectural control flow changes}}
\DoxyCodeLine{00272         RETIRED\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc3, \textcolor{comment}{// Number of retired branch instructions}}
\DoxyCodeLine{00273         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS = 0xc4, \textcolor{comment}{// Number of taken branches that were retired. This includes all types of architectural control flow changes}}
\DoxyCodeLine{00274         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc5, \textcolor{comment}{// Number of retired taken branch instructions that were mispredicted}}
\DoxyCodeLine{00275         RETIRED\_FAR\_CONTROL\_TRANSFERS = 0xc6, \textcolor{comment}{// Number of far control transfers retired including far call/jump/return}}
\DoxyCodeLine{00276         RETIRED\_NEAR\_RETURNS = 0xc8, \textcolor{comment}{// Number of near return instructions (RET or RET Iw) retired}}
\DoxyCodeLine{00277         RETIRED\_NEAR\_RETURNS\_MISPREDICTED = 0xc9, \textcolor{comment}{// Number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction}}
\DoxyCodeLine{00278         RETIRED\_INDIRECT\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xca, \textcolor{comment}{// Number of indirect branches retired there were not correctly predicted. Each such mispredict incurs the same penalty as a mispredicted condition branch instruction. Only EX mispredicts are counted}}
\DoxyCodeLine{00279         RETIRED\_MMX\_FP\_INSTRUCTIONS = 0xcb, \textcolor{comment}{// Number of MMX}}
\DoxyCodeLine{00280         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_SSE\_INSTR = 0x4, \textcolor{comment}{// Number of SSE instructions (SSE}}
\DoxyCodeLine{00281         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MMX\_INSTR = 0x2, \textcolor{comment}{// Number of MMX instructions}}
\DoxyCodeLine{00282         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_X87\_INSTR = 0x1, \textcolor{comment}{// Number of x87 instructions}}
\DoxyCodeLine{00283         RETIRED\_INDIRECT\_BRANCH\_INSTRUCTIONS = 0xcc, \textcolor{comment}{// Number of indirect branches retired}}
\DoxyCodeLine{00284         RETIRED\_CONDITIONAL\_BRANCH\_INSTRUCTIONS = 0xd1, \textcolor{comment}{// Number of retired conditional branch instructions}}
\DoxyCodeLine{00285         DIV\_CYCLES\_BUSY\_COUNT = 0xd3, \textcolor{comment}{// Number of cycles when the divider is busy}}
\DoxyCodeLine{00286         DIV\_OP\_COUNT = 0xd4, \textcolor{comment}{// Number of divide ops}}
\DoxyCodeLine{00287         CYCLES\_NO\_RETIRE = 0xd6, \textcolor{comment}{// Counts cycles when the hardware does not retire any ops for a given reason. Event can only track one reason at a time. If multiple reasons apply for a given cycle}}
\DoxyCodeLine{00288         CYCLES\_NO\_RETIRE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CYCLES\_NO\_RETIRE\_\_EMPTY = 0x1, \textcolor{comment}{// Number of cycles when there were no valid ops in the retire queue. This may be caused by front-\/end bottlenecks or pipeline redirects}}
\DoxyCodeLine{00289         CYCLES\_NO\_RETIRE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CYCLES\_NO\_RETIRE\_\_NOT\_COMPLETE\_LOAD\_AND\_ALU = 0x2, \textcolor{comment}{// Number of cycles when the oldest retire slot did not have its completion bits set. Only load and ALU completion considered}}
\DoxyCodeLine{00290         CYCLES\_NO\_RETIRE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CYCLES\_NO\_RETIRE\_\_NOT\_COMPLETE\_MISSING\_LOAD = 0xa2, \textcolor{comment}{// Number of cycles when the oldest retire slot did not have its completion bits set. Only missing Load completion considered}}
\DoxyCodeLine{00291         CYCLES\_NO\_RETIRE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CYCLES\_NO\_RETIRE\_\_OTHER = 0x8, \textcolor{comment}{// Number of cycles where ops could have retired but were stopped from retirement for other reasons: retire breaks}}
\DoxyCodeLine{00292         CYCLES\_NO\_RETIRE\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CYCLES\_NO\_RETIRE\_\_THREAD\_NOT\_SELECTED = 0x10, \textcolor{comment}{// Number of cycles where ops could have retired but did not because thread arbitration did not select the thread for retire}}
\DoxyCodeLine{00293         RETIRED\_UCODE\_INSTRUCTIONS = 0x1c1, \textcolor{comment}{// Number of microcode instructions retired}}
\DoxyCodeLine{00294         RETIRED\_UCODE\_OPS = 0x1c2, \textcolor{comment}{// Number of microcode ops retired}}
\DoxyCodeLine{00295         RETIRED\_BRANCH\_MISPREDICTED\_DIRECTION\_MISMATCH = 0x1c7, \textcolor{comment}{// Number of retired conditional branch instructions that were not correctly predicted because of branch direction mismatch}}
\DoxyCodeLine{00296         RETIRED\_UNCONDITIONAL\_INDIRECT\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0x1c8, \textcolor{comment}{// Number of retired unconditional indirect branch instructions that were mispredicted}}
\DoxyCodeLine{00297         RETIRED\_UNCONDITIONAL\_BRANCH\_INSTRUCTIONS = 0x1c9, \textcolor{comment}{// Number of retired unconditional branch instructions}}
\DoxyCodeLine{00298         TAGGED\_IBS\_OPS = 0x1cf, \textcolor{comment}{// Counts Op IBS related events}}
\DoxyCodeLine{00299         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_TAGGED\_IBS\_OPS\_\_IBS\_COUNT\_ROLLOVER = 0x4, \textcolor{comment}{// Number of times a op could not be tagged by IBS because of a previous tagged op that has not retired}}
\DoxyCodeLine{00300         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_TAGGED\_IBS\_OPS\_\_IBS\_TAGGED\_OPS\_RET = 0x2, \textcolor{comment}{// Number of ops tagged by IBS that retired}}
\DoxyCodeLine{00301         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_TAGGED\_IBS\_OPS\_\_IBS\_TAGGED\_OPS = 0x1, \textcolor{comment}{// Number of ops tagged by IBS}}
\DoxyCodeLine{00302         RETIRED\_FUSED\_INSTRUCTIONS = 0x1d0, \textcolor{comment}{// Counts retired fused instructions}}
\DoxyCodeLine{00303         REQUESTS\_TO\_L2\_GROUP1 = 0x60, \textcolor{comment}{// All L2 cache requests}}
\DoxyCodeLine{00304         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_REQUESTS\_TO\_L2\_GROUP1\_\_RD\_BLK\_L = 0x80, \textcolor{comment}{// Number of data cache reads (including software and hardware prefetches)}}
\DoxyCodeLine{00305         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_REQUESTS\_TO\_L2\_GROUP1\_\_RD\_BLK\_X = 0x40, \textcolor{comment}{// Number of data cache stores}}
\DoxyCodeLine{00306         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_REQUESTS\_TO\_L2\_GROUP1\_\_LS\_RD\_BLK\_C\_S = 0x20, \textcolor{comment}{// Number of data cache shared reads}}
\DoxyCodeLine{00307         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_REQUESTS\_TO\_L2\_GROUP1\_\_CACHEABLE\_IC\_READ = 0x10, \textcolor{comment}{// Number of instruction cache reads}}
\DoxyCodeLine{00308         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_REQUESTS\_TO\_L2\_GROUP1\_\_CHANGE\_TO\_X = 0x8, \textcolor{comment}{// Number of data requests change to writable}}
\DoxyCodeLine{00309         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_REQUESTS\_TO\_L2\_GROUP1\_\_PREFETCH\_L2\_CMD = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00310         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_REQUESTS\_TO\_L2\_GROUP1\_\_L2\_HW\_PF = 0x2, \textcolor{comment}{// Number of prefetches accepted by L2 pipeline}}
\DoxyCodeLine{00311         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_REQUESTS\_TO\_L2\_GROUP1\_\_MISC = 0x1, \textcolor{comment}{// Count various non-\/cacheable requests: non-\/cached data read}}
\DoxyCodeLine{00312         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS = 0x64, \textcolor{comment}{// L2 cache request outcomes. This event does not count accesses to the L2 cache by the L2 prefetcher}}
\DoxyCodeLine{00313         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_C\_S = 0x80, \textcolor{comment}{// Number of data cache shared read hitting in the L2}}
\DoxyCodeLine{00314         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_L\_HIT\_X = 0x40, \textcolor{comment}{// Number of data cache reads hitting in the L2}}
\DoxyCodeLine{00315         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_L\_HIT\_S = 0x20, \textcolor{comment}{// Number of data cache reads hitting a non-\/modifiable line in the L2}}
\DoxyCodeLine{00316         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_X = 0x10, \textcolor{comment}{// Number of data cache store or state change requests hitting in the L2}}
\DoxyCodeLine{00317         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_C = 0x8, \textcolor{comment}{// Number of data cache requests missing in the L2 (all types)}}
\DoxyCodeLine{00318         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_HIT\_X = 0x4, \textcolor{comment}{// Number of instruction cache fill requests hitting a modifiable line in the L2}}
\DoxyCodeLine{00319         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_HIT\_S = 0x2, \textcolor{comment}{// Number of instruction cache fill requests hitting a non-\/modifiable line in the L2}}
\DoxyCodeLine{00320         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_MISS = 0x1, \textcolor{comment}{// Number of instruction cache fill requests missing the L2}}
\DoxyCodeLine{00321         L2\_PREFETCH\_HIT\_L2 = 0x70, \textcolor{comment}{// Number of L2 prefetches that hit in the L2}}
\DoxyCodeLine{00322         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_STREAM = 0x1, \textcolor{comment}{// Number of requests from the L2Stream prefetcher}}
\DoxyCodeLine{00323         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_NEXT\_LINE = 0x2, \textcolor{comment}{// Number of requests from the L2 Next Line prefetcher}}
\DoxyCodeLine{00324         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_UP\_DOWN = 0x4, \textcolor{comment}{// Number of requests from the L2 Up Down prefetcher}}
\DoxyCodeLine{00325         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_BURST = 0x8, \textcolor{comment}{// Number of requests from the L2 Burst  prefetcher}}
\DoxyCodeLine{00326         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_STRIDE = 0x10, \textcolor{comment}{// Number of requests from the L2 Stride prefetcher}}
\DoxyCodeLine{00327         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L1\_STREAM = 0x20, \textcolor{comment}{// Number of requests from the L2 Stream prefetcher}}
\DoxyCodeLine{00328         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L1\_STRIDE = 0x40, \textcolor{comment}{// Number of requests from the L1 Stride prefetcher}}
\DoxyCodeLine{00329         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L1\_REGION = 0x80, \textcolor{comment}{// Number of requests from the L1 Region prefetcher}}
\DoxyCodeLine{00330         L2\_PREFETCH\_HIT\_L3 = 0x71, \textcolor{comment}{// Number of L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit the L3}}
\DoxyCodeLine{00331         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_STREAM = 0x1, \textcolor{comment}{// Number of requests from the L2Stream prefetcher}}
\DoxyCodeLine{00332         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_NEXT\_LINE = 0x2, \textcolor{comment}{// Number of requests from the L2 Next Line prefetcher}}
\DoxyCodeLine{00333         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_UP\_DOWN = 0x4, \textcolor{comment}{// Number of requests from the L2 Up Down prefetcher}}
\DoxyCodeLine{00334         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_BURST = 0x8, \textcolor{comment}{// Number of requests from the L2 Burst  prefetcher}}
\DoxyCodeLine{00335         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_STRIDE = 0x10, \textcolor{comment}{// Number of requests from the L2 Stride prefetcher}}
\DoxyCodeLine{00336         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L1\_STREAM = 0x20, \textcolor{comment}{// Number of requests from the L2 Stream prefetcher}}
\DoxyCodeLine{00337         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L1\_STRIDE = 0x40, \textcolor{comment}{// Number of requests from the L1 Stride prefetcher}}
\DoxyCodeLine{00338         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L1\_REGION = 0x80, \textcolor{comment}{// Number of requests from the L1 Region prefetcher}}
\DoxyCodeLine{00339         L2\_PREFETCH\_MISS\_L3 = 0x72, \textcolor{comment}{// Number of L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches}}
\DoxyCodeLine{00340         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_STREAM = 0x1, \textcolor{comment}{// Number of requests from the L2Stream prefetcher}}
\DoxyCodeLine{00341         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_NEXT\_LINE = 0x2, \textcolor{comment}{// Number of requests from the L2 Next Line prefetcher}}
\DoxyCodeLine{00342         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_UP\_DOWN = 0x4, \textcolor{comment}{// Number of requests from the L2 Up Down prefetcher}}
\DoxyCodeLine{00343         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_BURST = 0x8, \textcolor{comment}{// Number of requests from the L2 Burst  prefetcher}}
\DoxyCodeLine{00344         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L2\_STRIDE = 0x10, \textcolor{comment}{// Number of requests from the L2 Stride prefetcher}}
\DoxyCodeLine{00345         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L1\_STREAM = 0x20, \textcolor{comment}{// Number of requests from the L2 Stream prefetcher}}
\DoxyCodeLine{00346         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L1\_STRIDE = 0x40, \textcolor{comment}{// Number of requests from the L1 Stride prefetcher}}
\DoxyCodeLine{00347         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN4\_L2\_PREFETCH\_HIT\_L2\_\_L1\_REGION = 0x80, \textcolor{comment}{// Number of requests from the L1 Region prefetcher}}
\DoxyCodeLine{00348         }
\DoxyCodeLine{00349     \};}
\DoxyCodeLine{00350 \};}
\DoxyCodeLine{00351 }
\DoxyCodeLine{00352 \textcolor{keyword}{namespace }fam19h\_zen4 = optkit::amd64::fam19h\_zen4;}

\end{DoxyCode}
