
---------- Begin Simulation Statistics ----------
final_tick                               2542134261500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230714                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   230712                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.20                       # Real time elapsed on the host
host_tick_rate                              666062992                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4199672                       # Number of instructions simulated
sim_ops                                       4199672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012124                       # Number of seconds simulated
sim_ticks                                 12124416500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.031217                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  365819                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               703076                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2622                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            109140                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            962828                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29626                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          184038                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           154412                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1163961                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70705                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28165                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4199672                       # Number of instructions committed
system.cpu.committedOps                       4199672                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.770703                       # CPI: cycles per instruction
system.cpu.discardedOps                        305239                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618932                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1478313                       # DTB hits
system.cpu.dtb.data_misses                       8259                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416433                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873689                       # DTB read hits
system.cpu.dtb.read_misses                       7371                       # DTB read misses
system.cpu.dtb.write_accesses                  202499                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604624                       # DTB write hits
system.cpu.dtb.write_misses                       888                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18261                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3665195                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1150934                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           684985                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17049996                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173289                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  976872                       # ITB accesses
system.cpu.itb.fetch_acv                          368                       # ITB acv
system.cpu.itb.fetch_hits                      971627                       # ITB hits
system.cpu.itb.fetch_misses                      5245                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.34%     79.18% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.74%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6086                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14430                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2430     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2687     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5135                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2417     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2417     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4852                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11169748000     92.09%     92.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9093000      0.07%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19774000      0.16%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               929894000      7.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12128509000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899516                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944888                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8189240500     67.52%     67.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3939268500     32.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24235061                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85460      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543570     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840253     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593178     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104872      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4199672                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7185065                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22761457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22761457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22761457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22761457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116725.420513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116725.420513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116725.420513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116725.420513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12997492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12997492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12997492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12997492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66653.805128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66653.805128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66653.805128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66653.805128                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22411960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22411960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116728.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116728.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12797995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12797995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66656.223958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66656.223958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.304999                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539628735000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.304999                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206562                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206562                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130530                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34915                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88523                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28974                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28974                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89113                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41311                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11364416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11364416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18097337                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               70                       # Total snoops (count)
system.membus.snoopTraffic                       4480                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159813                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002772                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052577                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159370     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159813                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           834553538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378164500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          472586000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5698944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10196864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5698944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5698944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34915                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34915                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470038620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370980327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841018947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470038620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470038620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184302478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184302478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184302478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470038620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370980327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025321425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000255280500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113779                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123210                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123210                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10371                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2056                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5720                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2048600250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841506500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13753.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32503.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105334                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81685                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123210                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.088989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.889546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.808231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35321     42.52%     42.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24719     29.76%     72.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10047     12.10%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4673      5.63%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2454      2.95%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1497      1.80%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          935      1.13%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          592      0.71%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2828      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83066                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.977602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.410384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.606362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1322     17.73%     17.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5646     75.72%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           300      4.02%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            91      1.22%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6662     89.35%     89.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.21%     90.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              455      6.10%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.37%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.84%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9533120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7752576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10196864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7885440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12124411500                       # Total gap between requests
system.mem_ctrls.avgGap                      42912.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5067392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7752576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417949350.387294888496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368325189.092604994774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639418482.530685067177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123210                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2575551000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2265955500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297681150000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28923.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32241.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2416046.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            317894220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168953400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           566994540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313215660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     956994480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5277411120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        211640640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7813104060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.410728                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    497082000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11222514500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275225580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146282070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496544160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319103820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     956994480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5236073010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246451680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7676674800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.158288                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    587218000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11132378500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12117216500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1693107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1693107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1693107                       # number of overall hits
system.cpu.icache.overall_hits::total         1693107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89114                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89114                       # number of overall misses
system.cpu.icache.overall_misses::total         89114                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5491575000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5491575000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5491575000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5491575000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1782221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1782221                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1782221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1782221                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61624.155576                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61624.155576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61624.155576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61624.155576                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88523                       # number of writebacks
system.cpu.icache.writebacks::total             88523                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89114                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89114                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89114                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89114                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5402462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5402462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5402462000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5402462000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60624.166798                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60624.166798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60624.166798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60624.166798                       # average overall mshr miss latency
system.cpu.icache.replacements                  88523                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1693107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1693107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89114                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5491575000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5491575000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1782221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1782221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61624.155576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61624.155576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89114                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89114                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5402462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5402462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60624.166798                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60624.166798                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.837557                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1748115                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88601                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.730195                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.837557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3653555                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3653555                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335045                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335045                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335045                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335045                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106016                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106016                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106016                       # number of overall misses
system.cpu.dcache.overall_misses::total        106016                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6804406500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6804406500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6804406500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6804406500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441061                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073568                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073568                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073568                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073568                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64182.826177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64182.826177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64182.826177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64182.826177                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34739                       # number of writebacks
system.cpu.dcache.writebacks::total             34739                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36607                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36607                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69409                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69409                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4426586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4426586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4426586000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4426586000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048165                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048165                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048165                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048165                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63775.389359                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63775.389359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63775.389359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63775.389359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69256                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67018.396740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67018.396740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2701234000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2701234000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047382                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047382                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66825.837415                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66825.837415                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482036500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482036500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61692.294745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61692.294745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725352000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725352000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59521.578639                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59521.578639                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64113000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64113000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079406                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079406                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72199.324324                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72199.324324                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63225000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63225000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079406                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079406                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71199.324324                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71199.324324                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542134261500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.472655                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69256                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.246116                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.472655                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          731                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997002                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997002                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552887332500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 666446                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   666439                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.11                       # Real time elapsed on the host
host_tick_rate                              762019549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7402120                       # Number of instructions simulated
sim_ops                                       7402120                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008464                       # Number of seconds simulated
sim_ticks                                  8463747000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             41.209188                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  195599                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               474649                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1691                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             63852                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            572513                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              23835                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          180003                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           156168                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716449                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   55335                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        21814                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2463107                       # Number of instructions committed
system.cpu.committedOps                       2463107                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.826290                       # CPI: cycles per instruction
system.cpu.discardedOps                        186854                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   167749                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       839228                       # DTB hits
system.cpu.dtb.data_misses                       3394                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110288                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       496481                       # DTB read hits
system.cpu.dtb.read_misses                       2907                       # DTB read misses
system.cpu.dtb.write_accesses                   57461                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342747                       # DTB write hits
system.cpu.dtb.write_misses                       487                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4842                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2094448                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            630527                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           384769                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12585532                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146492                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  354764                       # ITB accesses
system.cpu.itb.fetch_acv                          194                       # ITB acv
system.cpu.itb.fetch_hits                      351918                       # ITB hits
system.cpu.itb.fetch_misses                      2846                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.79%      4.79% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5102     80.07%     85.09% # number of callpals executed
system.cpu.kern.callpal::rdps                     157      2.46%     87.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.62% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.25%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6372                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9954                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2316     41.27%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.69%     41.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3248     57.88%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5612                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2313     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.83%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2313     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4674                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6033472000     71.28%     71.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67495500      0.80%     72.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11228000      0.13%     72.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2351855500     27.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8464051000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998705                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712131                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832858                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543677                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704392                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7095510500     83.83%     83.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1368540500     16.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16813882                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43226      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523770     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3574      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 486018     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339459     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58894      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2463107                       # Class of committed instruction
system.cpu.quiesceCycles                       113612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4228350                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          217                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2664839485                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2664839485                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2664839485                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2664839485                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118342.636335                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118342.636335                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118342.636335                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118342.636335                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           334                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    83.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1537733661                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1537733661                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1537733661                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1537733661                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68289.086997                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68289.086997                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68289.086997                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68289.086997                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6276475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6276475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116231.018519                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116231.018519                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3576475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3576475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66231.018519                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66231.018519                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2658563010                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2658563010                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118347.712340                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118347.712340                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1534157186                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1534157186                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68294.034277                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68294.034277                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93553                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41926                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73747                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14617                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15430                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15430                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18650                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9439808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9439808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3423168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3426095                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14303599                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132256                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001618                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040193                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132042     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                     214      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132256                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3170500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           737063197                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295725                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186615250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          391976750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4720000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2177600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6897600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4720000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4720000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2683264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2683264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41926                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         557672624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         257285573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             814958198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    557672624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        557672624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      317030270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            317030270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      317030270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        557672624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        257285573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1131988468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000248268750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7048                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7048                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              292087                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108188                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115585                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115585                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   980                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5584                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1556652500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  512760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3479502500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15179.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33929.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       161                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72761                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79993                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    541                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.813168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.378533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.343477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26808     41.63%     41.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19021     29.54%     71.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8125     12.62%     83.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3571      5.55%     89.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1899      2.95%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1110      1.72%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          665      1.03%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          460      0.71%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2741      4.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64400                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.549943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.837786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.204043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1458     20.69%     20.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            957     13.58%     34.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4244     60.22%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           218      3.09%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            77      1.09%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            39      0.55%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            19      0.27%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            16      0.23%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7048                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.242837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.797396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6135     87.05%     87.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              350      4.97%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              347      4.92%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              144      2.04%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.57%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.20%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.10%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7048                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6563328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  334336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7334528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6897664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7397440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       775.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       866.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    814.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    874.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8463750000                       # Total gap between requests
system.mem_ctrls.avgGap                      37892.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4393792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2169536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7334528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519130829.406880855560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256332803.898793280125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 866581668.851868987083                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115585                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2313272000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1166230500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212313073750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31365.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34275.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1836856.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            265008240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            140847630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           410000220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          317918880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3614229780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        206946240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5623064670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.370600                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    503088250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7679156750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            194872020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            103557960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           322328160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          280387080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3573843000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240592320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5383694220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.088747                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    591504500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7589794000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               177500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117373485                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1145000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1706500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10693071000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       940547                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           940547                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       940547                       # number of overall hits
system.cpu.icache.overall_hits::total          940547                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73757                       # number of overall misses
system.cpu.icache.overall_misses::total         73757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4773955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4773955000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4773955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4773955000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1014304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1014304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1014304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1014304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072717                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072717                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072717                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072717                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64725.449788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64725.449788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64725.449788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64725.449788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73747                       # number of writebacks
system.cpu.icache.writebacks::total             73747                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4700198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4700198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4700198000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4700198000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072717                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072717                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072717                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072717                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63725.449788                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63725.449788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63725.449788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63725.449788                       # average overall mshr miss latency
system.cpu.icache.replacements                  73747                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       940547                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          940547                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4773955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4773955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1014304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1014304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64725.449788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64725.449788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4700198000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4700198000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072717                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072717                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63725.449788                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63725.449788                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.986995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1066553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74268                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.360869                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.986995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2102365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2102365                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       760347                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           760347                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       760347                       # number of overall hits
system.cpu.dcache.overall_hits::total          760347                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51676                       # number of overall misses
system.cpu.dcache.overall_misses::total         51676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3396752500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3396752500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3396752500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3396752500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       812023                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       812023                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       812023                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       812023                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063639                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063639                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063639                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063639                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65731.722657                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65731.722657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65731.722657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65731.722657                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19462                       # number of writebacks
system.cpu.dcache.writebacks::total             19462                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2204291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2204291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2204291000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2204291000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233965000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233965000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041211                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041211                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041211                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041211                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65870.517571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65870.517571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65870.517571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65870.517571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120476.313079                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120476.313079                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34025                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       459813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          459813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21785                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21785                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1538006500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1538006500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       481598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       481598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045235                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045235                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70599.334404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70599.334404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3761                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3761                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18024                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18024                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1274883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1274883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233965000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233965000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70732.523302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70732.523302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203979.947690                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203979.947690                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300534                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300534                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1858746000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1858746000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62184.135693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62184.135693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    929408000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    929408000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60194.818653                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60194.818653                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8548                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8548                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          574                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          574                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43386500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43386500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062925                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062925                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75586.236934                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75586.236934                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42812500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42812500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062925                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062925                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74586.236934                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74586.236934                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10753071000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              835796                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35049                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.846501                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1693929                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1693929                       # Number of data accesses

---------- End Simulation Statistics   ----------
