# source verilog files
SV_SYNTH_SOURCES=rca.sv
VERILOG_SYNTH_SOURCE=rca.v
TOP_MODULE_RESOURCE_CHECK=rca4_demo
TOP_MODULE_DEMO=rca4_demo

CONSTRAINTS=hw1.lpf

include ../common/make/fpga.mk
