C. Albrecht , B. Korte , J. Schietke , J. Vygen, Cycle time and slack optimization for VLSI-chips, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.232-238, November 07-11, 1999, San Jose, California, USA
Steven Morgan Burns, Performance analysis and optimization of asynchronous circuits, California Institute of Technology, Pasadena, CA, 1992
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Deokar, R. B. and Sapatnekar, S. S. 1994. A graph-theoretic approach to clock skew optimization. In Proceedings of the IEEE International Symposium on Circuits and Systems 1 (London), 407--410.
J. P. Fishburn, LATTIS: an iterative speedup heuristic for mapped logic, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.488-491, June 08-12, 1992, Anaheim, California, USA
John P. Fishburn, A depth-decreasing heuristic for combinational logic: or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.361-364, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123305]
John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990[doi>10.1109/12.55696]
Shih-Hsu Huang , Yow-Tyng Nieh, Synthesis of nonzero clock skew circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.961-976, June 2006[doi>10.1109/TCAD.2005.855923]
Shih-Hsu Huang , Yow-Tyng Nieh, Clock Period Minimization of Non-Zero Clock Skew Circuits, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.809, November 09-13, 2003[doi>10.1109/ICCAD.2003.47]
Ivan S. Kourtev , Eby G. Friedman, Timing optimization through clock skew scheduling, Kluwer Academic Publishers, Norwell, MA, 2000
Leiserson, C. E. and Saxe, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6, 1 (Jan.), 5--35.
Xun Liu , M. C. Papaefthymiou , E. G. Friedman, Retiming and clock scheduling for digital circuit optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.2, p.184-203, November 2006[doi>10.1109/43.980258]
Naresh Maheshwari , Sachin S. Sapatnekar, Timing analysis and optimization of sequential circuits, Kluwer Academic Publishers, Norwell, MA, 1998
Naresh Maheshwari , Sachin Sapatnekar, Efficient retiming of large circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.74-83, March 1998[doi>10.1109/92.661250]
JosÃ© Luis Neves , Eby G. Friedman, Optimal clock skew scheduling tolerant to process variations, Proceedings of the 33rd annual Design Automation Conference, p.623-628, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240636]
Marios C. Papaefthymiou, Asymptotically efficient retiming under setup and hold constraints, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.396-401, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.289060]
Marios C. Papaefthymiou, Understanding retiming through maximum average-delay cycles, Mathematical Systems Theory, v.27 n.1, p.65-84, Jan./Feb. 1994[doi>10.1007/BF01187093]
Narendra V. Shenoy , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Minimum padding to satisfy short path constraints, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.156-161, November 07-11, 1993, Santa Clara, California, USA
Vijay Sundararajan , Sachin S. Sapatnekar , Keshab K. Parhi, Marsh: min-area retiming with setup and hold constraints, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.2-6, November 07-11, 1999, San Jose, California, USA
