0.6
2019.2
Nov  6 2019
21:42:20
/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sim_1/new/Complex_Mult_tb.sv,1686070689,systemVerilog,,,,Complex_Mult_tb,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sim_1/new/Fixed_point_num_tb.sv,1686331032,systemVerilog,,,,Fixed_point_num_tb,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sim_1/new/Fourier_Butterfly_tb.v,1685294393,verilog,,,,Fourier_Butterfly_tb,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sim_1/new/fixedtest.sv,1686169944,systemVerilog,,,,fixedtest,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sim_1/new/wider_tb.sv,1686052186,systemVerilog,,,,wider_tb,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm.v,1680991952,verilog,,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_crc32.v,,xilinx_mmcm,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm_clk_wiz.v,1680991952,verilog,,/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm.v,,xilinx_mmcm_clk_wiz,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/new/Complex_Mult.sv,1686072500,systemVerilog,,/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sim_1/new/Complex_Mult_tb.sv,,Complex_Mult,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/axi2apb_wrap.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_AR_allocator.sv,/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv,axi2apb_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/axi_mem_if_SP_wrap.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_multiplexer.sv,/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv,axi_mem_if_SP_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/axi_node_intf_wrap.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_r_buffer.sv,/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv,axi_node_intf_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/axi_slice_wrap.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/axi_spi_slave.sv,,axi_slice_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/axi_spi_slave_wrap.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_w_buffer.sv,,axi_spi_slave_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/boot_code.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/boot_rom_wrap.sv,,boot_code,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/boot_rom_wrap.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/clk_rst_gen.sv,/home/student_28/Files/Pulpino/rtl/config.sv,boot_rom_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/clk_rst_gen.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/components/cluster_clock_gating.sv,,clk_rst_gen,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/components/cluster_clock_gating.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/components/cluster_clock_inverter.sv,,cluster_clock_gating,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/components/cluster_clock_inverter.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/components/cluster_clock_mux2.sv,,cluster_clock_inverter,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/components/cluster_clock_mux2.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/core2axi/core2axi.sv,,cluster_clock_mux2,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/generic_service_unit.sv,,generic_fifo,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/components/pulp_clock_inverter.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/components/pulp_clock_mux2.sv,,pulp_clock_inverter,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/components/pulp_clock_mux2.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/pulpino_nexys_a7.sv,,pulp_clock_mux2,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/components/rstgen.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/sleep_unit.sv,,rstgen,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/config.sv,1680991648,systemVerilog,/home/student_28/Files/Pulpino/rtl/axi2apb_wrap.sv;/home/student_28/Files/Pulpino/rtl/axi_mem_if_SP_wrap.sv;/home/student_28/Files/Pulpino/rtl/axi_node_intf_wrap.sv;/home/student_28/Files/Pulpino/rtl/axi_slice_wrap.sv;/home/student_28/Files/Pulpino/rtl/axi_spi_slave_wrap.sv;/home/student_28/Files/Pulpino/rtl/boot_code.sv;/home/student_28/Files/Pulpino/rtl/boot_rom_wrap.sv;/home/student_28/Files/Pulpino/rtl/clk_rst_gen.sv;/home/student_28/Files/Pulpino/rtl/components/cluster_clock_gating.sv;/home/student_28/Files/Pulpino/rtl/components/cluster_clock_inverter.sv;/home/student_28/Files/Pulpino/rtl/components/cluster_clock_mux2.sv;/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv;/home/student_28/Files/Pulpino/rtl/components/pulp_clock_inverter.sv;/home/student_28/Files/Pulpino/rtl/components/pulp_clock_mux2.sv;/home/student_28/Files/Pulpino/rtl/components/rstgen.sv;/home/student_28/Files/Pulpino/rtl/core2axi_wrap.sv;/home/student_28/Files/Pulpino/rtl/core_region.sv;/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv;/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv;/home/student_28/Files/Pulpino/rtl/includes/debug_bus.sv;/home/student_28/Files/Pulpino/rtl/instr_ram_wrap.sv;/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv;/home/student_28/Files/Pulpino/rtl/kuznechik_cipher_apb_wrapper.sv;/home/student_28/Files/Pulpino/rtl/periph_bus_wrap.sv;/home/student_28/Files/Pulpino/rtl/peripherals.sv;/home/student_28/Files/Pulpino/rtl/pulpino_nexys_a7.sv;/home/student_28/Files/Pulpino/rtl/pulpino_top.sv;/home/student_28/Files/Pulpino/rtl/ram_mux.sv;/home/student_28/Files/Pulpino/rtl/sp_ram_wrap.sv;/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_biu.sv;/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_module.sv;/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_biu.sv;/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_module.sv;/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_status_reg.sv;/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_top.sv;/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adv_dbg_if.sv;/home/student_28/Files/Pulpino/submodules/apb/apb2per/apb2per.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/apb_event_unit.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/generic_service_unit.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/sleep_unit.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_fll_if/apb_fll_if.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_gpio/apb_gpio.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/apb_i2c.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_bit_ctrl.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_byte_ctrl.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_node/apb_node.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_node/apb_node_wrap.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_pulpino/apb_pulpino.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_spi_master/apb_spi_master.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_spi_master/spi_master_apb_if.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_timer/apb_timer.sv;/home/student_28/Files/Pulpino/submodules/apb/apb_timer/timer.sv;/home/student_28/Files/Pulpino/submodules/axi/axi2apb/axi2apb.sv;/home/student_28/Files/Pulpino/submodules/axi/axi2apb/axi2apb32.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_mem_if_SP.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_AR_allocator.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_AW_allocator.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_ArbitrationTree.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_BR_allocator.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_BW_allocator.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_DW_allocator.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_FanInPrimitive_Req.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_RR_Flag_Req.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_AR.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_AW.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_BR.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_BW.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_DW.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_multiplexer.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_node.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_request_block.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_response_block.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_ar_buffer.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_aw_buffer.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_b_buffer.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_r_buffer.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_slice.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_w_buffer.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_clkgen.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_controller.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_fifo.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_rx.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_tx.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/axi_spi_slave.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_axi_plug.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_cmd_parser.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_controller.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_dc_fifo.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_regs.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_rx.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_syncro.sv;/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_tx.sv;/home/student_28/Files/Pulpino/submodules/axi/core2axi/core2axi.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_L0_buffer.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_alu.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_alu_div.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_apu_disp.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_compressed_decoder.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_controller.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_core.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_cs_registers.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_debug_unit.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_decoder.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_ex_stage.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_fetch_fifo.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_hwloop_controller.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_hwloop_regs.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_id_stage.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_if_stage.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_int_controller.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_load_store_unit.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_mult.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_prefetch_L0_buffer.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_prefetch_buffer.sv;/home/student_28/Files/Pulpino/submodules/riscv/riscv_register_file.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_alu.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_controller.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_core.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_ex_block.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_fetch_fifo.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_if_stage.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_int_controller.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_load_store_unit.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_slow.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_prefetch_buffer.sv;/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_register_file_ff.sv;/home/student_28/Files/Pulpino/tb/pulpino_nexys_a7_tb.sv,/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sim_1/new/Fixed_point_num_tb.sv,,$unit_config_sv,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/core2axi_wrap.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/core_region.sv,/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv,core2axi_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/core_region.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/includes/debug_bus.sv,/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv;/home/student_28/Files/Pulpino/rtl/config.sv,core_region,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv,1681989040,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/apb_event_unit.sv,/home/student_28/Files/Pulpino/rtl/config.sv,APB_BUS,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv,1680991648,verilog,,,/home/student_28/Files/Pulpino/rtl/config.sv,AXI_BUS,,,,,,,,
/home/student_28/Files/Pulpino/rtl/includes/debug_bus.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv,/home/student_28/Files/Pulpino/rtl/config.sv,DEBUG_BUS,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/instr_ram_wrap.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv,/home/student_28/Files/Pulpino/rtl/config.sv,instr_ram_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv,1684511842,systemVerilog,,/home/student_28/Files/Pulpino/rtl/kuznechik_cipher_apb_wrapper.sv,,kuznechik_cipher,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/kuznechik_cipher_apb_wrapper.sv,1685529474,systemVerilog,,/home/student_28/Files/Pulpino/rtl/periph_bus_wrap.sv,,kuznechik_cipher_apb_wrapper,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/periph_bus_wrap.sv,1681989316,systemVerilog,,/home/student_28/Files/Pulpino/rtl/peripherals.sv,/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv,periph_bus_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/peripherals.sv,1684930351,systemVerilog,,/home/student_28/Files/Pulpino/rtl/components/pulp_clock_inverter.sv,/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv;/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv;/home/student_28/Files/Pulpino/rtl/includes/debug_bus.sv;/home/student_28/Files/Pulpino/rtl/config.sv,peripherals,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/pulpino_nexys_a7.sv,1684850847,systemVerilog,,/home/student_28/Files/Pulpino/rtl/pulpino_top.sv,,pulpino_nexys_a7,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/pulpino_top.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/rtl/ram_mux.sv,/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv;/home/student_28/Files/Pulpino/rtl/includes/debug_bus.sv,pulpino_top,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/ram_mux.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_L0_buffer.sv,,ram_mux,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/sp_ram_wrap.sv,1680991648,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_spi_master/spi_master_apb_if.sv,/home/student_28/Files/Pulpino/rtl/config.sv,sp_ram_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/rtl/xilinx_spram.v,1680991648,verilog,,,,xilinx_spram,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_biu.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_module.sv,,adbg_axi_biu,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_defines.v,1680991709,verilog,,,,,,,,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_module.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_biu.sv,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_defines.v;/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_defines.v,adbg_axi_module,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_crc32.v,1680991709,verilog,,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_tap_top.v,,adbg_crc32,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_defines.v,1680991709,verilog,,,,,,,,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_biu.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_module.sv,,adbg_or1k_biu,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_defines.v,1680991709,verilog,,,,,,,,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_module.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_status_reg.sv,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_defines.v;/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_defines.v,adbg_or1k_module,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_status_reg.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_top.sv,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_defines.v,adbg_or1k_status_reg,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_tap_defines.v,1680991709,verilog,,,,,,,,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_tap_top.v,1680991709,verilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_data_buffer.v,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_tap_defines.v,adbg_tap_top,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_top.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adv_dbg_if.sv,/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_defines.v,adbg_top,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adv_dbg_if.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb2per/apb2per.sv,,adv_dbg_if,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb2per/apb2per.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv,,apb2per,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/apb_event_unit.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_fll_if/apb_fll_if.sv,/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/include/defines_event_unit.sv,apb_event_unit,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/generic_service_unit.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_bit_ctrl.sv,/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/include/defines_event_unit.sv,generic_service_unit,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/include/defines_event_unit.sv,1680991709,verilog,,,,,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/sleep_unit.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/sp_ram_wrap.sv,/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/include/defines_event_unit.sv,sleep_unit,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_fll_if/apb_fll_if.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_gpio/apb_gpio.sv,,apb_fll_if,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_gpio/apb_gpio.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/apb_i2c.sv,,apb_gpio,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/apb_i2c.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_node/apb_node.sv,/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_defines.sv,apb_i2c,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_bit_ctrl.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_byte_ctrl.sv,/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_defines.sv,i2c_master_bit_ctrl,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_byte_ctrl.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/instr_ram_wrap.sv,/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_defines.sv,i2c_master_byte_ctrl,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_defines.sv,1680991709,verilog,,,,,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_node/apb_node.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_node/apb_node_wrap.sv,,apb_node,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_node/apb_node_wrap.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_pulpino/apb_pulpino.sv,,apb_node_wrap,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_pulpino/apb_pulpino.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_spi_master/apb_spi_master.sv,,apb_pulpino,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_spi_master/apb_spi_master.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_timer/apb_timer.sv,,apb_spi_master,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_spi_master/spi_master_apb_if.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_clkgen.sv,,spi_master_apb_if,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_timer/apb_timer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/include/apu_core_package.sv,,apb_timer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_timer/timer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_defines.sv,,timer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd,1680991709,vhdl,,,,apb_uart,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_clock_div.vhd,1680991709,vhdl,,,,slib_clock_div,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_counter.vhd,1680991709,vhdl,,,,slib_counter,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd,1680991709,vhdl,,,,slib_edge_detect,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_fifo.vhd,1680991709,vhdl,,,,slib_fifo,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_filter.vhd,1680991709,vhdl,,,,slib_input_filter,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_sync.vhd,1680991709,vhdl,,,,slib_input_sync,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_mv_filter.vhd,1680991709,vhdl,,,,slib_mv_filter,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_baudgen.vhd,1680991709,vhdl,,,,uart_baudgen,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_interrupt.vhd,1680991709,vhdl,,,,uart_interrupt,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_receiver.vhd,1680991709,vhdl,,,,uart_receiver,,,,,,,,
/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_transmitter.vhd,1680991709,vhdl,,,,uart_transmitter,,,,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi2apb/axi2apb.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi2apb/axi2apb32.sv,,axi2apb,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi2apb/axi2apb32.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/axi2apb_wrap.sv,,axi2apb32,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_mem_if_SP.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/axi_mem_if_SP_wrap.sv,,axi_mem_if_SP,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_request_block.sv,,axi_read_only_ctrl,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/boot_code.sv,,axi_write_only_ctrl,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_AR_allocator.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_AW_allocator.sv,,axi_AR_allocator,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_AW_allocator.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_ArbitrationTree.sv,,axi_AW_allocator,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_ArbitrationTree.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_BR_allocator.sv,,axi_ArbitrationTree,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_BR_allocator.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_BW_allocator.sv,/home/student_28/Files/Pulpino/submodules/axi/axi_node/defines.v,axi_BR_allocator,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_BW_allocator.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_DW_allocator.sv,/home/student_28/Files/Pulpino/submodules/axi/axi_node/defines.v,axi_BW_allocator,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_DW_allocator.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_FanInPrimitive_Req.sv,,axi_DW_allocator,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_FanInPrimitive_Req.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_RR_Flag_Req.sv,,axi_FanInPrimitive_Req,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_RR_Flag_Req.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_AR.sv,,axi_RR_Flag_Req,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_AR.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_AW.sv,,axi_address_decoder_AR,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_AW.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_BR.sv,,axi_address_decoder_AW,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_BR.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_BW.sv,,axi_address_decoder_BR,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_BW.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_DW.sv,,axi_address_decoder_BW,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_DW.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_ar_buffer.sv,,axi_address_decoder_DW,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_multiplexer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_node.sv,,axi_multiplexer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_node.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/axi_node_intf_wrap.sv,/home/student_28/Files/Pulpino/submodules/axi/axi_node/defines.v,axi_node,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_request_block.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_response_block.sv,,axi_request_block,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_response_block.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_slice.sv,,axi_response_block,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_node/defines.v,1680991709,verilog,,,,,,,,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_ar_buffer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_aw_buffer.sv,,axi_ar_buffer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_aw_buffer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_b_buffer.sv,,axi_aw_buffer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_b_buffer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_mem_if_SP.sv,,axi_b_buffer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_r_buffer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv,,axi_r_buffer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_slice.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/axi_slice_wrap.sv,,axi_slice,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_w_buffer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv,,axi_w_buffer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_data_buffer.v,1680991709,verilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_full_detector.v,,dc_data_buffer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_full_detector.v,1680991709,verilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_synchronizer.v,,dc_full_detector,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_synchronizer.v,1680991709,verilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_token_ring.v,,dc_synchronizer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_token_ring.v,1680991709,verilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_token_ring_fifo_din.v,,dc_token_ring,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_token_ring_fifo_din.v,1680991709,verilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_token_ring_fifo_dout.v,,dc_token_ring_fifo_din,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_token_ring_fifo_dout.v,1680991709,verilog,,/home/student_28/Files/Pulpino/rtl/xilinx_spram.v,,dc_token_ring_fifo_dout,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_clkgen.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_controller.sv,,spi_master_clkgen,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_controller.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_fifo.sv,,spi_master_controller,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_fifo.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_rx.sv,,spi_master_fifo,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_rx.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_tx.sv,,spi_master_rx,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_tx.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_axi_plug.sv,,spi_master_tx,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/axi_spi_slave.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/axi_spi_slave_wrap.sv,,axi_spi_slave,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_axi_plug.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_cmd_parser.sv,,spi_slave_axi_plug,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_cmd_parser.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_controller.sv,,spi_slave_cmd_parser,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_controller.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_dc_fifo.sv,,spi_slave_controller,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_dc_fifo.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_regs.sv,,spi_slave_dc_fifo,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_regs.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_rx.sv,,spi_slave_regs,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_rx.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_syncro.sv,,spi_slave_rx,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_syncro.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_tx.sv,,spi_slave_syncro,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_tx.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/apb/apb_timer/timer.sv,,spi_slave_tx,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/axi/core2axi/core2axi.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/core2axi_wrap.sv,,core2axi,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/include/apu_core_package.sv,1680991709,systemVerilog,/home/student_28/Files/Pulpino/rtl/config.sv,/home/student_28/Files/Pulpino/submodules/axi/axi2apb/axi2apb.sv,,apu_core_package,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/include/apu_macros.sv,1680991709,verilog,,,,,,,,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/include/riscv_config.sv,1680991709,verilog,,,,,,,,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/include/riscv_defines.sv,1680991709,systemVerilog,/home/student_28/Files/Pulpino/rtl/config.sv,/home/student_28/Files/Pulpino/submodules/riscv/riscv_alu.sv,,riscv_defines,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_L0_buffer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/include/riscv_defines.sv,,riscv_L0_buffer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_alu.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_alu_div.sv,,alu_ff;alu_popcnt;riscv_alu,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_alu_div.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_apu_disp.sv,,riscv_alu_div,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_apu_disp.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_compressed_decoder.sv,/home/student_28/Files/Pulpino/submodules/riscv/include/apu_macros.sv,riscv_apu_disp,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_compressed_decoder.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_controller.sv,,riscv_compressed_decoder,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_controller.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_core.sv,,riscv_controller,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_core.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_cs_registers.sv,/home/student_28/Files/Pulpino/submodules/riscv/include/riscv_config.sv,riscv_core,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_cs_registers.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_debug_unit.sv,,riscv_cs_registers,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_debug_unit.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_decoder.sv,,riscv_debug_unit,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_decoder.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_ex_stage.sv,/home/student_28/Files/Pulpino/submodules/riscv/include/apu_macros.sv,riscv_decoder,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_ex_stage.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_fetch_fifo.sv,/home/student_28/Files/Pulpino/submodules/riscv/include/apu_macros.sv,riscv_ex_stage,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_fetch_fifo.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_hwloop_controller.sv,,riscv_fetch_fifo,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_hwloop_controller.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_hwloop_regs.sv,,riscv_hwloop_controller,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_hwloop_regs.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_id_stage.sv,,riscv_hwloop_regs,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_id_stage.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_if_stage.sv,,riscv_id_stage,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_if_stage.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_int_controller.sv,,riscv_if_stage,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_int_controller.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_load_store_unit.sv,,riscv_int_controller,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_load_store_unit.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_mult.sv,,riscv_load_store_unit,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_mult.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_prefetch_L0_buffer.sv,,riscv_mult,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_prefetch_L0_buffer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_prefetch_buffer.sv,,riscv_prefetch_L0_buffer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_prefetch_buffer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/riscv/riscv_register_file.sv,,riscv_prefetch_buffer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/riscv/riscv_register_file.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/rtl/components/rstgen.sv,,riscv_register_file,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,1680991709,verilog,,,,,,,,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_defines.sv,1680991709,systemVerilog,/home/student_28/Files/Pulpino/rtl/config.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_alu.sv,,zeroriscy_defines,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_alu.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_alu,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_controller.sv,,zeroriscy_compressed_decoder,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_controller.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_core.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_controller,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_core.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_core,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_cs_registers,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_debug_unit,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_ex_block.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_decoder,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_ex_block.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_fetch_fifo.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_ex_block,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_fetch_fifo.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_fetch_fifo,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_if_stage.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_id_stage,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_if_stage.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_int_controller.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_if_stage,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_int_controller.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_load_store_unit.sv,,zeroriscy_int_controller,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_load_store_unit.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_load_store_unit,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_slow.sv,,zeroriscy_multdiv_fast,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_slow.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_prefetch_buffer.sv,,zeroriscy_multdiv_slow,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_prefetch_buffer.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_register_file_ff.sv,,zeroriscy_prefetch_buffer,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_register_file_ff.sv,1680991709,systemVerilog,,/home/student_28/Files/Pulpino/tb/pulpino_nexys_a7_tb.sv,/home/student_28/Files/Pulpino/submodules/zero-riscy/include/zeroriscy_config.sv,zeroriscy_register_file,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
/home/student_28/Files/Pulpino/tb/pulpino_nexys_a7_tb.sv,1680991648,systemVerilog,,,,pulpino_nexys_a7_tb,,,../../../../../rtl;../../../../../rtl/includes;../../../../../submodules/apb/apb_event_unit/include;../../../../../submodules/riscv/include;../../../../../submodules/zero-riscy/include;../../../../pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm,,,,,
