# Toolchain

## Modeling Tool
|No.      |  Publication       | Author    | Topic                           | Paper      |  Description/Keyword              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    | TCAD 2018  | P. -Y. Chen, X. Peng and S. Yu   | NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning | [Paper](https://ieeexplore.ieee.org/document/8246561) |                |          |
|    2    | IEDM 2019              | X. Peng, S. Huang, Y. Luo, X. Sun and S. Yu   |  DNN+NeuroSim: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators with Versatile Device Technologies                  |  [Paper](https://ieeexplore.ieee.org/document/8993491)        |             |          |
|    3    | TCSI 2024  | J. Lee, A. Lu, W. Li and S. Yu        |NeuroSim V1.4: Extending Technology Support for Digital Compute-in-Memory Toward 1nm Node                     |[Paper](https://ieeexplore.ieee.org/document/10443264)          |            |          |
|    4    | TCAD 2012           | X. Dong, C. Xu, Y. Xie and N. P. Jouppi           | NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory         | [Paper](https://ieeexplore.ieee.org/document/6218223)             |  1. NVM        |
|    5    | ISCA'23           | T Ma, Y Feng, X Zhang, Y Zhu           | CAMJ: Enabling System-Level Energy Modeling and Architectural Exploration for In-Sensor Visual Computing         | Energy Modeling; CIS           |          |
|    6    |            |                    |          |[Paper]()             |          |          |
|    7    |            |                    |          |[Paper]()             |          |          |
|    8    |            |                    |          |[Paper]()             |          |          |
|    9    |            |                    |          |[Paper]()             |          |          |


## Architecture NAS
|No.      |  Publication       | Author    | Topic                           | Paper      |  Description/Keyword              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    |            |                    |          |             |          |       |
|    2    |            |                    |          |             |          |       |
|    3    |            |                    |          |             |          |       |
|    4    |            |                    |          |             |          |       |
|    5    |            |                    |          |             |          |       |


## Hardware-and-Software Co-design
|No.      |  Publication       | Author    | Topic                           | Paper      |  Description/Keyword              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    |  DAC 2023          | Z. Du, W. Zhang, Z. Zhou, Z. Shao and L. Ju         |Accelerating DNN Inference with Heterogeneous Multi-DPU Engines          | [Paper]            |          |          |
|    2    |            |                    |          |[Paper](https://ieeexplore.ieee.org/document/10247793)             |          |          |
|    3    |            |                    |          |[Paper]()             |          |          |
|    4    |            |                    |          |[Paper]             |          |          |
|    4    |            |                    |          |[Paper]             |          |          |
|    4    |            |                    |          |[Paper]             |          |          |





