INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/alu_8/alu_8.srcs/tests/new/adder_8_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_8_test
