// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bnn_xcel.h"
#include "bnn_xcel_signed1.h"

namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_V_dout;
    sc_in< sc_logic > strm_in_V_V_empty_n;
    sc_out< sc_logic > strm_in_V_V_read;
    sc_out< sc_lv<32> > strm_out_V_V_din;
    sc_in< sc_logic > strm_out_V_V_full_n;
    sc_out< sc_logic > strm_out_V_V_write;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    bnn_xcel_signed1* input_0_U;
    bnn_xcel* grp_bnn_xcel_fu_143;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > strm_in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln26_fu_160_p2;
    sc_signal< sc_logic > strm_out_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > i_fu_166_p2;
    sc_signal< sc_lv<4> > i_reg_225;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<32> > tmp_V_2_reg_230;
    sc_signal< sc_lv<9> > bitcount_fu_172_p2;
    sc_signal< sc_lv<9> > bitcount_reg_235;
    sc_signal< sc_lv<6> > j_fu_188_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<9> > add_ln30_fu_211_p2;
    sc_signal< sc_lv<1> > icmp_ln28_fu_182_p2;
    sc_signal< sc_lv<8> > input_0_address0;
    sc_signal< sc_logic > input_0_ce0;
    sc_signal< sc_logic > input_0_we0;
    sc_signal< sc_lv<1> > input_0_d0;
    sc_signal< sc_lv<1> > input_0_q0;
    sc_signal< sc_logic > grp_bnn_xcel_fu_143_ap_start;
    sc_signal< sc_logic > grp_bnn_xcel_fu_143_ap_done;
    sc_signal< sc_logic > grp_bnn_xcel_fu_143_ap_idle;
    sc_signal< sc_logic > grp_bnn_xcel_fu_143_ap_ready;
    sc_signal< sc_lv<8> > grp_bnn_xcel_fu_143_input_0_address0;
    sc_signal< sc_logic > grp_bnn_xcel_fu_143_input_0_ce0;
    sc_signal< sc_lv<4> > grp_bnn_xcel_fu_143_ap_return;
    sc_signal< sc_lv<9> > bitcount_0_reg_99;
    sc_signal< sc_lv<4> > i_0_reg_111;
    sc_signal< sc_lv<9> > bitcount_1_reg_122;
    sc_signal< sc_lv<6> > Hi_assign_reg_132;
    sc_signal< sc_logic > grp_bnn_xcel_fu_143_ap_start_reg;
    sc_signal< bool > ap_block_state2_ignore_call0;
    sc_signal< sc_lv<64> > zext_ln29_fu_206_p1;
    sc_signal< sc_lv<32> > zext_ln28_fu_178_p1;
    sc_signal< sc_lv<8> > trunc_ln29_fu_202_p1;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<9> ap_const_lv9_20;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln30_fu_211_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state2();
    void thread_ap_block_state2_ignore_call0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bitcount_fu_172_p2();
    void thread_grp_bnn_xcel_fu_143_ap_start();
    void thread_i_fu_166_p2();
    void thread_icmp_ln26_fu_160_p2();
    void thread_icmp_ln28_fu_182_p2();
    void thread_input_0_address0();
    void thread_input_0_ce0();
    void thread_input_0_d0();
    void thread_input_0_we0();
    void thread_j_fu_188_p2();
    void thread_strm_in_V_V_blk_n();
    void thread_strm_in_V_V_read();
    void thread_strm_out_V_V_blk_n();
    void thread_strm_out_V_V_din();
    void thread_strm_out_V_V_write();
    void thread_trunc_ln29_fu_202_p1();
    void thread_zext_ln28_fu_178_p1();
    void thread_zext_ln29_fu_206_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
