Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 10:35:13 2024
| Host         : DESKTOP-N297RR6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    45          
TIMING-16  Warning           Large setup violation          1           
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.797       -3.797                      1                  128        0.168        0.000                      0                  128        3.000        0.000                       0                    90  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.830        0.000                      0                   47        0.261        0.000                      0                   47        3.000        0.000                       0                    36  
  clk_out1_clk_wiz_0        9.104        0.000                      0                   81        0.168        0.000                      0                   81       11.969        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -3.797       -3.797                      1                    1        0.200        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.828ns (31.448%)  route 3.985ns (68.552%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  count_reg[5]/Q
                         net (fo=2, routed)           0.820     6.602    count_reg[5]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  batpos[10]_i_15/O
                         net (fo=1, routed)           0.650     7.375    batpos[10]_i_15_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.409     7.908    batpos[10]_i_14_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.032 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.755     8.788    batpos[10]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     9.638    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     9.762 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.762    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.295 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.295    batpos_reg[7]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.514 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.624    11.138    batpos_reg[10]_i_2_n_7
    SLICE_X10Y84         FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.521    14.944    clk_in_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  batpos_reg[8]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)       -0.199    14.968    batpos_reg[8]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.848ns (32.484%)  route 3.841ns (67.516%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  count_reg[5]/Q
                         net (fo=2, routed)           0.820     6.602    count_reg[5]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  batpos[10]_i_15/O
                         net (fo=1, routed)           0.650     7.375    batpos[10]_i_15_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.409     7.908    batpos[10]_i_14_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.032 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.755     8.788    batpos[10]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     9.638    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     9.762 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.762    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.295 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.295    batpos_reg[7]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.534 r  batpos_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.481    11.015    batpos_reg[10]_i_2_n_5
    SLICE_X10Y84         FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.521    14.944    clk_in_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  batpos_reg[10]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)       -0.205    14.962    batpos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 1.654ns (29.326%)  route 3.986ns (70.674%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  count_reg[5]/Q
                         net (fo=2, routed)           0.820     6.602    count_reg[5]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  batpos[10]_i_15/O
                         net (fo=1, routed)           0.650     7.375    batpos[10]_i_15_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.409     7.908    batpos[10]_i_14_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.032 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.755     8.788    batpos[10]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     9.638    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     9.762 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.762    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.340 r  batpos_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.626    10.966    batpos_reg[7]_i_1_n_5
    SLICE_X11Y83         FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  batpos_reg[6]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X11Y83         FDRE (Setup_fdre_C_D)       -0.235    14.931    batpos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 1.932ns (34.284%)  route 3.703ns (65.716%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  count_reg[5]/Q
                         net (fo=2, routed)           0.820     6.602    count_reg[5]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  batpos[10]_i_15/O
                         net (fo=1, routed)           0.650     7.375    batpos[10]_i_15_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.409     7.908    batpos[10]_i_14_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.032 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.755     8.788    batpos[10]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     9.638    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     9.762 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.762    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.295 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.295    batpos_reg[7]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.618 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.343    10.961    batpos_reg[10]_i_2_n_6
    SLICE_X10Y84         FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.521    14.944    clk_in_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  batpos_reg[9]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)       -0.213    14.954    batpos_reg[9]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.719ns (30.824%)  route 3.858ns (69.176%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  count_reg[5]/Q
                         net (fo=2, routed)           0.820     6.602    count_reg[5]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  batpos[10]_i_15/O
                         net (fo=1, routed)           0.650     7.375    batpos[10]_i_15_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.409     7.908    batpos[10]_i_14_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.032 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.755     8.788    batpos[10]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     9.638    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     9.762 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.762    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.405 r  batpos_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.497    10.902    batpos_reg[7]_i_1_n_4
    SLICE_X11Y83         FDRE                                         r  batpos_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  batpos_reg[7]_replica/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X11Y83         FDRE (Setup_fdre_C_D)       -0.250    14.916    batpos_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.719ns (30.825%)  route 3.858ns (69.175%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  count_reg[5]/Q
                         net (fo=2, routed)           0.820     6.602    count_reg[5]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  batpos[10]_i_15/O
                         net (fo=1, routed)           0.650     7.375    batpos[10]_i_15_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.409     7.908    batpos[10]_i_14_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.032 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.755     8.788    batpos[10]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     9.638    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     9.762 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.762    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.405 r  batpos_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.497    10.902    batpos_reg[7]_i_1_n_4
    SLICE_X10Y83         FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  batpos_reg[7]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)       -0.211    14.955    batpos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.775ns (33.130%)  route 3.583ns (66.870%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  count_reg[5]/Q
                         net (fo=2, routed)           0.820     6.602    count_reg[5]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  batpos[10]_i_15/O
                         net (fo=1, routed)           0.650     7.375    batpos[10]_i_15_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.409     7.908    batpos[10]_i_14_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.032 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.755     8.788    batpos[10]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.598     9.509    batpos1
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124     9.633 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.633    batpos[3]_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.009 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    batpos_reg[3]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.332 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.351    10.683    batpos_reg[7]_i_1_n_6
    SLICE_X9Y83          FDRE                                         r  batpos_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.940    clk_in_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  batpos_reg[5]_replica/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)       -0.243    14.920    batpos_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.775ns (32.987%)  route 3.606ns (67.013%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  count_reg[5]/Q
                         net (fo=2, routed)           0.820     6.602    count_reg[5]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  batpos[10]_i_15/O
                         net (fo=1, routed)           0.650     7.375    batpos[10]_i_15_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.409     7.908    batpos[10]_i_14_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.032 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.755     8.788    batpos[10]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.598     9.509    batpos1
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124     9.633 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.633    batpos[3]_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.009 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    batpos_reg[3]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.332 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.374    10.707    batpos_reg[7]_i_1_n_6
    SLICE_X10Y83         FDRE                                         r  batpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  batpos_reg[5]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)       -0.210    14.956    batpos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.326ns (24.978%)  route 3.983ns (75.022%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  count_reg[5]/Q
                         net (fo=2, routed)           0.820     6.602    count_reg[5]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  batpos[10]_i_15/O
                         net (fo=1, routed)           0.650     7.375    batpos[10]_i_15_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.409     7.908    batpos[10]_i_14_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.032 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.755     8.788    batpos[10]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.588     9.499    batpos1
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124     9.623 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     9.623    batpos[3]_i_3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.873 r  batpos_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.761    10.634    batpos_reg[3]_i_1_n_5
    SLICE_X11Y83         FDRE                                         r  batpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520    14.943    clk_in_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  batpos_reg[2]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X11Y83         FDRE (Setup_fdre_C_D)       -0.238    14.928    batpos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.428ns (27.596%)  route 3.747ns (72.404%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  count_reg[5]/Q
                         net (fo=2, routed)           0.820     6.602    count_reg[5]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  batpos[10]_i_15/O
                         net (fo=1, routed)           0.650     7.375    batpos[10]_i_15_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  batpos[10]_i_14/O
                         net (fo=1, routed)           0.409     7.908    batpos[10]_i_14_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.032 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.755     8.788    batpos[10]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.588     9.499    batpos1
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124     9.623 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     9.623    batpos[3]_i_3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.975 r  batpos_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.525    10.500    batpos_reg[3]_i_1_n_4
    SLICE_X9Y83          FDRE                                         r  batpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.940    clk_in_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  batpos_reg[3]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)       -0.250    14.913    batpos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.780    count_reg[11]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    count_reg[8]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.876     2.041    clk_in_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.781    count_reg[15]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    count_reg[12]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.876     2.041    clk_in_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.783    count_reg[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    count_reg[4]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.783    count_reg[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    count_reg[0]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[8]/Q
                         net (fo=2, routed)           0.114     1.777    count_reg[8]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    count_reg[8]_i_1_n_7
    SLICE_X1Y90          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.876     2.041    clk_in_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  count_reg[4]/Q
                         net (fo=2, routed)           0.115     1.777    count_reg[4]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    count_reg[4]_i_1_n_7
    SLICE_X1Y89          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[10]/Q
                         net (fo=2, routed)           0.120     1.784    count_reg[10]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    count_reg[8]_i_1_n_5
    SLICE_X1Y90          FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.876     2.041    clk_in_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.781    count_reg[12]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    count_reg[12]_i_1_n_7
    SLICE_X1Y91          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.876     2.041    clk_in_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.781    count_reg[16]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    count_reg[16]_i_1_n_7
    SLICE_X1Y92          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.876     2.041    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.782    count_reg[20]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.897 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    count_reg[20]_i_1_n_7
    SLICE_X1Y93          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y83      batpos_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y84     batpos_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y83      batpos_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y83     batpos_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y83      batpos_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y82      batpos_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y83     batpos_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y83      batpos_reg[5]_replica/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y83      batpos_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y83      batpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y84     batpos_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y84     batpos_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y83      batpos_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y83      batpos_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y83     batpos_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y83     batpos_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y83      batpos_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y83      batpos_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y84     batpos_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y84     batpos_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y83      batpos_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y83      batpos_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y83     batpos_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y83     batpos_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.104ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.824ns  (logic 9.381ns (59.283%)  route 6.443ns (40.717%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 29.963 - 24.938 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.634     5.239    vga_driver/CLK
    SLICE_X11Y81         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=12, routed)          1.751     7.446    vga_driver/S_pixel_col[0]
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.570 r  vga_driver/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     7.570    add_bb/leqOp_inferred__13/i__carry__0_1[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.102 r  add_bb/leqOp_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.102    add_bb/leqOp_inferred__13/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.259 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.173     9.432    add_bb/ball_x_reg[10]_0[0]
    SLICE_X10Y84         LUT3 (Prop_lut3_I2_O)        0.357     9.789 r  add_bb/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     9.789    add_bb/i__carry_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    10.243 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.243    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.360    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.683 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.580    11.263    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.481 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.483    add_bb/multOp_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    17.001 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.136    18.137    add_bb/plusOp_n_89
    SLICE_X11Y88         LUT2 (Prop_lut2_I0_O)        0.124    18.261 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    18.261    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.811 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.973    19.784    add_bb/ltOp
    SLICE_X7Y89          LUT3 (Prop_lut3_I1_O)        0.119    19.903 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.828    20.731    vga_driver/blue_out_reg[3]_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.332    21.063 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    21.063    vga_driver/green_out[3]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.599    29.963    vga_driver/CLK
    SLICE_X7Y91          FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.259    30.222    
                         clock uncertainty           -0.084    30.138    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.029    30.167    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.167    
                         arrival time                         -21.063    
  -------------------------------------------------------------------
                         slack                                  9.104    

Slack (MET) :             9.297ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.348ns  (logic 9.049ns (58.960%)  route 6.299ns (41.040%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 29.963 - 24.938 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.634     5.239    vga_driver/CLK
    SLICE_X11Y81         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=12, routed)          1.751     7.446    vga_driver/S_pixel_col[0]
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.570 r  vga_driver/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     7.570    add_bb/leqOp_inferred__13/i__carry__0_1[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.102 r  add_bb/leqOp_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.102    add_bb/leqOp_inferred__13/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.259 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.173     9.432    add_bb/ball_x_reg[10]_0[0]
    SLICE_X10Y84         LUT3 (Prop_lut3_I2_O)        0.357     9.789 r  add_bb/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     9.789    add_bb/i__carry_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    10.243 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.243    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.360 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.360    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.683 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.580    11.263    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.481 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.483    add_bb/multOp_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    17.001 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.136    18.137    add_bb/plusOp_n_89
    SLICE_X11Y88         LUT2 (Prop_lut2_I0_O)        0.124    18.261 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    18.261    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.811 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.973    19.784    add_bb/ltOp
    SLICE_X7Y89          LUT3 (Prop_lut3_I1_O)        0.119    19.903 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.684    20.586    vga_driver/blue_out_reg[3]_0
    SLICE_X7Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.599    29.963    vga_driver/CLK
    SLICE_X7Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.259    30.222    
                         clock uncertainty           -0.084    30.138    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.255    29.883    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.883    
                         arrival time                         -20.586    
  -------------------------------------------------------------------
                         slack                                  9.297    

Slack (MET) :             19.088ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.251ns (24.026%)  route 3.956ns (75.974%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.635     5.240    vga_driver/CLK
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.252     6.969    vga_driver/h_cnt_reg[8]
    SLICE_X11Y82         LUT3 (Prop_lut3_I1_O)        0.323     7.292 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.575     7.867    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I5_O)        0.326     8.193 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.382     9.575    vga_driver/eqOp
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.699 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.748    10.447    vga_driver/v_cnt0
    SLICE_X8Y90          FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519    29.883    vga_driver/CLK
    SLICE_X8Y90          FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X8Y90          FDRE (Setup_fdre_C_R)       -0.524    29.534    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.534    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 19.088    

Slack (MET) :             19.088ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.251ns (24.026%)  route 3.956ns (75.974%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.635     5.240    vga_driver/CLK
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.252     6.969    vga_driver/h_cnt_reg[8]
    SLICE_X11Y82         LUT3 (Prop_lut3_I1_O)        0.323     7.292 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.575     7.867    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I5_O)        0.326     8.193 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.382     9.575    vga_driver/eqOp
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.699 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.748    10.447    vga_driver/v_cnt0
    SLICE_X8Y90          FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519    29.883    vga_driver/CLK
    SLICE_X8Y90          FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X8Y90          FDRE (Setup_fdre_C_R)       -0.524    29.534    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.534    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 19.088    

Slack (MET) :             19.183ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.251ns (24.026%)  route 3.956ns (75.974%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.635     5.240    vga_driver/CLK
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.252     6.969    vga_driver/h_cnt_reg[8]
    SLICE_X11Y82         LUT3 (Prop_lut3_I1_O)        0.323     7.292 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.575     7.867    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I5_O)        0.326     8.193 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.382     9.575    vga_driver/eqOp
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.699 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.748    10.447    vga_driver/v_cnt0
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519    29.883    vga_driver/CLK
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.429    29.629    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.629    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 19.183    

Slack (MET) :             19.183ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.251ns (24.026%)  route 3.956ns (75.974%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.635     5.240    vga_driver/CLK
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.252     6.969    vga_driver/h_cnt_reg[8]
    SLICE_X11Y82         LUT3 (Prop_lut3_I1_O)        0.323     7.292 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.575     7.867    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I5_O)        0.326     8.193 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.382     9.575    vga_driver/eqOp
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.699 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.748    10.447    vga_driver/v_cnt0
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519    29.883    vga_driver/CLK
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.429    29.629    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.629    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 19.183    

Slack (MET) :             19.183ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.251ns (24.026%)  route 3.956ns (75.974%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.635     5.240    vga_driver/CLK
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.252     6.969    vga_driver/h_cnt_reg[8]
    SLICE_X11Y82         LUT3 (Prop_lut3_I1_O)        0.323     7.292 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.575     7.867    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I5_O)        0.326     8.193 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.382     9.575    vga_driver/eqOp
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.699 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.748    10.447    vga_driver/v_cnt0
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519    29.883    vga_driver/CLK
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.429    29.629    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.629    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 19.183    

Slack (MET) :             19.183ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.251ns (24.026%)  route 3.956ns (75.974%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.635     5.240    vga_driver/CLK
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.252     6.969    vga_driver/h_cnt_reg[8]
    SLICE_X11Y82         LUT3 (Prop_lut3_I1_O)        0.323     7.292 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.575     7.867    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I5_O)        0.326     8.193 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.382     9.575    vga_driver/eqOp
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.699 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.748    10.447    vga_driver/v_cnt0
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519    29.883    vga_driver/CLK
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.429    29.629    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.629    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 19.183    

Slack (MET) :             19.355ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.251ns (24.833%)  route 3.787ns (75.167%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 29.886 - 24.938 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.635     5.240    vga_driver/CLK
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.252     6.969    vga_driver/h_cnt_reg[8]
    SLICE_X11Y82         LUT3 (Prop_lut3_I1_O)        0.323     7.292 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.575     7.867    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I5_O)        0.326     8.193 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.382     9.575    vga_driver/eqOp
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.699 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.579    10.277    vga_driver/v_cnt0
    SLICE_X11Y89         FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.522    29.886    vga_driver/CLK
    SLICE_X11Y89         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.259    30.145    
                         clock uncertainty           -0.084    30.061    
    SLICE_X11Y89         FDRE (Setup_fdre_C_R)       -0.429    29.632    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.632    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 19.355    

Slack (MET) :             19.355ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.251ns (24.833%)  route 3.787ns (75.167%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 29.886 - 24.938 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.635     5.240    vga_driver/CLK
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.252     6.969    vga_driver/h_cnt_reg[8]
    SLICE_X11Y82         LUT3 (Prop_lut3_I1_O)        0.323     7.292 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.575     7.867    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I5_O)        0.326     8.193 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.382     9.575    vga_driver/eqOp
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.699 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.579    10.277    vga_driver/v_cnt0
    SLICE_X11Y89         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.522    29.886    vga_driver/CLK
    SLICE_X11Y89         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.259    30.145    
                         clock uncertainty           -0.084    30.061    
    SLICE_X11Y89         FDRE (Setup_fdre_C_R)       -0.429    29.632    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.632    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 19.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.566     1.487    vga_driver/CLK
    SLICE_X13Y81         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=7, routed)           0.125     1.754    vga_driver/h_cnt_reg[3]
    SLICE_X12Y81         LUT5 (Prop_lut5_I4_O)        0.048     1.802 r  vga_driver/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga_driver/plusOp[4]
    SLICE_X12Y81         FDRE                                         r  vga_driver/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.835     2.002    vga_driver/CLK
    SLICE_X12Y81         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.133     1.633    vga_driver/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.005%)  route 0.165ns (46.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.572     1.493    vga_driver/CLK
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.165     1.799    vga_driver/v_cnt_reg[5]
    SLICE_X11Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.844    vga_driver/plusOp__0[9]
    SLICE_X11Y89         FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.842     2.009    vga_driver/CLK
    SLICE_X11Y89         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092     1.621    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.964%)  route 0.173ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.572     1.493    vga_driver/CLK
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.173     1.807    vga_driver/v_cnt_reg[2]
    SLICE_X9Y88          FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.842     2.009    vga_driver/CLK
    SLICE_X9Y88          FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.066     1.574    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.189%)  route 0.217ns (53.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X11Y89         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  vga_driver/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.217     1.850    vga_driver/v_cnt_reg[10]
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.895 r  vga_driver/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    vga_driver/v_cnt[0]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  vga_driver/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.842     2.009    vga_driver/CLK
    SLICE_X8Y89          FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121     1.650    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.213ns (58.380%)  route 0.152ns (41.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.572     1.493    vga_driver/CLK
    SLICE_X8Y90          FDRE                                         r  vga_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  vga_driver/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.152     1.809    vga_driver/v_cnt_reg[1]
    SLICE_X9Y90          LUT4 (Prop_lut4_I2_O)        0.049     1.858 r  vga_driver/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    vga_driver/plusOp__0[3]
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.843     2.010    vga_driver/CLK
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.107     1.613    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.094%)  route 0.192ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.566     1.487    vga_driver/CLK
    SLICE_X12Y81         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.192     1.843    vga_driver/h_cnt_reg[4]
    SLICE_X11Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.835     2.002    vga_driver/CLK
    SLICE_X11Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X11Y81         FDRE (Hold_fdre_C_D)         0.071     1.593    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.567     1.488    vga_driver/CLK
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=9, routed)           0.175     1.828    vga_driver/h_cnt_reg[7]
    SLICE_X12Y82         LUT5 (Prop_lut5_I1_O)        0.043     1.871 r  vga_driver/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.871    vga_driver/plusOp[8]
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.836     2.003    vga_driver/CLK
    SLICE_X12Y82         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.131     1.619    vga_driver/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.572     1.493    vga_driver/CLK
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.173     1.808    vga_driver/v_cnt_reg[2]
    SLICE_X9Y89          LUT5 (Prop_lut5_I1_O)        0.045     1.853 r  vga_driver/vsync_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga_driver/vsync_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  vga_driver/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.842     2.009    vga_driver/CLK
    SLICE_X9Y89          FDRE                                         r  vga_driver/vsync_reg/C
                         clock pessimism             -0.500     1.508    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091     1.599    vga_driver/vsync_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.918%)  route 0.152ns (42.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.572     1.493    vga_driver/CLK
    SLICE_X8Y90          FDRE                                         r  vga_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  vga_driver/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.152     1.809    vga_driver/v_cnt_reg[1]
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.854 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga_driver/plusOp__0[2]
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.843     2.010    vga_driver/CLK
    SLICE_X9Y90          FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092     1.598    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.419%)  route 0.208ns (59.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X11Y89         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.208     1.841    vga_driver/v_cnt_reg[10]
    SLICE_X8Y88          FDRE                                         r  vga_driver/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.842     2.009    vga_driver/CLK
    SLICE_X8Y88          FDRE                                         r  vga_driver/pixel_row_reg[10]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.052     1.581    vga_driver/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y91      vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y91      vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y81     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X11Y82     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y81     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y81     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X13Y81     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y81     vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y91      vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y91      vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y91      vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y91      vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y81     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y81     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y82     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y82     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y81     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y81     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y91      vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y91      vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y91      vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y91      vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y81     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y81     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y82     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y82     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y81     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y81     vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.797ns,  Total Violation       -3.797ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.797ns  (required time - arrival time)
  Source:                 batpos_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.123ns  (clk_out1_clk_wiz_0 rise@1970.124ns - sys_clk_pin rise@1970.000ns)
  Data Path Delay:        3.653ns  (logic 1.494ns (40.903%)  route 2.159ns (59.097%))
  Logic Levels:           4  (CARRY4=1 LUT5=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 1975.068 - 1970.124 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 1975.242 - 1970.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1970.000  1970.000 r  
    E3                                                0.000  1970.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1971.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1973.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1973.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.639  1975.242    clk_in_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  batpos_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456  1975.698 f  batpos_reg[7]_replica/Q
                         net (fo=5, routed)           1.031  1976.728    vga_driver/batpos_reg[7]_repN_alias
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.124  1976.852 r  vga_driver/geqOp_carry__0_i_6/O
                         net (fo=4, routed)           0.569  1977.422    vga_driver/batpos_reg[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.124  1977.546 r  vga_driver/geqOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000  1977.546    add_bb/red_out_reg[3]_0[0]
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458  1978.004 f  add_bb/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.559  1978.562    vga_driver/CO[0]
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.332  1978.895 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000  1978.895    vga_driver/red_out[3]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1970.124  1970.124 r  
    E3                                                0.000  1970.124 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.124    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1971.535 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1973.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1973.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683  1975.229    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1971.535 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1973.458    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1973.549 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519  1975.068    vga_driver/CLK
    SLICE_X11Y85         FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.180  1975.248    
                         clock uncertainty           -0.181  1975.067    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031  1975.098    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1975.098    
                         arrival time                       -1978.894    
  -------------------------------------------------------------------
                         slack                                 -3.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.276ns (37.091%)  route 0.468ns (62.909%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.570     1.489    clk_in_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  batpos_reg[0]/Q
                         net (fo=10, routed)          0.143     1.773    vga_driver/red_out_reg[3]_0[0]
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.818 f  vga_driver/red_out[3]_i_7/O
                         net (fo=1, routed)           0.050     1.868    vga_driver/red_out[3]_i_7_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.913 f  vga_driver/red_out[3]_i_5/O
                         net (fo=1, routed)           0.275     2.188    vga_driver/red_out[3]_i_5_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.045     2.233 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.233    vga_driver/red_out[3]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.839     2.006    vga_driver/CLK
    SLICE_X11Y85         FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.181     1.942    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.092     2.034    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.200    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/disp_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.096ns  (logic 4.514ns (49.624%)  route 4.582ns (50.376%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[15]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[15]/Q
                         net (fo=2, routed)           0.647     1.103    add_bb/display[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.124     1.227 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.806     2.034    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.154     2.188 r  add_bb/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.129     5.316    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     9.096 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.096    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.259ns (48.188%)  route 4.580ns (51.812%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[15]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[15]/Q
                         net (fo=2, routed)           0.647     1.103    add_bb/display[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.124     1.227 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.806     2.034    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     2.158 r  add_bb/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.126     5.284    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.839 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.839    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 2.322ns (27.559%)  route 6.104ns (72.441%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[3]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_x_reg[3]/Q
                         net (fo=31, routed)          1.339     1.795    add_bb/ball_x_reg[10]_1[2]
    SLICE_X5Y84          LUT3 (Prop_lut3_I2_O)        0.152     1.947 r  add_bb/i__carry_i_9__1/O
                         net (fo=8, routed)           0.857     2.804    add_bb/i__carry_i_9__1_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.354     3.158 r  add_bb/i__carry__0_i_7__0/O
                         net (fo=3, routed)           0.975     4.134    add_bb/i__carry__0_i_7__0_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.326     4.460 r  add_bb/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     4.460    add_bb/i__carry__0_i_4__1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.917 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           1.115     6.032    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X6Y87          LUT5 (Prop_lut5_I3_O)        0.329     6.361 f  add_bb/ball_y_motion[10]_i_16/O
                         net (fo=1, routed)           0.873     7.234    add_bb/ball_y_motion[10]_i_16_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I2_O)        0.124     7.358 f  add_bb/ball_y_motion[10]_i_5/O
                         net (fo=2, routed)           0.943     8.302    add_bb/ball_y_motion[10]_i_5_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.124     8.426 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     8.426    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.311ns  (logic 4.488ns (54.007%)  route 3.822ns (45.993%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[15]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[15]/Q
                         net (fo=2, routed)           0.647     1.103    add_bb/display[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.124     1.227 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.788     2.015    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.150     2.165 r  add_bb/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.387     4.552    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     8.311 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.311    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.211ns  (logic 2.322ns (28.279%)  route 5.889ns (71.721%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[3]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_x_reg[3]/Q
                         net (fo=31, routed)          1.339     1.795    add_bb/ball_x_reg[10]_1[2]
    SLICE_X5Y84          LUT3 (Prop_lut3_I2_O)        0.152     1.947 r  add_bb/i__carry_i_9__1/O
                         net (fo=8, routed)           0.857     2.804    add_bb/i__carry_i_9__1_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.354     3.158 r  add_bb/i__carry__0_i_7__0/O
                         net (fo=3, routed)           0.975     4.134    add_bb/i__carry__0_i_7__0_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.326     4.460 r  add_bb/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     4.460    add_bb/i__carry__0_i_4__1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.917 f  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           1.115     6.032    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X6Y87          LUT5 (Prop_lut5_I3_O)        0.329     6.361 r  add_bb/ball_y_motion[10]_i_16/O
                         net (fo=1, routed)           0.873     7.234    add_bb/ball_y_motion[10]_i_16_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I2_O)        0.124     7.358 r  add_bb/ball_y_motion[10]_i_5/O
                         net (fo=2, routed)           0.729     8.087    add_bb/ball_y_motion[10]_i_5_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.124     8.211 r  add_bb/ball_y_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     8.211    add_bb/ball_y_motion[2]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  add_bb/ball_y_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 4.265ns (52.052%)  route 3.928ns (47.948%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[15]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[15]/Q
                         net (fo=2, routed)           0.647     1.103    add_bb/display[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.124     1.227 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.799     2.027    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124     2.151 r  add_bb/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.482     4.632    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.193 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.193    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 4.238ns (54.163%)  route 3.586ns (45.837%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[15]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[15]/Q
                         net (fo=2, routed)           0.647     1.103    add_bb/display[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.124     1.227 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.788     2.015    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     2.139 r  add_bb/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.151     4.290    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.824 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.824    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.259ns (55.474%)  route 3.419ns (44.526%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[10]/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  add_bb/disp_data_reg[10]/Q
                         net (fo=1, routed)           0.519     1.037    add_bb/display[10]
    SLICE_X2Y91          LUT5 (Prop_lut5_I2_O)        0.124     1.161 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.831     1.992    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     2.116 r  add_bb/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.068     4.185    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.678 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.678    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.616ns  (logic 4.469ns (58.684%)  route 3.147ns (41.316%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[15]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[15]/Q
                         net (fo=2, routed)           0.647     1.103    add_bb/display[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.124     1.227 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.799     2.027    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.150     2.177 r  add_bb/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700     3.877    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     7.616 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.616    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick11present_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 1.412ns (23.167%)  route 4.683ns (76.833%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[3]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_x_reg[3]/Q
                         net (fo=31, routed)          1.339     1.795    add_bb/ball_x_reg[10]_1[2]
    SLICE_X5Y84          LUT3 (Prop_lut3_I2_O)        0.152     1.947 r  add_bb/i__carry_i_9__1/O
                         net (fo=8, routed)           0.857     2.804    add_bb/i__carry_i_9__1_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.354     3.158 f  add_bb/i__carry__0_i_7__0/O
                         net (fo=3, routed)           1.014     4.172    add_bb/i__carry__0_i_7__0_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.326     4.498 r  add_bb/brick1present_i_3/O
                         net (fo=4, routed)           1.473     5.971    add_bb/brick1present_i_3_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I2_O)        0.124     6.095 r  add_bb/brick11present_i_1/O
                         net (fo=1, routed)           0.000     6.095    add_bb/brick11present_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  add_bb/brick11present_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/brick4present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick4present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.176%)  route 0.145ns (43.824%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE                         0.000     0.000 r  add_bb/brick4present_reg/C
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/brick4present_reg/Q
                         net (fo=4, routed)           0.145     0.286    add_bb/brick4present
    SLICE_X5Y90          LUT5 (Prop_lut5_I1_O)        0.045     0.331 r  add_bb/brick4present_i_1/O
                         net (fo=1, routed)           0.000     0.331    add_bb/brick4present_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  add_bb/brick4present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick10present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.754%)  route 0.167ns (47.246%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=26, routed)          0.167     0.308    add_bb/game_on
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  add_bb/brick10present_i_1/O
                         net (fo=1, routed)           0.000     0.353    add_bb/brick10present_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  add_bb/brick10present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick15present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.604%)  route 0.168ns (47.396%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=26, routed)          0.168     0.309    add_bb/game_on
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  add_bb/brick15present_i_1/O
                         net (fo=1, routed)           0.000     0.354    add_bb/brick15present_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  add_bb/brick15present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick7present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick7present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  add_bb/brick7present_reg/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/brick7present_reg/Q
                         net (fo=4, routed)           0.168     0.309    add_bb/brick7present
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.045     0.354 r  add_bb/brick7present_i_1/O
                         net (fo=1, routed)           0.000     0.354    add_bb/brick7present_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  add_bb/brick7present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick5present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick5present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE                         0.000     0.000 r  add_bb/brick5present_reg/C
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/brick5present_reg/Q
                         net (fo=4, routed)           0.180     0.321    add_bb/brick5present
    SLICE_X3Y89          LUT5 (Prop_lut5_I3_O)        0.045     0.366 r  add_bb/brick5present_i_1/O
                         net (fo=1, routed)           0.000     0.366    add_bb/brick5present_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  add_bb/brick5present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick2present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick2present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE                         0.000     0.000 r  add_bb/brick2present_reg/C
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/brick2present_reg/Q
                         net (fo=4, routed)           0.181     0.322    add_bb/brick2present
    SLICE_X5Y90          LUT5 (Prop_lut5_I3_O)        0.045     0.367 r  add_bb/brick2present_i_1/O
                         net (fo=1, routed)           0.000     0.367    add_bb/brick2present_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  add_bb/brick2present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick12present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick12present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  add_bb/brick12present_reg/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/brick12present_reg/Q
                         net (fo=4, routed)           0.185     0.326    add_bb/brick12present
    SLICE_X4Y91          LUT5 (Prop_lut5_I1_O)        0.045     0.371 r  add_bb/brick12present_i_1/O
                         net (fo=1, routed)           0.000     0.371    add_bb/brick12present_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  add_bb/brick12present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_motion_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  add_bb/ball_y_motion_reg[2]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_y_motion_reg[2]/Q
                         net (fo=3, routed)           0.185     0.326    add_bb/ball_y_motion[2]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.371 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     0.371    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.268ns (71.596%)  route 0.106ns (28.404%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[8]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[8]/Q
                         net (fo=28, routed)          0.106     0.247    add_bb/ball_x_reg[10]_1[7]
    SLICE_X0Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.374 r  add_bb/ball_x_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    add_bb/ball_x_reg[9]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  add_bb/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick11present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick11present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  add_bb/brick11present_reg/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/brick11present_reg/Q
                         net (fo=4, routed)           0.192     0.333    add_bb/brick11present
    SLICE_X5Y91          LUT5 (Prop_lut5_I1_O)        0.045     0.378 r  add_bb/brick11present_i_1/O
                         net (fo=1, routed)           0.000     0.378    add_bb/brick11present_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  add_bb/brick11present_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.652ns  (logic 4.146ns (42.951%)  route 5.506ns (57.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.721     5.326    vga_driver/CLK
    SLICE_X7Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           5.506    11.251    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.727    14.977 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.977    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.515ns  (logic 4.002ns (42.065%)  route 5.513ns (57.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.721     5.326    vga_driver/CLK
    SLICE_X7Y91          FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           5.513    11.294    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    14.841 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.841    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.175ns  (logic 4.008ns (43.679%)  route 5.168ns (56.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.640     5.245    vga_driver/CLK
    SLICE_X11Y85         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           5.168    10.868    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    14.420 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.420    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 4.117ns (46.399%)  route 4.756ns (53.601%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.642     5.247    vga_driver/CLK
    SLICE_X9Y89          FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456     5.703 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           1.742     7.444    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.540 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=46, routed)          3.015    10.555    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.120 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.120    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 4.021ns (55.694%)  route 3.198ns (44.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X5Y84          FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           3.198     8.974    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    12.539 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.539    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.406ns (60.025%)  route 0.936ns (39.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.597     1.518    vga_driver/CLK
    SLICE_X5Y84          FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           0.936     2.596    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.861 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.861    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.433ns (48.655%)  route 1.512ns (51.345%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X9Y89          FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.758     2.391    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.417 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=46, routed)          0.754     3.171    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.437 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.437    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.415ns  (logic 1.393ns (40.800%)  route 2.022ns (59.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X11Y85         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           2.022     3.653    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.905 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.905    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.553ns  (logic 1.388ns (39.074%)  route 2.165ns (60.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X7Y91          FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           2.165     3.827    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.074 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.074    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.691ns  (logic 1.434ns (38.853%)  route 2.257ns (61.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X7Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           2.257     3.906    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.306     5.213 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.213    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809    10.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.592ns  (logic 4.513ns (47.049%)  route 5.079ns (52.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.724     5.327    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  count_reg[17]/Q
                         net (fo=10, routed)          1.146     6.929    add_bb/dig[0]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  add_bb/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.804     7.857    add_bb/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.153     8.010 r  add_bb/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.129    11.139    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    14.919 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.919    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.336ns  (logic 4.259ns (45.624%)  route 5.076ns (54.376%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.724     5.327    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  count_reg[17]/Q
                         net (fo=10, routed)          1.146     6.929    add_bb/dig[0]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  add_bb/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.804     7.857    add_bb/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.981 r  add_bb/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.126    11.107    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.663 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.663    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.490ns (50.750%)  route 4.357ns (49.250%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.724     5.327    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  count_reg[17]/Q
                         net (fo=10, routed)          1.146     6.929    add_bb/dig[0]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  add_bb/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.824     7.877    add_bb/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.152     8.029 r  add_bb/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.387    10.416    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    14.174 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.174    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.598ns  (logic 4.265ns (49.604%)  route 4.333ns (50.396%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.724     5.327    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  count_reg[17]/Q
                         net (fo=10, routed)          1.016     6.799    add_bb/dig[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     7.758    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.882 r  add_bb/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.482    10.364    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.924 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.924    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 4.238ns (50.695%)  route 4.121ns (49.305%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.724     5.327    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  count_reg[17]/Q
                         net (fo=10, routed)          1.146     6.929    add_bb/dig[0]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  add_bb/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.824     7.877    add_bb/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.001 r  add_bb/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.151    10.152    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.686 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.686    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 4.384ns (53.197%)  route 3.857ns (46.803%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.724     5.327    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  count_reg[18]/Q
                         net (fo=10, routed)          0.881     6.663    dig[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.815 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.977     9.792    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.568 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.568    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.211ns  (logic 4.197ns (51.113%)  route 4.014ns (48.887%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.724     5.327    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  count_reg[17]/Q
                         net (fo=10, routed)          1.146     6.929    add_bb/dig[0]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     7.053 f  add_bb/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.799     7.853    add_bb/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.977 r  add_bb/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.068    10.045    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.538 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.538    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.022ns  (logic 4.471ns (55.735%)  route 3.551ns (44.265%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.724     5.327    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  count_reg[17]/Q
                         net (fo=10, routed)          1.016     6.799    add_bb/dig[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I3_O)        0.124     6.923 r  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     7.758    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.910 r  add_bb/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700     9.610    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.349 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.349    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.314ns  (logic 4.352ns (59.493%)  route 2.963ns (40.507%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.724     5.327    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  count_reg[18]/Q
                         net (fo=10, routed)          0.883     6.666    dig[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.818 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.080     8.898    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    12.641 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.641    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 4.132ns (56.793%)  route 3.144ns (43.207%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.724     5.327    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  count_reg[18]/Q
                         net (fo=10, routed)          0.883     6.666    dig[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.124     6.790 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.260     9.050    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.602 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.602    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 batpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 0.550ns (29.476%)  route 1.316ns (70.524%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.569     1.488    clk_in_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  batpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  batpos_reg[4]/Q
                         net (fo=18, routed)          0.352     1.981    add_bb/leqOp_inferred__3/i__carry__0_0[4]
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.045     2.026 r  add_bb/i__carry_i_6/O
                         net (fo=1, routed)           0.000     2.026    add_bb/i__carry_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.141 r  add_bb/geqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.141    add_bb/geqOp_inferred__2/i__carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.186 f  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.405     2.591    add_bb/geqOp4_in
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.114     2.705 r  add_bb/ball_y_motion[10]_i_16/O
                         net (fo=1, routed)           0.299     3.005    add_bb/ball_y_motion[10]_i_16_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I2_O)        0.045     3.050 r  add_bb/ball_y_motion[10]_i_5/O
                         net (fo=2, routed)           0.260     3.309    add_bb/ball_y_motion[10]_i_5_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     3.354 r  add_bb/ball_y_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     3.354    add_bb/ball_y_motion[2]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  add_bb/ball_y_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 0.550ns (28.313%)  route 1.393ns (71.687%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.569     1.488    clk_in_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  batpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  batpos_reg[4]/Q
                         net (fo=18, routed)          0.352     1.981    add_bb/leqOp_inferred__3/i__carry__0_0[4]
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.045     2.026 r  add_bb/i__carry_i_6/O
                         net (fo=1, routed)           0.000     2.026    add_bb/i__carry_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.141 r  add_bb/geqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.141    add_bb/geqOp_inferred__2/i__carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.186 r  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.405     2.591    add_bb/geqOp4_in
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.114     2.705 f  add_bb/ball_y_motion[10]_i_16/O
                         net (fo=1, routed)           0.299     3.005    add_bb/ball_y_motion[10]_i_16_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I2_O)        0.045     3.050 f  add_bb/ball_y_motion[10]_i_5/O
                         net (fo=2, routed)           0.336     3.386    add_bb/ball_y_motion[10]_i_5_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     3.431 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     3.431    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.422ns (67.463%)  route 0.686ns (32.537%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  count_reg[17]/Q
                         net (fo=10, routed)          0.194     1.857    dig[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.045     1.902 r  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.492     2.394    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.631 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.631    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.489ns (68.118%)  route 0.697ns (31.882%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[17]/Q
                         net (fo=10, routed)          0.185     1.848    dig[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.045     1.893 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.513     2.405    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.709 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.709    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.439ns (64.937%)  route 0.777ns (35.063%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  count_reg[17]/Q
                         net (fo=10, routed)          0.185     1.848    dig[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.592     2.485    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.738 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.738    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.528ns (66.378%)  route 0.774ns (33.622%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[18]/Q
                         net (fo=10, routed)          0.196     1.859    add_bb/dig[1]
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.045     1.904 r  add_bb/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.230     2.134    add_bb/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.042     2.176 r  add_bb/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.524    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.825 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.825    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.425ns (61.606%)  route 0.888ns (38.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[19]/Q
                         net (fo=10, routed)          0.189     1.853    add_bb/dig[2]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.045     1.898 f  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.196     2.093    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.045     2.138 r  add_bb/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.642    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.836 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.836    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.465ns (62.926%)  route 0.863ns (37.074%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[18]/Q
                         net (fo=10, routed)          0.138     1.801    add_bb/dig[1]
    SLICE_X2Y91          LUT5 (Prop_lut5_I1_O)        0.045     1.846 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.169     2.015    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.045     2.060 r  add_bb/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.557     2.617    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.851 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.851    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.553ns (62.707%)  route 0.924ns (37.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[18]/Q
                         net (fo=10, routed)          0.138     1.801    add_bb/dig[1]
    SLICE_X2Y91          LUT5 (Prop_lut5_I1_O)        0.045     1.846 f  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.169     2.015    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.049     2.064 r  add_bb/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.617     2.681    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.999 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.999    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.492ns (58.244%)  route 1.070ns (41.756%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg[18]/Q
                         net (fo=10, routed)          0.196     1.859    add_bb/dig[1]
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.045     1.904 r  add_bb/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.230     2.134    add_bb/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.045     2.179 r  add_bb/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.823    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.084 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.084    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.963ns  (logic 9.247ns (57.928%)  route 6.716ns (42.072%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[4]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[4]/Q
                         net (fo=28, routed)          2.024     2.480    add_bb/ball_x_reg[10]_1[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     2.604 r  add_bb/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000     2.604    add_bb/i__carry_i_6__3_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.002 r  add_bb/leqOp_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.002    add_bb/leqOp_inferred__13/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.159 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.173     4.332    add_bb/ball_x_reg[10]_0[0]
    SLICE_X10Y84         LUT3 (Prop_lut3_I2_O)        0.357     4.689 r  add_bb/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     4.689    add_bb/i__carry_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     5.143 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.260    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.583 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.580     6.163    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    10.381 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.383    add_bb/multOp_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.901 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.136    13.037    add_bb/plusOp_n_89
    SLICE_X11Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.161 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.161    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.711 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.973    14.684    add_bb/ltOp
    SLICE_X7Y89          LUT3 (Prop_lut3_I1_O)        0.119    14.803 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.828    15.631    vga_driver/blue_out_reg[3]_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.332    15.963 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.963    vga_driver/green_out[3]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.599     5.025    vga_driver/CLK
    SLICE_X7Y91          FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.486ns  (logic 8.915ns (57.566%)  route 6.571ns (42.434%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[4]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[4]/Q
                         net (fo=28, routed)          2.024     2.480    add_bb/ball_x_reg[10]_1[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     2.604 r  add_bb/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000     2.604    add_bb/i__carry_i_6__3_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.002 r  add_bb/leqOp_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.002    add_bb/leqOp_inferred__13/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.159 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.173     4.332    add_bb/ball_x_reg[10]_0[0]
    SLICE_X10Y84         LUT3 (Prop_lut3_I2_O)        0.357     4.689 r  add_bb/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     4.689    add_bb/i__carry_i_3__4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     5.143 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.260    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.583 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.580     6.163    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    10.381 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.383    add_bb/multOp_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.901 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.136    13.037    add_bb/plusOp_n_89
    SLICE_X11Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.161 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.161    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.711 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.973    14.684    add_bb/ltOp
    SLICE_X7Y89          LUT3 (Prop_lut3_I1_O)        0.119    14.803 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.684    15.486    vga_driver/blue_out_reg[3]_0
    SLICE_X7Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.599     5.025    vga_driver/CLK
    SLICE_X7Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/brick12present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.433%)  route 0.183ns (49.567%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  add_bb/brick12present_reg/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/brick12present_reg/Q
                         net (fo=4, routed)           0.183     0.324    vga_driver/brick12present
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    vga_driver/green_out[3]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.871     2.038    vga_driver/CLK
    SLICE_X7Y91          FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.953%)  route 0.850ns (82.047%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=26, routed)          0.494     0.635    add_bb/game_on
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.680 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.356     1.036    vga_driver/blue_out_reg[3]_0
    SLICE_X7Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.871     2.038    vga_driver/CLK
    SLICE_X7Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 2.488ns (47.162%)  route 2.787ns (52.838%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.924    btnl_IBUF
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.048 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     3.775    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     3.899 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     3.899    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.432 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.432    batpos_reg[7]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.651 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.624     5.275    batpos_reg[10]_i_2_n_7
    SLICE_X10Y84         FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.521     4.944    clk_in_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  batpos_reg[8]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 2.508ns (48.683%)  route 2.644ns (51.317%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.924    btnl_IBUF
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.048 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     3.775    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     3.899 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     3.899    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.432 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.432    batpos_reg[7]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.671 r  batpos_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.481     5.152    batpos_reg[10]_i_2_n_5
    SLICE_X10Y84         FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.521     4.944    clk_in_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  batpos_reg[10]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.103ns  (logic 2.314ns (45.347%)  route 2.789ns (54.653%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.924    btnl_IBUF
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.048 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     3.775    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     3.899 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     3.899    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.477 r  batpos_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.626     5.103    batpos_reg[7]_i_1_n_5
    SLICE_X11Y83         FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  batpos_reg[6]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 2.592ns (50.844%)  route 2.506ns (49.156%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.924    btnl_IBUF
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.048 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     3.775    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     3.899 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     3.899    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.432 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.432    batpos_reg[7]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.755 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.343     5.098    batpos_reg[10]_i_2_n_6
    SLICE_X10Y84         FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.521     4.944    clk_in_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  batpos_reg[9]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 2.379ns (47.207%)  route 2.660ns (52.793%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.924    btnl_IBUF
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.048 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     3.775    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     3.899 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     3.899    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.542 r  batpos_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.497     5.039    batpos_reg[7]_i_1_n_4
    SLICE_X11Y83         FDRE                                         r  batpos_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  batpos_reg[7]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 2.379ns (47.208%)  route 2.660ns (52.792%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.924    btnl_IBUF
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.048 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.727     3.775    batpos1
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124     3.899 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     3.899    batpos[7]_i_5_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.542 r  batpos_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.497     5.039    batpos_reg[7]_i_1_n_4
    SLICE_X10Y83         FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  batpos_reg[7]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.843ns  (logic 2.435ns (50.272%)  route 2.409ns (49.728%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.924    btnl_IBUF
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.048 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.598     3.646    batpos1
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.770 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     3.770    batpos[3]_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.146 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.146    batpos_reg[3]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.469 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.374     4.843    batpos_reg[7]_i_1_n_6
    SLICE_X10Y83         FDRE                                         r  batpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  batpos_reg[5]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.820ns  (logic 2.435ns (50.514%)  route 2.385ns (49.486%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.924    btnl_IBUF
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.048 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.598     3.646    batpos1
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.770 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     3.770    batpos[3]_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.146 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.146    batpos_reg[3]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.469 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.351     4.820    batpos_reg[7]_i_1_n_6
    SLICE_X9Y83          FDRE                                         r  batpos_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517     4.940    clk_in_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  batpos_reg[5]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.986ns (41.622%)  route 2.785ns (58.378%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.924    btnl_IBUF
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.048 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.588     3.636    batpos1
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.760 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     3.760    batpos[3]_i_3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.010 r  batpos_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.761     4.771    batpos_reg[3]_i_1_n_5
    SLICE_X11Y83         FDRE                                         r  batpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520     4.943    clk_in_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  batpos_reg[2]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.637ns  (logic 2.088ns (45.025%)  route 2.549ns (54.975%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.924    btnl_IBUF
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.048 r  batpos[10]_i_3/O
                         net (fo=6, routed)           0.588     3.636    batpos1
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.760 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     3.760    batpos[3]_i_3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.112 r  batpos_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.525     4.637    batpos_reg[3]_i_1_n_4
    SLICE_X9Y83          FDRE                                         r  batpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517     4.940    clk_in_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  batpos_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.280ns (26.958%)  route 0.760ns (73.042%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.443     0.679    btnr_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.724 r  batpos[10]_i_1/O
                         net (fo=13, routed)          0.317     1.040    batpos[10]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  batpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.839     2.004    clk_in_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  batpos_reg[1]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.280ns (26.936%)  route 0.761ns (73.064%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.443     0.679    btnr_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.724 r  batpos[10]_i_1/O
                         net (fo=13, routed)          0.317     1.041    batpos[10]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  batpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.838     2.003    clk_in_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  batpos_reg[4]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.280ns (25.536%)  route 0.818ns (74.464%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.443     0.679    btnr_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.724 r  batpos[10]_i_1/O
                         net (fo=13, routed)          0.374     1.098    batpos[10]_i_1_n_0
    SLICE_X11Y83         FDRE                                         r  batpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.839     2.004    clk_in_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  batpos_reg[2]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.280ns (25.536%)  route 0.818ns (74.464%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.443     0.679    btnr_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.724 r  batpos[10]_i_1/O
                         net (fo=13, routed)          0.374     1.098    batpos[10]_i_1_n_0
    SLICE_X11Y83         FDRE                                         r  batpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.839     2.004    clk_in_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  batpos_reg[6]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[7]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.280ns (25.536%)  route 0.818ns (74.464%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.443     0.679    btnr_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.724 r  batpos[10]_i_1/O
                         net (fo=13, routed)          0.374     1.098    batpos[10]_i_1_n_0
    SLICE_X11Y83         FDRE                                         r  batpos_reg[7]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.839     2.004    clk_in_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  batpos_reg[7]_replica/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.280ns (25.111%)  route 0.836ns (74.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.443     0.679    btnr_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.724 r  batpos[10]_i_1/O
                         net (fo=13, routed)          0.393     1.117    batpos[10]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  batpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.839     2.004    clk_in_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  batpos_reg[0]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.280ns (25.111%)  route 0.836ns (74.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.443     0.679    btnr_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.724 r  batpos[10]_i_1/O
                         net (fo=13, routed)          0.393     1.117    batpos[10]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  batpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.839     2.004    clk_in_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  batpos_reg[3]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[5]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.280ns (25.111%)  route 0.836ns (74.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.443     0.679    btnr_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.724 r  batpos[10]_i_1/O
                         net (fo=13, routed)          0.393     1.117    batpos[10]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  batpos_reg[5]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.839     2.004    clk_in_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  batpos_reg[5]_replica/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.280ns (24.774%)  route 0.851ns (75.226%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.443     0.679    btnr_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.724 r  batpos[10]_i_1/O
                         net (fo=13, routed)          0.408     1.132    batpos[10]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  batpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.839     2.004    clk_in_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  batpos_reg[5]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.280ns (24.774%)  route 0.851ns (75.226%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.443     0.679    btnr_IBUF
    SLICE_X7Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.724 r  batpos[10]_i_1/O
                         net (fo=13, routed)          0.408     1.132    batpos[10]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  batpos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.839     2.004    clk_in_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  batpos_reg[7]/C





