CORE
verilog3.sv
--smv-word-level
^MODULE main$
^VAR some_array : array 0\.\.31 of unsigned word\[8\];$
^TRANS next\(main\.some_array\) = main\.some_array$
^LTLSPEC G main\.some_array\[resize\(unsigned\(0sd32_0\), 5\)\] = 0ud8_123$
^EXIT=0$
^SIGNAL=0$
--
