INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/counter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/display_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/seven_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdeb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ptaranat/ec311-lab2/lab2.srcs/sim_1/new/tssd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tssd
