# +---------------------------------+
# |  RISCV C910 SIMD architecture   |
# +---------------------------------+
# VectorLen	MaxRegisters
128	32
