{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574850240788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574850240797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 10:24:00 2019 " "Processing started: Wed Nov 27 10:24:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574850240797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850240797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_SingleCycle -c MIPS_SingleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_SingleCycle -c MIPS_SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850240797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574850241421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574850241421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_singlecycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_singlecycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_SingleCycle-Shell " "Found design unit 1: MIPS_SingleCycle-Shell" {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253078 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_SingleCycle " "Found entity 1: MIPS_SingleCycle" {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-Behavioral " "Found design unit 1: divFreq-Behavioral" {  } { { "divFreq.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/divFreq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253078 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "divFreq.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/divFreq.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DebounceUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253094 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DebounceUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pkg " "Found design unit 1: MIPS_pkg" {  } { { "MIPS_pkg.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253094 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_pkg-body " "Found design unit 2: MIPS_pkg-body" {  } { { "MIPS_pkg.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit-Behavioral " "Found design unit 1: DisplayUnit-Behavioral" {  } { { "DisplayUnit.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DisplayUnit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253094 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayUnit " "Found entity 1: DisplayUnit" {  } { { "DisplayUnit.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DisplayUnit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayunit_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file displayunit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit_pkg " "Found design unit 1: DisplayUnit_pkg" {  } { { "DisplayUnit_pkg.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DisplayUnit_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253094 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DisplayUnit_pkg-body " "Found design unit 2: DisplayUnit_pkg-body" {  } { { "DisplayUnit_pkg.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DisplayUnit_pkg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCupdate-Behavioral " "Found design unit 1: PCupdate-Behavioral" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/PCupdate.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253109 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCupdate " "Found entity 1: PCupdate" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/PCupdate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-Behavioral " "Found design unit 1: instructionMemory-Behavioral" {  } { { "InstructionMemory.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/InstructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253109 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/InstructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/SignExtend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253109 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrsplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrsplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrSplitter-Behavioral " "Found design unit 1: InstrSplitter-Behavioral" {  } { { "InstrSplitter.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/InstrSplitter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253125 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrSplitter " "Found entity 1: InstrSplitter" {  } { { "InstrSplitter.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/InstrSplitter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Structural " "Found design unit 1: RegFile-Structural" {  } { { "RegFile.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/RegFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253125 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-Behavioral " "Found design unit 1: ALUControlUnit-Behavioral" {  } { { "ALUControl.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/ALUControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253125 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControl.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/ALUControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-DataFlow " "Found design unit 1: ALU32-DataFlow" {  } { { "ALU32.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/ALU32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253140 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/ALU32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2N-BehavAssign " "Found design unit 1: Mux2N-BehavAssign" {  } { { "Mux2N.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/Mux2N.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253140 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2N " "Found entity 1: Mux2N" {  } { { "Mux2N.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/Mux2N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dp_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_Memory-Behavioral " "Found design unit 1: DP_Memory-Behavioral" {  } { { "DP_Memory.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DP_Memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253140 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_Memory " "Found entity 1: DP_Memory" {  } { { "DP_Memory.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DP_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574850253140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_SingleCycle " "Elaborating entity \"MIPS_SingleCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574850253188 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MIPS_SingleCycle.vhd(18) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG MIPS_SingleCycle.vhd(19) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(19): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_extendImm MIPS_SingleCycle.vhd(45) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(45): used implicit default value for signal \"s_extendImm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_memOut MIPS_SingleCycle.vhd(45) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(45): used implicit default value for signal \"s_memOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_regWrite MIPS_SingleCycle.vhd(46) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(46): used implicit default value for signal \"s_regWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_ALUscr MIPS_SingleCycle.vhd(46) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(46): used implicit default value for signal \"s_ALUscr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_zero MIPS_SingleCycle.vhd(46) " "Verilog HDL or VHDL warning at MIPS_SingleCycle.vhd(46): object \"s_zero\" assigned a value but never read" {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_memToReg MIPS_SingleCycle.vhd(46) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(46): used implicit default value for signal \"s_memToReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_dstReg MIPS_SingleCycle.vhd(47) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(47): used implicit default value for signal \"s_dstReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_rs_readAddr MIPS_SingleCycle.vhd(47) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(47): used implicit default value for signal \"s_rs_readAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_rt_readAddr MIPS_SingleCycle.vhd(47) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(47): used implicit default value for signal \"s_rt_readAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_ALUop MIPS_SingleCycle.vhd(48) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(48): used implicit default value for signal \"s_ALUop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_funct MIPS_SingleCycle.vhd(49) " "VHDL Signal Declaration warning at MIPS_SingleCycle.vhd(49): used implicit default value for signal \"s_funct\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_SingleCycle.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253188 "|MIPS_SingleCycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCupdate PCupdate:pcupd A:behavioral " "Elaborating entity \"PCupdate\" using architecture \"A:behavioral\" for hierarchy \"PCupdate:pcupd\"" {  } { { "MIPS_SingleCycle.vhd" "pcupd" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253251 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_offset PCupdate.vhd(21) " "VHDL Signal Declaration warning at PCupdate.vhd(21): used implicit default value for signal \"s_offset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCupdate.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/PCupdate.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253251 "|MIPS_SingleCycle|PCupdate:pcupd"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_jAddr PCupdate.vhd(21) " "VHDL Signal Declaration warning at PCupdate.vhd(21): used implicit default value for signal \"s_jAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCupdate.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/PCupdate.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574850253251 "|MIPS_SingleCycle|PCupdate:pcupd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "instructionMemory instructionMemory:instmem A:behavioral " "Elaborating entity \"instructionMemory\" using architecture \"A:behavioral\" for hierarchy \"instructionMemory:instmem\"" {  } { { "MIPS_SingleCycle.vhd" "instmem" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrSplitter InstrSplitter:spliter A:behavioral " "Elaborating entity \"InstrSplitter\" using architecture \"A:behavioral\" for hierarchy \"InstrSplitter:spliter\"" {  } { { "MIPS_SingleCycle.vhd" "spliter" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend SignExtend:signext A:behavioral " "Elaborating entity \"SignExtend\" using architecture \"A:behavioral\" for hierarchy \"SignExtend:signext\"" {  } { { "MIPS_SingleCycle.vhd" "signext" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayUnit DisplayUnit:display A:behavioral " "Elaborating entity \"DisplayUnit\" using architecture \"A:behavioral\" for hierarchy \"DisplayUnit:display\"" {  } { { "MIPS_SingleCycle.vhd" "display" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 95 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:debncer A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:debncer\"" {  } { { "MIPS_SingleCycle.vhd" "debncer" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegFile RegFile:regFile A:structural " "Elaborating entity \"RegFile\" using architecture \"A:structural\" for hierarchy \"RegFile:regFile\"" {  } { { "MIPS_SingleCycle.vhd" "regFile" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DP_Memory RegFile:regFile\|DP_Memory:rs_mem A:behavioral " "Elaborating entity \"DP_Memory\" using architecture \"A:behavioral\" for hierarchy \"RegFile:regFile\|DP_Memory:rs_mem\"" {  } { { "RegFile.vhd" "rs_mem" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/RegFile.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALUControlUnit ALUControlUnit:ALUCtrl A:behavioral " "Elaborating entity \"ALUControlUnit\" using architecture \"A:behavioral\" for hierarchy \"ALUControlUnit:ALUCtrl\"" {  } { { "MIPS_SingleCycle.vhd" "ALUCtrl" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2N Mux2N:muxALU A:behavassign " "Elaborating entity \"Mux2N\" using architecture \"A:behavassign\" for hierarchy \"Mux2N:muxALU\"" {  } { { "MIPS_SingleCycle.vhd" "muxALU" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU32 ALU32:alu A:dataflow " "Elaborating entity \"ALU32\" using architecture \"A:dataflow\" for hierarchy \"ALU32:alu\"" {  } { { "MIPS_SingleCycle.vhd" "alu" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/MIPS_SingleCycle.vhd" 150 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574850253485 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "global.bp.work.DisplayUnit_pkg.DU_IMaddr_5_ global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output " "Net \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_5_\", which fans out to \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayUnit:display\|s_addrCounters\[1\]\[5\] " "Net is fed by \"DisplayUnit:display\|s_addrCounters\[1\]\[5\]\"" {  } { { "DisplayUnit.vhd" "s_addrCounters\[1\]\[5\]" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DisplayUnit.vhd" 67 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instructionMemory:instmem\|comb " "Net is fed by \"instructionMemory:instmem\|comb\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""}  } {  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574850253673 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "global.bp.work.DisplayUnit_pkg.DU_IMaddr_4_ global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output " "Net \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_4_\", which fans out to \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayUnit:display\|s_addrCounters\[1\]\[4\] " "Net is fed by \"DisplayUnit:display\|s_addrCounters\[1\]\[4\]\"" {  } { { "DisplayUnit.vhd" "s_addrCounters\[1\]\[4\]" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DisplayUnit.vhd" 67 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instructionMemory:instmem\|comb " "Net is fed by \"instructionMemory:instmem\|comb\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""}  } {  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574850253673 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "global.bp.work.DisplayUnit_pkg.DU_IMaddr_3_ global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output " "Net \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_3_\", which fans out to \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayUnit:display\|s_addrCounters\[1\]\[3\] " "Net is fed by \"DisplayUnit:display\|s_addrCounters\[1\]\[3\]\"" {  } { { "DisplayUnit.vhd" "s_addrCounters\[1\]\[3\]" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DisplayUnit.vhd" 67 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instructionMemory:instmem\|comb " "Net is fed by \"instructionMemory:instmem\|comb\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""}  } {  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574850253673 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "global.bp.work.DisplayUnit_pkg.DU_IMaddr_2_ global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output " "Net \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_2_\", which fans out to \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayUnit:display\|s_addrCounters\[1\]\[2\] " "Net is fed by \"DisplayUnit:display\|s_addrCounters\[1\]\[2\]\"" {  } { { "DisplayUnit.vhd" "s_addrCounters\[1\]\[2\]" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DisplayUnit.vhd" 67 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instructionMemory:instmem\|comb " "Net is fed by \"instructionMemory:instmem\|comb\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""}  } {  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574850253673 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "global.bp.work.DisplayUnit_pkg.DU_IMaddr_1_ global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output " "Net \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_1_\", which fans out to \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayUnit:display\|s_addrCounters\[1\]\[1\] " "Net is fed by \"DisplayUnit:display\|s_addrCounters\[1\]\[1\]\"" {  } { { "DisplayUnit.vhd" "s_addrCounters\[1\]\[1\]" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DisplayUnit.vhd" 67 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instructionMemory:instmem\|comb " "Net is fed by \"instructionMemory:instmem\|comb\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""}  } {  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574850253673 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "global.bp.work.DisplayUnit_pkg.DU_IMaddr_0_ global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output " "Net \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_0_\", which fans out to \"global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayUnit:display\|s_addrCounters\[1\]\[0\] " "Net is fed by \"DisplayUnit:display\|s_addrCounters\[1\]\[0\]\"" {  } { { "DisplayUnit.vhd" "s_addrCounters\[1\]\[0\]" { Text "C:/Users/Martim/Desktop/Uni/Em falta/AC1/aula8/DisplayUnit.vhd" 67 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instructionMemory:instmem\|comb " "Net is fed by \"instructionMemory:instmem\|comb\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574850253673 ""}  } {  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574850253673 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574850253844 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 27 10:24:13 2019 " "Processing ended: Wed Nov 27 10:24:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574850253844 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574850253844 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574850253844 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574850253844 ""}
