# Week 1 VSD RISC-V Tapeout Program 

`20/09/2025` to `27/09/2025`

This document focuses on RTL design, simulation, and optimisation using **Yosys, Icarus Verilog, GTKWave** and **SKY130 PDK**.

---

## Table of Contents

1. [Roadmap](#roadmap)
2. [Prerequisites](#prerequisites)
3. [Day-Wise Labs](#day-wise-labs)
4. [Contributor](#contributor)

---

## Roadmap

| Day   | Topic                 | Highlights                                |
| ----- | --------------------- | ----------------------------------------- |
| Day 1 | RTL Introduction      | Mux, dff, testbenches                     |
| Day 2 | Timing & Hierarchy    | Hierarchical vs flat synthesis            |
| Day 3 | Optimizations         | Propagation, Cloning, Retiming            |
| Day 4 | Gate-Level Simulation | Blocking vs non-blocking, Mismatches      |
| Day 5 | Optimizations in synthesis | Conditions and Loops                 |

---

## Prerequisites
- Linux-based system or wsl for Windows users.
- Installed tools: Yosys, Icarus Verilog, GTKWave.
- SKY130 PDK setup for synthesis.
- Basic knowledge of Verilog RTL and digital design concepts.

---

## Day-Wise Labs

[Day 1: Introduction to Verilog RTL Design & Synthesis](https://github.com/santhoshvec24/Week-1-VSD-RISC-V-Tapeout-Program/tree/main/Day_1))

[Day 2: Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding Styles](#day-2-timing-libraries-synthesis-approaches-and-efficient-flip-flop-coding-styles)

[Day 3: Combinational and Sequential Optimization](#day-3-combinational-and-sequential-optimization)

[Day 4: Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch](#day-4-gate-level-simulation-gls-blocking-vs-non-blocking-in-verilog-and-synthesis-simulation-mismatch)

[Day 5: Optimization in Synthesis](#day-5-optimization-in-synthesis)

---

## Day-Wise Folder Simulation

1. Navigate to `Day X` folder.
2. Compile RTL or netlist using `iverilog`.
3. Simulate and open waveforms with GTKWave.

---

## Contributor
SANTHOSH V

Previous week, Week 0 (Installation of Tools) :[TasK0 VSD RISC-V Tapeout Program](https://github.com/santhoshvec24/Task0-VSD-RISC-V-Tapeout-Program)


