Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1_AR75334_AR75389 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Mon Aug 30 16:27:23 2021
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu5ev-sfvc784
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.526        0.000                      0                10445        0.001        0.000                      0                10429        0.544        0.000                       0                  5731  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
mgtrefclk_p                                                                                          {0.000 4.000}          8.000           125.000         
  qpll0outclk_out[0]                                                                                 {0.000 0.080}          0.160           6250.000        
    GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                     {0.000 1.600}          3.200           312.500         
    GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                     {0.000 1.600}          3.200           312.500         
    rxoutclk_out[0]                                                                                  {0.000 1.600}          3.200           312.500         
    txoutclk_out[0]                                                                                  {0.000 1.600}          3.200           312.500         
  qpll0outrefclk_out[0]                                                                              {0.000 4.000}          8.000           125.000         
sys_clk_p                                                                                            {0.000 2.500}          5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.612        0.000                      0                 1055        0.013        0.000                      0                 1055       24.468        0.000                       0                   495  
    GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                           2.341        0.000                      0                   34        0.022        0.000                      0                   34        1.325        0.000                       0                    15  
    GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                           2.068        0.000                      0                   34        0.001        0.000                      0                   34        1.325        0.000                       0                    15  
    rxoutclk_out[0]                                                                                        0.526        0.000                      0                 3445        0.026        0.000                      0                 3445        0.565        0.000                       0                  1976  
    txoutclk_out[0]                                                                                        1.658        0.000                      0                  385        0.027        0.000                      0                  385        0.544        0.000                       0                   178  
sys_clk_p                                                                                                  1.336        0.000                      0                 4765        0.013        0.000                      0                 4765        1.958        0.000                       0                  3052  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_p                                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        4.430        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  sys_clk_p                                                                                                 49.274        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.777        0.000                      0                  100        0.104        0.000                      0                  100  
**async_default**                                                                                    rxoutclk_out[0]                                                                                      rxoutclk_out[0]                                                                                            1.087        0.000                      0                  390        0.311        0.000                      0                  390  
**async_default**                                                                                    sys_clk_p                                                                                            sys_clk_p                                                                                                  3.614        0.000                      0                   97        0.117        0.000                      0                   97  
**async_default**                                                                                    txoutclk_out[0]                                                                                      txoutclk_out[0]                                                                                            1.911        0.000                      0                  124        0.256        0.000                      0                  124  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.419ns (22.264%)  route 1.463ns (77.736%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.388ns (routing 0.523ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.388     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.695     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X49Y162        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     8.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.176     8.372    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X49Y161        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     8.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.101     8.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X49Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     8.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.491     9.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                 15.612    

Slack (MET) :             20.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.299ns  (logic 5.296ns (72.558%)  route 2.003ns (27.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 52.778 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.207ns (routing 0.478ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.503    30.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099    30.702 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.658    31.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X49Y110        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    31.457 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.842    32.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X51Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.207    52.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    52.778    
                         clock uncertainty           -0.235    52.543    
    SLICE_X51Y108        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    52.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         52.469    
                         arrival time                         -32.299    
  -------------------------------------------------------------------
                         slack                                 20.170    

Slack (MET) :             20.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.299ns  (logic 5.296ns (72.558%)  route 2.003ns (27.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 52.778 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.207ns (routing 0.478ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.503    30.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099    30.702 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.658    31.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X49Y110        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    31.457 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.842    32.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X51Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.207    52.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.000    52.778    
                         clock uncertainty           -0.235    52.543    
    SLICE_X51Y108        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074    52.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         52.469    
                         arrival time                         -32.299    
  -------------------------------------------------------------------
                         slack                                 20.170    

Slack (MET) :             20.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.299ns  (logic 5.296ns (72.558%)  route 2.003ns (27.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 52.778 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.207ns (routing 0.478ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.503    30.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099    30.702 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.658    31.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X49Y110        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    31.457 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.842    32.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X51Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.207    52.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.000    52.778    
                         clock uncertainty           -0.235    52.543    
    SLICE_X51Y108        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    52.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         52.469    
                         arrival time                         -32.299    
  -------------------------------------------------------------------
                         slack                                 20.170    

Slack (MET) :             20.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.290ns  (logic 5.273ns (83.831%)  route 1.017ns (16.169%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 52.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.761ns (routing 0.287ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.349    30.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.061    30.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.432    30.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X49Y110        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.060    31.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.058    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y110        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.178    31.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.761    52.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.059    
                         clock uncertainty           -0.235    51.824    
    SLICE_X50Y109        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.044    51.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         51.780    
                         arrival time                         -31.290    
  -------------------------------------------------------------------
                         slack                                 20.490    

Slack (MET) :             20.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.238ns  (logic 5.236ns (83.937%)  route 1.002ns (16.063%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 52.050 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.752ns (routing 0.287ns, distribution 0.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.349    30.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.061    30.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.432    30.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X49Y110        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.075    31.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.221    31.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X49Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.752    52.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.050    
                         clock uncertainty           -0.235    51.815    
    SLICE_X49Y108        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    51.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         51.771    
                         arrival time                         -31.238    
  -------------------------------------------------------------------
                         slack                                 20.533    

Slack (MET) :             20.546ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.230ns  (logic 5.273ns (84.639%)  route 0.957ns (15.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 52.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.757ns (routing 0.287ns, distribution 0.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.349    30.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.061    30.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.432    30.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X49Y110        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.060    31.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.058    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y110        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.118    31.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.757    52.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.055    
                         clock uncertainty           -0.235    51.820    
    SLICE_X49Y109        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.044    51.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         51.776    
                         arrival time                         -31.230    
  -------------------------------------------------------------------
                         slack                                 20.546    

Slack (MET) :             20.546ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.230ns  (logic 5.273ns (84.639%)  route 0.957ns (15.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 52.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.757ns (routing 0.287ns, distribution 0.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.349    30.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.061    30.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.432    30.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X49Y110        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.060    31.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.058    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y110        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.118    31.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.757    52.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.055    
                         clock uncertainty           -0.235    51.820    
    SLICE_X49Y109        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.044    51.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         51.776    
                         arrival time                         -31.230    
  -------------------------------------------------------------------
                         slack                                 20.546    

Slack (MET) :             20.546ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.230ns  (logic 5.273ns (84.639%)  route 0.957ns (15.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 52.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.757ns (routing 0.287ns, distribution 0.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.349    30.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.061    30.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.432    30.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X49Y110        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.060    31.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.058    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y110        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.118    31.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.757    52.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.055    
                         clock uncertainty           -0.235    51.820    
    SLICE_X49Y109        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.044    51.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         51.776    
                         arrival time                         -31.230    
  -------------------------------------------------------------------
                         slack                                 20.546    

Slack (MET) :             20.546ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.230ns  (logic 5.273ns (84.639%)  route 0.957ns (15.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 52.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.757ns (routing 0.287ns, distribution 0.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.349    30.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.061    30.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.432    30.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X49Y110        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.060    31.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.058    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X49Y110        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.118    31.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.757    52.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.055    
                         clock uncertainty           -0.235    51.820    
    SLICE_X49Y109        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.044    51.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         51.776    
                         arrival time                         -31.230    
  -------------------------------------------------------------------
                         slack                                 20.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.060ns (38.961%)  route 0.094ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    4.441ns
  Clock Net Delay (Source):      1.167ns (routing 0.478ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.523ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.167     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X46Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.094     2.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X45Y97         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.359     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y97         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism             -4.441     2.801    
    SLICE_X45Y97         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     2.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.060ns (35.294%)  route 0.110ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    4.441ns
  Clock Net Delay (Source):      1.167ns (routing 0.478ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.523ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.167     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X46Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.110     2.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X45Y97         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.359     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y97         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism             -4.441     2.801    
    SLICE_X45Y97         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.256ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    4.197ns
  Clock Net Delay (Source):      0.755ns (routing 0.287ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.317ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.755     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.046     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X49Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.856     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -4.197     2.059    
    SLICE_X49Y104        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.828%)  route 0.048ns (55.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.256ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    4.197ns
  Clock Net Delay (Source):      0.755ns (routing 0.287ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.317ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.755     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.048     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X49Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.856     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -4.197     2.059    
    SLICE_X49Y104        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.828%)  route 0.048ns (55.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    4.198ns
  Clock Net Delay (Source):      0.757ns (routing 0.287ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.859ns (routing 0.317ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.757     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.048     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X50Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.859     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                         clock pessimism             -4.198     2.061    
    SLICE_X50Y100        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.059ns (43.066%)  route 0.078ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.255ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    4.444ns
  Clock Net Delay (Source):      1.199ns (routing 0.478ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.523ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.199     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.078     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X52Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.372     7.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X52Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.444     2.811    
    SLICE_X52Y104        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.253ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    4.196ns
  Clock Net Delay (Source):      0.753ns (routing 0.287ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.317ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.753     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X52Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.024     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][1]
    SLICE_X52Y101        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.020     2.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[0]_i_1__2/O
                         net (fo=1, routed)           0.007     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_15
    SLICE_X52Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.853     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X52Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -4.196     2.057    
    SLICE_X52Y101        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.059ns (33.523%)  route 0.117ns (66.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.245ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    4.392ns
  Clock Net Delay (Source):      1.206ns (routing 0.478ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.523ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.206     2.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.117     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp
    SLICE_X53Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.362     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X53Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
                         clock pessimism             -4.392     2.853    
    SLICE_X53Y105        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.258ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    4.197ns
  Clock Net Delay (Source):      0.757ns (routing 0.287ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.317ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.757     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/Q
                         net (fo=6, routed)           0.029     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
    SLICE_X49Y109        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     2.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[2]_i_1/O
                         net (fo=1, routed)           0.006     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/p_0_in[2]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.858     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism             -4.197     2.061    
    SLICE_X49Y109        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.060ns (33.149%)  route 0.121ns (66.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.242ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    4.441ns
  Clock Net Delay (Source):      1.169ns (routing 0.478ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.523ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.169     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X46Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     2.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X45Y97         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.359     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X45Y97         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -4.441     2.801    
    SLICE_X45Y97         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     2.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y32  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X45Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[0]
  To Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.191ns (32.818%)  route 0.391ns (67.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.226ns = ( 3.426 - 3.200 ) 
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.008ns, distribution 0.413ns)
  Clock Net Delay (Destination): 0.226ns (routing 0.005ns, distribution 0.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.421     0.421    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y74         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.502 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.192     0.694    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y75         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     0.804 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.199     1.003    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.226     3.426    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y75         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.012     3.438    
                         clock uncertainty           -0.035     3.403    
    SLICE_X60Y75         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     3.344    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.344    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.132ns (21.222%)  route 0.490ns (78.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 3.464 - 3.200 ) 
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.413ns (routing 0.008ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.264ns (routing 0.005ns, distribution 0.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.413     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.494 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.140     0.634    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y75         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.685 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.350     1.035    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.264     3.464    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.012     3.476    
                         clock uncertainty           -0.035     3.441    
    SLICE_X60Y76         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     3.382    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.132ns (21.222%)  route 0.490ns (78.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 3.464 - 3.200 ) 
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.413ns (routing 0.008ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.264ns (routing 0.005ns, distribution 0.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.413     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.494 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.140     0.634    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y75         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.685 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.350     1.035    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.264     3.464    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.012     3.476    
                         clock uncertainty           -0.035     3.441    
    SLICE_X60Y76         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     3.382    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.132ns (21.222%)  route 0.490ns (78.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 3.464 - 3.200 ) 
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.413ns (routing 0.008ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.264ns (routing 0.005ns, distribution 0.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.413     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.494 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.140     0.634    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y75         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.685 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.350     1.035    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.264     3.464    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.012     3.476    
                         clock uncertainty           -0.035     3.441    
    SLICE_X60Y76         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     3.382    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.132ns (21.222%)  route 0.490ns (78.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 3.464 - 3.200 ) 
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.413ns (routing 0.008ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.264ns (routing 0.005ns, distribution 0.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.413     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.494 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.140     0.634    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y75         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.685 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.350     1.035    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.264     3.464    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.012     3.476    
                         clock uncertainty           -0.035     3.441    
    SLICE_X60Y76         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     3.382    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.132ns (21.359%)  route 0.486ns (78.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 3.466 - 3.200 ) 
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.413ns (routing 0.008ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.266ns (routing 0.005ns, distribution 0.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.413     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.494 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.140     0.634    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y75         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.685 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.346     1.031    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.266     3.466    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.012     3.478    
                         clock uncertainty           -0.035     3.443    
    SLICE_X60Y76         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     3.383    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.383    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.132ns (21.359%)  route 0.486ns (78.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 3.466 - 3.200 ) 
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.413ns (routing 0.008ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.266ns (routing 0.005ns, distribution 0.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.413     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.494 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.140     0.634    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y75         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.685 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.346     1.031    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.266     3.466    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.012     3.478    
                         clock uncertainty           -0.035     3.443    
    SLICE_X60Y76         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     3.383    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.383    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.132ns (21.359%)  route 0.486ns (78.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 3.466 - 3.200 ) 
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.413ns (routing 0.008ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.266ns (routing 0.005ns, distribution 0.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.413     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.494 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.140     0.634    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y75         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.685 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.346     1.031    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.266     3.466    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.012     3.478    
                         clock uncertainty           -0.035     3.443    
    SLICE_X60Y76         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     3.383    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.383    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.132ns (23.614%)  route 0.427ns (76.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.254ns = ( 3.454 - 3.200 ) 
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.413ns (routing 0.008ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.254ns (routing 0.005ns, distribution 0.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.413     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.494 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.140     0.634    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y75         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.685 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.287     0.972    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X60Y74         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.254     3.454    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y74         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.012     3.466    
                         clock uncertainty           -0.035     3.431    
    SLICE_X60Y74         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     3.371    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.132ns (25.143%)  route 0.393ns (74.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.252ns = ( 3.452 - 3.200 ) 
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.413ns (routing 0.008ns, distribution 0.405ns)
  Clock Net Delay (Destination): 0.252ns (routing 0.005ns, distribution 0.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.413     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.494 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.140     0.634    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y75         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.685 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.253     0.938    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X60Y74         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.252     3.452    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y74         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism              0.012     3.464    
                         clock uncertainty           -0.035     3.429    
    SLICE_X60Y74         FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     3.370    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  2.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.095ns (43.379%)  route 0.124ns (56.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.413ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Net Delay (Source):      0.266ns (routing 0.005ns, distribution 0.261ns)
  Clock Net Delay (Destination): 0.413ns (routing 0.008ns, distribution 0.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.266     0.266    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     0.326 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.056     0.382    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X60Y75         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.417 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, routed)           0.068     0.485    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.413     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism             -0.012     0.401    
    SLICE_X60Y77         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.463    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.060ns (20.619%)  route 0.231ns (79.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns
    Source Clock Delay      (SCD):    0.226ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Net Delay (Source):      0.226ns (routing 0.005ns, distribution 0.221ns)
  Clock Net Delay (Destination): 0.439ns (routing 0.008ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.226     0.226    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y75         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     0.286 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.231     0.517    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.439     0.439    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.012     0.427    
    SLICE_X60Y76         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.489    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.060ns (29.126%)  route 0.146ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Net Delay (Source):      0.254ns (routing 0.005ns, distribution 0.249ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.008ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.254     0.254    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y74         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.314 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.146     0.460    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y75         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.363     0.363    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y75         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.012     0.351    
    SLICE_X60Y75         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.413    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.060ns (17.094%)  route 0.291ns (82.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.468ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Net Delay (Source):      0.263ns (routing 0.005ns, distribution 0.258ns)
  Clock Net Delay (Destination): 0.468ns (routing 0.008ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.263     0.263    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y77         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     0.323 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.291     0.614    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y78         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.468     0.468    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y78         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.012     0.456    
    SLICE_X60Y78         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.518    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.040ns (25.806%)  route 0.115ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.201ns (routing 0.005ns, distribution 0.196ns)
  Clock Net Delay (Destination): 0.259ns (routing 0.006ns, distribution 0.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.201     0.201    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.241 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.115     0.356    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.259     0.259    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.052     0.207    
    SLICE_X60Y76         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.254    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.060ns (31.579%)  route 0.130ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.444ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.254ns (routing 0.005ns, distribution 0.249ns)
  Clock Net Delay (Destination): 0.444ns (routing 0.008ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.254     0.254    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y74         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.314 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.130     0.444    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.444     0.444    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.091     0.353    
    SLICE_X60Y76         FDRE (Hold_EFF2_SLICEL_C_R)
                                                     -0.015     0.338    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.060ns (31.579%)  route 0.130ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.444ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.254ns (routing 0.005ns, distribution 0.249ns)
  Clock Net Delay (Destination): 0.444ns (routing 0.008ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.254     0.254    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y74         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.314 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.130     0.444    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.444     0.444    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.091     0.353    
    SLICE_X60Y76         FDRE (Hold_FFF2_SLICEL_C_R)
                                                     -0.015     0.338    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.060ns (31.579%)  route 0.130ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.444ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.254ns (routing 0.005ns, distribution 0.249ns)
  Clock Net Delay (Destination): 0.444ns (routing 0.008ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.254     0.254    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y74         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.314 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.130     0.444    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.444     0.444    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.091     0.353    
    SLICE_X60Y76         FDRE (Hold_GFF2_SLICEL_C_R)
                                                     -0.015     0.338    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.041ns (24.260%)  route 0.128ns (75.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.198ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.198ns (routing 0.005ns, distribution 0.193ns)
  Clock Net Delay (Destination): 0.259ns (routing 0.006ns, distribution 0.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.198     0.198    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.239 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/Q
                         net (fo=1, routed)           0.128     0.367    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[4]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.259     0.259    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.046     0.213    
    SLICE_X60Y76         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.260    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.060ns (31.579%)  route 0.130ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.254ns (routing 0.005ns, distribution 0.249ns)
  Clock Net Delay (Destination): 0.439ns (routing 0.008ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.254     0.254    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y74         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.314 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.130     0.444    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.439     0.439    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y76         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.091     0.348    
    SLICE_X60Y76         FDRE (Hold_AFF2_SLICEL_C_R)
                                                     -0.015     0.333    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLKPCS[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X60Y77  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.200       2.650      SLICE_X60Y78  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         3.200       2.650      SLICE_X60Y75  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.200       2.650      SLICE_X60Y76  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.200       2.650      SLICE_X60Y76  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y77  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y77  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.600       1.325      SLICE_X60Y76  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.600       1.325      SLICE_X60Y76  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.600       1.325      SLICE_X60Y76  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y77  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y74  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[1]
  To Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack        2.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.214ns (22.153%)  route 0.752ns (77.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 3.456 - 3.200 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.008ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.256ns (routing 0.005ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.423 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.405     0.828    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y84         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     0.961 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.347     1.308    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.256     3.456    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.014     3.470    
                         clock uncertainty           -0.035     3.435    
    SLICE_X59Y85         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     3.376    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.214ns (22.153%)  route 0.752ns (77.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 3.456 - 3.200 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.008ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.256ns (routing 0.005ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.423 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.405     0.828    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y84         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     0.961 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.347     1.308    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.256     3.456    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.014     3.470    
                         clock uncertainty           -0.035     3.435    
    SLICE_X59Y85         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     3.376    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.214ns (22.153%)  route 0.752ns (77.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 3.456 - 3.200 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.008ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.256ns (routing 0.005ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.423 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.405     0.828    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y84         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     0.961 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.347     1.308    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.256     3.456    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.014     3.470    
                         clock uncertainty           -0.035     3.435    
    SLICE_X59Y85         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     3.376    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.214ns (22.153%)  route 0.752ns (77.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 3.456 - 3.200 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.008ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.256ns (routing 0.005ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.423 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.405     0.828    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y84         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     0.961 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.347     1.308    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.256     3.456    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.014     3.470    
                         clock uncertainty           -0.035     3.435    
    SLICE_X59Y85         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     3.376    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.214ns (25.659%)  route 0.620ns (74.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.240ns = ( 3.440 - 3.200 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.008ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.240ns (routing 0.005ns, distribution 0.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.423 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.405     0.828    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y84         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     0.961 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.215     1.176    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.240     3.440    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.014     3.454    
                         clock uncertainty           -0.035     3.419    
    SLICE_X59Y83         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     3.359    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.214ns (25.752%)  route 0.617ns (74.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.238ns = ( 3.438 - 3.200 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.008ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.238ns (routing 0.005ns, distribution 0.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.423 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.405     0.828    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y84         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     0.961 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.212     1.173    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.238     3.438    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism              0.014     3.452    
                         clock uncertainty           -0.035     3.417    
    SLICE_X59Y83         FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     3.358    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.214ns (25.752%)  route 0.617ns (74.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.238ns = ( 3.438 - 3.200 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.008ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.238ns (routing 0.005ns, distribution 0.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.423 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.405     0.828    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y84         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     0.961 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.212     1.173    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.238     3.438    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.014     3.452    
                         clock uncertainty           -0.035     3.417    
    SLICE_X59Y83         FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     3.358    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.214ns (25.752%)  route 0.617ns (74.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.238ns = ( 3.438 - 3.200 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.008ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.238ns (routing 0.005ns, distribution 0.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.423 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.405     0.828    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y84         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     0.961 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.212     1.173    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.238     3.438    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.014     3.452    
                         clock uncertainty           -0.035     3.417    
    SLICE_X59Y83         FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     3.358    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.214ns (25.752%)  route 0.617ns (74.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.238ns = ( 3.438 - 3.200 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.008ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.238ns (routing 0.005ns, distribution 0.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.423 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.405     0.828    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y84         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     0.961 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.212     1.173    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.238     3.438    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.014     3.452    
                         clock uncertainty           -0.035     3.417    
    SLICE_X59Y83         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     3.358    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@3.200ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.214ns (25.507%)  route 0.625ns (74.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.258ns = ( 3.458 - 3.200 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.008ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.258ns (routing 0.005ns, distribution 0.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.423 f  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.405     0.828    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y84         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     0.961 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.220     1.181    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.258     3.458    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.014     3.472    
                         clock uncertainty           -0.035     3.437    
    SLICE_X59Y85         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     3.377    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.377    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  2.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.060ns (29.851%)  route 0.141ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.392ns
    Source Clock Delay      (SCD):    0.240ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Net Delay (Source):      0.240ns (routing 0.005ns, distribution 0.235ns)
  Clock Net Delay (Destination): 0.392ns (routing 0.008ns, distribution 0.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.240     0.240    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.300 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.141     0.441    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y84         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.392     0.392    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y84         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.014     0.378    
    SLICE_X59Y84         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.440    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.060ns (21.505%)  route 0.219ns (78.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns
    Source Clock Delay      (SCD):    0.247ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Net Delay (Source):      0.247ns (routing 0.005ns, distribution 0.242ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.008ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.247     0.247    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y84         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     0.307 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.219     0.526    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.415     0.415    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.014     0.401    
    SLICE_X59Y85         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.463    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.000%)  route 0.085ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.244ns
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Net Delay (Source):      0.190ns (routing 0.005ns, distribution 0.185ns)
  Clock Net Delay (Destination): 0.244ns (routing 0.006ns, distribution 0.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.190     0.190    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.230 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.085     0.315    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.244     0.244    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.048     0.196    
    SLICE_X59Y85         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.243    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.095ns (42.601%)  route 0.128ns (57.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    0.258ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Net Delay (Source):      0.258ns (routing 0.005ns, distribution 0.253ns)
  Clock Net Delay (Destination): 0.342ns (routing 0.008ns, distribution 0.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.258     0.258    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     0.318 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.056     0.374    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X59Y84         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.409 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__0/O
                         net (fo=1, routed)           0.072     0.481    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.342     0.342    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism             -0.014     0.328    
    SLICE_X60Y84         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.390    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.041ns (25.466%)  route 0.120ns (74.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.244ns
    Source Clock Delay      (SCD):    0.187ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.187ns (routing 0.005ns, distribution 0.182ns)
  Clock Net Delay (Destination): 0.244ns (routing 0.006ns, distribution 0.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.187     0.187    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.228 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/Q
                         net (fo=1, routed)           0.120     0.348    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[4]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.244     0.244    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.041     0.203    
    SLICE_X59Y85         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.250    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.040ns (23.121%)  route 0.133ns (76.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.240ns
    Source Clock Delay      (SCD):    0.187ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Net Delay (Source):      0.187ns (routing 0.005ns, distribution 0.182ns)
  Clock Net Delay (Destination): 0.240ns (routing 0.006ns, distribution 0.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.187     0.187    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.227 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.133     0.360    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.240     0.240    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.047     0.193    
    SLICE_X59Y85         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.240    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.040ns (22.472%)  route 0.138ns (77.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.240ns
    Source Clock Delay      (SCD):    0.187ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Net Delay (Source):      0.187ns (routing 0.005ns, distribution 0.182ns)
  Clock Net Delay (Destination): 0.240ns (routing 0.006ns, distribution 0.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.187     0.187    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.227 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=1, routed)           0.138     0.365    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.240     0.240    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.047     0.193    
    SLICE_X59Y85         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.240    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.040ns (22.222%)  route 0.140ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.223ns
    Source Clock Delay      (SCD):    0.174ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.174ns (routing 0.005ns, distribution 0.169ns)
  Clock Net Delay (Destination): 0.223ns (routing 0.006ns, distribution 0.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.174     0.174    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.214 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.140     0.354    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.223     0.223    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.043     0.180    
    SLICE_X59Y83         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.227    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.060ns (20.134%)  route 0.238ns (79.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.391ns
    Source Clock Delay      (SCD):    0.208ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.208ns (routing 0.005ns, distribution 0.203ns)
  Clock Net Delay (Destination): 0.391ns (routing 0.008ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.208     0.208    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y84         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     0.268 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.238     0.506    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.391     0.391    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y85         FDRE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.076     0.315    
    SLICE_X60Y85         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.377    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.040ns (21.739%)  route 0.144ns (78.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.223ns
    Source Clock Delay      (SCD):    0.174ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.174ns (routing 0.005ns, distribution 0.169ns)
  Clock Net Delay (Destination): 0.223ns (routing 0.006ns, distribution 0.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.174     0.174    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.214 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.144     0.358    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y5   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X2Y1 (CLOCK_ROOT)    net (fo=15, routed)          0.223     0.223    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y83         FDCE                                         r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.043     0.180    
    SLICE_X59Y83         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.227    gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLKPCS[1]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X60Y84  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.200       2.650      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.200       2.650      SLICE_X60Y85  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         3.200       2.650      SLICE_X59Y84  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.200       2.650      SLICE_X59Y85  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.200       2.650      SLICE_X59Y85  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.600       1.325      SLICE_X60Y85  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y84  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y84  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.600       1.325      SLICE_X60Y85  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y84  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X60Y84  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.600       1.325      SLICE_X59Y83  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.600       1.325      SLICE_X60Y85  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.746ns (31.637%)  route 1.612ns (68.363%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 5.021 - 3.200 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.871ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.782ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    packet_rec_m0/rx_clk
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.231 r  packet_rec_m0/last_sequence_number_reg[4]/Q
                         net (fo=1, routed)           0.294     2.525    packet_rec_m0/last_sequence_number[4]
    SLICE_X55Y73         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.678 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.026     2.704    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X55Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.719 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.745    packet_rec_m0/error_packet_cnt_reg[31]_i_31_n_0
    SLICE_X55Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.861 r  packet_rec_m0/error_packet_cnt_reg[31]_i_30/O[7]
                         net (fo=1, routed)           0.218     3.079    packet_rec_m0/error_packet_cnt2[23]
    SLICE_X56Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.178 r  packet_rec_m0/error_packet_cnt[31]_i_21/O
                         net (fo=1, routed)           0.010     3.188    packet_rec_m0/error_packet_cnt[31]_i_21_n_0
    SLICE_X56Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.303 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.026     3.329    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X56Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     3.386 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.488     3.874    packet_rec_m0/error_packet_cnt1
    SLICE_X51Y70         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     3.984 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.524     4.508    packet_rec_m0/error_packet_cnt
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.609     5.021    packet_rec_m0/rx_clk
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[4]/C
                         clock pessimism              0.119     5.140    
                         clock uncertainty           -0.046     5.094    
    SLICE_X49Y51         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     5.034    packet_rec_m0/error_packet_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.746ns (31.637%)  route 1.612ns (68.363%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 5.021 - 3.200 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.871ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.782ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    packet_rec_m0/rx_clk
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.231 r  packet_rec_m0/last_sequence_number_reg[4]/Q
                         net (fo=1, routed)           0.294     2.525    packet_rec_m0/last_sequence_number[4]
    SLICE_X55Y73         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.678 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.026     2.704    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X55Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.719 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.745    packet_rec_m0/error_packet_cnt_reg[31]_i_31_n_0
    SLICE_X55Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.861 r  packet_rec_m0/error_packet_cnt_reg[31]_i_30/O[7]
                         net (fo=1, routed)           0.218     3.079    packet_rec_m0/error_packet_cnt2[23]
    SLICE_X56Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.178 r  packet_rec_m0/error_packet_cnt[31]_i_21/O
                         net (fo=1, routed)           0.010     3.188    packet_rec_m0/error_packet_cnt[31]_i_21_n_0
    SLICE_X56Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.303 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.026     3.329    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X56Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     3.386 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.488     3.874    packet_rec_m0/error_packet_cnt1
    SLICE_X51Y70         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     3.984 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.524     4.508    packet_rec_m0/error_packet_cnt
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.609     5.021    packet_rec_m0/rx_clk
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[5]/C
                         clock pessimism              0.119     5.140    
                         clock uncertainty           -0.046     5.094    
    SLICE_X49Y51         FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     5.034    packet_rec_m0/error_packet_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.746ns (31.637%)  route 1.612ns (68.363%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 5.021 - 3.200 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.871ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.782ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    packet_rec_m0/rx_clk
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.231 r  packet_rec_m0/last_sequence_number_reg[4]/Q
                         net (fo=1, routed)           0.294     2.525    packet_rec_m0/last_sequence_number[4]
    SLICE_X55Y73         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.678 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.026     2.704    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X55Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.719 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.745    packet_rec_m0/error_packet_cnt_reg[31]_i_31_n_0
    SLICE_X55Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.861 r  packet_rec_m0/error_packet_cnt_reg[31]_i_30/O[7]
                         net (fo=1, routed)           0.218     3.079    packet_rec_m0/error_packet_cnt2[23]
    SLICE_X56Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.178 r  packet_rec_m0/error_packet_cnt[31]_i_21/O
                         net (fo=1, routed)           0.010     3.188    packet_rec_m0/error_packet_cnt[31]_i_21_n_0
    SLICE_X56Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.303 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.026     3.329    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X56Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     3.386 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.488     3.874    packet_rec_m0/error_packet_cnt1
    SLICE_X51Y70         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     3.984 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.524     4.508    packet_rec_m0/error_packet_cnt
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.609     5.021    packet_rec_m0/rx_clk
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[6]/C
                         clock pessimism              0.119     5.140    
                         clock uncertainty           -0.046     5.094    
    SLICE_X49Y51         FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     5.034    packet_rec_m0/error_packet_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.746ns (31.637%)  route 1.612ns (68.363%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 5.021 - 3.200 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.871ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.782ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    packet_rec_m0/rx_clk
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.231 r  packet_rec_m0/last_sequence_number_reg[4]/Q
                         net (fo=1, routed)           0.294     2.525    packet_rec_m0/last_sequence_number[4]
    SLICE_X55Y73         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.678 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.026     2.704    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X55Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.719 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.745    packet_rec_m0/error_packet_cnt_reg[31]_i_31_n_0
    SLICE_X55Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.861 r  packet_rec_m0/error_packet_cnt_reg[31]_i_30/O[7]
                         net (fo=1, routed)           0.218     3.079    packet_rec_m0/error_packet_cnt2[23]
    SLICE_X56Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.178 r  packet_rec_m0/error_packet_cnt[31]_i_21/O
                         net (fo=1, routed)           0.010     3.188    packet_rec_m0/error_packet_cnt[31]_i_21_n_0
    SLICE_X56Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.303 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.026     3.329    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X56Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     3.386 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.488     3.874    packet_rec_m0/error_packet_cnt1
    SLICE_X51Y70         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     3.984 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.524     4.508    packet_rec_m0/error_packet_cnt
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.609     5.021    packet_rec_m0/rx_clk
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[7]/C
                         clock pessimism              0.119     5.140    
                         clock uncertainty           -0.046     5.094    
    SLICE_X49Y51         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     5.034    packet_rec_m0/error_packet_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.746ns (31.664%)  route 1.610ns (68.336%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 5.019 - 3.200 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.871ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.782ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    packet_rec_m0/rx_clk
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.231 r  packet_rec_m0/last_sequence_number_reg[4]/Q
                         net (fo=1, routed)           0.294     2.525    packet_rec_m0/last_sequence_number[4]
    SLICE_X55Y73         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.678 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.026     2.704    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X55Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.719 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.745    packet_rec_m0/error_packet_cnt_reg[31]_i_31_n_0
    SLICE_X55Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.861 r  packet_rec_m0/error_packet_cnt_reg[31]_i_30/O[7]
                         net (fo=1, routed)           0.218     3.079    packet_rec_m0/error_packet_cnt2[23]
    SLICE_X56Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.178 r  packet_rec_m0/error_packet_cnt[31]_i_21/O
                         net (fo=1, routed)           0.010     3.188    packet_rec_m0/error_packet_cnt[31]_i_21_n_0
    SLICE_X56Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.303 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.026     3.329    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X56Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     3.386 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.488     3.874    packet_rec_m0/error_packet_cnt1
    SLICE_X51Y70         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     3.984 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.522     4.506    packet_rec_m0/error_packet_cnt
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.607     5.019    packet_rec_m0/rx_clk
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[0]/C
                         clock pessimism              0.119     5.138    
                         clock uncertainty           -0.046     5.092    
    SLICE_X49Y51         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     5.032    packet_rec_m0/error_packet_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.746ns (31.664%)  route 1.610ns (68.336%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 5.019 - 3.200 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.871ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.782ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    packet_rec_m0/rx_clk
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.231 r  packet_rec_m0/last_sequence_number_reg[4]/Q
                         net (fo=1, routed)           0.294     2.525    packet_rec_m0/last_sequence_number[4]
    SLICE_X55Y73         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.678 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.026     2.704    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X55Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.719 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.745    packet_rec_m0/error_packet_cnt_reg[31]_i_31_n_0
    SLICE_X55Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.861 r  packet_rec_m0/error_packet_cnt_reg[31]_i_30/O[7]
                         net (fo=1, routed)           0.218     3.079    packet_rec_m0/error_packet_cnt2[23]
    SLICE_X56Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.178 r  packet_rec_m0/error_packet_cnt[31]_i_21/O
                         net (fo=1, routed)           0.010     3.188    packet_rec_m0/error_packet_cnt[31]_i_21_n_0
    SLICE_X56Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.303 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.026     3.329    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X56Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     3.386 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.488     3.874    packet_rec_m0/error_packet_cnt1
    SLICE_X51Y70         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     3.984 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.522     4.506    packet_rec_m0/error_packet_cnt
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.607     5.019    packet_rec_m0/rx_clk
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[1]/C
                         clock pessimism              0.119     5.138    
                         clock uncertainty           -0.046     5.092    
    SLICE_X49Y51         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     5.032    packet_rec_m0/error_packet_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.746ns (31.664%)  route 1.610ns (68.336%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 5.019 - 3.200 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.871ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.782ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    packet_rec_m0/rx_clk
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.231 r  packet_rec_m0/last_sequence_number_reg[4]/Q
                         net (fo=1, routed)           0.294     2.525    packet_rec_m0/last_sequence_number[4]
    SLICE_X55Y73         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.678 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.026     2.704    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X55Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.719 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.745    packet_rec_m0/error_packet_cnt_reg[31]_i_31_n_0
    SLICE_X55Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.861 r  packet_rec_m0/error_packet_cnt_reg[31]_i_30/O[7]
                         net (fo=1, routed)           0.218     3.079    packet_rec_m0/error_packet_cnt2[23]
    SLICE_X56Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.178 r  packet_rec_m0/error_packet_cnt[31]_i_21/O
                         net (fo=1, routed)           0.010     3.188    packet_rec_m0/error_packet_cnt[31]_i_21_n_0
    SLICE_X56Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.303 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.026     3.329    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X56Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     3.386 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.488     3.874    packet_rec_m0/error_packet_cnt1
    SLICE_X51Y70         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     3.984 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.522     4.506    packet_rec_m0/error_packet_cnt
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.607     5.019    packet_rec_m0/rx_clk
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[2]/C
                         clock pessimism              0.119     5.138    
                         clock uncertainty           -0.046     5.092    
    SLICE_X49Y51         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     5.032    packet_rec_m0/error_packet_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.746ns (31.664%)  route 1.610ns (68.336%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 5.019 - 3.200 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.871ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.782ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    packet_rec_m0/rx_clk
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.231 r  packet_rec_m0/last_sequence_number_reg[4]/Q
                         net (fo=1, routed)           0.294     2.525    packet_rec_m0/last_sequence_number[4]
    SLICE_X55Y73         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.678 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.026     2.704    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X55Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.719 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.745    packet_rec_m0/error_packet_cnt_reg[31]_i_31_n_0
    SLICE_X55Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.861 r  packet_rec_m0/error_packet_cnt_reg[31]_i_30/O[7]
                         net (fo=1, routed)           0.218     3.079    packet_rec_m0/error_packet_cnt2[23]
    SLICE_X56Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.178 r  packet_rec_m0/error_packet_cnt[31]_i_21/O
                         net (fo=1, routed)           0.010     3.188    packet_rec_m0/error_packet_cnt[31]_i_21_n_0
    SLICE_X56Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.303 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.026     3.329    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X56Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     3.386 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.488     3.874    packet_rec_m0/error_packet_cnt1
    SLICE_X51Y70         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     3.984 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.522     4.506    packet_rec_m0/error_packet_cnt
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.607     5.019    packet_rec_m0/rx_clk
    SLICE_X49Y51         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[3]/C
                         clock pessimism              0.119     5.138    
                         clock uncertainty           -0.046     5.092    
    SLICE_X49Y51         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     5.032    packet_rec_m0/error_packet_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.081ns (3.755%)  route 2.076ns (96.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 5.046 - 3.200 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.870ns (routing 0.871ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.782ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.870     2.112    u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X52Y85         FDRE                                         r  u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.193 r  u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=31, routed)          2.076     4.269    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[9]
    RAMB36_X2Y9          RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.634     5.046    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X2Y9          RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.119     5.165    
                         clock uncertainty           -0.046     5.119    
    RAMB36_X2Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279     4.840    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.840    
                         arrival time                          -4.269    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.746ns (32.308%)  route 1.563ns (67.692%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 5.019 - 3.200 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 0.871ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.782ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    packet_rec_m0/rx_clk
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.231 r  packet_rec_m0/last_sequence_number_reg[4]/Q
                         net (fo=1, routed)           0.294     2.525    packet_rec_m0/last_sequence_number[4]
    SLICE_X55Y73         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.678 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.026     2.704    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X55Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.719 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.745    packet_rec_m0/error_packet_cnt_reg[31]_i_31_n_0
    SLICE_X55Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.861 r  packet_rec_m0/error_packet_cnt_reg[31]_i_30/O[7]
                         net (fo=1, routed)           0.218     3.079    packet_rec_m0/error_packet_cnt2[23]
    SLICE_X56Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.178 r  packet_rec_m0/error_packet_cnt[31]_i_21/O
                         net (fo=1, routed)           0.010     3.188    packet_rec_m0/error_packet_cnt[31]_i_21_n_0
    SLICE_X56Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.303 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.026     3.329    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X56Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     3.386 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.488     3.874    packet_rec_m0/error_packet_cnt1
    SLICE_X51Y70         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     3.984 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.475     4.459    packet_rec_m0/error_packet_cnt
    SLICE_X49Y52         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.607     5.019    packet_rec_m0/rx_clk
    SLICE_X49Y52         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[10]/C
                         clock pessimism              0.119     5.138    
                         clock uncertainty           -0.046     5.092    
    SLICE_X49Y52         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     5.032    packet_rec_m0/error_packet_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  0.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 packet_rec_m0/sequence_number_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/last_sequence_number_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.058ns (29.000%)  route 0.142ns (71.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.661ns (routing 0.782ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.871ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.661     1.873    packet_rec_m0/rx_clk
    SLICE_X55Y72         FDPE                                         r  packet_rec_m0/sequence_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.931 r  packet_rec_m0/sequence_number_reg[4]/Q
                         net (fo=2, routed)           0.142     2.073    packet_rec_m0/sequence_number_reg_n_0_[4]
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    packet_rec_m0/rx_clk
    SLICE_X56Y73         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[4]/C
                         clock pessimism             -0.165     1.985    
    SLICE_X56Y73         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.047    packet_rec_m0/last_sequence_number_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 packet_rec_m0/word_align_m0/rx_data_align_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.667ns (routing 0.782ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.871ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.667     1.879    packet_rec_m0/word_align_m0/rx_clk
    SLICE_X53Y65         FDRE                                         r  packet_rec_m0/word_align_m0/rx_data_align_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.937 r  packet_rec_m0/word_align_m0/rx_data_align_reg[12]/Q
                         net (fo=6, routed)           0.105     2.042    u0/inst/ila_core_inst/TRIGGER_I[12]
    SLICE_X53Y62         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.938     2.180    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X53Y62         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism             -0.221     1.959    
    SLICE_X53Y62         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.052     2.011    u0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/shifted_data_in_reg[8][56]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.965ns (routing 0.483ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.546ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        0.965     1.111    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y60         FDRE                                         r  u0/inst/ila_core_inst/shifted_data_in_reg[8][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.150 r  u0/inst/ila_core_inst/shifted_data_in_reg[8][56]/Q
                         net (fo=1, routed)           0.100     1.250    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[7]
    RAMB36_X0Y12         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.167     1.334    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y12         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.111     1.223    
    RAMB36_X0Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.005     1.218    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.060ns (35.294%)  route 0.110ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.663ns (routing 0.782ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.871ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.663     1.875    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X59Y81         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.935 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/Q
                         net (fo=3, routed)           0.110     2.045    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[32]
    SLICE_X57Y82         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.872     2.114    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X57Y82         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/C
                         clock pessimism             -0.165     1.949    
    SLICE_X57Y82         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.011    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.022ns (routing 0.483ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.546ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.022     1.168    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X46Y68         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.207 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/Q
                         net (fo=3, routed)           0.058     1.265    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[12]
    SLICE_X45Y68         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.166     1.333    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X45Y68         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]/C
                         clock pessimism             -0.149     1.184    
    SLICE_X45Y68         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.231    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 packet_rec_m1/sequence_number_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m1/last_sequence_number_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.673ns (routing 0.782ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.871ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.673     1.885    packet_rec_m1/rx_clk
    SLICE_X57Y67         FDPE                                         r  packet_rec_m1/sequence_number_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.943 r  packet_rec_m1/sequence_number_reg[18]/Q
                         net (fo=2, routed)           0.083     2.026    packet_rec_m1/sequence_number_reg_n_0_[18]
    SLICE_X57Y69         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.910     2.152    packet_rec_m1/rx_clk
    SLICE_X57Y69         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[18]/C
                         clock pessimism             -0.220     1.932    
    SLICE_X57Y69         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.992    packet_rec_m1/last_sequence_number_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 packet_rec_m1/packet_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][139]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.058ns (27.751%)  route 0.151ns (72.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.631ns (routing 0.782ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.871ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.631     1.843    packet_rec_m1/rx_clk
    SLICE_X48Y69         FDCE                                         r  packet_rec_m1/packet_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.901 r  packet_rec_m1/packet_cnt_reg[7]/Q
                         net (fo=3, routed)           0.151     2.052    u0/inst/ila_core_inst/TRIGGER_I[139]
    SLICE_X45Y69         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][139]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.887     2.129    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X45Y69         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][139]_srl8/CLK
                         clock pessimism             -0.165     1.964    
    SLICE_X45Y69         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.054     2.018    u0/inst/ila_core_inst/shifted_data_in_reg[7][139]_srl8
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.059ns (30.570%)  route 0.134ns (69.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.641ns (routing 0.782ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.871ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.641     1.853    u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X52Y87         FDRE                                         r  u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.912 r  u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/Q
                         net (fo=8, routed)           0.134     2.046    u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[10]
    SLICE_X55Y87         FDRE                                         r  u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.870     2.112    u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X55Y87         FDRE                                         r  u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism             -0.165     1.947    
    SLICE_X55Y87         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.009    u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.060ns (40.541%)  route 0.088ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.668ns (routing 0.782ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.871ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.668     1.880    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X58Y77         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.940 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/Q
                         net (fo=3, routed)           0.088     2.028    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[32]
    SLICE_X58Y76         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.908     2.150    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X58Y76         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/C
                         clock pessimism             -0.221     1.929    
    SLICE_X58Y76         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.991    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 packet_rec_m1/word_align_m0/rx_data_align_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.048ns (routing 0.483ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.546ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.048     1.194    packet_rec_m1/word_align_m0/rx_clk
    SLICE_X59Y76         FDRE                                         r  packet_rec_m1/word_align_m0/rx_data_align_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.233 r  packet_rec_m1/word_align_m0/rx_data_align_reg[22]/Q
                         net (fo=7, routed)           0.061     1.294    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[4]
    SLICE_X59Y75         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.187     1.354    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X59Y75         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/C
                         clock pessimism             -0.145     1.209    
    SLICE_X59Y75         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.256    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         3.200       1.246      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         3.200       1.246      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         3.200       1.246      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         3.200       1.246      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         3.200       1.845      RAMB36_X1Y9         u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         3.200       1.845      RAMB36_X2Y11        u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         3.200       1.845      RAMB36_X2Y16        u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         3.200       1.845      RAMB36_X2Y19        u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         3.200       1.845      RAMB36_X1Y6         u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         3.200       1.845      RAMB36_X1Y13        u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         1.600       1.058      RAMB36_X1Y19        u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         1.600       1.058      RAMB36_X2Y17        u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         1.600       1.058      RAMB36_X1Y13        u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         1.600       1.058      RAMB36_X0Y15        u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.009       0.594      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.009       0.594      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.020       0.717      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.020       0.717      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.759         0.009       0.750      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.759         0.009       0.750      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.167ns (12.398%)  route 1.180ns (87.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.668 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.565ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.510ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.438     1.681    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.760 r  packet_send_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=83, routed)          0.480     2.240    packet_send_m0/FSM_onehot_state_reg_n_0_[7]
    SLICE_X57Y61         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.328 r  packet_send_m0/check_sum[31]_i_1/O
                         net (fo=32, routed)          0.700     3.028    packet_send_m0/check_sum[31]_i_1_n_0
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.255     4.668    packet_send_m0/CLK
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[20]/C
                         clock pessimism              0.124     4.792    
                         clock uncertainty           -0.046     4.746    
    SLICE_X55Y65         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     4.686    packet_send_m0/check_sum_reg[20]
  -------------------------------------------------------------------
                         required time                          4.686    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.167ns (12.398%)  route 1.180ns (87.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.668 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.565ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.510ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.438     1.681    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.760 r  packet_send_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=83, routed)          0.480     2.240    packet_send_m0/FSM_onehot_state_reg_n_0_[7]
    SLICE_X57Y61         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.328 r  packet_send_m0/check_sum[31]_i_1/O
                         net (fo=32, routed)          0.700     3.028    packet_send_m0/check_sum[31]_i_1_n_0
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.255     4.668    packet_send_m0/CLK
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[28]/C
                         clock pessimism              0.124     4.792    
                         clock uncertainty           -0.046     4.746    
    SLICE_X55Y65         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     4.686    packet_send_m0/check_sum_reg[28]
  -------------------------------------------------------------------
                         required time                          4.686    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.167ns (12.398%)  route 1.180ns (87.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.668 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.565ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.510ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.438     1.681    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.760 r  packet_send_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=83, routed)          0.480     2.240    packet_send_m0/FSM_onehot_state_reg_n_0_[7]
    SLICE_X57Y61         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.328 r  packet_send_m0/check_sum[31]_i_1/O
                         net (fo=32, routed)          0.700     3.028    packet_send_m0/check_sum[31]_i_1_n_0
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.255     4.668    packet_send_m0/CLK
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[29]/C
                         clock pessimism              0.124     4.792    
                         clock uncertainty           -0.046     4.746    
    SLICE_X55Y65         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     4.686    packet_send_m0/check_sum_reg[29]
  -------------------------------------------------------------------
                         required time                          4.686    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.167ns (12.389%)  route 1.181ns (87.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.668 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.565ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.510ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.438     1.681    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.760 r  packet_send_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=83, routed)          0.480     2.240    packet_send_m0/FSM_onehot_state_reg_n_0_[7]
    SLICE_X57Y61         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.328 r  packet_send_m0/check_sum[31]_i_1/O
                         net (fo=32, routed)          0.701     3.029    packet_send_m0/check_sum[31]_i_1_n_0
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.255     4.668    packet_send_m0/CLK
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[24]/C
                         clock pessimism              0.124     4.792    
                         clock uncertainty           -0.046     4.746    
    SLICE_X55Y65         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     4.687    packet_send_m0/check_sum_reg[24]
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.167ns (12.389%)  route 1.181ns (87.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.668 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.565ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.510ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.438     1.681    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.760 r  packet_send_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=83, routed)          0.480     2.240    packet_send_m0/FSM_onehot_state_reg_n_0_[7]
    SLICE_X57Y61         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.328 r  packet_send_m0/check_sum[31]_i_1/O
                         net (fo=32, routed)          0.701     3.029    packet_send_m0/check_sum[31]_i_1_n_0
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.255     4.668    packet_send_m0/CLK
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[30]/C
                         clock pessimism              0.124     4.792    
                         clock uncertainty           -0.046     4.746    
    SLICE_X55Y65         FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     4.687    packet_send_m0/check_sum_reg[30]
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.167ns (12.389%)  route 1.181ns (87.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 4.668 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.565ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.510ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.438     1.681    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.760 r  packet_send_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=83, routed)          0.480     2.240    packet_send_m0/FSM_onehot_state_reg_n_0_[7]
    SLICE_X57Y61         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.328 r  packet_send_m0/check_sum[31]_i_1/O
                         net (fo=32, routed)          0.701     3.029    packet_send_m0/check_sum[31]_i_1_n_0
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.255     4.668    packet_send_m0/CLK
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[31]/C
                         clock pessimism              0.124     4.792    
                         clock uncertainty           -0.046     4.746    
    SLICE_X55Y65         FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     4.687    packet_send_m0/check_sum_reg[31]
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.167ns (12.797%)  route 1.138ns (87.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 4.669 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.565ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.510ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.438     1.681    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.760 r  packet_send_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=83, routed)          0.480     2.240    packet_send_m0/FSM_onehot_state_reg_n_0_[7]
    SLICE_X57Y61         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.328 r  packet_send_m0/check_sum[31]_i_1/O
                         net (fo=32, routed)          0.658     2.986    packet_send_m0/check_sum[31]_i_1_n_0
    SLICE_X55Y64         FDCE                                         r  packet_send_m0/check_sum_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.256     4.669    packet_send_m0/CLK
    SLICE_X55Y64         FDCE                                         r  packet_send_m0/check_sum_reg[21]/C
                         clock pessimism              0.124     4.793    
                         clock uncertainty           -0.046     4.747    
    SLICE_X55Y64         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     4.687    packet_send_m0/check_sum_reg[21]
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.167ns (12.797%)  route 1.138ns (87.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 4.669 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.565ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.510ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.438     1.681    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.760 r  packet_send_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=83, routed)          0.480     2.240    packet_send_m0/FSM_onehot_state_reg_n_0_[7]
    SLICE_X57Y61         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.328 r  packet_send_m0/check_sum[31]_i_1/O
                         net (fo=32, routed)          0.658     2.986    packet_send_m0/check_sum[31]_i_1_n_0
    SLICE_X55Y64         FDCE                                         r  packet_send_m0/check_sum_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.256     4.669    packet_send_m0/CLK
    SLICE_X55Y64         FDCE                                         r  packet_send_m0/check_sum_reg[22]/C
                         clock pessimism              0.124     4.793    
                         clock uncertainty           -0.046     4.747    
    SLICE_X55Y64         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     4.687    packet_send_m0/check_sum_reg[22]
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.167ns (12.797%)  route 1.138ns (87.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 4.669 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.565ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.510ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.438     1.681    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.760 r  packet_send_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=83, routed)          0.480     2.240    packet_send_m0/FSM_onehot_state_reg_n_0_[7]
    SLICE_X57Y61         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.328 r  packet_send_m0/check_sum[31]_i_1/O
                         net (fo=32, routed)          0.658     2.986    packet_send_m0/check_sum[31]_i_1_n_0
    SLICE_X55Y64         FDCE                                         r  packet_send_m0/check_sum_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.256     4.669    packet_send_m0/CLK
    SLICE_X55Y64         FDCE                                         r  packet_send_m0/check_sum_reg[23]/C
                         clock pessimism              0.124     4.793    
                         clock uncertainty           -0.046     4.747    
    SLICE_X55Y64         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     4.687    packet_send_m0/check_sum_reg[23]
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.167ns (12.787%)  route 1.139ns (87.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 4.669 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.565ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.510ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.438     1.681    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.760 r  packet_send_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=83, routed)          0.480     2.240    packet_send_m0/FSM_onehot_state_reg_n_0_[7]
    SLICE_X57Y61         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.328 r  packet_send_m0/check_sum[31]_i_1/O
                         net (fo=32, routed)          0.659     2.987    packet_send_m0/check_sum[31]_i_1_n_0
    SLICE_X55Y64         FDCE                                         r  packet_send_m0/check_sum_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.256     4.669    packet_send_m0/CLK
    SLICE_X55Y64         FDCE                                         r  packet_send_m0/check_sum_reg[25]/C
                         clock pessimism              0.124     4.793    
                         clock uncertainty           -0.046     4.747    
    SLICE_X55Y64         FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     4.688    packet_send_m0/check_sum_reg[25]
  -------------------------------------------------------------------
                         required time                          4.688    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  1.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/data_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.081ns (46.821%)  route 0.092ns (53.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      1.262ns (routing 0.510ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.565ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.262     1.475    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.534 r  packet_send_m0/FSM_onehot_state_reg[5]/Q
                         net (fo=20, routed)          0.070     1.604    packet_send_m0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X56Y58         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.626 r  packet_send_m0/data_cnt[7]_i_1/O
                         net (fo=1, routed)           0.022     1.648    packet_send_m0/data_cnt[7]_i_1_n_0
    SLICE_X56Y58         FDCE                                         r  packet_send_m0/data_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.403     1.646    packet_send_m0/CLK
    SLICE_X56Y58         FDCE                                         r  packet_send_m0/data_cnt_reg[7]/C
                         clock pessimism             -0.085     1.561    
    SLICE_X56Y58         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.621    packet_send_m0/data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.269ns (routing 0.510ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.565ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.269     1.482    packet_send_m0/CLK
    SLICE_X57Y61         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.541 r  packet_send_m0/FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.073     1.614    packet_send_m0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X57Y62         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.455     1.698    packet_send_m0/CLK
    SLICE_X57Y62         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.174     1.524    
    SLICE_X57Y62         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.586    packet_send_m0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/data_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.091ns (52.601%)  route 0.082ns (47.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      1.262ns (routing 0.510ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.565ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.262     1.475    packet_send_m0/CLK
    SLICE_X56Y60         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.534 r  packet_send_m0/FSM_onehot_state_reg[5]/Q
                         net (fo=20, routed)          0.072     1.606    packet_send_m0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X56Y58         LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.032     1.638 r  packet_send_m0/data_cnt[5]_i_1/O
                         net (fo=1, routed)           0.010     1.648    packet_send_m0/data_cnt[5]_i_1_n_0
    SLICE_X56Y58         FDCE                                         r  packet_send_m0/data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.398     1.641    packet_send_m0/CLK
    SLICE_X56Y58         FDCE                                         r  packet_send_m0/data_cnt_reg[5]/C
                         clock pessimism             -0.085     1.556    
    SLICE_X56Y58         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.618    packet_send_m0/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 packet_send_m0/check_sum_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.054ns (54.545%)  route 0.045ns (45.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.793ns (routing 0.312ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.351ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.793     0.939    packet_send_m0/CLK
    SLICE_X57Y64         FDCE                                         r  packet_send_m0/check_sum_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.978 r  packet_send_m0/check_sum_reg[13]/Q
                         net (fo=3, routed)           0.028     1.006    packet_send_m0/check_sum[13]
    SLICE_X57Y63         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.021 r  packet_send_m0/gt_tx_data[13]_i_1/O
                         net (fo=1, routed)           0.017     1.038    packet_send_m0/gt_tx_data[13]_i_1_n_0
    SLICE_X57Y63         FDCE                                         r  packet_send_m0/gt_tx_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.909     1.076    packet_send_m0/CLK
    SLICE_X57Y63         FDCE                                         r  packet_send_m0/gt_tx_data_reg[13]/C
                         clock pessimism             -0.115     0.961    
    SLICE_X57Y63         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.007    packet_send_m0/gt_tx_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 packet_send_m0/sequence_number_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.079ns (48.171%)  route 0.085ns (51.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.277ns (routing 0.510ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.565ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.277     1.490    packet_send_m0/CLK
    SLICE_X58Y64         FDCE                                         r  packet_send_m0/sequence_number_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.547 r  packet_send_m0/sequence_number_reg[21]/Q
                         net (fo=2, routed)           0.063     1.610    packet_send_m0/sequence_number_reg[21]
    SLICE_X57Y64         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.632 r  packet_send_m0/gt_tx_data[21]_i_1/O
                         net (fo=1, routed)           0.022     1.654    packet_send_m0/gt_tx_data[21]_i_1_n_0
    SLICE_X57Y64         FDCE                                         r  packet_send_m0/gt_tx_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.443     1.686    packet_send_m0/CLK
    SLICE_X57Y64         FDCE                                         r  packet_send_m0/gt_tx_data_reg[21]/C
                         clock pessimism             -0.124     1.562    
    SLICE_X57Y64         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.622    packet_send_m0/gt_tx_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 packet_send_m0/sequence_number_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.092ns (51.685%)  route 0.086ns (48.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.277ns (routing 0.510ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.565ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.277     1.490    packet_send_m0/CLK
    SLICE_X58Y62         FDCE                                         r  packet_send_m0/sequence_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.547 r  packet_send_m0/sequence_number_reg[5]/Q
                         net (fo=2, routed)           0.064     1.611    packet_send_m0/sequence_number_reg[5]
    SLICE_X57Y62         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.646 r  packet_send_m0/gt_tx_data[5]_i_1/O
                         net (fo=1, routed)           0.022     1.668    packet_send_m0/gt_tx_data[5]_i_1_n_0
    SLICE_X57Y62         FDCE                                         r  packet_send_m0/gt_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.455     1.698    packet_send_m0/CLK
    SLICE_X57Y62         FDCE                                         r  packet_send_m0/gt_tx_data_reg[5]/C
                         clock pessimism             -0.124     1.574    
    SLICE_X57Y62         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.634    packet_send_m0/gt_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 packet_send_m0/sequence_number_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.276ns (routing 0.510ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.565ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.276     1.489    packet_send_m0/CLK
    SLICE_X58Y65         FDCE                                         r  packet_send_m0/sequence_number_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.546 r  packet_send_m0/sequence_number_reg[29]/Q
                         net (fo=2, routed)           0.063     1.609    packet_send_m0/sequence_number_reg[29]
    SLICE_X57Y65         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.632 r  packet_send_m0/gt_tx_data[29]_i_1/O
                         net (fo=1, routed)           0.024     1.656    packet_send_m0/gt_tx_data[29]_i_1_n_0
    SLICE_X57Y65         FDCE                                         r  packet_send_m0/gt_tx_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.442     1.685    packet_send_m0/CLK
    SLICE_X57Y65         FDCE                                         r  packet_send_m0/gt_tx_data_reg[29]/C
                         clock pessimism             -0.124     1.561    
    SLICE_X57Y65         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.621    packet_send_m0/gt_tx_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 packet_send_m0/check_sum_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.081ns (43.085%)  route 0.107ns (56.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.255ns (routing 0.510ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.565ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.255     1.468    packet_send_m0/CLK
    SLICE_X55Y65         FDCE                                         r  packet_send_m0/check_sum_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.527 r  packet_send_m0/check_sum_reg[30]/Q
                         net (fo=3, routed)           0.085     1.612    packet_send_m0/check_sum[30]
    SLICE_X57Y65         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.634 r  packet_send_m0/gt_tx_data[30]_i_1/O
                         net (fo=1, routed)           0.022     1.656    packet_send_m0/gt_tx_data[30]_i_1_n_0
    SLICE_X57Y65         FDCE                                         r  packet_send_m0/gt_tx_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.442     1.685    packet_send_m0/CLK
    SLICE_X57Y65         FDCE                                         r  packet_send_m0/gt_tx_data_reg[30]/C
                         clock pessimism             -0.124     1.561    
    SLICE_X57Y65         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.621    packet_send_m0/gt_tx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 packet_send_m0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.059ns (40.972%)  route 0.085ns (59.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.269ns (routing 0.510ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.565ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.269     1.482    packet_send_m0/CLK
    SLICE_X57Y62         FDPE                                         r  packet_send_m0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.541 r  packet_send_m0/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.085     1.626    packet_send_m0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X57Y61         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.455     1.698    packet_send_m0/CLK
    SLICE_X57Y61         FDCE                                         r  packet_send_m0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.174     1.524    
    SLICE_X57Y61         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.584    packet_send_m0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 packet_send_m0/data_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/data_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.046ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      0.770ns (routing 0.312ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.351ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.770     0.916    packet_send_m0/CLK
    SLICE_X56Y58         FDCE                                         r  packet_send_m0/data_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.955 r  packet_send_m0/data_cnt_reg[15]/Q
                         net (fo=2, routed)           0.026     0.981    packet_send_m0/data_cnt_reg_n_0_[15]
    SLICE_X56Y58         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.995 r  packet_send_m0/data_cnt[15]_i_2/O
                         net (fo=1, routed)           0.017     1.012    packet_send_m0/data_cnt[15]_i_2_n_0
    SLICE_X56Y58         FDCE                                         r  packet_send_m0/data_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.879     1.046    packet_send_m0/CLK
    SLICE_X56Y58         FDCE                                         r  packet_send_m0/data_cnt_reg[15]/C
                         clock pessimism             -0.124     0.922    
    SLICE_X56Y58         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.968    packet_send_m0/data_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         3.200       1.246      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         3.200       1.246      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         3.200       1.246      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         3.200       1.246      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         3.200       1.910      BUFG_GT_X0Y41       gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     SRL16E/CLK               n/a                      1.064         3.200       2.136      SLICE_X58Y91        tx_reset_m0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C                   n/a                      0.550         3.200       2.650      SLICE_X57Y62        cnt_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         3.200       2.650      SLICE_X57Y62        cnt_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         3.200       2.650      SLICE_X57Y62        cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         3.200       2.650      SLICE_X57Y62        cnt_reg[3]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a                      0.532         1.600       1.068      SLICE_X58Y91        tx_reset_m0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                      0.532         1.600       1.068      SLICE_X58Y91        tx_reset_m0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.600       0.720      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    SRL16E/CLK               n/a                      0.532         1.600       1.068      SLICE_X58Y91        tx_reset_m0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                      0.532         1.600       1.068      SLICE_X58Y91        tx_reset_m0/U0/EXT_LPF/POR_SRL_I/CLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.008       0.564      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.008       0.564      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.020       0.731      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.020       0.731      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.783         0.009       0.774      GTHE4_CHANNEL_X0Y4  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.783         0.009       0.774      GTHE4_CHANNEL_X0Y5  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.213ns (6.490%)  route 3.069ns (93.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 6.915 - 5.000 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.276ns (routing 0.171ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.155ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.276     2.192    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y86         FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.268 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/Q
                         net (fo=3, routed)           0.115     2.383    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_en_temp
    SLICE_X45Y86         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     2.520 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=29, routed)          2.954     5.474    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y8          RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.146     6.915    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X1Y8          RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.162     7.078    
                         clock uncertainty           -0.035     7.042    
    RAMB36_X1Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.233     6.809    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.178ns (5.985%)  route 2.796ns (94.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 6.817 - 5.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.171ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.261     2.177    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y83         FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.255 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=4, routed)           0.202     2.457    u0/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X45Y86         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.557 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=29, routed)          2.594     5.151    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y10         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.048     6.817    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y10         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.162     6.980    
                         clock uncertainty           -0.035     6.944    
    RAMB36_X0Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     6.602    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.602    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.178ns (5.965%)  route 2.806ns (94.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns = ( 6.811 - 5.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.171ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.261     2.177    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y83         FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.255 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=4, routed)           0.202     2.457    u0/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X45Y86         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.557 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=29, routed)          2.604     5.161    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y12         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.042     6.811    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y12         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     7.032    
                         clock uncertainty           -0.035     6.996    
    RAMB36_X0Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     6.654    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.654    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.178ns (5.712%)  route 2.938ns (94.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 6.909 - 5.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.171ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.155ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.261     2.177    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y83         FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.255 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=4, routed)           0.202     2.457    u0/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X45Y86         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.557 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=29, routed)          2.736     5.293    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y7          RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.140     6.909    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X1Y7          RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.162     7.072    
                         clock uncertainty           -0.035     7.036    
    RAMB36_X1Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.233     6.803    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.213ns (7.352%)  route 2.684ns (92.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 6.803 - 5.000 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.276ns (routing 0.171ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.155ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.276     2.192    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y86         FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.268 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/Q
                         net (fo=3, routed)           0.115     2.383    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_en_temp
    SLICE_X45Y86         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     2.520 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=29, routed)          2.569     5.089    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y15         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.034     6.803    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y15         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     7.024    
                         clock uncertainty           -0.035     6.988    
    RAMB36_X0Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     6.646    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.178ns (6.204%)  route 2.691ns (93.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 6.818 - 5.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.171ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.155ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.261     2.177    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y83         FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.255 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=4, routed)           0.202     2.457    u0/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X45Y86         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.557 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=29, routed)          2.489     5.046    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y11         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.049     6.818    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y11         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.162     6.981    
                         clock uncertainty           -0.035     6.945    
    RAMB36_X0Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     6.603    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.178ns (6.005%)  route 2.786ns (93.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 6.817 - 5.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.171ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.261     2.177    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y83         FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.255 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=4, routed)           0.202     2.457    u0/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X45Y86         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.557 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=29, routed)          2.584     5.141    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y10         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.048     6.817    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y10         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.162     6.980    
                         clock uncertainty           -0.035     6.944    
    RAMB36_X0Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.233     6.711    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.178ns (6.003%)  route 2.787ns (93.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns = ( 6.811 - 5.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.171ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.261     2.177    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y83         FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.255 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=4, routed)           0.202     2.457    u0/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X45Y86         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.557 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=29, routed)          2.585     5.142    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y12         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.042     6.811    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y12         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     7.032    
                         clock uncertainty           -0.035     6.996    
    RAMB36_X0Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.233     6.763    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.079ns (2.888%)  route 2.656ns (97.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 6.818 - 5.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.171ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.155ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.301     2.217    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X52Y88         FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.296 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/Q
                         net (fo=37, routed)          2.656     4.952    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ADDRBWRADDR[1]
    RAMB36_X0Y11         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.049     6.818    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y11         RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.162     6.981    
                         clock uncertainty           -0.035     6.945    
    RAMB36_X0Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343     6.602    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.602    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.079ns (2.779%)  route 2.764ns (97.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 6.903 - 5.000 ) 
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.155ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.284     2.200    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X52Y90         FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.279 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/Q
                         net (fo=35, routed)          2.764     5.043    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ADDRBWRADDR[7]
    RAMB36_X1Y6          RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.134     6.903    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X1Y6          RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.162     7.066    
                         clock uncertainty           -0.035     7.030    
    RAMB36_X1Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     6.721    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 gt_exdes_m0/example_init_inst/tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gt_exdes_m0/example_init_inst/reset_all_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.139ns (routing 0.155ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.171ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.139     1.908    gt_exdes_m0/example_init_inst/clk_freerun_in
    SLICE_X55Y98         FDRE                                         r  gt_exdes_m0/example_init_inst/tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.966 r  gt_exdes_m0/example_init_inst/tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.073     2.039    gt_exdes_m0/example_init_inst/tx_timer_sat_reg_n_0
    SLICE_X56Y98         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     2.061 r  gt_exdes_m0/example_init_inst/reset_all_out_i_1/O
                         net (fo=1, routed)           0.024     2.085    gt_exdes_m0/example_init_inst/reset_all_out_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  gt_exdes_m0/example_init_inst/reset_all_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.320     2.236    gt_exdes_m0/example_init_inst/clk_freerun_in
    SLICE_X56Y98         FDRE                                         r  gt_exdes_m0/example_init_inst/reset_all_out_reg/C
                         clock pessimism             -0.223     2.013    
    SLICE_X56Y98         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.073    gt_exdes_m0/example_init_inst/reset_all_out_reg
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 gt_exdes_m0/gt_vio_0_inst/inst/bus_data_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/probe_out_modified_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.136ns (routing 0.155ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.171ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.136     1.905    gt_exdes_m0/gt_vio_0_inst/inst/bus_clk
    SLICE_X51Y96         FDRE                                         r  gt_exdes_m0/gt_vio_0_inst/inst/bus_data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.963 r  gt_exdes_m0/gt_vio_0_inst/inst/bus_data_int_reg[2]/Q
                         net (fo=2, routed)           0.074     2.037    gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/Q[2]
    SLICE_X51Y95         FDRE                                         r  gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/probe_out_modified_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.314     2.230    gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/out
    SLICE_X51Y95         FDRE                                         r  gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/probe_out_modified_reg[2]/C
                         clock pessimism             -0.276     1.954    
    SLICE_X51Y95         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.016    gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/probe_out_modified_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.059ns (43.704%)  route 0.076ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.129ns (routing 0.155ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.171ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.129     1.898    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y93         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.957 r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=30, routed)          0.076     2.033    u0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X50Y92         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.310     2.226    u0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X50Y92         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism             -0.276     1.950    
    SLICE_X50Y92         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.012    u0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.738     1.212    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X49Y62         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.251 r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.037     1.288    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/Q[2]
    SLICE_X49Y62         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.841     1.463    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X49Y62         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism             -0.244     1.218    
    SLICE_X49Y62         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.265    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.082ns (48.235%)  route 0.088ns (51.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.109ns (routing 0.155ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.171ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.109     1.878    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X47Y79         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.937 f  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.066     2.003    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[3]
    SLICE_X48Y79         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     2.026 r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[14]_i_1__5/O
                         net (fo=1, routed)           0.022     2.048    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[14]_i_1__5_n_0
    SLICE_X48Y79         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.273     2.189    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X48Y79         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.223     1.965    
    SLICE_X48Y79         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.025    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.080ns (39.801%)  route 0.121ns (60.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.131ns (routing 0.155ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.171ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.131     1.900    u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X55Y85         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.958 f  u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]/Q
                         net (fo=22, routed)          0.099     2.057    u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]
    SLICE_X56Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     2.079 r  u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[6]_i_1/O
                         net (fo=1, routed)           0.022     2.101    u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[6]
    SLICE_X56Y85         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.325     2.241    u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X56Y85         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[6]/C
                         clock pessimism             -0.223     2.018    
    SLICE_X56Y85         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.078    u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.081ns (47.368%)  route 0.090ns (52.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.109ns (routing 0.155ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.171ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     0.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.109     1.878    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X47Y79         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.937 f  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.066     2.003    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[3]
    SLICE_X48Y79         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     2.025 r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[13]_i_1__5/O
                         net (fo=1, routed)           0.024     2.049    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[13]_i_1__5_n_0
    SLICE_X48Y79         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.273     2.189    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X48Y79         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.223     1.965    
    SLICE_X48Y79         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.025    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.736ns (routing 0.096ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.736     1.210    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_o
    SLICE_X50Y67         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.249 r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.039     1.288    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/Q[8]
    SLICE_X50Y67         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.836     1.458    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_o
    SLICE_X50Y67         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[7]/C
                         clock pessimism             -0.241     1.216    
    SLICE_X50Y67         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.262    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/parallel_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.724ns (routing 0.096ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.724     1.198    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X47Y66         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.237 r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[5]/Q
                         net (fo=2, routed)           0.039     1.276    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/Q[5]
    SLICE_X47Y66         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.824     1.446    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X47Y66         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[4]/C
                         clock pessimism             -0.241     1.204    
    SLICE_X47Y66         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.250    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.721ns (routing 0.096ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.108ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.721     1.195    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X47Y64         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.234 r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.039     1.273    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/Q[1]
    SLICE_X47Y64         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.821     1.443    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X47Y64         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[0]/C
                         clock pessimism             -0.241     1.201    
    SLICE_X47Y64         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.247    u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X1Y9   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X2Y11  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X2Y16  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X2Y19  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X1Y6   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X1Y13  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X1Y16  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X2Y17  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X1Y7   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X1Y8   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y16  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y6   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y16  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y14  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y11  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y15  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y14  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y11  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y11  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y18  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y6   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y8   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y9   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y16  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y19  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y13  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y16  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y8   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y17  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y15  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.430ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.595ns  (logic 0.079ns (13.277%)  route 0.516ns (86.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X46Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.516     0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X46Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X46Y100        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.575ns  (logic 0.079ns (13.739%)  route 0.496ns (86.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X44Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.496     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X44Y100        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.502ns  (logic 0.079ns (15.737%)  route 0.423ns (84.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X55Y101        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.423     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X55Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y101        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.456ns  (logic 0.080ns (17.544%)  route 0.376ns (82.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X46Y100        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.376     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X46Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X46Y100        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.410ns  (logic 0.080ns (19.512%)  route 0.330ns (80.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X54Y103        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.330     0.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X55Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y103        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.401ns  (logic 0.079ns (19.701%)  route 0.322ns (80.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X46Y99         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.322     0.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X46Y99         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.398ns  (logic 0.078ns (19.598%)  route 0.320ns (80.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X54Y103        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.320     0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X55Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y103        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.278ns  (logic 0.079ns (28.417%)  route 0.199ns (71.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X55Y101        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.199     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X55Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y101        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  4.747    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack       49.274ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.274ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.751ns  (logic 0.079ns (10.519%)  route 0.672ns (89.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X46Y99         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.672     0.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X46Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X46Y99         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                 49.274    

Slack (MET) :             49.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.517ns  (logic 0.081ns (15.667%)  route 0.436ns (84.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y100        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.436     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X44Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y100        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 49.508    

Slack (MET) :             49.529ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.496ns  (logic 0.081ns (16.331%)  route 0.415ns (83.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X55Y101        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.415     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X55Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y101        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 49.529    

Slack (MET) :             49.554ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.471ns  (logic 0.076ns (16.136%)  route 0.395ns (83.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X54Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.395     0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X55Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y100        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                 49.554    

Slack (MET) :             49.559ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.466ns  (logic 0.079ns (16.953%)  route 0.387ns (83.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X55Y101        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.387     0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X55Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y101        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                 49.559    

Slack (MET) :             49.577ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X46Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.369     0.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X46Y100        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                 49.577    

Slack (MET) :             49.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.202     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X44Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y100        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 49.744    

Slack (MET) :             49.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.235ns  (logic 0.079ns (33.617%)  route 0.156ns (66.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X54Y100        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.156     0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X55Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y100        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                 49.790    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.777ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.329ns (16.599%)  route 1.653ns (83.401%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 52.773 - 50.000 ) 
    Source Clock Delay      (SCD):    7.270ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.523ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.478ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.387     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.278     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.666     9.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.202    52.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.357    57.130    
                         clock uncertainty           -0.035    57.095    
    SLICE_X49Y111        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    57.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.029    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 47.777    

Slack (MET) :             47.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.329ns (16.906%)  route 1.617ns (83.094%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 52.772 - 50.000 ) 
    Source Clock Delay      (SCD):    7.270ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.523ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.478ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.387     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.278     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.630     9.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.201    52.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.357    57.129    
                         clock uncertainty           -0.035    57.094    
    SLICE_X49Y110        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    57.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.028    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                 47.812    

Slack (MET) :             47.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.329ns (16.915%)  route 1.616ns (83.085%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 52.774 - 50.000 ) 
    Source Clock Delay      (SCD):    7.270ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.523ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.478ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.387     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.278     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.629     9.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.203    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.357    57.131    
                         clock uncertainty           -0.035    57.096    
    SLICE_X49Y110        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 47.815    

Slack (MET) :             47.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.329ns (16.915%)  route 1.616ns (83.085%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 52.774 - 50.000 ) 
    Source Clock Delay      (SCD):    7.270ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.523ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.478ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.387     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.278     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.629     9.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.203    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.357    57.131    
                         clock uncertainty           -0.035    57.096    
    SLICE_X49Y110        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    57.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 47.815    

Slack (MET) :             47.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.329ns (16.915%)  route 1.616ns (83.085%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 52.774 - 50.000 ) 
    Source Clock Delay      (SCD):    7.270ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.523ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.478ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.387     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.278     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.629     9.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.203    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.357    57.131    
                         clock uncertainty           -0.035    57.096    
    SLICE_X49Y110        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    57.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 47.815    

Slack (MET) :             47.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.329ns (16.915%)  route 1.616ns (83.085%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 52.774 - 50.000 ) 
    Source Clock Delay      (SCD):    7.270ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.523ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.478ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.387     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.278     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.629     9.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.203    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.357    57.131    
                         clock uncertainty           -0.035    57.096    
    SLICE_X49Y110        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    57.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 47.815    

Slack (MET) :             47.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.329ns (16.915%)  route 1.616ns (83.085%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 52.774 - 50.000 ) 
    Source Clock Delay      (SCD):    7.270ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.523ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.478ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.387     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.278     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.629     9.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.203    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.357    57.131    
                         clock uncertainty           -0.035    57.096    
    SLICE_X49Y110        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    57.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 47.815    

Slack (MET) :             47.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.329ns (16.915%)  route 1.616ns (83.085%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 52.774 - 50.000 ) 
    Source Clock Delay      (SCD):    7.270ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.523ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.478ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.387     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.278     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.629     9.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.203    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.357    57.131    
                         clock uncertainty           -0.035    57.096    
    SLICE_X49Y110        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    57.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 47.815    

Slack (MET) :             47.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.329ns (16.915%)  route 1.616ns (83.085%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 52.774 - 50.000 ) 
    Source Clock Delay      (SCD):    7.270ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.523ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.478ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.387     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.278     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.629     9.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.203    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.357    57.131    
                         clock uncertainty           -0.035    57.096    
    SLICE_X49Y110        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    57.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 47.815    

Slack (MET) :             47.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.329ns (16.915%)  route 1.616ns (83.085%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 52.774 - 50.000 ) 
    Source Clock Delay      (SCD):    7.270ns
    Clock Pessimism Removal (CPR):    4.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.523ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.478ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.555     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.387     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.278     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y163        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.709     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y162        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.629     9.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.082    51.547    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.203    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.357    57.131    
                         clock uncertainty           -0.035    57.096    
    SLICE_X49Y110        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    57.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 47.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.269ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.756ns (routing 0.287ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.317ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.756     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.869     6.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X55Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -4.155     2.114    
    SLICE_X55Y102        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.269ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.756ns (routing 0.287ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.317ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.756     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.869     6.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X55Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -4.155     2.114    
    SLICE_X55Y102        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.269ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.756ns (routing 0.287ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.317ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.756     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X55Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.869     6.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X55Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -4.155     2.114    
    SLICE_X55Y102        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.269ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.756ns (routing 0.287ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.317ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.756     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X55Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.869     6.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X55Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -4.155     2.114    
    SLICE_X55Y102        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.265ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.756ns (routing 0.287ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.317ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.756     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.865     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X55Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.155     2.110    
    SLICE_X55Y102        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.265ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.756ns (routing 0.287ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.317ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.756     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.865     6.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X55Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -4.155     2.110    
    SLICE_X55Y102        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.270ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.756ns (routing 0.287ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.317ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.756     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.870     6.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -4.155     2.115    
    SLICE_X54Y102        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.270ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.756ns (routing 0.287ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.317ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.756     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.870     6.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -4.155     2.115    
    SLICE_X54Y102        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.270ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.756ns (routing 0.287ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.317ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.756     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.870     6.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -4.155     2.115    
    SLICE_X54Y102        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.270ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    4.155ns
  Clock Net Delay (Source):      0.756ns (routing 0.287ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.317ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.756     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.081     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.870     6.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -4.155     2.115    
    SLICE_X54Y102        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.077ns (4.370%)  route 1.685ns (95.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 4.977 - 3.200 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.871ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.782ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.893     2.135    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.212 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         1.685     3.897    packet_rec_m0/rst
    SLICE_X44Y58         FDCE                                         f  packet_rec_m0/packet_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.565     4.977    packet_rec_m0/rx_clk
    SLICE_X44Y58         FDCE                                         r  packet_rec_m0/packet_cnt_reg[0]/C
                         clock pessimism              0.119     5.096    
                         clock uncertainty           -0.046     5.050    
    SLICE_X44Y58         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     4.984    packet_rec_m0/packet_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.077ns (4.370%)  route 1.685ns (95.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 4.977 - 3.200 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.871ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.782ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.893     2.135    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.212 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         1.685     3.897    packet_rec_m0/rst
    SLICE_X44Y58         FDCE                                         f  packet_rec_m0/packet_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.565     4.977    packet_rec_m0/rx_clk
    SLICE_X44Y58         FDCE                                         r  packet_rec_m0/packet_cnt_reg[1]/C
                         clock pessimism              0.119     5.096    
                         clock uncertainty           -0.046     5.050    
    SLICE_X44Y58         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     4.984    packet_rec_m0/packet_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.077ns (4.370%)  route 1.685ns (95.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 4.977 - 3.200 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.871ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.782ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.893     2.135    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.212 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         1.685     3.897    packet_rec_m0/rst
    SLICE_X44Y58         FDCE                                         f  packet_rec_m0/packet_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.565     4.977    packet_rec_m0/rx_clk
    SLICE_X44Y58         FDCE                                         r  packet_rec_m0/packet_cnt_reg[2]/C
                         clock pessimism              0.119     5.096    
                         clock uncertainty           -0.046     5.050    
    SLICE_X44Y58         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     4.984    packet_rec_m0/packet_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.077ns (4.370%)  route 1.685ns (95.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 4.977 - 3.200 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.871ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.782ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.893     2.135    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.212 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         1.685     3.897    packet_rec_m0/rst
    SLICE_X44Y58         FDCE                                         f  packet_rec_m0/packet_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.565     4.977    packet_rec_m0/rx_clk
    SLICE_X44Y58         FDCE                                         r  packet_rec_m0/packet_cnt_reg[3]/C
                         clock pessimism              0.119     5.096    
                         clock uncertainty           -0.046     5.050    
    SLICE_X44Y58         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     4.984    packet_rec_m0/packet_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.077ns (4.373%)  route 1.684ns (95.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 4.979 - 3.200 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.871ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.782ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.893     2.135    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.212 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         1.684     3.896    packet_rec_m0/rst
    SLICE_X44Y58         FDCE                                         f  packet_rec_m0/packet_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.567     4.979    packet_rec_m0/rx_clk
    SLICE_X44Y58         FDCE                                         r  packet_rec_m0/packet_cnt_reg[4]/C
                         clock pessimism              0.119     5.098    
                         clock uncertainty           -0.046     5.052    
    SLICE_X44Y58         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     4.986    packet_rec_m0/packet_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.077ns (4.373%)  route 1.684ns (95.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 4.979 - 3.200 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.871ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.782ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.893     2.135    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.212 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         1.684     3.896    packet_rec_m0/rst
    SLICE_X44Y58         FDCE                                         f  packet_rec_m0/packet_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.567     4.979    packet_rec_m0/rx_clk
    SLICE_X44Y58         FDCE                                         r  packet_rec_m0/packet_cnt_reg[5]/C
                         clock pessimism              0.119     5.098    
                         clock uncertainty           -0.046     5.052    
    SLICE_X44Y58         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     4.986    packet_rec_m0/packet_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.077ns (4.373%)  route 1.684ns (95.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 4.979 - 3.200 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.871ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.782ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.893     2.135    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.212 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         1.684     3.896    packet_rec_m0/rst
    SLICE_X44Y58         FDCE                                         f  packet_rec_m0/packet_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.567     4.979    packet_rec_m0/rx_clk
    SLICE_X44Y58         FDCE                                         r  packet_rec_m0/packet_cnt_reg[6]/C
                         clock pessimism              0.119     5.098    
                         clock uncertainty           -0.046     5.052    
    SLICE_X44Y58         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     4.986    packet_rec_m0/packet_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.077ns (4.373%)  route 1.684ns (95.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 4.979 - 3.200 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.871ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.782ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.893     2.135    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.212 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         1.684     3.896    packet_rec_m0/rst
    SLICE_X44Y58         FDCE                                         f  packet_rec_m0/packet_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.567     4.979    packet_rec_m0/rx_clk
    SLICE_X44Y58         FDCE                                         r  packet_rec_m0/packet_cnt_reg[7]/C
                         clock pessimism              0.119     5.098    
                         clock uncertainty           -0.046     5.052    
    SLICE_X44Y58         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     4.986    packet_rec_m0/packet_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.077ns (4.540%)  route 1.619ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 4.977 - 3.200 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.871ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.782ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.893     2.135    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.212 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         1.619     3.831    packet_rec_m0/rst
    SLICE_X44Y59         FDCE                                         f  packet_rec_m0/packet_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.565     4.977    packet_rec_m0/rx_clk
    SLICE_X44Y59         FDCE                                         r  packet_rec_m0/packet_cnt_reg[10]/C
                         clock pessimism              0.119     5.096    
                         clock uncertainty           -0.046     5.050    
    SLICE_X44Y59         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     4.984    packet_rec_m0/packet_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.077ns (4.540%)  route 1.619ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 4.977 - 3.200 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.871ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.782ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.893     2.135    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.212 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         1.619     3.831    packet_rec_m0/rst
    SLICE_X44Y59         FDCE                                         f  packet_rec_m0/packet_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     3.298    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.412 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.565     4.977    packet_rec_m0/rx_clk
    SLICE_X44Y59         FDCE                                         r  packet_rec_m0/packet_cnt_reg[11]/C
                         clock pessimism              0.119     5.096    
                         clock uncertainty           -0.046     5.050    
    SLICE_X44Y59         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     4.984    packet_rec_m0/packet_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  1.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/last_sequence_number_reg[31]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.038ns (10.795%)  route 0.314ns (89.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.043ns (routing 0.483ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.546ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.043     1.189    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         0.314     1.541    packet_rec_m0/rst
    SLICE_X59Y76         FDCE                                         f  packet_rec_m0/last_sequence_number_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.195     1.362    packet_rec_m0/rx_clk
    SLICE_X59Y76         FDCE                                         r  packet_rec_m0/last_sequence_number_reg[31]/C
                         clock pessimism             -0.112     1.250    
    SLICE_X59Y76         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.230    packet_rec_m0/last_sequence_number_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m1/last_sequence_number_reg[10]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.043ns (routing 0.483ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.546ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.043     1.189    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         0.320     1.547    packet_rec_m1/rst
    SLICE_X59Y68         FDCE                                         f  packet_rec_m1/last_sequence_number_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.189     1.356    packet_rec_m1/rx_clk
    SLICE_X59Y68         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[10]/C
                         clock pessimism             -0.112     1.244    
    SLICE_X59Y68         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.224    packet_rec_m1/last_sequence_number_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m1/last_sequence_number_reg[13]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.043ns (routing 0.483ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.546ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.043     1.189    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         0.320     1.547    packet_rec_m1/rst
    SLICE_X59Y68         FDCE                                         f  packet_rec_m1/last_sequence_number_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.189     1.356    packet_rec_m1/rx_clk
    SLICE_X59Y68         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[13]/C
                         clock pessimism             -0.112     1.244    
    SLICE_X59Y68         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.224    packet_rec_m1/last_sequence_number_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m1/last_sequence_number_reg[15]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.043ns (routing 0.483ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.546ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.043     1.189    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         0.320     1.547    packet_rec_m1/rst
    SLICE_X59Y68         FDCE                                         f  packet_rec_m1/last_sequence_number_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.189     1.356    packet_rec_m1/rx_clk
    SLICE_X59Y68         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[15]/C
                         clock pessimism             -0.112     1.244    
    SLICE_X59Y68         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.224    packet_rec_m1/last_sequence_number_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m1/last_sequence_number_reg[16]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.043ns (routing 0.483ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.546ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.043     1.189    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         0.320     1.547    packet_rec_m1/rst
    SLICE_X59Y69         FDCE                                         f  packet_rec_m1/last_sequence_number_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.189     1.356    packet_rec_m1/rx_clk
    SLICE_X59Y69         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[16]/C
                         clock pessimism             -0.112     1.244    
    SLICE_X59Y69         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.224    packet_rec_m1/last_sequence_number_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m1/last_sequence_number_reg[17]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.043ns (routing 0.483ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.546ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.043     1.189    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         0.320     1.547    packet_rec_m1/rst
    SLICE_X59Y68         FDCE                                         f  packet_rec_m1/last_sequence_number_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.189     1.356    packet_rec_m1/rx_clk
    SLICE_X59Y68         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[17]/C
                         clock pessimism             -0.112     1.244    
    SLICE_X59Y68         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.224    packet_rec_m1/last_sequence_number_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m1/last_sequence_number_reg[23]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.043ns (routing 0.483ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.546ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.043     1.189    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         0.320     1.547    packet_rec_m1/rst
    SLICE_X59Y69         FDCE                                         f  packet_rec_m1/last_sequence_number_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.189     1.356    packet_rec_m1/rx_clk
    SLICE_X59Y69         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[23]/C
                         clock pessimism             -0.112     1.244    
    SLICE_X59Y69         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.224    packet_rec_m1/last_sequence_number_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m1/last_sequence_number_reg[29]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.043ns (routing 0.483ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.546ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.043     1.189    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         0.320     1.547    packet_rec_m1/rst
    SLICE_X59Y69         FDCE                                         f  packet_rec_m1/last_sequence_number_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.189     1.356    packet_rec_m1/rx_clk
    SLICE_X59Y69         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[29]/C
                         clock pessimism             -0.112     1.244    
    SLICE_X59Y69         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.224    packet_rec_m1/last_sequence_number_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m1/last_sequence_number_reg[30]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.043ns (routing 0.483ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.546ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.043     1.189    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         0.320     1.547    packet_rec_m1/rst
    SLICE_X59Y69         FDCE                                         f  packet_rec_m1/last_sequence_number_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.189     1.356    packet_rec_m1/rx_clk
    SLICE_X59Y69         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[30]/C
                         clock pessimism             -0.112     1.244    
    SLICE_X59Y69         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.224    packet_rec_m1/last_sequence_number_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m1/last_sequence_number_reg[31]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.043ns (routing 0.483ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.546ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.043     1.189    rx_reset_m0/U0/slowest_sync_clk
    SLICE_X58Y94         FDRE                                         r  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 f  rx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=390, routed)         0.320     1.547    packet_rec_m1/rst
    SLICE_X59Y69         FDCE                                         f  packet_rec_m1/last_sequence_number_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y31        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=1975, routed)        1.189     1.356    packet_rec_m1/rx_clk
    SLICE_X59Y69         FDCE                                         r  packet_rec_m1/last_sequence_number_reg[31]/C
                         clock pessimism             -0.112     1.244    
    SLICE_X59Y69         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.224    packet_rec_m1/last_sequence_number_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.323    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.079ns (6.583%)  route 1.121ns (93.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 6.915 - 5.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.155ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.307     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.121     3.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.146     6.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.223     7.139    
                         clock uncertainty           -0.035     7.103    
    SLICE_X51Y103        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          7.037    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.079ns (6.583%)  route 1.121ns (93.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 6.915 - 5.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.155ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.307     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.121     3.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.146     6.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.223     7.139    
                         clock uncertainty           -0.035     7.103    
    SLICE_X51Y103        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          7.037    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.079ns (6.583%)  route 1.121ns (93.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 6.915 - 5.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.155ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.307     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.121     3.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.146     6.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.223     7.139    
                         clock uncertainty           -0.035     7.103    
    SLICE_X51Y103        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          7.037    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.079ns (7.322%)  route 1.000ns (92.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 6.873 - 5.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.155ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.307     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.000     3.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.104     6.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.223     7.097    
                         clock uncertainty           -0.035     7.061    
    SLICE_X47Y105        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          6.995    
                         arrival time                          -3.302    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.079ns (7.322%)  route 1.000ns (92.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 6.873 - 5.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.155ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.307     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.000     3.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.104     6.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism              0.223     7.097    
                         clock uncertainty           -0.035     7.061    
    SLICE_X47Y105        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                          6.995    
                         arrival time                          -3.302    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.079ns (8.522%)  route 0.848ns (91.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 6.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.155ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.307     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.848     3.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.111     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.223     7.104    
                         clock uncertainty           -0.035     7.068    
    SLICE_X48Y103        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     7.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.079ns (8.522%)  route 0.848ns (91.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 6.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.155ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.307     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.848     3.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.111     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.223     7.104    
                         clock uncertainty           -0.035     7.068    
    SLICE_X48Y103        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     7.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.079ns (8.522%)  route 0.848ns (91.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 6.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.155ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.307     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.848     3.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.111     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.223     7.104    
                         clock uncertainty           -0.035     7.068    
    SLICE_X48Y103        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     7.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.079ns (8.522%)  route 0.848ns (91.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 6.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.155ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.307     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.848     3.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.111     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.223     7.104    
                         clock uncertainty           -0.035     7.068    
    SLICE_X48Y103        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     7.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.079ns (8.522%)  route 0.848ns (91.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 6.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.155ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.515     0.515 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.565    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.888    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.307     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X52Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.848     3.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.418     5.418 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.458    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.458 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.745    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        1.111     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.223     7.104    
                         clock uncertainty           -0.035     7.068    
    SLICE_X48Y103        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     7.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                  3.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.729ns (routing 0.096ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.108ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.729     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.243 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.846     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.231     1.237    
    SLICE_X57Y101        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      0.734ns (routing 0.096ns, distribution 0.638ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.108ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.734     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.094     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X50Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.843     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X50Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.230     1.235    
    SLICE_X50Y103        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.108ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.702     1.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.093     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.804     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.228     1.197    
    SLICE_X44Y100        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.108ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.702     1.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.093     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.804     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.228     1.197    
    SLICE_X44Y100        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.108ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.702     1.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.093     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.804     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.228     1.197    
    SLICE_X44Y100        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.108ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.702     1.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.093     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.804     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.228     1.197    
    SLICE_X44Y100        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.108ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.702     1.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.093     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X44Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.804     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.228     1.197    
    SLICE_X44Y100        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.910%)  route 0.139ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.108ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.702     1.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.139     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X47Y99         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.816     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X47Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.197     1.240    
    SLICE_X47Y99         FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.910%)  route 0.139ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.108ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.702     1.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.139     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X47Y99         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.816     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X47Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.197     1.240    
    SLICE_X47Y99         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.910%)  route 0.139ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.108ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.702     1.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.139     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X47Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_clk_ibufgds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    gt_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  gt_exdes_m0/bufg_clk_freerun_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3051, routed)        0.816     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.197     1.240    
    SLICE_X47Y99         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/sequence_number_reg[16]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.079ns (7.010%)  route 1.048ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 4.691 - 3.200 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.565ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.510ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.422     1.665    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.744 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         1.048     2.792    packet_send_m0/peripheral_reset[0]
    SLICE_X58Y64         FDCE                                         f  packet_send_m0/sequence_number_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.278     4.691    packet_send_m0/CLK
    SLICE_X58Y64         FDCE                                         r  packet_send_m0/sequence_number_reg[16]/C
                         clock pessimism              0.124     4.815    
                         clock uncertainty           -0.046     4.769    
    SLICE_X58Y64         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     4.703    packet_send_m0/sequence_number_reg[16]
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/sequence_number_reg[17]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.079ns (7.010%)  route 1.048ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 4.691 - 3.200 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.565ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.510ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.422     1.665    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.744 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         1.048     2.792    packet_send_m0/peripheral_reset[0]
    SLICE_X58Y64         FDCE                                         f  packet_send_m0/sequence_number_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.278     4.691    packet_send_m0/CLK
    SLICE_X58Y64         FDCE                                         r  packet_send_m0/sequence_number_reg[17]/C
                         clock pessimism              0.124     4.815    
                         clock uncertainty           -0.046     4.769    
    SLICE_X58Y64         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     4.703    packet_send_m0/sequence_number_reg[17]
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/sequence_number_reg[18]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.079ns (7.010%)  route 1.048ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 4.691 - 3.200 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.565ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.510ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.422     1.665    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.744 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         1.048     2.792    packet_send_m0/peripheral_reset[0]
    SLICE_X58Y64         FDCE                                         f  packet_send_m0/sequence_number_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.278     4.691    packet_send_m0/CLK
    SLICE_X58Y64         FDCE                                         r  packet_send_m0/sequence_number_reg[18]/C
                         clock pessimism              0.124     4.815    
                         clock uncertainty           -0.046     4.769    
    SLICE_X58Y64         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     4.703    packet_send_m0/sequence_number_reg[18]
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/sequence_number_reg[19]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.079ns (7.010%)  route 1.048ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 4.691 - 3.200 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.565ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.510ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.422     1.665    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.744 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         1.048     2.792    packet_send_m0/peripheral_reset[0]
    SLICE_X58Y64         FDCE                                         f  packet_send_m0/sequence_number_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.278     4.691    packet_send_m0/CLK
    SLICE_X58Y64         FDCE                                         r  packet_send_m0/sequence_number_reg[19]/C
                         clock pessimism              0.124     4.815    
                         clock uncertainty           -0.046     4.769    
    SLICE_X58Y64         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     4.703    packet_send_m0/sequence_number_reg[19]
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/sequence_number_reg[20]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.079ns (7.028%)  route 1.045ns (92.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 4.690 - 3.200 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.565ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.510ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.422     1.665    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.744 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         1.045     2.789    packet_send_m0/peripheral_reset[0]
    SLICE_X58Y64         FDCE                                         f  packet_send_m0/sequence_number_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.277     4.690    packet_send_m0/CLK
    SLICE_X58Y64         FDCE                                         r  packet_send_m0/sequence_number_reg[20]/C
                         clock pessimism              0.124     4.814    
                         clock uncertainty           -0.046     4.768    
    SLICE_X58Y64         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     4.702    packet_send_m0/sequence_number_reg[20]
  -------------------------------------------------------------------
                         required time                          4.702    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/sequence_number_reg[21]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.079ns (7.028%)  route 1.045ns (92.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 4.690 - 3.200 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.565ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.510ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.422     1.665    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.744 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         1.045     2.789    packet_send_m0/peripheral_reset[0]
    SLICE_X58Y64         FDCE                                         f  packet_send_m0/sequence_number_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.277     4.690    packet_send_m0/CLK
    SLICE_X58Y64         FDCE                                         r  packet_send_m0/sequence_number_reg[21]/C
                         clock pessimism              0.124     4.814    
                         clock uncertainty           -0.046     4.768    
    SLICE_X58Y64         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     4.702    packet_send_m0/sequence_number_reg[21]
  -------------------------------------------------------------------
                         required time                          4.702    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/sequence_number_reg[22]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.079ns (7.028%)  route 1.045ns (92.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 4.690 - 3.200 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.565ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.510ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.422     1.665    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.744 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         1.045     2.789    packet_send_m0/peripheral_reset[0]
    SLICE_X58Y64         FDCE                                         f  packet_send_m0/sequence_number_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.277     4.690    packet_send_m0/CLK
    SLICE_X58Y64         FDCE                                         r  packet_send_m0/sequence_number_reg[22]/C
                         clock pessimism              0.124     4.814    
                         clock uncertainty           -0.046     4.768    
    SLICE_X58Y64         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     4.702    packet_send_m0/sequence_number_reg[22]
  -------------------------------------------------------------------
                         required time                          4.702    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/sequence_number_reg[23]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.079ns (7.028%)  route 1.045ns (92.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 4.690 - 3.200 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.565ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.510ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.422     1.665    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.744 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         1.045     2.789    packet_send_m0/peripheral_reset[0]
    SLICE_X58Y64         FDCE                                         f  packet_send_m0/sequence_number_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.277     4.690    packet_send_m0/CLK
    SLICE_X58Y64         FDCE                                         r  packet_send_m0/sequence_number_reg[23]/C
                         clock pessimism              0.124     4.814    
                         clock uncertainty           -0.046     4.768    
    SLICE_X58Y64         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     4.702    packet_send_m0/sequence_number_reg[23]
  -------------------------------------------------------------------
                         required time                          4.702    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[16]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.079ns (7.104%)  route 1.033ns (92.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 4.684 - 3.200 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.565ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.510ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.422     1.665    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.744 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         1.033     2.777    packet_send_m0/peripheral_reset[0]
    SLICE_X59Y64         FDCE                                         f  packet_send_m0/gt_tx_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.271     4.684    packet_send_m0/CLK
    SLICE_X59Y64         FDCE                                         r  packet_send_m0/gt_tx_data_reg[16]/C
                         clock pessimism              0.124     4.808    
                         clock uncertainty           -0.046     4.762    
    SLICE_X59Y64         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     4.696    packet_send_m0/gt_tx_data_reg[16]
  -------------------------------------------------------------------
                         required time                          4.696    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[19]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.079ns (7.104%)  route 1.033ns (92.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 4.684 - 3.200 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.565ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.510ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.422     1.665    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.744 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         1.033     2.777    packet_send_m0/peripheral_reset[0]
    SLICE_X59Y64         FDCE                                         f  packet_send_m0/gt_tx_data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     3.200 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     3.299    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.413 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         1.271     4.684    packet_send_m0/CLK
    SLICE_X59Y64         FDCE                                         r  packet_send_m0/gt_tx_data_reg[19]/C
                         clock pessimism              0.124     4.808    
                         clock uncertainty           -0.046     4.762    
    SLICE_X59Y64         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     4.696    packet_send_m0/gt_tx_data_reg[19]
  -------------------------------------------------------------------
                         required time                          4.696    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  1.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[10]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.039ns (13.495%)  route 0.250ns (86.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.351ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.787     0.933    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.972 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         0.250     1.222    packet_send_m0/peripheral_reset[0]
    SLICE_X55Y63         FDCE                                         f  packet_send_m0/check_sum_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.905     1.072    packet_send_m0/CLK
    SLICE_X55Y63         FDCE                                         r  packet_send_m0/check_sum_reg[10]/C
                         clock pessimism             -0.086     0.986    
    SLICE_X55Y63         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.966    packet_send_m0/check_sum_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[13]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.039ns (14.234%)  route 0.235ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.351ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.787     0.933    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.972 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         0.235     1.207    packet_send_m0/peripheral_reset[0]
    SLICE_X57Y63         FDCE                                         f  packet_send_m0/gt_tx_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.909     1.076    packet_send_m0/CLK
    SLICE_X57Y63         FDCE                                         r  packet_send_m0/gt_tx_data_reg[13]/C
                         clock pessimism             -0.115     0.961    
    SLICE_X57Y63         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.941    packet_send_m0/gt_tx_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[9]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.039ns (14.234%)  route 0.235ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.351ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.787     0.933    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.972 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         0.235     1.207    packet_send_m0/peripheral_reset[0]
    SLICE_X57Y63         FDCE                                         f  packet_send_m0/gt_tx_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.909     1.076    packet_send_m0/CLK
    SLICE_X57Y63         FDCE                                         r  packet_send_m0/gt_tx_data_reg[9]/C
                         clock pessimism             -0.115     0.961    
    SLICE_X57Y63         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.941    packet_send_m0/gt_tx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[11]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.039ns (14.234%)  route 0.235ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.351ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.787     0.933    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.972 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         0.235     1.207    packet_send_m0/peripheral_reset[0]
    SLICE_X57Y63         FDCE                                         f  packet_send_m0/check_sum_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.905     1.072    packet_send_m0/CLK
    SLICE_X57Y63         FDCE                                         r  packet_send_m0/check_sum_reg[11]/C
                         clock pessimism             -0.115     0.957    
    SLICE_X57Y63         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.937    packet_send_m0/check_sum_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[15]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.039ns (14.234%)  route 0.235ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.351ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.787     0.933    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.972 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         0.235     1.207    packet_send_m0/peripheral_reset[0]
    SLICE_X57Y63         FDCE                                         f  packet_send_m0/check_sum_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.905     1.072    packet_send_m0/CLK
    SLICE_X57Y63         FDCE                                         r  packet_send_m0/check_sum_reg[15]/C
                         clock pessimism             -0.115     0.957    
    SLICE_X57Y63         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.937    packet_send_m0/check_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[17]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.039ns (14.234%)  route 0.235ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.351ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.787     0.933    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.972 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         0.235     1.207    packet_send_m0/peripheral_reset[0]
    SLICE_X57Y63         FDCE                                         f  packet_send_m0/check_sum_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.905     1.072    packet_send_m0/CLK
    SLICE_X57Y63         FDCE                                         r  packet_send_m0/check_sum_reg[17]/C
                         clock pessimism             -0.115     0.957    
    SLICE_X57Y63         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.937    packet_send_m0/check_sum_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[7]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.039ns (14.234%)  route 0.235ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.351ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.787     0.933    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.972 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         0.235     1.207    packet_send_m0/peripheral_reset[0]
    SLICE_X57Y63         FDCE                                         f  packet_send_m0/check_sum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.905     1.072    packet_send_m0/CLK
    SLICE_X57Y63         FDCE                                         r  packet_send_m0/check_sum_reg[7]/C
                         clock pessimism             -0.115     0.957    
    SLICE_X57Y63         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.937    packet_send_m0/check_sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[8]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.039ns (14.234%)  route 0.235ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.351ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.787     0.933    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.972 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         0.235     1.207    packet_send_m0/peripheral_reset[0]
    SLICE_X57Y63         FDCE                                         f  packet_send_m0/check_sum_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.905     1.072    packet_send_m0/CLK
    SLICE_X57Y63         FDCE                                         r  packet_send_m0/check_sum_reg[8]/C
                         clock pessimism             -0.115     0.957    
    SLICE_X57Y63         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     0.937    packet_send_m0/check_sum_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[9]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.039ns (14.234%)  route 0.235ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.351ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.787     0.933    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.972 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         0.235     1.207    packet_send_m0/peripheral_reset[0]
    SLICE_X57Y63         FDCE                                         f  packet_send_m0/check_sum_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.905     1.072    packet_send_m0/CLK
    SLICE_X57Y63         FDCE                                         r  packet_send_m0/check_sum_reg[9]/C
                         clock pessimism             -0.115     0.957    
    SLICE_X57Y63         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.937    packet_send_m0/check_sum_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.039ns (12.621%)  route 0.270ns (87.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.351ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.787     0.933    tx_reset_m0/U0/slowest_sync_clk
    SLICE_X57Y79         FDRE                                         r  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.972 f  tx_reset_m0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=124, routed)         0.270     1.242    packet_send_m0/peripheral_reset[0]
    SLICE_X55Y62         FDCE                                         f  packet_send_m0/check_sum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=177, routed)         0.909     1.076    packet_send_m0/CLK
    SLICE_X55Y62         FDCE                                         r  packet_send_m0/check_sum_reg[0]/C
                         clock pessimism             -0.086     0.990    
    SLICE_X55Y62         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.970    packet_send_m0/check_sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.272    





