#--  Synopsys, Inc.
#--  Version L-2016.09M-G5
#--  Project file C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\BaseDesign_syn.prd
#--  Written on Mon Nov 27 10:34:43 2017

#
### Watch Implementation type ###
#
watch_impl -all
#
### Watch Implementation properties ###
#
watch_prop -clear
