

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Mon Aug 12 18:57:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1040|     1040|  5.200 us|  5.200 us|  1040|  1040|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     1038|     1038|        16|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     282|    194|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     156|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     438|    317|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |urem_10ns_7ns_6_14_1_U1  |urem_10ns_7ns_6_14_1  |        0|   0|  282|  194|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        0|   0|  282|  194|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_107_p2    |         +|   0|  0|  12|          11|           1|
    |add_ln19_fu_218_p2    |         +|   0|  0|  14|           6|           6|
    |icmp_ln18_fu_101_p2   |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_1_fu_173_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_2_fu_185_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_fu_179_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  46|          32|          24|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   11|         22|
    |conv11_i5_fu_58          |   9|          2|   16|         32|
    |j_fu_54                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln19_reg_266                   |   6|   0|    6|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv11_i5_fu_58                    |  16|   0|   16|          0|
    |j_1_reg_242                        |  11|   0|   11|          0|
    |j_fu_54                            |  11|   0|   11|          0|
    |rem_urem_reg_261                   |   6|   0|    6|          0|
    |zext_ln18_reg_256                  |  11|   0|   64|         53|
    |zext_ln18_reg_256                  |  64|  32|   64|         53|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 156|  32|  209|        106|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|A_address0  |  out|   10|   ap_memory|                              A|         array|
|A_ce0       |  out|    1|   ap_memory|                              A|         array|
|A_we0       |  out|    1|   ap_memory|                              A|         array|
|A_d0        |  out|   32|   ap_memory|                              A|         array|
|b_address0  |  out|   10|   ap_memory|                              b|         array|
|b_ce0       |  out|    1|   ap_memory|                              b|         array|
|b_we0       |  out|    1|   ap_memory|                              b|         array|
|b_d0        |  out|   10|   ap_memory|                              b|         array|
+------------+-----+-----+------------+-------------------------------+--------------+

