<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DFF_PC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DFF_PC.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DFF_PC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DFF_PC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DFF_PC.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DFF_PC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DFF_PC.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DFF_PC.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DFF_PC.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DFF_PC.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DFF_PC.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_PC.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DFF_PC.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DFF_PC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DFF_PC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DFF_PC.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DFF_PC.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DFF_PC.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DFF_PC.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DFF_PC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DFF_PC_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DFF_PC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DFF_PC_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DFF_PC_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DFF_PC_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DFF_PC_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DFF_PC_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DFF_PC_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DFF_PC_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DFF_PC_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DFF_PC_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DFF_PC_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DFF_PC_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_PC_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DFF_PC_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DFF_PC_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_PC_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DFF_PC_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_PC_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DFF_PC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1460711444" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1460711444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460711444" xil_pn:in_ck="-5652393707716580647" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460711444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF_PC.vhd"/>
      <outfile xil_pn:name="DFF_PC_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460711449" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1038745709491353619" xil_pn:start_ts="1460711449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460711449" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4357426227941626677" xil_pn:start_ts="1460711449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460711449" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-814396513572227682" xil_pn:start_ts="1460711449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460711449" xil_pn:in_ck="-5652393707716580647" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1460711449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF_PC.vhd"/>
      <outfile xil_pn:name="DFF_PC_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460711455" xil_pn:in_ck="-5652393707716580647" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1116859713127756573" xil_pn:start_ts="1460711449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DFF_PC_tb_beh.prj"/>
      <outfile xil_pn:name="DFF_PC_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1460711455" xil_pn:in_ck="7664113081899070694" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3084882776788861770" xil_pn:start_ts="1460711455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DFF_PC_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1458015939" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1458015939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458015939" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7311790111572988641" xil_pn:start_ts="1458015939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458015939" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-814396513572227682" xil_pn:start_ts="1458015939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458015939" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1458015939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458015939" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8128042561469816985" xil_pn:start_ts="1458015939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458015939" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1458015939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458015939" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1970129352170563480" xil_pn:start_ts="1458015939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458015948" xil_pn:in_ck="3257538735148402" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="6762905950635603080" xil_pn:start_ts="1458015939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DFF_PC.lso"/>
      <outfile xil_pn:name="DFF_PC.ngc"/>
      <outfile xil_pn:name="DFF_PC.ngr"/>
      <outfile xil_pn:name="DFF_PC.prj"/>
      <outfile xil_pn:name="DFF_PC.stx"/>
      <outfile xil_pn:name="DFF_PC.syr"/>
      <outfile xil_pn:name="DFF_PC.xst"/>
      <outfile xil_pn:name="DFF_PC_tb_beh.prj"/>
      <outfile xil_pn:name="DFF_PC_tb_stx_beh.prj"/>
      <outfile xil_pn:name="DFF_PC_vhdl.prj"/>
      <outfile xil_pn:name="DFF_PC_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1458015948" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3876923479005231548" xil_pn:start_ts="1458015948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458015954" xil_pn:in_ck="3257538735139656" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7984741161236056838" xil_pn:start_ts="1458015948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF_PC.bld"/>
      <outfile xil_pn:name="DFF_PC.ngd"/>
      <outfile xil_pn:name="DFF_PC_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1458015960" xil_pn:in_ck="3257538735139657" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-235656141811914689" xil_pn:start_ts="1458015954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF_PC.pcf"/>
      <outfile xil_pn:name="DFF_PC_map.map"/>
      <outfile xil_pn:name="DFF_PC_map.mrp"/>
      <outfile xil_pn:name="DFF_PC_map.ncd"/>
      <outfile xil_pn:name="DFF_PC_map.ngm"/>
      <outfile xil_pn:name="DFF_PC_map.xrpt"/>
      <outfile xil_pn:name="DFF_PC_summary.xml"/>
      <outfile xil_pn:name="DFF_PC_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1458015975" xil_pn:in_ck="7814084997054314210" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1458015960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF_PC.ncd"/>
      <outfile xil_pn:name="DFF_PC.pad"/>
      <outfile xil_pn:name="DFF_PC.par"/>
      <outfile xil_pn:name="DFF_PC.ptwx"/>
      <outfile xil_pn:name="DFF_PC.unroutes"/>
      <outfile xil_pn:name="DFF_PC.xpi"/>
      <outfile xil_pn:name="DFF_PC_pad.csv"/>
      <outfile xil_pn:name="DFF_PC_pad.txt"/>
      <outfile xil_pn:name="DFF_PC_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1458015975" xil_pn:in_ck="3257538735139525" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1458015971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF_PC.twr"/>
      <outfile xil_pn:name="DFF_PC.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
