@cmd_header design@
<h1>design - save, restore and reset current design</h1>
<pre>
    design -reset

Clear the current design.


    design -save &lt;name&gt;

Save the current design under the given name.


    design -stash &lt;name&gt;

Save the current design under the given name and then clear the current design.


    design -push

Push the current design to the stack and then clear the current design.


    design -pop

Reset the current design and pop the last design from the stack.


    design -load &lt;name&gt;

Reset the current design and load the design previously saved under the given
name.


    design -copy-from &lt;name&gt; [-as &lt;new_mod_name&gt;] &lt;selection&gt;

Copy modules from the specified design into the current one. The selection is
evaluated in the other design.


    design -copy-to &lt;name&gt; [-as &lt;new_mod_name&gt;] [selection]

Copy modules from the current design into the specified one.


    design -import &lt;name&gt; [-as &lt;new_top_name&gt;] [selection]

Import the specified design into the current design. The source design must
either have a selected top module or the selection must contain exactly one
module that is then used as top module for this command.


    design -reset-vlog

The Verilog front-end remembers defined macros and top-level declarations
between calls to 'read_verilog'. This command resets this memory.

</pre>
@footer@
