# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/CDB.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/FU_Arithmetic.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/FU_Logical.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/Issue.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC_RS_FU_A.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC_RS_FU_L.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/RF.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/RF_part.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/RS_Arithmetic.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/RS_Logical.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/RS_part.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/Reg_32bit.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/Reg_5bit.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/Tomatulo.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/RF_Bench.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/tb_MC_RS_FU_A.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Issue_Unit_Bench.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/CDB_Bench.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/bench_tesst.vhd" \
"../../../../Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/tb_ROB.vhd" \

# Do not sort compile order
nosort
