#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov  9 23:59:09 2025
# Process ID: 5032
# Current directory: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21260 C:\Users\siddh\FINALTEST\fpga_audio_visualiser-\ifdp_project.xpr
# Log file: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/vivado.log
# Journal file: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/imports/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 870.688 ; gain = 137.621
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 10 00:01:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/synth_1/runme.log
[Mon Nov 10 00:01:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183B9A8DCA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183B9A8DCA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183B9A8DCA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
close_hw
create_ip -name xfft -vendor xilinx.com -library ip -version 9.1 -module_name xfft_0 -dir c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip
set_property -dict [list CONFIG.transform_length {256} CONFIG.target_clock_frequency {100} CONFIG.implementation_options {pipelined_streaming_io} CONFIG.scaling_options {unscaled} CONFIG.aclken {true} CONFIG.aresetn {true} CONFIG.output_ordering {natural_order} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {1}] [get_ips xfft_0]
generate_target {instantiation_template} [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_0/xfft_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_0/xfft_0.xci]
generate_target all [get_files  c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_0/xfft_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_0'...
export_ip_user_files -of_objects [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_0/xfft_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_0/xfft_0.xci] -directory C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files -ipstatic_source_dir C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/modelsim} {questa=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/questa} {riviera=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/riviera} {activehdl=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name xfft -vendor xilinx.com -library ip -version 9.1 -module_name xfft_1 -dir c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip
set_property -dict [list CONFIG.transform_length {256} CONFIG.target_clock_frequency {100} CONFIG.implementation_options {pipelined_streaming_io} CONFIG.scaling_options {unscaled} CONFIG.aclken {true} CONFIG.aresetn {true} CONFIG.output_ordering {natural_order} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {1}] [get_ips xfft_1]
generate_target {instantiation_template} [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_1/xfft_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_1'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_1/xfft_1.xci]
generate_target all [get_files  c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_1/xfft_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_1'...
export_ip_user_files -of_objects [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_1/xfft_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/ip/xfft_1/xfft_1.xci] -directory C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files -ipstatic_source_dir C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/modelsim} {questa=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/questa} {riviera=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/riviera} {activehdl=C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 10 00:59:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/synth_1/runme.log
[Mon Nov 10 00:59:14 2025] Launched impl_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 10 01:20:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/synth_1/runme.log
[Mon Nov 10 01:20:38 2025] Launched impl_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/new/top_adhavan_debug.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sim_1/new/tb_top_adhavan.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/cmem_8.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/cmem_16.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/cmem_32.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/cmem_64.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/cmem_128.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/cmem_256.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/icmem_8.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/icmem_16.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/icmem_32.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/icmem_64.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/icmem_128.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim/icmem_256.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1770.109 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 10 01:51:59 2025] Launched synth_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/synth_1/runme.log
[Mon Nov 10 01:52:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1780.602 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
add_files -norecurse C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.srcs/sources_1/new/top_adhavan_simple_test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 10 02:03:39 2025] Launched synth_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/synth_1/runme.log
[Mon Nov 10 02:03:39 2025] Launched impl_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 10 02:17:39 2025] Launched synth_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/synth_1/runme.log
[Mon Nov 10 02:17:39 2025] Launched impl_1...
Run output will be captured here: C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8DCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/siddh/FINALTEST/fpga_audio_visualiser-/ifdp_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
