{"peripherals": [{"group": "GPIO", "name": "GPIOA", "interrupts": [], "registers": [{"reset": 671088640, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 603979776, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Lok Key"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 0, "size": 1, "name": "BR0", "description": "Port x Reset bit y"}, {"start": 1, "size": 1, "name": "BR1", "description": "Port x Reset bit y"}, {"start": 2, "size": 1, "name": "BR2", "description": "Port x Reset bit y"}, {"start": 3, "size": 1, "name": "BR3", "description": "Port x Reset bit y"}, {"start": 4, "size": 1, "name": "BR4", "description": "Port x Reset bit y"}, {"start": 5, "size": 1, "name": "BR5", "description": "Port x Reset bit y"}, {"start": 6, "size": 1, "name": "BR6", "description": "Port x Reset bit y"}, {"start": 7, "size": 1, "name": "BR7", "description": "Port x Reset bit y"}, {"start": 8, "size": 1, "name": "BR8", "description": "Port x Reset bit y"}, {"start": 9, "size": 1, "name": "BR9", "description": "Port x Reset bit y"}, {"start": 10, "size": 1, "name": "BR10", "description": "Port x Reset bit y"}, {"start": 11, "size": 1, "name": "BR11", "description": "Port x Reset bit y"}, {"start": 12, "size": 1, "name": "BR12", "description": "Port x Reset bit y"}, {"start": 13, "size": 1, "name": "BR13", "description": "Port x Reset bit y"}, {"start": 14, "size": 1, "name": "BR14", "description": "Port x Reset bit y"}, {"start": 15, "size": 1, "name": "BR15", "description": "Port x Reset bit y"}], "description": "Port bit reset register", "access": "write-only", "offset": 40, "size": 32}], "base": 1207959552, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOB", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bit 15"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bit 14"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bit 13"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bit 12"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bit 11"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bit 10"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bit 9"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bit 8"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bit 7"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bit 6"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bit 5"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bit 4"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bit 3"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bit 2"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bit 1"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bit 0"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Lok Key"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 0, "size": 1, "name": "BR0", "description": "Port x Reset bit y"}, {"start": 1, "size": 1, "name": "BR1", "description": "Port x Reset bit y"}, {"start": 2, "size": 1, "name": "BR2", "description": "Port x Reset bit y"}, {"start": 3, "size": 1, "name": "BR3", "description": "Port x Reset bit y"}, {"start": 4, "size": 1, "name": "BR4", "description": "Port x Reset bit y"}, {"start": 5, "size": 1, "name": "BR5", "description": "Port x Reset bit y"}, {"start": 6, "size": 1, "name": "BR6", "description": "Port x Reset bit y"}, {"start": 7, "size": 1, "name": "BR7", "description": "Port x Reset bit y"}, {"start": 8, "size": 1, "name": "BR8", "description": "Port x Reset bit y"}, {"start": 9, "size": 1, "name": "BR9", "description": "Port x Reset bit y"}, {"start": 10, "size": 1, "name": "BR10", "description": "Port x Reset bit y"}, {"start": 11, "size": 1, "name": "BR11", "description": "Port x Reset bit y"}, {"start": 12, "size": 1, "name": "BR12", "description": "Port x Reset bit y"}, {"start": 13, "size": 1, "name": "BR13", "description": "Port x Reset bit y"}, {"start": 14, "size": 1, "name": "BR14", "description": "Port x Reset bit y"}, {"start": 15, "size": 1, "name": "BR15", "description": "Port x Reset bit y"}], "description": "Port bit reset register", "access": "write-only", "offset": 40, "size": 32}], "base": 1207960576, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOC", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bit 15"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bit 14"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bit 13"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bit 12"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bit 11"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bit 10"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bit 9"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bit 8"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bit 7"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bit 6"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bit 5"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bit 4"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bit 3"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bit 2"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bit 1"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bit 0"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Lok Key"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 0, "size": 1, "name": "BR0", "description": "Port x Reset bit y"}, {"start": 1, "size": 1, "name": "BR1", "description": "Port x Reset bit y"}, {"start": 2, "size": 1, "name": "BR2", "description": "Port x Reset bit y"}, {"start": 3, "size": 1, "name": "BR3", "description": "Port x Reset bit y"}, {"start": 4, "size": 1, "name": "BR4", "description": "Port x Reset bit y"}, {"start": 5, "size": 1, "name": "BR5", "description": "Port x Reset bit y"}, {"start": 6, "size": 1, "name": "BR6", "description": "Port x Reset bit y"}, {"start": 7, "size": 1, "name": "BR7", "description": "Port x Reset bit y"}, {"start": 8, "size": 1, "name": "BR8", "description": "Port x Reset bit y"}, {"start": 9, "size": 1, "name": "BR9", "description": "Port x Reset bit y"}, {"start": 10, "size": 1, "name": "BR10", "description": "Port x Reset bit y"}, {"start": 11, "size": 1, "name": "BR11", "description": "Port x Reset bit y"}, {"start": 12, "size": 1, "name": "BR12", "description": "Port x Reset bit y"}, {"start": 13, "size": 1, "name": "BR13", "description": "Port x Reset bit y"}, {"start": 14, "size": 1, "name": "BR14", "description": "Port x Reset bit y"}, {"start": 15, "size": 1, "name": "BR15", "description": "Port x Reset bit y"}], "description": "Port bit reset register", "access": "write-only", "offset": 40, "size": 32}], "base": 1207961600, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOD", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bit 15"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bit 14"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bit 13"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bit 12"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bit 11"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bit 10"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bit 9"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bit 8"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bit 7"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bit 6"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bit 5"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bit 4"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bit 3"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bit 2"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bit 1"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bit 0"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Lok Key"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 0, "size": 1, "name": "BR0", "description": "Port x Reset bit y"}, {"start": 1, "size": 1, "name": "BR1", "description": "Port x Reset bit y"}, {"start": 2, "size": 1, "name": "BR2", "description": "Port x Reset bit y"}, {"start": 3, "size": 1, "name": "BR3", "description": "Port x Reset bit y"}, {"start": 4, "size": 1, "name": "BR4", "description": "Port x Reset bit y"}, {"start": 5, "size": 1, "name": "BR5", "description": "Port x Reset bit y"}, {"start": 6, "size": 1, "name": "BR6", "description": "Port x Reset bit y"}, {"start": 7, "size": 1, "name": "BR7", "description": "Port x Reset bit y"}, {"start": 8, "size": 1, "name": "BR8", "description": "Port x Reset bit y"}, {"start": 9, "size": 1, "name": "BR9", "description": "Port x Reset bit y"}, {"start": 10, "size": 1, "name": "BR10", "description": "Port x Reset bit y"}, {"start": 11, "size": 1, "name": "BR11", "description": "Port x Reset bit y"}, {"start": 12, "size": 1, "name": "BR12", "description": "Port x Reset bit y"}, {"start": 13, "size": 1, "name": "BR13", "description": "Port x Reset bit y"}, {"start": 14, "size": 1, "name": "BR14", "description": "Port x Reset bit y"}, {"start": 15, "size": 1, "name": "BR15", "description": "Port x Reset bit y"}], "description": "Port bit reset register", "access": "write-only", "offset": 40, "size": 32}], "base": 1207962624, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOE", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bit 15"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bit 14"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bit 13"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bit 12"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bit 11"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bit 10"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bit 9"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bit 8"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bit 7"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bit 6"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bit 5"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bit 4"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bit 3"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bit 2"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bit 1"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bit 0"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Lok Key"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 0, "size": 1, "name": "BR0", "description": "Port x Reset bit y"}, {"start": 1, "size": 1, "name": "BR1", "description": "Port x Reset bit y"}, {"start": 2, "size": 1, "name": "BR2", "description": "Port x Reset bit y"}, {"start": 3, "size": 1, "name": "BR3", "description": "Port x Reset bit y"}, {"start": 4, "size": 1, "name": "BR4", "description": "Port x Reset bit y"}, {"start": 5, "size": 1, "name": "BR5", "description": "Port x Reset bit y"}, {"start": 6, "size": 1, "name": "BR6", "description": "Port x Reset bit y"}, {"start": 7, "size": 1, "name": "BR7", "description": "Port x Reset bit y"}, {"start": 8, "size": 1, "name": "BR8", "description": "Port x Reset bit y"}, {"start": 9, "size": 1, "name": "BR9", "description": "Port x Reset bit y"}, {"start": 10, "size": 1, "name": "BR10", "description": "Port x Reset bit y"}, {"start": 11, "size": 1, "name": "BR11", "description": "Port x Reset bit y"}, {"start": 12, "size": 1, "name": "BR12", "description": "Port x Reset bit y"}, {"start": 13, "size": 1, "name": "BR13", "description": "Port x Reset bit y"}, {"start": 14, "size": 1, "name": "BR14", "description": "Port x Reset bit y"}, {"start": 15, "size": 1, "name": "BR15", "description": "Port x Reset bit y"}], "description": "Port bit reset register", "access": "write-only", "offset": 40, "size": 32}], "base": 1207963648, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOF", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bit 15"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bit 14"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bit 13"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bit 12"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bit 11"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bit 10"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bit 9"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bit 8"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bit 7"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bit 6"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bit 5"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bit 4"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bit 3"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bit 2"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bit 1"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bit 0"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Lok Key"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 0, "size": 1, "name": "BR0", "description": "Port x Reset bit y"}, {"start": 1, "size": 1, "name": "BR1", "description": "Port x Reset bit y"}, {"start": 2, "size": 1, "name": "BR2", "description": "Port x Reset bit y"}, {"start": 3, "size": 1, "name": "BR3", "description": "Port x Reset bit y"}, {"start": 4, "size": 1, "name": "BR4", "description": "Port x Reset bit y"}, {"start": 5, "size": 1, "name": "BR5", "description": "Port x Reset bit y"}, {"start": 6, "size": 1, "name": "BR6", "description": "Port x Reset bit y"}, {"start": 7, "size": 1, "name": "BR7", "description": "Port x Reset bit y"}, {"start": 8, "size": 1, "name": "BR8", "description": "Port x Reset bit y"}, {"start": 9, "size": 1, "name": "BR9", "description": "Port x Reset bit y"}, {"start": 10, "size": 1, "name": "BR10", "description": "Port x Reset bit y"}, {"start": 11, "size": 1, "name": "BR11", "description": "Port x Reset bit y"}, {"start": 12, "size": 1, "name": "BR12", "description": "Port x Reset bit y"}, {"start": 13, "size": 1, "name": "BR13", "description": "Port x Reset bit y"}, {"start": 14, "size": 1, "name": "BR14", "description": "Port x Reset bit y"}, {"start": 15, "size": 1, "name": "BR15", "description": "Port x Reset bit y"}], "description": "Port bit reset register", "access": "write-only", "offset": 40, "size": 32}], "base": 1207964672, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOG", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bit 15"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bit 14"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bit 13"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bit 12"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bit 11"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bit 10"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bit 9"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bit 8"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bit 7"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bit 6"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bit 5"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bit 4"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bit 3"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bit 2"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bit 1"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bit 0"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Lok Key"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 0, "size": 1, "name": "BR0", "description": "Port x Reset bit y"}, {"start": 1, "size": 1, "name": "BR1", "description": "Port x Reset bit y"}, {"start": 2, "size": 1, "name": "BR2", "description": "Port x Reset bit y"}, {"start": 3, "size": 1, "name": "BR3", "description": "Port x Reset bit y"}, {"start": 4, "size": 1, "name": "BR4", "description": "Port x Reset bit y"}, {"start": 5, "size": 1, "name": "BR5", "description": "Port x Reset bit y"}, {"start": 6, "size": 1, "name": "BR6", "description": "Port x Reset bit y"}, {"start": 7, "size": 1, "name": "BR7", "description": "Port x Reset bit y"}, {"start": 8, "size": 1, "name": "BR8", "description": "Port x Reset bit y"}, {"start": 9, "size": 1, "name": "BR9", "description": "Port x Reset bit y"}, {"start": 10, "size": 1, "name": "BR10", "description": "Port x Reset bit y"}, {"start": 11, "size": 1, "name": "BR11", "description": "Port x Reset bit y"}, {"start": 12, "size": 1, "name": "BR12", "description": "Port x Reset bit y"}, {"start": 13, "size": 1, "name": "BR13", "description": "Port x Reset bit y"}, {"start": 14, "size": 1, "name": "BR14", "description": "Port x Reset bit y"}, {"start": 15, "size": 1, "name": "BR15", "description": "Port x Reset bit y"}], "description": "Port bit reset register", "access": "write-only", "offset": 40, "size": 32}], "base": 1207965696, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOH", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bit 15"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bit 14"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bit 13"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bit 12"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bit 11"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bit 10"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bit 9"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bit 8"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bit 7"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bit 6"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bit 5"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bit 4"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bit 3"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bit 2"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bit 1"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bit 0"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Lok Key"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 0, "size": 1, "name": "BR0", "description": "Port x Reset bit y"}, {"start": 1, "size": 1, "name": "BR1", "description": "Port x Reset bit y"}, {"start": 2, "size": 1, "name": "BR2", "description": "Port x Reset bit y"}, {"start": 3, "size": 1, "name": "BR3", "description": "Port x Reset bit y"}, {"start": 4, "size": 1, "name": "BR4", "description": "Port x Reset bit y"}, {"start": 5, "size": 1, "name": "BR5", "description": "Port x Reset bit y"}, {"start": 6, "size": 1, "name": "BR6", "description": "Port x Reset bit y"}, {"start": 7, "size": 1, "name": "BR7", "description": "Port x Reset bit y"}, {"start": 8, "size": 1, "name": "BR8", "description": "Port x Reset bit y"}, {"start": 9, "size": 1, "name": "BR9", "description": "Port x Reset bit y"}, {"start": 10, "size": 1, "name": "BR10", "description": "Port x Reset bit y"}, {"start": 11, "size": 1, "name": "BR11", "description": "Port x Reset bit y"}, {"start": 12, "size": 1, "name": "BR12", "description": "Port x Reset bit y"}, {"start": 13, "size": 1, "name": "BR13", "description": "Port x Reset bit y"}, {"start": 14, "size": 1, "name": "BR14", "description": "Port x Reset bit y"}, {"start": 15, "size": 1, "name": "BR15", "description": "Port x Reset bit y"}], "description": "Port bit reset register", "access": "write-only", "offset": 40, "size": 32}], "base": 1207966720, "description": "General-purpose I/Os"}, {"group": "TSC", "name": "TSC", "interrupts": [{"name": "EXTI2_TSC", "value": 8, "description": "EXTI Line2 and Touch sensing interrupts"}], "registers": [{"reset": 0, "name": "CR", "fields": [{"start": 28, "size": 4, "name": "CTPH", "description": "Charge transfer pulse high"}, {"start": 24, "size": 4, "name": "CTPL", "description": "Charge transfer pulse low"}, {"start": 17, "size": 7, "name": "SSD", "description": "Spread spectrum deviation"}, {"start": 16, "size": 1, "name": "SSE", "description": "Spread spectrum enable"}, {"start": 15, "size": 1, "name": "SSPSC", "description": "Spread spectrum prescaler"}, {"start": 12, "size": 3, "name": "PGPSC", "description": "pulse generator prescaler"}, {"start": 5, "size": 3, "name": "MCV", "description": "Max count value"}, {"start": 4, "size": 1, "name": "IODEF", "description": "I/O Default mode"}, {"start": 3, "size": 1, "name": "SYNCPOL", "description": "Synchronization pin polarity"}, {"start": 2, "size": 1, "name": "AM", "description": "Acquisition mode"}, {"start": 1, "size": 1, "name": "START", "description": "Start a new acquisition"}, {"start": 0, "size": 1, "name": "TSCE", "description": "Touch sensing controller enable"}], "description": "control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "IER", "fields": [{"start": 1, "size": 1, "name": "MCEIE", "description": "Max count error interrupt enable"}, {"start": 0, "size": 1, "name": "EOAIE", "description": "End of acquisition interrupt enable"}], "description": "interrupt enable register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 1, "size": 1, "name": "MCEIC", "description": "Max count error interrupt clear"}, {"start": 0, "size": 1, "name": "EOAIC", "description": "End of acquisition interrupt clear"}], "description": "interrupt clear register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "ISR", "fields": [{"start": 1, "size": 1, "name": "MCEF", "description": "Max count error flag"}, {"start": 0, "size": 1, "name": "EOAF", "description": "End of acquisition flag"}], "description": "interrupt status register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 4294967295, "name": "IOHCR", "fields": [{"start": 0, "size": 1, "name": "G1_IO1", "description": "G1_IO1 Schmitt trigger hysteresis mode"}, {"start": 1, "size": 1, "name": "G1_IO2", "description": "G1_IO2 Schmitt trigger hysteresis mode"}, {"start": 2, "size": 1, "name": "G1_IO3", "description": "G1_IO3 Schmitt trigger hysteresis mode"}, {"start": 3, "size": 1, "name": "G1_IO4", "description": "G1_IO4 Schmitt trigger hysteresis mode"}, {"start": 4, "size": 1, "name": "G2_IO1", "description": "G2_IO1 Schmitt trigger hysteresis mode"}, {"start": 5, "size": 1, "name": "G2_IO2", "description": "G2_IO2 Schmitt trigger hysteresis mode"}, {"start": 6, "size": 1, "name": "G2_IO3", "description": "G2_IO3 Schmitt trigger hysteresis mode"}, {"start": 7, "size": 1, "name": "G2_IO4", "description": "G2_IO4 Schmitt trigger hysteresis mode"}, {"start": 8, "size": 1, "name": "G3_IO1", "description": "G3_IO1 Schmitt trigger hysteresis mode"}, {"start": 9, "size": 1, "name": "G3_IO2", "description": "G3_IO2 Schmitt trigger hysteresis mode"}, {"start": 10, "size": 1, "name": "G3_IO3", "description": "G3_IO3 Schmitt trigger hysteresis mode"}, {"start": 11, "size": 1, "name": "G3_IO4", "description": "G3_IO4 Schmitt trigger hysteresis mode"}, {"start": 12, "size": 1, "name": "G4_IO1", "description": "G4_IO1 Schmitt trigger hysteresis mode"}, {"start": 13, "size": 1, "name": "G4_IO2", "description": "G4_IO2 Schmitt trigger hysteresis mode"}, {"start": 14, "size": 1, "name": "G4_IO3", "description": "G4_IO3 Schmitt trigger hysteresis mode"}, {"start": 15, "size": 1, "name": "G4_IO4", "description": "G4_IO4 Schmitt trigger hysteresis mode"}, {"start": 16, "size": 1, "name": "G5_IO1", "description": "G5_IO1 Schmitt trigger hysteresis mode"}, {"start": 17, "size": 1, "name": "G5_IO2", "description": "G5_IO2 Schmitt trigger hysteresis mode"}, {"start": 18, "size": 1, "name": "G5_IO3", "description": "G5_IO3 Schmitt trigger hysteresis mode"}, {"start": 19, "size": 1, "name": "G5_IO4", "description": "G5_IO4 Schmitt trigger hysteresis mode"}, {"start": 20, "size": 1, "name": "G6_IO1", "description": "G6_IO1 Schmitt trigger hysteresis mode"}, {"start": 21, "size": 1, "name": "G6_IO2", "description": "G6_IO2 Schmitt trigger hysteresis mode"}, {"start": 22, "size": 1, "name": "G6_IO3", "description": "G6_IO3 Schmitt trigger hysteresis mode"}, {"start": 23, "size": 1, "name": "G6_IO4", "description": "G6_IO4 Schmitt trigger hysteresis mode"}, {"start": 24, "size": 1, "name": "G7_IO1", "description": "G7_IO1 Schmitt trigger hysteresis mode"}, {"start": 25, "size": 1, "name": "G7_IO2", "description": "G7_IO2 Schmitt trigger hysteresis mode"}, {"start": 26, "size": 1, "name": "G7_IO3", "description": "G7_IO3 Schmitt trigger hysteresis mode"}, {"start": 27, "size": 1, "name": "G7_IO4", "description": "G7_IO4 Schmitt trigger hysteresis mode"}, {"start": 28, "size": 1, "name": "G8_IO1", "description": "G8_IO1 Schmitt trigger hysteresis mode"}, {"start": 29, "size": 1, "name": "G8_IO2", "description": "G8_IO2 Schmitt trigger hysteresis mode"}, {"start": 30, "size": 1, "name": "G8_IO3", "description": "G8_IO3 Schmitt trigger hysteresis mode"}, {"start": 31, "size": 1, "name": "G8_IO4", "description": "G8_IO4 Schmitt trigger hysteresis mode"}], "description": "I/O hysteresis control register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "IOASCR", "fields": [{"start": 0, "size": 1, "name": "G1_IO1", "description": "G1_IO1 analog switch enable"}, {"start": 1, "size": 1, "name": "G1_IO2", "description": "G1_IO2 analog switch enable"}, {"start": 2, "size": 1, "name": "G1_IO3", "description": "G1_IO3 analog switch enable"}, {"start": 3, "size": 1, "name": "G1_IO4", "description": "G1_IO4 analog switch enable"}, {"start": 4, "size": 1, "name": "G2_IO1", "description": "G2_IO1 analog switch enable"}, {"start": 5, "size": 1, "name": "G2_IO2", "description": "G2_IO2 analog switch enable"}, {"start": 6, "size": 1, "name": "G2_IO3", "description": "G2_IO3 analog switch enable"}, {"start": 7, "size": 1, "name": "G2_IO4", "description": "G2_IO4 analog switch enable"}, {"start": 8, "size": 1, "name": "G3_IO1", "description": "G3_IO1 analog switch enable"}, {"start": 9, "size": 1, "name": "G3_IO2", "description": "G3_IO2 analog switch enable"}, {"start": 10, "size": 1, "name": "G3_IO3", "description": "G3_IO3 analog switch enable"}, {"start": 11, "size": 1, "name": "G3_IO4", "description": "G3_IO4 analog switch enable"}, {"start": 12, "size": 1, "name": "G4_IO1", "description": "G4_IO1 analog switch enable"}, {"start": 13, "size": 1, "name": "G4_IO2", "description": "G4_IO2 analog switch enable"}, {"start": 14, "size": 1, "name": "G4_IO3", "description": "G4_IO3 analog switch enable"}, {"start": 15, "size": 1, "name": "G4_IO4", "description": "G4_IO4 analog switch enable"}, {"start": 16, "size": 1, "name": "G5_IO1", "description": "G5_IO1 analog switch enable"}, {"start": 17, "size": 1, "name": "G5_IO2", "description": "G5_IO2 analog switch enable"}, {"start": 18, "size": 1, "name": "G5_IO3", "description": "G5_IO3 analog switch enable"}, {"start": 19, "size": 1, "name": "G5_IO4", "description": "G5_IO4 analog switch enable"}, {"start": 20, "size": 1, "name": "G6_IO1", "description": "G6_IO1 analog switch enable"}, {"start": 21, "size": 1, "name": "G6_IO2", "description": "G6_IO2 analog switch enable"}, {"start": 22, "size": 1, "name": "G6_IO3", "description": "G6_IO3 analog switch enable"}, {"start": 23, "size": 1, "name": "G6_IO4", "description": "G6_IO4 analog switch enable"}, {"start": 24, "size": 1, "name": "G7_IO1", "description": "G7_IO1 analog switch enable"}, {"start": 25, "size": 1, "name": "G7_IO2", "description": "G7_IO2 analog switch enable"}, {"start": 26, "size": 1, "name": "G7_IO3", "description": "G7_IO3 analog switch enable"}, {"start": 27, "size": 1, "name": "G7_IO4", "description": "G7_IO4 analog switch enable"}, {"start": 28, "size": 1, "name": "G8_IO1", "description": "G8_IO1 analog switch enable"}, {"start": 29, "size": 1, "name": "G8_IO2", "description": "G8_IO2 analog switch enable"}, {"start": 30, "size": 1, "name": "G8_IO3", "description": "G8_IO3 analog switch enable"}, {"start": 31, "size": 1, "name": "G8_IO4", "description": "G8_IO4 analog switch enable"}], "description": "I/O analog switch control register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "IOSCR", "fields": [{"start": 0, "size": 1, "name": "G1_IO1", "description": "G1_IO1 sampling mode"}, {"start": 1, "size": 1, "name": "G1_IO2", "description": "G1_IO2 sampling mode"}, {"start": 2, "size": 1, "name": "G1_IO3", "description": "G1_IO3 sampling mode"}, {"start": 3, "size": 1, "name": "G1_IO4", "description": "G1_IO4 sampling mode"}, {"start": 4, "size": 1, "name": "G2_IO1", "description": "G2_IO1 sampling mode"}, {"start": 5, "size": 1, "name": "G2_IO2", "description": "G2_IO2 sampling mode"}, {"start": 6, "size": 1, "name": "G2_IO3", "description": "G2_IO3 sampling mode"}, {"start": 7, "size": 1, "name": "G2_IO4", "description": "G2_IO4 sampling mode"}, {"start": 8, "size": 1, "name": "G3_IO1", "description": "G3_IO1 sampling mode"}, {"start": 9, "size": 1, "name": "G3_IO2", "description": "G3_IO2 sampling mode"}, {"start": 10, "size": 1, "name": "G3_IO3", "description": "G3_IO3 sampling mode"}, {"start": 11, "size": 1, "name": "G3_IO4", "description": "G3_IO4 sampling mode"}, {"start": 12, "size": 1, "name": "G4_IO1", "description": "G4_IO1 sampling mode"}, {"start": 13, "size": 1, "name": "G4_IO2", "description": "G4_IO2 sampling mode"}, {"start": 14, "size": 1, "name": "G4_IO3", "description": "G4_IO3 sampling mode"}, {"start": 15, "size": 1, "name": "G4_IO4", "description": "G4_IO4 sampling mode"}, {"start": 16, "size": 1, "name": "G5_IO1", "description": "G5_IO1 sampling mode"}, {"start": 17, "size": 1, "name": "G5_IO2", "description": "G5_IO2 sampling mode"}, {"start": 18, "size": 1, "name": "G5_IO3", "description": "G5_IO3 sampling mode"}, {"start": 19, "size": 1, "name": "G5_IO4", "description": "G5_IO4 sampling mode"}, {"start": 20, "size": 1, "name": "G6_IO1", "description": "G6_IO1 sampling mode"}, {"start": 21, "size": 1, "name": "G6_IO2", "description": "G6_IO2 sampling mode"}, {"start": 22, "size": 1, "name": "G6_IO3", "description": "G6_IO3 sampling mode"}, {"start": 23, "size": 1, "name": "G6_IO4", "description": "G6_IO4 sampling mode"}, {"start": 24, "size": 1, "name": "G7_IO1", "description": "G7_IO1 sampling mode"}, {"start": 25, "size": 1, "name": "G7_IO2", "description": "G7_IO2 sampling mode"}, {"start": 26, "size": 1, "name": "G7_IO3", "description": "G7_IO3 sampling mode"}, {"start": 27, "size": 1, "name": "G7_IO4", "description": "G7_IO4 sampling mode"}, {"start": 28, "size": 1, "name": "G8_IO1", "description": "G8_IO1 sampling mode"}, {"start": 29, "size": 1, "name": "G8_IO2", "description": "G8_IO2 sampling mode"}, {"start": 30, "size": 1, "name": "G8_IO3", "description": "G8_IO3 sampling mode"}, {"start": 31, "size": 1, "name": "G8_IO4", "description": "G8_IO4 sampling mode"}], "description": "I/O sampling control register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "IOCCR", "fields": [{"start": 0, "size": 1, "name": "G1_IO1", "description": "G1_IO1 channel mode"}, {"start": 1, "size": 1, "name": "G1_IO2", "description": "G1_IO2 channel mode"}, {"start": 2, "size": 1, "name": "G1_IO3", "description": "G1_IO3 channel mode"}, {"start": 3, "size": 1, "name": "G1_IO4", "description": "G1_IO4 channel mode"}, {"start": 4, "size": 1, "name": "G2_IO1", "description": "G2_IO1 channel mode"}, {"start": 5, "size": 1, "name": "G2_IO2", "description": "G2_IO2 channel mode"}, {"start": 6, "size": 1, "name": "G2_IO3", "description": "G2_IO3 channel mode"}, {"start": 7, "size": 1, "name": "G2_IO4", "description": "G2_IO4 channel mode"}, {"start": 8, "size": 1, "name": "G3_IO1", "description": "G3_IO1 channel mode"}, {"start": 9, "size": 1, "name": "G3_IO2", "description": "G3_IO2 channel mode"}, {"start": 10, "size": 1, "name": "G3_IO3", "description": "G3_IO3 channel mode"}, {"start": 11, "size": 1, "name": "G3_IO4", "description": "G3_IO4 channel mode"}, {"start": 12, "size": 1, "name": "G4_IO1", "description": "G4_IO1 channel mode"}, {"start": 13, "size": 1, "name": "G4_IO2", "description": "G4_IO2 channel mode"}, {"start": 14, "size": 1, "name": "G4_IO3", "description": "G4_IO3 channel mode"}, {"start": 15, "size": 1, "name": "G4_IO4", "description": "G4_IO4 channel mode"}, {"start": 16, "size": 1, "name": "G5_IO1", "description": "G5_IO1 channel mode"}, {"start": 17, "size": 1, "name": "G5_IO2", "description": "G5_IO2 channel mode"}, {"start": 18, "size": 1, "name": "G5_IO3", "description": "G5_IO3 channel mode"}, {"start": 19, "size": 1, "name": "G5_IO4", "description": "G5_IO4 channel mode"}, {"start": 20, "size": 1, "name": "G6_IO1", "description": "G6_IO1 channel mode"}, {"start": 21, "size": 1, "name": "G6_IO2", "description": "G6_IO2 channel mode"}, {"start": 22, "size": 1, "name": "G6_IO3", "description": "G6_IO3 channel mode"}, {"start": 23, "size": 1, "name": "G6_IO4", "description": "G6_IO4 channel mode"}, {"start": 24, "size": 1, "name": "G7_IO1", "description": "G7_IO1 channel mode"}, {"start": 25, "size": 1, "name": "G7_IO2", "description": "G7_IO2 channel mode"}, {"start": 26, "size": 1, "name": "G7_IO3", "description": "G7_IO3 channel mode"}, {"start": 27, "size": 1, "name": "G7_IO4", "description": "G7_IO4 channel mode"}, {"start": 28, "size": 1, "name": "G8_IO1", "description": "G8_IO1 channel mode"}, {"start": 29, "size": 1, "name": "G8_IO2", "description": "G8_IO2 channel mode"}, {"start": 30, "size": 1, "name": "G8_IO3", "description": "G8_IO3 channel mode"}, {"start": 31, "size": 1, "name": "G8_IO4", "description": "G8_IO4 channel mode"}], "description": "I/O channel control register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "IOGCSR", "fields": [{"start": 23, "size": 1, "name": "G8S", "description": "Analog I/O group x status"}, {"start": 22, "size": 1, "name": "G7S", "description": "Analog I/O group x status"}, {"start": 21, "size": 1, "name": "G6S", "description": "Analog I/O group x status"}, {"start": 20, "size": 1, "name": "G5S", "description": "Analog I/O group x status"}, {"start": 19, "size": 1, "name": "G4S", "description": "Analog I/O group x status"}, {"start": 18, "size": 1, "name": "G3S", "description": "Analog I/O group x status"}, {"start": 17, "size": 1, "name": "G2S", "description": "Analog I/O group x status"}, {"start": 16, "size": 1, "name": "G1S", "description": "Analog I/O group x status"}, {"start": 7, "size": 1, "name": "G8E", "description": "Analog I/O group x enable"}, {"start": 6, "size": 1, "name": "G7E", "description": "Analog I/O group x enable"}, {"start": 5, "size": 1, "name": "G6E", "description": "Analog I/O group x enable"}, {"start": 4, "size": 1, "name": "G5E", "description": "Analog I/O group x enable"}, {"start": 3, "size": 1, "name": "G4E", "description": "Analog I/O group x enable"}, {"start": 2, "size": 1, "name": "G3E", "description": "Analog I/O group x enable"}, {"start": 1, "size": 1, "name": "G2E", "description": "Analog I/O group x enable"}, {"start": 0, "size": 1, "name": "G1E", "description": "Analog I/O group x enable"}], "description": "I/O group control status register", "access": "", "offset": 48, "size": 32}, {"reset": 0, "name": "IOG1CR", "fields": [{"start": 0, "size": 14, "name": "CNT", "description": "Counter value"}], "description": "I/O group x counter register", "access": "read-only", "offset": 52, "size": 32}, {"reset": 0, "name": "IOG2CR", "fields": [{"start": 0, "size": 14, "name": "CNT", "description": "Counter value"}], "description": "I/O group x counter register", "access": "read-only", "offset": 56, "size": 32}, {"reset": 0, "name": "IOG3CR", "fields": [{"start": 0, "size": 14, "name": "CNT", "description": "Counter value"}], "description": "I/O group x counter register", "access": "read-only", "offset": 60, "size": 32}, {"reset": 0, "name": "IOG4CR", "fields": [{"start": 0, "size": 14, "name": "CNT", "description": "Counter value"}], "description": "I/O group x counter register", "access": "read-only", "offset": 64, "size": 32}, {"reset": 0, "name": "IOG5CR", "fields": [{"start": 0, "size": 14, "name": "CNT", "description": "Counter value"}], "description": "I/O group x counter register", "access": "read-only", "offset": 68, "size": 32}, {"reset": 0, "name": "IOG6CR", "fields": [{"start": 0, "size": 14, "name": "CNT", "description": "Counter value"}], "description": "I/O group x counter register", "access": "read-only", "offset": 72, "size": 32}, {"reset": 0, "name": "IOG7CR", "fields": [{"start": 0, "size": 14, "name": "CNT", "description": "Counter value"}], "description": "I/O group x counter register", "access": "read-only", "offset": 76, "size": 32}, {"reset": 0, "name": "IOG8CR", "fields": [{"start": 0, "size": 14, "name": "CNT", "description": "Counter value"}], "description": "I/O group x counter register", "access": "read-only", "offset": 80, "size": 32}], "base": 1073889280, "description": "Touch sensing controller"}, {"group": "CRC", "name": "CRC", "interrupts": [], "registers": [{"reset": 4294967295, "name": "DR", "fields": [{"start": 0, "size": 32, "name": "DR", "description": "Data register bits"}], "description": "Data register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 0, "size": 8, "name": "IDR", "description": "General-purpose 8-bit data register bits"}], "description": "Independent data register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR", "fields": [{"start": 0, "size": 1, "name": "RESET", "description": "reset bit"}, {"start": 3, "size": 2, "name": "POLYSIZE", "description": "Polynomial size"}, {"start": 5, "size": 2, "name": "REV_IN", "description": "Reverse input data"}, {"start": 7, "size": 1, "name": "REV_OUT", "description": "Reverse output data"}], "description": "Control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 4294967295, "name": "INIT", "fields": [{"start": 0, "size": 32, "name": "INIT", "description": "Programmable initial CRC value"}], "description": "Initial CRC value", "access": "read-write", "offset": 16, "size": 32}, {"reset": 79764919, "name": "POL", "fields": [{"start": 0, "size": 32, "name": "POL", "description": "Programmable polynomial"}], "description": "CRC polynomial", "access": "read-write", "offset": 20, "size": 32}], "base": 1073885184, "description": "cyclic redundancy check calculation unit"}, {"group": "Flash", "name": "Flash", "interrupts": [{"name": "FLASH", "value": 4, "description": "Flash global interrupt"}], "registers": [{"reset": 48, "name": "ACR", "fields": [{"start": 0, "size": 3, "name": "LATENCY", "description": "LATENCY"}, {"start": 4, "size": 1, "name": "PRFTBE", "description": "PRFTBE"}, {"start": 5, "size": 1, "name": "PRFTBS", "description": "PRFTBS"}], "description": "Flash access control register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "KEYR", "fields": [{"start": 0, "size": 32, "name": "FKEYR", "description": "Flash Key"}], "description": "Flash key register", "access": "write-only", "offset": 4, "size": 32}, {"reset": 0, "name": "OPTKEYR", "fields": [{"start": 0, "size": 32, "name": "OPTKEYR", "description": "Option byte key"}], "description": "Flash option key register", "access": "write-only", "offset": 8, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 5, "size": 1, "name": "EOP", "description": "End of operation"}, {"start": 4, "size": 1, "name": "WRPRT", "description": "Write protection error"}, {"start": 2, "size": 1, "name": "PGERR", "description": "Programming error"}, {"start": 0, "size": 1, "name": "BSY", "description": "Busy"}], "description": "Flash status register", "access": "", "offset": 12, "size": 32}, {"reset": 128, "name": "CR", "fields": [{"start": 13, "size": 1, "name": "FORCE_OPTLOAD", "description": "Force option byte loading"}, {"start": 12, "size": 1, "name": "EOPIE", "description": "End of operation interrupt enable"}, {"start": 10, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 9, "size": 1, "name": "OPTWRE", "description": "Option bytes write enable"}, {"start": 7, "size": 1, "name": "LOCK", "description": "Lock"}, {"start": 6, "size": 1, "name": "STRT", "description": "Start"}, {"start": 5, "size": 1, "name": "OPTER", "description": "Option byte erase"}, {"start": 4, "size": 1, "name": "OPTPG", "description": "Option byte programming"}, {"start": 2, "size": 1, "name": "MER", "description": "Mass erase"}, {"start": 1, "size": 1, "name": "PER", "description": "Page erase"}, {"start": 0, "size": 1, "name": "PG", "description": "Programming"}], "description": "Flash control register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "AR", "fields": [{"start": 0, "size": 32, "name": "FAR", "description": "Flash address"}], "description": "Flash address register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 4294967042, "name": "OBR", "fields": [{"start": 0, "size": 1, "name": "OPTERR", "description": "Option byte error"}, {"start": 1, "size": 1, "name": "LEVEL1_PROT", "description": "Level 1 protection status"}, {"start": 2, "size": 1, "name": "LEVEL2_PROT", "description": "Level 2 protection status"}, {"start": 8, "size": 1, "name": "WDG_SW", "description": "WDG_SW"}, {"start": 9, "size": 1, "name": "nRST_STOP", "description": "nRST_STOP"}, {"start": 10, "size": 1, "name": "nRST_STDBY", "description": "nRST_STDBY"}, {"start": 12, "size": 1, "name": "BOOT1", "description": "BOOT1"}, {"start": 13, "size": 1, "name": "VDDA_MONITOR", "description": "VDDA_MONITOR"}, {"start": 14, "size": 1, "name": "SRAM_PARITY_CHECK", "description": "SRAM_PARITY_CHECK"}, {"start": 16, "size": 8, "name": "Data0", "description": "Data0"}, {"start": 24, "size": 8, "name": "Data1", "description": "Data1"}], "description": "Option byte register", "access": "read-only", "offset": 28, "size": 32}, {"reset": 4294967295, "name": "WRPR", "fields": [{"start": 0, "size": 32, "name": "WRP", "description": "Write protect"}], "description": "Write protection register", "access": "read-only", "offset": 32, "size": 32}], "base": 1073881088, "description": "Flash"}, {"group": "RCC", "name": "RCC", "interrupts": [{"name": "RCC", "value": 5, "description": "RCC global interrupt"}], "registers": [{"reset": 131, "name": "CR", "fields": [{"start": 0, "size": 1, "name": "HSION", "description": "Internal High Speed clock enable"}, {"start": 1, "size": 1, "name": "HSIRDY", "description": "Internal High Speed clock ready flag"}, {"start": 3, "size": 5, "name": "HSITRIM", "description": "Internal High Speed clock trimming"}, {"start": 8, "size": 8, "name": "HSICAL", "description": "Internal High Speed clock Calibration"}, {"start": 16, "size": 1, "name": "HSEON", "description": "External High Speed clock enable"}, {"start": 17, "size": 1, "name": "HSERDY", "description": "External High Speed clock ready flag"}, {"start": 18, "size": 1, "name": "HSEBYP", "description": "External High Speed clock Bypass"}, {"start": 19, "size": 1, "name": "CSSON", "description": "Clock Security System enable"}, {"start": 24, "size": 1, "name": "PLLON", "description": "PLL enable"}, {"start": 25, "size": 1, "name": "PLLRDY", "description": "PLL clock ready flag"}], "description": "Clock control register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "CFGR", "fields": [{"start": 0, "size": 2, "name": "SW", "description": "System clock Switch"}, {"start": 2, "size": 2, "name": "SWS", "description": "System Clock Switch Status"}, {"start": 4, "size": 4, "name": "HPRE", "description": "AHB prescaler"}, {"start": 8, "size": 3, "name": "PPRE1", "description": "APB Low speed prescaler (APB1)"}, {"start": 11, "size": 3, "name": "PPRE2", "description": "APB high speed prescaler (APB2)"}, {"start": 15, "size": 2, "name": "PLLSRC", "description": "PLL entry clock source"}, {"start": 17, "size": 1, "name": "PLLXTPRE", "description": "HSE divider for PLL entry"}, {"start": 18, "size": 4, "name": "PLLMUL", "description": "PLL Multiplication Factor"}, {"start": 22, "size": 1, "name": "USBPRES", "description": "USB prescaler"}, {"start": 24, "size": 3, "name": "MCO", "description": "Microcontroller clock output"}, {"start": 28, "size": 1, "name": "MCOF", "description": "Microcontroller Clock Output Flag"}, {"start": 23, "size": 1, "name": "I2SSRC", "description": "I2S external clock source selection"}], "description": "Clock configuration register (RCC_CFGR)", "access": "", "offset": 4, "size": 32}, {"reset": 0, "name": "CIR", "fields": [{"start": 0, "size": 1, "name": "LSIRDYF", "description": "LSI Ready Interrupt flag"}, {"start": 1, "size": 1, "name": "LSERDYF", "description": "LSE Ready Interrupt flag"}, {"start": 2, "size": 1, "name": "HSIRDYF", "description": "HSI Ready Interrupt flag"}, {"start": 3, "size": 1, "name": "HSERDYF", "description": "HSE Ready Interrupt flag"}, {"start": 4, "size": 1, "name": "PLLRDYF", "description": "PLL Ready Interrupt flag"}, {"start": 7, "size": 1, "name": "CSSF", "description": "Clock Security System Interrupt flag"}, {"start": 8, "size": 1, "name": "LSIRDYIE", "description": "LSI Ready Interrupt Enable"}, {"start": 9, "size": 1, "name": "LSERDYIE", "description": "LSE Ready Interrupt Enable"}, {"start": 10, "size": 1, "name": "HSIRDYIE", "description": "HSI Ready Interrupt Enable"}, {"start": 11, "size": 1, "name": "HSERDYIE", "description": "HSE Ready Interrupt Enable"}, {"start": 12, "size": 1, "name": "PLLRDYIE", "description": "PLL Ready Interrupt Enable"}, {"start": 16, "size": 1, "name": "LSIRDYC", "description": "LSI Ready Interrupt Clear"}, {"start": 17, "size": 1, "name": "LSERDYC", "description": "LSE Ready Interrupt Clear"}, {"start": 18, "size": 1, "name": "HSIRDYC", "description": "HSI Ready Interrupt Clear"}, {"start": 19, "size": 1, "name": "HSERDYC", "description": "HSE Ready Interrupt Clear"}, {"start": 20, "size": 1, "name": "PLLRDYC", "description": "PLL Ready Interrupt Clear"}, {"start": 23, "size": 1, "name": "CSSC", "description": "Clock security system interrupt clear"}], "description": "Clock interrupt register (RCC_CIR)", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "APB2RSTR", "fields": [{"start": 0, "size": 1, "name": "SYSCFGRST", "description": "SYSCFG and COMP reset"}, {"start": 11, "size": 1, "name": "TIM1RST", "description": "TIM1 timer reset"}, {"start": 12, "size": 1, "name": "SPI1RST", "description": "SPI 1 reset"}, {"start": 13, "size": 1, "name": "TIM8RST", "description": "TIM8 timer reset"}, {"start": 14, "size": 1, "name": "USART1RST", "description": "USART1 reset"}, {"start": 16, "size": 1, "name": "TIM15RST", "description": "TIM15 timer reset"}, {"start": 17, "size": 1, "name": "TIM16RST", "description": "TIM16 timer reset"}, {"start": 18, "size": 1, "name": "TIM17RST", "description": "TIM17 timer reset"}], "description": "APB2 peripheral reset register (RCC_APB2RSTR)", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "APB1RSTR", "fields": [{"start": 0, "size": 1, "name": "TIM2RST", "description": "Timer 2 reset"}, {"start": 1, "size": 1, "name": "TIM3RST", "description": "Timer 3 reset"}, {"start": 2, "size": 1, "name": "TIM4RST", "description": "Timer 14 reset"}, {"start": 4, "size": 1, "name": "TIM6RST", "description": "Timer 6 reset"}, {"start": 5, "size": 1, "name": "TIM7RST", "description": "Timer 7 reset"}, {"start": 11, "size": 1, "name": "WWDGRST", "description": "Window watchdog reset"}, {"start": 14, "size": 1, "name": "SPI2RST", "description": "SPI2 reset"}, {"start": 15, "size": 1, "name": "SPI3RST", "description": "SPI3 reset"}, {"start": 17, "size": 1, "name": "USART2RST", "description": "USART 2 reset"}, {"start": 18, "size": 1, "name": "USART3RST", "description": "USART3 reset"}, {"start": 19, "size": 1, "name": "UART4RST", "description": "UART 4 reset"}, {"start": 20, "size": 1, "name": "UART5RST", "description": "UART 5 reset"}, {"start": 21, "size": 1, "name": "I2C1RST", "description": "I2C1 reset"}, {"start": 22, "size": 1, "name": "I2C2RST", "description": "I2C2 reset"}, {"start": 23, "size": 1, "name": "USBRST", "description": "USB reset"}, {"start": 25, "size": 1, "name": "CANRST", "description": "CAN reset"}, {"start": 28, "size": 1, "name": "PWRRST", "description": "Power interface reset"}, {"start": 29, "size": 1, "name": "DACRST", "description": "DAC interface reset"}], "description": "APB1 peripheral reset register (RCC_APB1RSTR)", "access": "read-write", "offset": 16, "size": 32}, {"reset": 20, "name": "AHBENR", "fields": [{"start": 0, "size": 1, "name": "DMAEN", "description": "DMA1 clock enable"}, {"start": 1, "size": 1, "name": "DMA2EN", "description": "DMA2 clock enable"}, {"start": 2, "size": 1, "name": "SRAMEN", "description": "SRAM interface clock enable"}, {"start": 4, "size": 1, "name": "FLITFEN", "description": "FLITF clock enable"}, {"start": 6, "size": 1, "name": "CRCEN", "description": "CRC clock enable"}, {"start": 17, "size": 1, "name": "IOPAEN", "description": "I/O port A clock enable"}, {"start": 18, "size": 1, "name": "IOPBEN", "description": "I/O port B clock enable"}, {"start": 19, "size": 1, "name": "IOPCEN", "description": "I/O port C clock enable"}, {"start": 20, "size": 1, "name": "IOPDEN", "description": "I/O port D clock enable"}, {"start": 21, "size": 1, "name": "IOPEEN", "description": "I/O port E clock enable"}, {"start": 22, "size": 1, "name": "IOPFEN", "description": "I/O port F clock enable"}, {"start": 24, "size": 1, "name": "TSCEN", "description": "Touch sensing controller clock enable"}, {"start": 28, "size": 1, "name": "ADC12EN", "description": "ADC1 and ADC2 clock enable"}, {"start": 29, "size": 1, "name": "ADC34EN", "description": "ADC3 and ADC4 clock enable"}], "description": "AHB Peripheral Clock enable register (RCC_AHBENR)", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "APB2ENR", "fields": [{"start": 0, "size": 1, "name": "SYSCFGEN", "description": "SYSCFG clock enable"}, {"start": 11, "size": 1, "name": "TIM1EN", "description": "TIM1 Timer clock enable"}, {"start": 12, "size": 1, "name": "SPI1EN", "description": "SPI 1 clock enable"}, {"start": 13, "size": 1, "name": "TIM8EN", "description": "TIM8 Timer clock enable"}, {"start": 14, "size": 1, "name": "USART1EN", "description": "USART1 clock enable"}, {"start": 16, "size": 1, "name": "TIM15EN", "description": "TIM15 timer clock enable"}, {"start": 17, "size": 1, "name": "TIM16EN", "description": "TIM16 timer clock enable"}, {"start": 18, "size": 1, "name": "TIM17EN", "description": "TIM17 timer clock enable"}], "description": "APB2 peripheral clock enable register (RCC_APB2ENR)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "APB1ENR", "fields": [{"start": 0, "size": 1, "name": "TIM2EN", "description": "Timer 2 clock enable"}, {"start": 1, "size": 1, "name": "TIM3EN", "description": "Timer 3 clock enable"}, {"start": 2, "size": 1, "name": "TIM4EN", "description": "Timer 4 clock enable"}, {"start": 4, "size": 1, "name": "TIM6EN", "description": "Timer 6 clock enable"}, {"start": 5, "size": 1, "name": "TIM7EN", "description": "Timer 7 clock enable"}, {"start": 11, "size": 1, "name": "WWDGEN", "description": "Window watchdog clock enable"}, {"start": 14, "size": 1, "name": "SPI2EN", "description": "SPI 2 clock enable"}, {"start": 15, "size": 1, "name": "SPI3EN", "description": "SPI 3 clock enable"}, {"start": 17, "size": 1, "name": "USART2EN", "description": "USART 2 clock enable"}, {"start": 21, "size": 1, "name": "I2C1EN", "description": "I2C 1 clock enable"}, {"start": 22, "size": 1, "name": "I2C2EN", "description": "I2C 2 clock enable"}, {"start": 23, "size": 1, "name": "USBEN", "description": "USB clock enable"}, {"start": 25, "size": 1, "name": "CANEN", "description": "CAN clock enable"}, {"start": 28, "size": 1, "name": "PWREN", "description": "Power interface clock enable"}, {"start": 29, "size": 1, "name": "DACEN", "description": "DAC interface clock enable"}], "description": "APB1 peripheral clock enable register (RCC_APB1ENR)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "BDCR", "fields": [{"start": 0, "size": 1, "name": "LSEON", "description": "External Low Speed oscillator enable"}, {"start": 1, "size": 1, "name": "LSERDY", "description": "External Low Speed oscillator ready"}, {"start": 2, "size": 1, "name": "LSEBYP", "description": "External Low Speed oscillator bypass"}, {"start": 3, "size": 2, "name": "LSEDRV", "description": "LSE oscillator drive capability"}, {"start": 8, "size": 2, "name": "RTCSEL", "description": "RTC clock source selection"}, {"start": 15, "size": 1, "name": "RTCEN", "description": "RTC clock enable"}, {"start": 16, "size": 1, "name": "BDRST", "description": "Backup domain software reset"}], "description": "Backup domain control register (RCC_BDCR)", "access": "", "offset": 32, "size": 32}, {"reset": 201326592, "name": "CSR", "fields": [{"start": 0, "size": 1, "name": "LSION", "description": "Internal low speed oscillator enable"}, {"start": 1, "size": 1, "name": "LSIRDY", "description": "Internal low speed oscillator ready"}, {"start": 24, "size": 1, "name": "RMVF", "description": "Remove reset flag"}, {"start": 25, "size": 1, "name": "OBLRSTF", "description": "Option byte loader reset flag"}, {"start": 26, "size": 1, "name": "PINRSTF", "description": "PIN reset flag"}, {"start": 27, "size": 1, "name": "PORRSTF", "description": "POR/PDR reset flag"}, {"start": 28, "size": 1, "name": "SFTRSTF", "description": "Software reset flag"}, {"start": 29, "size": 1, "name": "IWDGRSTF", "description": "Independent watchdog reset flag"}, {"start": 30, "size": 1, "name": "WWDGRSTF", "description": "Window watchdog reset flag"}, {"start": 31, "size": 1, "name": "LPWRRSTF", "description": "Low-power reset flag"}], "description": "Control/status register (RCC_CSR)", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "AHBRSTR", "fields": [{"start": 17, "size": 1, "name": "IOPARST", "description": "I/O port A reset"}, {"start": 18, "size": 1, "name": "IOPBRST", "description": "I/O port B reset"}, {"start": 19, "size": 1, "name": "IOPCRST", "description": "I/O port C reset"}, {"start": 20, "size": 1, "name": "IOPDRST", "description": "I/O port D reset"}, {"start": 21, "size": 1, "name": "IOPERST", "description": "I/O port E reset"}, {"start": 22, "size": 1, "name": "IOPFRST", "description": "I/O port F reset"}, {"start": 24, "size": 1, "name": "TSCRST", "description": "Touch sensing controller reset"}, {"start": 28, "size": 1, "name": "ADC12RST", "description": "ADC1 and ADC2 reset"}, {"start": 29, "size": 1, "name": "ADC34RST", "description": "ADC3 and ADC4 reset"}], "description": "AHB peripheral reset register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "CFGR2", "fields": [{"start": 0, "size": 4, "name": "PREDIV", "description": "PREDIV division factor"}, {"start": 4, "size": 5, "name": "ADC12PRES", "description": "ADC1 and ADC2 prescaler"}, {"start": 9, "size": 5, "name": "ADC34PRES", "description": "ADC3 and ADC4 prescaler"}], "description": "Clock configuration register 2", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CFGR3", "fields": [{"start": 0, "size": 2, "name": "USART1SW", "description": "USART1 clock source selection"}, {"start": 4, "size": 1, "name": "I2C1SW", "description": "I2C1 clock source selection"}, {"start": 5, "size": 1, "name": "I2C2SW", "description": "I2C2 clock source selection"}, {"start": 16, "size": 2, "name": "USART2SW", "description": "USART2 clock source selection"}, {"start": 18, "size": 2, "name": "USART3SW", "description": "USART3 clock source selection"}, {"start": 8, "size": 1, "name": "TIM1SW", "description": "Timer1 clock source selection"}, {"start": 9, "size": 1, "name": "TIM8SW", "description": "Timer8 clock source selection"}, {"start": 20, "size": 2, "name": "UART4SW", "description": "UART4 clock source selection"}, {"start": 22, "size": 2, "name": "UART5SW", "description": "UART5 clock source selection"}], "description": "Clock configuration register 3", "access": "read-write", "offset": 48, "size": 32}], "base": 1073876992, "description": "Reset and clock control"}, {"group": "DMA", "name": "DMA1", "interrupts": [{"name": "DMA1_CH1", "value": 11, "description": "DMA1 channel 1 interrupt"}, {"name": "DMA1_CH2", "value": 12, "description": "DMA1 channel 2 interrupt"}, {"name": "DMA1_CH3", "value": 13, "description": "DMA1 channel 3 interrupt"}, {"name": "DMA1_CH4", "value": 14, "description": "DMA1 channel 4 interrupt"}, {"name": "DMA1_CH5", "value": 15, "description": "DMA1 channel 5 interrupt"}, {"name": "DMA1_CH6", "value": 16, "description": "DMA1 channel 6 interrupt"}, {"name": "DMA1_CH7", "value": 17, "description": "DMA1 channel 7interrupt"}], "registers": [{"reset": 0, "name": "ISR", "fields": [{"start": 0, "size": 1, "name": "GIF1", "description": "Channel 1 Global interrupt flag"}, {"start": 1, "size": 1, "name": "TCIF1", "description": "Channel 1 Transfer Complete flag"}, {"start": 2, "size": 1, "name": "HTIF1", "description": "Channel 1 Half Transfer Complete flag"}, {"start": 3, "size": 1, "name": "TEIF1", "description": "Channel 1 Transfer Error flag"}, {"start": 4, "size": 1, "name": "GIF2", "description": "Channel 2 Global interrupt flag"}, {"start": 5, "size": 1, "name": "TCIF2", "description": "Channel 2 Transfer Complete flag"}, {"start": 6, "size": 1, "name": "HTIF2", "description": "Channel 2 Half Transfer Complete flag"}, {"start": 7, "size": 1, "name": "TEIF2", "description": "Channel 2 Transfer Error flag"}, {"start": 8, "size": 1, "name": "GIF3", "description": "Channel 3 Global interrupt flag"}, {"start": 9, "size": 1, "name": "TCIF3", "description": "Channel 3 Transfer Complete flag"}, {"start": 10, "size": 1, "name": "HTIF3", "description": "Channel 3 Half Transfer Complete flag"}, {"start": 11, "size": 1, "name": "TEIF3", "description": "Channel 3 Transfer Error flag"}, {"start": 12, "size": 1, "name": "GIF4", "description": "Channel 4 Global interrupt flag"}, {"start": 13, "size": 1, "name": "TCIF4", "description": "Channel 4 Transfer Complete flag"}, {"start": 14, "size": 1, "name": "HTIF4", "description": "Channel 4 Half Transfer Complete flag"}, {"start": 15, "size": 1, "name": "TEIF4", "description": "Channel 4 Transfer Error flag"}, {"start": 16, "size": 1, "name": "GIF5", "description": "Channel 5 Global interrupt flag"}, {"start": 17, "size": 1, "name": "TCIF5", "description": "Channel 5 Transfer Complete flag"}, {"start": 18, "size": 1, "name": "HTIF5", "description": "Channel 5 Half Transfer Complete flag"}, {"start": 19, "size": 1, "name": "TEIF5", "description": "Channel 5 Transfer Error flag"}, {"start": 20, "size": 1, "name": "GIF6", "description": "Channel 6 Global interrupt flag"}, {"start": 21, "size": 1, "name": "TCIF6", "description": "Channel 6 Transfer Complete flag"}, {"start": 22, "size": 1, "name": "HTIF6", "description": "Channel 6 Half Transfer Complete flag"}, {"start": 23, "size": 1, "name": "TEIF6", "description": "Channel 6 Transfer Error flag"}, {"start": 24, "size": 1, "name": "GIF7", "description": "Channel 7 Global interrupt flag"}, {"start": 25, "size": 1, "name": "TCIF7", "description": "Channel 7 Transfer Complete flag"}, {"start": 26, "size": 1, "name": "HTIF7", "description": "Channel 7 Half Transfer Complete flag"}, {"start": 27, "size": 1, "name": "TEIF7", "description": "Channel 7 Transfer Error flag"}], "description": "DMA interrupt status register (DMA_ISR)", "access": "read-only", "offset": 0, "size": 32}, {"reset": 0, "name": "IFCR", "fields": [{"start": 0, "size": 1, "name": "CGIF1", "description": "Channel 1 Global interrupt clear"}, {"start": 1, "size": 1, "name": "CTCIF1", "description": "Channel 1 Transfer Complete clear"}, {"start": 2, "size": 1, "name": "CHTIF1", "description": "Channel 1 Half Transfer clear"}, {"start": 3, "size": 1, "name": "CTEIF1", "description": "Channel 1 Transfer Error clear"}, {"start": 4, "size": 1, "name": "CGIF2", "description": "Channel 2 Global interrupt clear"}, {"start": 5, "size": 1, "name": "CTCIF2", "description": "Channel 2 Transfer Complete clear"}, {"start": 6, "size": 1, "name": "CHTIF2", "description": "Channel 2 Half Transfer clear"}, {"start": 7, "size": 1, "name": "CTEIF2", "description": "Channel 2 Transfer Error clear"}, {"start": 8, "size": 1, "name": "CGIF3", "description": "Channel 3 Global interrupt clear"}, {"start": 9, "size": 1, "name": "CTCIF3", "description": "Channel 3 Transfer Complete clear"}, {"start": 10, "size": 1, "name": "CHTIF3", "description": "Channel 3 Half Transfer clear"}, {"start": 11, "size": 1, "name": "CTEIF3", "description": "Channel 3 Transfer Error clear"}, {"start": 12, "size": 1, "name": "CGIF4", "description": "Channel 4 Global interrupt clear"}, {"start": 13, "size": 1, "name": "CTCIF4", "description": "Channel 4 Transfer Complete clear"}, {"start": 14, "size": 1, "name": "CHTIF4", "description": "Channel 4 Half Transfer clear"}, {"start": 15, "size": 1, "name": "CTEIF4", "description": "Channel 4 Transfer Error clear"}, {"start": 16, "size": 1, "name": "CGIF5", "description": "Channel 5 Global interrupt clear"}, {"start": 17, "size": 1, "name": "CTCIF5", "description": "Channel 5 Transfer Complete clear"}, {"start": 18, "size": 1, "name": "CHTIF5", "description": "Channel 5 Half Transfer clear"}, {"start": 19, "size": 1, "name": "CTEIF5", "description": "Channel 5 Transfer Error clear"}, {"start": 20, "size": 1, "name": "CGIF6", "description": "Channel 6 Global interrupt clear"}, {"start": 21, "size": 1, "name": "CTCIF6", "description": "Channel 6 Transfer Complete clear"}, {"start": 22, "size": 1, "name": "CHTIF6", "description": "Channel 6 Half Transfer clear"}, {"start": 23, "size": 1, "name": "CTEIF6", "description": "Channel 6 Transfer Error clear"}, {"start": 24, "size": 1, "name": "CGIF7", "description": "Channel 7 Global interrupt clear"}, {"start": 25, "size": 1, "name": "CTCIF7", "description": "Channel 7 Transfer Complete clear"}, {"start": 26, "size": 1, "name": "CHTIF7", "description": "Channel 7 Half Transfer clear"}, {"start": 27, "size": 1, "name": "CTEIF7", "description": "Channel 7 Transfer Error clear"}], "description": "DMA interrupt flag clear register (DMA_IFCR)", "access": "write-only", "offset": 4, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CNDTR1", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 1 number of data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "CPAR1", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 1 peripheral address register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "CMAR1", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 1 memory address register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CNDTR2", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 2 number of data register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CPAR2", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 2 peripheral address register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "CMAR2", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 2 memory address register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "CNDTR3", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 3 number of data register", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CPAR3", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 3 peripheral address register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CMAR3", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 3 memory address register", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "CNDTR4", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 4 number of data register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "CPAR4", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 4 peripheral address register", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "CMAR4", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 4 memory address register", "access": "read-write", "offset": 80, "size": 32}, {"reset": 0, "name": "CCR5", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 88, "size": 32}, {"reset": 0, "name": "CNDTR5", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 5 number of data register", "access": "read-write", "offset": 92, "size": 32}, {"reset": 0, "name": "CPAR5", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 5 peripheral address register", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "CMAR5", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 5 memory address register", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "CCR6", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "CNDTR6", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 6 number of data register", "access": "read-write", "offset": 112, "size": 32}, {"reset": 0, "name": "CPAR6", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 6 peripheral address register", "access": "read-write", "offset": 116, "size": 32}, {"reset": 0, "name": "CMAR6", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 6 memory address register", "access": "read-write", "offset": 120, "size": 32}, {"reset": 0, "name": "CCR7", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 128, "size": 32}, {"reset": 0, "name": "CNDTR7", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 7 number of data register", "access": "read-write", "offset": 132, "size": 32}, {"reset": 0, "name": "CPAR7", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 7 peripheral address register", "access": "read-write", "offset": 136, "size": 32}, {"reset": 0, "name": "CMAR7", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 7 memory address register", "access": "read-write", "offset": 140, "size": 32}], "base": 1073872896, "description": "DMA controller 1"}, {"group": "DMA", "name": "DMA2", "interrupts": [{"name": "DMA2_CH1", "value": 56, "description": "DMA2 channel1 global interrupt"}, {"name": "DMA2_CH2", "value": 57, "description": "DMA2 channel2 global interrupt"}, {"name": "DMA2_CH3", "value": 58, "description": "DMA2 channel3 global interrupt"}, {"name": "DMA2_CH4", "value": 59, "description": "DMA2 channel4 global interrupt"}, {"name": "DMA2_CH5", "value": 60, "description": "DMA2 channel5 global interrupt"}], "registers": [{"reset": 0, "name": "ISR", "fields": [{"start": 0, "size": 1, "name": "GIF1", "description": "Channel 1 Global interrupt flag"}, {"start": 1, "size": 1, "name": "TCIF1", "description": "Channel 1 Transfer Complete flag"}, {"start": 2, "size": 1, "name": "HTIF1", "description": "Channel 1 Half Transfer Complete flag"}, {"start": 3, "size": 1, "name": "TEIF1", "description": "Channel 1 Transfer Error flag"}, {"start": 4, "size": 1, "name": "GIF2", "description": "Channel 2 Global interrupt flag"}, {"start": 5, "size": 1, "name": "TCIF2", "description": "Channel 2 Transfer Complete flag"}, {"start": 6, "size": 1, "name": "HTIF2", "description": "Channel 2 Half Transfer Complete flag"}, {"start": 7, "size": 1, "name": "TEIF2", "description": "Channel 2 Transfer Error flag"}, {"start": 8, "size": 1, "name": "GIF3", "description": "Channel 3 Global interrupt flag"}, {"start": 9, "size": 1, "name": "TCIF3", "description": "Channel 3 Transfer Complete flag"}, {"start": 10, "size": 1, "name": "HTIF3", "description": "Channel 3 Half Transfer Complete flag"}, {"start": 11, "size": 1, "name": "TEIF3", "description": "Channel 3 Transfer Error flag"}, {"start": 12, "size": 1, "name": "GIF4", "description": "Channel 4 Global interrupt flag"}, {"start": 13, "size": 1, "name": "TCIF4", "description": "Channel 4 Transfer Complete flag"}, {"start": 14, "size": 1, "name": "HTIF4", "description": "Channel 4 Half Transfer Complete flag"}, {"start": 15, "size": 1, "name": "TEIF4", "description": "Channel 4 Transfer Error flag"}, {"start": 16, "size": 1, "name": "GIF5", "description": "Channel 5 Global interrupt flag"}, {"start": 17, "size": 1, "name": "TCIF5", "description": "Channel 5 Transfer Complete flag"}, {"start": 18, "size": 1, "name": "HTIF5", "description": "Channel 5 Half Transfer Complete flag"}, {"start": 19, "size": 1, "name": "TEIF5", "description": "Channel 5 Transfer Error flag"}, {"start": 20, "size": 1, "name": "GIF6", "description": "Channel 6 Global interrupt flag"}, {"start": 21, "size": 1, "name": "TCIF6", "description": "Channel 6 Transfer Complete flag"}, {"start": 22, "size": 1, "name": "HTIF6", "description": "Channel 6 Half Transfer Complete flag"}, {"start": 23, "size": 1, "name": "TEIF6", "description": "Channel 6 Transfer Error flag"}, {"start": 24, "size": 1, "name": "GIF7", "description": "Channel 7 Global interrupt flag"}, {"start": 25, "size": 1, "name": "TCIF7", "description": "Channel 7 Transfer Complete flag"}, {"start": 26, "size": 1, "name": "HTIF7", "description": "Channel 7 Half Transfer Complete flag"}, {"start": 27, "size": 1, "name": "TEIF7", "description": "Channel 7 Transfer Error flag"}], "description": "DMA interrupt status register (DMA_ISR)", "access": "read-only", "offset": 0, "size": 32}, {"reset": 0, "name": "IFCR", "fields": [{"start": 0, "size": 1, "name": "CGIF1", "description": "Channel 1 Global interrupt clear"}, {"start": 1, "size": 1, "name": "CTCIF1", "description": "Channel 1 Transfer Complete clear"}, {"start": 2, "size": 1, "name": "CHTIF1", "description": "Channel 1 Half Transfer clear"}, {"start": 3, "size": 1, "name": "CTEIF1", "description": "Channel 1 Transfer Error clear"}, {"start": 4, "size": 1, "name": "CGIF2", "description": "Channel 2 Global interrupt clear"}, {"start": 5, "size": 1, "name": "CTCIF2", "description": "Channel 2 Transfer Complete clear"}, {"start": 6, "size": 1, "name": "CHTIF2", "description": "Channel 2 Half Transfer clear"}, {"start": 7, "size": 1, "name": "CTEIF2", "description": "Channel 2 Transfer Error clear"}, {"start": 8, "size": 1, "name": "CGIF3", "description": "Channel 3 Global interrupt clear"}, {"start": 9, "size": 1, "name": "CTCIF3", "description": "Channel 3 Transfer Complete clear"}, {"start": 10, "size": 1, "name": "CHTIF3", "description": "Channel 3 Half Transfer clear"}, {"start": 11, "size": 1, "name": "CTEIF3", "description": "Channel 3 Transfer Error clear"}, {"start": 12, "size": 1, "name": "CGIF4", "description": "Channel 4 Global interrupt clear"}, {"start": 13, "size": 1, "name": "CTCIF4", "description": "Channel 4 Transfer Complete clear"}, {"start": 14, "size": 1, "name": "CHTIF4", "description": "Channel 4 Half Transfer clear"}, {"start": 15, "size": 1, "name": "CTEIF4", "description": "Channel 4 Transfer Error clear"}, {"start": 16, "size": 1, "name": "CGIF5", "description": "Channel 5 Global interrupt clear"}, {"start": 17, "size": 1, "name": "CTCIF5", "description": "Channel 5 Transfer Complete clear"}, {"start": 18, "size": 1, "name": "CHTIF5", "description": "Channel 5 Half Transfer clear"}, {"start": 19, "size": 1, "name": "CTEIF5", "description": "Channel 5 Transfer Error clear"}, {"start": 20, "size": 1, "name": "CGIF6", "description": "Channel 6 Global interrupt clear"}, {"start": 21, "size": 1, "name": "CTCIF6", "description": "Channel 6 Transfer Complete clear"}, {"start": 22, "size": 1, "name": "CHTIF6", "description": "Channel 6 Half Transfer clear"}, {"start": 23, "size": 1, "name": "CTEIF6", "description": "Channel 6 Transfer Error clear"}, {"start": 24, "size": 1, "name": "CGIF7", "description": "Channel 7 Global interrupt clear"}, {"start": 25, "size": 1, "name": "CTCIF7", "description": "Channel 7 Transfer Complete clear"}, {"start": 26, "size": 1, "name": "CHTIF7", "description": "Channel 7 Half Transfer clear"}, {"start": 27, "size": 1, "name": "CTEIF7", "description": "Channel 7 Transfer Error clear"}], "description": "DMA interrupt flag clear register (DMA_IFCR)", "access": "write-only", "offset": 4, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CNDTR1", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 1 number of data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "CPAR1", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 1 peripheral address register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "CMAR1", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 1 memory address register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CNDTR2", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 2 number of data register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CPAR2", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 2 peripheral address register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "CMAR2", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 2 memory address register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "CNDTR3", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 3 number of data register", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CPAR3", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 3 peripheral address register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CMAR3", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 3 memory address register", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "CNDTR4", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 4 number of data register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "CPAR4", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 4 peripheral address register", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "CMAR4", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 4 memory address register", "access": "read-write", "offset": 80, "size": 32}, {"reset": 0, "name": "CCR5", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 88, "size": 32}, {"reset": 0, "name": "CNDTR5", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 5 number of data register", "access": "read-write", "offset": 92, "size": 32}, {"reset": 0, "name": "CPAR5", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 5 peripheral address register", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "CMAR5", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 5 memory address register", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "CCR6", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "CNDTR6", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 6 number of data register", "access": "read-write", "offset": 112, "size": 32}, {"reset": 0, "name": "CPAR6", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 6 peripheral address register", "access": "read-write", "offset": 116, "size": 32}, {"reset": 0, "name": "CMAR6", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 6 memory address register", "access": "read-write", "offset": 120, "size": 32}, {"reset": 0, "name": "CCR7", "fields": [{"start": 0, "size": 1, "name": "EN", "description": "Channel enable"}, {"start": 1, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 2, "size": 1, "name": "HTIE", "description": "Half Transfer interrupt enable"}, {"start": 3, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 4, "size": 1, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 7, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Peripheral size"}, {"start": 10, "size": 2, "name": "MSIZE", "description": "Memory size"}, {"start": 12, "size": 2, "name": "PL", "description": "Channel Priority level"}, {"start": 14, "size": 1, "name": "MEM2MEM", "description": "Memory to memory mode"}], "description": "DMA channel configuration register (DMA_CCR)", "access": "read-write", "offset": 128, "size": 32}, {"reset": 0, "name": "CNDTR7", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data to transfer"}], "description": "DMA channel 7 number of data register", "access": "read-write", "offset": 132, "size": 32}, {"reset": 0, "name": "CPAR7", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "DMA channel 7 peripheral address register", "access": "read-write", "offset": 136, "size": 32}, {"reset": 0, "name": "CMAR7", "fields": [{"start": 0, "size": 32, "name": "MA", "description": "Memory address"}], "description": "DMA channel 7 memory address register", "access": "read-write", "offset": 140, "size": 32}], "base": 1073873920, "description": "DMA controller 1"}, {"group": "TIMs", "name": "TIM2", "interrupts": [{"name": "TIM2", "value": 28, "description": "TIM2 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}, {"start": 3, "size": 1, "name": "OCCS", "description": "OCREF clear selection"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 16, "size": 1, "name": "SMS_3", "description": "Slave mode selection bit3"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output compare 1 fast enable"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output compare 1 preload enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output compare 1 mode"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "Output compare 1 clear enable"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output compare 2 fast enable"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output compare 2 preload enable"}, {"start": 12, "size": 3, "name": "OC2M", "description": "Output compare 2 mode"}, {"start": 15, "size": 1, "name": "OC2CE", "description": "Output compare 2 clear enable"}, {"start": 16, "size": 1, "name": "OC1M_3", "description": "Output compare 1 mode bit 3"}, {"start": 24, "size": 1, "name": "OC2M_3", "description": "Output compare 2 mode bit 3"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PSC", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "IC1PSC", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "Output compare 3 fast enable"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "Output compare 3 preload enable"}, {"start": 4, "size": 3, "name": "OC3M", "description": "Output compare 3 mode"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "Output compare 3 clear enable"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "Output compare 4 fast enable"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "Output compare 4 preload enable"}, {"start": 12, "size": 3, "name": "OC4M", "description": "Output compare 4 mode"}, {"start": 15, "size": 1, "name": "O24CE", "description": "Output compare 4 clear enable"}, {"start": 16, "size": 1, "name": "OC3M_3", "description": "Output compare 3 mode bit3"}, {"start": 24, "size": 1, "name": "OC4M_3", "description": "Output compare 4 mode bit3"}], "description": "capture/compare mode register 2 (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 15, "size": 1, "name": "CC4NP", "description": "Capture/Compare 3 output Polarity"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNTL", "description": "Low counter value"}, {"start": 16, "size": 15, "name": "CNTH", "description": "High counter value"}, {"start": 31, "size": 1, "name": "CNT_or_UIFCPY", "description": "if IUFREMAP=0 than CNT with read write access else UIFCPY with read only access"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARRL", "description": "Low Auto-reload value"}, {"start": 16, "size": 16, "name": "ARRH", "description": "High Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1L", "description": "Low Capture/Compare 1 value"}, {"start": 16, "size": 16, "name": "CCR1H", "description": "High Capture/Compare 1 value (on TIM2)"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2L", "description": "Low Capture/Compare 2 value"}, {"start": 16, "size": 16, "name": "CCR2H", "description": "High Capture/Compare 2 value (on TIM2)"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 0, "size": 16, "name": "CCR3L", "description": "Low Capture/Compare value"}, {"start": 16, "size": 16, "name": "CCR3H", "description": "High Capture/Compare value (on TIM2)"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 0, "size": 16, "name": "CCR4L", "description": "Low Capture/Compare value"}, {"start": 16, "size": 16, "name": "CCR4H", "description": "High Capture/Compare value (on TIM2)"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}], "base": 1073741824, "description": "General purpose timer"}, {"group": "TIMs", "name": "TIM3", "interrupts": [{"name": "TIM3", "value": 29, "description": "TIM3 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}, {"start": 3, "size": 1, "name": "OCCS", "description": "OCREF clear selection"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 16, "size": 1, "name": "SMS_3", "description": "Slave mode selection bit3"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output compare 1 fast enable"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output compare 1 preload enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output compare 1 mode"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "Output compare 1 clear enable"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output compare 2 fast enable"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output compare 2 preload enable"}, {"start": 12, "size": 3, "name": "OC2M", "description": "Output compare 2 mode"}, {"start": 15, "size": 1, "name": "OC2CE", "description": "Output compare 2 clear enable"}, {"start": 16, "size": 1, "name": "OC1M_3", "description": "Output compare 1 mode bit 3"}, {"start": 24, "size": 1, "name": "OC2M_3", "description": "Output compare 2 mode bit 3"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PSC", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "IC1PSC", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "Output compare 3 fast enable"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "Output compare 3 preload enable"}, {"start": 4, "size": 3, "name": "OC3M", "description": "Output compare 3 mode"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "Output compare 3 clear enable"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "Output compare 4 fast enable"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "Output compare 4 preload enable"}, {"start": 12, "size": 3, "name": "OC4M", "description": "Output compare 4 mode"}, {"start": 15, "size": 1, "name": "O24CE", "description": "Output compare 4 clear enable"}, {"start": 16, "size": 1, "name": "OC3M_3", "description": "Output compare 3 mode bit3"}, {"start": 24, "size": 1, "name": "OC4M_3", "description": "Output compare 4 mode bit3"}], "description": "capture/compare mode register 2 (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 15, "size": 1, "name": "CC4NP", "description": "Capture/Compare 3 output Polarity"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNTL", "description": "Low counter value"}, {"start": 16, "size": 15, "name": "CNTH", "description": "High counter value"}, {"start": 31, "size": 1, "name": "CNT_or_UIFCPY", "description": "if IUFREMAP=0 than CNT with read write access else UIFCPY with read only access"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARRL", "description": "Low Auto-reload value"}, {"start": 16, "size": 16, "name": "ARRH", "description": "High Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1L", "description": "Low Capture/Compare 1 value"}, {"start": 16, "size": 16, "name": "CCR1H", "description": "High Capture/Compare 1 value (on TIM2)"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2L", "description": "Low Capture/Compare 2 value"}, {"start": 16, "size": 16, "name": "CCR2H", "description": "High Capture/Compare 2 value (on TIM2)"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 0, "size": 16, "name": "CCR3L", "description": "Low Capture/Compare value"}, {"start": 16, "size": 16, "name": "CCR3H", "description": "High Capture/Compare value (on TIM2)"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 0, "size": 16, "name": "CCR4L", "description": "Low Capture/Compare value"}, {"start": 16, "size": 16, "name": "CCR4H", "description": "High Capture/Compare value (on TIM2)"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}], "base": 1073742848, "description": "General purpose timer"}, {"group": "TIMs", "name": "TIM4", "interrupts": [{"name": "TIM4", "value": 30, "description": "TIM4 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}, {"start": 3, "size": 1, "name": "OCCS", "description": "OCREF clear selection"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 16, "size": 1, "name": "SMS_3", "description": "Slave mode selection bit3"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output compare 1 fast enable"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output compare 1 preload enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output compare 1 mode"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "Output compare 1 clear enable"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output compare 2 fast enable"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output compare 2 preload enable"}, {"start": 12, "size": 3, "name": "OC2M", "description": "Output compare 2 mode"}, {"start": 15, "size": 1, "name": "OC2CE", "description": "Output compare 2 clear enable"}, {"start": 16, "size": 1, "name": "OC1M_3", "description": "Output compare 1 mode bit 3"}, {"start": 24, "size": 1, "name": "OC2M_3", "description": "Output compare 2 mode bit 3"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PSC", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "IC1PSC", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "Output compare 3 fast enable"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "Output compare 3 preload enable"}, {"start": 4, "size": 3, "name": "OC3M", "description": "Output compare 3 mode"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "Output compare 3 clear enable"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "Output compare 4 fast enable"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "Output compare 4 preload enable"}, {"start": 12, "size": 3, "name": "OC4M", "description": "Output compare 4 mode"}, {"start": 15, "size": 1, "name": "O24CE", "description": "Output compare 4 clear enable"}, {"start": 16, "size": 1, "name": "OC3M_3", "description": "Output compare 3 mode bit3"}, {"start": 24, "size": 1, "name": "OC4M_3", "description": "Output compare 4 mode bit3"}], "description": "capture/compare mode register 2 (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 15, "size": 1, "name": "CC4NP", "description": "Capture/Compare 3 output Polarity"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNTL", "description": "Low counter value"}, {"start": 16, "size": 15, "name": "CNTH", "description": "High counter value"}, {"start": 31, "size": 1, "name": "CNT_or_UIFCPY", "description": "if IUFREMAP=0 than CNT with read write access else UIFCPY with read only access"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARRL", "description": "Low Auto-reload value"}, {"start": 16, "size": 16, "name": "ARRH", "description": "High Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1L", "description": "Low Capture/Compare 1 value"}, {"start": 16, "size": 16, "name": "CCR1H", "description": "High Capture/Compare 1 value (on TIM2)"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2L", "description": "Low Capture/Compare 2 value"}, {"start": 16, "size": 16, "name": "CCR2H", "description": "High Capture/Compare 2 value (on TIM2)"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 0, "size": 16, "name": "CCR3L", "description": "Low Capture/Compare value"}, {"start": 16, "size": 16, "name": "CCR3H", "description": "High Capture/Compare value (on TIM2)"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 0, "size": 16, "name": "CCR4L", "description": "Low Capture/Compare value"}, {"start": 16, "size": 16, "name": "CCR4H", "description": "High Capture/Compare value (on TIM2)"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}], "base": 1073743872, "description": "General purpose timer"}, {"group": "TIMs", "name": "TIM15", "interrupts": [{"name": "TIM1_BRK_TIM15", "value": 24, "description": "TIM1 Break/TIM15 global interruts"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 0, "size": 1, "name": "CCPC", "description": "Capture/compare preloaded control"}, {"start": 2, "size": 1, "name": "CCUS", "description": "Capture/compare control update selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 8, "size": 1, "name": "OIS1", "description": "Output Idle state 1"}, {"start": 9, "size": 1, "name": "OIS1N", "description": "Output Idle state 1"}, {"start": 10, "size": 1, "name": "OIS2", "description": "Output Idle state 2"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 16, "size": 1, "name": "SMS_3", "description": "Slave mode selection bit 3"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 5, "size": 1, "name": "COMIE", "description": "COM interrupt enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 7, "size": 1, "name": "BIE", "description": "Break interrupt enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 13, "size": 1, "name": "COMDE", "description": "COM DMA request enable"}, {"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 7, "size": 1, "name": "BIF", "description": "Break interrupt flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 5, "size": 1, "name": "COMIF", "description": "COM interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 7, "size": 1, "name": "BG", "description": "Break generation"}, {"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 5, "size": 1, "name": "COMG", "description": "Capture/Compare control update generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output Compare 2 fast enable"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output Compare 2 preload enable"}, {"start": 12, "size": 3, "name": "OC2M", "description": "Output Compare 2 mode"}, {"start": 16, "size": 1, "name": "OC1M_3", "description": "Output Compare 1 mode bit 3"}, {"start": 24, "size": 1, "name": "OC2M_3", "description": "Output Compare 2 mode bit 3"}], "description": "capture/compare mode register (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PSC", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "IC1PSC", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 2, "size": 1, "name": "CC1NE", "description": "Capture/Compare 1 complementary output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}, {"start": 31, "size": 1, "name": "UIFCPY", "description": "UIF copy"}], "description": "counter", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "RCR", "fields": [{"start": 0, "size": 8, "name": "REP", "description": "Repetition counter value"}], "description": "repetition counter register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2", "description": "Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "BDTR", "fields": [{"start": 15, "size": 1, "name": "MOE", "description": "Main output enable"}, {"start": 14, "size": 1, "name": "AOE", "description": "Automatic output enable"}, {"start": 13, "size": 1, "name": "BKP", "description": "Break polarity"}, {"start": 12, "size": 1, "name": "BKE", "description": "Break enable"}, {"start": 11, "size": 1, "name": "OSSR", "description": "Off-state selection for Run mode"}, {"start": 10, "size": 1, "name": "OSSI", "description": "Off-state selection for Idle mode"}, {"start": 8, "size": 2, "name": "LOCK", "description": "Lock configuration"}, {"start": 0, "size": 8, "name": "DTG", "description": "Dead-time generator setup"}, {"start": 16, "size": 4, "name": "BKF", "description": "Break filter"}], "description": "break and dead-time register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}], "base": 1073823744, "description": "General purpose timers"}, {"group": "TIMs", "name": "TIM16", "interrupts": [{"name": "TIM1_UP_TIM16", "value": 25, "description": "TIM1 Update/TIM16 global interrupts"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 9, "size": 1, "name": "OIS1N", "description": "Output Idle state 1"}, {"start": 8, "size": 1, "name": "OIS1", "description": "Output Idle state 1"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}, {"start": 2, "size": 1, "name": "CCUS", "description": "Capture/compare control update selection"}, {"start": 0, "size": 1, "name": "CCPC", "description": "Capture/compare preloaded control"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 5, "size": 1, "name": "COMIE", "description": "COM interrupt enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 7, "size": 1, "name": "BIE", "description": "Break interrupt enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 13, "size": 1, "name": "COMDE", "description": "COM DMA request enable"}, {"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 7, "size": 1, "name": "BIF", "description": "Break interrupt flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 5, "size": 1, "name": "COMIF", "description": "COM interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 7, "size": 1, "name": "BG", "description": "Break generation"}, {"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 5, "size": 1, "name": "COMG", "description": "Capture/Compare control update generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 16, "size": 1, "name": "OC1M_3", "description": "Output Compare 1 mode"}], "description": "capture/compare mode register (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "IC1PSC", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 2, "size": 1, "name": "CC1NE", "description": "Capture/Compare 1 complementary output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}, {"start": 31, "size": 1, "name": "UIFCPY", "description": "UIF Copy"}], "description": "counter", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "RCR", "fields": [{"start": 0, "size": 8, "name": "REP", "description": "Repetition counter value"}], "description": "repetition counter register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "BDTR", "fields": [{"start": 0, "size": 8, "name": "DTG", "description": "Dead-time generator setup"}, {"start": 8, "size": 2, "name": "LOCK", "description": "Lock configuration"}, {"start": 10, "size": 1, "name": "OSSI", "description": "Off-state selection for Idle mode"}, {"start": 11, "size": 1, "name": "OSSR", "description": "Off-state selection for Run mode"}, {"start": 12, "size": 1, "name": "BKE", "description": "Break enable"}, {"start": 13, "size": 1, "name": "BKP", "description": "Break polarity"}, {"start": 14, "size": 1, "name": "AOE", "description": "Automatic output enable"}, {"start": 15, "size": 1, "name": "MOE", "description": "Main output enable"}, {"start": 16, "size": 4, "name": "BKF", "description": "Break filter"}], "description": "break and dead-time register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "OR", "fields": [], "description": "option register", "access": "read-write", "offset": 80, "size": 32}], "base": 1073824768, "description": "General-purpose-timers"}, {"group": "TIMs", "name": "TIM17", "interrupts": [{"name": "TIM1_TRG_COM_TIM17", "value": 26, "description": "TIM1 trigger and commutation/TIM17 interrupts"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 9, "size": 1, "name": "OIS1N", "description": "Output Idle state 1"}, {"start": 8, "size": 1, "name": "OIS1", "description": "Output Idle state 1"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}, {"start": 2, "size": 1, "name": "CCUS", "description": "Capture/compare control update selection"}, {"start": 0, "size": 1, "name": "CCPC", "description": "Capture/compare preloaded control"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 5, "size": 1, "name": "COMIE", "description": "COM interrupt enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 7, "size": 1, "name": "BIE", "description": "Break interrupt enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 13, "size": 1, "name": "COMDE", "description": "COM DMA request enable"}, {"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 7, "size": 1, "name": "BIF", "description": "Break interrupt flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 5, "size": 1, "name": "COMIF", "description": "COM interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 7, "size": 1, "name": "BG", "description": "Break generation"}, {"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 5, "size": 1, "name": "COMG", "description": "Capture/Compare control update generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 16, "size": 1, "name": "OC1M_3", "description": "Output Compare 1 mode"}], "description": "capture/compare mode register (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "IC1PSC", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 2, "size": 1, "name": "CC1NE", "description": "Capture/Compare 1 complementary output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}, {"start": 31, "size": 1, "name": "UIFCPY", "description": "UIF Copy"}], "description": "counter", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "RCR", "fields": [{"start": 0, "size": 8, "name": "REP", "description": "Repetition counter value"}], "description": "repetition counter register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "BDTR", "fields": [{"start": 0, "size": 8, "name": "DTG", "description": "Dead-time generator setup"}, {"start": 8, "size": 2, "name": "LOCK", "description": "Lock configuration"}, {"start": 10, "size": 1, "name": "OSSI", "description": "Off-state selection for Idle mode"}, {"start": 11, "size": 1, "name": "OSSR", "description": "Off-state selection for Run mode"}, {"start": 12, "size": 1, "name": "BKE", "description": "Break enable"}, {"start": 13, "size": 1, "name": "BKP", "description": "Break polarity"}, {"start": 14, "size": 1, "name": "AOE", "description": "Automatic output enable"}, {"start": 15, "size": 1, "name": "MOE", "description": "Main output enable"}, {"start": 16, "size": 4, "name": "BKF", "description": "Break filter"}], "description": "break and dead-time register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}], "base": 1073825792, "description": "General purpose timer"}, {"group": "USART", "name": "USART1", "interrupts": [{"name": "USART1_EXTI25", "value": 37, "description": "USART1 global interrupt and EXTI Line 25 interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 27, "size": 1, "name": "EOBIE", "description": "End of Block interrupt enable"}, {"start": 26, "size": 1, "name": "RTOIE", "description": "Receiver timeout interrupt enable"}, {"start": 21, "size": 5, "name": "DEAT", "description": "Driver Enable assertion time"}, {"start": 16, "size": 5, "name": "DEDT", "description": "Driver Enable deassertion time"}, {"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 14, "size": 1, "name": "CMIE", "description": "Character match interrupt enable"}, {"start": 13, "size": 1, "name": "MME", "description": "Mute mode enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Receiver wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "UESM", "description": "USART enable in Stop mode"}, {"start": 0, "size": 1, "name": "UE", "description": "USART enable"}], "description": "Control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 28, "size": 4, "name": "ADD4", "description": "Address of the USART node"}, {"start": 24, "size": 4, "name": "ADD0", "description": "Address of the USART node"}, {"start": 23, "size": 1, "name": "RTOEN", "description": "Receiver timeout enable"}, {"start": 21, "size": 2, "name": "ABRMOD", "description": "Auto baud rate mode"}, {"start": 20, "size": 1, "name": "ABREN", "description": "Auto baud rate enable"}, {"start": 19, "size": 1, "name": "MSBFIRST", "description": "Most significant bit first"}, {"start": 18, "size": 1, "name": "DATAINV", "description": "Binary data inversion"}, {"start": 17, "size": 1, "name": "TXINV", "description": "TX pin active level inversion"}, {"start": 16, "size": 1, "name": "RXINV", "description": "RX pin active level inversion"}, {"start": 15, "size": 1, "name": "SWAP", "description": "Swap TX/RX pins"}, {"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 11, "size": 1, "name": "CLKEN", "description": "Clock enable"}, {"start": 10, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 9, "size": 1, "name": "CPHA", "description": "Clock phase"}, {"start": 8, "size": 1, "name": "LBCL", "description": "Last bit clock pulse"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "LIN break detection length"}, {"start": 4, "size": 1, "name": "ADDM7", "description": "7-bit Address Detection/4-bit Address Detection"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 22, "size": 1, "name": "WUFIE", "description": "Wakeup from Stop mode interrupt enable"}, {"start": 20, "size": 2, "name": "WUS", "description": "Wakeup from Stop mode interrupt flag selection"}, {"start": 17, "size": 3, "name": "SCARCNT", "description": "Smartcard auto-retry count"}, {"start": 15, "size": 1, "name": "DEP", "description": "Driver enable polarity selection"}, {"start": 14, "size": 1, "name": "DEM", "description": "Driver enable mode"}, {"start": 13, "size": 1, "name": "DDRE", "description": "DMA Disable on Reception Error"}, {"start": 12, "size": 1, "name": "OVRDIS", "description": "Overrun Disable"}, {"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 10, "size": 1, "name": "CTSIE", "description": "CTS interrupt enable"}, {"start": 9, "size": 1, "name": "CTSE", "description": "CTS enable"}, {"start": 8, "size": 1, "name": "RTSE", "description": "RTS enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 5, "size": 1, "name": "SCEN", "description": "Smartcard mode enable"}, {"start": 4, "size": 1, "name": "NACK", "description": "Smartcard NACK enable"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "GTPR", "fields": [{"start": 8, "size": 8, "name": "GT", "description": "Guard time value"}, {"start": 0, "size": 8, "name": "PSC", "description": "Prescaler value"}], "description": "Guard time and prescaler register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RTOR", "fields": [{"start": 24, "size": 8, "name": "BLEN", "description": "Block Length"}, {"start": 0, "size": 24, "name": "RTO", "description": "Receiver timeout value"}], "description": "Receiver timeout register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "RQR", "fields": [{"start": 4, "size": 1, "name": "TXFRQ", "description": "Transmit data flush request"}, {"start": 3, "size": 1, "name": "RXFRQ", "description": "Receive data flush request"}, {"start": 2, "size": 1, "name": "MMRQ", "description": "Mute mode request"}, {"start": 1, "size": 1, "name": "SBKRQ", "description": "Send break request"}, {"start": 0, "size": 1, "name": "ABRRQ", "description": "Auto baud rate request"}], "description": "Request register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 192, "name": "ISR", "fields": [{"start": 22, "size": 1, "name": "REACK", "description": "Receive enable acknowledge flag"}, {"start": 21, "size": 1, "name": "TEACK", "description": "Transmit enable acknowledge flag"}, {"start": 20, "size": 1, "name": "WUF", "description": "Wakeup from Stop mode flag"}, {"start": 19, "size": 1, "name": "RWU", "description": "Receiver wakeup from Mute mode"}, {"start": 18, "size": 1, "name": "SBKF", "description": "Send break flag"}, {"start": 17, "size": 1, "name": "CMF", "description": "character match flag"}, {"start": 16, "size": 1, "name": "BUSY", "description": "Busy flag"}, {"start": 15, "size": 1, "name": "ABRF", "description": "Auto baud rate flag"}, {"start": 14, "size": 1, "name": "ABRE", "description": "Auto baud rate error"}, {"start": 12, "size": 1, "name": "EOBF", "description": "End of block flag"}, {"start": 11, "size": 1, "name": "RTOF", "description": "Receiver timeout"}, {"start": 10, "size": 1, "name": "CTS", "description": "CTS flag"}, {"start": 9, "size": 1, "name": "CTSIF", "description": "CTS interrupt flag"}, {"start": 8, "size": 1, "name": "LBDF", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "Idle line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Interrupt & status register", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 20, "size": 1, "name": "WUCF", "description": "Wakeup from Stop mode clear flag"}, {"start": 17, "size": 1, "name": "CMCF", "description": "Character match clear flag"}, {"start": 12, "size": 1, "name": "EOBCF", "description": "End of timeout clear flag"}, {"start": 11, "size": 1, "name": "RTOCF", "description": "Receiver timeout clear flag"}, {"start": 9, "size": 1, "name": "CTSCF", "description": "CTS clear flag"}, {"start": 8, "size": 1, "name": "LBDCF", "description": "LIN break detection clear flag"}, {"start": 6, "size": 1, "name": "TCCF", "description": "Transmission complete clear flag"}, {"start": 4, "size": 1, "name": "IDLECF", "description": "Idle line detected clear flag"}, {"start": 3, "size": 1, "name": "ORECF", "description": "Overrun error clear flag"}, {"start": 2, "size": 1, "name": "NCF", "description": "Noise detected clear flag"}, {"start": 1, "size": 1, "name": "FECF", "description": "Framing error clear flag"}, {"start": 0, "size": 1, "name": "PECF", "description": "Parity error clear flag"}], "description": "Interrupt flag clear register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "RDR", "fields": [{"start": 0, "size": 9, "name": "RDR", "description": "Receive data value"}], "description": "Receive data register", "access": "read-only", "offset": 36, "size": 32}, {"reset": 0, "name": "TDR", "fields": [{"start": 0, "size": 9, "name": "TDR", "description": "Transmit data value"}], "description": "Transmit data register", "access": "read-write", "offset": 40, "size": 32}], "base": 1073821696, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "USART", "name": "USART2", "interrupts": [{"name": "USART2_EXTI26", "value": 38, "description": "USART2 global interrupt and EXTI Line 26 interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 27, "size": 1, "name": "EOBIE", "description": "End of Block interrupt enable"}, {"start": 26, "size": 1, "name": "RTOIE", "description": "Receiver timeout interrupt enable"}, {"start": 21, "size": 5, "name": "DEAT", "description": "Driver Enable assertion time"}, {"start": 16, "size": 5, "name": "DEDT", "description": "Driver Enable deassertion time"}, {"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 14, "size": 1, "name": "CMIE", "description": "Character match interrupt enable"}, {"start": 13, "size": 1, "name": "MME", "description": "Mute mode enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Receiver wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "UESM", "description": "USART enable in Stop mode"}, {"start": 0, "size": 1, "name": "UE", "description": "USART enable"}], "description": "Control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 28, "size": 4, "name": "ADD4", "description": "Address of the USART node"}, {"start": 24, "size": 4, "name": "ADD0", "description": "Address of the USART node"}, {"start": 23, "size": 1, "name": "RTOEN", "description": "Receiver timeout enable"}, {"start": 21, "size": 2, "name": "ABRMOD", "description": "Auto baud rate mode"}, {"start": 20, "size": 1, "name": "ABREN", "description": "Auto baud rate enable"}, {"start": 19, "size": 1, "name": "MSBFIRST", "description": "Most significant bit first"}, {"start": 18, "size": 1, "name": "DATAINV", "description": "Binary data inversion"}, {"start": 17, "size": 1, "name": "TXINV", "description": "TX pin active level inversion"}, {"start": 16, "size": 1, "name": "RXINV", "description": "RX pin active level inversion"}, {"start": 15, "size": 1, "name": "SWAP", "description": "Swap TX/RX pins"}, {"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 11, "size": 1, "name": "CLKEN", "description": "Clock enable"}, {"start": 10, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 9, "size": 1, "name": "CPHA", "description": "Clock phase"}, {"start": 8, "size": 1, "name": "LBCL", "description": "Last bit clock pulse"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "LIN break detection length"}, {"start": 4, "size": 1, "name": "ADDM7", "description": "7-bit Address Detection/4-bit Address Detection"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 22, "size": 1, "name": "WUFIE", "description": "Wakeup from Stop mode interrupt enable"}, {"start": 20, "size": 2, "name": "WUS", "description": "Wakeup from Stop mode interrupt flag selection"}, {"start": 17, "size": 3, "name": "SCARCNT", "description": "Smartcard auto-retry count"}, {"start": 15, "size": 1, "name": "DEP", "description": "Driver enable polarity selection"}, {"start": 14, "size": 1, "name": "DEM", "description": "Driver enable mode"}, {"start": 13, "size": 1, "name": "DDRE", "description": "DMA Disable on Reception Error"}, {"start": 12, "size": 1, "name": "OVRDIS", "description": "Overrun Disable"}, {"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 10, "size": 1, "name": "CTSIE", "description": "CTS interrupt enable"}, {"start": 9, "size": 1, "name": "CTSE", "description": "CTS enable"}, {"start": 8, "size": 1, "name": "RTSE", "description": "RTS enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 5, "size": 1, "name": "SCEN", "description": "Smartcard mode enable"}, {"start": 4, "size": 1, "name": "NACK", "description": "Smartcard NACK enable"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "GTPR", "fields": [{"start": 8, "size": 8, "name": "GT", "description": "Guard time value"}, {"start": 0, "size": 8, "name": "PSC", "description": "Prescaler value"}], "description": "Guard time and prescaler register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RTOR", "fields": [{"start": 24, "size": 8, "name": "BLEN", "description": "Block Length"}, {"start": 0, "size": 24, "name": "RTO", "description": "Receiver timeout value"}], "description": "Receiver timeout register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "RQR", "fields": [{"start": 4, "size": 1, "name": "TXFRQ", "description": "Transmit data flush request"}, {"start": 3, "size": 1, "name": "RXFRQ", "description": "Receive data flush request"}, {"start": 2, "size": 1, "name": "MMRQ", "description": "Mute mode request"}, {"start": 1, "size": 1, "name": "SBKRQ", "description": "Send break request"}, {"start": 0, "size": 1, "name": "ABRRQ", "description": "Auto baud rate request"}], "description": "Request register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 192, "name": "ISR", "fields": [{"start": 22, "size": 1, "name": "REACK", "description": "Receive enable acknowledge flag"}, {"start": 21, "size": 1, "name": "TEACK", "description": "Transmit enable acknowledge flag"}, {"start": 20, "size": 1, "name": "WUF", "description": "Wakeup from Stop mode flag"}, {"start": 19, "size": 1, "name": "RWU", "description": "Receiver wakeup from Mute mode"}, {"start": 18, "size": 1, "name": "SBKF", "description": "Send break flag"}, {"start": 17, "size": 1, "name": "CMF", "description": "character match flag"}, {"start": 16, "size": 1, "name": "BUSY", "description": "Busy flag"}, {"start": 15, "size": 1, "name": "ABRF", "description": "Auto baud rate flag"}, {"start": 14, "size": 1, "name": "ABRE", "description": "Auto baud rate error"}, {"start": 12, "size": 1, "name": "EOBF", "description": "End of block flag"}, {"start": 11, "size": 1, "name": "RTOF", "description": "Receiver timeout"}, {"start": 10, "size": 1, "name": "CTS", "description": "CTS flag"}, {"start": 9, "size": 1, "name": "CTSIF", "description": "CTS interrupt flag"}, {"start": 8, "size": 1, "name": "LBDF", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "Idle line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Interrupt & status register", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 20, "size": 1, "name": "WUCF", "description": "Wakeup from Stop mode clear flag"}, {"start": 17, "size": 1, "name": "CMCF", "description": "Character match clear flag"}, {"start": 12, "size": 1, "name": "EOBCF", "description": "End of timeout clear flag"}, {"start": 11, "size": 1, "name": "RTOCF", "description": "Receiver timeout clear flag"}, {"start": 9, "size": 1, "name": "CTSCF", "description": "CTS clear flag"}, {"start": 8, "size": 1, "name": "LBDCF", "description": "LIN break detection clear flag"}, {"start": 6, "size": 1, "name": "TCCF", "description": "Transmission complete clear flag"}, {"start": 4, "size": 1, "name": "IDLECF", "description": "Idle line detected clear flag"}, {"start": 3, "size": 1, "name": "ORECF", "description": "Overrun error clear flag"}, {"start": 2, "size": 1, "name": "NCF", "description": "Noise detected clear flag"}, {"start": 1, "size": 1, "name": "FECF", "description": "Framing error clear flag"}, {"start": 0, "size": 1, "name": "PECF", "description": "Parity error clear flag"}], "description": "Interrupt flag clear register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "RDR", "fields": [{"start": 0, "size": 9, "name": "RDR", "description": "Receive data value"}], "description": "Receive data register", "access": "read-only", "offset": 36, "size": 32}, {"reset": 0, "name": "TDR", "fields": [{"start": 0, "size": 9, "name": "TDR", "description": "Transmit data value"}], "description": "Transmit data register", "access": "read-write", "offset": 40, "size": 32}], "base": 1073759232, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "USART", "name": "USART3", "interrupts": [{"name": "USART3_EXTI28", "value": 39, "description": "USART3 global interrupt and EXTI Line 28 interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 27, "size": 1, "name": "EOBIE", "description": "End of Block interrupt enable"}, {"start": 26, "size": 1, "name": "RTOIE", "description": "Receiver timeout interrupt enable"}, {"start": 21, "size": 5, "name": "DEAT", "description": "Driver Enable assertion time"}, {"start": 16, "size": 5, "name": "DEDT", "description": "Driver Enable deassertion time"}, {"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 14, "size": 1, "name": "CMIE", "description": "Character match interrupt enable"}, {"start": 13, "size": 1, "name": "MME", "description": "Mute mode enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Receiver wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "UESM", "description": "USART enable in Stop mode"}, {"start": 0, "size": 1, "name": "UE", "description": "USART enable"}], "description": "Control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 28, "size": 4, "name": "ADD4", "description": "Address of the USART node"}, {"start": 24, "size": 4, "name": "ADD0", "description": "Address of the USART node"}, {"start": 23, "size": 1, "name": "RTOEN", "description": "Receiver timeout enable"}, {"start": 21, "size": 2, "name": "ABRMOD", "description": "Auto baud rate mode"}, {"start": 20, "size": 1, "name": "ABREN", "description": "Auto baud rate enable"}, {"start": 19, "size": 1, "name": "MSBFIRST", "description": "Most significant bit first"}, {"start": 18, "size": 1, "name": "DATAINV", "description": "Binary data inversion"}, {"start": 17, "size": 1, "name": "TXINV", "description": "TX pin active level inversion"}, {"start": 16, "size": 1, "name": "RXINV", "description": "RX pin active level inversion"}, {"start": 15, "size": 1, "name": "SWAP", "description": "Swap TX/RX pins"}, {"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 11, "size": 1, "name": "CLKEN", "description": "Clock enable"}, {"start": 10, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 9, "size": 1, "name": "CPHA", "description": "Clock phase"}, {"start": 8, "size": 1, "name": "LBCL", "description": "Last bit clock pulse"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "LIN break detection length"}, {"start": 4, "size": 1, "name": "ADDM7", "description": "7-bit Address Detection/4-bit Address Detection"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 22, "size": 1, "name": "WUFIE", "description": "Wakeup from Stop mode interrupt enable"}, {"start": 20, "size": 2, "name": "WUS", "description": "Wakeup from Stop mode interrupt flag selection"}, {"start": 17, "size": 3, "name": "SCARCNT", "description": "Smartcard auto-retry count"}, {"start": 15, "size": 1, "name": "DEP", "description": "Driver enable polarity selection"}, {"start": 14, "size": 1, "name": "DEM", "description": "Driver enable mode"}, {"start": 13, "size": 1, "name": "DDRE", "description": "DMA Disable on Reception Error"}, {"start": 12, "size": 1, "name": "OVRDIS", "description": "Overrun Disable"}, {"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 10, "size": 1, "name": "CTSIE", "description": "CTS interrupt enable"}, {"start": 9, "size": 1, "name": "CTSE", "description": "CTS enable"}, {"start": 8, "size": 1, "name": "RTSE", "description": "RTS enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 5, "size": 1, "name": "SCEN", "description": "Smartcard mode enable"}, {"start": 4, "size": 1, "name": "NACK", "description": "Smartcard NACK enable"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "GTPR", "fields": [{"start": 8, "size": 8, "name": "GT", "description": "Guard time value"}, {"start": 0, "size": 8, "name": "PSC", "description": "Prescaler value"}], "description": "Guard time and prescaler register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RTOR", "fields": [{"start": 24, "size": 8, "name": "BLEN", "description": "Block Length"}, {"start": 0, "size": 24, "name": "RTO", "description": "Receiver timeout value"}], "description": "Receiver timeout register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "RQR", "fields": [{"start": 4, "size": 1, "name": "TXFRQ", "description": "Transmit data flush request"}, {"start": 3, "size": 1, "name": "RXFRQ", "description": "Receive data flush request"}, {"start": 2, "size": 1, "name": "MMRQ", "description": "Mute mode request"}, {"start": 1, "size": 1, "name": "SBKRQ", "description": "Send break request"}, {"start": 0, "size": 1, "name": "ABRRQ", "description": "Auto baud rate request"}], "description": "Request register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 192, "name": "ISR", "fields": [{"start": 22, "size": 1, "name": "REACK", "description": "Receive enable acknowledge flag"}, {"start": 21, "size": 1, "name": "TEACK", "description": "Transmit enable acknowledge flag"}, {"start": 20, "size": 1, "name": "WUF", "description": "Wakeup from Stop mode flag"}, {"start": 19, "size": 1, "name": "RWU", "description": "Receiver wakeup from Mute mode"}, {"start": 18, "size": 1, "name": "SBKF", "description": "Send break flag"}, {"start": 17, "size": 1, "name": "CMF", "description": "character match flag"}, {"start": 16, "size": 1, "name": "BUSY", "description": "Busy flag"}, {"start": 15, "size": 1, "name": "ABRF", "description": "Auto baud rate flag"}, {"start": 14, "size": 1, "name": "ABRE", "description": "Auto baud rate error"}, {"start": 12, "size": 1, "name": "EOBF", "description": "End of block flag"}, {"start": 11, "size": 1, "name": "RTOF", "description": "Receiver timeout"}, {"start": 10, "size": 1, "name": "CTS", "description": "CTS flag"}, {"start": 9, "size": 1, "name": "CTSIF", "description": "CTS interrupt flag"}, {"start": 8, "size": 1, "name": "LBDF", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "Idle line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Interrupt & status register", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 20, "size": 1, "name": "WUCF", "description": "Wakeup from Stop mode clear flag"}, {"start": 17, "size": 1, "name": "CMCF", "description": "Character match clear flag"}, {"start": 12, "size": 1, "name": "EOBCF", "description": "End of timeout clear flag"}, {"start": 11, "size": 1, "name": "RTOCF", "description": "Receiver timeout clear flag"}, {"start": 9, "size": 1, "name": "CTSCF", "description": "CTS clear flag"}, {"start": 8, "size": 1, "name": "LBDCF", "description": "LIN break detection clear flag"}, {"start": 6, "size": 1, "name": "TCCF", "description": "Transmission complete clear flag"}, {"start": 4, "size": 1, "name": "IDLECF", "description": "Idle line detected clear flag"}, {"start": 3, "size": 1, "name": "ORECF", "description": "Overrun error clear flag"}, {"start": 2, "size": 1, "name": "NCF", "description": "Noise detected clear flag"}, {"start": 1, "size": 1, "name": "FECF", "description": "Framing error clear flag"}, {"start": 0, "size": 1, "name": "PECF", "description": "Parity error clear flag"}], "description": "Interrupt flag clear register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "RDR", "fields": [{"start": 0, "size": 9, "name": "RDR", "description": "Receive data value"}], "description": "Receive data register", "access": "read-only", "offset": 36, "size": 32}, {"reset": 0, "name": "TDR", "fields": [{"start": 0, "size": 9, "name": "TDR", "description": "Transmit data value"}], "description": "Transmit data register", "access": "read-write", "offset": 40, "size": 32}], "base": 1073760256, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "USART", "name": "UART4", "interrupts": [{"name": "UART4_EXTI34", "value": 52, "description": "UART4 global and EXTI Line 34 interrupts"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 27, "size": 1, "name": "EOBIE", "description": "End of Block interrupt enable"}, {"start": 26, "size": 1, "name": "RTOIE", "description": "Receiver timeout interrupt enable"}, {"start": 21, "size": 5, "name": "DEAT", "description": "Driver Enable assertion time"}, {"start": 16, "size": 5, "name": "DEDT", "description": "Driver Enable deassertion time"}, {"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 14, "size": 1, "name": "CMIE", "description": "Character match interrupt enable"}, {"start": 13, "size": 1, "name": "MME", "description": "Mute mode enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Receiver wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "UESM", "description": "USART enable in Stop mode"}, {"start": 0, "size": 1, "name": "UE", "description": "USART enable"}], "description": "Control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 28, "size": 4, "name": "ADD4", "description": "Address of the USART node"}, {"start": 24, "size": 4, "name": "ADD0", "description": "Address of the USART node"}, {"start": 23, "size": 1, "name": "RTOEN", "description": "Receiver timeout enable"}, {"start": 21, "size": 2, "name": "ABRMOD", "description": "Auto baud rate mode"}, {"start": 20, "size": 1, "name": "ABREN", "description": "Auto baud rate enable"}, {"start": 19, "size": 1, "name": "MSBFIRST", "description": "Most significant bit first"}, {"start": 18, "size": 1, "name": "DATAINV", "description": "Binary data inversion"}, {"start": 17, "size": 1, "name": "TXINV", "description": "TX pin active level inversion"}, {"start": 16, "size": 1, "name": "RXINV", "description": "RX pin active level inversion"}, {"start": 15, "size": 1, "name": "SWAP", "description": "Swap TX/RX pins"}, {"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 11, "size": 1, "name": "CLKEN", "description": "Clock enable"}, {"start": 10, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 9, "size": 1, "name": "CPHA", "description": "Clock phase"}, {"start": 8, "size": 1, "name": "LBCL", "description": "Last bit clock pulse"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "LIN break detection length"}, {"start": 4, "size": 1, "name": "ADDM7", "description": "7-bit Address Detection/4-bit Address Detection"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 22, "size": 1, "name": "WUFIE", "description": "Wakeup from Stop mode interrupt enable"}, {"start": 20, "size": 2, "name": "WUS", "description": "Wakeup from Stop mode interrupt flag selection"}, {"start": 17, "size": 3, "name": "SCARCNT", "description": "Smartcard auto-retry count"}, {"start": 15, "size": 1, "name": "DEP", "description": "Driver enable polarity selection"}, {"start": 14, "size": 1, "name": "DEM", "description": "Driver enable mode"}, {"start": 13, "size": 1, "name": "DDRE", "description": "DMA Disable on Reception Error"}, {"start": 12, "size": 1, "name": "OVRDIS", "description": "Overrun Disable"}, {"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 10, "size": 1, "name": "CTSIE", "description": "CTS interrupt enable"}, {"start": 9, "size": 1, "name": "CTSE", "description": "CTS enable"}, {"start": 8, "size": 1, "name": "RTSE", "description": "RTS enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 5, "size": 1, "name": "SCEN", "description": "Smartcard mode enable"}, {"start": 4, "size": 1, "name": "NACK", "description": "Smartcard NACK enable"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "GTPR", "fields": [{"start": 8, "size": 8, "name": "GT", "description": "Guard time value"}, {"start": 0, "size": 8, "name": "PSC", "description": "Prescaler value"}], "description": "Guard time and prescaler register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RTOR", "fields": [{"start": 24, "size": 8, "name": "BLEN", "description": "Block Length"}, {"start": 0, "size": 24, "name": "RTO", "description": "Receiver timeout value"}], "description": "Receiver timeout register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "RQR", "fields": [{"start": 4, "size": 1, "name": "TXFRQ", "description": "Transmit data flush request"}, {"start": 3, "size": 1, "name": "RXFRQ", "description": "Receive data flush request"}, {"start": 2, "size": 1, "name": "MMRQ", "description": "Mute mode request"}, {"start": 1, "size": 1, "name": "SBKRQ", "description": "Send break request"}, {"start": 0, "size": 1, "name": "ABRRQ", "description": "Auto baud rate request"}], "description": "Request register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 192, "name": "ISR", "fields": [{"start": 22, "size": 1, "name": "REACK", "description": "Receive enable acknowledge flag"}, {"start": 21, "size": 1, "name": "TEACK", "description": "Transmit enable acknowledge flag"}, {"start": 20, "size": 1, "name": "WUF", "description": "Wakeup from Stop mode flag"}, {"start": 19, "size": 1, "name": "RWU", "description": "Receiver wakeup from Mute mode"}, {"start": 18, "size": 1, "name": "SBKF", "description": "Send break flag"}, {"start": 17, "size": 1, "name": "CMF", "description": "character match flag"}, {"start": 16, "size": 1, "name": "BUSY", "description": "Busy flag"}, {"start": 15, "size": 1, "name": "ABRF", "description": "Auto baud rate flag"}, {"start": 14, "size": 1, "name": "ABRE", "description": "Auto baud rate error"}, {"start": 12, "size": 1, "name": "EOBF", "description": "End of block flag"}, {"start": 11, "size": 1, "name": "RTOF", "description": "Receiver timeout"}, {"start": 10, "size": 1, "name": "CTS", "description": "CTS flag"}, {"start": 9, "size": 1, "name": "CTSIF", "description": "CTS interrupt flag"}, {"start": 8, "size": 1, "name": "LBDF", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "Idle line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Interrupt & status register", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 20, "size": 1, "name": "WUCF", "description": "Wakeup from Stop mode clear flag"}, {"start": 17, "size": 1, "name": "CMCF", "description": "Character match clear flag"}, {"start": 12, "size": 1, "name": "EOBCF", "description": "End of timeout clear flag"}, {"start": 11, "size": 1, "name": "RTOCF", "description": "Receiver timeout clear flag"}, {"start": 9, "size": 1, "name": "CTSCF", "description": "CTS clear flag"}, {"start": 8, "size": 1, "name": "LBDCF", "description": "LIN break detection clear flag"}, {"start": 6, "size": 1, "name": "TCCF", "description": "Transmission complete clear flag"}, {"start": 4, "size": 1, "name": "IDLECF", "description": "Idle line detected clear flag"}, {"start": 3, "size": 1, "name": "ORECF", "description": "Overrun error clear flag"}, {"start": 2, "size": 1, "name": "NCF", "description": "Noise detected clear flag"}, {"start": 1, "size": 1, "name": "FECF", "description": "Framing error clear flag"}, {"start": 0, "size": 1, "name": "PECF", "description": "Parity error clear flag"}], "description": "Interrupt flag clear register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "RDR", "fields": [{"start": 0, "size": 9, "name": "RDR", "description": "Receive data value"}], "description": "Receive data register", "access": "read-only", "offset": 36, "size": 32}, {"reset": 0, "name": "TDR", "fields": [{"start": 0, "size": 9, "name": "TDR", "description": "Transmit data value"}], "description": "Transmit data register", "access": "read-write", "offset": 40, "size": 32}], "base": 1073761280, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "USART", "name": "UART5", "interrupts": [{"name": "UART5_EXTI35", "value": 53, "description": "UART5 global and EXTI Line 35 interrupts"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 27, "size": 1, "name": "EOBIE", "description": "End of Block interrupt enable"}, {"start": 26, "size": 1, "name": "RTOIE", "description": "Receiver timeout interrupt enable"}, {"start": 21, "size": 5, "name": "DEAT", "description": "Driver Enable assertion time"}, {"start": 16, "size": 5, "name": "DEDT", "description": "Driver Enable deassertion time"}, {"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 14, "size": 1, "name": "CMIE", "description": "Character match interrupt enable"}, {"start": 13, "size": 1, "name": "MME", "description": "Mute mode enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Receiver wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "UESM", "description": "USART enable in Stop mode"}, {"start": 0, "size": 1, "name": "UE", "description": "USART enable"}], "description": "Control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 28, "size": 4, "name": "ADD4", "description": "Address of the USART node"}, {"start": 24, "size": 4, "name": "ADD0", "description": "Address of the USART node"}, {"start": 23, "size": 1, "name": "RTOEN", "description": "Receiver timeout enable"}, {"start": 21, "size": 2, "name": "ABRMOD", "description": "Auto baud rate mode"}, {"start": 20, "size": 1, "name": "ABREN", "description": "Auto baud rate enable"}, {"start": 19, "size": 1, "name": "MSBFIRST", "description": "Most significant bit first"}, {"start": 18, "size": 1, "name": "DATAINV", "description": "Binary data inversion"}, {"start": 17, "size": 1, "name": "TXINV", "description": "TX pin active level inversion"}, {"start": 16, "size": 1, "name": "RXINV", "description": "RX pin active level inversion"}, {"start": 15, "size": 1, "name": "SWAP", "description": "Swap TX/RX pins"}, {"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 11, "size": 1, "name": "CLKEN", "description": "Clock enable"}, {"start": 10, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 9, "size": 1, "name": "CPHA", "description": "Clock phase"}, {"start": 8, "size": 1, "name": "LBCL", "description": "Last bit clock pulse"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "LIN break detection length"}, {"start": 4, "size": 1, "name": "ADDM7", "description": "7-bit Address Detection/4-bit Address Detection"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 22, "size": 1, "name": "WUFIE", "description": "Wakeup from Stop mode interrupt enable"}, {"start": 20, "size": 2, "name": "WUS", "description": "Wakeup from Stop mode interrupt flag selection"}, {"start": 17, "size": 3, "name": "SCARCNT", "description": "Smartcard auto-retry count"}, {"start": 15, "size": 1, "name": "DEP", "description": "Driver enable polarity selection"}, {"start": 14, "size": 1, "name": "DEM", "description": "Driver enable mode"}, {"start": 13, "size": 1, "name": "DDRE", "description": "DMA Disable on Reception Error"}, {"start": 12, "size": 1, "name": "OVRDIS", "description": "Overrun Disable"}, {"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 10, "size": 1, "name": "CTSIE", "description": "CTS interrupt enable"}, {"start": 9, "size": 1, "name": "CTSE", "description": "CTS enable"}, {"start": 8, "size": 1, "name": "RTSE", "description": "RTS enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 5, "size": 1, "name": "SCEN", "description": "Smartcard mode enable"}, {"start": 4, "size": 1, "name": "NACK", "description": "Smartcard NACK enable"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "GTPR", "fields": [{"start": 8, "size": 8, "name": "GT", "description": "Guard time value"}, {"start": 0, "size": 8, "name": "PSC", "description": "Prescaler value"}], "description": "Guard time and prescaler register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RTOR", "fields": [{"start": 24, "size": 8, "name": "BLEN", "description": "Block Length"}, {"start": 0, "size": 24, "name": "RTO", "description": "Receiver timeout value"}], "description": "Receiver timeout register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "RQR", "fields": [{"start": 4, "size": 1, "name": "TXFRQ", "description": "Transmit data flush request"}, {"start": 3, "size": 1, "name": "RXFRQ", "description": "Receive data flush request"}, {"start": 2, "size": 1, "name": "MMRQ", "description": "Mute mode request"}, {"start": 1, "size": 1, "name": "SBKRQ", "description": "Send break request"}, {"start": 0, "size": 1, "name": "ABRRQ", "description": "Auto baud rate request"}], "description": "Request register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 192, "name": "ISR", "fields": [{"start": 22, "size": 1, "name": "REACK", "description": "Receive enable acknowledge flag"}, {"start": 21, "size": 1, "name": "TEACK", "description": "Transmit enable acknowledge flag"}, {"start": 20, "size": 1, "name": "WUF", "description": "Wakeup from Stop mode flag"}, {"start": 19, "size": 1, "name": "RWU", "description": "Receiver wakeup from Mute mode"}, {"start": 18, "size": 1, "name": "SBKF", "description": "Send break flag"}, {"start": 17, "size": 1, "name": "CMF", "description": "character match flag"}, {"start": 16, "size": 1, "name": "BUSY", "description": "Busy flag"}, {"start": 15, "size": 1, "name": "ABRF", "description": "Auto baud rate flag"}, {"start": 14, "size": 1, "name": "ABRE", "description": "Auto baud rate error"}, {"start": 12, "size": 1, "name": "EOBF", "description": "End of block flag"}, {"start": 11, "size": 1, "name": "RTOF", "description": "Receiver timeout"}, {"start": 10, "size": 1, "name": "CTS", "description": "CTS flag"}, {"start": 9, "size": 1, "name": "CTSIF", "description": "CTS interrupt flag"}, {"start": 8, "size": 1, "name": "LBDF", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "Idle line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Interrupt & status register", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 20, "size": 1, "name": "WUCF", "description": "Wakeup from Stop mode clear flag"}, {"start": 17, "size": 1, "name": "CMCF", "description": "Character match clear flag"}, {"start": 12, "size": 1, "name": "EOBCF", "description": "End of timeout clear flag"}, {"start": 11, "size": 1, "name": "RTOCF", "description": "Receiver timeout clear flag"}, {"start": 9, "size": 1, "name": "CTSCF", "description": "CTS clear flag"}, {"start": 8, "size": 1, "name": "LBDCF", "description": "LIN break detection clear flag"}, {"start": 6, "size": 1, "name": "TCCF", "description": "Transmission complete clear flag"}, {"start": 4, "size": 1, "name": "IDLECF", "description": "Idle line detected clear flag"}, {"start": 3, "size": 1, "name": "ORECF", "description": "Overrun error clear flag"}, {"start": 2, "size": 1, "name": "NCF", "description": "Noise detected clear flag"}, {"start": 1, "size": 1, "name": "FECF", "description": "Framing error clear flag"}, {"start": 0, "size": 1, "name": "PECF", "description": "Parity error clear flag"}], "description": "Interrupt flag clear register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "RDR", "fields": [{"start": 0, "size": 9, "name": "RDR", "description": "Receive data value"}], "description": "Receive data register", "access": "read-only", "offset": 36, "size": 32}, {"reset": 0, "name": "TDR", "fields": [{"start": 0, "size": 9, "name": "TDR", "description": "Transmit data value"}], "description": "Transmit data register", "access": "read-write", "offset": 40, "size": 32}], "base": 1073762304, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "SPI", "name": "SPI1", "interrupts": [{"name": "SPI1", "value": 35, "description": "SPI1 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "CRCL", "description": "CRC length"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 3, "size": 1, "name": "NSSP", "description": "NSS pulse management"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 8, "size": 4, "name": "DS", "description": "Data size"}, {"start": 12, "size": 1, "name": "FRXTH", "description": "FIFO reception threshold"}, {"start": 13, "size": 1, "name": "LDMA_RX", "description": "Last DMA transfer for reception"}, {"start": 14, "size": 1, "name": "LDMA_TX", "description": "Last DMA transfer for transmission"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 9, "size": 2, "name": "FRLVL", "description": "FIFO reception level"}, {"start": 11, "size": 2, "name": "FTLVL", "description": "FIFO transmission level"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 16, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073819648, "description": "Serial peripheral interface/Inter-IC sound"}, {"group": "SPI", "name": "SPI2", "interrupts": [{"name": "SPI2", "value": 36, "description": "SPI2 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "CRCL", "description": "CRC length"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 3, "size": 1, "name": "NSSP", "description": "NSS pulse management"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 8, "size": 4, "name": "DS", "description": "Data size"}, {"start": 12, "size": 1, "name": "FRXTH", "description": "FIFO reception threshold"}, {"start": 13, "size": 1, "name": "LDMA_RX", "description": "Last DMA transfer for reception"}, {"start": 14, "size": 1, "name": "LDMA_TX", "description": "Last DMA transfer for transmission"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 9, "size": 2, "name": "FRLVL", "description": "FIFO reception level"}, {"start": 11, "size": 2, "name": "FTLVL", "description": "FIFO transmission level"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 16, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073756160, "description": "Serial peripheral interface/Inter-IC sound"}, {"group": "SPI", "name": "SPI3", "interrupts": [{"name": "SPI3", "value": 51, "description": "SPI3 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "CRCL", "description": "CRC length"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 3, "size": 1, "name": "NSSP", "description": "NSS pulse management"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 8, "size": 4, "name": "DS", "description": "Data size"}, {"start": 12, "size": 1, "name": "FRXTH", "description": "FIFO reception threshold"}, {"start": 13, "size": 1, "name": "LDMA_RX", "description": "Last DMA transfer for reception"}, {"start": 14, "size": 1, "name": "LDMA_TX", "description": "Last DMA transfer for transmission"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 9, "size": 2, "name": "FRLVL", "description": "FIFO reception level"}, {"start": 11, "size": 2, "name": "FTLVL", "description": "FIFO transmission level"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 16, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073757184, "description": "Serial peripheral interface/Inter-IC sound"}, {"group": "SPI", "name": "I2S2ext", "interrupts": [], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "CRCL", "description": "CRC length"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 3, "size": 1, "name": "NSSP", "description": "NSS pulse management"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 8, "size": 4, "name": "DS", "description": "Data size"}, {"start": 12, "size": 1, "name": "FRXTH", "description": "FIFO reception threshold"}, {"start": 13, "size": 1, "name": "LDMA_RX", "description": "Last DMA transfer for reception"}, {"start": 14, "size": 1, "name": "LDMA_TX", "description": "Last DMA transfer for transmission"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 9, "size": 2, "name": "FRLVL", "description": "FIFO reception level"}, {"start": 11, "size": 2, "name": "FTLVL", "description": "FIFO transmission level"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 16, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073755136, "description": "Serial peripheral interface/Inter-IC sound"}, {"group": "SPI", "name": "I2S3ext", "interrupts": [], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "CRCL", "description": "CRC length"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 3, "size": 1, "name": "NSSP", "description": "NSS pulse management"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 8, "size": 4, "name": "DS", "description": "Data size"}, {"start": 12, "size": 1, "name": "FRXTH", "description": "FIFO reception threshold"}, {"start": 13, "size": 1, "name": "LDMA_RX", "description": "Last DMA transfer for reception"}, {"start": 14, "size": 1, "name": "LDMA_TX", "description": "Last DMA transfer for transmission"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 9, "size": 2, "name": "FRLVL", "description": "FIFO reception level"}, {"start": 11, "size": 2, "name": "FTLVL", "description": "FIFO transmission level"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 16, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073758208, "description": "Serial peripheral interface/Inter-IC sound"}, {"group": "SPI", "name": "SPI4", "interrupts": [{"name": "SPI3", "value": 51, "description": "SPI3 global interrupt"}, {"name": "SPI4", "value": 84, "description": "SPI4 Global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "CRCL", "description": "CRC length"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 3, "size": 1, "name": "NSSP", "description": "NSS pulse management"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 8, "size": 4, "name": "DS", "description": "Data size"}, {"start": 12, "size": 1, "name": "FRXTH", "description": "FIFO reception threshold"}, {"start": 13, "size": 1, "name": "LDMA_RX", "description": "Last DMA transfer for reception"}, {"start": 14, "size": 1, "name": "LDMA_TX", "description": "Last DMA transfer for transmission"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 9, "size": 2, "name": "FRLVL", "description": "FIFO reception level"}, {"start": 11, "size": 2, "name": "FTLVL", "description": "FIFO transmission level"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 16, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073822720, "description": "Serial peripheral interface/Inter-IC sound"}, {"group": "EXTI", "name": "EXTI", "interrupts": [{"name": "TAMP_STAMP", "value": 2, "description": "Tamper and TimeStamp interrupts"}, {"name": "EXTI0", "value": 6, "description": "EXTI Line0 interrupt"}, {"name": "EXTI1", "value": 7, "description": "EXTI Line3 interrupt"}, {"name": "EXTI2_TSC", "value": 8, "description": "EXTI Line2 and Touch sensing interrupts"}, {"name": "EXTI3", "value": 9, "description": "EXTI Line3 interrupt"}, {"name": "EXTI4", "value": 10, "description": "EXTI Line4 interrupt"}, {"name": "EXTI9_5", "value": 23, "description": "EXTI Line5 to Line9 interrupts"}, {"name": "I2C1_EV_EXTI23", "value": 31, "description": "I2C1 event interrupt and EXTI Line23 interrupt"}, {"name": "USART1_EXTI25", "value": 37, "description": "USART1 global interrupt and EXTI Line 25 interrupt"}, {"name": "USART2_EXTI26", "value": 38, "description": "USART2 global interrupt and EXTI Line 26 interrupt"}, {"name": "USART3_EXTI28", "value": 39, "description": "USART3 global interrupt and EXTI Line 28 interrupt"}, {"name": "EXTI15_10", "value": 40, "description": "EXTI Line15 to Line10 interrupts"}, {"name": "UART4_EXTI34", "value": 52, "description": "UART4 global and EXTI Line 34 interrupts"}, {"name": "UART5_EXTI35", "value": 53, "description": "UART5 global and EXTI Line 35 interrupts"}, {"name": "USB_WKUP_EXTI", "value": 76, "description": "USB wakeup from Suspend and EXTI Line 18"}], "registers": [{"reset": 528482304, "name": "IMR1", "fields": [{"start": 0, "size": 1, "name": "MR0", "description": "Interrupt Mask on line 0"}, {"start": 1, "size": 1, "name": "MR1", "description": "Interrupt Mask on line 1"}, {"start": 2, "size": 1, "name": "MR2", "description": "Interrupt Mask on line 2"}, {"start": 3, "size": 1, "name": "MR3", "description": "Interrupt Mask on line 3"}, {"start": 4, "size": 1, "name": "MR4", "description": "Interrupt Mask on line 4"}, {"start": 5, "size": 1, "name": "MR5", "description": "Interrupt Mask on line 5"}, {"start": 6, "size": 1, "name": "MR6", "description": "Interrupt Mask on line 6"}, {"start": 7, "size": 1, "name": "MR7", "description": "Interrupt Mask on line 7"}, {"start": 8, "size": 1, "name": "MR8", "description": "Interrupt Mask on line 8"}, {"start": 9, "size": 1, "name": "MR9", "description": "Interrupt Mask on line 9"}, {"start": 10, "size": 1, "name": "MR10", "description": "Interrupt Mask on line 10"}, {"start": 11, "size": 1, "name": "MR11", "description": "Interrupt Mask on line 11"}, {"start": 12, "size": 1, "name": "MR12", "description": "Interrupt Mask on line 12"}, {"start": 13, "size": 1, "name": "MR13", "description": "Interrupt Mask on line 13"}, {"start": 14, "size": 1, "name": "MR14", "description": "Interrupt Mask on line 14"}, {"start": 15, "size": 1, "name": "MR15", "description": "Interrupt Mask on line 15"}, {"start": 16, "size": 1, "name": "MR16", "description": "Interrupt Mask on line 16"}, {"start": 17, "size": 1, "name": "MR17", "description": "Interrupt Mask on line 17"}, {"start": 18, "size": 1, "name": "MR18", "description": "Interrupt Mask on line 18"}, {"start": 19, "size": 1, "name": "MR19", "description": "Interrupt Mask on line 19"}, {"start": 20, "size": 1, "name": "MR20", "description": "Interrupt Mask on line 20"}, {"start": 21, "size": 1, "name": "MR21", "description": "Interrupt Mask on line 21"}, {"start": 22, "size": 1, "name": "MR22", "description": "Interrupt Mask on line 22"}, {"start": 23, "size": 1, "name": "MR23", "description": "Interrupt Mask on line 23"}, {"start": 24, "size": 1, "name": "MR24", "description": "Interrupt Mask on line 24"}, {"start": 25, "size": 1, "name": "MR25", "description": "Interrupt Mask on line 25"}, {"start": 26, "size": 1, "name": "MR26", "description": "Interrupt Mask on line 26"}, {"start": 27, "size": 1, "name": "MR27", "description": "Interrupt Mask on line 27"}, {"start": 28, "size": 1, "name": "MR28", "description": "Interrupt Mask on line 28"}, {"start": 29, "size": 1, "name": "MR29", "description": "Interrupt Mask on line 29"}, {"start": 30, "size": 1, "name": "MR30", "description": "Interrupt Mask on line 30"}, {"start": 31, "size": 1, "name": "MR31", "description": "Interrupt Mask on line 31"}], "description": "Interrupt mask register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "EMR1", "fields": [{"start": 0, "size": 1, "name": "MR0", "description": "Event Mask on line 0"}, {"start": 1, "size": 1, "name": "MR1", "description": "Event Mask on line 1"}, {"start": 2, "size": 1, "name": "MR2", "description": "Event Mask on line 2"}, {"start": 3, "size": 1, "name": "MR3", "description": "Event Mask on line 3"}, {"start": 4, "size": 1, "name": "MR4", "description": "Event Mask on line 4"}, {"start": 5, "size": 1, "name": "MR5", "description": "Event Mask on line 5"}, {"start": 6, "size": 1, "name": "MR6", "description": "Event Mask on line 6"}, {"start": 7, "size": 1, "name": "MR7", "description": "Event Mask on line 7"}, {"start": 8, "size": 1, "name": "MR8", "description": "Event Mask on line 8"}, {"start": 9, "size": 1, "name": "MR9", "description": "Event Mask on line 9"}, {"start": 10, "size": 1, "name": "MR10", "description": "Event Mask on line 10"}, {"start": 11, "size": 1, "name": "MR11", "description": "Event Mask on line 11"}, {"start": 12, "size": 1, "name": "MR12", "description": "Event Mask on line 12"}, {"start": 13, "size": 1, "name": "MR13", "description": "Event Mask on line 13"}, {"start": 14, "size": 1, "name": "MR14", "description": "Event Mask on line 14"}, {"start": 15, "size": 1, "name": "MR15", "description": "Event Mask on line 15"}, {"start": 16, "size": 1, "name": "MR16", "description": "Event Mask on line 16"}, {"start": 17, "size": 1, "name": "MR17", "description": "Event Mask on line 17"}, {"start": 18, "size": 1, "name": "MR18", "description": "Event Mask on line 18"}, {"start": 19, "size": 1, "name": "MR19", "description": "Event Mask on line 19"}, {"start": 20, "size": 1, "name": "MR20", "description": "Event Mask on line 20"}, {"start": 21, "size": 1, "name": "MR21", "description": "Event Mask on line 21"}, {"start": 22, "size": 1, "name": "MR22", "description": "Event Mask on line 22"}, {"start": 23, "size": 1, "name": "MR23", "description": "Event Mask on line 23"}, {"start": 24, "size": 1, "name": "MR24", "description": "Event Mask on line 24"}, {"start": 25, "size": 1, "name": "MR25", "description": "Event Mask on line 25"}, {"start": 26, "size": 1, "name": "MR26", "description": "Event Mask on line 26"}, {"start": 27, "size": 1, "name": "MR27", "description": "Event Mask on line 27"}, {"start": 28, "size": 1, "name": "MR28", "description": "Event Mask on line 28"}, {"start": 29, "size": 1, "name": "MR29", "description": "Event Mask on line 29"}, {"start": 30, "size": 1, "name": "MR30", "description": "Event Mask on line 30"}, {"start": 31, "size": 1, "name": "MR31", "description": "Event Mask on line 31"}], "description": "Event mask register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "RTSR1", "fields": [{"start": 0, "size": 1, "name": "TR0", "description": "Rising trigger event configuration of line 0"}, {"start": 1, "size": 1, "name": "TR1", "description": "Rising trigger event configuration of line 1"}, {"start": 2, "size": 1, "name": "TR2", "description": "Rising trigger event configuration of line 2"}, {"start": 3, "size": 1, "name": "TR3", "description": "Rising trigger event configuration of line 3"}, {"start": 4, "size": 1, "name": "TR4", "description": "Rising trigger event configuration of line 4"}, {"start": 5, "size": 1, "name": "TR5", "description": "Rising trigger event configuration of line 5"}, {"start": 6, "size": 1, "name": "TR6", "description": "Rising trigger event configuration of line 6"}, {"start": 7, "size": 1, "name": "TR7", "description": "Rising trigger event configuration of line 7"}, {"start": 8, "size": 1, "name": "TR8", "description": "Rising trigger event configuration of line 8"}, {"start": 9, "size": 1, "name": "TR9", "description": "Rising trigger event configuration of line 9"}, {"start": 10, "size": 1, "name": "TR10", "description": "Rising trigger event configuration of line 10"}, {"start": 11, "size": 1, "name": "TR11", "description": "Rising trigger event configuration of line 11"}, {"start": 12, "size": 1, "name": "TR12", "description": "Rising trigger event configuration of line 12"}, {"start": 13, "size": 1, "name": "TR13", "description": "Rising trigger event configuration of line 13"}, {"start": 14, "size": 1, "name": "TR14", "description": "Rising trigger event configuration of line 14"}, {"start": 15, "size": 1, "name": "TR15", "description": "Rising trigger event configuration of line 15"}, {"start": 16, "size": 1, "name": "TR16", "description": "Rising trigger event configuration of line 16"}, {"start": 17, "size": 1, "name": "TR17", "description": "Rising trigger event configuration of line 17"}, {"start": 18, "size": 1, "name": "TR18", "description": "Rising trigger event configuration of line 18"}, {"start": 19, "size": 1, "name": "TR19", "description": "Rising trigger event configuration of line 19"}, {"start": 20, "size": 1, "name": "TR20", "description": "Rising trigger event configuration of line 20"}, {"start": 21, "size": 1, "name": "TR21", "description": "Rising trigger event configuration of line 21"}, {"start": 22, "size": 1, "name": "TR22", "description": "Rising trigger event configuration of line 22"}, {"start": 29, "size": 1, "name": "TR29", "description": "Rising trigger event configuration of line 29"}, {"start": 30, "size": 1, "name": "TR30", "description": "Rising trigger event configuration of line 30"}, {"start": 31, "size": 1, "name": "TR31", "description": "Rising trigger event configuration of line 31"}], "description": "Rising Trigger selection register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "FTSR1", "fields": [{"start": 0, "size": 1, "name": "TR0", "description": "Falling trigger event configuration of line 0"}, {"start": 1, "size": 1, "name": "TR1", "description": "Falling trigger event configuration of line 1"}, {"start": 2, "size": 1, "name": "TR2", "description": "Falling trigger event configuration of line 2"}, {"start": 3, "size": 1, "name": "TR3", "description": "Falling trigger event configuration of line 3"}, {"start": 4, "size": 1, "name": "TR4", "description": "Falling trigger event configuration of line 4"}, {"start": 5, "size": 1, "name": "TR5", "description": "Falling trigger event configuration of line 5"}, {"start": 6, "size": 1, "name": "TR6", "description": "Falling trigger event configuration of line 6"}, {"start": 7, "size": 1, "name": "TR7", "description": "Falling trigger event configuration of line 7"}, {"start": 8, "size": 1, "name": "TR8", "description": "Falling trigger event configuration of line 8"}, {"start": 9, "size": 1, "name": "TR9", "description": "Falling trigger event configuration of line 9"}, {"start": 10, "size": 1, "name": "TR10", "description": "Falling trigger event configuration of line 10"}, {"start": 11, "size": 1, "name": "TR11", "description": "Falling trigger event configuration of line 11"}, {"start": 12, "size": 1, "name": "TR12", "description": "Falling trigger event configuration of line 12"}, {"start": 13, "size": 1, "name": "TR13", "description": "Falling trigger event configuration of line 13"}, {"start": 14, "size": 1, "name": "TR14", "description": "Falling trigger event configuration of line 14"}, {"start": 15, "size": 1, "name": "TR15", "description": "Falling trigger event configuration of line 15"}, {"start": 16, "size": 1, "name": "TR16", "description": "Falling trigger event configuration of line 16"}, {"start": 17, "size": 1, "name": "TR17", "description": "Falling trigger event configuration of line 17"}, {"start": 18, "size": 1, "name": "TR18", "description": "Falling trigger event configuration of line 18"}, {"start": 19, "size": 1, "name": "TR19", "description": "Falling trigger event configuration of line 19"}, {"start": 20, "size": 1, "name": "TR20", "description": "Falling trigger event configuration of line 20"}, {"start": 21, "size": 1, "name": "TR21", "description": "Falling trigger event configuration of line 21"}, {"start": 22, "size": 1, "name": "TR22", "description": "Falling trigger event configuration of line 22"}, {"start": 29, "size": 1, "name": "TR29", "description": "Falling trigger event configuration of line 29"}, {"start": 30, "size": 1, "name": "TR30", "description": "Falling trigger event configuration of line 30."}, {"start": 31, "size": 1, "name": "TR31", "description": "Falling trigger event configuration of line 31"}], "description": "Falling Trigger selection register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SWIER1", "fields": [{"start": 0, "size": 1, "name": "SWIER0", "description": "Software Interrupt on line 0"}, {"start": 1, "size": 1, "name": "SWIER1", "description": "Software Interrupt on line 1"}, {"start": 2, "size": 1, "name": "SWIER2", "description": "Software Interrupt on line 2"}, {"start": 3, "size": 1, "name": "SWIER3", "description": "Software Interrupt on line 3"}, {"start": 4, "size": 1, "name": "SWIER4", "description": "Software Interrupt on line 4"}, {"start": 5, "size": 1, "name": "SWIER5", "description": "Software Interrupt on line 5"}, {"start": 6, "size": 1, "name": "SWIER6", "description": "Software Interrupt on line 6"}, {"start": 7, "size": 1, "name": "SWIER7", "description": "Software Interrupt on line 7"}, {"start": 8, "size": 1, "name": "SWIER8", "description": "Software Interrupt on line 8"}, {"start": 9, "size": 1, "name": "SWIER9", "description": "Software Interrupt on line 9"}, {"start": 10, "size": 1, "name": "SWIER10", "description": "Software Interrupt on line 10"}, {"start": 11, "size": 1, "name": "SWIER11", "description": "Software Interrupt on line 11"}, {"start": 12, "size": 1, "name": "SWIER12", "description": "Software Interrupt on line 12"}, {"start": 13, "size": 1, "name": "SWIER13", "description": "Software Interrupt on line 13"}, {"start": 14, "size": 1, "name": "SWIER14", "description": "Software Interrupt on line 14"}, {"start": 15, "size": 1, "name": "SWIER15", "description": "Software Interrupt on line 15"}, {"start": 16, "size": 1, "name": "SWIER16", "description": "Software Interrupt on line 16"}, {"start": 17, "size": 1, "name": "SWIER17", "description": "Software Interrupt on line 17"}, {"start": 18, "size": 1, "name": "SWIER18", "description": "Software Interrupt on line 18"}, {"start": 19, "size": 1, "name": "SWIER19", "description": "Software Interrupt on line 19"}, {"start": 20, "size": 1, "name": "SWIER20", "description": "Software Interrupt on line 20"}, {"start": 21, "size": 1, "name": "SWIER21", "description": "Software Interrupt on line 21"}, {"start": 22, "size": 1, "name": "SWIER22", "description": "Software Interrupt on line 22"}, {"start": 29, "size": 1, "name": "SWIER29", "description": "Software Interrupt on line 29"}, {"start": 30, "size": 1, "name": "SWIER30", "description": "Software Interrupt on line 309"}, {"start": 31, "size": 1, "name": "SWIER31", "description": "Software Interrupt on line 319"}], "description": "Software interrupt event register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "PR1", "fields": [{"start": 0, "size": 1, "name": "PR0", "description": "Pending bit 0"}, {"start": 1, "size": 1, "name": "PR1", "description": "Pending bit 1"}, {"start": 2, "size": 1, "name": "PR2", "description": "Pending bit 2"}, {"start": 3, "size": 1, "name": "PR3", "description": "Pending bit 3"}, {"start": 4, "size": 1, "name": "PR4", "description": "Pending bit 4"}, {"start": 5, "size": 1, "name": "PR5", "description": "Pending bit 5"}, {"start": 6, "size": 1, "name": "PR6", "description": "Pending bit 6"}, {"start": 7, "size": 1, "name": "PR7", "description": "Pending bit 7"}, {"start": 8, "size": 1, "name": "PR8", "description": "Pending bit 8"}, {"start": 9, "size": 1, "name": "PR9", "description": "Pending bit 9"}, {"start": 10, "size": 1, "name": "PR10", "description": "Pending bit 10"}, {"start": 11, "size": 1, "name": "PR11", "description": "Pending bit 11"}, {"start": 12, "size": 1, "name": "PR12", "description": "Pending bit 12"}, {"start": 13, "size": 1, "name": "PR13", "description": "Pending bit 13"}, {"start": 14, "size": 1, "name": "PR14", "description": "Pending bit 14"}, {"start": 15, "size": 1, "name": "PR15", "description": "Pending bit 15"}, {"start": 16, "size": 1, "name": "PR16", "description": "Pending bit 16"}, {"start": 17, "size": 1, "name": "PR17", "description": "Pending bit 17"}, {"start": 18, "size": 1, "name": "PR18", "description": "Pending bit 18"}, {"start": 19, "size": 1, "name": "PR19", "description": "Pending bit 19"}, {"start": 20, "size": 1, "name": "PR20", "description": "Pending bit 20"}, {"start": 21, "size": 1, "name": "PR21", "description": "Pending bit 21"}, {"start": 22, "size": 1, "name": "PR22", "description": "Pending bit 22"}, {"start": 29, "size": 1, "name": "PR29", "description": "Pending bit 29"}, {"start": 30, "size": 1, "name": "PR30", "description": "Pending bit 30"}, {"start": 31, "size": 1, "name": "PR31", "description": "Pending bit 31"}], "description": "Pending register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 4294967292, "name": "IMR2", "fields": [{"start": 0, "size": 1, "name": "MR32", "description": "Interrupt Mask on external/internal line 32"}, {"start": 1, "size": 1, "name": "MR33", "description": "Interrupt Mask on external/internal line 33"}, {"start": 2, "size": 1, "name": "MR34", "description": "Interrupt Mask on external/internal line 34"}, {"start": 3, "size": 1, "name": "MR35", "description": "Interrupt Mask on external/internal line 35"}], "description": "Interrupt mask register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "EMR2", "fields": [{"start": 0, "size": 1, "name": "MR32", "description": "Event mask on external/internal line 32"}, {"start": 1, "size": 1, "name": "MR33", "description": "Event mask on external/internal line 33"}, {"start": 2, "size": 1, "name": "MR34", "description": "Event mask on external/internal line 34"}, {"start": 3, "size": 1, "name": "MR35", "description": "Event mask on external/internal line 35"}], "description": "Event mask register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "RTSR2", "fields": [{"start": 0, "size": 1, "name": "TR32", "description": "Rising trigger event configuration bit of line 32"}, {"start": 1, "size": 1, "name": "TR33", "description": "Rising trigger event configuration bit of line 33"}], "description": "Rising Trigger selection register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "FTSR2", "fields": [{"start": 0, "size": 1, "name": "TR32", "description": "Falling trigger event configuration bit of line 32"}, {"start": 1, "size": 1, "name": "TR33", "description": "Falling trigger event configuration bit of line 33"}], "description": "Falling Trigger selection register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "SWIER2", "fields": [{"start": 0, "size": 1, "name": "SWIER32", "description": "Software interrupt on line 32"}, {"start": 1, "size": 1, "name": "SWIER33", "description": "Software interrupt on line 33"}], "description": "Software interrupt event register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "PR2", "fields": [{"start": 0, "size": 1, "name": "PR32", "description": "Pending bit on line 32"}, {"start": 1, "size": 1, "name": "PR33", "description": "Pending bit on line 33"}], "description": "Pending register", "access": "read-write", "offset": 44, "size": 32}], "base": 1073808384, "description": "External interrupt/event controller"}, {"group": "PWR", "name": "PWR", "interrupts": [{"name": "PVD", "value": 1, "description": "PVD through EXTI line detection interrupt"}], "registers": [{"reset": 0, "name": "CR", "fields": [{"start": 0, "size": 1, "name": "LPDS", "description": "Low-power deep sleep"}, {"start": 1, "size": 1, "name": "PDDS", "description": "Power down deepsleep"}, {"start": 2, "size": 1, "name": "CWUF", "description": "Clear wakeup flag"}, {"start": 3, "size": 1, "name": "CSBF", "description": "Clear standby flag"}, {"start": 4, "size": 1, "name": "PVDE", "description": "Power voltage detector enable"}, {"start": 5, "size": 3, "name": "PLS", "description": "PVD level selection"}, {"start": 8, "size": 1, "name": "DBP", "description": "Disable backup domain write protection"}], "description": "power control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CSR", "fields": [{"start": 0, "size": 1, "name": "WUF", "description": "Wakeup flag"}, {"start": 1, "size": 1, "name": "SBF", "description": "Standby flag"}, {"start": 2, "size": 1, "name": "PVDO", "description": "PVD output"}, {"start": 8, "size": 1, "name": "EWUP1", "description": "Enable WKUP1 pin"}, {"start": 9, "size": 1, "name": "EWUP2", "description": "Enable WKUP2 pin"}], "description": "power control/status register", "access": "", "offset": 4, "size": 32}], "base": 1073770496, "description": "Power control"}, {"group": "CAN", "name": "CAN", "interrupts": [{"name": "USB_HP_CAN_TX", "value": 19, "description": "USB High Priority/CAN_TX interrupts"}, {"name": "USB_LP_CAN_RX0", "value": 20, "description": "USB Low Priority/CAN_RX0 interrupts"}, {"name": "CAN_RX1", "value": 21, "description": "CAN_RX1 interrupt"}, {"name": "CAN_SCE", "value": 22, "description": "CAN_SCE interrupt"}], "registers": [{"reset": 65538, "name": "MCR", "fields": [{"start": 16, "size": 1, "name": "DBF", "description": "DBF"}, {"start": 15, "size": 1, "name": "RESET", "description": "RESET"}, {"start": 7, "size": 1, "name": "TTCM", "description": "TTCM"}, {"start": 6, "size": 1, "name": "ABOM", "description": "ABOM"}, {"start": 5, "size": 1, "name": "AWUM", "description": "AWUM"}, {"start": 4, "size": 1, "name": "NART", "description": "NART"}, {"start": 3, "size": 1, "name": "RFLM", "description": "RFLM"}, {"start": 2, "size": 1, "name": "TXFP", "description": "TXFP"}, {"start": 1, "size": 1, "name": "SLEEP", "description": "SLEEP"}, {"start": 0, "size": 1, "name": "INRQ", "description": "INRQ"}], "description": "master control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 3074, "name": "MSR", "fields": [{"start": 11, "size": 1, "name": "RX", "description": "RX"}, {"start": 10, "size": 1, "name": "SAMP", "description": "SAMP"}, {"start": 9, "size": 1, "name": "RXM", "description": "RXM"}, {"start": 8, "size": 1, "name": "TXM", "description": "TXM"}, {"start": 4, "size": 1, "name": "SLAKI", "description": "SLAKI"}, {"start": 3, "size": 1, "name": "WKUI", "description": "WKUI"}, {"start": 2, "size": 1, "name": "ERRI", "description": "ERRI"}, {"start": 1, "size": 1, "name": "SLAK", "description": "SLAK"}, {"start": 0, "size": 1, "name": "INAK", "description": "INAK"}], "description": "master status register", "access": "", "offset": 4, "size": 32}, {"reset": 469762048, "name": "TSR", "fields": [{"start": 31, "size": 1, "name": "LOW2", "description": "Lowest priority flag for mailbox 2"}, {"start": 30, "size": 1, "name": "LOW1", "description": "Lowest priority flag for mailbox 1"}, {"start": 29, "size": 1, "name": "LOW0", "description": "Lowest priority flag for mailbox 0"}, {"start": 28, "size": 1, "name": "TME2", "description": "Lowest priority flag for mailbox 2"}, {"start": 27, "size": 1, "name": "TME1", "description": "Lowest priority flag for mailbox 1"}, {"start": 26, "size": 1, "name": "TME0", "description": "Lowest priority flag for mailbox 0"}, {"start": 24, "size": 2, "name": "CODE", "description": "CODE"}, {"start": 23, "size": 1, "name": "ABRQ2", "description": "ABRQ2"}, {"start": 19, "size": 1, "name": "TERR2", "description": "TERR2"}, {"start": 18, "size": 1, "name": "ALST2", "description": "ALST2"}, {"start": 17, "size": 1, "name": "TXOK2", "description": "TXOK2"}, {"start": 16, "size": 1, "name": "RQCP2", "description": "RQCP2"}, {"start": 15, "size": 1, "name": "ABRQ1", "description": "ABRQ1"}, {"start": 11, "size": 1, "name": "TERR1", "description": "TERR1"}, {"start": 10, "size": 1, "name": "ALST1", "description": "ALST1"}, {"start": 9, "size": 1, "name": "TXOK1", "description": "TXOK1"}, {"start": 8, "size": 1, "name": "RQCP1", "description": "RQCP1"}, {"start": 7, "size": 1, "name": "ABRQ0", "description": "ABRQ0"}, {"start": 3, "size": 1, "name": "TERR0", "description": "TERR0"}, {"start": 2, "size": 1, "name": "ALST0", "description": "ALST0"}, {"start": 1, "size": 1, "name": "TXOK0", "description": "TXOK0"}, {"start": 0, "size": 1, "name": "RQCP0", "description": "RQCP0"}], "description": "transmit status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "RF0R", "fields": [{"start": 5, "size": 1, "name": "RFOM0", "description": "RFOM0"}, {"start": 4, "size": 1, "name": "FOVR0", "description": "FOVR0"}, {"start": 3, "size": 1, "name": "FULL0", "description": "FULL0"}, {"start": 0, "size": 2, "name": "FMP0", "description": "FMP0"}], "description": "receive FIFO 0 register", "access": "", "offset": 12, "size": 32}, {"reset": 0, "name": "RF1R", "fields": [{"start": 5, "size": 1, "name": "RFOM1", "description": "RFOM1"}, {"start": 4, "size": 1, "name": "FOVR1", "description": "FOVR1"}, {"start": 3, "size": 1, "name": "FULL1", "description": "FULL1"}, {"start": 0, "size": 2, "name": "FMP1", "description": "FMP1"}], "description": "receive FIFO 1 register", "access": "", "offset": 16, "size": 32}, {"reset": 0, "name": "IER", "fields": [{"start": 17, "size": 1, "name": "SLKIE", "description": "SLKIE"}, {"start": 16, "size": 1, "name": "WKUIE", "description": "WKUIE"}, {"start": 15, "size": 1, "name": "ERRIE", "description": "ERRIE"}, {"start": 11, "size": 1, "name": "LECIE", "description": "LECIE"}, {"start": 10, "size": 1, "name": "BOFIE", "description": "BOFIE"}, {"start": 9, "size": 1, "name": "EPVIE", "description": "EPVIE"}, {"start": 8, "size": 1, "name": "EWGIE", "description": "EWGIE"}, {"start": 6, "size": 1, "name": "FOVIE1", "description": "FOVIE1"}, {"start": 5, "size": 1, "name": "FFIE1", "description": "FFIE1"}, {"start": 4, "size": 1, "name": "FMPIE1", "description": "FMPIE1"}, {"start": 3, "size": 1, "name": "FOVIE0", "description": "FOVIE0"}, {"start": 2, "size": 1, "name": "FFIE0", "description": "FFIE0"}, {"start": 1, "size": 1, "name": "FMPIE0", "description": "FMPIE0"}, {"start": 0, "size": 1, "name": "TMEIE", "description": "TMEIE"}], "description": "interrupt enable register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "ESR", "fields": [{"start": 24, "size": 8, "name": "REC", "description": "REC"}, {"start": 16, "size": 8, "name": "TEC", "description": "TEC"}, {"start": 4, "size": 3, "name": "LEC", "description": "LEC"}, {"start": 2, "size": 1, "name": "BOFF", "description": "BOFF"}, {"start": 1, "size": 1, "name": "EPVF", "description": "EPVF"}, {"start": 0, "size": 1, "name": "EWGF", "description": "EWGF"}], "description": "error status register", "access": "", "offset": 24, "size": 32}, {"reset": 19070976, "name": "BTR", "fields": [{"start": 31, "size": 1, "name": "SILM", "description": "SILM"}, {"start": 30, "size": 1, "name": "LBKM", "description": "LBKM"}, {"start": 24, "size": 2, "name": "SJW", "description": "SJW"}, {"start": 20, "size": 3, "name": "TS2", "description": "TS2"}, {"start": 16, "size": 4, "name": "TS1", "description": "TS1"}, {"start": 0, "size": 10, "name": "BRP", "description": "BRP"}], "description": "bit timing register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "TI0R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}, {"start": 0, "size": 1, "name": "TXRQ", "description": "TXRQ"}], "description": "TX mailbox identifier register", "access": "read-write", "offset": 384, "size": 32}, {"reset": 0, "name": "TDT0R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 1, "name": "TGT", "description": "TGT"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data length control and time stamp register", "access": "read-write", "offset": 388, "size": 32}, {"reset": 0, "name": "TDL0R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data low register", "access": "read-write", "offset": 392, "size": 32}, {"reset": 0, "name": "TDH0R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-write", "offset": 396, "size": 32}, {"reset": 0, "name": "TI1R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}, {"start": 0, "size": 1, "name": "TXRQ", "description": "TXRQ"}], "description": "TX mailbox identifier register", "access": "read-write", "offset": 400, "size": 32}, {"reset": 0, "name": "TDT1R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 1, "name": "TGT", "description": "TGT"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data length control and time stamp register", "access": "read-write", "offset": 404, "size": 32}, {"reset": 0, "name": "TDL1R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data low register", "access": "read-write", "offset": 408, "size": 32}, {"reset": 0, "name": "TDH1R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-write", "offset": 412, "size": 32}, {"reset": 0, "name": "TI2R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}, {"start": 0, "size": 1, "name": "TXRQ", "description": "TXRQ"}], "description": "TX mailbox identifier register", "access": "read-write", "offset": 416, "size": 32}, {"reset": 0, "name": "TDT2R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 1, "name": "TGT", "description": "TGT"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data length control and time stamp register", "access": "read-write", "offset": 420, "size": 32}, {"reset": 0, "name": "TDL2R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data low register", "access": "read-write", "offset": 424, "size": 32}, {"reset": 0, "name": "TDH2R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-write", "offset": 428, "size": 32}, {"reset": 0, "name": "RI0R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}], "description": "receive FIFO mailbox identifier register", "access": "read-only", "offset": 432, "size": 32}, {"reset": 0, "name": "RDT0R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 8, "name": "FMI", "description": "FMI"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "receive FIFO mailbox data length control and time stamp register", "access": "read-only", "offset": 436, "size": 32}, {"reset": 0, "name": "RDL0R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "receive FIFO mailbox data low register", "access": "read-only", "offset": 440, "size": 32}, {"reset": 0, "name": "RDH0R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "receive FIFO mailbox data high register", "access": "read-only", "offset": 444, "size": 32}, {"reset": 0, "name": "RI1R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}], "description": "receive FIFO mailbox identifier register", "access": "read-only", "offset": 448, "size": 32}, {"reset": 0, "name": "RDT1R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 8, "name": "FMI", "description": "FMI"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "receive FIFO mailbox data length control and time stamp register", "access": "read-only", "offset": 452, "size": 32}, {"reset": 0, "name": "RDL1R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "receive FIFO mailbox data low register", "access": "read-only", "offset": 456, "size": 32}, {"reset": 0, "name": "RDH1R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "receive FIFO mailbox data high register", "access": "read-only", "offset": 460, "size": 32}, {"reset": 706481665, "name": "FMR", "fields": [{"start": 8, "size": 6, "name": "CAN2SB", "description": "CAN2 start bank"}, {"start": 0, "size": 1, "name": "FINIT", "description": "Filter init mode"}], "description": "filter master register", "access": "read-write", "offset": 512, "size": 32}, {"reset": 0, "name": "FM1R", "fields": [{"start": 0, "size": 1, "name": "FBM0", "description": "Filter mode"}, {"start": 1, "size": 1, "name": "FBM1", "description": "Filter mode"}, {"start": 2, "size": 1, "name": "FBM2", "description": "Filter mode"}, {"start": 3, "size": 1, "name": "FBM3", "description": "Filter mode"}, {"start": 4, "size": 1, "name": "FBM4", "description": "Filter mode"}, {"start": 5, "size": 1, "name": "FBM5", "description": "Filter mode"}, {"start": 6, "size": 1, "name": "FBM6", "description": "Filter mode"}, {"start": 7, "size": 1, "name": "FBM7", "description": "Filter mode"}, {"start": 8, "size": 1, "name": "FBM8", "description": "Filter mode"}, {"start": 9, "size": 1, "name": "FBM9", "description": "Filter mode"}, {"start": 10, "size": 1, "name": "FBM10", "description": "Filter mode"}, {"start": 11, "size": 1, "name": "FBM11", "description": "Filter mode"}, {"start": 12, "size": 1, "name": "FBM12", "description": "Filter mode"}, {"start": 13, "size": 1, "name": "FBM13", "description": "Filter mode"}, {"start": 14, "size": 1, "name": "FBM14", "description": "Filter mode"}, {"start": 15, "size": 1, "name": "FBM15", "description": "Filter mode"}, {"start": 16, "size": 1, "name": "FBM16", "description": "Filter mode"}, {"start": 17, "size": 1, "name": "FBM17", "description": "Filter mode"}, {"start": 18, "size": 1, "name": "FBM18", "description": "Filter mode"}, {"start": 19, "size": 1, "name": "FBM19", "description": "Filter mode"}, {"start": 20, "size": 1, "name": "FBM20", "description": "Filter mode"}, {"start": 21, "size": 1, "name": "FBM21", "description": "Filter mode"}, {"start": 22, "size": 1, "name": "FBM22", "description": "Filter mode"}, {"start": 23, "size": 1, "name": "FBM23", "description": "Filter mode"}, {"start": 24, "size": 1, "name": "FBM24", "description": "Filter mode"}, {"start": 25, "size": 1, "name": "FBM25", "description": "Filter mode"}, {"start": 26, "size": 1, "name": "FBM26", "description": "Filter mode"}, {"start": 27, "size": 1, "name": "FBM27", "description": "Filter mode"}], "description": "filter mode register", "access": "read-write", "offset": 516, "size": 32}, {"reset": 0, "name": "FS1R", "fields": [{"start": 0, "size": 1, "name": "FSC0", "description": "Filter scale configuration"}, {"start": 1, "size": 1, "name": "FSC1", "description": "Filter scale configuration"}, {"start": 2, "size": 1, "name": "FSC2", "description": "Filter scale configuration"}, {"start": 3, "size": 1, "name": "FSC3", "description": "Filter scale configuration"}, {"start": 4, "size": 1, "name": "FSC4", "description": "Filter scale configuration"}, {"start": 5, "size": 1, "name": "FSC5", "description": "Filter scale configuration"}, {"start": 6, "size": 1, "name": "FSC6", "description": "Filter scale configuration"}, {"start": 7, "size": 1, "name": "FSC7", "description": "Filter scale configuration"}, {"start": 8, "size": 1, "name": "FSC8", "description": "Filter scale configuration"}, {"start": 9, "size": 1, "name": "FSC9", "description": "Filter scale configuration"}, {"start": 10, "size": 1, "name": "FSC10", "description": "Filter scale configuration"}, {"start": 11, "size": 1, "name": "FSC11", "description": "Filter scale configuration"}, {"start": 12, "size": 1, "name": "FSC12", "description": "Filter scale configuration"}, {"start": 13, "size": 1, "name": "FSC13", "description": "Filter scale configuration"}, {"start": 14, "size": 1, "name": "FSC14", "description": "Filter scale configuration"}, {"start": 15, "size": 1, "name": "FSC15", "description": "Filter scale configuration"}, {"start": 16, "size": 1, "name": "FSC16", "description": "Filter scale configuration"}, {"start": 17, "size": 1, "name": "FSC17", "description": "Filter scale configuration"}, {"start": 18, "size": 1, "name": "FSC18", "description": "Filter scale configuration"}, {"start": 19, "size": 1, "name": "FSC19", "description": "Filter scale configuration"}, {"start": 20, "size": 1, "name": "FSC20", "description": "Filter scale configuration"}, {"start": 21, "size": 1, "name": "FSC21", "description": "Filter scale configuration"}, {"start": 22, "size": 1, "name": "FSC22", "description": "Filter scale configuration"}, {"start": 23, "size": 1, "name": "FSC23", "description": "Filter scale configuration"}, {"start": 24, "size": 1, "name": "FSC24", "description": "Filter scale configuration"}, {"start": 25, "size": 1, "name": "FSC25", "description": "Filter scale configuration"}, {"start": 26, "size": 1, "name": "FSC26", "description": "Filter scale configuration"}, {"start": 27, "size": 1, "name": "FSC27", "description": "Filter scale configuration"}], "description": "filter scale register", "access": "read-write", "offset": 524, "size": 32}, {"reset": 0, "name": "FFA1R", "fields": [{"start": 0, "size": 1, "name": "FFA0", "description": "Filter FIFO assignment for filter 0"}, {"start": 1, "size": 1, "name": "FFA1", "description": "Filter FIFO assignment for filter 1"}, {"start": 2, "size": 1, "name": "FFA2", "description": "Filter FIFO assignment for filter 2"}, {"start": 3, "size": 1, "name": "FFA3", "description": "Filter FIFO assignment for filter 3"}, {"start": 4, "size": 1, "name": "FFA4", "description": "Filter FIFO assignment for filter 4"}, {"start": 5, "size": 1, "name": "FFA5", "description": "Filter FIFO assignment for filter 5"}, {"start": 6, "size": 1, "name": "FFA6", "description": "Filter FIFO assignment for filter 6"}, {"start": 7, "size": 1, "name": "FFA7", "description": "Filter FIFO assignment for filter 7"}, {"start": 8, "size": 1, "name": "FFA8", "description": "Filter FIFO assignment for filter 8"}, {"start": 9, "size": 1, "name": "FFA9", "description": "Filter FIFO assignment for filter 9"}, {"start": 10, "size": 1, "name": "FFA10", "description": "Filter FIFO assignment for filter 10"}, {"start": 11, "size": 1, "name": "FFA11", "description": "Filter FIFO assignment for filter 11"}, {"start": 12, "size": 1, "name": "FFA12", "description": "Filter FIFO assignment for filter 12"}, {"start": 13, "size": 1, "name": "FFA13", "description": "Filter FIFO assignment for filter 13"}, {"start": 14, "size": 1, "name": "FFA14", "description": "Filter FIFO assignment for filter 14"}, {"start": 15, "size": 1, "name": "FFA15", "description": "Filter FIFO assignment for filter 15"}, {"start": 16, "size": 1, "name": "FFA16", "description": "Filter FIFO assignment for filter 16"}, {"start": 17, "size": 1, "name": "FFA17", "description": "Filter FIFO assignment for filter 17"}, {"start": 18, "size": 1, "name": "FFA18", "description": "Filter FIFO assignment for filter 18"}, {"start": 19, "size": 1, "name": "FFA19", "description": "Filter FIFO assignment for filter 19"}, {"start": 20, "size": 1, "name": "FFA20", "description": "Filter FIFO assignment for filter 20"}, {"start": 21, "size": 1, "name": "FFA21", "description": "Filter FIFO assignment for filter 21"}, {"start": 22, "size": 1, "name": "FFA22", "description": "Filter FIFO assignment for filter 22"}, {"start": 23, "size": 1, "name": "FFA23", "description": "Filter FIFO assignment for filter 23"}, {"start": 24, "size": 1, "name": "FFA24", "description": "Filter FIFO assignment for filter 24"}, {"start": 25, "size": 1, "name": "FFA25", "description": "Filter FIFO assignment for filter 25"}, {"start": 26, "size": 1, "name": "FFA26", "description": "Filter FIFO assignment for filter 26"}, {"start": 27, "size": 1, "name": "FFA27", "description": "Filter FIFO assignment for filter 27"}], "description": "filter FIFO assignment register", "access": "read-write", "offset": 532, "size": 32}, {"reset": 0, "name": "FA1R", "fields": [{"start": 0, "size": 1, "name": "FACT0", "description": "Filter active"}, {"start": 1, "size": 1, "name": "FACT1", "description": "Filter active"}, {"start": 2, "size": 1, "name": "FACT2", "description": "Filter active"}, {"start": 3, "size": 1, "name": "FACT3", "description": "Filter active"}, {"start": 4, "size": 1, "name": "FACT4", "description": "Filter active"}, {"start": 5, "size": 1, "name": "FACT5", "description": "Filter active"}, {"start": 6, "size": 1, "name": "FACT6", "description": "Filter active"}, {"start": 7, "size": 1, "name": "FACT7", "description": "Filter active"}, {"start": 8, "size": 1, "name": "FACT8", "description": "Filter active"}, {"start": 9, "size": 1, "name": "FACT9", "description": "Filter active"}, {"start": 10, "size": 1, "name": "FACT10", "description": "Filter active"}, {"start": 11, "size": 1, "name": "FACT11", "description": "Filter active"}, {"start": 12, "size": 1, "name": "FACT12", "description": "Filter active"}, {"start": 13, "size": 1, "name": "FACT13", "description": "Filter active"}, {"start": 14, "size": 1, "name": "FACT14", "description": "Filter active"}, {"start": 15, "size": 1, "name": "FACT15", "description": "Filter active"}, {"start": 16, "size": 1, "name": "FACT16", "description": "Filter active"}, {"start": 17, "size": 1, "name": "FACT17", "description": "Filter active"}, {"start": 18, "size": 1, "name": "FACT18", "description": "Filter active"}, {"start": 19, "size": 1, "name": "FACT19", "description": "Filter active"}, {"start": 20, "size": 1, "name": "FACT20", "description": "Filter active"}, {"start": 21, "size": 1, "name": "FACT21", "description": "Filter active"}, {"start": 22, "size": 1, "name": "FACT22", "description": "Filter active"}, {"start": 23, "size": 1, "name": "FACT23", "description": "Filter active"}, {"start": 24, "size": 1, "name": "FACT24", "description": "Filter active"}, {"start": 25, "size": 1, "name": "FACT25", "description": "Filter active"}, {"start": 26, "size": 1, "name": "FACT26", "description": "Filter active"}, {"start": 27, "size": 1, "name": "FACT27", "description": "Filter active"}], "description": "CAN filter activation register", "access": "read-write", "offset": 540, "size": 32}, {"reset": 0, "name": "F0R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 0 register 1", "access": "read-write", "offset": 576, "size": 32}, {"reset": 0, "name": "F0R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 0 register 2", "access": "read-write", "offset": 580, "size": 32}, {"reset": 0, "name": "F1R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 1 register 1", "access": "read-write", "offset": 584, "size": 32}, {"reset": 0, "name": "F1R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 1 register 2", "access": "read-write", "offset": 588, "size": 32}, {"reset": 0, "name": "F2R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 2 register 1", "access": "read-write", "offset": 592, "size": 32}, {"reset": 0, "name": "F2R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 2 register 2", "access": "read-write", "offset": 596, "size": 32}, {"reset": 0, "name": "F3R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 3 register 1", "access": "read-write", "offset": 600, "size": 32}, {"reset": 0, "name": "F3R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 3 register 2", "access": "read-write", "offset": 604, "size": 32}, {"reset": 0, "name": "F4R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 4 register 1", "access": "read-write", "offset": 608, "size": 32}, {"reset": 0, "name": "F4R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 4 register 2", "access": "read-write", "offset": 612, "size": 32}, {"reset": 0, "name": "F5R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 5 register 1", "access": "read-write", "offset": 616, "size": 32}, {"reset": 0, "name": "F5R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 5 register 2", "access": "read-write", "offset": 620, "size": 32}, {"reset": 0, "name": "F6R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 6 register 1", "access": "read-write", "offset": 624, "size": 32}, {"reset": 0, "name": "F6R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 6 register 2", "access": "read-write", "offset": 628, "size": 32}, {"reset": 0, "name": "F7R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 7 register 1", "access": "read-write", "offset": 632, "size": 32}, {"reset": 0, "name": "F7R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 7 register 2", "access": "read-write", "offset": 636, "size": 32}, {"reset": 0, "name": "F8R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 8 register 1", "access": "read-write", "offset": 640, "size": 32}, {"reset": 0, "name": "F8R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 8 register 2", "access": "read-write", "offset": 644, "size": 32}, {"reset": 0, "name": "F9R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 9 register 1", "access": "read-write", "offset": 648, "size": 32}, {"reset": 0, "name": "F9R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 9 register 2", "access": "read-write", "offset": 652, "size": 32}, {"reset": 0, "name": "F10R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 10 register 1", "access": "read-write", "offset": 656, "size": 32}, {"reset": 0, "name": "F10R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 10 register 2", "access": "read-write", "offset": 660, "size": 32}, {"reset": 0, "name": "F11R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 11 register 1", "access": "read-write", "offset": 664, "size": 32}, {"reset": 0, "name": "F11R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 11 register 2", "access": "read-write", "offset": 668, "size": 32}, {"reset": 0, "name": "F12R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 4 register 1", "access": "read-write", "offset": 672, "size": 32}, {"reset": 0, "name": "F12R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 12 register 2", "access": "read-write", "offset": 676, "size": 32}, {"reset": 0, "name": "F13R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 13 register 1", "access": "read-write", "offset": 680, "size": 32}, {"reset": 0, "name": "F13R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 13 register 2", "access": "read-write", "offset": 684, "size": 32}, {"reset": 0, "name": "F14R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 14 register 1", "access": "read-write", "offset": 688, "size": 32}, {"reset": 0, "name": "F14R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 14 register 2", "access": "read-write", "offset": 692, "size": 32}, {"reset": 0, "name": "F15R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 15 register 1", "access": "read-write", "offset": 696, "size": 32}, {"reset": 0, "name": "F15R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 15 register 2", "access": "read-write", "offset": 700, "size": 32}, {"reset": 0, "name": "F16R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 16 register 1", "access": "read-write", "offset": 704, "size": 32}, {"reset": 0, "name": "F16R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 16 register 2", "access": "read-write", "offset": 708, "size": 32}, {"reset": 0, "name": "F17R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 17 register 1", "access": "read-write", "offset": 712, "size": 32}, {"reset": 0, "name": "F17R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 17 register 2", "access": "read-write", "offset": 716, "size": 32}, {"reset": 0, "name": "F18R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 18 register 1", "access": "read-write", "offset": 720, "size": 32}, {"reset": 0, "name": "F18R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 18 register 2", "access": "read-write", "offset": 724, "size": 32}, {"reset": 0, "name": "F19R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 19 register 1", "access": "read-write", "offset": 728, "size": 32}, {"reset": 0, "name": "F19R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 19 register 2", "access": "read-write", "offset": 732, "size": 32}, {"reset": 0, "name": "F20R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 20 register 1", "access": "read-write", "offset": 736, "size": 32}, {"reset": 0, "name": "F20R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 20 register 2", "access": "read-write", "offset": 740, "size": 32}, {"reset": 0, "name": "F21R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 21 register 1", "access": "read-write", "offset": 744, "size": 32}, {"reset": 0, "name": "F21R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 21 register 2", "access": "read-write", "offset": 748, "size": 32}, {"reset": 0, "name": "F22R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 22 register 1", "access": "read-write", "offset": 752, "size": 32}, {"reset": 0, "name": "F22R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 22 register 2", "access": "read-write", "offset": 756, "size": 32}, {"reset": 0, "name": "F23R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 23 register 1", "access": "read-write", "offset": 760, "size": 32}, {"reset": 0, "name": "F23R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 23 register 2", "access": "read-write", "offset": 764, "size": 32}, {"reset": 0, "name": "F24R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 24 register 1", "access": "read-write", "offset": 768, "size": 32}, {"reset": 0, "name": "F24R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 24 register 2", "access": "read-write", "offset": 772, "size": 32}, {"reset": 0, "name": "F25R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 25 register 1", "access": "read-write", "offset": 776, "size": 32}, {"reset": 0, "name": "F25R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 25 register 2", "access": "read-write", "offset": 780, "size": 32}, {"reset": 0, "name": "F26R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 26 register 1", "access": "read-write", "offset": 784, "size": 32}, {"reset": 0, "name": "F26R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 26 register 2", "access": "read-write", "offset": 788, "size": 32}, {"reset": 0, "name": "F27R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 27 register 1", "access": "read-write", "offset": 792, "size": 32}, {"reset": 0, "name": "F27R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 27 register 2", "access": "read-write", "offset": 796, "size": 32}], "base": 1073767424, "description": "Controller area network"}, {"group": "USB_FS", "name": "USB_FS", "interrupts": [{"name": "USB_WKUP", "value": 42, "description": "USB wakeup from Suspend"}, {"name": "USB_HP", "value": 74, "description": "USB High priority interrupt"}, {"name": "USB_LP", "value": 75, "description": "USB Low priority interrupt"}], "registers": [{"reset": 0, "name": "USB_EP0R", "fields": [{"start": 0, "size": 4, "name": "EA", "description": "Endpoint address"}, {"start": 4, "size": 2, "name": "STAT_TX", "description": "Status bits, for transmission transfers"}, {"start": 6, "size": 1, "name": "DTOG_TX", "description": "Data Toggle, for transmission transfers"}, {"start": 7, "size": 1, "name": "CTR_TX", "description": "Correct Transfer for transmission"}, {"start": 8, "size": 1, "name": "EP_KIND", "description": "Endpoint kind"}, {"start": 9, "size": 2, "name": "EP_TYPE", "description": "Endpoint type"}, {"start": 11, "size": 1, "name": "SETUP", "description": "Setup transaction completed"}, {"start": 12, "size": 2, "name": "STAT_RX", "description": "Status bits, for reception transfers"}, {"start": 14, "size": 1, "name": "DTOG_RX", "description": "Data Toggle, for reception transfers"}, {"start": 15, "size": 1, "name": "CTR_RX", "description": "Correct transfer for reception"}], "description": "endpoint 0 register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "USB_EP1R", "fields": [{"start": 0, "size": 4, "name": "EA", "description": "Endpoint address"}, {"start": 4, "size": 2, "name": "STAT_TX", "description": "Status bits, for transmission transfers"}, {"start": 6, "size": 1, "name": "DTOG_TX", "description": "Data Toggle, for transmission transfers"}, {"start": 7, "size": 1, "name": "CTR_TX", "description": "Correct Transfer for transmission"}, {"start": 8, "size": 1, "name": "EP_KIND", "description": "Endpoint kind"}, {"start": 9, "size": 2, "name": "EP_TYPE", "description": "Endpoint type"}, {"start": 11, "size": 1, "name": "SETUP", "description": "Setup transaction completed"}, {"start": 12, "size": 2, "name": "STAT_RX", "description": "Status bits, for reception transfers"}, {"start": 14, "size": 1, "name": "DTOG_RX", "description": "Data Toggle, for reception transfers"}, {"start": 15, "size": 1, "name": "CTR_RX", "description": "Correct transfer for reception"}], "description": "endpoint 1 register", "access": "", "offset": 4, "size": 32}, {"reset": 0, "name": "USB_EP2R", "fields": [{"start": 0, "size": 4, "name": "EA", "description": "Endpoint address"}, {"start": 4, "size": 2, "name": "STAT_TX", "description": "Status bits, for transmission transfers"}, {"start": 6, "size": 1, "name": "DTOG_TX", "description": "Data Toggle, for transmission transfers"}, {"start": 7, "size": 1, "name": "CTR_TX", "description": "Correct Transfer for transmission"}, {"start": 8, "size": 1, "name": "EP_KIND", "description": "Endpoint kind"}, {"start": 9, "size": 2, "name": "EP_TYPE", "description": "Endpoint type"}, {"start": 11, "size": 1, "name": "SETUP", "description": "Setup transaction completed"}, {"start": 12, "size": 2, "name": "STAT_RX", "description": "Status bits, for reception transfers"}, {"start": 14, "size": 1, "name": "DTOG_RX", "description": "Data Toggle, for reception transfers"}, {"start": 15, "size": 1, "name": "CTR_RX", "description": "Correct transfer for reception"}], "description": "endpoint 2 register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "USB_EP3R", "fields": [{"start": 0, "size": 4, "name": "EA", "description": "Endpoint address"}, {"start": 4, "size": 2, "name": "STAT_TX", "description": "Status bits, for transmission transfers"}, {"start": 6, "size": 1, "name": "DTOG_TX", "description": "Data Toggle, for transmission transfers"}, {"start": 7, "size": 1, "name": "CTR_TX", "description": "Correct Transfer for transmission"}, {"start": 8, "size": 1, "name": "EP_KIND", "description": "Endpoint kind"}, {"start": 9, "size": 2, "name": "EP_TYPE", "description": "Endpoint type"}, {"start": 11, "size": 1, "name": "SETUP", "description": "Setup transaction completed"}, {"start": 12, "size": 2, "name": "STAT_RX", "description": "Status bits, for reception transfers"}, {"start": 14, "size": 1, "name": "DTOG_RX", "description": "Data Toggle, for reception transfers"}, {"start": 15, "size": 1, "name": "CTR_RX", "description": "Correct transfer for reception"}], "description": "endpoint 3 register", "access": "", "offset": 12, "size": 32}, {"reset": 0, "name": "USB_EP4R", "fields": [{"start": 0, "size": 4, "name": "EA", "description": "Endpoint address"}, {"start": 4, "size": 2, "name": "STAT_TX", "description": "Status bits, for transmission transfers"}, {"start": 6, "size": 1, "name": "DTOG_TX", "description": "Data Toggle, for transmission transfers"}, {"start": 7, "size": 1, "name": "CTR_TX", "description": "Correct Transfer for transmission"}, {"start": 8, "size": 1, "name": "EP_KIND", "description": "Endpoint kind"}, {"start": 9, "size": 2, "name": "EP_TYPE", "description": "Endpoint type"}, {"start": 11, "size": 1, "name": "SETUP", "description": "Setup transaction completed"}, {"start": 12, "size": 2, "name": "STAT_RX", "description": "Status bits, for reception transfers"}, {"start": 14, "size": 1, "name": "DTOG_RX", "description": "Data Toggle, for reception transfers"}, {"start": 15, "size": 1, "name": "CTR_RX", "description": "Correct transfer for reception"}], "description": "endpoint 4 register", "access": "", "offset": 16, "size": 32}, {"reset": 0, "name": "USB_EP5R", "fields": [{"start": 0, "size": 4, "name": "EA", "description": "Endpoint address"}, {"start": 4, "size": 2, "name": "STAT_TX", "description": "Status bits, for transmission transfers"}, {"start": 6, "size": 1, "name": "DTOG_TX", "description": "Data Toggle, for transmission transfers"}, {"start": 7, "size": 1, "name": "CTR_TX", "description": "Correct Transfer for transmission"}, {"start": 8, "size": 1, "name": "EP_KIND", "description": "Endpoint kind"}, {"start": 9, "size": 2, "name": "EP_TYPE", "description": "Endpoint type"}, {"start": 11, "size": 1, "name": "SETUP", "description": "Setup transaction completed"}, {"start": 12, "size": 2, "name": "STAT_RX", "description": "Status bits, for reception transfers"}, {"start": 14, "size": 1, "name": "DTOG_RX", "description": "Data Toggle, for reception transfers"}, {"start": 15, "size": 1, "name": "CTR_RX", "description": "Correct transfer for reception"}], "description": "endpoint 5 register", "access": "", "offset": 20, "size": 32}, {"reset": 0, "name": "USB_EP6R", "fields": [{"start": 0, "size": 4, "name": "EA", "description": "Endpoint address"}, {"start": 4, "size": 2, "name": "STAT_TX", "description": "Status bits, for transmission transfers"}, {"start": 6, "size": 1, "name": "DTOG_TX", "description": "Data Toggle, for transmission transfers"}, {"start": 7, "size": 1, "name": "CTR_TX", "description": "Correct Transfer for transmission"}, {"start": 8, "size": 1, "name": "EP_KIND", "description": "Endpoint kind"}, {"start": 9, "size": 2, "name": "EP_TYPE", "description": "Endpoint type"}, {"start": 11, "size": 1, "name": "SETUP", "description": "Setup transaction completed"}, {"start": 12, "size": 2, "name": "STAT_RX", "description": "Status bits, for reception transfers"}, {"start": 14, "size": 1, "name": "DTOG_RX", "description": "Data Toggle, for reception transfers"}, {"start": 15, "size": 1, "name": "CTR_RX", "description": "Correct transfer for reception"}], "description": "endpoint 6 register", "access": "", "offset": 24, "size": 32}, {"reset": 0, "name": "USB_EP7R", "fields": [{"start": 0, "size": 4, "name": "EA", "description": "Endpoint address"}, {"start": 4, "size": 2, "name": "STAT_TX", "description": "Status bits, for transmission transfers"}, {"start": 6, "size": 1, "name": "DTOG_TX", "description": "Data Toggle, for transmission transfers"}, {"start": 7, "size": 1, "name": "CTR_TX", "description": "Correct Transfer for transmission"}, {"start": 8, "size": 1, "name": "EP_KIND", "description": "Endpoint kind"}, {"start": 9, "size": 2, "name": "EP_TYPE", "description": "Endpoint type"}, {"start": 11, "size": 1, "name": "SETUP", "description": "Setup transaction completed"}, {"start": 12, "size": 2, "name": "STAT_RX", "description": "Status bits, for reception transfers"}, {"start": 14, "size": 1, "name": "DTOG_RX", "description": "Data Toggle, for reception transfers"}, {"start": 15, "size": 1, "name": "CTR_RX", "description": "Correct transfer for reception"}], "description": "endpoint 7 register", "access": "", "offset": 28, "size": 32}, {"reset": 3, "name": "USB_CNTR", "fields": [{"start": 0, "size": 1, "name": "FRES", "description": "Force USB Reset"}, {"start": 1, "size": 1, "name": "PDWN", "description": "Power down"}, {"start": 2, "size": 1, "name": "LPMODE", "description": "Low-power mode"}, {"start": 3, "size": 1, "name": "FSUSP", "description": "Force suspend"}, {"start": 4, "size": 1, "name": "RESUME", "description": "Resume request"}, {"start": 8, "size": 1, "name": "ESOFM", "description": "Expected start of frame interrupt mask"}, {"start": 9, "size": 1, "name": "SOFM", "description": "Start of frame interrupt mask"}, {"start": 10, "size": 1, "name": "RESETM", "description": "USB reset interrupt mask"}, {"start": 11, "size": 1, "name": "SUSPM", "description": "Suspend mode interrupt mask"}, {"start": 12, "size": 1, "name": "WKUPM", "description": "Wakeup interrupt mask"}, {"start": 13, "size": 1, "name": "ERRM", "description": "Error interrupt mask"}, {"start": 14, "size": 1, "name": "PMAOVRM", "description": "Packet memory area over / underrun interrupt mask"}, {"start": 15, "size": 1, "name": "CTRM", "description": "Correct transfer interrupt mask"}], "description": "control register", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "ISTR", "fields": [{"start": 0, "size": 4, "name": "EP_ID", "description": "Endpoint Identifier"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction of transaction"}, {"start": 8, "size": 1, "name": "ESOF", "description": "Expected start frame"}, {"start": 9, "size": 1, "name": "SOF", "description": "start of frame"}, {"start": 10, "size": 1, "name": "RESET", "description": "reset request"}, {"start": 11, "size": 1, "name": "SUSP", "description": "Suspend mode request"}, {"start": 12, "size": 1, "name": "WKUP", "description": "Wakeup"}, {"start": 13, "size": 1, "name": "ERR", "description": "Error"}, {"start": 14, "size": 1, "name": "PMAOVR", "description": "Packet memory area over / underrun"}, {"start": 15, "size": 1, "name": "CTR", "description": "Correct transfer"}], "description": "interrupt status register", "access": "", "offset": 68, "size": 32}, {"reset": 0, "name": "FNR", "fields": [{"start": 0, "size": 11, "name": "FN", "description": "Frame number"}, {"start": 11, "size": 2, "name": "LSOF", "description": "Lost SOF"}, {"start": 13, "size": 1, "name": "LCK", "description": "Locked"}, {"start": 14, "size": 1, "name": "RXDM", "description": "Receive data - line status"}, {"start": 15, "size": 1, "name": "RXDP", "description": "Receive data + line status"}], "description": "frame number register", "access": "read-only", "offset": 72, "size": 32}, {"reset": 0, "name": "DADDR", "fields": [{"start": 0, "size": 1, "name": "ADD", "description": "Device address"}, {"start": 1, "size": 1, "name": "ADD1", "description": "Device address"}, {"start": 2, "size": 1, "name": "ADD2", "description": "Device address"}, {"start": 3, "size": 1, "name": "ADD3", "description": "Device address"}, {"start": 4, "size": 1, "name": "ADD4", "description": "Device address"}, {"start": 5, "size": 1, "name": "ADD5", "description": "Device address"}, {"start": 6, "size": 1, "name": "ADD6", "description": "Device address"}, {"start": 7, "size": 1, "name": "EF", "description": "Enable function"}], "description": "device address", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "BTABLE", "fields": [{"start": 3, "size": 13, "name": "BTABLE", "description": "Buffer table"}], "description": "Buffer table address", "access": "read-write", "offset": 80, "size": 32}], "base": 1073765376, "description": "Universal serial bus full-speed device interface"}, {"group": "I2C", "name": "I2C1", "interrupts": [{"name": "I2C1_EV_EXTI23", "value": 31, "description": "I2C1 event interrupt and EXTI Line23 interrupt"}, {"name": "I2C1_ER", "value": 32, "description": "I2C1 error interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "PE", "description": "Peripheral enable"}, {"start": 1, "size": 1, "name": "TXIE", "description": "TX Interrupt enable"}, {"start": 2, "size": 1, "name": "RXIE", "description": "RX Interrupt enable"}, {"start": 3, "size": 1, "name": "ADDRIE", "description": "Address match interrupt enable (slave only)"}, {"start": 4, "size": 1, "name": "NACKIE", "description": "Not acknowledge received interrupt enable"}, {"start": 5, "size": 1, "name": "STOPIE", "description": "STOP detection Interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transfer Complete interrupt enable"}, {"start": 7, "size": 1, "name": "ERRIE", "description": "Error interrupts enable"}, {"start": 8, "size": 4, "name": "DNF", "description": "Digital noise filter"}, {"start": 12, "size": 1, "name": "ANFOFF", "description": "Analog noise filter OFF"}, {"start": 13, "size": 1, "name": "SWRST", "description": "Software reset"}, {"start": 14, "size": 1, "name": "TXDMAEN", "description": "DMA transmission requests enable"}, {"start": 15, "size": 1, "name": "RXDMAEN", "description": "DMA reception requests enable"}, {"start": 16, "size": 1, "name": "SBC", "description": "Slave byte control"}, {"start": 17, "size": 1, "name": "NOSTRETCH", "description": "Clock stretching disable"}, {"start": 18, "size": 1, "name": "WUPEN", "description": "Wakeup from STOP enable"}, {"start": 19, "size": 1, "name": "GCEN", "description": "General call enable"}, {"start": 20, "size": 1, "name": "SMBHEN", "description": "SMBus Host address enable"}, {"start": 21, "size": 1, "name": "SMBDEN", "description": "SMBus Device Default address enable"}, {"start": 22, "size": 1, "name": "ALERTEN", "description": "SMBUS alert enable"}, {"start": 23, "size": 1, "name": "PECEN", "description": "PEC enable"}], "description": "Control register 1", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 26, "size": 1, "name": "PECBYTE", "description": "Packet error checking byte"}, {"start": 25, "size": 1, "name": "AUTOEND", "description": "Automatic end mode (master mode)"}, {"start": 24, "size": 1, "name": "RELOAD", "description": "NBYTES reload mode"}, {"start": 16, "size": 8, "name": "NBYTES", "description": "Number of bytes"}, {"start": 15, "size": 1, "name": "NACK", "description": "NACK generation (slave mode)"}, {"start": 14, "size": 1, "name": "STOP", "description": "Stop generation (master mode)"}, {"start": 13, "size": 1, "name": "START", "description": "Start generation"}, {"start": 12, "size": 1, "name": "HEAD10R", "description": "10-bit address header only read direction (master receiver mode)"}, {"start": 11, "size": 1, "name": "ADD10", "description": "10-bit addressing mode (master mode)"}, {"start": 10, "size": 1, "name": "RD_WRN", "description": "Transfer direction (master mode)"}, {"start": 8, "size": 2, "name": "SADD8", "description": "Slave address bit 9:8 (master mode)"}, {"start": 1, "size": 7, "name": "SADD1", "description": "Slave address bit 7:1 (master mode)"}, {"start": 0, "size": 1, "name": "SADD0", "description": "Slave address bit 0 (master mode)"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OAR1", "fields": [{"start": 0, "size": 1, "name": "OA1_0", "description": "Interface address"}, {"start": 1, "size": 7, "name": "OA1_1", "description": "Interface address"}, {"start": 8, "size": 2, "name": "OA1_8", "description": "Interface address"}, {"start": 10, "size": 1, "name": "OA1MODE", "description": "Own Address 1 10-bit mode"}, {"start": 15, "size": 1, "name": "OA1EN", "description": "Own Address 1 enable"}], "description": "Own address register 1", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "OAR2", "fields": [{"start": 1, "size": 7, "name": "OA2", "description": "Interface address"}, {"start": 8, "size": 3, "name": "OA2MSK", "description": "Own Address 2 masks"}, {"start": 15, "size": 1, "name": "OA2EN", "description": "Own Address 2 enable"}], "description": "Own address register 2", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "TIMINGR", "fields": [{"start": 0, "size": 8, "name": "SCLL", "description": "SCL low period (master mode)"}, {"start": 8, "size": 8, "name": "SCLH", "description": "SCL high period (master mode)"}, {"start": 16, "size": 4, "name": "SDADEL", "description": "Data hold time"}, {"start": 20, "size": 4, "name": "SCLDEL", "description": "Data setup time"}, {"start": 28, "size": 4, "name": "PRESC", "description": "Timing prescaler"}], "description": "Timing register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "TIMEOUTR", "fields": [{"start": 0, "size": 12, "name": "TIMEOUTA", "description": "Bus timeout A"}, {"start": 12, "size": 1, "name": "TIDLE", "description": "Idle clock timeout detection"}, {"start": 15, "size": 1, "name": "TIMOUTEN", "description": "Clock timeout enable"}, {"start": 16, "size": 12, "name": "TIMEOUTB", "description": "Bus timeout B"}, {"start": 31, "size": 1, "name": "TEXTEN", "description": "Extended clock timeout enable"}], "description": "Status register 1", "access": "read-write", "offset": 20, "size": 32}, {"reset": 1, "name": "ISR", "fields": [{"start": 17, "size": 7, "name": "ADDCODE", "description": "Address match code (Slave mode)"}, {"start": 16, "size": 1, "name": "DIR", "description": "Transfer direction (Slave mode)"}, {"start": 15, "size": 1, "name": "BUSY", "description": "Bus busy"}, {"start": 13, "size": 1, "name": "ALERT", "description": "SMBus alert"}, {"start": 12, "size": 1, "name": "TIMEOUT", "description": "Timeout or t_low detection flag"}, {"start": 11, "size": 1, "name": "PECERR", "description": "PEC Error in reception"}, {"start": 10, "size": 1, "name": "OVR", "description": "Overrun/Underrun (slave mode)"}, {"start": 9, "size": 1, "name": "ARLO", "description": "Arbitration lost"}, {"start": 8, "size": 1, "name": "BERR", "description": "Bus error"}, {"start": 7, "size": 1, "name": "TCR", "description": "Transfer Complete Reload"}, {"start": 6, "size": 1, "name": "TC", "description": "Transfer Complete (master mode)"}, {"start": 5, "size": 1, "name": "STOPF", "description": "Stop detection flag"}, {"start": 4, "size": 1, "name": "NACKF", "description": "Not acknowledge received flag"}, {"start": 3, "size": 1, "name": "ADDR", "description": "Address matched (slave mode)"}, {"start": 2, "size": 1, "name": "RXNE", "description": "Receive data register not empty (receivers)"}, {"start": 1, "size": 1, "name": "TXIS", "description": "Transmit interrupt status (transmitters)"}, {"start": 0, "size": 1, "name": "TXE", "description": "Transmit data register empty (transmitters)"}], "description": "Interrupt and Status register", "access": "", "offset": 24, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 13, "size": 1, "name": "ALERTCF", "description": "Alert flag clear"}, {"start": 12, "size": 1, "name": "TIMOUTCF", "description": "Timeout detection flag clear"}, {"start": 11, "size": 1, "name": "PECCF", "description": "PEC Error flag clear"}, {"start": 10, "size": 1, "name": "OVRCF", "description": "Overrun/Underrun flag clear"}, {"start": 9, "size": 1, "name": "ARLOCF", "description": "Arbitration lost flag clear"}, {"start": 8, "size": 1, "name": "BERRCF", "description": "Bus error flag clear"}, {"start": 5, "size": 1, "name": "STOPCF", "description": "Stop detection flag clear"}, {"start": 4, "size": 1, "name": "NACKCF", "description": "Not Acknowledge flag clear"}, {"start": 3, "size": 1, "name": "ADDRCF", "description": "Address Matched flag clear"}], "description": "Interrupt clear register", "access": "write-only", "offset": 28, "size": 32}, {"reset": 0, "name": "PECR", "fields": [{"start": 0, "size": 8, "name": "PEC", "description": "Packet error checking register"}], "description": "PEC register", "access": "read-only", "offset": 32, "size": 32}, {"reset": 0, "name": "RXDR", "fields": [{"start": 0, "size": 8, "name": "RXDATA", "description": "8-bit receive data"}], "description": "Receive data register", "access": "read-only", "offset": 36, "size": 32}, {"reset": 0, "name": "TXDR", "fields": [{"start": 0, "size": 8, "name": "TXDATA", "description": "8-bit transmit data"}], "description": "Transmit data register", "access": "read-write", "offset": 40, "size": 32}], "base": 1073763328, "description": "Inter-integrated circuit"}, {"group": "I2C", "name": "I2C2", "interrupts": [{"name": "I2C2_EV_EXTI24", "value": 33, "description": "I2C2 event interrupt & EXTI Line24 interrupt"}, {"name": "I2C2_ER", "value": 34, "description": "I2C2 error interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "PE", "description": "Peripheral enable"}, {"start": 1, "size": 1, "name": "TXIE", "description": "TX Interrupt enable"}, {"start": 2, "size": 1, "name": "RXIE", "description": "RX Interrupt enable"}, {"start": 3, "size": 1, "name": "ADDRIE", "description": "Address match interrupt enable (slave only)"}, {"start": 4, "size": 1, "name": "NACKIE", "description": "Not acknowledge received interrupt enable"}, {"start": 5, "size": 1, "name": "STOPIE", "description": "STOP detection Interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transfer Complete interrupt enable"}, {"start": 7, "size": 1, "name": "ERRIE", "description": "Error interrupts enable"}, {"start": 8, "size": 4, "name": "DNF", "description": "Digital noise filter"}, {"start": 12, "size": 1, "name": "ANFOFF", "description": "Analog noise filter OFF"}, {"start": 13, "size": 1, "name": "SWRST", "description": "Software reset"}, {"start": 14, "size": 1, "name": "TXDMAEN", "description": "DMA transmission requests enable"}, {"start": 15, "size": 1, "name": "RXDMAEN", "description": "DMA reception requests enable"}, {"start": 16, "size": 1, "name": "SBC", "description": "Slave byte control"}, {"start": 17, "size": 1, "name": "NOSTRETCH", "description": "Clock stretching disable"}, {"start": 18, "size": 1, "name": "WUPEN", "description": "Wakeup from STOP enable"}, {"start": 19, "size": 1, "name": "GCEN", "description": "General call enable"}, {"start": 20, "size": 1, "name": "SMBHEN", "description": "SMBus Host address enable"}, {"start": 21, "size": 1, "name": "SMBDEN", "description": "SMBus Device Default address enable"}, {"start": 22, "size": 1, "name": "ALERTEN", "description": "SMBUS alert enable"}, {"start": 23, "size": 1, "name": "PECEN", "description": "PEC enable"}], "description": "Control register 1", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 26, "size": 1, "name": "PECBYTE", "description": "Packet error checking byte"}, {"start": 25, "size": 1, "name": "AUTOEND", "description": "Automatic end mode (master mode)"}, {"start": 24, "size": 1, "name": "RELOAD", "description": "NBYTES reload mode"}, {"start": 16, "size": 8, "name": "NBYTES", "description": "Number of bytes"}, {"start": 15, "size": 1, "name": "NACK", "description": "NACK generation (slave mode)"}, {"start": 14, "size": 1, "name": "STOP", "description": "Stop generation (master mode)"}, {"start": 13, "size": 1, "name": "START", "description": "Start generation"}, {"start": 12, "size": 1, "name": "HEAD10R", "description": "10-bit address header only read direction (master receiver mode)"}, {"start": 11, "size": 1, "name": "ADD10", "description": "10-bit addressing mode (master mode)"}, {"start": 10, "size": 1, "name": "RD_WRN", "description": "Transfer direction (master mode)"}, {"start": 8, "size": 2, "name": "SADD8", "description": "Slave address bit 9:8 (master mode)"}, {"start": 1, "size": 7, "name": "SADD1", "description": "Slave address bit 7:1 (master mode)"}, {"start": 0, "size": 1, "name": "SADD0", "description": "Slave address bit 0 (master mode)"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OAR1", "fields": [{"start": 0, "size": 1, "name": "OA1_0", "description": "Interface address"}, {"start": 1, "size": 7, "name": "OA1_1", "description": "Interface address"}, {"start": 8, "size": 2, "name": "OA1_8", "description": "Interface address"}, {"start": 10, "size": 1, "name": "OA1MODE", "description": "Own Address 1 10-bit mode"}, {"start": 15, "size": 1, "name": "OA1EN", "description": "Own Address 1 enable"}], "description": "Own address register 1", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "OAR2", "fields": [{"start": 1, "size": 7, "name": "OA2", "description": "Interface address"}, {"start": 8, "size": 3, "name": "OA2MSK", "description": "Own Address 2 masks"}, {"start": 15, "size": 1, "name": "OA2EN", "description": "Own Address 2 enable"}], "description": "Own address register 2", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "TIMINGR", "fields": [{"start": 0, "size": 8, "name": "SCLL", "description": "SCL low period (master mode)"}, {"start": 8, "size": 8, "name": "SCLH", "description": "SCL high period (master mode)"}, {"start": 16, "size": 4, "name": "SDADEL", "description": "Data hold time"}, {"start": 20, "size": 4, "name": "SCLDEL", "description": "Data setup time"}, {"start": 28, "size": 4, "name": "PRESC", "description": "Timing prescaler"}], "description": "Timing register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "TIMEOUTR", "fields": [{"start": 0, "size": 12, "name": "TIMEOUTA", "description": "Bus timeout A"}, {"start": 12, "size": 1, "name": "TIDLE", "description": "Idle clock timeout detection"}, {"start": 15, "size": 1, "name": "TIMOUTEN", "description": "Clock timeout enable"}, {"start": 16, "size": 12, "name": "TIMEOUTB", "description": "Bus timeout B"}, {"start": 31, "size": 1, "name": "TEXTEN", "description": "Extended clock timeout enable"}], "description": "Status register 1", "access": "read-write", "offset": 20, "size": 32}, {"reset": 1, "name": "ISR", "fields": [{"start": 17, "size": 7, "name": "ADDCODE", "description": "Address match code (Slave mode)"}, {"start": 16, "size": 1, "name": "DIR", "description": "Transfer direction (Slave mode)"}, {"start": 15, "size": 1, "name": "BUSY", "description": "Bus busy"}, {"start": 13, "size": 1, "name": "ALERT", "description": "SMBus alert"}, {"start": 12, "size": 1, "name": "TIMEOUT", "description": "Timeout or t_low detection flag"}, {"start": 11, "size": 1, "name": "PECERR", "description": "PEC Error in reception"}, {"start": 10, "size": 1, "name": "OVR", "description": "Overrun/Underrun (slave mode)"}, {"start": 9, "size": 1, "name": "ARLO", "description": "Arbitration lost"}, {"start": 8, "size": 1, "name": "BERR", "description": "Bus error"}, {"start": 7, "size": 1, "name": "TCR", "description": "Transfer Complete Reload"}, {"start": 6, "size": 1, "name": "TC", "description": "Transfer Complete (master mode)"}, {"start": 5, "size": 1, "name": "STOPF", "description": "Stop detection flag"}, {"start": 4, "size": 1, "name": "NACKF", "description": "Not acknowledge received flag"}, {"start": 3, "size": 1, "name": "ADDR", "description": "Address matched (slave mode)"}, {"start": 2, "size": 1, "name": "RXNE", "description": "Receive data register not empty (receivers)"}, {"start": 1, "size": 1, "name": "TXIS", "description": "Transmit interrupt status (transmitters)"}, {"start": 0, "size": 1, "name": "TXE", "description": "Transmit data register empty (transmitters)"}], "description": "Interrupt and Status register", "access": "", "offset": 24, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 13, "size": 1, "name": "ALERTCF", "description": "Alert flag clear"}, {"start": 12, "size": 1, "name": "TIMOUTCF", "description": "Timeout detection flag clear"}, {"start": 11, "size": 1, "name": "PECCF", "description": "PEC Error flag clear"}, {"start": 10, "size": 1, "name": "OVRCF", "description": "Overrun/Underrun flag clear"}, {"start": 9, "size": 1, "name": "ARLOCF", "description": "Arbitration lost flag clear"}, {"start": 8, "size": 1, "name": "BERRCF", "description": "Bus error flag clear"}, {"start": 5, "size": 1, "name": "STOPCF", "description": "Stop detection flag clear"}, {"start": 4, "size": 1, "name": "NACKCF", "description": "Not Acknowledge flag clear"}, {"start": 3, "size": 1, "name": "ADDRCF", "description": "Address Matched flag clear"}], "description": "Interrupt clear register", "access": "write-only", "offset": 28, "size": 32}, {"reset": 0, "name": "PECR", "fields": [{"start": 0, "size": 8, "name": "PEC", "description": "Packet error checking register"}], "description": "PEC register", "access": "read-only", "offset": 32, "size": 32}, {"reset": 0, "name": "RXDR", "fields": [{"start": 0, "size": 8, "name": "RXDATA", "description": "8-bit receive data"}], "description": "Receive data register", "access": "read-only", "offset": 36, "size": 32}, {"reset": 0, "name": "TXDR", "fields": [{"start": 0, "size": 8, "name": "TXDATA", "description": "8-bit transmit data"}], "description": "Transmit data register", "access": "read-write", "offset": 40, "size": 32}], "base": 1073764352, "description": "Inter-integrated circuit"}, {"group": "I2C", "name": "I2C3", "interrupts": [{"name": "I2C2_EV_EXTI24", "value": 33, "description": "I2C2 event interrupt & EXTI Line24 interrupt"}, {"name": "I2C2_ER", "value": 34, "description": "I2C2 error interrupt"}, {"name": "I2C3_EV", "value": 72, "description": "I2C3 Event interrupt"}, {"name": "I2C3_ER", "value": 73, "description": "I2C3 Error interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "PE", "description": "Peripheral enable"}, {"start": 1, "size": 1, "name": "TXIE", "description": "TX Interrupt enable"}, {"start": 2, "size": 1, "name": "RXIE", "description": "RX Interrupt enable"}, {"start": 3, "size": 1, "name": "ADDRIE", "description": "Address match interrupt enable (slave only)"}, {"start": 4, "size": 1, "name": "NACKIE", "description": "Not acknowledge received interrupt enable"}, {"start": 5, "size": 1, "name": "STOPIE", "description": "STOP detection Interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transfer Complete interrupt enable"}, {"start": 7, "size": 1, "name": "ERRIE", "description": "Error interrupts enable"}, {"start": 8, "size": 4, "name": "DNF", "description": "Digital noise filter"}, {"start": 12, "size": 1, "name": "ANFOFF", "description": "Analog noise filter OFF"}, {"start": 13, "size": 1, "name": "SWRST", "description": "Software reset"}, {"start": 14, "size": 1, "name": "TXDMAEN", "description": "DMA transmission requests enable"}, {"start": 15, "size": 1, "name": "RXDMAEN", "description": "DMA reception requests enable"}, {"start": 16, "size": 1, "name": "SBC", "description": "Slave byte control"}, {"start": 17, "size": 1, "name": "NOSTRETCH", "description": "Clock stretching disable"}, {"start": 18, "size": 1, "name": "WUPEN", "description": "Wakeup from STOP enable"}, {"start": 19, "size": 1, "name": "GCEN", "description": "General call enable"}, {"start": 20, "size": 1, "name": "SMBHEN", "description": "SMBus Host address enable"}, {"start": 21, "size": 1, "name": "SMBDEN", "description": "SMBus Device Default address enable"}, {"start": 22, "size": 1, "name": "ALERTEN", "description": "SMBUS alert enable"}, {"start": 23, "size": 1, "name": "PECEN", "description": "PEC enable"}], "description": "Control register 1", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 26, "size": 1, "name": "PECBYTE", "description": "Packet error checking byte"}, {"start": 25, "size": 1, "name": "AUTOEND", "description": "Automatic end mode (master mode)"}, {"start": 24, "size": 1, "name": "RELOAD", "description": "NBYTES reload mode"}, {"start": 16, "size": 8, "name": "NBYTES", "description": "Number of bytes"}, {"start": 15, "size": 1, "name": "NACK", "description": "NACK generation (slave mode)"}, {"start": 14, "size": 1, "name": "STOP", "description": "Stop generation (master mode)"}, {"start": 13, "size": 1, "name": "START", "description": "Start generation"}, {"start": 12, "size": 1, "name": "HEAD10R", "description": "10-bit address header only read direction (master receiver mode)"}, {"start": 11, "size": 1, "name": "ADD10", "description": "10-bit addressing mode (master mode)"}, {"start": 10, "size": 1, "name": "RD_WRN", "description": "Transfer direction (master mode)"}, {"start": 8, "size": 2, "name": "SADD8", "description": "Slave address bit 9:8 (master mode)"}, {"start": 1, "size": 7, "name": "SADD1", "description": "Slave address bit 7:1 (master mode)"}, {"start": 0, "size": 1, "name": "SADD0", "description": "Slave address bit 0 (master mode)"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OAR1", "fields": [{"start": 0, "size": 1, "name": "OA1_0", "description": "Interface address"}, {"start": 1, "size": 7, "name": "OA1_1", "description": "Interface address"}, {"start": 8, "size": 2, "name": "OA1_8", "description": "Interface address"}, {"start": 10, "size": 1, "name": "OA1MODE", "description": "Own Address 1 10-bit mode"}, {"start": 15, "size": 1, "name": "OA1EN", "description": "Own Address 1 enable"}], "description": "Own address register 1", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "OAR2", "fields": [{"start": 1, "size": 7, "name": "OA2", "description": "Interface address"}, {"start": 8, "size": 3, "name": "OA2MSK", "description": "Own Address 2 masks"}, {"start": 15, "size": 1, "name": "OA2EN", "description": "Own Address 2 enable"}], "description": "Own address register 2", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "TIMINGR", "fields": [{"start": 0, "size": 8, "name": "SCLL", "description": "SCL low period (master mode)"}, {"start": 8, "size": 8, "name": "SCLH", "description": "SCL high period (master mode)"}, {"start": 16, "size": 4, "name": "SDADEL", "description": "Data hold time"}, {"start": 20, "size": 4, "name": "SCLDEL", "description": "Data setup time"}, {"start": 28, "size": 4, "name": "PRESC", "description": "Timing prescaler"}], "description": "Timing register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "TIMEOUTR", "fields": [{"start": 0, "size": 12, "name": "TIMEOUTA", "description": "Bus timeout A"}, {"start": 12, "size": 1, "name": "TIDLE", "description": "Idle clock timeout detection"}, {"start": 15, "size": 1, "name": "TIMOUTEN", "description": "Clock timeout enable"}, {"start": 16, "size": 12, "name": "TIMEOUTB", "description": "Bus timeout B"}, {"start": 31, "size": 1, "name": "TEXTEN", "description": "Extended clock timeout enable"}], "description": "Status register 1", "access": "read-write", "offset": 20, "size": 32}, {"reset": 1, "name": "ISR", "fields": [{"start": 17, "size": 7, "name": "ADDCODE", "description": "Address match code (Slave mode)"}, {"start": 16, "size": 1, "name": "DIR", "description": "Transfer direction (Slave mode)"}, {"start": 15, "size": 1, "name": "BUSY", "description": "Bus busy"}, {"start": 13, "size": 1, "name": "ALERT", "description": "SMBus alert"}, {"start": 12, "size": 1, "name": "TIMEOUT", "description": "Timeout or t_low detection flag"}, {"start": 11, "size": 1, "name": "PECERR", "description": "PEC Error in reception"}, {"start": 10, "size": 1, "name": "OVR", "description": "Overrun/Underrun (slave mode)"}, {"start": 9, "size": 1, "name": "ARLO", "description": "Arbitration lost"}, {"start": 8, "size": 1, "name": "BERR", "description": "Bus error"}, {"start": 7, "size": 1, "name": "TCR", "description": "Transfer Complete Reload"}, {"start": 6, "size": 1, "name": "TC", "description": "Transfer Complete (master mode)"}, {"start": 5, "size": 1, "name": "STOPF", "description": "Stop detection flag"}, {"start": 4, "size": 1, "name": "NACKF", "description": "Not acknowledge received flag"}, {"start": 3, "size": 1, "name": "ADDR", "description": "Address matched (slave mode)"}, {"start": 2, "size": 1, "name": "RXNE", "description": "Receive data register not empty (receivers)"}, {"start": 1, "size": 1, "name": "TXIS", "description": "Transmit interrupt status (transmitters)"}, {"start": 0, "size": 1, "name": "TXE", "description": "Transmit data register empty (transmitters)"}], "description": "Interrupt and Status register", "access": "", "offset": 24, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 13, "size": 1, "name": "ALERTCF", "description": "Alert flag clear"}, {"start": 12, "size": 1, "name": "TIMOUTCF", "description": "Timeout detection flag clear"}, {"start": 11, "size": 1, "name": "PECCF", "description": "PEC Error flag clear"}, {"start": 10, "size": 1, "name": "OVRCF", "description": "Overrun/Underrun flag clear"}, {"start": 9, "size": 1, "name": "ARLOCF", "description": "Arbitration lost flag clear"}, {"start": 8, "size": 1, "name": "BERRCF", "description": "Bus error flag clear"}, {"start": 5, "size": 1, "name": "STOPCF", "description": "Stop detection flag clear"}, {"start": 4, "size": 1, "name": "NACKCF", "description": "Not Acknowledge flag clear"}, {"start": 3, "size": 1, "name": "ADDRCF", "description": "Address Matched flag clear"}], "description": "Interrupt clear register", "access": "write-only", "offset": 28, "size": 32}, {"reset": 0, "name": "PECR", "fields": [{"start": 0, "size": 8, "name": "PEC", "description": "Packet error checking register"}], "description": "PEC register", "access": "read-only", "offset": 32, "size": 32}, {"reset": 0, "name": "RXDR", "fields": [{"start": 0, "size": 8, "name": "RXDATA", "description": "8-bit receive data"}], "description": "Receive data register", "access": "read-only", "offset": 36, "size": 32}, {"reset": 0, "name": "TXDR", "fields": [{"start": 0, "size": 8, "name": "TXDATA", "description": "8-bit transmit data"}], "description": "Transmit data register", "access": "read-write", "offset": 40, "size": 32}], "base": 1073772544, "description": "Inter-integrated circuit"}, {"group": "IWDG", "name": "IWDG", "interrupts": [], "registers": [{"reset": 0, "name": "KR", "fields": [{"start": 0, "size": 16, "name": "KEY", "description": "Key value"}], "description": "Key register", "access": "write-only", "offset": 0, "size": 32}, {"reset": 0, "name": "PR", "fields": [{"start": 0, "size": 3, "name": "PR", "description": "Prescaler divider"}], "description": "Prescaler register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 4095, "name": "RLR", "fields": [{"start": 0, "size": 12, "name": "RL", "description": "Watchdog counter reload value"}], "description": "Reload register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "PVU", "description": "Watchdog prescaler value update"}, {"start": 1, "size": 1, "name": "RVU", "description": "Watchdog counter reload value update"}, {"start": 2, "size": 1, "name": "WVU", "description": "Watchdog counter window value update"}], "description": "Status register", "access": "read-only", "offset": 12, "size": 32}, {"reset": 4095, "name": "WINR", "fields": [{"start": 0, "size": 12, "name": "WIN", "description": "Watchdog counter window value"}], "description": "Window register", "access": "read-write", "offset": 16, "size": 32}], "base": 1073754112, "description": "Independent watchdog"}, {"group": "WWDG", "name": "WWDG", "interrupts": [{"name": "WWDG", "value": 0, "description": "Window Watchdog interrupt"}], "registers": [{"reset": 127, "name": "CR", "fields": [{"start": 0, "size": 7, "name": "T", "description": "7-bit counter"}, {"start": 7, "size": 1, "name": "WDGA", "description": "Activation bit"}], "description": "Control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 127, "name": "CFR", "fields": [{"start": 9, "size": 1, "name": "EWI", "description": "Early wakeup interrupt"}, {"start": 7, "size": 2, "name": "WDGTB", "description": "Timer base"}, {"start": 0, "size": 7, "name": "W", "description": "7-bit window value"}], "description": "Configuration register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "EWIF", "description": "Early wakeup interrupt flag"}], "description": "Status register", "access": "read-write", "offset": 8, "size": 32}], "base": 1073753088, "description": "Window watchdog"}, {"group": "RTC", "name": "RTC", "interrupts": [{"name": "RTC_WKUP", "value": 3, "description": "RTC Wakeup interrupt through the EXTI line"}, {"name": "RTCAlarm", "value": 41, "description": "RTC alarm interrupt"}], "registers": [{"reset": 0, "name": "TR", "fields": [{"start": 22, "size": 1, "name": "PM", "description": "AM/PM notation"}, {"start": 20, "size": 2, "name": "HT", "description": "Hour tens in BCD format"}, {"start": 16, "size": 4, "name": "HU", "description": "Hour units in BCD format"}, {"start": 12, "size": 3, "name": "MNT", "description": "Minute tens in BCD format"}, {"start": 8, "size": 4, "name": "MNU", "description": "Minute units in BCD format"}, {"start": 4, "size": 3, "name": "ST", "description": "Second tens in BCD format"}, {"start": 0, "size": 4, "name": "SU", "description": "Second units in BCD format"}], "description": "time register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 8449, "name": "DR", "fields": [{"start": 20, "size": 4, "name": "YT", "description": "Year tens in BCD format"}, {"start": 16, "size": 4, "name": "YU", "description": "Year units in BCD format"}, {"start": 13, "size": 3, "name": "WDU", "description": "Week day units"}, {"start": 12, "size": 1, "name": "MT", "description": "Month tens in BCD format"}, {"start": 8, "size": 4, "name": "MU", "description": "Month units in BCD format"}, {"start": 4, "size": 2, "name": "DT", "description": "Date tens in BCD format"}, {"start": 0, "size": 4, "name": "DU", "description": "Date units in BCD format"}], "description": "date register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR", "fields": [{"start": 0, "size": 3, "name": "WCKSEL", "description": "Wakeup clock selection"}, {"start": 3, "size": 1, "name": "TSEDGE", "description": "Time-stamp event active edge"}, {"start": 4, "size": 1, "name": "REFCKON", "description": "Reference clock detection enable (50 or 60 Hz)"}, {"start": 5, "size": 1, "name": "BYPSHAD", "description": "Bypass the shadow registers"}, {"start": 6, "size": 1, "name": "FMT", "description": "Hour format"}, {"start": 8, "size": 1, "name": "ALRAE", "description": "Alarm A enable"}, {"start": 9, "size": 1, "name": "ALRBE", "description": "Alarm B enable"}, {"start": 10, "size": 1, "name": "WUTE", "description": "Wakeup timer enable"}, {"start": 11, "size": 1, "name": "TSE", "description": "Time stamp enable"}, {"start": 12, "size": 1, "name": "ALRAIE", "description": "Alarm A interrupt enable"}, {"start": 13, "size": 1, "name": "ALRBIE", "description": "Alarm B interrupt enable"}, {"start": 14, "size": 1, "name": "WUTIE", "description": "Wakeup timer interrupt enable"}, {"start": 15, "size": 1, "name": "TSIE", "description": "Time-stamp interrupt enable"}, {"start": 16, "size": 1, "name": "ADD1H", "description": "Add 1 hour (summer time change)"}, {"start": 17, "size": 1, "name": "SUB1H", "description": "Subtract 1 hour (winter time change)"}, {"start": 18, "size": 1, "name": "BKP", "description": "Backup"}, {"start": 19, "size": 1, "name": "COSEL", "description": "Calibration output selection"}, {"start": 20, "size": 1, "name": "POL", "description": "Output polarity"}, {"start": 21, "size": 2, "name": "OSEL", "description": "Output selection"}, {"start": 23, "size": 1, "name": "COE", "description": "Calibration output enable"}], "description": "control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 7, "name": "ISR", "fields": [{"start": 0, "size": 1, "name": "ALRAWF", "description": "Alarm A write flag"}, {"start": 1, "size": 1, "name": "ALRBWF", "description": "Alarm B write flag"}, {"start": 2, "size": 1, "name": "WUTWF", "description": "Wakeup timer write flag"}, {"start": 3, "size": 1, "name": "SHPF", "description": "Shift operation pending"}, {"start": 4, "size": 1, "name": "INITS", "description": "Initialization status flag"}, {"start": 5, "size": 1, "name": "RSF", "description": "Registers synchronization flag"}, {"start": 6, "size": 1, "name": "INITF", "description": "Initialization flag"}, {"start": 7, "size": 1, "name": "INIT", "description": "Initialization mode"}, {"start": 8, "size": 1, "name": "ALRAF", "description": "Alarm A flag"}, {"start": 9, "size": 1, "name": "ALRBF", "description": "Alarm B flag"}, {"start": 10, "size": 1, "name": "WUTF", "description": "Wakeup timer flag"}, {"start": 11, "size": 1, "name": "TSF", "description": "Time-stamp flag"}, {"start": 12, "size": 1, "name": "TSOVF", "description": "Time-stamp overflow flag"}, {"start": 13, "size": 1, "name": "TAMP1F", "description": "Tamper detection flag"}, {"start": 14, "size": 1, "name": "TAMP2F", "description": "RTC_TAMP2 detection flag"}, {"start": 15, "size": 1, "name": "TAMP3F", "description": "RTC_TAMP3 detection flag"}, {"start": 16, "size": 1, "name": "RECALPF", "description": "Recalibration pending Flag"}], "description": "initialization and status register", "access": "", "offset": 12, "size": 32}, {"reset": 8323327, "name": "PRER", "fields": [{"start": 16, "size": 7, "name": "PREDIV_A", "description": "Asynchronous prescaler factor"}, {"start": 0, "size": 15, "name": "PREDIV_S", "description": "Synchronous prescaler factor"}], "description": "prescaler register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 65535, "name": "WUTR", "fields": [{"start": 0, "size": 16, "name": "WUT", "description": "Wakeup auto-reload value bits"}], "description": "wakeup timer register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "ALRMAR", "fields": [{"start": 31, "size": 1, "name": "MSK4", "description": "Alarm A date mask"}, {"start": 30, "size": 1, "name": "WDSEL", "description": "Week day selection"}, {"start": 28, "size": 2, "name": "DT", "description": "Date tens in BCD format"}, {"start": 24, "size": 4, "name": "DU", "description": "Date units or day in BCD format"}, {"start": 23, "size": 1, "name": "MSK3", "description": "Alarm A hours mask"}, {"start": 22, "size": 1, "name": "PM", "description": "AM/PM notation"}, {"start": 20, "size": 2, "name": "HT", "description": "Hour tens in BCD format"}, {"start": 16, "size": 4, "name": "HU", "description": "Hour units in BCD format"}, {"start": 15, "size": 1, "name": "MSK2", "description": "Alarm A minutes mask"}, {"start": 12, "size": 3, "name": "MNT", "description": "Minute tens in BCD format"}, {"start": 8, "size": 4, "name": "MNU", "description": "Minute units in BCD format"}, {"start": 7, "size": 1, "name": "MSK1", "description": "Alarm A seconds mask"}, {"start": 4, "size": 3, "name": "ST", "description": "Second tens in BCD format"}, {"start": 0, "size": 4, "name": "SU", "description": "Second units in BCD format"}], "description": "alarm A register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "ALRMBR", "fields": [{"start": 31, "size": 1, "name": "MSK4", "description": "Alarm B date mask"}, {"start": 30, "size": 1, "name": "WDSEL", "description": "Week day selection"}, {"start": 28, "size": 2, "name": "DT", "description": "Date tens in BCD format"}, {"start": 24, "size": 4, "name": "DU", "description": "Date units or day in BCD format"}, {"start": 23, "size": 1, "name": "MSK3", "description": "Alarm B hours mask"}, {"start": 22, "size": 1, "name": "PM", "description": "AM/PM notation"}, {"start": 20, "size": 2, "name": "HT", "description": "Hour tens in BCD format"}, {"start": 16, "size": 4, "name": "HU", "description": "Hour units in BCD format"}, {"start": 15, "size": 1, "name": "MSK2", "description": "Alarm B minutes mask"}, {"start": 12, "size": 3, "name": "MNT", "description": "Minute tens in BCD format"}, {"start": 8, "size": 4, "name": "MNU", "description": "Minute units in BCD format"}, {"start": 7, "size": 1, "name": "MSK1", "description": "Alarm B seconds mask"}, {"start": 4, "size": 3, "name": "ST", "description": "Second tens in BCD format"}, {"start": 0, "size": 4, "name": "SU", "description": "Second units in BCD format"}], "description": "alarm B register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "WPR", "fields": [{"start": 0, "size": 8, "name": "KEY", "description": "Write protection key"}], "description": "write protection register", "access": "write-only", "offset": 36, "size": 32}, {"reset": 0, "name": "SSR", "fields": [{"start": 0, "size": 16, "name": "SS", "description": "Sub second value"}], "description": "sub second register", "access": "read-only", "offset": 40, "size": 32}, {"reset": 0, "name": "SHIFTR", "fields": [{"start": 31, "size": 1, "name": "ADD1S", "description": "Add one second"}, {"start": 0, "size": 15, "name": "SUBFS", "description": "Subtract a fraction of a second"}], "description": "shift control register", "access": "write-only", "offset": 44, "size": 32}, {"reset": 0, "name": "TSTR", "fields": [{"start": 0, "size": 4, "name": "SU", "description": "Second units in BCD format"}, {"start": 4, "size": 3, "name": "ST", "description": "Second tens in BCD format"}, {"start": 8, "size": 4, "name": "MNU", "description": "Minute units in BCD format"}, {"start": 12, "size": 3, "name": "MNT", "description": "Minute tens in BCD format"}, {"start": 16, "size": 4, "name": "HU", "description": "Hour units in BCD format"}, {"start": 20, "size": 2, "name": "HT", "description": "Hour tens in BCD format"}, {"start": 22, "size": 1, "name": "PM", "description": "AM/PM notation"}], "description": "time stamp time register", "access": "read-only", "offset": 48, "size": 32}, {"reset": 0, "name": "TSDR", "fields": [{"start": 13, "size": 3, "name": "WDU", "description": "Week day units"}, {"start": 12, "size": 1, "name": "MT", "description": "Month tens in BCD format"}, {"start": 8, "size": 4, "name": "MU", "description": "Month units in BCD format"}, {"start": 4, "size": 2, "name": "DT", "description": "Date tens in BCD format"}, {"start": 0, "size": 4, "name": "DU", "description": "Date units in BCD format"}], "description": "time stamp date register", "access": "read-only", "offset": 52, "size": 32}, {"reset": 0, "name": "TSSSR", "fields": [{"start": 0, "size": 16, "name": "SS", "description": "Sub second value"}], "description": "timestamp sub second register", "access": "read-only", "offset": 56, "size": 32}, {"reset": 0, "name": "CALR", "fields": [{"start": 15, "size": 1, "name": "CALP", "description": "Increase frequency of RTC by 488.5 ppm"}, {"start": 14, "size": 1, "name": "CALW8", "description": "Use an 8-second calibration cycle period"}, {"start": 13, "size": 1, "name": "CALW16", "description": "Use a 16-second calibration cycle period"}, {"start": 0, "size": 9, "name": "CALM", "description": "Calibration minus"}], "description": "calibration register", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "TAFCR", "fields": [{"start": 0, "size": 1, "name": "TAMP1E", "description": "Tamper 1 detection enable"}, {"start": 1, "size": 1, "name": "TAMP1TRG", "description": "Active level for tamper 1"}, {"start": 2, "size": 1, "name": "TAMPIE", "description": "Tamper interrupt enable"}, {"start": 3, "size": 1, "name": "TAMP2E", "description": "Tamper 2 detection enable"}, {"start": 4, "size": 1, "name": "TAMP2TRG", "description": "Active level for tamper 2"}, {"start": 5, "size": 1, "name": "TAMP3E", "description": "Tamper 3 detection enable"}, {"start": 6, "size": 1, "name": "TAMP3TRG", "description": "Active level for tamper 3"}, {"start": 7, "size": 1, "name": "TAMPTS", "description": "Activate timestamp on tamper detection event"}, {"start": 8, "size": 3, "name": "TAMPFREQ", "description": "Tamper sampling frequency"}, {"start": 11, "size": 2, "name": "TAMPFLT", "description": "Tamper filter count"}, {"start": 13, "size": 2, "name": "TAMPPRCH", "description": "Tamper precharge duration"}, {"start": 15, "size": 1, "name": "TAMPPUDIS", "description": "TAMPER pull-up disable"}, {"start": 18, "size": 1, "name": "PC13VALUE", "description": "PC13 value"}, {"start": 19, "size": 1, "name": "PC13MODE", "description": "PC13 mode"}, {"start": 20, "size": 1, "name": "PC14VALUE", "description": "PC14 value"}, {"start": 21, "size": 1, "name": "PC14MODE", "description": "PC 14 mode"}, {"start": 22, "size": 1, "name": "PC15VALUE", "description": "PC15 value"}, {"start": 23, "size": 1, "name": "PC15MODE", "description": "PC15 mode"}], "description": "tamper and alternate function configuration register", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "ALRMASSR", "fields": [{"start": 24, "size": 4, "name": "MASKSS", "description": "Mask the most-significant bits starting at this bit"}, {"start": 0, "size": 15, "name": "SS", "description": "Sub seconds value"}], "description": "alarm A sub second register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "ALRMBSSR", "fields": [{"start": 24, "size": 4, "name": "MASKSS", "description": "Mask the most-significant bits starting at this bit"}, {"start": 0, "size": 15, "name": "SS", "description": "Sub seconds value"}], "description": "alarm B sub second register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "BKP0R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 80, "size": 32}, {"reset": 0, "name": "BKP1R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 84, "size": 32}, {"reset": 0, "name": "BKP2R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 88, "size": 32}, {"reset": 0, "name": "BKP3R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 92, "size": 32}, {"reset": 0, "name": "BKP4R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "BKP5R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "BKP6R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 104, "size": 32}, {"reset": 0, "name": "BKP7R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "BKP8R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 112, "size": 32}, {"reset": 0, "name": "BKP9R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 116, "size": 32}, {"reset": 0, "name": "BKP10R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 120, "size": 32}, {"reset": 0, "name": "BKP11R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 124, "size": 32}, {"reset": 0, "name": "BKP12R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 128, "size": 32}, {"reset": 0, "name": "BKP13R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 132, "size": 32}, {"reset": 0, "name": "BKP14R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 136, "size": 32}, {"reset": 0, "name": "BKP15R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 140, "size": 32}, {"reset": 0, "name": "BKP16R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 144, "size": 32}, {"reset": 0, "name": "BKP17R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 148, "size": 32}, {"reset": 0, "name": "BKP18R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 152, "size": 32}, {"reset": 0, "name": "BKP19R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 156, "size": 32}, {"reset": 0, "name": "BKP20R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 160, "size": 32}, {"reset": 0, "name": "BKP21R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 164, "size": 32}, {"reset": 0, "name": "BKP22R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 168, "size": 32}, {"reset": 0, "name": "BKP23R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 172, "size": 32}, {"reset": 0, "name": "BKP24R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 176, "size": 32}, {"reset": 0, "name": "BKP25R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 180, "size": 32}, {"reset": 0, "name": "BKP26R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 184, "size": 32}, {"reset": 0, "name": "BKP27R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 188, "size": 32}, {"reset": 0, "name": "BKP28R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 192, "size": 32}, {"reset": 0, "name": "BKP29R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 196, "size": 32}, {"reset": 0, "name": "BKP30R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 200, "size": 32}, {"reset": 0, "name": "BKP31R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 204, "size": 32}], "base": 1073752064, "description": "Real-time clock"}, {"group": "TIMs", "name": "TIM6", "interrupts": [{"name": "TIM6_DACUNDER", "value": 54, "description": "TIM6 global and DAC12 underrun interrupts"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "Low counter value"}, {"start": 31, "size": 1, "name": "UIFCPY", "description": "UIF Copy"}], "description": "counter", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Low Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}], "base": 1073745920, "description": "Basic timers"}, {"group": "TIMs", "name": "TIM7", "interrupts": [{"name": "TIM7", "value": 55, "description": "TIM7 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "Low counter value"}, {"start": 31, "size": 1, "name": "UIFCPY", "description": "UIF Copy"}], "description": "counter", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Low Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}], "base": 1073746944, "description": "Basic timers"}, {"group": "DAC", "name": "DAC", "interrupts": [{"name": "TIM6_DACUNDER", "value": 54, "description": "TIM6 global and DAC12 underrun interrupts"}], "registers": [{"reset": 0, "name": "CR", "fields": [{"start": 29, "size": 1, "name": "DMAUDRIE2", "description": "DAC channel2 DMA underrun interrupt enable"}, {"start": 28, "size": 1, "name": "DMAEN2", "description": "DAC channel2 DMA enable"}, {"start": 24, "size": 4, "name": "MAMP2", "description": "DAC channel2 mask/amplitude selector"}, {"start": 22, "size": 2, "name": "WAVE2", "description": "DAC channel2 noise/triangle wave generation enable"}, {"start": 19, "size": 3, "name": "TSEL2", "description": "DAC channel2 trigger selection"}, {"start": 18, "size": 1, "name": "TEN2", "description": "DAC channel2 trigger enable"}, {"start": 17, "size": 1, "name": "BOFF2", "description": "DAC channel2 output buffer disable"}, {"start": 16, "size": 1, "name": "EN2", "description": "DAC channel2 enable"}, {"start": 13, "size": 1, "name": "DMAUDRIE1", "description": "DAC channel1 DMA Underrun Interrupt enable"}, {"start": 12, "size": 1, "name": "DMAEN1", "description": "DAC channel1 DMA enable"}, {"start": 8, "size": 4, "name": "MAMP1", "description": "DAC channel1 mask/amplitude selector"}, {"start": 6, "size": 2, "name": "WAVE1", "description": "DAC channel1 noise/triangle wave generation enable"}, {"start": 3, "size": 3, "name": "TSEL1", "description": "DAC channel1 trigger selection"}, {"start": 2, "size": 1, "name": "TEN1", "description": "DAC channel1 trigger enable"}, {"start": 1, "size": 1, "name": "BOFF1", "description": "DAC channel1 output buffer disable"}, {"start": 0, "size": 1, "name": "EN1", "description": "DAC channel1 enable"}], "description": "control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "SWTRIGR", "fields": [{"start": 1, "size": 1, "name": "SWTRIG2", "description": "DAC channel2 software trigger"}, {"start": 0, "size": 1, "name": "SWTRIG1", "description": "DAC channel1 software trigger"}], "description": "software trigger register", "access": "write-only", "offset": 4, "size": 32}, {"reset": 0, "name": "DHR12R1", "fields": [{"start": 0, "size": 12, "name": "DACC1DHR", "description": "DAC channel1 12-bit right-aligned data"}], "description": "channel1 12-bit right-aligned data holding register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DHR12L1", "fields": [{"start": 4, "size": 12, "name": "DACC1DHR", "description": "DAC channel1 12-bit left-aligned data"}], "description": "channel1 12-bit left aligned data holding register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "DHR8R1", "fields": [{"start": 0, "size": 8, "name": "DACC1DHR", "description": "DAC channel1 8-bit right-aligned data"}], "description": "channel1 8-bit right aligned data holding register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "DHR12R2", "fields": [{"start": 0, "size": 12, "name": "DACC2DHR", "description": "DAC channel2 12-bit right-aligned data"}], "description": "channel2 12-bit right aligned data holding register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "DHR12L2", "fields": [{"start": 4, "size": 12, "name": "DACC2DHR", "description": "DAC channel2 12-bit left-aligned data"}], "description": "channel2 12-bit left aligned data holding register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "DHR8R2", "fields": [{"start": 0, "size": 8, "name": "DACC2DHR", "description": "DAC channel2 8-bit right-aligned data"}], "description": "channel2 8-bit right-aligned data holding register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "DHR12RD", "fields": [{"start": 16, "size": 12, "name": "DACC2DHR", "description": "DAC channel2 12-bit right-aligned data"}, {"start": 0, "size": 12, "name": "DACC1DHR", "description": "DAC channel1 12-bit right-aligned data"}], "description": "Dual DAC 12-bit right-aligned data holding register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "DHR12LD", "fields": [{"start": 20, "size": 12, "name": "DACC2DHR", "description": "DAC channel2 12-bit left-aligned data"}, {"start": 4, "size": 12, "name": "DACC1DHR", "description": "DAC channel1 12-bit left-aligned data"}], "description": "DUAL DAC 12-bit left aligned data holding register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "DHR8RD", "fields": [{"start": 8, "size": 8, "name": "DACC2DHR", "description": "DAC channel2 8-bit right-aligned data"}, {"start": 0, "size": 8, "name": "DACC1DHR", "description": "DAC channel1 8-bit right-aligned data"}], "description": "DUAL DAC 8-bit right aligned data holding register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "DOR1", "fields": [{"start": 0, "size": 12, "name": "DACC1DOR", "description": "DAC channel1 data output"}], "description": "channel1 data output register", "access": "read-only", "offset": 44, "size": 32}, {"reset": 0, "name": "DOR2", "fields": [{"start": 0, "size": 12, "name": "DACC2DOR", "description": "DAC channel2 data output"}], "description": "channel2 data output register", "access": "read-only", "offset": 48, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 29, "size": 1, "name": "DMAUDR2", "description": "DAC channel2 DMA underrun flag"}, {"start": 13, "size": 1, "name": "DMAUDR1", "description": "DAC channel1 DMA underrun flag"}], "description": "status register", "access": "read-write", "offset": 52, "size": 32}], "base": 1073771520, "description": "Digital-to-analog converter"}, {"group": "NVIC", "name": "NVIC", "interrupts": [], "registers": [{"reset": 0, "name": "ICTR", "fields": [{"start": 0, "size": 4, "name": "INTLINESNUM", "description": "Total number of interrupt lines in groups"}], "description": "Interrupt Controller Type Register", "access": "read-only", "offset": 4, "size": 32}, {"reset": 0, "name": "ISER0", "fields": [{"start": 0, "size": 32, "name": "SETENA", "description": "SETENA"}], "description": "Interrupt Set-Enable Register", "access": "read-write", "offset": 256, "size": 32}, {"reset": 0, "name": "ISER1", "fields": [{"start": 0, "size": 32, "name": "SETENA", "description": "SETENA"}], "description": "Interrupt Set-Enable Register", "access": "read-write", "offset": 260, "size": 32}, {"reset": 0, "name": "ISER2", "fields": [{"start": 0, "size": 32, "name": "SETENA", "description": "SETENA"}], "description": "Interrupt Set-Enable Register", "access": "read-write", "offset": 264, "size": 32}, {"reset": 0, "name": "ICER0", "fields": [{"start": 0, "size": 32, "name": "CLRENA", "description": "CLRENA"}], "description": "Interrupt Clear-Enable Register", "access": "read-write", "offset": 384, "size": 32}, {"reset": 0, "name": "ICER1", "fields": [{"start": 0, "size": 32, "name": "CLRENA", "description": "CLRENA"}], "description": "Interrupt Clear-Enable Register", "access": "read-write", "offset": 388, "size": 32}, {"reset": 0, "name": "ICER2", "fields": [{"start": 0, "size": 32, "name": "CLRENA", "description": "CLRENA"}], "description": "Interrupt Clear-Enable Register", "access": "read-write", "offset": 392, "size": 32}, {"reset": 0, "name": "ISPR0", "fields": [{"start": 0, "size": 32, "name": "SETPEND", "description": "SETPEND"}], "description": "Interrupt Set-Pending Register", "access": "read-write", "offset": 512, "size": 32}, {"reset": 0, "name": "ISPR1", "fields": [{"start": 0, "size": 32, "name": "SETPEND", "description": "SETPEND"}], "description": "Interrupt Set-Pending Register", "access": "read-write", "offset": 516, "size": 32}, {"reset": 0, "name": "ISPR2", "fields": [{"start": 0, "size": 32, "name": "SETPEND", "description": "SETPEND"}], "description": "Interrupt Set-Pending Register", "access": "read-write", "offset": 520, "size": 32}, {"reset": 0, "name": "ICPR0", "fields": [{"start": 0, "size": 32, "name": "CLRPEND", "description": "CLRPEND"}], "description": "Interrupt Clear-Pending Register", "access": "read-write", "offset": 640, "size": 32}, {"reset": 0, "name": "ICPR1", "fields": [{"start": 0, "size": 32, "name": "CLRPEND", "description": "CLRPEND"}], "description": "Interrupt Clear-Pending Register", "access": "read-write", "offset": 644, "size": 32}, {"reset": 0, "name": "ICPR2", "fields": [{"start": 0, "size": 32, "name": "CLRPEND", "description": "CLRPEND"}], "description": "Interrupt Clear-Pending Register", "access": "read-write", "offset": 648, "size": 32}, {"reset": 0, "name": "IABR0", "fields": [{"start": 0, "size": 32, "name": "ACTIVE", "description": "ACTIVE"}], "description": "Interrupt Active Bit Register", "access": "read-only", "offset": 768, "size": 32}, {"reset": 0, "name": "IABR1", "fields": [{"start": 0, "size": 32, "name": "ACTIVE", "description": "ACTIVE"}], "description": "Interrupt Active Bit Register", "access": "read-only", "offset": 772, "size": 32}, {"reset": 0, "name": "IABR2", "fields": [{"start": 0, "size": 32, "name": "ACTIVE", "description": "ACTIVE"}], "description": "Interrupt Active Bit Register", "access": "read-only", "offset": 776, "size": 32}, {"reset": 0, "name": "IPR0", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1024, "size": 32}, {"reset": 0, "name": "IPR1", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1028, "size": 32}, {"reset": 0, "name": "IPR2", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1032, "size": 32}, {"reset": 0, "name": "IPR3", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1036, "size": 32}, {"reset": 0, "name": "IPR4", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1040, "size": 32}, {"reset": 0, "name": "IPR5", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1044, "size": 32}, {"reset": 0, "name": "IPR6", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1048, "size": 32}, {"reset": 0, "name": "IPR7", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1052, "size": 32}, {"reset": 0, "name": "IPR8", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1056, "size": 32}, {"reset": 0, "name": "IPR9", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1060, "size": 32}, {"reset": 0, "name": "IPR10", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1064, "size": 32}, {"reset": 0, "name": "IPR11", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1068, "size": 32}, {"reset": 0, "name": "IPR12", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1072, "size": 32}, {"reset": 0, "name": "IPR13", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1076, "size": 32}, {"reset": 0, "name": "IPR14", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1080, "size": 32}, {"reset": 0, "name": "IPR15", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1084, "size": 32}, {"reset": 0, "name": "IPR16", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1088, "size": 32}, {"reset": 0, "name": "IPR17", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1092, "size": 32}, {"reset": 0, "name": "IPR18", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1096, "size": 32}, {"reset": 0, "name": "IPR19", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1100, "size": 32}, {"reset": 0, "name": "IPR20", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1104, "size": 32}], "base": 3758153728, "description": "Nested Vectored Interrupt Controller"}, {"group": "FPU", "name": "FPU", "interrupts": [{"name": "FPU", "value": 81, "description": "Floating point interrupt"}], "registers": [{"reset": 0, "name": "CPACR", "fields": [{"start": 0, "size": 1, "name": "CP0", "description": "Access privileges for coprocessor 0"}, {"start": 2, "size": 1, "name": "CP1", "description": "Access privileges for coprocessor 1"}, {"start": 4, "size": 1, "name": "CP2", "description": "Access privileges for coprocessor 2"}, {"start": 6, "size": 1, "name": "CP3", "description": "Access privileges for coprocessor 3"}, {"start": 8, "size": 1, "name": "CP4", "description": "Access privileges for coprocessor 4"}, {"start": 10, "size": 1, "name": "CP5", "description": "Access privileges for coprocessor 5"}, {"start": 12, "size": 2, "name": "CP6", "description": "Access privileges for coprocessor 6"}, {"start": 14, "size": 1, "name": "CP7", "description": "Access privileges for coprocessor 7"}, {"start": 20, "size": 1, "name": "CP10", "description": "Access privileges for coprocessor 10"}, {"start": 22, "size": 1, "name": "CP11", "description": "Access privileges for coprocessor 11"}], "description": "Coprocessor Access Control Register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 3221225472, "name": "FPCCR", "fields": [{"start": 0, "size": 1, "name": "LSPACT", "description": "LSPACT"}, {"start": 1, "size": 1, "name": "USER", "description": "USER"}, {"start": 3, "size": 1, "name": "THREAD", "description": "THREAD"}, {"start": 4, "size": 1, "name": "HFRDY", "description": "HFRDY"}, {"start": 5, "size": 1, "name": "MMRDY", "description": "MMRDY"}, {"start": 6, "size": 1, "name": "BFRDY", "description": "BFRDY"}, {"start": 8, "size": 1, "name": "MONRDY", "description": "MONRDY"}, {"start": 30, "size": 1, "name": "LSPEN", "description": "LSPEN"}, {"start": 31, "size": 1, "name": "ASPEN", "description": "ASPEN"}], "description": "FP Context Control Register", "access": "read-write", "offset": 428, "size": 32}, {"reset": 0, "name": "FPCAR", "fields": [{"start": 3, "size": 29, "name": "ADDRESS", "description": "ADDRESS"}], "description": "FP Context Address Register", "access": "read-write", "offset": 432, "size": 32}, {"reset": 0, "name": "FPDSCR", "fields": [{"start": 22, "size": 2, "name": "RMode", "description": "RMode"}, {"start": 24, "size": 1, "name": "FZ", "description": "FZ"}, {"start": 25, "size": 1, "name": "DN", "description": "DN"}, {"start": 26, "size": 1, "name": "AHP", "description": "AHP"}], "description": "FP Default Status Control Register", "access": "read-write", "offset": 436, "size": 32}, {"reset": 269549601, "name": "MVFR0", "fields": [{"start": 0, "size": 4, "name": "A_SIMD", "description": "A_SIMD registers"}, {"start": 4, "size": 4, "name": "Single_precision", "description": "Single_precision"}, {"start": 8, "size": 4, "name": "Double_precision", "description": "Double_precision"}, {"start": 12, "size": 4, "name": "FP_exception_trapping", "description": "FP exception trapping"}, {"start": 16, "size": 4, "name": "Divide", "description": "Divide"}, {"start": 20, "size": 4, "name": "Square_root", "description": "Square root"}, {"start": 24, "size": 4, "name": "Short_vectors", "description": "Short vectors"}, {"start": 28, "size": 4, "name": "FP_rounding_modes", "description": "FP rounding modes"}], "description": "Media and VFP Feature Register 0", "access": "read-only", "offset": 440, "size": 32}, {"reset": 285212689, "name": "MVFR1", "fields": [{"start": 0, "size": 4, "name": "FtZ_mode", "description": "FtZ mode"}, {"start": 4, "size": 4, "name": "D_NaN_mode", "description": "D_NaN mode"}, {"start": 24, "size": 4, "name": "FP_HPFP", "description": "FP HPFP"}, {"start": 28, "size": 4, "name": "FP_fused_MAC", "description": "FP fused MAC"}], "description": "Media and VFP Feature Register 1", "access": "read-only", "offset": 444, "size": 32}], "base": 3758157192, "description": "Floting point unit"}, {"group": "DBGMCU", "name": "DBGMCU", "interrupts": [], "registers": [{"reset": 0, "name": "IDCODE", "fields": [{"start": 0, "size": 12, "name": "DEV_ID", "description": "Device Identifier"}, {"start": 16, "size": 16, "name": "REV_ID", "description": "Revision Identifier"}], "description": "MCU Device ID Code Register", "access": "read-only", "offset": 0, "size": 32}, {"reset": 0, "name": "CR", "fields": [{"start": 0, "size": 1, "name": "DBG_SLEEP", "description": "Debug Sleep mode"}, {"start": 1, "size": 1, "name": "DBG_STOP", "description": "Debug Stop Mode"}, {"start": 2, "size": 1, "name": "DBG_STANDBY", "description": "Debug Standby Mode"}, {"start": 5, "size": 1, "name": "TRACE_IOEN", "description": "Trace pin assignment control"}, {"start": 6, "size": 2, "name": "TRACE_MODE", "description": "Trace pin assignment control"}], "description": "Debug MCU Configuration Register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "APB1FZ", "fields": [{"start": 0, "size": 1, "name": "DBG_TIM2_STOP", "description": "Debug Timer 2 stopped when Core is halted"}, {"start": 1, "size": 1, "name": "DBG_TIM3_STOP", "description": "Debug Timer 3 stopped when Core is halted"}, {"start": 2, "size": 1, "name": "DBG_TIM4_STOP", "description": "Debug Timer 4 stopped when Core is halted"}, {"start": 3, "size": 1, "name": "DBG_TIM5_STOP", "description": "Debug Timer 5 stopped when Core is halted"}, {"start": 4, "size": 1, "name": "DBG_TIM6_STOP", "description": "Debug Timer 6 stopped when Core is halted"}, {"start": 5, "size": 1, "name": "DBG_TIM7_STOP", "description": "Debug Timer 7 stopped when Core is halted"}, {"start": 6, "size": 1, "name": "DBG_TIM12_STOP", "description": "Debug Timer 12 stopped when Core is halted"}, {"start": 7, "size": 1, "name": "DBG_TIM13_STOP", "description": "Debug Timer 13 stopped when Core is halted"}, {"start": 8, "size": 1, "name": "DBG_TIMER14_STOP", "description": "Debug Timer 14 stopped when Core is halted"}, {"start": 9, "size": 1, "name": "DBG_TIM18_STOP", "description": "Debug Timer 18 stopped when Core is halted"}, {"start": 10, "size": 1, "name": "DBG_RTC_STOP", "description": "Debug RTC stopped when Core is halted"}, {"start": 11, "size": 1, "name": "DBG_WWDG_STOP", "description": "Debug Window Wachdog stopped when Core is halted"}, {"start": 12, "size": 1, "name": "DBG_IWDG_STOP", "description": "Debug Independent Wachdog stopped when Core is halted"}, {"start": 21, "size": 1, "name": "I2C1_SMBUS_TIMEOUT", "description": "SMBUS timeout mode stopped when Core is halted"}, {"start": 22, "size": 1, "name": "I2C2_SMBUS_TIMEOUT", "description": "SMBUS timeout mode stopped when Core is halted"}, {"start": 25, "size": 1, "name": "DBG_CAN_STOP", "description": "Debug CAN stopped when core is halted"}], "description": "APB Low Freeze Register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "APB2FZ", "fields": [{"start": 2, "size": 1, "name": "DBG_TIM15_STOP", "description": "Debug Timer 15 stopped when Core is halted"}, {"start": 3, "size": 1, "name": "DBG_TIM16_STOP", "description": "Debug Timer 16 stopped when Core is halted"}, {"start": 4, "size": 1, "name": "DBG_TIM17_STO", "description": "Debug Timer 17 stopped when Core is halted"}, {"start": 5, "size": 1, "name": "DBG_TIM19_STOP", "description": "Debug Timer 19 stopped when Core is halted"}], "description": "APB High Freeze Register", "access": "read-write", "offset": 12, "size": 32}], "base": 3758366720, "description": "Debug support"}, {"group": "TIMs", "name": "TIM1", "interrupts": [{"name": "TIM1_CC", "value": 27, "description": "TIM1 capture compare interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 0, "size": 1, "name": "CCPC", "description": "Capture/compare preloaded control"}, {"start": 2, "size": 1, "name": "CCUS", "description": "Capture/compare control update selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 8, "size": 1, "name": "OIS1", "description": "Output Idle state 1"}, {"start": 9, "size": 1, "name": "OIS1N", "description": "Output Idle state 1"}, {"start": 10, "size": 1, "name": "OIS2", "description": "Output Idle state 2"}, {"start": 11, "size": 1, "name": "OIS2N", "description": "Output Idle state 2"}, {"start": 12, "size": 1, "name": "OIS3", "description": "Output Idle state 3"}, {"start": 13, "size": 1, "name": "OIS3N", "description": "Output Idle state 3"}, {"start": 14, "size": 1, "name": "OIS4", "description": "Output Idle state 4"}, {"start": 16, "size": 1, "name": "OIS5", "description": "Output Idle state 5"}, {"start": 18, "size": 1, "name": "OIS6", "description": "Output Idle state 6"}, {"start": 20, "size": 4, "name": "MMS2", "description": "Master mode selection 2"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}, {"start": 3, "size": 1, "name": "OCCS", "description": "OCREF clear selection"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 16, "size": 1, "name": "SMS3", "description": "Slave mode selection bit 3"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 13, "size": 1, "name": "COMDE", "description": "COM DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 7, "size": 1, "name": "BIE", "description": "Break interrupt enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 5, "size": 1, "name": "COMIE", "description": "COM interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 5, "size": 1, "name": "COMIF", "description": "COM interrupt flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 7, "size": 1, "name": "BIF", "description": "Break interrupt flag"}, {"start": 8, "size": 1, "name": "B2IF", "description": "Break 2 interrupt flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 16, "size": 1, "name": "C5IF", "description": "Capture/Compare 5 interrupt flag"}, {"start": 17, "size": 1, "name": "C6IF", "description": "Capture/Compare 6 interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 0, "size": 1, "name": "UG", "description": "Update generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 5, "size": 1, "name": "COMG", "description": "Capture/Compare control update generation"}, {"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 7, "size": 1, "name": "BG", "description": "Break generation"}, {"start": 8, "size": 1, "name": "B2G", "description": "Break 2 generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 15, "size": 1, "name": "OC2CE", "description": "Output Compare 2 clear enable"}, {"start": 12, "size": 3, "name": "OC2M", "description": "Output Compare 2 mode"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output Compare 2 preload enable"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output Compare 2 fast enable"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "Output Compare 1 clear enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}, {"start": 16, "size": 1, "name": "OC1M_3", "description": "Output Compare 1 mode bit 3"}, {"start": 24, "size": 1, "name": "OC2M_3", "description": "Output Compare 2 mode bit 3"}], "description": "capture/compare mode register (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "IC1PCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 15, "size": 1, "name": "OC4CE", "description": "Output compare 4 clear enable"}, {"start": 12, "size": 3, "name": "OC4M", "description": "Output compare 4 mode"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "Output compare 4 preload enable"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "Output compare 4 fast enable"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "Output compare 3 clear enable"}, {"start": 4, "size": 3, "name": "OC3M", "description": "Output compare 3 mode"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "Output compare 3 preload enable"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "Output compare 3 fast enable"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}, {"start": 16, "size": 1, "name": "OC3M_3", "description": "Output Compare 3 mode bit 3"}, {"start": 24, "size": 1, "name": "OC4M_3", "description": "Output Compare 4 mode bit 3"}], "description": "capture/compare mode register (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 2, "size": 1, "name": "CC1NE", "description": "Capture/Compare 1 complementary output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 6, "size": 1, "name": "CC2NE", "description": "Capture/Compare 2 complementary output enable"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 10, "size": 1, "name": "CC3NE", "description": "Capture/Compare 3 complementary output enable"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 15, "size": 1, "name": "CC4NP", "description": "Capture/Compare 4 output Polarity"}, {"start": 16, "size": 1, "name": "CC5E", "description": "Capture/Compare 5 output enable"}, {"start": 17, "size": 1, "name": "CC5P", "description": "Capture/Compare 5 output Polarity"}, {"start": 20, "size": 1, "name": "CC6E", "description": "Capture/Compare 6 output enable"}, {"start": 21, "size": 1, "name": "CC6P", "description": "Capture/Compare 6 output Polarity"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}, {"start": 31, "size": 1, "name": "UIFCPY", "description": "UIF copy"}], "description": "counter", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "RCR", "fields": [{"start": 0, "size": 16, "name": "REP", "description": "Repetition counter value"}], "description": "repetition counter register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2", "description": "Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 0, "size": 16, "name": "CCR3", "description": "Capture/Compare 3 value"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 0, "size": 16, "name": "CCR4", "description": "Capture/Compare 3 value"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "BDTR", "fields": [{"start": 0, "size": 8, "name": "DTG", "description": "Dead-time generator setup"}, {"start": 8, "size": 2, "name": "LOCK", "description": "Lock configuration"}, {"start": 10, "size": 1, "name": "OSSI", "description": "Off-state selection for Idle mode"}, {"start": 11, "size": 1, "name": "OSSR", "description": "Off-state selection for Run mode"}, {"start": 12, "size": 1, "name": "BKE", "description": "Break enable"}, {"start": 13, "size": 1, "name": "BKP", "description": "Break polarity"}, {"start": 14, "size": 1, "name": "AOE", "description": "Automatic output enable"}, {"start": 15, "size": 1, "name": "MOE", "description": "Main output enable"}, {"start": 16, "size": 4, "name": "BKF", "description": "Break filter"}, {"start": 20, "size": 4, "name": "BK2F", "description": "Break 2 filter"}, {"start": 24, "size": 1, "name": "BK2E", "description": "Break 2 enable"}, {"start": 25, "size": 1, "name": "BK2P", "description": "Break 2 polarity"}], "description": "break and dead-time register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "CCMR3_Output", "fields": [{"start": 2, "size": 1, "name": "OC5FE", "description": "Output compare 5 fast enable"}, {"start": 3, "size": 1, "name": "OC5PE", "description": "Output compare 5 preload enable"}, {"start": 4, "size": 3, "name": "OC5M", "description": "Output compare 5 mode"}, {"start": 7, "size": 1, "name": "OC5CE", "description": "Output compare 5 clear enable"}, {"start": 10, "size": 1, "name": "OC6FE", "description": "Output compare 6 fast enable"}, {"start": 11, "size": 1, "name": "OC6PE", "description": "Output compare 6 preload enable"}, {"start": 12, "size": 3, "name": "OC6M", "description": "Output compare 6 mode"}, {"start": 15, "size": 1, "name": "OC6CE", "description": "Output compare 6 clear enable"}, {"start": 16, "size": 1, "name": "OC5M_3", "description": "Outout Compare 5 mode bit 3"}, {"start": 24, "size": 1, "name": "OC6M_3", "description": "Outout Compare 6 mode bit 3"}], "description": "capture/compare mode register 3 (output mode)", "access": "read-write", "offset": 84, "size": 32}, {"reset": 0, "name": "CCR5", "fields": [{"start": 0, "size": 16, "name": "CCR5", "description": "Capture/Compare 5 value"}, {"start": 29, "size": 1, "name": "GC5C1", "description": "Group Channel 5 and Channel 1"}, {"start": 30, "size": 1, "name": "GC5C2", "description": "Group Channel 5 and Channel 2"}, {"start": 31, "size": 1, "name": "GC5C3", "description": "Group Channel 5 and Channel 3"}], "description": "capture/compare register 5", "access": "read-write", "offset": 88, "size": 32}, {"reset": 0, "name": "CCR6", "fields": [{"start": 0, "size": 16, "name": "CCR6", "description": "Capture/Compare 6 value"}], "description": "capture/compare register 6", "access": "read-write", "offset": 92, "size": 32}, {"reset": 0, "name": "OR", "fields": [{"start": 0, "size": 2, "name": "TIM1_ETR_ADC1_RMP", "description": "TIM1_ETR_ADC1 remapping capability"}, {"start": 2, "size": 2, "name": "TIM1_ETR_ADC4_RMP", "description": "TIM1_ETR_ADC4 remapping capability"}], "description": "option registers", "access": "read-write", "offset": 96, "size": 32}], "base": 1073818624, "description": "Advanced timer"}, {"group": "TIMs", "name": "TIM20", "interrupts": [{"name": "TIM1_CC", "value": 27, "description": "TIM1 capture compare interrupt"}, {"name": "TIM20_BRK", "value": 77, "description": "TIM20 Break interrupt"}, {"name": "TIM20_UP", "value": 78, "description": "TIM20 Upgrade interrupt"}, {"name": "TIM20_TRG_COM", "value": 79, "description": "TIM20 Trigger and Commutation interrupt"}, {"name": "TIM20_CC", "value": 80, "description": "TIM20 Capture Compare interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 0, "size": 1, "name": "CCPC", "description": "Capture/compare preloaded control"}, {"start": 2, "size": 1, "name": "CCUS", "description": "Capture/compare control update selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 8, "size": 1, "name": "OIS1", "description": "Output Idle state 1"}, {"start": 9, "size": 1, "name": "OIS1N", "description": "Output Idle state 1"}, {"start": 10, "size": 1, "name": "OIS2", "description": "Output Idle state 2"}, {"start": 11, "size": 1, "name": "OIS2N", "description": "Output Idle state 2"}, {"start": 12, "size": 1, "name": "OIS3", "description": "Output Idle state 3"}, {"start": 13, "size": 1, "name": "OIS3N", "description": "Output Idle state 3"}, {"start": 14, "size": 1, "name": "OIS4", "description": "Output Idle state 4"}, {"start": 16, "size": 1, "name": "OIS5", "description": "Output Idle state 5"}, {"start": 18, "size": 1, "name": "OIS6", "description": "Output Idle state 6"}, {"start": 20, "size": 4, "name": "MMS2", "description": "Master mode selection 2"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}, {"start": 3, "size": 1, "name": "OCCS", "description": "OCREF clear selection"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 16, "size": 1, "name": "SMS3", "description": "Slave mode selection bit 3"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 13, "size": 1, "name": "COMDE", "description": "COM DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 7, "size": 1, "name": "BIE", "description": "Break interrupt enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 5, "size": 1, "name": "COMIE", "description": "COM interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 5, "size": 1, "name": "COMIF", "description": "COM interrupt flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 7, "size": 1, "name": "BIF", "description": "Break interrupt flag"}, {"start": 8, "size": 1, "name": "B2IF", "description": "Break 2 interrupt flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 16, "size": 1, "name": "C5IF", "description": "Capture/Compare 5 interrupt flag"}, {"start": 17, "size": 1, "name": "C6IF", "description": "Capture/Compare 6 interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 0, "size": 1, "name": "UG", "description": "Update generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 5, "size": 1, "name": "COMG", "description": "Capture/Compare control update generation"}, {"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 7, "size": 1, "name": "BG", "description": "Break generation"}, {"start": 8, "size": 1, "name": "B2G", "description": "Break 2 generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 15, "size": 1, "name": "OC2CE", "description": "Output Compare 2 clear enable"}, {"start": 12, "size": 3, "name": "OC2M", "description": "Output Compare 2 mode"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output Compare 2 preload enable"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output Compare 2 fast enable"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "Output Compare 1 clear enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}, {"start": 16, "size": 1, "name": "OC1M_3", "description": "Output Compare 1 mode bit 3"}, {"start": 24, "size": 1, "name": "OC2M_3", "description": "Output Compare 2 mode bit 3"}], "description": "capture/compare mode register (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "IC1PCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 15, "size": 1, "name": "OC4CE", "description": "Output compare 4 clear enable"}, {"start": 12, "size": 3, "name": "OC4M", "description": "Output compare 4 mode"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "Output compare 4 preload enable"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "Output compare 4 fast enable"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "Output compare 3 clear enable"}, {"start": 4, "size": 3, "name": "OC3M", "description": "Output compare 3 mode"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "Output compare 3 preload enable"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "Output compare 3 fast enable"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}, {"start": 16, "size": 1, "name": "OC3M_3", "description": "Output Compare 3 mode bit 3"}, {"start": 24, "size": 1, "name": "OC4M_3", "description": "Output Compare 4 mode bit 3"}], "description": "capture/compare mode register (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 2, "size": 1, "name": "CC1NE", "description": "Capture/Compare 1 complementary output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 6, "size": 1, "name": "CC2NE", "description": "Capture/Compare 2 complementary output enable"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 10, "size": 1, "name": "CC3NE", "description": "Capture/Compare 3 complementary output enable"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 15, "size": 1, "name": "CC4NP", "description": "Capture/Compare 4 output Polarity"}, {"start": 16, "size": 1, "name": "CC5E", "description": "Capture/Compare 5 output enable"}, {"start": 17, "size": 1, "name": "CC5P", "description": "Capture/Compare 5 output Polarity"}, {"start": 20, "size": 1, "name": "CC6E", "description": "Capture/Compare 6 output enable"}, {"start": 21, "size": 1, "name": "CC6P", "description": "Capture/Compare 6 output Polarity"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}, {"start": 31, "size": 1, "name": "UIFCPY", "description": "UIF copy"}], "description": "counter", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "RCR", "fields": [{"start": 0, "size": 16, "name": "REP", "description": "Repetition counter value"}], "description": "repetition counter register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2", "description": "Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 0, "size": 16, "name": "CCR3", "description": "Capture/Compare 3 value"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 0, "size": 16, "name": "CCR4", "description": "Capture/Compare 3 value"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "BDTR", "fields": [{"start": 0, "size": 8, "name": "DTG", "description": "Dead-time generator setup"}, {"start": 8, "size": 2, "name": "LOCK", "description": "Lock configuration"}, {"start": 10, "size": 1, "name": "OSSI", "description": "Off-state selection for Idle mode"}, {"start": 11, "size": 1, "name": "OSSR", "description": "Off-state selection for Run mode"}, {"start": 12, "size": 1, "name": "BKE", "description": "Break enable"}, {"start": 13, "size": 1, "name": "BKP", "description": "Break polarity"}, {"start": 14, "size": 1, "name": "AOE", "description": "Automatic output enable"}, {"start": 15, "size": 1, "name": "MOE", "description": "Main output enable"}, {"start": 16, "size": 4, "name": "BKF", "description": "Break filter"}, {"start": 20, "size": 4, "name": "BK2F", "description": "Break 2 filter"}, {"start": 24, "size": 1, "name": "BK2E", "description": "Break 2 enable"}, {"start": 25, "size": 1, "name": "BK2P", "description": "Break 2 polarity"}], "description": "break and dead-time register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "CCMR3_Output", "fields": [{"start": 2, "size": 1, "name": "OC5FE", "description": "Output compare 5 fast enable"}, {"start": 3, "size": 1, "name": "OC5PE", "description": "Output compare 5 preload enable"}, {"start": 4, "size": 3, "name": "OC5M", "description": "Output compare 5 mode"}, {"start": 7, "size": 1, "name": "OC5CE", "description": "Output compare 5 clear enable"}, {"start": 10, "size": 1, "name": "OC6FE", "description": "Output compare 6 fast enable"}, {"start": 11, "size": 1, "name": "OC6PE", "description": "Output compare 6 preload enable"}, {"start": 12, "size": 3, "name": "OC6M", "description": "Output compare 6 mode"}, {"start": 15, "size": 1, "name": "OC6CE", "description": "Output compare 6 clear enable"}, {"start": 16, "size": 1, "name": "OC5M_3", "description": "Outout Compare 5 mode bit 3"}, {"start": 24, "size": 1, "name": "OC6M_3", "description": "Outout Compare 6 mode bit 3"}], "description": "capture/compare mode register 3 (output mode)", "access": "read-write", "offset": 84, "size": 32}, {"reset": 0, "name": "CCR5", "fields": [{"start": 0, "size": 16, "name": "CCR5", "description": "Capture/Compare 5 value"}, {"start": 29, "size": 1, "name": "GC5C1", "description": "Group Channel 5 and Channel 1"}, {"start": 30, "size": 1, "name": "GC5C2", "description": "Group Channel 5 and Channel 2"}, {"start": 31, "size": 1, "name": "GC5C3", "description": "Group Channel 5 and Channel 3"}], "description": "capture/compare register 5", "access": "read-write", "offset": 88, "size": 32}, {"reset": 0, "name": "CCR6", "fields": [{"start": 0, "size": 16, "name": "CCR6", "description": "Capture/Compare 6 value"}], "description": "capture/compare register 6", "access": "read-write", "offset": 92, "size": 32}, {"reset": 0, "name": "OR", "fields": [{"start": 0, "size": 2, "name": "TIM1_ETR_ADC1_RMP", "description": "TIM1_ETR_ADC1 remapping capability"}, {"start": 2, "size": 2, "name": "TIM1_ETR_ADC4_RMP", "description": "TIM1_ETR_ADC4 remapping capability"}], "description": "option registers", "access": "read-write", "offset": 96, "size": 32}], "base": 1073827840, "description": "Advanced timer"}, {"group": "TIMs", "name": "TIM8", "interrupts": [{"name": "TIM8_BRK", "value": 43, "description": "TIM8 break interrupt"}, {"name": "TIM8_UP", "value": 44, "description": "TIM8 update interrupt"}, {"name": "TIM8_TRG_COM", "value": 45, "description": "TIM8 Trigger and commutation interrupts"}, {"name": "TIM8_CC", "value": 46, "description": "TIM8 capture compare interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 11, "size": 1, "name": "UIFREMAP", "description": "UIF status bit remapping"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 0, "size": 1, "name": "CCPC", "description": "Capture/compare preloaded control"}, {"start": 2, "size": 1, "name": "CCUS", "description": "Capture/compare control update selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 8, "size": 1, "name": "OIS1", "description": "Output Idle state 1"}, {"start": 9, "size": 1, "name": "OIS1N", "description": "Output Idle state 1"}, {"start": 10, "size": 1, "name": "OIS2", "description": "Output Idle state 2"}, {"start": 11, "size": 1, "name": "OIS2N", "description": "Output Idle state 2"}, {"start": 12, "size": 1, "name": "OIS3", "description": "Output Idle state 3"}, {"start": 13, "size": 1, "name": "OIS3N", "description": "Output Idle state 3"}, {"start": 14, "size": 1, "name": "OIS4", "description": "Output Idle state 4"}, {"start": 16, "size": 1, "name": "OIS5", "description": "Output Idle state 5"}, {"start": 18, "size": 1, "name": "OIS6", "description": "Output Idle state 6"}, {"start": 20, "size": 4, "name": "MMS2", "description": "Master mode selection 2"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}, {"start": 3, "size": 1, "name": "OCCS", "description": "OCREF clear selection"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 16, "size": 1, "name": "SMS3", "description": "Slave mode selection bit 3"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 13, "size": 1, "name": "COMDE", "description": "COM DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 7, "size": 1, "name": "BIE", "description": "Break interrupt enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 5, "size": 1, "name": "COMIE", "description": "COM interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 5, "size": 1, "name": "COMIF", "description": "COM interrupt flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 7, "size": 1, "name": "BIF", "description": "Break interrupt flag"}, {"start": 8, "size": 1, "name": "B2IF", "description": "Break 2 interrupt flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 16, "size": 1, "name": "C5IF", "description": "Capture/Compare 5 interrupt flag"}, {"start": 17, "size": 1, "name": "C6IF", "description": "Capture/Compare 6 interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 0, "size": 1, "name": "UG", "description": "Update generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 5, "size": 1, "name": "COMG", "description": "Capture/Compare control update generation"}, {"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 7, "size": 1, "name": "BG", "description": "Break generation"}, {"start": 8, "size": 1, "name": "B2G", "description": "Break 2 generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 15, "size": 1, "name": "OC2CE", "description": "Output Compare 2 clear enable"}, {"start": 12, "size": 3, "name": "OC2M", "description": "Output Compare 2 mode"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output Compare 2 preload enable"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output Compare 2 fast enable"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "Output Compare 1 clear enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}, {"start": 16, "size": 1, "name": "OC1M_3", "description": "Output Compare 1 mode bit 3"}, {"start": 24, "size": 1, "name": "OC2M_3", "description": "Output Compare 2 mode bit 3"}], "description": "capture/compare mode register (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "IC1PCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 15, "size": 1, "name": "OC4CE", "description": "Output compare 4 clear enable"}, {"start": 12, "size": 3, "name": "OC4M", "description": "Output compare 4 mode"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "Output compare 4 preload enable"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "Output compare 4 fast enable"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "Output compare 3 clear enable"}, {"start": 4, "size": 3, "name": "OC3M", "description": "Output compare 3 mode"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "Output compare 3 preload enable"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "Output compare 3 fast enable"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}, {"start": 16, "size": 1, "name": "OC3M_3", "description": "Output Compare 3 mode bit 3"}, {"start": 24, "size": 1, "name": "OC4M_3", "description": "Output Compare 4 mode bit 3"}], "description": "capture/compare mode register (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 2, "size": 1, "name": "CC1NE", "description": "Capture/Compare 1 complementary output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 6, "size": 1, "name": "CC2NE", "description": "Capture/Compare 2 complementary output enable"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 10, "size": 1, "name": "CC3NE", "description": "Capture/Compare 3 complementary output enable"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 15, "size": 1, "name": "CC4NP", "description": "Capture/Compare 4 output Polarity"}, {"start": 16, "size": 1, "name": "CC5E", "description": "Capture/Compare 5 output enable"}, {"start": 17, "size": 1, "name": "CC5P", "description": "Capture/Compare 5 output Polarity"}, {"start": 20, "size": 1, "name": "CC6E", "description": "Capture/Compare 6 output enable"}, {"start": 21, "size": 1, "name": "CC6P", "description": "Capture/Compare 6 output Polarity"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}, {"start": 31, "size": 1, "name": "UIFCPY", "description": "UIF copy"}], "description": "counter", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "RCR", "fields": [{"start": 0, "size": 16, "name": "REP", "description": "Repetition counter value"}], "description": "repetition counter register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2", "description": "Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 0, "size": 16, "name": "CCR3", "description": "Capture/Compare 3 value"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 0, "size": 16, "name": "CCR4", "description": "Capture/Compare 3 value"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "BDTR", "fields": [{"start": 0, "size": 8, "name": "DTG", "description": "Dead-time generator setup"}, {"start": 8, "size": 2, "name": "LOCK", "description": "Lock configuration"}, {"start": 10, "size": 1, "name": "OSSI", "description": "Off-state selection for Idle mode"}, {"start": 11, "size": 1, "name": "OSSR", "description": "Off-state selection for Run mode"}, {"start": 12, "size": 1, "name": "BKE", "description": "Break enable"}, {"start": 13, "size": 1, "name": "BKP", "description": "Break polarity"}, {"start": 14, "size": 1, "name": "AOE", "description": "Automatic output enable"}, {"start": 15, "size": 1, "name": "MOE", "description": "Main output enable"}, {"start": 16, "size": 4, "name": "BKF", "description": "Break filter"}, {"start": 20, "size": 4, "name": "BK2F", "description": "Break 2 filter"}, {"start": 24, "size": 1, "name": "BK2E", "description": "Break 2 enable"}, {"start": 25, "size": 1, "name": "BK2P", "description": "Break 2 polarity"}], "description": "break and dead-time register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "CCMR3_Output", "fields": [{"start": 2, "size": 1, "name": "OC5FE", "description": "Output compare 5 fast enable"}, {"start": 3, "size": 1, "name": "OC5PE", "description": "Output compare 5 preload enable"}, {"start": 4, "size": 3, "name": "OC5M", "description": "Output compare 5 mode"}, {"start": 7, "size": 1, "name": "OC5CE", "description": "Output compare 5 clear enable"}, {"start": 10, "size": 1, "name": "OC6FE", "description": "Output compare 6 fast enable"}, {"start": 11, "size": 1, "name": "OC6PE", "description": "Output compare 6 preload enable"}, {"start": 12, "size": 3, "name": "OC6M", "description": "Output compare 6 mode"}, {"start": 15, "size": 1, "name": "OC6CE", "description": "Output compare 6 clear enable"}, {"start": 16, "size": 1, "name": "OC5M_3", "description": "Outout Compare 5 mode bit 3"}, {"start": 24, "size": 1, "name": "OC6M_3", "description": "Outout Compare 6 mode bit 3"}], "description": "capture/compare mode register 3 (output mode)", "access": "read-write", "offset": 84, "size": 32}, {"reset": 0, "name": "CCR5", "fields": [{"start": 0, "size": 16, "name": "CCR5", "description": "Capture/Compare 5 value"}, {"start": 29, "size": 1, "name": "GC5C1", "description": "Group Channel 5 and Channel 1"}, {"start": 30, "size": 1, "name": "GC5C2", "description": "Group Channel 5 and Channel 2"}, {"start": 31, "size": 1, "name": "GC5C3", "description": "Group Channel 5 and Channel 3"}], "description": "capture/compare register 5", "access": "read-write", "offset": 88, "size": 32}, {"reset": 0, "name": "CCR6", "fields": [{"start": 0, "size": 16, "name": "CCR6", "description": "Capture/Compare 6 value"}], "description": "capture/compare register 6", "access": "read-write", "offset": 92, "size": 32}, {"reset": 0, "name": "OR", "fields": [{"start": 0, "size": 2, "name": "TIM8_ETR_ADC2_RMP", "description": "TIM8_ETR_ADC2 remapping capability"}, {"start": 2, "size": 2, "name": "TIM8_ETR_ADC3_RMP", "description": "TIM8_ETR_ADC3 remapping capability"}], "description": "option registers", "access": "read-write", "offset": 96, "size": 32}], "base": 1073820672, "description": "Advanced-timers"}, {"group": "ADC", "name": "ADC1", "interrupts": [{"name": "ADC1_2", "value": 18, "description": "ADC1 and ADC2 global interrupt"}], "registers": [{"reset": 0, "name": "ISR", "fields": [{"start": 10, "size": 1, "name": "JQOVF", "description": "JQOVF"}, {"start": 9, "size": 1, "name": "AWD3", "description": "AWD3"}, {"start": 8, "size": 1, "name": "AWD2", "description": "AWD2"}, {"start": 7, "size": 1, "name": "AWD1", "description": "AWD1"}, {"start": 6, "size": 1, "name": "JEOS", "description": "JEOS"}, {"start": 5, "size": 1, "name": "JEOC", "description": "JEOC"}, {"start": 4, "size": 1, "name": "OVR", "description": "OVR"}, {"start": 3, "size": 1, "name": "EOS", "description": "EOS"}, {"start": 2, "size": 1, "name": "EOC", "description": "EOC"}, {"start": 1, "size": 1, "name": "EOSMP", "description": "EOSMP"}, {"start": 0, "size": 1, "name": "ADRDY", "description": "ADRDY"}], "description": "interrupt and status register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "IER", "fields": [{"start": 10, "size": 1, "name": "JQOVFIE", "description": "JQOVFIE"}, {"start": 9, "size": 1, "name": "AWD3IE", "description": "AWD3IE"}, {"start": 8, "size": 1, "name": "AWD2IE", "description": "AWD2IE"}, {"start": 7, "size": 1, "name": "AWD1IE", "description": "AWD1IE"}, {"start": 6, "size": 1, "name": "JEOSIE", "description": "JEOSIE"}, {"start": 5, "size": 1, "name": "JEOCIE", "description": "JEOCIE"}, {"start": 4, "size": 1, "name": "OVRIE", "description": "OVRIE"}, {"start": 3, "size": 1, "name": "EOSIE", "description": "EOSIE"}, {"start": 2, "size": 1, "name": "EOCIE", "description": "EOCIE"}, {"start": 1, "size": 1, "name": "EOSMPIE", "description": "EOSMPIE"}, {"start": 0, "size": 1, "name": "ADRDYIE", "description": "ADRDYIE"}], "description": "interrupt enable register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR", "fields": [{"start": 31, "size": 1, "name": "ADCAL", "description": "ADCAL"}, {"start": 30, "size": 1, "name": "ADCALDIF", "description": "ADCALDIF"}, {"start": 29, "size": 1, "name": "DEEPPWD", "description": "DEEPPWD"}, {"start": 28, "size": 1, "name": "ADVREGEN", "description": "ADVREGEN"}, {"start": 5, "size": 1, "name": "JADSTP", "description": "JADSTP"}, {"start": 4, "size": 1, "name": "ADSTP", "description": "ADSTP"}, {"start": 3, "size": 1, "name": "JADSTART", "description": "JADSTART"}, {"start": 2, "size": 1, "name": "ADSTART", "description": "ADSTART"}, {"start": 1, "size": 1, "name": "ADDIS", "description": "ADDIS"}, {"start": 0, "size": 1, "name": "ADEN", "description": "ADEN"}], "description": "control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CFGR", "fields": [{"start": 26, "size": 5, "name": "AWDCH1CH", "description": "AWDCH1CH"}, {"start": 25, "size": 1, "name": "JAUTO", "description": "JAUTO"}, {"start": 24, "size": 1, "name": "JAWD1EN", "description": "JAWD1EN"}, {"start": 23, "size": 1, "name": "AWD1EN", "description": "AWD1EN"}, {"start": 22, "size": 1, "name": "AWD1SGL", "description": "AWD1SGL"}, {"start": 21, "size": 1, "name": "JQM", "description": "JQM"}, {"start": 20, "size": 1, "name": "JDISCEN", "description": "JDISCEN"}, {"start": 17, "size": 3, "name": "DISCNUM", "description": "DISCNUM"}, {"start": 16, "size": 1, "name": "DISCEN", "description": "DISCEN"}, {"start": 15, "size": 1, "name": "AUTOFF", "description": "AUTOFF"}, {"start": 14, "size": 1, "name": "AUTDLY", "description": "AUTDLY"}, {"start": 13, "size": 1, "name": "CONT", "description": "CONT"}, {"start": 12, "size": 1, "name": "OVRMOD", "description": "OVRMOD"}, {"start": 10, "size": 2, "name": "EXTEN", "description": "EXTEN"}, {"start": 6, "size": 4, "name": "EXTSEL", "description": "EXTSEL"}, {"start": 5, "size": 1, "name": "ALIGN", "description": "ALIGN"}, {"start": 3, "size": 2, "name": "RES", "description": "RES"}, {"start": 1, "size": 1, "name": "DMACFG", "description": "DMACFG"}, {"start": 0, "size": 1, "name": "DMAEN", "description": "DMAEN"}], "description": "configuration register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SMPR1", "fields": [{"start": 27, "size": 3, "name": "SMP9", "description": "SMP9"}, {"start": 24, "size": 3, "name": "SMP8", "description": "SMP8"}, {"start": 21, "size": 3, "name": "SMP7", "description": "SMP7"}, {"start": 18, "size": 3, "name": "SMP6", "description": "SMP6"}, {"start": 15, "size": 3, "name": "SMP5", "description": "SMP5"}, {"start": 12, "size": 3, "name": "SMP4", "description": "SMP4"}, {"start": 9, "size": 3, "name": "SMP3", "description": "SMP3"}, {"start": 6, "size": 3, "name": "SMP2", "description": "SMP2"}, {"start": 3, "size": 3, "name": "SMP1", "description": "SMP1"}], "description": "sample time register 1", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "SMPR2", "fields": [{"start": 24, "size": 3, "name": "SMP18", "description": "SMP18"}, {"start": 21, "size": 3, "name": "SMP17", "description": "SMP17"}, {"start": 18, "size": 3, "name": "SMP16", "description": "SMP16"}, {"start": 15, "size": 3, "name": "SMP15", "description": "SMP15"}, {"start": 12, "size": 3, "name": "SMP14", "description": "SMP14"}, {"start": 9, "size": 3, "name": "SMP13", "description": "SMP13"}, {"start": 6, "size": 3, "name": "SMP12", "description": "SMP12"}, {"start": 3, "size": 3, "name": "SMP11", "description": "SMP11"}, {"start": 0, "size": 3, "name": "SMP10", "description": "SMP10"}], "description": "sample time register 2", "access": "read-write", "offset": 24, "size": 32}, {"reset": 268369920, "name": "TR1", "fields": [{"start": 16, "size": 12, "name": "HT1", "description": "HT1"}, {"start": 0, "size": 12, "name": "LT1", "description": "LT1"}], "description": "watchdog threshold register 1", "access": "read-write", "offset": 32, "size": 32}, {"reset": 268369920, "name": "TR2", "fields": [{"start": 16, "size": 8, "name": "HT2", "description": "HT2"}, {"start": 0, "size": 8, "name": "LT2", "description": "LT2"}], "description": "watchdog threshold register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 268369920, "name": "TR3", "fields": [{"start": 16, "size": 8, "name": "HT3", "description": "HT3"}, {"start": 0, "size": 8, "name": "LT3", "description": "LT3"}], "description": "watchdog threshold register 3", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "SQR1", "fields": [{"start": 24, "size": 5, "name": "SQ4", "description": "SQ4"}, {"start": 18, "size": 5, "name": "SQ3", "description": "SQ3"}, {"start": 12, "size": 5, "name": "SQ2", "description": "SQ2"}, {"start": 6, "size": 5, "name": "SQ1", "description": "SQ1"}, {"start": 0, "size": 4, "name": "L3", "description": "L3"}], "description": "regular sequence register 1", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "SQR2", "fields": [{"start": 24, "size": 5, "name": "SQ9", "description": "SQ9"}, {"start": 18, "size": 5, "name": "SQ8", "description": "SQ8"}, {"start": 12, "size": 5, "name": "SQ7", "description": "SQ7"}, {"start": 6, "size": 5, "name": "SQ6", "description": "SQ6"}, {"start": 0, "size": 5, "name": "SQ5", "description": "SQ5"}], "description": "regular sequence register 2", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "SQR3", "fields": [{"start": 24, "size": 5, "name": "SQ14", "description": "SQ14"}, {"start": 18, "size": 5, "name": "SQ13", "description": "SQ13"}, {"start": 12, "size": 5, "name": "SQ12", "description": "SQ12"}, {"start": 6, "size": 5, "name": "SQ11", "description": "SQ11"}, {"start": 0, "size": 5, "name": "SQ10", "description": "SQ10"}], "description": "regular sequence register 3", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "SQR4", "fields": [{"start": 6, "size": 5, "name": "SQ16", "description": "SQ16"}, {"start": 0, "size": 5, "name": "SQ15", "description": "SQ15"}], "description": "regular sequence register 4", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "regularDATA", "description": "regularDATA"}], "description": "regular Data Register", "access": "read-only", "offset": 64, "size": 32}, {"reset": 0, "name": "JSQR", "fields": [{"start": 26, "size": 5, "name": "JSQ4", "description": "JSQ4"}, {"start": 20, "size": 5, "name": "JSQ3", "description": "JSQ3"}, {"start": 14, "size": 5, "name": "JSQ2", "description": "JSQ2"}, {"start": 8, "size": 5, "name": "JSQ1", "description": "JSQ1"}, {"start": 6, "size": 2, "name": "JEXTEN", "description": "JEXTEN"}, {"start": 2, "size": 4, "name": "JEXTSEL", "description": "JEXTSEL"}, {"start": 0, "size": 2, "name": "JL", "description": "JL"}], "description": "injected sequence register", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "OFR1", "fields": [{"start": 31, "size": 1, "name": "OFFSET1_EN", "description": "OFFSET1_EN"}, {"start": 26, "size": 5, "name": "OFFSET1_CH", "description": "OFFSET1_CH"}, {"start": 0, "size": 12, "name": "OFFSET1", "description": "OFFSET1"}], "description": "offset register 1", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "OFR2", "fields": [{"start": 31, "size": 1, "name": "OFFSET2_EN", "description": "OFFSET2_EN"}, {"start": 26, "size": 5, "name": "OFFSET2_CH", "description": "OFFSET2_CH"}, {"start": 0, "size": 12, "name": "OFFSET2", "description": "OFFSET2"}], "description": "offset register 2", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "OFR3", "fields": [{"start": 31, "size": 1, "name": "OFFSET3_EN", "description": "OFFSET3_EN"}, {"start": 26, "size": 5, "name": "OFFSET3_CH", "description": "OFFSET3_CH"}, {"start": 0, "size": 12, "name": "OFFSET3", "description": "OFFSET3"}], "description": "offset register 3", "access": "read-write", "offset": 104, "size": 32}, {"reset": 0, "name": "OFR4", "fields": [{"start": 31, "size": 1, "name": "OFFSET4_EN", "description": "OFFSET4_EN"}, {"start": 26, "size": 5, "name": "OFFSET4_CH", "description": "OFFSET4_CH"}, {"start": 0, "size": 12, "name": "OFFSET4", "description": "OFFSET4"}], "description": "offset register 4", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "JDR1", "fields": [{"start": 0, "size": 16, "name": "JDATA1", "description": "JDATA1"}], "description": "injected data register 1", "access": "read-only", "offset": 128, "size": 32}, {"reset": 0, "name": "JDR2", "fields": [{"start": 0, "size": 16, "name": "JDATA2", "description": "JDATA2"}], "description": "injected data register 2", "access": "read-only", "offset": 132, "size": 32}, {"reset": 0, "name": "JDR3", "fields": [{"start": 0, "size": 16, "name": "JDATA3", "description": "JDATA3"}], "description": "injected data register 3", "access": "read-only", "offset": 136, "size": 32}, {"reset": 0, "name": "JDR4", "fields": [{"start": 0, "size": 16, "name": "JDATA4", "description": "JDATA4"}], "description": "injected data register 4", "access": "read-only", "offset": 140, "size": 32}, {"reset": 0, "name": "AWD2CR", "fields": [{"start": 1, "size": 18, "name": "AWD2CH", "description": "AWD2CH"}], "description": "Analog Watchdog 2 Configuration Register", "access": "read-write", "offset": 160, "size": 32}, {"reset": 0, "name": "AWD3CR", "fields": [{"start": 1, "size": 18, "name": "AWD3CH", "description": "AWD3CH"}], "description": "Analog Watchdog 3 Configuration Register", "access": "read-write", "offset": 164, "size": 32}, {"reset": 0, "name": "DIFSEL", "fields": [{"start": 1, "size": 15, "name": "DIFSEL_1_15", "description": "Differential mode for channels 15 to 1"}, {"start": 16, "size": 3, "name": "DIFSEL_16_18", "description": "Differential mode for channels 18 to 16"}], "description": "Differential Mode Selection Register 2", "access": "", "offset": 176, "size": 32}, {"reset": 0, "name": "CALFACT", "fields": [{"start": 16, "size": 7, "name": "CALFACT_D", "description": "CALFACT_D"}, {"start": 0, "size": 7, "name": "CALFACT_S", "description": "CALFACT_S"}], "description": "Calibration Factors", "access": "read-write", "offset": 180, "size": 32}], "base": 1342177280, "description": "Analog-to-Digital Converter"}, {"group": "ADC", "name": "ADC2", "interrupts": [{"name": "ADC1_2", "value": 18, "description": "ADC1 and ADC2 global interrupt"}], "registers": [{"reset": 0, "name": "ISR", "fields": [{"start": 10, "size": 1, "name": "JQOVF", "description": "JQOVF"}, {"start": 9, "size": 1, "name": "AWD3", "description": "AWD3"}, {"start": 8, "size": 1, "name": "AWD2", "description": "AWD2"}, {"start": 7, "size": 1, "name": "AWD1", "description": "AWD1"}, {"start": 6, "size": 1, "name": "JEOS", "description": "JEOS"}, {"start": 5, "size": 1, "name": "JEOC", "description": "JEOC"}, {"start": 4, "size": 1, "name": "OVR", "description": "OVR"}, {"start": 3, "size": 1, "name": "EOS", "description": "EOS"}, {"start": 2, "size": 1, "name": "EOC", "description": "EOC"}, {"start": 1, "size": 1, "name": "EOSMP", "description": "EOSMP"}, {"start": 0, "size": 1, "name": "ADRDY", "description": "ADRDY"}], "description": "interrupt and status register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "IER", "fields": [{"start": 10, "size": 1, "name": "JQOVFIE", "description": "JQOVFIE"}, {"start": 9, "size": 1, "name": "AWD3IE", "description": "AWD3IE"}, {"start": 8, "size": 1, "name": "AWD2IE", "description": "AWD2IE"}, {"start": 7, "size": 1, "name": "AWD1IE", "description": "AWD1IE"}, {"start": 6, "size": 1, "name": "JEOSIE", "description": "JEOSIE"}, {"start": 5, "size": 1, "name": "JEOCIE", "description": "JEOCIE"}, {"start": 4, "size": 1, "name": "OVRIE", "description": "OVRIE"}, {"start": 3, "size": 1, "name": "EOSIE", "description": "EOSIE"}, {"start": 2, "size": 1, "name": "EOCIE", "description": "EOCIE"}, {"start": 1, "size": 1, "name": "EOSMPIE", "description": "EOSMPIE"}, {"start": 0, "size": 1, "name": "ADRDYIE", "description": "ADRDYIE"}], "description": "interrupt enable register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR", "fields": [{"start": 31, "size": 1, "name": "ADCAL", "description": "ADCAL"}, {"start": 30, "size": 1, "name": "ADCALDIF", "description": "ADCALDIF"}, {"start": 29, "size": 1, "name": "DEEPPWD", "description": "DEEPPWD"}, {"start": 28, "size": 1, "name": "ADVREGEN", "description": "ADVREGEN"}, {"start": 5, "size": 1, "name": "JADSTP", "description": "JADSTP"}, {"start": 4, "size": 1, "name": "ADSTP", "description": "ADSTP"}, {"start": 3, "size": 1, "name": "JADSTART", "description": "JADSTART"}, {"start": 2, "size": 1, "name": "ADSTART", "description": "ADSTART"}, {"start": 1, "size": 1, "name": "ADDIS", "description": "ADDIS"}, {"start": 0, "size": 1, "name": "ADEN", "description": "ADEN"}], "description": "control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CFGR", "fields": [{"start": 26, "size": 5, "name": "AWDCH1CH", "description": "AWDCH1CH"}, {"start": 25, "size": 1, "name": "JAUTO", "description": "JAUTO"}, {"start": 24, "size": 1, "name": "JAWD1EN", "description": "JAWD1EN"}, {"start": 23, "size": 1, "name": "AWD1EN", "description": "AWD1EN"}, {"start": 22, "size": 1, "name": "AWD1SGL", "description": "AWD1SGL"}, {"start": 21, "size": 1, "name": "JQM", "description": "JQM"}, {"start": 20, "size": 1, "name": "JDISCEN", "description": "JDISCEN"}, {"start": 17, "size": 3, "name": "DISCNUM", "description": "DISCNUM"}, {"start": 16, "size": 1, "name": "DISCEN", "description": "DISCEN"}, {"start": 15, "size": 1, "name": "AUTOFF", "description": "AUTOFF"}, {"start": 14, "size": 1, "name": "AUTDLY", "description": "AUTDLY"}, {"start": 13, "size": 1, "name": "CONT", "description": "CONT"}, {"start": 12, "size": 1, "name": "OVRMOD", "description": "OVRMOD"}, {"start": 10, "size": 2, "name": "EXTEN", "description": "EXTEN"}, {"start": 6, "size": 4, "name": "EXTSEL", "description": "EXTSEL"}, {"start": 5, "size": 1, "name": "ALIGN", "description": "ALIGN"}, {"start": 3, "size": 2, "name": "RES", "description": "RES"}, {"start": 1, "size": 1, "name": "DMACFG", "description": "DMACFG"}, {"start": 0, "size": 1, "name": "DMAEN", "description": "DMAEN"}], "description": "configuration register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SMPR1", "fields": [{"start": 27, "size": 3, "name": "SMP9", "description": "SMP9"}, {"start": 24, "size": 3, "name": "SMP8", "description": "SMP8"}, {"start": 21, "size": 3, "name": "SMP7", "description": "SMP7"}, {"start": 18, "size": 3, "name": "SMP6", "description": "SMP6"}, {"start": 15, "size": 3, "name": "SMP5", "description": "SMP5"}, {"start": 12, "size": 3, "name": "SMP4", "description": "SMP4"}, {"start": 9, "size": 3, "name": "SMP3", "description": "SMP3"}, {"start": 6, "size": 3, "name": "SMP2", "description": "SMP2"}, {"start": 3, "size": 3, "name": "SMP1", "description": "SMP1"}], "description": "sample time register 1", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "SMPR2", "fields": [{"start": 24, "size": 3, "name": "SMP18", "description": "SMP18"}, {"start": 21, "size": 3, "name": "SMP17", "description": "SMP17"}, {"start": 18, "size": 3, "name": "SMP16", "description": "SMP16"}, {"start": 15, "size": 3, "name": "SMP15", "description": "SMP15"}, {"start": 12, "size": 3, "name": "SMP14", "description": "SMP14"}, {"start": 9, "size": 3, "name": "SMP13", "description": "SMP13"}, {"start": 6, "size": 3, "name": "SMP12", "description": "SMP12"}, {"start": 3, "size": 3, "name": "SMP11", "description": "SMP11"}, {"start": 0, "size": 3, "name": "SMP10", "description": "SMP10"}], "description": "sample time register 2", "access": "read-write", "offset": 24, "size": 32}, {"reset": 268369920, "name": "TR1", "fields": [{"start": 16, "size": 12, "name": "HT1", "description": "HT1"}, {"start": 0, "size": 12, "name": "LT1", "description": "LT1"}], "description": "watchdog threshold register 1", "access": "read-write", "offset": 32, "size": 32}, {"reset": 268369920, "name": "TR2", "fields": [{"start": 16, "size": 8, "name": "HT2", "description": "HT2"}, {"start": 0, "size": 8, "name": "LT2", "description": "LT2"}], "description": "watchdog threshold register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 268369920, "name": "TR3", "fields": [{"start": 16, "size": 8, "name": "HT3", "description": "HT3"}, {"start": 0, "size": 8, "name": "LT3", "description": "LT3"}], "description": "watchdog threshold register 3", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "SQR1", "fields": [{"start": 24, "size": 5, "name": "SQ4", "description": "SQ4"}, {"start": 18, "size": 5, "name": "SQ3", "description": "SQ3"}, {"start": 12, "size": 5, "name": "SQ2", "description": "SQ2"}, {"start": 6, "size": 5, "name": "SQ1", "description": "SQ1"}, {"start": 0, "size": 4, "name": "L3", "description": "L3"}], "description": "regular sequence register 1", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "SQR2", "fields": [{"start": 24, "size": 5, "name": "SQ9", "description": "SQ9"}, {"start": 18, "size": 5, "name": "SQ8", "description": "SQ8"}, {"start": 12, "size": 5, "name": "SQ7", "description": "SQ7"}, {"start": 6, "size": 5, "name": "SQ6", "description": "SQ6"}, {"start": 0, "size": 5, "name": "SQ5", "description": "SQ5"}], "description": "regular sequence register 2", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "SQR3", "fields": [{"start": 24, "size": 5, "name": "SQ14", "description": "SQ14"}, {"start": 18, "size": 5, "name": "SQ13", "description": "SQ13"}, {"start": 12, "size": 5, "name": "SQ12", "description": "SQ12"}, {"start": 6, "size": 5, "name": "SQ11", "description": "SQ11"}, {"start": 0, "size": 5, "name": "SQ10", "description": "SQ10"}], "description": "regular sequence register 3", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "SQR4", "fields": [{"start": 6, "size": 5, "name": "SQ16", "description": "SQ16"}, {"start": 0, "size": 5, "name": "SQ15", "description": "SQ15"}], "description": "regular sequence register 4", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "regularDATA", "description": "regularDATA"}], "description": "regular Data Register", "access": "read-only", "offset": 64, "size": 32}, {"reset": 0, "name": "JSQR", "fields": [{"start": 26, "size": 5, "name": "JSQ4", "description": "JSQ4"}, {"start": 20, "size": 5, "name": "JSQ3", "description": "JSQ3"}, {"start": 14, "size": 5, "name": "JSQ2", "description": "JSQ2"}, {"start": 8, "size": 5, "name": "JSQ1", "description": "JSQ1"}, {"start": 6, "size": 2, "name": "JEXTEN", "description": "JEXTEN"}, {"start": 2, "size": 4, "name": "JEXTSEL", "description": "JEXTSEL"}, {"start": 0, "size": 2, "name": "JL", "description": "JL"}], "description": "injected sequence register", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "OFR1", "fields": [{"start": 31, "size": 1, "name": "OFFSET1_EN", "description": "OFFSET1_EN"}, {"start": 26, "size": 5, "name": "OFFSET1_CH", "description": "OFFSET1_CH"}, {"start": 0, "size": 12, "name": "OFFSET1", "description": "OFFSET1"}], "description": "offset register 1", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "OFR2", "fields": [{"start": 31, "size": 1, "name": "OFFSET2_EN", "description": "OFFSET2_EN"}, {"start": 26, "size": 5, "name": "OFFSET2_CH", "description": "OFFSET2_CH"}, {"start": 0, "size": 12, "name": "OFFSET2", "description": "OFFSET2"}], "description": "offset register 2", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "OFR3", "fields": [{"start": 31, "size": 1, "name": "OFFSET3_EN", "description": "OFFSET3_EN"}, {"start": 26, "size": 5, "name": "OFFSET3_CH", "description": "OFFSET3_CH"}, {"start": 0, "size": 12, "name": "OFFSET3", "description": "OFFSET3"}], "description": "offset register 3", "access": "read-write", "offset": 104, "size": 32}, {"reset": 0, "name": "OFR4", "fields": [{"start": 31, "size": 1, "name": "OFFSET4_EN", "description": "OFFSET4_EN"}, {"start": 26, "size": 5, "name": "OFFSET4_CH", "description": "OFFSET4_CH"}, {"start": 0, "size": 12, "name": "OFFSET4", "description": "OFFSET4"}], "description": "offset register 4", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "JDR1", "fields": [{"start": 0, "size": 16, "name": "JDATA1", "description": "JDATA1"}], "description": "injected data register 1", "access": "read-only", "offset": 128, "size": 32}, {"reset": 0, "name": "JDR2", "fields": [{"start": 0, "size": 16, "name": "JDATA2", "description": "JDATA2"}], "description": "injected data register 2", "access": "read-only", "offset": 132, "size": 32}, {"reset": 0, "name": "JDR3", "fields": [{"start": 0, "size": 16, "name": "JDATA3", "description": "JDATA3"}], "description": "injected data register 3", "access": "read-only", "offset": 136, "size": 32}, {"reset": 0, "name": "JDR4", "fields": [{"start": 0, "size": 16, "name": "JDATA4", "description": "JDATA4"}], "description": "injected data register 4", "access": "read-only", "offset": 140, "size": 32}, {"reset": 0, "name": "AWD2CR", "fields": [{"start": 1, "size": 18, "name": "AWD2CH", "description": "AWD2CH"}], "description": "Analog Watchdog 2 Configuration Register", "access": "read-write", "offset": 160, "size": 32}, {"reset": 0, "name": "AWD3CR", "fields": [{"start": 1, "size": 18, "name": "AWD3CH", "description": "AWD3CH"}], "description": "Analog Watchdog 3 Configuration Register", "access": "read-write", "offset": 164, "size": 32}, {"reset": 0, "name": "DIFSEL", "fields": [{"start": 1, "size": 15, "name": "DIFSEL_1_15", "description": "Differential mode for channels 15 to 1"}, {"start": 16, "size": 3, "name": "DIFSEL_16_18", "description": "Differential mode for channels 18 to 16"}], "description": "Differential Mode Selection Register 2", "access": "", "offset": 176, "size": 32}, {"reset": 0, "name": "CALFACT", "fields": [{"start": 16, "size": 7, "name": "CALFACT_D", "description": "CALFACT_D"}, {"start": 0, "size": 7, "name": "CALFACT_S", "description": "CALFACT_S"}], "description": "Calibration Factors", "access": "read-write", "offset": 180, "size": 32}], "base": 1342177536, "description": "Analog-to-Digital Converter"}, {"group": "ADC", "name": "ADC3", "interrupts": [{"name": "ADC3", "value": 47, "description": "ADC3 global interrupt"}], "registers": [{"reset": 0, "name": "ISR", "fields": [{"start": 10, "size": 1, "name": "JQOVF", "description": "JQOVF"}, {"start": 9, "size": 1, "name": "AWD3", "description": "AWD3"}, {"start": 8, "size": 1, "name": "AWD2", "description": "AWD2"}, {"start": 7, "size": 1, "name": "AWD1", "description": "AWD1"}, {"start": 6, "size": 1, "name": "JEOS", "description": "JEOS"}, {"start": 5, "size": 1, "name": "JEOC", "description": "JEOC"}, {"start": 4, "size": 1, "name": "OVR", "description": "OVR"}, {"start": 3, "size": 1, "name": "EOS", "description": "EOS"}, {"start": 2, "size": 1, "name": "EOC", "description": "EOC"}, {"start": 1, "size": 1, "name": "EOSMP", "description": "EOSMP"}, {"start": 0, "size": 1, "name": "ADRDY", "description": "ADRDY"}], "description": "interrupt and status register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "IER", "fields": [{"start": 10, "size": 1, "name": "JQOVFIE", "description": "JQOVFIE"}, {"start": 9, "size": 1, "name": "AWD3IE", "description": "AWD3IE"}, {"start": 8, "size": 1, "name": "AWD2IE", "description": "AWD2IE"}, {"start": 7, "size": 1, "name": "AWD1IE", "description": "AWD1IE"}, {"start": 6, "size": 1, "name": "JEOSIE", "description": "JEOSIE"}, {"start": 5, "size": 1, "name": "JEOCIE", "description": "JEOCIE"}, {"start": 4, "size": 1, "name": "OVRIE", "description": "OVRIE"}, {"start": 3, "size": 1, "name": "EOSIE", "description": "EOSIE"}, {"start": 2, "size": 1, "name": "EOCIE", "description": "EOCIE"}, {"start": 1, "size": 1, "name": "EOSMPIE", "description": "EOSMPIE"}, {"start": 0, "size": 1, "name": "ADRDYIE", "description": "ADRDYIE"}], "description": "interrupt enable register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR", "fields": [{"start": 31, "size": 1, "name": "ADCAL", "description": "ADCAL"}, {"start": 30, "size": 1, "name": "ADCALDIF", "description": "ADCALDIF"}, {"start": 29, "size": 1, "name": "DEEPPWD", "description": "DEEPPWD"}, {"start": 28, "size": 1, "name": "ADVREGEN", "description": "ADVREGEN"}, {"start": 5, "size": 1, "name": "JADSTP", "description": "JADSTP"}, {"start": 4, "size": 1, "name": "ADSTP", "description": "ADSTP"}, {"start": 3, "size": 1, "name": "JADSTART", "description": "JADSTART"}, {"start": 2, "size": 1, "name": "ADSTART", "description": "ADSTART"}, {"start": 1, "size": 1, "name": "ADDIS", "description": "ADDIS"}, {"start": 0, "size": 1, "name": "ADEN", "description": "ADEN"}], "description": "control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CFGR", "fields": [{"start": 26, "size": 5, "name": "AWDCH1CH", "description": "AWDCH1CH"}, {"start": 25, "size": 1, "name": "JAUTO", "description": "JAUTO"}, {"start": 24, "size": 1, "name": "JAWD1EN", "description": "JAWD1EN"}, {"start": 23, "size": 1, "name": "AWD1EN", "description": "AWD1EN"}, {"start": 22, "size": 1, "name": "AWD1SGL", "description": "AWD1SGL"}, {"start": 21, "size": 1, "name": "JQM", "description": "JQM"}, {"start": 20, "size": 1, "name": "JDISCEN", "description": "JDISCEN"}, {"start": 17, "size": 3, "name": "DISCNUM", "description": "DISCNUM"}, {"start": 16, "size": 1, "name": "DISCEN", "description": "DISCEN"}, {"start": 15, "size": 1, "name": "AUTOFF", "description": "AUTOFF"}, {"start": 14, "size": 1, "name": "AUTDLY", "description": "AUTDLY"}, {"start": 13, "size": 1, "name": "CONT", "description": "CONT"}, {"start": 12, "size": 1, "name": "OVRMOD", "description": "OVRMOD"}, {"start": 10, "size": 2, "name": "EXTEN", "description": "EXTEN"}, {"start": 6, "size": 4, "name": "EXTSEL", "description": "EXTSEL"}, {"start": 5, "size": 1, "name": "ALIGN", "description": "ALIGN"}, {"start": 3, "size": 2, "name": "RES", "description": "RES"}, {"start": 1, "size": 1, "name": "DMACFG", "description": "DMACFG"}, {"start": 0, "size": 1, "name": "DMAEN", "description": "DMAEN"}], "description": "configuration register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SMPR1", "fields": [{"start": 27, "size": 3, "name": "SMP9", "description": "SMP9"}, {"start": 24, "size": 3, "name": "SMP8", "description": "SMP8"}, {"start": 21, "size": 3, "name": "SMP7", "description": "SMP7"}, {"start": 18, "size": 3, "name": "SMP6", "description": "SMP6"}, {"start": 15, "size": 3, "name": "SMP5", "description": "SMP5"}, {"start": 12, "size": 3, "name": "SMP4", "description": "SMP4"}, {"start": 9, "size": 3, "name": "SMP3", "description": "SMP3"}, {"start": 6, "size": 3, "name": "SMP2", "description": "SMP2"}, {"start": 3, "size": 3, "name": "SMP1", "description": "SMP1"}], "description": "sample time register 1", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "SMPR2", "fields": [{"start": 24, "size": 3, "name": "SMP18", "description": "SMP18"}, {"start": 21, "size": 3, "name": "SMP17", "description": "SMP17"}, {"start": 18, "size": 3, "name": "SMP16", "description": "SMP16"}, {"start": 15, "size": 3, "name": "SMP15", "description": "SMP15"}, {"start": 12, "size": 3, "name": "SMP14", "description": "SMP14"}, {"start": 9, "size": 3, "name": "SMP13", "description": "SMP13"}, {"start": 6, "size": 3, "name": "SMP12", "description": "SMP12"}, {"start": 3, "size": 3, "name": "SMP11", "description": "SMP11"}, {"start": 0, "size": 3, "name": "SMP10", "description": "SMP10"}], "description": "sample time register 2", "access": "read-write", "offset": 24, "size": 32}, {"reset": 268369920, "name": "TR1", "fields": [{"start": 16, "size": 12, "name": "HT1", "description": "HT1"}, {"start": 0, "size": 12, "name": "LT1", "description": "LT1"}], "description": "watchdog threshold register 1", "access": "read-write", "offset": 32, "size": 32}, {"reset": 268369920, "name": "TR2", "fields": [{"start": 16, "size": 8, "name": "HT2", "description": "HT2"}, {"start": 0, "size": 8, "name": "LT2", "description": "LT2"}], "description": "watchdog threshold register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 268369920, "name": "TR3", "fields": [{"start": 16, "size": 8, "name": "HT3", "description": "HT3"}, {"start": 0, "size": 8, "name": "LT3", "description": "LT3"}], "description": "watchdog threshold register 3", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "SQR1", "fields": [{"start": 24, "size": 5, "name": "SQ4", "description": "SQ4"}, {"start": 18, "size": 5, "name": "SQ3", "description": "SQ3"}, {"start": 12, "size": 5, "name": "SQ2", "description": "SQ2"}, {"start": 6, "size": 5, "name": "SQ1", "description": "SQ1"}, {"start": 0, "size": 4, "name": "L3", "description": "L3"}], "description": "regular sequence register 1", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "SQR2", "fields": [{"start": 24, "size": 5, "name": "SQ9", "description": "SQ9"}, {"start": 18, "size": 5, "name": "SQ8", "description": "SQ8"}, {"start": 12, "size": 5, "name": "SQ7", "description": "SQ7"}, {"start": 6, "size": 5, "name": "SQ6", "description": "SQ6"}, {"start": 0, "size": 5, "name": "SQ5", "description": "SQ5"}], "description": "regular sequence register 2", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "SQR3", "fields": [{"start": 24, "size": 5, "name": "SQ14", "description": "SQ14"}, {"start": 18, "size": 5, "name": "SQ13", "description": "SQ13"}, {"start": 12, "size": 5, "name": "SQ12", "description": "SQ12"}, {"start": 6, "size": 5, "name": "SQ11", "description": "SQ11"}, {"start": 0, "size": 5, "name": "SQ10", "description": "SQ10"}], "description": "regular sequence register 3", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "SQR4", "fields": [{"start": 6, "size": 5, "name": "SQ16", "description": "SQ16"}, {"start": 0, "size": 5, "name": "SQ15", "description": "SQ15"}], "description": "regular sequence register 4", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "regularDATA", "description": "regularDATA"}], "description": "regular Data Register", "access": "read-only", "offset": 64, "size": 32}, {"reset": 0, "name": "JSQR", "fields": [{"start": 26, "size": 5, "name": "JSQ4", "description": "JSQ4"}, {"start": 20, "size": 5, "name": "JSQ3", "description": "JSQ3"}, {"start": 14, "size": 5, "name": "JSQ2", "description": "JSQ2"}, {"start": 8, "size": 5, "name": "JSQ1", "description": "JSQ1"}, {"start": 6, "size": 2, "name": "JEXTEN", "description": "JEXTEN"}, {"start": 2, "size": 4, "name": "JEXTSEL", "description": "JEXTSEL"}, {"start": 0, "size": 2, "name": "JL", "description": "JL"}], "description": "injected sequence register", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "OFR1", "fields": [{"start": 31, "size": 1, "name": "OFFSET1_EN", "description": "OFFSET1_EN"}, {"start": 26, "size": 5, "name": "OFFSET1_CH", "description": "OFFSET1_CH"}, {"start": 0, "size": 12, "name": "OFFSET1", "description": "OFFSET1"}], "description": "offset register 1", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "OFR2", "fields": [{"start": 31, "size": 1, "name": "OFFSET2_EN", "description": "OFFSET2_EN"}, {"start": 26, "size": 5, "name": "OFFSET2_CH", "description": "OFFSET2_CH"}, {"start": 0, "size": 12, "name": "OFFSET2", "description": "OFFSET2"}], "description": "offset register 2", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "OFR3", "fields": [{"start": 31, "size": 1, "name": "OFFSET3_EN", "description": "OFFSET3_EN"}, {"start": 26, "size": 5, "name": "OFFSET3_CH", "description": "OFFSET3_CH"}, {"start": 0, "size": 12, "name": "OFFSET3", "description": "OFFSET3"}], "description": "offset register 3", "access": "read-write", "offset": 104, "size": 32}, {"reset": 0, "name": "OFR4", "fields": [{"start": 31, "size": 1, "name": "OFFSET4_EN", "description": "OFFSET4_EN"}, {"start": 26, "size": 5, "name": "OFFSET4_CH", "description": "OFFSET4_CH"}, {"start": 0, "size": 12, "name": "OFFSET4", "description": "OFFSET4"}], "description": "offset register 4", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "JDR1", "fields": [{"start": 0, "size": 16, "name": "JDATA1", "description": "JDATA1"}], "description": "injected data register 1", "access": "read-only", "offset": 128, "size": 32}, {"reset": 0, "name": "JDR2", "fields": [{"start": 0, "size": 16, "name": "JDATA2", "description": "JDATA2"}], "description": "injected data register 2", "access": "read-only", "offset": 132, "size": 32}, {"reset": 0, "name": "JDR3", "fields": [{"start": 0, "size": 16, "name": "JDATA3", "description": "JDATA3"}], "description": "injected data register 3", "access": "read-only", "offset": 136, "size": 32}, {"reset": 0, "name": "JDR4", "fields": [{"start": 0, "size": 16, "name": "JDATA4", "description": "JDATA4"}], "description": "injected data register 4", "access": "read-only", "offset": 140, "size": 32}, {"reset": 0, "name": "AWD2CR", "fields": [{"start": 1, "size": 18, "name": "AWD2CH", "description": "AWD2CH"}], "description": "Analog Watchdog 2 Configuration Register", "access": "read-write", "offset": 160, "size": 32}, {"reset": 0, "name": "AWD3CR", "fields": [{"start": 1, "size": 18, "name": "AWD3CH", "description": "AWD3CH"}], "description": "Analog Watchdog 3 Configuration Register", "access": "read-write", "offset": 164, "size": 32}, {"reset": 0, "name": "DIFSEL", "fields": [{"start": 1, "size": 15, "name": "DIFSEL_1_15", "description": "Differential mode for channels 15 to 1"}, {"start": 16, "size": 3, "name": "DIFSEL_16_18", "description": "Differential mode for channels 18 to 16"}], "description": "Differential Mode Selection Register 2", "access": "", "offset": 176, "size": 32}, {"reset": 0, "name": "CALFACT", "fields": [{"start": 16, "size": 7, "name": "CALFACT_D", "description": "CALFACT_D"}, {"start": 0, "size": 7, "name": "CALFACT_S", "description": "CALFACT_S"}], "description": "Calibration Factors", "access": "read-write", "offset": 180, "size": 32}], "base": 1342178304, "description": "Analog-to-Digital Converter"}, {"group": "ADC", "name": "ADC4", "interrupts": [{"name": "ADC4", "value": 61, "description": "ADC4 global interrupt"}], "registers": [{"reset": 0, "name": "ISR", "fields": [{"start": 10, "size": 1, "name": "JQOVF", "description": "JQOVF"}, {"start": 9, "size": 1, "name": "AWD3", "description": "AWD3"}, {"start": 8, "size": 1, "name": "AWD2", "description": "AWD2"}, {"start": 7, "size": 1, "name": "AWD1", "description": "AWD1"}, {"start": 6, "size": 1, "name": "JEOS", "description": "JEOS"}, {"start": 5, "size": 1, "name": "JEOC", "description": "JEOC"}, {"start": 4, "size": 1, "name": "OVR", "description": "OVR"}, {"start": 3, "size": 1, "name": "EOS", "description": "EOS"}, {"start": 2, "size": 1, "name": "EOC", "description": "EOC"}, {"start": 1, "size": 1, "name": "EOSMP", "description": "EOSMP"}, {"start": 0, "size": 1, "name": "ADRDY", "description": "ADRDY"}], "description": "interrupt and status register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "IER", "fields": [{"start": 10, "size": 1, "name": "JQOVFIE", "description": "JQOVFIE"}, {"start": 9, "size": 1, "name": "AWD3IE", "description": "AWD3IE"}, {"start": 8, "size": 1, "name": "AWD2IE", "description": "AWD2IE"}, {"start": 7, "size": 1, "name": "AWD1IE", "description": "AWD1IE"}, {"start": 6, "size": 1, "name": "JEOSIE", "description": "JEOSIE"}, {"start": 5, "size": 1, "name": "JEOCIE", "description": "JEOCIE"}, {"start": 4, "size": 1, "name": "OVRIE", "description": "OVRIE"}, {"start": 3, "size": 1, "name": "EOSIE", "description": "EOSIE"}, {"start": 2, "size": 1, "name": "EOCIE", "description": "EOCIE"}, {"start": 1, "size": 1, "name": "EOSMPIE", "description": "EOSMPIE"}, {"start": 0, "size": 1, "name": "ADRDYIE", "description": "ADRDYIE"}], "description": "interrupt enable register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR", "fields": [{"start": 31, "size": 1, "name": "ADCAL", "description": "ADCAL"}, {"start": 30, "size": 1, "name": "ADCALDIF", "description": "ADCALDIF"}, {"start": 29, "size": 1, "name": "DEEPPWD", "description": "DEEPPWD"}, {"start": 28, "size": 1, "name": "ADVREGEN", "description": "ADVREGEN"}, {"start": 5, "size": 1, "name": "JADSTP", "description": "JADSTP"}, {"start": 4, "size": 1, "name": "ADSTP", "description": "ADSTP"}, {"start": 3, "size": 1, "name": "JADSTART", "description": "JADSTART"}, {"start": 2, "size": 1, "name": "ADSTART", "description": "ADSTART"}, {"start": 1, "size": 1, "name": "ADDIS", "description": "ADDIS"}, {"start": 0, "size": 1, "name": "ADEN", "description": "ADEN"}], "description": "control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CFGR", "fields": [{"start": 26, "size": 5, "name": "AWDCH1CH", "description": "AWDCH1CH"}, {"start": 25, "size": 1, "name": "JAUTO", "description": "JAUTO"}, {"start": 24, "size": 1, "name": "JAWD1EN", "description": "JAWD1EN"}, {"start": 23, "size": 1, "name": "AWD1EN", "description": "AWD1EN"}, {"start": 22, "size": 1, "name": "AWD1SGL", "description": "AWD1SGL"}, {"start": 21, "size": 1, "name": "JQM", "description": "JQM"}, {"start": 20, "size": 1, "name": "JDISCEN", "description": "JDISCEN"}, {"start": 17, "size": 3, "name": "DISCNUM", "description": "DISCNUM"}, {"start": 16, "size": 1, "name": "DISCEN", "description": "DISCEN"}, {"start": 15, "size": 1, "name": "AUTOFF", "description": "AUTOFF"}, {"start": 14, "size": 1, "name": "AUTDLY", "description": "AUTDLY"}, {"start": 13, "size": 1, "name": "CONT", "description": "CONT"}, {"start": 12, "size": 1, "name": "OVRMOD", "description": "OVRMOD"}, {"start": 10, "size": 2, "name": "EXTEN", "description": "EXTEN"}, {"start": 6, "size": 4, "name": "EXTSEL", "description": "EXTSEL"}, {"start": 5, "size": 1, "name": "ALIGN", "description": "ALIGN"}, {"start": 3, "size": 2, "name": "RES", "description": "RES"}, {"start": 1, "size": 1, "name": "DMACFG", "description": "DMACFG"}, {"start": 0, "size": 1, "name": "DMAEN", "description": "DMAEN"}], "description": "configuration register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SMPR1", "fields": [{"start": 27, "size": 3, "name": "SMP9", "description": "SMP9"}, {"start": 24, "size": 3, "name": "SMP8", "description": "SMP8"}, {"start": 21, "size": 3, "name": "SMP7", "description": "SMP7"}, {"start": 18, "size": 3, "name": "SMP6", "description": "SMP6"}, {"start": 15, "size": 3, "name": "SMP5", "description": "SMP5"}, {"start": 12, "size": 3, "name": "SMP4", "description": "SMP4"}, {"start": 9, "size": 3, "name": "SMP3", "description": "SMP3"}, {"start": 6, "size": 3, "name": "SMP2", "description": "SMP2"}, {"start": 3, "size": 3, "name": "SMP1", "description": "SMP1"}], "description": "sample time register 1", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "SMPR2", "fields": [{"start": 24, "size": 3, "name": "SMP18", "description": "SMP18"}, {"start": 21, "size": 3, "name": "SMP17", "description": "SMP17"}, {"start": 18, "size": 3, "name": "SMP16", "description": "SMP16"}, {"start": 15, "size": 3, "name": "SMP15", "description": "SMP15"}, {"start": 12, "size": 3, "name": "SMP14", "description": "SMP14"}, {"start": 9, "size": 3, "name": "SMP13", "description": "SMP13"}, {"start": 6, "size": 3, "name": "SMP12", "description": "SMP12"}, {"start": 3, "size": 3, "name": "SMP11", "description": "SMP11"}, {"start": 0, "size": 3, "name": "SMP10", "description": "SMP10"}], "description": "sample time register 2", "access": "read-write", "offset": 24, "size": 32}, {"reset": 268369920, "name": "TR1", "fields": [{"start": 16, "size": 12, "name": "HT1", "description": "HT1"}, {"start": 0, "size": 12, "name": "LT1", "description": "LT1"}], "description": "watchdog threshold register 1", "access": "read-write", "offset": 32, "size": 32}, {"reset": 268369920, "name": "TR2", "fields": [{"start": 16, "size": 8, "name": "HT2", "description": "HT2"}, {"start": 0, "size": 8, "name": "LT2", "description": "LT2"}], "description": "watchdog threshold register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 268369920, "name": "TR3", "fields": [{"start": 16, "size": 8, "name": "HT3", "description": "HT3"}, {"start": 0, "size": 8, "name": "LT3", "description": "LT3"}], "description": "watchdog threshold register 3", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "SQR1", "fields": [{"start": 24, "size": 5, "name": "SQ4", "description": "SQ4"}, {"start": 18, "size": 5, "name": "SQ3", "description": "SQ3"}, {"start": 12, "size": 5, "name": "SQ2", "description": "SQ2"}, {"start": 6, "size": 5, "name": "SQ1", "description": "SQ1"}, {"start": 0, "size": 4, "name": "L3", "description": "L3"}], "description": "regular sequence register 1", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "SQR2", "fields": [{"start": 24, "size": 5, "name": "SQ9", "description": "SQ9"}, {"start": 18, "size": 5, "name": "SQ8", "description": "SQ8"}, {"start": 12, "size": 5, "name": "SQ7", "description": "SQ7"}, {"start": 6, "size": 5, "name": "SQ6", "description": "SQ6"}, {"start": 0, "size": 5, "name": "SQ5", "description": "SQ5"}], "description": "regular sequence register 2", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "SQR3", "fields": [{"start": 24, "size": 5, "name": "SQ14", "description": "SQ14"}, {"start": 18, "size": 5, "name": "SQ13", "description": "SQ13"}, {"start": 12, "size": 5, "name": "SQ12", "description": "SQ12"}, {"start": 6, "size": 5, "name": "SQ11", "description": "SQ11"}, {"start": 0, "size": 5, "name": "SQ10", "description": "SQ10"}], "description": "regular sequence register 3", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "SQR4", "fields": [{"start": 6, "size": 5, "name": "SQ16", "description": "SQ16"}, {"start": 0, "size": 5, "name": "SQ15", "description": "SQ15"}], "description": "regular sequence register 4", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "regularDATA", "description": "regularDATA"}], "description": "regular Data Register", "access": "read-only", "offset": 64, "size": 32}, {"reset": 0, "name": "JSQR", "fields": [{"start": 26, "size": 5, "name": "JSQ4", "description": "JSQ4"}, {"start": 20, "size": 5, "name": "JSQ3", "description": "JSQ3"}, {"start": 14, "size": 5, "name": "JSQ2", "description": "JSQ2"}, {"start": 8, "size": 5, "name": "JSQ1", "description": "JSQ1"}, {"start": 6, "size": 2, "name": "JEXTEN", "description": "JEXTEN"}, {"start": 2, "size": 4, "name": "JEXTSEL", "description": "JEXTSEL"}, {"start": 0, "size": 2, "name": "JL", "description": "JL"}], "description": "injected sequence register", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "OFR1", "fields": [{"start": 31, "size": 1, "name": "OFFSET1_EN", "description": "OFFSET1_EN"}, {"start": 26, "size": 5, "name": "OFFSET1_CH", "description": "OFFSET1_CH"}, {"start": 0, "size": 12, "name": "OFFSET1", "description": "OFFSET1"}], "description": "offset register 1", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "OFR2", "fields": [{"start": 31, "size": 1, "name": "OFFSET2_EN", "description": "OFFSET2_EN"}, {"start": 26, "size": 5, "name": "OFFSET2_CH", "description": "OFFSET2_CH"}, {"start": 0, "size": 12, "name": "OFFSET2", "description": "OFFSET2"}], "description": "offset register 2", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "OFR3", "fields": [{"start": 31, "size": 1, "name": "OFFSET3_EN", "description": "OFFSET3_EN"}, {"start": 26, "size": 5, "name": "OFFSET3_CH", "description": "OFFSET3_CH"}, {"start": 0, "size": 12, "name": "OFFSET3", "description": "OFFSET3"}], "description": "offset register 3", "access": "read-write", "offset": 104, "size": 32}, {"reset": 0, "name": "OFR4", "fields": [{"start": 31, "size": 1, "name": "OFFSET4_EN", "description": "OFFSET4_EN"}, {"start": 26, "size": 5, "name": "OFFSET4_CH", "description": "OFFSET4_CH"}, {"start": 0, "size": 12, "name": "OFFSET4", "description": "OFFSET4"}], "description": "offset register 4", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "JDR1", "fields": [{"start": 0, "size": 16, "name": "JDATA1", "description": "JDATA1"}], "description": "injected data register 1", "access": "read-only", "offset": 128, "size": 32}, {"reset": 0, "name": "JDR2", "fields": [{"start": 0, "size": 16, "name": "JDATA2", "description": "JDATA2"}], "description": "injected data register 2", "access": "read-only", "offset": 132, "size": 32}, {"reset": 0, "name": "JDR3", "fields": [{"start": 0, "size": 16, "name": "JDATA3", "description": "JDATA3"}], "description": "injected data register 3", "access": "read-only", "offset": 136, "size": 32}, {"reset": 0, "name": "JDR4", "fields": [{"start": 0, "size": 16, "name": "JDATA4", "description": "JDATA4"}], "description": "injected data register 4", "access": "read-only", "offset": 140, "size": 32}, {"reset": 0, "name": "AWD2CR", "fields": [{"start": 1, "size": 18, "name": "AWD2CH", "description": "AWD2CH"}], "description": "Analog Watchdog 2 Configuration Register", "access": "read-write", "offset": 160, "size": 32}, {"reset": 0, "name": "AWD3CR", "fields": [{"start": 1, "size": 18, "name": "AWD3CH", "description": "AWD3CH"}], "description": "Analog Watchdog 3 Configuration Register", "access": "read-write", "offset": 164, "size": 32}, {"reset": 0, "name": "DIFSEL", "fields": [{"start": 1, "size": 15, "name": "DIFSEL_1_15", "description": "Differential mode for channels 15 to 1"}, {"start": 16, "size": 3, "name": "DIFSEL_16_18", "description": "Differential mode for channels 18 to 16"}], "description": "Differential Mode Selection Register 2", "access": "", "offset": 176, "size": 32}, {"reset": 0, "name": "CALFACT", "fields": [{"start": 16, "size": 7, "name": "CALFACT_D", "description": "CALFACT_D"}, {"start": 0, "size": 7, "name": "CALFACT_S", "description": "CALFACT_S"}], "description": "Calibration Factors", "access": "read-write", "offset": 180, "size": 32}], "base": 1342178560, "description": "Analog-to-Digital Converter"}, {"group": "ADC", "name": "ADC1_2", "interrupts": [], "registers": [{"reset": 0, "name": "CSR", "fields": [{"start": 0, "size": 1, "name": "ADDRDY_MST", "description": "ADDRDY_MST"}, {"start": 1, "size": 1, "name": "EOSMP_MST", "description": "EOSMP_MST"}, {"start": 2, "size": 1, "name": "EOC_MST", "description": "EOC_MST"}, {"start": 3, "size": 1, "name": "EOS_MST", "description": "EOS_MST"}, {"start": 4, "size": 1, "name": "OVR_MST", "description": "OVR_MST"}, {"start": 5, "size": 1, "name": "JEOC_MST", "description": "JEOC_MST"}, {"start": 6, "size": 1, "name": "JEOS_MST", "description": "JEOS_MST"}, {"start": 7, "size": 1, "name": "AWD1_MST", "description": "AWD1_MST"}, {"start": 8, "size": 1, "name": "AWD2_MST", "description": "AWD2_MST"}, {"start": 9, "size": 1, "name": "AWD3_MST", "description": "AWD3_MST"}, {"start": 10, "size": 1, "name": "JQOVF_MST", "description": "JQOVF_MST"}, {"start": 16, "size": 1, "name": "ADRDY_SLV", "description": "ADRDY_SLV"}, {"start": 17, "size": 1, "name": "EOSMP_SLV", "description": "EOSMP_SLV"}, {"start": 18, "size": 1, "name": "EOC_SLV", "description": "End of regular conversion of the slave ADC"}, {"start": 19, "size": 1, "name": "EOS_SLV", "description": "End of regular sequence flag of the slave ADC"}, {"start": 20, "size": 1, "name": "OVR_SLV", "description": "Overrun flag of the slave ADC"}, {"start": 21, "size": 1, "name": "JEOC_SLV", "description": "End of injected conversion flag of the slave ADC"}, {"start": 22, "size": 1, "name": "JEOS_SLV", "description": "End of injected sequence flag of the slave ADC"}, {"start": 23, "size": 1, "name": "AWD1_SLV", "description": "Analog watchdog 1 flag of the slave ADC"}, {"start": 24, "size": 1, "name": "AWD2_SLV", "description": "Analog watchdog 2 flag of the slave ADC"}, {"start": 25, "size": 1, "name": "AWD3_SLV", "description": "Analog watchdog 3 flag of the slave ADC"}, {"start": 26, "size": 1, "name": "JQOVF_SLV", "description": "Injected Context Queue Overflow flag of the slave ADC"}], "description": "ADC Common status register", "access": "read-only", "offset": 0, "size": 32}, {"reset": 0, "name": "CCR", "fields": [{"start": 0, "size": 5, "name": "MULT", "description": "Multi ADC mode selection"}, {"start": 8, "size": 4, "name": "DELAY", "description": "Delay between 2 sampling phases"}, {"start": 13, "size": 1, "name": "DMACFG", "description": "DMA configuration (for multi-ADC mode)"}, {"start": 14, "size": 2, "name": "MDMA", "description": "Direct memory access mode for multi ADC mode"}, {"start": 16, "size": 2, "name": "CKMODE", "description": "ADC clock mode"}, {"start": 22, "size": 1, "name": "VREFEN", "description": "VREFINT enable"}, {"start": 23, "size": 1, "name": "TSEN", "description": "Temperature sensor enable"}, {"start": 24, "size": 1, "name": "VBATEN", "description": "VBAT enable"}], "description": "ADC common control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CDR", "fields": [{"start": 16, "size": 16, "name": "RDATA_SLV", "description": "Regular data of the slave ADC"}, {"start": 0, "size": 16, "name": "RDATA_MST", "description": "Regular data of the master ADC"}], "description": "ADC common regular data register for dual and triple modes", "access": "read-only", "offset": 12, "size": 32}], "base": 1342178048, "description": "Analog-to-Digital Converter"}, {"group": "ADC", "name": "ADC3_4", "interrupts": [], "registers": [{"reset": 0, "name": "CSR", "fields": [{"start": 0, "size": 1, "name": "ADDRDY_MST", "description": "ADDRDY_MST"}, {"start": 1, "size": 1, "name": "EOSMP_MST", "description": "EOSMP_MST"}, {"start": 2, "size": 1, "name": "EOC_MST", "description": "EOC_MST"}, {"start": 3, "size": 1, "name": "EOS_MST", "description": "EOS_MST"}, {"start": 4, "size": 1, "name": "OVR_MST", "description": "OVR_MST"}, {"start": 5, "size": 1, "name": "JEOC_MST", "description": "JEOC_MST"}, {"start": 6, "size": 1, "name": "JEOS_MST", "description": "JEOS_MST"}, {"start": 7, "size": 1, "name": "AWD1_MST", "description": "AWD1_MST"}, {"start": 8, "size": 1, "name": "AWD2_MST", "description": "AWD2_MST"}, {"start": 9, "size": 1, "name": "AWD3_MST", "description": "AWD3_MST"}, {"start": 10, "size": 1, "name": "JQOVF_MST", "description": "JQOVF_MST"}, {"start": 16, "size": 1, "name": "ADRDY_SLV", "description": "ADRDY_SLV"}, {"start": 17, "size": 1, "name": "EOSMP_SLV", "description": "EOSMP_SLV"}, {"start": 18, "size": 1, "name": "EOC_SLV", "description": "End of regular conversion of the slave ADC"}, {"start": 19, "size": 1, "name": "EOS_SLV", "description": "End of regular sequence flag of the slave ADC"}, {"start": 20, "size": 1, "name": "OVR_SLV", "description": "Overrun flag of the slave ADC"}, {"start": 21, "size": 1, "name": "JEOC_SLV", "description": "End of injected conversion flag of the slave ADC"}, {"start": 22, "size": 1, "name": "JEOS_SLV", "description": "End of injected sequence flag of the slave ADC"}, {"start": 23, "size": 1, "name": "AWD1_SLV", "description": "Analog watchdog 1 flag of the slave ADC"}, {"start": 24, "size": 1, "name": "AWD2_SLV", "description": "Analog watchdog 2 flag of the slave ADC"}, {"start": 25, "size": 1, "name": "AWD3_SLV", "description": "Analog watchdog 3 flag of the slave ADC"}, {"start": 26, "size": 1, "name": "JQOVF_SLV", "description": "Injected Context Queue Overflow flag of the slave ADC"}], "description": "ADC Common status register", "access": "read-only", "offset": 0, "size": 32}, {"reset": 0, "name": "CCR", "fields": [{"start": 0, "size": 5, "name": "MULT", "description": "Multi ADC mode selection"}, {"start": 8, "size": 4, "name": "DELAY", "description": "Delay between 2 sampling phases"}, {"start": 13, "size": 1, "name": "DMACFG", "description": "DMA configuration (for multi-ADC mode)"}, {"start": 14, "size": 2, "name": "MDMA", "description": "Direct memory access mode for multi ADC mode"}, {"start": 16, "size": 2, "name": "CKMODE", "description": "ADC clock mode"}, {"start": 22, "size": 1, "name": "VREFEN", "description": "VREFINT enable"}, {"start": 23, "size": 1, "name": "TSEN", "description": "Temperature sensor enable"}, {"start": 24, "size": 1, "name": "VBATEN", "description": "VBAT enable"}], "description": "ADC common control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CDR", "fields": [{"start": 16, "size": 16, "name": "RDATA_SLV", "description": "Regular data of the slave ADC"}, {"start": 0, "size": 16, "name": "RDATA_MST", "description": "Regular data of the master ADC"}], "description": "ADC common regular data register for dual and triple modes", "access": "read-only", "offset": 12, "size": 32}], "base": 1342179072, "description": "Analog-to-Digital Converter"}, {"group": "SYSCFG_COMP_OPAMP", "name": "SYSCFG_COMP_OPAMP", "interrupts": [{"name": "COMP123", "value": 64, "description": "COMP1 & COMP2 & COMP3 interrupts combined with EXTI Lines 21, 22 and 29 interrupts"}, {"name": "COMP456", "value": 65, "description": "COMP4 & COMP5 & COMP6 interrupts combined with EXTI Lines 30, 31 and 32 interrupts"}, {"name": "COMP7", "value": 66, "description": "COMP7 interrupt combined with EXTI Line 33 interrupt"}], "registers": [{"reset": 0, "name": "SYSCFG_CFGR1", "fields": [{"start": 0, "size": 2, "name": "MEM_MODE", "description": "Memory mapping selection bits"}, {"start": 5, "size": 1, "name": "USB_IT_RMP", "description": "USB interrupt remap"}, {"start": 6, "size": 1, "name": "TIM1_ITR_RMP", "description": "Timer 1 ITR3 selection"}, {"start": 7, "size": 1, "name": "DAC_TRIG_RMP", "description": "DAC trigger remap (when TSEL = 001)"}, {"start": 8, "size": 1, "name": "ADC24_DMA_RMP", "description": "ADC24 DMA remapping bit"}, {"start": 11, "size": 1, "name": "TIM16_DMA_RMP", "description": "TIM16 DMA request remapping bit"}, {"start": 12, "size": 1, "name": "TIM17_DMA_RMP", "description": "TIM17 DMA request remapping bit"}, {"start": 13, "size": 1, "name": "TIM6_DAC1_DMA_RMP", "description": "TIM6 and DAC1 DMA request remapping bit"}, {"start": 14, "size": 1, "name": "TIM7_DAC2_DMA_RMP", "description": "TIM7 and DAC2 DMA request remapping bit"}, {"start": 16, "size": 1, "name": "I2C_PB6_FM", "description": "Fast Mode Plus (FM+) driving capability activation bits."}, {"start": 17, "size": 1, "name": "I2C_PB7_FM", "description": "Fast Mode Plus (FM+) driving capability activation bits."}, {"start": 18, "size": 1, "name": "I2C_PB8_FM", "description": "Fast Mode Plus (FM+) driving capability activation bits."}, {"start": 19, "size": 1, "name": "I2C_PB9_FM", "description": "Fast Mode Plus (FM+) driving capability activation bits."}, {"start": 20, "size": 1, "name": "I2C1_FM", "description": "I2C1 Fast Mode Plus"}, {"start": 21, "size": 1, "name": "I2C2_FM", "description": "I2C2 Fast Mode Plus"}, {"start": 22, "size": 2, "name": "ENCODER_MODE", "description": "Encoder mode"}, {"start": 26, "size": 6, "name": "FPU_IT", "description": "Interrupt enable bits from FPU"}], "description": "configuration register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "SYSCFG_EXTICR1", "fields": [{"start": 12, "size": 4, "name": "EXTI3", "description": "EXTI 3 configuration bits"}, {"start": 8, "size": 4, "name": "EXTI2", "description": "EXTI 2 configuration bits"}, {"start": 4, "size": 4, "name": "EXTI1", "description": "EXTI 1 configuration bits"}, {"start": 0, "size": 4, "name": "EXTI0", "description": "EXTI 0 configuration bits"}], "description": "external interrupt configuration register 1", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "SYSCFG_EXTICR2", "fields": [{"start": 12, "size": 4, "name": "EXTI7", "description": "EXTI 7 configuration bits"}, {"start": 8, "size": 4, "name": "EXTI6", "description": "EXTI 6 configuration bits"}, {"start": 4, "size": 4, "name": "EXTI5", "description": "EXTI 5 configuration bits"}, {"start": 0, "size": 4, "name": "EXTI4", "description": "EXTI 4 configuration bits"}], "description": "external interrupt configuration register 2", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SYSCFG_EXTICR3", "fields": [{"start": 12, "size": 4, "name": "EXTI11", "description": "EXTI 11 configuration bits"}, {"start": 8, "size": 4, "name": "EXTI10", "description": "EXTI 10 configuration bits"}, {"start": 4, "size": 4, "name": "EXTI9", "description": "EXTI 9 configuration bits"}, {"start": 0, "size": 4, "name": "EXTI8", "description": "EXTI 8 configuration bits"}], "description": "external interrupt configuration register 3", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "SYSCFG_EXTICR4", "fields": [{"start": 12, "size": 4, "name": "EXTI15", "description": "EXTI 15 configuration bits"}, {"start": 8, "size": 4, "name": "EXTI14", "description": "EXTI 14 configuration bits"}, {"start": 4, "size": 4, "name": "EXTI13", "description": "EXTI 13 configuration bits"}, {"start": 0, "size": 4, "name": "EXTI12", "description": "EXTI 12 configuration bits"}], "description": "external interrupt configuration register 4", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "SYSCFG_CFGR2", "fields": [{"start": 0, "size": 1, "name": "LOCUP_LOCK", "description": "Cortex-M0 LOCKUP bit enable bit"}, {"start": 1, "size": 1, "name": "SRAM_PARITY_LOCK", "description": "SRAM parity lock bit"}, {"start": 2, "size": 1, "name": "PVD_LOCK", "description": "PVD lock enable bit"}, {"start": 4, "size": 1, "name": "BYP_ADD_PAR", "description": "Bypass address bit 29 in parity calculation"}, {"start": 8, "size": 1, "name": "SRAM_PEF", "description": "SRAM parity flag"}], "description": "configuration register 2", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "SYSCFG_RCR", "fields": [{"start": 0, "size": 1, "name": "PAGE0_WP", "description": "CCM SRAM page write protection bit"}, {"start": 1, "size": 1, "name": "PAGE1_WP", "description": "CCM SRAM page write protection bit"}, {"start": 2, "size": 1, "name": "PAGE2_WP", "description": "CCM SRAM page write protection bit"}, {"start": 3, "size": 1, "name": "PAGE3_WP", "description": "CCM SRAM page write protection bit"}, {"start": 4, "size": 1, "name": "PAGE4_WP", "description": "CCM SRAM page write protection bit"}, {"start": 5, "size": 1, "name": "PAGE5_WP", "description": "CCM SRAM page write protection bit"}, {"start": 6, "size": 1, "name": "PAGE6_WP", "description": "CCM SRAM page write protection bit"}, {"start": 7, "size": 1, "name": "PAGE7_WP", "description": "CCM SRAM page write protection bit"}], "description": "CCM SRAM protection register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "COMP1_CSR", "fields": [{"start": 0, "size": 1, "name": "COMP1EN", "description": "Comparator 1 enable"}, {"start": 1, "size": 1, "name": "COMP1_INP_DAC", "description": "COMP1_INP_DAC"}, {"start": 2, "size": 2, "name": "COMP1MODE", "description": "Comparator 1 mode"}, {"start": 4, "size": 3, "name": "COMP1INSEL", "description": "Comparator 1 inverting input selection"}, {"start": 10, "size": 4, "name": "COMP1_OUT_SEL", "description": "Comparator 1 output selection"}, {"start": 15, "size": 1, "name": "COMP1POL", "description": "Comparator 1 output polarity"}, {"start": 16, "size": 2, "name": "COMP1HYST", "description": "Comparator 1 hysteresis"}, {"start": 18, "size": 3, "name": "COMP1_BLANKING", "description": "Comparator 1 blanking source"}, {"start": 30, "size": 1, "name": "COMP1OUT", "description": "Comparator 1 output"}, {"start": 31, "size": 1, "name": "COMP1LOCK", "description": "Comparator 1 lock"}], "description": "control and status register", "access": "", "offset": 28, "size": 32}, {"reset": 0, "name": "COMP2_CSR", "fields": [{"start": 0, "size": 1, "name": "COMP2EN", "description": "Comparator 2 enable"}, {"start": 2, "size": 2, "name": "COMP2MODE", "description": "Comparator 2 mode"}, {"start": 4, "size": 3, "name": "COMP2INSEL", "description": "Comparator 2 inverting input selection"}, {"start": 7, "size": 1, "name": "COMP2INPSEL", "description": "Comparator 2 non inverted input selection"}, {"start": 9, "size": 1, "name": "COMP2INMSEL", "description": "Comparator 1inverting input selection"}, {"start": 10, "size": 4, "name": "COMP2_OUT_SEL", "description": "Comparator 2 output selection"}, {"start": 15, "size": 1, "name": "COMP2POL", "description": "Comparator 2 output polarity"}, {"start": 16, "size": 2, "name": "COMP2HYST", "description": "Comparator 2 hysteresis"}, {"start": 18, "size": 3, "name": "COMP2_BLANKING", "description": "Comparator 2 blanking source"}, {"start": 31, "size": 1, "name": "COMP2LOCK", "description": "Comparator 2 lock"}], "description": "control and status register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "COMP3_CSR", "fields": [{"start": 0, "size": 1, "name": "COMP3EN", "description": "Comparator 3 enable"}, {"start": 2, "size": 2, "name": "COMP3MODE", "description": "Comparator 3 mode"}, {"start": 4, "size": 3, "name": "COMP3INSEL", "description": "Comparator 3 inverting input selection"}, {"start": 7, "size": 1, "name": "COMP3INPSEL", "description": "Comparator 3 non inverted input selection"}, {"start": 10, "size": 4, "name": "COMP3_OUT_SEL", "description": "Comparator 3 output selection"}, {"start": 15, "size": 1, "name": "COMP3POL", "description": "Comparator 3 output polarity"}, {"start": 16, "size": 2, "name": "COMP3HYST", "description": "Comparator 3 hysteresis"}, {"start": 18, "size": 3, "name": "COMP3_BLANKING", "description": "Comparator 3 blanking source"}, {"start": 30, "size": 1, "name": "COMP3OUT", "description": "Comparator 3 output"}, {"start": 31, "size": 1, "name": "COMP3LOCK", "description": "Comparator 3 lock"}], "description": "control and status register", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "COMP4_CSR", "fields": [{"start": 0, "size": 1, "name": "COMP4EN", "description": "Comparator 4 enable"}, {"start": 2, "size": 2, "name": "COMP4MODE", "description": "Comparator 4 mode"}, {"start": 4, "size": 3, "name": "COMP4INSEL", "description": "Comparator 4 inverting input selection"}, {"start": 7, "size": 1, "name": "COMP4INPSEL", "description": "Comparator 4 non inverted input selection"}, {"start": 9, "size": 1, "name": "COM4WINMODE", "description": "Comparator 4 window mode"}, {"start": 10, "size": 4, "name": "COMP4_OUT_SEL", "description": "Comparator 4 output selection"}, {"start": 15, "size": 1, "name": "COMP4POL", "description": "Comparator 4 output polarity"}, {"start": 16, "size": 2, "name": "COMP4HYST", "description": "Comparator 4 hysteresis"}, {"start": 18, "size": 3, "name": "COMP4_BLANKING", "description": "Comparator 4 blanking source"}, {"start": 30, "size": 1, "name": "COMP4OUT", "description": "Comparator 4 output"}, {"start": 31, "size": 1, "name": "COMP4LOCK", "description": "Comparator 4 lock"}], "description": "control and status register", "access": "", "offset": 40, "size": 32}, {"reset": 0, "name": "COMP5_CSR", "fields": [{"start": 0, "size": 1, "name": "COMP5EN", "description": "Comparator 5 enable"}, {"start": 2, "size": 2, "name": "COMP5MODE", "description": "Comparator 5 mode"}, {"start": 4, "size": 3, "name": "COMP5INSEL", "description": "Comparator 5 inverting input selection"}, {"start": 7, "size": 1, "name": "COMP5INPSEL", "description": "Comparator 5 non inverted input selection"}, {"start": 10, "size": 4, "name": "COMP5_OUT_SEL", "description": "Comparator 5 output selection"}, {"start": 15, "size": 1, "name": "COMP5POL", "description": "Comparator 5 output polarity"}, {"start": 16, "size": 2, "name": "COMP5HYST", "description": "Comparator 5 hysteresis"}, {"start": 18, "size": 3, "name": "COMP5_BLANKING", "description": "Comparator 5 blanking source"}, {"start": 30, "size": 1, "name": "COMP5OUT", "description": "Comparator51 output"}, {"start": 31, "size": 1, "name": "COMP5LOCK", "description": "Comparator 5 lock"}], "description": "control and status register", "access": "", "offset": 44, "size": 32}, {"reset": 0, "name": "COMP6_CSR", "fields": [{"start": 0, "size": 1, "name": "COMP6EN", "description": "Comparator 6 enable"}, {"start": 2, "size": 2, "name": "COMP6MODE", "description": "Comparator 6 mode"}, {"start": 4, "size": 3, "name": "COMP6INSEL", "description": "Comparator 6 inverting input selection"}, {"start": 7, "size": 1, "name": "COMP6INPSEL", "description": "Comparator 6 non inverted input selection"}, {"start": 9, "size": 1, "name": "COM6WINMODE", "description": "Comparator 6 window mode"}, {"start": 10, "size": 4, "name": "COMP6_OUT_SEL", "description": "Comparator 6 output selection"}, {"start": 15, "size": 1, "name": "COMP6POL", "description": "Comparator 6 output polarity"}, {"start": 16, "size": 2, "name": "COMP6HYST", "description": "Comparator 6 hysteresis"}, {"start": 18, "size": 3, "name": "COMP6_BLANKING", "description": "Comparator 6 blanking source"}, {"start": 30, "size": 1, "name": "COMP6OUT", "description": "Comparator 6 output"}, {"start": 31, "size": 1, "name": "COMP6LOCK", "description": "Comparator 6 lock"}], "description": "control and status register", "access": "", "offset": 48, "size": 32}, {"reset": 0, "name": "COMP7_CSR", "fields": [{"start": 0, "size": 1, "name": "COMP7EN", "description": "Comparator 7 enable"}, {"start": 2, "size": 2, "name": "COMP7MODE", "description": "Comparator 7 mode"}, {"start": 4, "size": 3, "name": "COMP7INSEL", "description": "Comparator 7 inverting input selection"}, {"start": 7, "size": 1, "name": "COMP7INPSEL", "description": "Comparator 7 non inverted input selection"}, {"start": 10, "size": 4, "name": "COMP7_OUT_SEL", "description": "Comparator 7 output selection"}, {"start": 15, "size": 1, "name": "COMP7POL", "description": "Comparator 7 output polarity"}, {"start": 16, "size": 2, "name": "COMP7HYST", "description": "Comparator 7 hysteresis"}, {"start": 18, "size": 3, "name": "COMP7_BLANKING", "description": "Comparator 7 blanking source"}, {"start": 30, "size": 1, "name": "COMP7OUT", "description": "Comparator 7 output"}, {"start": 31, "size": 1, "name": "COMP7LOCK", "description": "Comparator 7 lock"}], "description": "control and status register", "access": "", "offset": 52, "size": 32}, {"reset": 0, "name": "OPAMP1_CSR", "fields": [{"start": 0, "size": 1, "name": "OPAMP1_EN", "description": "OPAMP1 enable"}, {"start": 1, "size": 1, "name": "FORCE_VP", "description": "FORCE_VP"}, {"start": 2, "size": 2, "name": "VP_SEL", "description": "OPAMP1 Non inverting input selection"}, {"start": 5, "size": 2, "name": "VM_SEL", "description": "OPAMP1 inverting input selection"}, {"start": 7, "size": 1, "name": "TCM_EN", "description": "Timer controlled Mux mode enable"}, {"start": 8, "size": 1, "name": "VMS_SEL", "description": "OPAMP1 inverting input secondary selection"}, {"start": 9, "size": 2, "name": "VPS_SEL", "description": "OPAMP1 Non inverting input secondary selection"}, {"start": 11, "size": 1, "name": "CALON", "description": "Calibration mode enable"}, {"start": 12, "size": 2, "name": "CALSEL", "description": "Calibration selection"}, {"start": 14, "size": 4, "name": "PGA_GAIN", "description": "Gain in PGA mode"}, {"start": 18, "size": 1, "name": "USER_TRIM", "description": "User trimming enable"}, {"start": 19, "size": 5, "name": "TRIMOFFSETP", "description": "Offset trimming value (PMOS)"}, {"start": 24, "size": 5, "name": "TRIMOFFSETN", "description": "Offset trimming value (NMOS)"}, {"start": 29, "size": 1, "name": "TSTREF", "description": "TSTREF"}, {"start": 30, "size": 1, "name": "OUTCAL", "description": "OPAMP 1 ouput status flag"}, {"start": 31, "size": 1, "name": "LOCK", "description": "OPAMP 1 lock"}], "description": "control register", "access": "", "offset": 56, "size": 32}, {"reset": 0, "name": "OPAMP2_CSR", "fields": [{"start": 0, "size": 1, "name": "OPAMP2EN", "description": "OPAMP2 enable"}, {"start": 1, "size": 1, "name": "FORCE_VP", "description": "FORCE_VP"}, {"start": 2, "size": 2, "name": "VP_SEL", "description": "OPAMP2 Non inverting input selection"}, {"start": 5, "size": 2, "name": "VM_SEL", "description": "OPAMP2 inverting input selection"}, {"start": 7, "size": 1, "name": "TCM_EN", "description": "Timer controlled Mux mode enable"}, {"start": 8, "size": 1, "name": "VMS_SEL", "description": "OPAMP2 inverting input secondary selection"}, {"start": 9, "size": 2, "name": "VPS_SEL", "description": "OPAMP2 Non inverting input secondary selection"}, {"start": 11, "size": 1, "name": "CALON", "description": "Calibration mode enable"}, {"start": 12, "size": 2, "name": "CAL_SEL", "description": "Calibration selection"}, {"start": 14, "size": 4, "name": "PGA_GAIN", "description": "Gain in PGA mode"}, {"start": 18, "size": 1, "name": "USER_TRIM", "description": "User trimming enable"}, {"start": 19, "size": 5, "name": "TRIMOFFSETP", "description": "Offset trimming value (PMOS)"}, {"start": 24, "size": 5, "name": "TRIMOFFSETN", "description": "Offset trimming value (NMOS)"}, {"start": 29, "size": 1, "name": "TSTREF", "description": "TSTREF"}, {"start": 30, "size": 1, "name": "OUTCAL", "description": "OPAMP 2 ouput status flag"}, {"start": 31, "size": 1, "name": "LOCK", "description": "OPAMP 2 lock"}], "description": "control register", "access": "", "offset": 60, "size": 32}, {"reset": 0, "name": "OPAMP3_CSR", "fields": [{"start": 0, "size": 1, "name": "OPAMP3EN", "description": "OPAMP3 enable"}, {"start": 1, "size": 1, "name": "FORCE_VP", "description": "FORCE_VP"}, {"start": 2, "size": 2, "name": "VP_SEL", "description": "OPAMP3 Non inverting input selection"}, {"start": 5, "size": 2, "name": "VM_SEL", "description": "OPAMP3 inverting input selection"}, {"start": 7, "size": 1, "name": "TCM_EN", "description": "Timer controlled Mux mode enable"}, {"start": 8, "size": 1, "name": "VMS_SEL", "description": "OPAMP3 inverting input secondary selection"}, {"start": 9, "size": 2, "name": "VPS_SEL", "description": "OPAMP3 Non inverting input secondary selection"}, {"start": 11, "size": 1, "name": "CALON", "description": "Calibration mode enable"}, {"start": 12, "size": 2, "name": "CALSEL", "description": "Calibration selection"}, {"start": 14, "size": 4, "name": "PGA_GAIN", "description": "Gain in PGA mode"}, {"start": 18, "size": 1, "name": "USER_TRIM", "description": "User trimming enable"}, {"start": 19, "size": 5, "name": "TRIMOFFSETP", "description": "Offset trimming value (PMOS)"}, {"start": 24, "size": 5, "name": "TRIMOFFSETN", "description": "Offset trimming value (NMOS)"}, {"start": 29, "size": 1, "name": "TSTREF", "description": "TSTREF"}, {"start": 30, "size": 1, "name": "OUTCAL", "description": "OPAMP 3 ouput status flag"}, {"start": 31, "size": 1, "name": "LOCK", "description": "OPAMP 3 lock"}], "description": "control register", "access": "", "offset": 64, "size": 32}, {"reset": 0, "name": "OPAMP4_CSR", "fields": [{"start": 0, "size": 1, "name": "OPAMP4EN", "description": "OPAMP4 enable"}, {"start": 1, "size": 1, "name": "FORCE_VP", "description": "FORCE_VP"}, {"start": 2, "size": 2, "name": "VP_SEL", "description": "OPAMP4 Non inverting input selection"}, {"start": 5, "size": 2, "name": "VM_SEL", "description": "OPAMP4 inverting input selection"}, {"start": 7, "size": 1, "name": "TCM_EN", "description": "Timer controlled Mux mode enable"}, {"start": 8, "size": 1, "name": "VMS_SEL", "description": "OPAMP4 inverting input secondary selection"}, {"start": 9, "size": 2, "name": "VPS_SEL", "description": "OPAMP4 Non inverting input secondary selection"}, {"start": 11, "size": 1, "name": "CALON", "description": "Calibration mode enable"}, {"start": 12, "size": 2, "name": "CALSEL", "description": "Calibration selection"}, {"start": 14, "size": 4, "name": "PGA_GAIN", "description": "Gain in PGA mode"}, {"start": 18, "size": 1, "name": "USER_TRIM", "description": "User trimming enable"}, {"start": 19, "size": 5, "name": "TRIMOFFSETP", "description": "Offset trimming value (PMOS)"}, {"start": 24, "size": 5, "name": "TRIMOFFSETN", "description": "Offset trimming value (NMOS)"}, {"start": 29, "size": 1, "name": "TSTREF", "description": "TSTREF"}, {"start": 30, "size": 1, "name": "OUTCAL", "description": "OPAMP 4 ouput status flag"}, {"start": 31, "size": 1, "name": "LOCK", "description": "OPAMP 4 lock"}], "description": "control register", "access": "", "offset": 68, "size": 32}], "base": 1073807360, "description": "System configuration controller _Comparator and Operational amplifier"}, {"group": "FMC", "name": "FMC", "interrupts": [{"name": "FMC", "value": 48, "description": "FSMC global interrupt"}], "registers": [{"reset": 12496, "name": "BCR1", "fields": [{"start": 20, "size": 1, "name": "CCLKEN", "description": "CCLKEN"}, {"start": 19, "size": 1, "name": "CBURSTRW", "description": "CBURSTRW"}, {"start": 15, "size": 1, "name": "ASYNCWAIT", "description": "ASYNCWAIT"}, {"start": 14, "size": 1, "name": "EXTMOD", "description": "EXTMOD"}, {"start": 13, "size": 1, "name": "WAITEN", "description": "WAITEN"}, {"start": 12, "size": 1, "name": "WREN", "description": "WREN"}, {"start": 11, "size": 1, "name": "WAITCFG", "description": "WAITCFG"}, {"start": 9, "size": 1, "name": "WAITPOL", "description": "WAITPOL"}, {"start": 8, "size": 1, "name": "BURSTEN", "description": "BURSTEN"}, {"start": 6, "size": 1, "name": "FACCEN", "description": "FACCEN"}, {"start": 4, "size": 2, "name": "MWID", "description": "MWID"}, {"start": 2, "size": 2, "name": "MTYP", "description": "MTYP"}, {"start": 1, "size": 1, "name": "MUXEN", "description": "MUXEN"}, {"start": 0, "size": 1, "name": "MBKEN", "description": "MBKEN"}], "description": "SRAM/NOR-Flash chip-select control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 4294967295, "name": "BTR1", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "BUSTURN"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash chip-select timing register 1", "access": "read-write", "offset": 4, "size": 32}, {"reset": 12496, "name": "BCR2", "fields": [{"start": 19, "size": 1, "name": "CBURSTRW", "description": "CBURSTRW"}, {"start": 15, "size": 1, "name": "ASYNCWAIT", "description": "ASYNCWAIT"}, {"start": 14, "size": 1, "name": "EXTMOD", "description": "EXTMOD"}, {"start": 13, "size": 1, "name": "WAITEN", "description": "WAITEN"}, {"start": 12, "size": 1, "name": "WREN", "description": "WREN"}, {"start": 11, "size": 1, "name": "WAITCFG", "description": "WAITCFG"}, {"start": 10, "size": 1, "name": "WRAPMOD", "description": "WRAPMOD"}, {"start": 9, "size": 1, "name": "WAITPOL", "description": "WAITPOL"}, {"start": 8, "size": 1, "name": "BURSTEN", "description": "BURSTEN"}, {"start": 6, "size": 1, "name": "FACCEN", "description": "FACCEN"}, {"start": 4, "size": 2, "name": "MWID", "description": "MWID"}, {"start": 2, "size": 2, "name": "MTYP", "description": "MTYP"}, {"start": 1, "size": 1, "name": "MUXEN", "description": "MUXEN"}, {"start": 0, "size": 1, "name": "MBKEN", "description": "MBKEN"}], "description": "SRAM/NOR-Flash chip-select control register 2", "access": "read-write", "offset": 8, "size": 32}, {"reset": 4294967295, "name": "BTR2", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "BUSTURN"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash chip-select timing register 2", "access": "read-write", "offset": 12, "size": 32}, {"reset": 12496, "name": "BCR3", "fields": [{"start": 19, "size": 1, "name": "CBURSTRW", "description": "CBURSTRW"}, {"start": 15, "size": 1, "name": "ASYNCWAIT", "description": "ASYNCWAIT"}, {"start": 14, "size": 1, "name": "EXTMOD", "description": "EXTMOD"}, {"start": 13, "size": 1, "name": "WAITEN", "description": "WAITEN"}, {"start": 12, "size": 1, "name": "WREN", "description": "WREN"}, {"start": 11, "size": 1, "name": "WAITCFG", "description": "WAITCFG"}, {"start": 10, "size": 1, "name": "WRAPMOD", "description": "WRAPMOD"}, {"start": 9, "size": 1, "name": "WAITPOL", "description": "WAITPOL"}, {"start": 8, "size": 1, "name": "BURSTEN", "description": "BURSTEN"}, {"start": 6, "size": 1, "name": "FACCEN", "description": "FACCEN"}, {"start": 4, "size": 2, "name": "MWID", "description": "MWID"}, {"start": 2, "size": 2, "name": "MTYP", "description": "MTYP"}, {"start": 1, "size": 1, "name": "MUXEN", "description": "MUXEN"}, {"start": 0, "size": 1, "name": "MBKEN", "description": "MBKEN"}], "description": "SRAM/NOR-Flash chip-select control register 3", "access": "read-write", "offset": 16, "size": 32}, {"reset": 4294967295, "name": "BTR3", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "BUSTURN"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash chip-select timing register 3", "access": "read-write", "offset": 20, "size": 32}, {"reset": 12496, "name": "BCR4", "fields": [{"start": 19, "size": 1, "name": "CBURSTRW", "description": "CBURSTRW"}, {"start": 15, "size": 1, "name": "ASYNCWAIT", "description": "ASYNCWAIT"}, {"start": 14, "size": 1, "name": "EXTMOD", "description": "EXTMOD"}, {"start": 13, "size": 1, "name": "WAITEN", "description": "WAITEN"}, {"start": 12, "size": 1, "name": "WREN", "description": "WREN"}, {"start": 11, "size": 1, "name": "WAITCFG", "description": "WAITCFG"}, {"start": 10, "size": 1, "name": "WRAPMOD", "description": "WRAPMOD"}, {"start": 9, "size": 1, "name": "WAITPOL", "description": "WAITPOL"}, {"start": 8, "size": 1, "name": "BURSTEN", "description": "BURSTEN"}, {"start": 6, "size": 1, "name": "FACCEN", "description": "FACCEN"}, {"start": 4, "size": 2, "name": "MWID", "description": "MWID"}, {"start": 2, "size": 2, "name": "MTYP", "description": "MTYP"}, {"start": 1, "size": 1, "name": "MUXEN", "description": "MUXEN"}, {"start": 0, "size": 1, "name": "MBKEN", "description": "MBKEN"}], "description": "SRAM/NOR-Flash chip-select control register 4", "access": "read-write", "offset": 24, "size": 32}, {"reset": 4294967295, "name": "BTR4", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "BUSTURN"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash chip-select timing register 4", "access": "read-write", "offset": 28, "size": 32}, {"reset": 24, "name": "PCR2", "fields": [{"start": 17, "size": 3, "name": "ECCPS", "description": "ECCPS"}, {"start": 13, "size": 4, "name": "TAR", "description": "TAR"}, {"start": 9, "size": 4, "name": "TCLR", "description": "TCLR"}, {"start": 6, "size": 1, "name": "ECCEN", "description": "ECCEN"}, {"start": 4, "size": 2, "name": "PWID", "description": "PWID"}, {"start": 3, "size": 1, "name": "PTYP", "description": "PTYP"}, {"start": 2, "size": 1, "name": "PBKEN", "description": "PBKEN"}, {"start": 1, "size": 1, "name": "PWAITEN", "description": "PWAITEN"}], "description": "PC Card/NAND Flash control register 2", "access": "read-write", "offset": 96, "size": 32}, {"reset": 64, "name": "SR2", "fields": [{"start": 6, "size": 1, "name": "FEMPT", "description": "FEMPT"}, {"start": 5, "size": 1, "name": "IFEN", "description": "IFEN"}, {"start": 4, "size": 1, "name": "ILEN", "description": "ILEN"}, {"start": 3, "size": 1, "name": "IREN", "description": "IREN"}, {"start": 2, "size": 1, "name": "IFS", "description": "IFS"}, {"start": 1, "size": 1, "name": "ILS", "description": "ILS"}, {"start": 0, "size": 1, "name": "IRS", "description": "IRS"}], "description": "FIFO status and interrupt register 2", "access": "", "offset": 100, "size": 32}, {"reset": 4244438268, "name": "PMEM2", "fields": [{"start": 24, "size": 8, "name": "MEMHIZx", "description": "MEMHIZx"}, {"start": 16, "size": 8, "name": "MEMHOLDx", "description": "MEMHOLDx"}, {"start": 8, "size": 8, "name": "MEMWAITx", "description": "MEMWAITx"}, {"start": 0, "size": 8, "name": "MEMSETx", "description": "MEMSETx"}], "description": "Common memory space timing register 2", "access": "read-write", "offset": 104, "size": 32}, {"reset": 4244438268, "name": "PATT2", "fields": [{"start": 24, "size": 8, "name": "ATTHIZx", "description": "ATTHIZx"}, {"start": 16, "size": 8, "name": "ATTHOLDx", "description": "ATTHOLDx"}, {"start": 8, "size": 8, "name": "ATTWAITx", "description": "ATTWAITx"}, {"start": 0, "size": 8, "name": "ATTSETx", "description": "ATTSETx"}], "description": "Attribute memory space timing register 2", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "ECCR2", "fields": [{"start": 0, "size": 32, "name": "ECCx", "description": "ECCx"}], "description": "ECC result register 2", "access": "read-only", "offset": 116, "size": 32}, {"reset": 24, "name": "PCR3", "fields": [{"start": 17, "size": 3, "name": "ECCPS", "description": "ECCPS"}, {"start": 13, "size": 4, "name": "TAR", "description": "TAR"}, {"start": 9, "size": 4, "name": "TCLR", "description": "TCLR"}, {"start": 6, "size": 1, "name": "ECCEN", "description": "ECCEN"}, {"start": 4, "size": 2, "name": "PWID", "description": "PWID"}, {"start": 3, "size": 1, "name": "PTYP", "description": "PTYP"}, {"start": 2, "size": 1, "name": "PBKEN", "description": "PBKEN"}, {"start": 1, "size": 1, "name": "PWAITEN", "description": "PWAITEN"}], "description": "PC Card/NAND Flash control register 3", "access": "read-write", "offset": 128, "size": 32}, {"reset": 64, "name": "SR3", "fields": [{"start": 6, "size": 1, "name": "FEMPT", "description": "FEMPT"}, {"start": 5, "size": 1, "name": "IFEN", "description": "IFEN"}, {"start": 4, "size": 1, "name": "ILEN", "description": "ILEN"}, {"start": 3, "size": 1, "name": "IREN", "description": "IREN"}, {"start": 2, "size": 1, "name": "IFS", "description": "IFS"}, {"start": 1, "size": 1, "name": "ILS", "description": "ILS"}, {"start": 0, "size": 1, "name": "IRS", "description": "IRS"}], "description": "FIFO status and interrupt register 3", "access": "", "offset": 132, "size": 32}, {"reset": 4244438268, "name": "PMEM3", "fields": [{"start": 24, "size": 8, "name": "MEMHIZx", "description": "MEMHIZx"}, {"start": 16, "size": 8, "name": "MEMHOLDx", "description": "MEMHOLDx"}, {"start": 8, "size": 8, "name": "MEMWAITx", "description": "MEMWAITx"}, {"start": 0, "size": 8, "name": "MEMSETx", "description": "MEMSETx"}], "description": "Common memory space timing register 3", "access": "read-write", "offset": 136, "size": 32}, {"reset": 4244438268, "name": "PATT3", "fields": [{"start": 24, "size": 8, "name": "ATTHIZx", "description": "ATTHIZx"}, {"start": 16, "size": 8, "name": "ATTHOLDx", "description": "ATTHOLDx"}, {"start": 8, "size": 8, "name": "ATTWAITx", "description": "ATTWAITx"}, {"start": 0, "size": 8, "name": "ATTSETx", "description": "ATTSETx"}], "description": "Attribute memory space timing register 3", "access": "read-write", "offset": 140, "size": 32}, {"reset": 0, "name": "ECCR3", "fields": [{"start": 0, "size": 32, "name": "ECCx", "description": "ECCx"}], "description": "ECC result register 3", "access": "read-only", "offset": 148, "size": 32}, {"reset": 24, "name": "PCR4", "fields": [{"start": 17, "size": 3, "name": "ECCPS", "description": "ECCPS"}, {"start": 13, "size": 4, "name": "TAR", "description": "TAR"}, {"start": 9, "size": 4, "name": "TCLR", "description": "TCLR"}, {"start": 6, "size": 1, "name": "ECCEN", "description": "ECCEN"}, {"start": 4, "size": 2, "name": "PWID", "description": "PWID"}, {"start": 3, "size": 1, "name": "PTYP", "description": "PTYP"}, {"start": 2, "size": 1, "name": "PBKEN", "description": "PBKEN"}, {"start": 1, "size": 1, "name": "PWAITEN", "description": "PWAITEN"}], "description": "PC Card/NAND Flash control register 4", "access": "read-write", "offset": 160, "size": 32}, {"reset": 64, "name": "SR4", "fields": [{"start": 6, "size": 1, "name": "FEMPT", "description": "FEMPT"}, {"start": 5, "size": 1, "name": "IFEN", "description": "IFEN"}, {"start": 4, "size": 1, "name": "ILEN", "description": "ILEN"}, {"start": 3, "size": 1, "name": "IREN", "description": "IREN"}, {"start": 2, "size": 1, "name": "IFS", "description": "IFS"}, {"start": 1, "size": 1, "name": "ILS", "description": "ILS"}, {"start": 0, "size": 1, "name": "IRS", "description": "IRS"}], "description": "FIFO status and interrupt register 4", "access": "", "offset": 164, "size": 32}, {"reset": 4244438268, "name": "PMEM4", "fields": [{"start": 24, "size": 8, "name": "MEMHIZx", "description": "MEMHIZx"}, {"start": 16, "size": 8, "name": "MEMHOLDx", "description": "MEMHOLDx"}, {"start": 8, "size": 8, "name": "MEMWAITx", "description": "MEMWAITx"}, {"start": 0, "size": 8, "name": "MEMSETx", "description": "MEMSETx"}], "description": "Common memory space timing register 4", "access": "read-write", "offset": 168, "size": 32}, {"reset": 4244438268, "name": "PATT4", "fields": [{"start": 24, "size": 8, "name": "ATTHIZx", "description": "ATTHIZx"}, {"start": 16, "size": 8, "name": "ATTHOLDx", "description": "ATTHOLDx"}, {"start": 8, "size": 8, "name": "ATTWAITx", "description": "ATTWAITx"}, {"start": 0, "size": 8, "name": "ATTSETx", "description": "ATTSETx"}], "description": "Attribute memory space timing register 4", "access": "read-write", "offset": 172, "size": 32}, {"reset": 4244438268, "name": "PIO4", "fields": [{"start": 24, "size": 8, "name": "IOHIZx", "description": "IOHIZx"}, {"start": 16, "size": 8, "name": "IOHOLDx", "description": "IOHOLDx"}, {"start": 8, "size": 8, "name": "IOWAITx", "description": "IOWAITx"}, {"start": 0, "size": 8, "name": "IOSETx", "description": "IOSETx"}], "description": "I/O space timing register 4", "access": "read-write", "offset": 176, "size": 32}, {"reset": 268435455, "name": "BWTR1", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "Bus turnaround phase duration"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash write timing registers 1", "access": "read-write", "offset": 260, "size": 32}, {"reset": 268435455, "name": "BWTR2", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "Bus turnaround phase duration"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash write timing registers 2", "access": "read-write", "offset": 268, "size": 32}, {"reset": 268435455, "name": "BWTR3", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "Bus turnaround phase duration"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash write timing registers 3", "access": "read-write", "offset": 276, "size": 32}, {"reset": 268435455, "name": "BWTR4", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "Bus turnaround phase duration"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash write timing registers 4", "access": "read-write", "offset": 284, "size": 32}], "base": 2684355584, "description": "Flexible memory controller"}], "name": "STM32F303"}
