# Assassyn-CPU Environment Configuration
# Copy this file to .env and modify as needed

# Python environment
PYTHONPATH=.

# Assassyn configuration
# Uncomment and set if Assassyn requires specific environment variables
# ASSASSYN_HOME=/path/to/assassyn
# ASSASSYN_BACKEND=rust

# Simulation settings
SIM_THRESHOLD=1000000
IDLE_THRESHOLD=500000
FIFO_DEPTH=1

# Build options
# Set to true to generate Verilog output (requires Verilator)
GENERATE_VERILOG=false

# Logging
LOG_LEVEL=INFO

# Workspace directory (auto-created if not exists)
WORKSPACE_DIR=.workspace

# Test configuration
PYTEST_ARGS=-v
