{"exp_name": "nf-gt-sw-cv", "metadata": {}, "start_time": 1656531915.198896, "end_time": 1656569321.8913474, "sims": {"nic.client.0.": {"class": "CorundumVerilatorNIC", "cmd": ["/OS/endhost-networking/work/sim/hejing/simbricks/sims/nic//corundum/corundum_verilator", "/tmp/simbricks/nf-gt-sw-cv/1/dev.pci.client.0.", "/tmp/simbricks/nf-gt-sw-cv/1/nic.eth.client.0.", "/tmp/simbricks/nf-gt-sw-cv/1/dev.shm.client.0.", "0", "0", "500", "500", "500", "500", "250"], "stdout": ["sync_pci=1 sync_eth=1", "Addressing configuration for axil_interconnect instance TOP.interface.axil_interconnect_inst", " 0 ( 0): 000000 / 19 -- 000000-07ffff", " 1 ( 0): 080000 / 19 -- 080000-0fffff", " 2 ( 0): 100000 / 20 -- 100000-1fffff", " 3 ( 0): 200000 / 21 -- 200000-3fffff", " 4 ( 0): 400000 / 21 -- 400000-5fffff", " 5 ( 0): 600000 / 20 -- 600000-6fffff", " 6 ( 0): 700000 / 20 -- 700000-7fffff", " 7 ( 0): 800000 / 21 -- 800000-9fffff", "Addressing configuration for axil_interconnect instance TOP.interface.port[0].port_inst.axil_interconnect_inst", " 0 ( 0): 000000 / 20 -- 000000-0fffff", " 1 ( 0): 100000 / 20 -- 100000-1fffff", "    m_axis_ctrl_dma_read_desc_dma_addr = 9486991936", "    m_axis_ctrl_dma_read_desc_ram_addr = 384", "    m_axis_ctrl_dma_read_desc_len = 64", "    m_axis_ctrl_dma_read_desc_tag = 3", "    m_axis_ctrl_dma_write_desc_dma_addr = 9514704448", "    m_axis_ctrl_dma_write_desc_ram_addr = 608", "    m_axis_ctrl_dma_write_desc_len = 32", "    m_axis_ctrl_dma_write_desc_tag = 19", "    m_axis_data_dma_read_desc_ram_addr = 66", "    m_axis_data_dma_read_desc_tag = 16", "    m_axis_data_dma_write_desc_dma_addr = 9070305280", "    m_axis_data_dma_write_desc_len = 66", "    m_axis_data_dma_write_desc_tag = 23", "    s_axil_rdata = 2147483648", "    m_axil_csr_awaddr = 4196236", "    m_axil_csr_wdata = 2147483648", "    m_axil_csr_wstrb = 15", "    m_axil_csr_araddr = 4196236", "    ctrl_dma_ram_wr_cmd_ready = 255", "    ctrl_dma_ram_rd_cmd_ready = 255", "    data_dma_ram_wr_cmd_ready = 255", "    data_dma_ram_rd_cmd_ready = 255", "    tx_axis_tkeep = 3", "    tx_axis_tlast = 1", "    rx_axis_tready = 1", "", "", "main_time:22338816856000"], "stderr": ["poll_h2d: peer terminated"]}, "nic.server.0.": {"class": "CorundumVerilatorNIC", "cmd": ["/OS/endhost-networking/work/sim/hejing/simbricks/sims/nic//corundum/corundum_verilator", "/tmp/simbricks/nf-gt-sw-cv/1/dev.pci.server.0.", "/tmp/simbricks/nf-gt-sw-cv/1/nic.eth.server.0.", "/tmp/simbricks/nf-gt-sw-cv/1/dev.shm.server.0.", "0", "0", "500", "500", "500", "500", "250"], "stdout": ["sync_pci=1 sync_eth=1", "Addressing configuration for axil_interconnect instance TOP.interface.axil_interconnect_inst", " 0 ( 0): 000000 / 19 -- 000000-07ffff", " 1 ( 0): 080000 / 19 -- 080000-0fffff", " 2 ( 0): 100000 / 20 -- 100000-1fffff", " 3 ( 0): 200000 / 21 -- 200000-3fffff", " 4 ( 0): 400000 / 21 -- 400000-5fffff", " 5 ( 0): 600000 / 20 -- 600000-6fffff", " 6 ( 0): 700000 / 20 -- 700000-7fffff", " 7 ( 0): 800000 / 21 -- 800000-9fffff", "Addressing configuration for axil_interconnect instance TOP.interface.port[0].port_inst.axil_interconnect_inst", " 0 ( 0): 000000 / 20 -- 000000-0fffff", " 1 ( 0): 100000 / 20 -- 100000-1fffff", "    m_axis_ctrl_dma_read_desc_dma_addr = 9399451776", "    m_axis_ctrl_dma_read_desc_ram_addr = 256", "    m_axis_ctrl_dma_read_desc_len = 16", "    m_axis_ctrl_dma_read_desc_tag = 2", "    m_axis_ctrl_dma_write_desc_dma_addr = 9515365024", "    m_axis_ctrl_dma_write_desc_ram_addr = 320", "    m_axis_ctrl_dma_write_desc_len = 32", "    m_axis_ctrl_dma_write_desc_tag = 10", "    m_axis_data_dma_read_desc_ram_addr = 66", "    m_axis_data_dma_read_desc_tag = 11", "    m_axis_data_dma_write_desc_dma_addr = 8722145280", "    m_axis_data_dma_write_desc_len = 66", "    m_axis_data_dma_write_desc_tag = 10", "    s_axil_rdata = 2147483649", "    m_axil_csr_awaddr = 7345132", "    m_axil_csr_wdata = 2147483649", "    m_axil_csr_wstrb = 15", "    m_axil_csr_araddr = 7345132", "    ctrl_dma_ram_wr_cmd_ready = 255", "    ctrl_dma_ram_rd_cmd_ready = 255", "    data_dma_ram_wr_cmd_ready = 255", "    data_dma_ram_rd_cmd_ready = 255", "    tx_axis_tkeep = 3", "    tx_axis_tlast = 1", "    rx_axis_tready = 1", "", "", "main_time:22338816516000"], "stderr": []}, "net.": {"class": "SwitchNet", "cmd": ["/OS/endhost-networking/work/sim/hejing/simbricks/sims/net/switch/net_switch", "-S", "500", "-E", "500", "-s", "/tmp/simbricks/nf-gt-sw-cv/1/nic.eth.server.0.", "-s", "/tmp/simbricks/nf-gt-sw-cv/1/nic.eth.client.0."], "stdout": ["start connecting...", "done connecting", "start polling"], "stderr": ["Switch connecting to: /tmp/simbricks/nf-gt-sw-cv/1/nic.eth.server.0.", "Switch connecting to: /tmp/simbricks/nf-gt-sw-cv/1/nic.eth.client.0.", "      d2n_poll_total:         12562515290818         d2n_poll_suc:               94081271  poll_suc_rate: 0.000007", "                                                    d2n_poll_sync:               87372660  sync_rate: 0.928693", "    s_d2n_poll_total:                      0       s_d2n_poll_suc:                      0  poll_suc_rate: -nan", "                                                  s_d2n_poll_sync:                      0  sync_rate: -nan"]}, "host.client.0": {"class": "Gem5Host", "cmd": ["/OS/endhost-networking/work/sim/hejing/simbricks/sims/external/gem5/build/X86/gem5.fast", "--outdir=/tmp/simbricks/nf-gt-sw-cv/1/gem5-out.client.0", "/OS/endhost-networking/work/sim/hejing/simbricks/sims/external/gem5/configs/simbricks/simbricks.py", "--caches", "--l2cache", "--l3cache", "--l1d_size=32kB", "--l1i_size=32kB", "--l2_size=2MB", "--l3_size=32MB", "--l1d_assoc=8", "--l1i_assoc=8", "--l2_assoc=4", "--l3_assoc=16", "--cacheline_size=64", "--cpu-clock=8GHz", "--sys-clock=1GHz", "--checkpoint-dir=/OS/endhost-networking/work/sim/hejing/simbricks/experiments/out/nf-gt-sw-cv/0/gem5-cp.client.0", "--kernel=/OS/endhost-networking/work/sim/hejing/simbricks/images/vmlinux", "--disk-image=/OS/endhost-networking/work/sim/hejing/simbricks/images/output-base/base.raw", "--disk-image=/tmp/simbricks/nf-gt-sw-cv/1/cfg.client.0.tar", "--cpu-type=TimingSimpleCPU", "--mem-size=8192MB", "--num-cpus=1", "--ddio-enabled", "--ddio-way-part=8", "--mem-type=DDR4_2400_16x4", "-r", "1", "--simbricks-pci=connect:/tmp/simbricks/nf-gt-sw-cv/1/dev.pci.client.0.:latency=500ns:sync_interval=500ns:sync"], "stdout": ["Global frequency set at 1000000000000 ticks per second", "+ insmod /tmp/guest/mqnic.ko\r", "[    0.756932] mqnic: loading out-of-tree module taints kernel.\r", "[    0.756932] mqnic 0000:00:00.0: mqnic probe\r", "[    0.757931] mqnic 0000:00:00.0: enabling device (0000 -> 0002)\r", "[    0.757931] mqnic 0000:00:00.0: PCI->APIC IRQ transform: INT A -> IRQ 16\r", "[    0.757931] mqnic 0000:00:00.0: FW ID: 0x00000020\r", "[    0.757931] mqnic 0000:00:00.0: FW version: 0.1\r", "[    0.757931] mqnic 0000:00:00.0: Board ID: 0x43215678\r", "[    0.757931] mqnic 0000:00:00.0: Board version: 0.1\r", "[    0.757931] mqnic 0000:00:00.0: PHC count: 1\r", "[    0.757931] mqnic 0000:00:00.0: PHC offset: 0x00000200\r", "[    0.757931] mqnic 0000:00:00.0: IF count: 1\r", "[    0.757931] mqnic 0000:00:00.0: IF stride: 0x00080000\r", "[    0.757931] mqnic 0000:00:00.0: IF CSR offset: 0x00080000\r", "[    0.757931] mqnic 0000:00:00.0: Failed to read MAC from EEPROM; no EEPROM I2C client registered\r", "[    0.757931] mqnic 0000:00:00.0: registered PHC (index 0)\r", "[    0.757931] mqnic 0000:00:00.0: Creating interface 0\r", "[    0.761931] mqnic 0000:00:00.0: IF ID: 0x00000000\r", "[    0.761931] mqnic 0000:00:00.0: IF features: 0x00000701\r", "[    0.761931] mqnic 0000:00:00.0: Event queue count: 2\r", "[    0.761931] mqnic 0000:00:00.0: Event queue offset: 0x00100000\r", "[    0.761931] mqnic 0000:00:00.0: TX queue count: 256\r", "[    0.761931] mqnic 0000:00:00.0: TX queue offset: 0x00200000\r", "[    0.761931] mqnic 0000:00:00.0: TX completion queue count: 256\r", "[    0.761931] mqnic 0000:00:00.0: TX completion queue offset: 0x00400000\r", "[    0.761931] mqnic 0000:00:00.0: RX queue count: 256\r", "[    0.761931] mqnic 0000:00:00.0: RX queue offset: 0x00600000\r", "[    0.761931] mqnic 0000:00:00.0: RX completion queue count: 256\r", "[    0.761931] mqnic 0000:00:00.0: RX completion queue offset: 0x00700000\r", "[    0.761931] mqnic 0000:00:00.0: Port count: 1\r", "[    0.761931] mqnic 0000:00:00.0: Port offset: 0x00800000\r", "[    0.761931] mqnic 0000:00:00.0: Port stride: 0x00200000\r", "[    0.761931] mqnic 0000:00:00.0: Bad MAC in EEPROM; using random MAC\r", "[    0.761931] mqnic 0000:00:00.0: Max desc block size: 8\r", "[    0.895910] mqnic 0000:00:00.0: Port ID: 0x00000000\r", "[    0.895910] mqnic 0000:00:00.0: Port features: 0x00000701\r", "[    0.895910] mqnic 0000:00:00.0: Port MTU: 2048\r", "[    0.895910] mqnic 0000:00:00.0: Scheduler count: 1\r", "[    0.895910] mqnic 0000:00:00.0: Scheduler offset: 0x00100000\r", "[    0.895910] mqnic 0000:00:00.0: Scheduler stride: 0x00100000\r", "[    0.895910] mqnic 0000:00:00.0: Scheduler type: 0x00000000\r", "+ ip link set dev eth0 up\r", "[    0.927906] mqnic 0000:00:00.0: mqnic_open on port 0\r", "+ ip addr add 10.0.0.2/24 dev eth0\r", "+ netserver\r", "Starting netserver with host 'IN(6)ADDR_ANY' port '12865' and family AF_UNSPEC\r", "+ sleep 0.5\r", "+ netperf -H 10.0.0.1 -l 10\r", "[    1.787775] random: netperf: uninitialized urandom read (4096 bytes read)\r", "MIGRATED TCP STREAM TEST from 0.0.0.0 (0.0.0.0) port 0 AF_INET to 10.0.0.1 () port 0 AF_INET : demo\r", "[    1.872762] random: crng init done\r", "Recv   Send    Send                          \r", "Socket Socket  Message  Elapsed              \r", "Size   Size    Size     Time     Throughput  \r", "bytes  bytes   bytes    secs.    10^6bits/sec  \r", "\r", "131072  16384  16384    10.00    6703.54   \r", "+ netperf -H 10.0.0.1 -l 10 -t TCP_RR -- -o mean_latency,p50_latency,p90_latency,p99_latency\r", "MIGRATED TCP REQUEST/RESPONSE TEST from 0.0.0.0 (0.0.0.0) port 0 AF_INET to 10.0.0.1 () port 0 AF_INET : demo : first burst 0\r", "Mean Latency Microseconds,50th Percentile Latency Microseconds,90th Percentile Latency Microseconds,99th Percentile Latency Microseconds\r", "37.89,-2147483648,-2147483648,1068\r", "+ m5 exit\r", "gem5 Simulator System.  http://gem5.org", "gem5 is copyrighted software; use the --copyright option for details.", "", "gem5 version 20.0.0.1", "gem5 compiled Jun 23 2022 13:51:46", "gem5 started Jun 29 2022 21:45:25", "gem5 executing on swsnetlab09, pid 3232913", "command line: /OS/endhost-networking/work/sim/hejing/simbricks/sims/external/gem5/build/X86/gem5.fast --outdir=/tmp/simbricks/nf-gt-sw-cv/1/gem5-out.client.0 /OS/endhost-networking/work/sim/hejing/simbricks/sims/external/gem5/configs/simbricks/simbricks.py --caches --l2cache --l3cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB --l3_size=32MB --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=4 --l3_assoc=16 --cacheline_size=64 --cpu-clock=8GHz --sys-clock=1GHz --checkpoint-dir=/OS/endhost-networking/work/sim/hejing/simbricks/experiments/out/nf-gt-sw-cv/0/gem5-cp.client.0 --kernel=/OS/endhost-networking/work/sim/hejing/simbricks/images/vmlinux --disk-image=/OS/endhost-networking/work/sim/hejing/simbricks/images/output-base/base.raw --disk-image=/tmp/simbricks/nf-gt-sw-cv/1/cfg.client.0.tar --cpu-type=TimingSimpleCPU --mem-size=8192MB --num-cpus=1 --ddio-enabled --ddio-way-part=8 --mem-type=DDR4_2400_16x4 -r 1 --simbricks-pci=connect:/tmp/simbricks/nf-gt-sw-cv/1/dev.pci.client.0.:latency=500ns:sync_interval=500ns:sync", "", "adding simbricks pci: connect:/tmp/simbricks/nf-gt-sw-cv/1/dev.pci.client.0.:latency=500ns:sync_interval=500ns:sync", "connecting 1", "CEHCKPOINT RESTORE THINGIE", "Switch at curTick count:10000", "Switched CPUS @ tick 1315678032125", "switching cpus", "**** REAL SIMULATION ****", "Exiting @ tick 22338577585125 because m5_exit instruction encountered"], "stderr": ["warn: CheckedInt already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Enum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: ScopedEnum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Physical memory size specified is 8192MB which is greater than 3GB.  Twice the number of memory controllers would be created.", "warn: No dot file generated. Please install pydot to generate the dot file and pdf.", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (4096 Mbytes)", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (8192 Mbytes)", "info: kernel located at: /OS/endhost-networking/work/sim/hejing/simbricks/images/vmlinux", "system.pc.com_1.device: Listening for connections on port 3459", "0: system.remote_gdb: listening for remote gdb on port 7003", "warn: Reading current count from inactive timer.", "info: Entering event queue @ 1315678022125.  Starting simulation...", "warn: PowerState: Already in the requested power state, request ignored", "info: Entering event queue @ 1315678032125.  Starting simulation...", "warn: instruction 'fwait' unimplemented", "warn: instruction 'verw_Mw_or_Rv' unimplemented", "warn: Don't know what interrupt to clear for console.", "warn: Tried to clear PCI interrupt 14", "warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!"]}, "host.server.0": {"class": "Gem5Host", "cmd": ["/OS/endhost-networking/work/sim/hejing/simbricks/sims/external/gem5/build/X86/gem5.fast", "--outdir=/tmp/simbricks/nf-gt-sw-cv/1/gem5-out.server.0", "/OS/endhost-networking/work/sim/hejing/simbricks/sims/external/gem5/configs/simbricks/simbricks.py", "--caches", "--l2cache", "--l3cache", "--l1d_size=32kB", "--l1i_size=32kB", "--l2_size=2MB", "--l3_size=32MB", "--l1d_assoc=8", "--l1i_assoc=8", "--l2_assoc=4", "--l3_assoc=16", "--cacheline_size=64", "--cpu-clock=8GHz", "--sys-clock=1GHz", "--checkpoint-dir=/OS/endhost-networking/work/sim/hejing/simbricks/experiments/out/nf-gt-sw-cv/0/gem5-cp.server.0", "--kernel=/OS/endhost-networking/work/sim/hejing/simbricks/images/vmlinux", "--disk-image=/OS/endhost-networking/work/sim/hejing/simbricks/images/output-base/base.raw", "--disk-image=/tmp/simbricks/nf-gt-sw-cv/1/cfg.server.0.tar", "--cpu-type=TimingSimpleCPU", "--mem-size=8192MB", "--num-cpus=1", "--ddio-enabled", "--ddio-way-part=8", "--mem-type=DDR4_2400_16x4", "-r", "1", "--simbricks-pci=connect:/tmp/simbricks/nf-gt-sw-cv/1/dev.pci.server.0.:latency=500ns:sync_interval=500ns:sync"], "stdout": ["Global frequency set at 1000000000000 ticks per second", "+ insmod /tmp/guest/mqnic.ko\r", "[    0.743933] mqnic: loading out-of-tree module taints kernel.\r", "[    0.744933] mqnic 0000:00:00.0: mqnic probe\r", "[    0.744933] mqnic 0000:00:00.0: enabling device (0000 -> 0002)\r", "[    0.744933] mqnic 0000:00:00.0: PCI->APIC IRQ transform: INT A -> IRQ 16\r", "[    0.744933] mqnic 0000:00:00.0: FW ID: 0x00000020\r", "[    0.744933] mqnic 0000:00:00.0: FW version: 0.1\r", "[    0.744933] mqnic 0000:00:00.0: Board ID: 0x43215678\r", "[    0.744933] mqnic 0000:00:00.0: Board version: 0.1\r", "[    0.744933] mqnic 0000:00:00.0: PHC count: 1\r", "[    0.744933] mqnic 0000:00:00.0: PHC offset: 0x00000200\r", "[    0.744933] mqnic 0000:00:00.0: IF count: 1\r", "[    0.744933] mqnic 0000:00:00.0: IF stride: 0x00080000\r", "[    0.744933] mqnic 0000:00:00.0: IF CSR offset: 0x00080000\r", "[    0.744933] mqnic 0000:00:00.0: Failed to read MAC from EEPROM; no EEPROM I2C client registered\r", "[    0.744933] mqnic 0000:00:00.0: registered PHC (index 0)\r", "[    0.744933] mqnic 0000:00:00.0: Creating interface 0\r", "[    0.748932] mqnic 0000:00:00.0: IF ID: 0x00000000\r", "[    0.748932] mqnic 0000:00:00.0: IF features: 0x00000701\r", "[    0.748932] mqnic 0000:00:00.0: Event queue count: 2\r", "[    0.748932] mqnic 0000:00:00.0: Event queue offset: 0x00100000\r", "[    0.748932] mqnic 0000:00:00.0: TX queue count: 256\r", "[    0.748932] mqnic 0000:00:00.0: TX queue offset: 0x00200000\r", "[    0.748932] mqnic 0000:00:00.0: TX completion queue count: 256\r", "[    0.748932] mqnic 0000:00:00.0: TX completion queue offset: 0x00400000\r", "[    0.748932] mqnic 0000:00:00.0: RX queue count: 256\r", "[    0.748932] mqnic 0000:00:00.0: RX queue offset: 0x00600000\r", "[    0.748932] mqnic 0000:00:00.0: RX completion queue count: 256\r", "[    0.748932] mqnic 0000:00:00.0: RX completion queue offset: 0x00700000\r", "[    0.748932] mqnic 0000:00:00.0: Port count: 1\r", "[    0.748932] mqnic 0000:00:00.0: Port offset: 0x00800000\r", "[    0.748932] mqnic 0000:00:00.0: Port stride: 0x00200000\r", "[    0.748932] mqnic 0000:00:00.0: Bad MAC in EEPROM; using random MAC\r", "[    0.749932] mqnic 0000:00:00.0: Max desc block size: 8\r", "[    0.882912] mqnic 0000:00:00.0: Port ID: 0x00000000\r", "[    0.882912] mqnic 0000:00:00.0: Port features: 0x00000701\r", "[    0.882912] mqnic 0000:00:00.0: Port MTU: 2048\r", "[    0.882912] mqnic 0000:00:00.0: Scheduler count: 1\r", "[    0.882912] mqnic 0000:00:00.0: Scheduler offset: 0x00100000\r", "[    0.882912] mqnic 0000:00:00.0: Scheduler stride: 0x00100000\r", "[    0.882912] mqnic 0000:00:00.0: Scheduler type: 0x00000000\r", "+ ip link set dev eth0 up\r", "[    0.911908] mqnic 0000:00:00.0: mqnic_open on port 0\r", "+ ip addr add 10.0.0.1/24 dev eth0\r", "+ netserver\r", "Starting netserver with host 'IN(6)ADDR_ANY' port '12865' and family AF_UNSPEC\r", "+ sleep infinity\r", "[    1.844766] random: crng init done\r", "gem5 Simulator System.  http://gem5.org", "gem5 is copyrighted software; use the --copyright option for details.", "", "gem5 version 20.0.0.1", "gem5 compiled Jun 23 2022 13:51:46", "gem5 started Jun 29 2022 21:45:25", "gem5 executing on swsnetlab09, pid 3232915", "command line: /OS/endhost-networking/work/sim/hejing/simbricks/sims/external/gem5/build/X86/gem5.fast --outdir=/tmp/simbricks/nf-gt-sw-cv/1/gem5-out.server.0 /OS/endhost-networking/work/sim/hejing/simbricks/sims/external/gem5/configs/simbricks/simbricks.py --caches --l2cache --l3cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB --l3_size=32MB --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=4 --l3_assoc=16 --cacheline_size=64 --cpu-clock=8GHz --sys-clock=1GHz --checkpoint-dir=/OS/endhost-networking/work/sim/hejing/simbricks/experiments/out/nf-gt-sw-cv/0/gem5-cp.server.0 --kernel=/OS/endhost-networking/work/sim/hejing/simbricks/images/vmlinux --disk-image=/OS/endhost-networking/work/sim/hejing/simbricks/images/output-base/base.raw --disk-image=/tmp/simbricks/nf-gt-sw-cv/1/cfg.server.0.tar --cpu-type=TimingSimpleCPU --mem-size=8192MB --num-cpus=1 --ddio-enabled --ddio-way-part=8 --mem-type=DDR4_2400_16x4 -r 1 --simbricks-pci=connect:/tmp/simbricks/nf-gt-sw-cv/1/dev.pci.server.0.:latency=500ns:sync_interval=500ns:sync", "", "adding simbricks pci: connect:/tmp/simbricks/nf-gt-sw-cv/1/dev.pci.server.0.:latency=500ns:sync_interval=500ns:sync", "connecting 1", "CEHCKPOINT RESTORE THINGIE", "Switch at curTick count:10000", "Switched CPUS @ tick 1358962781125", "switching cpus", "**** REAL SIMULATION ****", "Exiting @ tick 22338816312000 because user interrupt received"], "stderr": ["warn: CheckedInt already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Enum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: ScopedEnum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Physical memory size specified is 8192MB which is greater than 3GB.  Twice the number of memory controllers would be created.", "warn: No dot file generated. Please install pydot to generate the dot file and pdf.", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (4096 Mbytes)", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (8192 Mbytes)", "info: kernel located at: /OS/endhost-networking/work/sim/hejing/simbricks/images/vmlinux", "system.pc.com_1.device: Listening for connections on port 3456", "0: system.remote_gdb: listening for remote gdb on port 7000", "warn: Reading current count from inactive timer.", "info: Entering event queue @ 1358962771125.  Starting simulation...", "warn: PowerState: Already in the requested power state, request ignored", "info: Entering event queue @ 1358962781125.  Starting simulation...", "warn: instruction 'fwait' unimplemented", "warn: instruction 'verw_Mw_or_Rv' unimplemented", "warn: Don't know what interrupt to clear for console.", "warn: Tried to clear PCI interrupt 14", "warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick", "warn: PowerState: More than one power state change request encountered within the same simulation tick"]}}, "success": true}