
03_Led.elf:     file format elf32-littlearm


Disassembly of section .text:

87800000 <_start>:
87800000:	e10f0000 	mrs	r0, CPSR
87800004:	e3c0001f 	bic	r0, r0, #31
87800008:	e3800013 	orr	r0, r0, #19
8780000c:	e129f000 	msr	CPSR_fc, r0
87800010:	e51fd000 	ldr	sp, [pc, #-0]	; 87800018 <_start+0x18>
87800014:	ea000079 	b	87800200 <__main_from_arm>
87800018:	80200000 	eorhi	r0, r0, r0
8780001c:	00002041 	andeq	r2, r0, r1, asr #32
87800020:	61656100 	cmnvs	r5, r0, lsl #2
87800024:	01006962 	tsteq	r0, r2, ror #18
87800028:	00000016 	andeq	r0, r0, r6, lsl r0
8780002c:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
87800030:	070a0600 	streq	r0, [sl, -r0, lsl #12]
87800034:	09010841 	stmdbeq	r1, {r0, r6, fp}
87800038:	0c030a02 			; <UNDEFINED> instruction: 0x0c030a02
8780003c:	 	strlt	r0, [r0], #1

8780003e <IOMUXC_SetPinMux>:
8780003e:	b480      	push	{r7}
87800040:	b085      	sub	sp, #20
87800042:	af00      	add	r7, sp, #0
87800044:	60f8      	str	r0, [r7, #12]
87800046:	60b9      	str	r1, [r7, #8]
87800048:	607a      	str	r2, [r7, #4]
8780004a:	603b      	str	r3, [r7, #0]
8780004c:	68bb      	ldr	r3, [r7, #8]
8780004e:	f003 010f 	and.w	r1, r3, #15
87800052:	69fb      	ldr	r3, [r7, #28]
87800054:	011b      	lsls	r3, r3, #4
87800056:	f003 0210 	and.w	r2, r3, #16
8780005a:	68fb      	ldr	r3, [r7, #12]
8780005c:	430a      	orrs	r2, r1
8780005e:	601a      	str	r2, [r3, #0]
87800060:	687b      	ldr	r3, [r7, #4]
87800062:	2b00      	cmp	r3, #0
87800064:	d004      	beq.n	87800070 <IOMUXC_SetPinMux+0x32>
87800066:	687b      	ldr	r3, [r7, #4]
87800068:	683a      	ldr	r2, [r7, #0]
8780006a:	f002 0207 	and.w	r2, r2, #7
8780006e:	601a      	str	r2, [r3, #0]
87800070:	bf00      	nop
87800072:	3714      	adds	r7, #20
87800074:	46bd      	mov	sp, r7
87800076:	f85d 7b04 	ldr.w	r7, [sp], #4
8780007a:	4770      	bx	lr

8780007c <IOMUXC_SetPinConfig>:
8780007c:	b480      	push	{r7}
8780007e:	b085      	sub	sp, #20
87800080:	af00      	add	r7, sp, #0
87800082:	60f8      	str	r0, [r7, #12]
87800084:	60b9      	str	r1, [r7, #8]
87800086:	607a      	str	r2, [r7, #4]
87800088:	603b      	str	r3, [r7, #0]
8780008a:	69bb      	ldr	r3, [r7, #24]
8780008c:	2b00      	cmp	r3, #0
8780008e:	d002      	beq.n	87800096 <IOMUXC_SetPinConfig+0x1a>
87800090:	69bb      	ldr	r3, [r7, #24]
87800092:	69fa      	ldr	r2, [r7, #28]
87800094:	601a      	str	r2, [r3, #0]
87800096:	bf00      	nop
87800098:	3714      	adds	r7, #20
8780009a:	46bd      	mov	sp, r7
8780009c:	f85d 7b04 	ldr.w	r7, [sp], #4
878000a0:	4770      	bx	lr

878000a2 <InitClock>:
878000a2:	b480      	push	{r7}
878000a4:	af00      	add	r7, sp, #0
878000a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
878000aa:	f2c0 230c 	movt	r3, #524	; 0x20c
878000ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
878000b2:	669a      	str	r2, [r3, #104]	; 0x68
878000b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
878000b8:	f2c0 230c 	movt	r3, #524	; 0x20c
878000bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
878000c0:	66da      	str	r2, [r3, #108]	; 0x6c
878000c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
878000c6:	f2c0 230c 	movt	r3, #524	; 0x20c
878000ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
878000ce:	671a      	str	r2, [r3, #112]	; 0x70
878000d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
878000d4:	f2c0 230c 	movt	r3, #524	; 0x20c
878000d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
878000dc:	675a      	str	r2, [r3, #116]	; 0x74
878000de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
878000e2:	f2c0 230c 	movt	r3, #524	; 0x20c
878000e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
878000ea:	679a      	str	r2, [r3, #120]	; 0x78
878000ec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
878000f0:	f2c0 230c 	movt	r3, #524	; 0x20c
878000f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
878000f8:	67da      	str	r2, [r3, #124]	; 0x7c
878000fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
878000fe:	f2c0 230c 	movt	r3, #524	; 0x20c
87800102:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
87800106:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
8780010a:	bf00      	nop
8780010c:	46bd      	mov	sp, r7
8780010e:	f85d 7b04 	ldr.w	r7, [sp], #4
87800112:	4770      	bx	lr

87800114 <InitGPIO1_IO03>:
87800114:	b580      	push	{r7, lr}
87800116:	b082      	sub	sp, #8
87800118:	af02      	add	r7, sp, #8
8780011a:	2300      	movs	r3, #0
8780011c:	9301      	str	r3, [sp, #4]
8780011e:	f44f 733d 	mov.w	r3, #756	; 0x2f4
87800122:	f2c0 230e 	movt	r3, #526	; 0x20e
87800126:	9300      	str	r3, [sp, #0]
87800128:	2300      	movs	r3, #0
8780012a:	2200      	movs	r2, #0
8780012c:	2105      	movs	r1, #5
8780012e:	2068      	movs	r0, #104	; 0x68
87800130:	f2c0 200e 	movt	r0, #526	; 0x20e
87800134:	f7ff ff83 	bl	8780003e <IOMUXC_SetPinMux>
87800138:	f241 03b0 	movw	r3, #4272	; 0x10b0
8780013c:	9301      	str	r3, [sp, #4]
8780013e:	f44f 733d 	mov.w	r3, #756	; 0x2f4
87800142:	f2c0 230e 	movt	r3, #526	; 0x20e
87800146:	9300      	str	r3, [sp, #0]
87800148:	2300      	movs	r3, #0
8780014a:	2200      	movs	r2, #0
8780014c:	2105      	movs	r1, #5
8780014e:	2068      	movs	r0, #104	; 0x68
87800150:	f2c0 200e 	movt	r0, #526	; 0x20e
87800154:	f7ff ff92 	bl	8780007c <IOMUXC_SetPinConfig>
87800158:	f44f 4340 	mov.w	r3, #49152	; 0xc000
8780015c:	f2c0 2309 	movt	r3, #521	; 0x209
87800160:	2208      	movs	r2, #8
87800162:	605a      	str	r2, [r3, #4]
87800164:	bf00      	nop
87800166:	46bd      	mov	sp, r7
87800168:	bd80      	pop	{r7, pc}

8780016a <UsrDelay>:
8780016a:	b480      	push	{r7}
8780016c:	b085      	sub	sp, #20
8780016e:	af00      	add	r7, sp, #0
87800170:	6078      	str	r0, [r7, #4]
87800172:	687b      	ldr	r3, [r7, #4]
87800174:	2b00      	cmp	r3, #0
87800176:	d012      	beq.n	8780019e <UsrDelay+0x34>
87800178:	f240 73ff 	movw	r3, #2047	; 0x7ff
8780017c:	60fb      	str	r3, [r7, #12]
8780017e:	e008      	b.n	87800192 <UsrDelay+0x28>
87800180:	bf00      	nop
87800182:	68fb      	ldr	r3, [r7, #12]
87800184:	1e5a      	subs	r2, r3, #1
87800186:	60fa      	str	r2, [r7, #12]
87800188:	2b00      	cmp	r3, #0
8780018a:	d1fa      	bne.n	87800182 <UsrDelay+0x18>
8780018c:	f240 73ff 	movw	r3, #2047	; 0x7ff
87800190:	60fb      	str	r3, [r7, #12]
87800192:	687b      	ldr	r3, [r7, #4]
87800194:	1e5a      	subs	r2, r3, #1
87800196:	607a      	str	r2, [r7, #4]
87800198:	2b00      	cmp	r3, #0
8780019a:	d1f1      	bne.n	87800180 <UsrDelay+0x16>
8780019c:	e000      	b.n	878001a0 <UsrDelay+0x36>
8780019e:	bf00      	nop
878001a0:	3714      	adds	r7, #20
878001a2:	46bd      	mov	sp, r7
878001a4:	f85d 7b04 	ldr.w	r7, [sp], #4
878001a8:	4770      	bx	lr

878001aa <main>:
878001aa:	b580      	push	{r7, lr}
878001ac:	b082      	sub	sp, #8
878001ae:	af00      	add	r7, sp, #0
878001b0:	6078      	str	r0, [r7, #4]
878001b2:	6039      	str	r1, [r7, #0]
878001b4:	f7ff ff75 	bl	878000a2 <InitClock>
878001b8:	f7ff ffac 	bl	87800114 <InitGPIO1_IO03>
878001bc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
878001c0:	f2c0 2309 	movt	r3, #521	; 0x209
878001c4:	681a      	ldr	r2, [r3, #0]
878001c6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
878001ca:	f2c0 2309 	movt	r3, #521	; 0x209
878001ce:	f022 0208 	bic.w	r2, r2, #8
878001d2:	601a      	str	r2, [r3, #0]
878001d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
878001d8:	f7ff ffc7 	bl	8780016a <UsrDelay>
878001dc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
878001e0:	f2c0 2309 	movt	r3, #521	; 0x209
878001e4:	681a      	ldr	r2, [r3, #0]
878001e6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
878001ea:	f2c0 2309 	movt	r3, #521	; 0x209
878001ee:	f042 0208 	orr.w	r2, r2, #8
878001f2:	601a      	str	r2, [r3, #0]
878001f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
878001f8:	f7ff ffb7 	bl	8780016a <UsrDelay>
878001fc:	e7de      	b.n	878001bc <main+0x12>
	...

87800200 <__main_from_arm>:
87800200:	e51ff004 	ldr	pc, [pc, #-4]	; 87800204 <__main_from_arm+0x4>
87800204:	878001ab 	strhi	r0, [r0, fp, lsr #3]

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x8672f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  10:	206e6961 	rsbcs	r6, lr, r1, ror #18
  14:	20726f66 	rsbscs	r6, r2, r6, ror #30
  18:	20656874 	rsbcs	r6, r5, r4, ror r8
  1c:	72702d41 	rsbsvc	r2, r0, #4160	; 0x1040
  20:	6c69666f 	stclvs	6, cr6, [r9], #-444	; 0xfffffe44
  24:	72412065 	subvc	r2, r1, #101	; 0x65
  28:	74696863 	strbtvc	r6, [r9], #-2147	; 0xfffff79d
  2c:	75746365 	ldrbvc	r6, [r4, #-869]!	; 0xfffffc9b
  30:	39206572 	stmdbcc	r0!, {r1, r4, r5, r6, r8, sl, sp, lr}
  34:	322d322e 	eorcc	r3, sp, #-536870910	; 0xe0000002
  38:	2e393130 	mrccs	1, 1, r3, cr9, cr0, {1}
  3c:	28203231 	stmdacs	r0!, {r0, r4, r5, r9, ip, sp}
  40:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  44:	30312e39 	eorscc	r2, r1, r9, lsr lr
  48:	39202929 	stmdbcc	r0!, {r0, r3, r5, r8, fp, sp}
  4c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  50:	31303220 	teqcc	r0, r0, lsr #4
  54:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c030a02 			; <UNDEFINED> instruction: 0x0c030a02
  20:	14041201 	strne	r1, [r4], #-513	; 0xfffffdff
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <_start-0x877b9fc4>
  2c:	22011c02 	andcs	r1, r1, #512	; 0x200
  30:	Address 0x0000000000000030 is out of bounds.

