{
  "design": {
    "design_info": {
      "boundary_crc": "0x1F1B7D0618EE9937",
      "device": "xc7z020clg484-1",
      "name": "soc",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": "",
      "smartconnect_0": "",
      "fifo_generator_0": "",
      "gen_data_0": "",
      "fifo_generator_1": "",
      "axi_write_0": "",
      "axi_read_0": ""
    },
    "ports": {
      "clk_100M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "soc_clk_100M",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "i_wr_done": {
        "direction": "I"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "soc_blk_mem_gen_0_0"
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "soc_axi_bram_ctrl_0_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "soc_smartconnect_0_0",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "soc_fifo_generator_0_0",
        "parameters": {
          "Enable_Safety_Circuit": {
            "value": "true"
          },
          "Enable_TLAST": {
            "value": "true"
          },
          "FIFO_Implementation_rach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wrch": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "INTERFACE_TYPE": {
            "value": "AXI_STREAM"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "gen_data_0": {
        "vlnv": "xilinx.com:module_ref:gen_data:1.0",
        "xci_name": "soc_gen_data_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gen_data",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "soc_clk_100M",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_axis",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "soc_clk_100M",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "fifo_generator_1": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "soc_fifo_generator_0_1",
        "parameters": {
          "Enable_Safety_Circuit": {
            "value": "true"
          },
          "Enable_TLAST": {
            "value": "true"
          },
          "FIFO_Implementation_rach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wrch": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "INTERFACE_TYPE": {
            "value": "AXI_STREAM"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "axi_write_0": {
        "vlnv": "xilinx.com:module_ref:axi_write:1.0",
        "xci_name": "soc_axi_write_0_0",
        "parameters": {
          "AW_LIN": {
            "value": "64"
          },
          "DATA_WIDTH": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_write",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_WR": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "soc_clk_100M",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "S_WR_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "S_WR_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "S_WR_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "S_WR_tready",
                "direction": "O"
              }
            }
          },
          "m_axi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "m_axi",
            "master_id": "0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "WRITE_ONLY",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "soc_clk_100M",
                "value_src": "default_prop"
              },
              "master_id": {
                "value": "0"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "m_axi_awid",
                "direction": "O"
              },
              "AWADDR": {
                "physical_name": "m_axi_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "m_axi_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "m_axi_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "m_axi_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "m_axi_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "m_axi_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "m_axi_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "m_axi_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "m_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "m_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "m_axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "m_axi_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "m_axi_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "m_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "m_axi_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "m_axi_bid",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "m_axi_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "m_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "m_axi_bready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "S_WR_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_WR",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "S_WR_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "soc_clk_100M",
                "value_src": "default_prop"
              }
            }
          },
          "S_WR_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "m_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axi_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "soc_clk_100M",
                "value_src": "default_prop"
              }
            }
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_read_0": {
        "vlnv": "xilinx.com:module_ref:axi_read:1.0",
        "xci_name": "soc_axi_read_0_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_read",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_RD": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "soc_clk_100M",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "M_RD_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "M_RD_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "M_RD_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "M_RD_tready",
                "direction": "I"
              }
            }
          },
          "m_axi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "m_axi",
            "master_id": "1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_ONLY",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "soc_clk_100M",
                "value_src": "default_prop"
              },
              "master_id": {
                "value": "1"
              }
            },
            "port_maps": {
              "ARID": {
                "physical_name": "m_axi_arid",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "m_axi_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "m_axi_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "m_axi_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "m_axi_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "m_axi_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "m_axi_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "m_axi_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "m_axi_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "m_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "m_axi_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "m_axi_rid",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "m_axi_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "m_axi_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "m_axi_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "m_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "m_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "i_wr_done": {
            "direction": "I"
          },
          "M_RD_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_RD",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "M_RD_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "soc_clk_100M",
                "value_src": "default_prop"
              }
            }
          },
          "M_RD_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "m_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axi_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "soc_clk_100M",
                "value_src": "default_prop"
              }
            }
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_read_0_M_RD": {
        "interface_ports": [
          "fifo_generator_1/S_AXIS",
          "axi_read_0/M_RD"
        ]
      },
      "axi_read_0_m_axi": {
        "interface_ports": [
          "axi_read_0/m_axi",
          "smartconnect_0/S01_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_write_0_m_axi": {
        "interface_ports": [
          "axi_write_0/m_axi",
          "smartconnect_0/S00_AXI"
        ]
      },
      "gen_data_0_interface_axis": {
        "interface_ports": [
          "fifo_generator_0/S_AXIS",
          "gen_data_0/interface_axis"
        ]
      },
      "fifo_generator_0_M_AXIS": {
        "interface_ports": [
          "fifo_generator_0/M_AXIS",
          "axi_write_0/S_WR"
        ]
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_100M",
          "fifo_generator_0/s_aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "smartconnect_0/aclk",
          "gen_data_0/clk",
          "fifo_generator_1/s_aclk",
          "axi_write_0/S_WR_aclk",
          "axi_write_0/m_axi_aclk",
          "axi_read_0/M_RD_aclk",
          "axi_read_0/m_axi_aclk"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n",
          "fifo_generator_0/s_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "gen_data_0/rst_n",
          "fifo_generator_1/s_aresetn",
          "axi_write_0/S_WR_aresetn",
          "axi_write_0/m_axi_aresetn",
          "axi_read_0/M_RD_aresetn",
          "axi_read_0/m_axi_aresetn"
        ]
      },
      "i_wr_done_0_1": {
        "ports": [
          "i_wr_done",
          "axi_read_0/i_wr_done"
        ]
      }
    },
    "addressing": {
      "/axi_write_0": {
        "address_spaces": {
          "m_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_read_0": {
        "address_spaces": {
          "m_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}