// Seed: 1226238420
module module_0 ();
  assign id_1 = "";
  assign id_2 = id_2;
  tri0 id_3;
  always @(1 or negedge id_3) begin : LABEL_0
    begin : LABEL_0$display
      ;
      @(posedge 1'b0) id_1 = id_2;
      $display(1);
    end
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  parameter id_3#(.id_4(id_1 && -1'b0)) = -1'b0;
  assign id_2 = 1;
  tri0 id_5 = -1 <-> -1'b0, id_6;
  wire id_7;
  parameter id_8 = -1;
  wire id_9, id_10;
  module_0 modCall_1 ();
  wire id_11;
endmodule
