{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@1532:2387@HdlStmIf", "  assign tx_pll_clk_sel_s = up_tx_sys_clk_sel;\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == 2) begin\n  GTHE4_CHANNEL #(\n    .ACJTAG_DEBUG_MODE (1'b0),\n    .ACJTAG_MODE (1'b0),\n    .ACJTAG_RESET (1'b0),\n    .ADAPT_CFG0 (16'b0001000000000000),\n    .ADAPT_CFG1 (16'b1100100000000000),\n    .ADAPT_CFG2 (16'b0000000000000000),\n    .ALIGN_COMMA_DOUBLE (\"FALSE\"),\n    .ALIGN_COMMA_ENABLE (10'b1111111111),\n    .ALIGN_COMMA_WORD (1),\n    .ALIGN_MCOMMA_DET (\"TRUE\"),\n    .ALIGN_MCOMMA_VALUE (10'b1010000011),\n    .ALIGN_PCOMMA_DET (\"TRUE\"),\n    .ALIGN_PCOMMA_VALUE (10'b0101111100),\n    .A_RXOSCALRESET (1'b0),\n    .A_RXPROGDIVRESET (1'b0),\n    .A_RXTERMINATION (1'b1),\n    .A_TXDIFFCTRL (5'b10110),\n    .A_TXPROGDIVRESET (1'b0),\n    .CAPBYPASS_FORCE (1'b0),\n    .CBCC_DATA_SOURCE_SEL (\"DECODED\"),\n    .CDR_SWAP_MODE_EN (1'b0),\n    .CFOK_PWRSVE_EN (1'b1),\n    .CHAN_BOND_KEEP_ALIGN (\"FALSE\"),\n    .CHAN_BOND_MAX_SKEW (1),\n    .CHAN_BOND_SEQ_1_1 (10'b0000000000),\n    .CHAN_BOND_SEQ_1_2 (10'b0000000000),\n    .CHAN_BOND_SEQ_1_3 (10'b0000000000),\n    .CHAN_BOND_SEQ_1_4 (10'b0000000000),\n    .CHAN_BOND_SEQ_1_ENABLE (4'b1111),\n    .CHAN_BOND_SEQ_2_1 (10'b0000000000),\n    .CHAN_BOND_SEQ_2_2 (10'b0000000000),\n    .CHAN_BOND_SEQ_2_3 (10'b0000000000),\n    .CHAN_BOND_SEQ_2_4 (10'b0000000000),\n    .CHAN_BOND_SEQ_2_ENABLE (4'b1111),\n    .CHAN_BOND_SEQ_2_USE (\"FALSE\"),\n    .CHAN_BOND_SEQ_LEN (1),\n    .CH_HSPMUX (16'b0010010000100100),\n    .CKCAL1_CFG_0 (16'b1100000011000000),\n    .CKCAL1_CFG_1 (16'b0101000011000000),\n    .CKCAL1_CFG_2 (16'b0000000000001010),\n    .CKCAL1_CFG_3 (16'b0000000000000000),\n    .CKCAL2_CFG_0 (16'b1100000011000000),\n    .CKCAL2_CFG_1 (16'b1000000011000000),\n    .CKCAL2_CFG_2 (16'b0000000000000000),\n    .CKCAL2_CFG_3 (16'b0000000000000000),\n    .CKCAL2_CFG_4 (16'b0000000000000000),\n    .CKCAL_RSVD0 (16'b0000000010000000),\n    .CKCAL_RSVD1 (16'b0000010000000000),\n    .CLK_CORRECT_USE (\"FALSE\"),\n    .CLK_COR_KEEP_IDLE (\"FALSE\"),\n    .CLK_COR_MAX_LAT (12),\n    .CLK_COR_MIN_LAT (8),\n    .CLK_COR_PRECEDENCE (\"TRUE\"),\n    .CLK_COR_REPEAT_WAIT (0),\n    .CLK_COR_SEQ_1_1 (10'b0100000000),\n    .CLK_COR_SEQ_1_2 (10'b0100000000),\n    .CLK_COR_SEQ_1_3 (10'b0100000000),\n    .CLK_COR_SEQ_1_4 (10'b0100000000),\n    .CLK_COR_SEQ_1_ENABLE (4'b1111),\n    .CLK_COR_SEQ_2_1 (10'b0100000000),\n    .CLK_COR_SEQ_2_2 (10'b0100000000),\n    .CLK_COR_SEQ_2_3 (10'b0100000000),\n    .CLK_COR_SEQ_2_4 (10'b0100000000),\n    .CLK_COR_SEQ_2_ENABLE (4'b1111),\n    .CLK_COR_SEQ_2_USE (\"FALSE\"),\n    .CLK_COR_SEQ_LEN (1),\n    .CPLL_CFG0 (CPLL_CFG0),\n    .CPLL_CFG1 (CPLL_CFG1),\n    .CPLL_CFG2 (CPLL_CFG2),\n    .CPLL_CFG3 (CPLL_CFG3),\n    .CPLL_FBDIV (CPLL_FBDIV),\n    .CPLL_FBDIV_45 (CPLL_FBDIV_4_5),\n    .CPLL_INIT_CFG0 (16'b0000001010110010),\n    .CPLL_LOCK_CFG (16'b0000000111101000),\n    .CPLL_REFCLK_DIV (1),\n    .CTLE3_OCAP_EXT_CTRL (3'b000),\n    .CTLE3_OCAP_EXT_EN (1'b0),\n    .DDI_CTRL (2'b00),\n    .DDI_REALIGN_WAIT (15),\n    .DEC_MCOMMA_DETECT (\"TRUE\"),\n    .DEC_PCOMMA_DETECT (\"TRUE\"),\n    .DEC_VALID_COMMA_ONLY (\"FALSE\"),\n    .DELAY_ELEC (1'b0),\n    .DMONITOR_CFG0 (10'b0000000000),\n    .DMONITOR_CFG1 (8'b00000000),\n    .ES_CLK_PHASE_SEL (1'b0),\n    .ES_CONTROL (6'b000000),\n    .ES_ERRDET_EN (\"TRUE\"),\n    .ES_EYE_SCAN_EN (\"TRUE\"),\n    .ES_HORZ_OFFSET (12'b000000000000),\n    .ES_PRESCALE (5'b00000),\n    .ES_QUALIFIER0 (16'b0000000000000000),\n    .ES_QUALIFIER1 (16'b0000000000000000),\n    .ES_QUALIFIER2 (16'b0000000000000000),\n    .ES_QUALIFIER3 (16'b0000000000000000),\n    .ES_QUALIFIER4 (16'b0000000000000000),\n    .ES_QUALIFIER5 (16'b0000000000000000),\n    .ES_QUALIFIER6 (16'b0000000000000000),\n    .ES_QUALIFIER7 (16'b0000000000000000),\n    .ES_QUALIFIER8 (16'b0000000000000000),\n    .ES_QUALIFIER9 (16'b0000000000000000),\n    .ES_QUAL_MASK0 (16'b1111111111111111),\n    .ES_QUAL_MASK1 (16'b1111111111111111),\n    .ES_QUAL_MASK2 (16'b1111111111111111),\n    .ES_QUAL_MASK3 (16'b1111111111111111),\n    .ES_QUAL_MASK4 (16'b1111111111111111),\n    .ES_QUAL_MASK5 (16'b1111111111111111),\n    .ES_QUAL_MASK6 (16'b1111111111111111),\n    .ES_QUAL_MASK7 (16'b1111111111111111),\n    .ES_QUAL_MASK8 (16'b1111111111111111),\n    .ES_QUAL_MASK9 (16'b1111111111111111),\n    .ES_SDATA_MASK0 (16'b1111111111111111),\n    .ES_SDATA_MASK1 (16'b1111111111111111),\n    .ES_SDATA_MASK2 (16'b0000000011111111),\n    .ES_SDATA_MASK3 (16'b0000000000000000),\n    .ES_SDATA_MASK4 (16'b0000000000000000),\n    .ES_SDATA_MASK5 (16'b1111111111111111),\n    .ES_SDATA_MASK6 (16'b1111111111111111),\n    .ES_SDATA_MASK7 (16'b1111111111111111),\n    .ES_SDATA_MASK8 (16'b1111111111111111),\n    .ES_SDATA_MASK9 (16'b1111111111111111),\n    .EYE_SCAN_SWAP_EN (1'b0),\n    .FTS_DESKEW_SEQ_ENABLE (4'b1111),\n    .FTS_LANE_DESKEW_CFG (4'b1111),\n    .FTS_LANE_DESKEW_EN (\"FALSE\"),\n    .GEARBOX_MODE (5'b00000),\n    .ISCAN_CK_PH_SEL2 (1'b0),\n    .LOCAL_MASTER (1'b1),\n    .LPBK_BIAS_CTRL (3'b100),\n    .LPBK_EN_RCAL_B (1'b0),\n    .LPBK_EXT_RCAL (4'b1000),\n    .LPBK_IND_CTRL0 (3'b000),\n    .LPBK_IND_CTRL1 (3'b000),\n    .LPBK_IND_CTRL2 (3'b000),\n    .LPBK_RG_CTRL (4'b1110),\n    .OOBDIVCTL (2'b00),\n    .OOB_PWRUP (1'b0),\n    .PCI3_AUTO_REALIGN (\"OVR_1K_BLK\"),\n    .PCI3_PIPE_RX_ELECIDLE (1'b0),\n    .PCI3_RX_ASYNC_EBUF_BYPASS (2'b00),\n    .PCI3_RX_ELECIDLE_EI2_ENABLE (1'b0),\n    .PCI3_RX_ELECIDLE_H2L_COUNT (6'b000000),\n    .PCI3_RX_ELECIDLE_H2L_DISABLE (3'b000),\n    .PCI3_RX_ELECIDLE_HI_COUNT (6'b000000),\n    .PCI3_RX_ELECIDLE_LP4_DISABLE (1'b0),\n    .PCI3_RX_FIFO_DISABLE (1'b0),\n    .PCIE3_CLK_COR_EMPTY_THRSH (5'b00000),\n    .PCIE3_CLK_COR_FULL_THRSH (6'b010000),\n    .PCIE3_CLK_COR_MAX_LAT (5'b00100),\n    .PCIE3_CLK_COR_MIN_LAT (5'b00000),\n    .PCIE3_CLK_COR_THRSH_TIMER (6'b001000),\n    .PCIE_BUFG_DIV_CTRL (16'b0011010100000000),\n    .PCIE_PLL_SEL_MODE_GEN12 (2'b10),\n    .PCIE_PLL_SEL_MODE_GEN3 (2'b10),\n    .PCIE_PLL_SEL_MODE_GEN4 (2'b10),\n    .PCIE_RXPCS_CFG_GEN3 (16'b0000101010100101),\n    .PCIE_RXPMA_CFG (16'b0010100000001010),\n    .PCIE_TXPCS_CFG_GEN3 (16'b0010010010100100),\n    .PCIE_TXPMA_CFG (16'b0010100000001010),\n    .PCS_PCIE_EN (\"FALSE\"),\n    .PCS_RSVD0 (16'b0000000000000000),\n    .PD_TRANS_TIME_FROM_P2 (12'b000000111100),\n    .PD_TRANS_TIME_NONE_P2 (8'b00011001),\n    .PD_TRANS_TIME_TO_P2 (8'b01100100),\n    .PREIQ_FREQ_BST (0),\n    .PROCESS_PAR (3'b010),\n    .RATE_SW_USE_DRP (1'b1),\n    .RCLK_SIPO_DLY_ENB (1'b0),\n    .RCLK_SIPO_INV_EN (1'b0),\n    .RESET_POWERSAVE_DISABLE (1'b0),\n    .RTX_BUF_CML_CTRL (3'b010),\n    .RTX_BUF_TERM_CTRL (2'b00),\n    .RXBUFRESET_TIME (5'b00011),\n    .RXBUF_ADDR_MODE (\"FAST\"),\n    .RXBUF_EIDLE_HI_CNT (4'b1000),\n    .RXBUF_EIDLE_LO_CNT (4'b0000),\n    .RXBUF_EN (\"TRUE\"),\n    .RXBUF_RESET_ON_CB_CHANGE (\"TRUE\"),\n    .RXBUF_RESET_ON_COMMAALIGN (\"FALSE\"),\n    .RXBUF_RESET_ON_EIDLE (\"FALSE\"),\n    .RXBUF_RESET_ON_RATE_CHANGE (\"TRUE\"),\n    .RXBUF_THRESH_OVFLW (57),\n    .RXBUF_THRESH_OVRD (\"TRUE\"),\n    .RXBUF_THRESH_UNDFLW (3),\n    .RXCDRFREQRESET_TIME (5'b00001),\n    .RXCDRPHRESET_TIME (5'b00001),\n    .RXCDR_CFG0 (16'b0000000000000010),\n    .RXCDR_CFG0_GEN3 (16'b0000000000000011),\n    .RXCDR_CFG1 (16'b0000000000000000),\n    .RXCDR_CFG1_GEN3 (16'b0000000000000000),\n    .RXCDR_CFG2 (16'b0000001001100101),\n    .RXCDR_CFG2_GEN3 (16'b0000001001100101),\n    .RXCDR_CFG2_GEN4 (16'b0000000010110100),\n    .RXCDR_CFG3 (16'b0000000000010010),\n    .RXCDR_CFG3_GEN3 (16'b0000000000010010),\n    .RXCDR_CFG3_GEN4 (16'b0000000000100100),\n    .RXCDR_CFG4 (16'b0101110011110110),\n    .RXCDR_CFG4_GEN3 (16'b0101110011110110),\n    .RXCDR_CFG5 (16'b1011010001101011),\n    .RXCDR_CFG5_GEN3 (16'b0001010001101011),\n    .RXCDR_FR_RESET_ON_EIDLE (1'b0),\n    .RXCDR_HOLD_DURING_EIDLE (1'b0),\n    .RXCDR_LOCK_CFG0 (16'b0010001000000001),\n    .RXCDR_LOCK_CFG1 (16'b1001111111111111),\n    .RXCDR_LOCK_CFG2 (16'b0111011111000011),\n    .RXCDR_LOCK_CFG3 (16'b0000000000000001),\n    .RXCDR_LOCK_CFG4 (16'b0000000000000000),\n    .RXCDR_PH_RESET_ON_EIDLE (1'b0),\n    .RXCFOK_CFG0 (16'b0000000000000000),\n    .RXCFOK_CFG1 (16'b1000000000010101),\n    .RXCFOK_CFG2 (16'b0000001010101110),\n    .RXCKCAL1_IQ_LOOP_RST_CFG (16'b0000000000000100),\n    .RXCKCAL1_I_LOOP_RST_CFG (16'b0000000000000100),\n    .RXCKCAL1_Q_LOOP_RST_CFG (16'b0000000000000100),\n    .RXCKCAL2_DX_LOOP_RST_CFG (16'b0000000000000100),\n    .RXCKCAL2_D_LOOP_RST_CFG (16'b0000000000000100),\n    .RXCKCAL2_S_LOOP_RST_CFG (16'b0000000000000100),\n    .RXCKCAL2_X_LOOP_RST_CFG (16'b0000000000000100),\n    .RXDFELPMRESET_TIME (7'b0001111),\n    .RXDFELPM_KL_CFG0 (16'b0000000000000000),\n    .RXDFELPM_KL_CFG1 (16'b1010000011100010),\n    .RXDFELPM_KL_CFG2 (16'b0000000100000000),\n    .RXDFE_CFG0 (16'b0000101000000000),\n    .RXDFE_CFG1 (16'b0000000000000000),\n    .RXDFE_GC_CFG0 (16'b0000000000000000),\n    .RXDFE_GC_CFG1 (16'b1000000000000000),\n    .RXDFE_GC_CFG2 (16'b1111111111100000),\n    .RXDFE_H2_CFG0 (16'b0000000000000000),\n    .RXDFE_H2_CFG1 (16'b0000000000000010),\n    .RXDFE_H3_CFG0 (16'b0000000000000000),\n    .RXDFE_H3_CFG1 (16'b1000000000000010),\n    .RXDFE_H4_CFG0 (16'b0000000000000000),\n    .RXDFE_H4_CFG1 (16'b1000000000000010),\n    .RXDFE_H5_CFG0 (16'b0000000000000000),\n    .RXDFE_H5_CFG1 (16'b1000000000000010),\n    .RXDFE_H6_CFG0 (16'b0000000000000000),\n    .RXDFE_H6_CFG1 (16'b1000000000000010),\n    .RXDFE_H7_CFG0 (16'b0000000000000000),\n    .RXDFE_H7_CFG1 (16'b1000000000000010),\n    .RXDFE_H8_CFG0 (16'b0000000000000000),\n    .RXDFE_H8_CFG1 (16'b1000000000000010),\n    .RXDFE_H9_CFG0 (16'b0000000000000000),\n    .RXDFE_H9_CFG1 (16'b1000000000000010),\n    .RXDFE_HA_CFG0 (16'b0000000000000000),\n    .RXDFE_HA_CFG1 (16'b1000000000000010),\n    .RXDFE_HB_CFG0 (16'b0000000000000000),\n    .RXDFE_HB_CFG1 (16'b1000000000000010),\n    .RXDFE_HC_CFG0 (16'b0000000000000000),\n    .RXDFE_HC_CFG1 (16'b1000000000000010),\n    .RXDFE_HD_CFG0 (16'b0000000000000000),\n    .RXDFE_HD_CFG1 (16'b1000000000000010),\n    .RXDFE_HE_CFG0 (16'b0000000000000000),\n    .RXDFE_HE_CFG1 (16'b1000000000000010),\n    .RXDFE_HF_CFG0 (16'b0000000000000000),\n    .RXDFE_HF_CFG1 (16'b1000000000000010),\n    .RXDFE_KH_CFG0 (16'b0000000000000000),\n    .RXDFE_KH_CFG1 (16'b1000000000000000),\n    .RXDFE_KH_CFG2 (16'b0010011000010011),\n    .RXDFE_KH_CFG3 (16'b0100000100011100),\n    .RXDFE_OS_CFG0 (16'b0000000000000000),\n    .RXDFE_OS_CFG1 (16'b1000000000000010),\n    .RXDFE_PWR_SAVING (1'b1),\n    .RXDFE_UT_CFG0 (16'b0000000000000000),\n    .RXDFE_UT_CFG1 (16'b0000000000000011),\n    .RXDFE_UT_CFG2 (16'b0000000000000000),\n    .RXDFE_VP_CFG0 (16'b0000000000000000),\n    .RXDFE_VP_CFG1 (16'b1000000000110011),\n    .RXDLY_CFG (16'b0000000000010000),\n    .RXDLY_LCFG (16'b0000000000110000),\n    .RXELECIDLE_CFG (\"SIGCFG_4\"),\n    .RXGBOX_FIFO_INIT_RD_ADDR (4),\n    .RXGEARBOX_EN (\"FALSE\"),\n    .RXISCANRESET_TIME (5'b00001),\n    .RXLPM_CFG (16'b0000000000000000),\n    .RXLPM_GC_CFG (16'b1000000000000000),\n    .RXLPM_KH_CFG0 (16'b0000000000000000),\n    .RXLPM_KH_CFG1 (16'b0000000000000010),\n    .RXLPM_OS_CFG0 (16'b0000000000000000),\n    .RXLPM_OS_CFG1 (16'b1000000000000010),\n    .RXOOB_CFG (9'b000000110),\n    .RXOOB_CLK_CFG (\"PMA\"),\n    .RXOSCALRESET_TIME (5'b00011),\n    .RXOUT_DIV (RX_OUT_DIV),\n    .RXPCSRESET_TIME (5'b00011),\n    .RXPHBEACON_CFG (16'b0000000000000000),\n    .RXPHDLY_CFG (16'b0010000001110000),\n    .RXPHSAMP_CFG (16'b0010000100000000),\n    .RXPHSLIP_CFG (16'b1001100100110011),\n    .RXPH_MONITOR_SEL (5'b00000),\n    .RXPI_AUTO_BW_SEL_BYPASS (1'b0),\n    .RXPI_CFG0 (16'b0000000000000010),\n    .RXPI_CFG1 (16'b0000000000010101),\n    .RXPI_LPM (1'b0),\n    .RXPI_SEL_LC (2'b00),\n    .RXPI_STARTCODE (2'b00),\n    .RXPI_VREFSEL (1'b0),\n    .RXPMACLK_SEL (\"DATA\"),\n    .RXPMARESET_TIME (5'b00011),\n    .RXPRBS_ERR_LOOPBACK (1'b0),\n    .RXPRBS_LINKACQ_CNT (15),\n    .RXREFCLKDIV2_SEL (1'b0),\n    .RXSLIDE_AUTO_WAIT (7),\n    .RXSLIDE_MODE (\"OFF\"),\n    .RXSYNC_MULTILANE (1'b1),\n    .RXSYNC_OVRD (1'b0),\n    .RXSYNC_SKIP_DA (1'b0),\n    .RX_AFE_CM_EN (1'b0),\n    .RX_BIAS_CFG0 (16'b0001010101010100),\n    .RX_BUFFER_CFG (6'b000000),\n    .RX_CAPFF_SARC_ENB (1'b0),\n    .RX_CLK25_DIV (RX_CLK25_DIV),\n    .RX_CLKMUX_EN (1'b1),\n    .RX_CLK_SLIP_OVRD (5'b00000),\n    .RX_CM_BUF_CFG (4'b1010),\n    .RX_CM_BUF_PD (1'b0),\n    .RX_CM_SEL (3),\n    .RX_CM_TRIM (10),\n    .RX_CTLE3_LPF (8'b11111111),\n    .RX_DATA_WIDTH (40),\n    .RX_DDI_SEL (6'b000000),\n    .RX_DEFER_RESET_BUF_EN (\"TRUE\"),\n    .RX_DEGEN_CTRL (3'b011),\n    .RX_DFELPM_CFG0 (6),\n    .RX_DFELPM_CFG1 (1'b1),\n    .RX_DFELPM_KLKH_AGC_STUP_EN (1'b1),\n    .RX_DFE_AGC_CFG0 (2'b10),\n    .RX_DFE_AGC_CFG1 (4),\n    .RX_DFE_KL_LPM_KH_CFG0 (1),\n    .RX_DFE_KL_LPM_KH_CFG1 (4),\n    .RX_DFE_KL_LPM_KL_CFG0 (2'b01),\n    .RX_DFE_KL_LPM_KL_CFG1 (4),\n    .RX_DFE_LPM_HOLD_DURING_EIDLE (1'b0),\n    .RX_DISPERR_SEQ_MATCH (\"TRUE\"),\n    .RX_DIV2_MODE_B (1'b0),\n    .RX_DIVRESET_TIME (5'b00001),\n    .RX_EN_CTLE_RCAL_B (1'b0),\n    .RX_EN_HI_LR (1'b1),\n    .RX_EXT_RL_CTRL (9'b000000000),\n    .RX_EYESCAN_VS_CODE (7'b0000000),\n    .RX_EYESCAN_VS_NEG_DIR (1'b0),\n    .RX_EYESCAN_VS_RANGE (2'b00),\n    .RX_EYESCAN_VS_UT_SIGN (1'b0),\n    .RX_FABINT_USRCLK_FLOP (1'b0),\n    .RX_INT_DATAWIDTH (1),\n    .RX_PMA_POWER_SAVE (1'b0),\n    .RX_PMA_RSV0 (16'b0000000000000000),\n    .RX_PROGDIV_CFG (0.0),\n    .RX_PROGDIV_RATE (16'b0000000000000001),\n    .RX_RESLOAD_CTRL (4'b0000),\n    .RX_RESLOAD_OVRD (1'b0),\n    .RX_SAMPLE_PERIOD (3'b111),\n    .RX_SIG_VALID_DLY (11),\n    .RX_SUM_DFETAPREP_EN (1'b0),\n    .RX_SUM_IREF_TUNE (4'b0100),\n    .RX_SUM_RESLOAD_CTRL (4'b0011),\n    .RX_SUM_VCMTUNE (4'b0110),\n    .RX_SUM_VCM_OVWR (1'b0),\n    .RX_SUM_VREF_TUNE (3'b100),\n    .RX_TUNE_AFE_OS (2'b00),\n    .RX_VREG_CTRL (3'b101),\n    .RX_VREG_PDB (1'b1),\n    .RX_WIDEMODE_CDR (2'b01),\n    .RX_WIDEMODE_CDR_GEN3 (2'b00),\n    .RX_WIDEMODE_CDR_GEN4 (2'b01),\n    .RX_XCLK_SEL (\"RXDES\"),\n    .RX_XMODE_SEL (1'b0),\n    .SAMPLE_CLK_PHASE (1'b0),\n    .SAS_12G_MODE (1'b0),\n    .SATA_BURST_SEQ_LEN (4'b1111),\n    .SATA_BURST_VAL (3'b100),\n    .SATA_CPLL_CFG (\"VCO_3000MHZ\"),\n    .SATA_EIDLE_VAL (3'b100),\n    .SHOW_REALIGN_COMMA (\"TRUE\"),\n    .SIM_MODE (\"FAST\"),\n    .SIM_RECEIVER_DETECT_PASS (\"TRUE\"),\n    .SIM_RESET_SPEEDUP (\"TRUE\"),\n    .SIM_TX_EIDLE_DRIVE_LEVEL (\"Z\"),\n    .SRSTMODE (1'b0),\n    .TAPDLY_SET_TX (2'b00),\n    .TEMPERATURE_PAR (4'b0010),\n    .TERM_RCAL_CFG (15'b100001000010001),\n    .TERM_RCAL_OVRD (3'b000),\n    .TRANS_TIME_RATE (8'b00001110),\n    .TST_RSV0 (8'b00000000),\n    .TST_RSV1 (8'b00000000),\n    .TXBUF_EN (\"TRUE\"),\n    .TXBUF_RESET_ON_RATE_CHANGE (\"TRUE\"),\n    .TXDLY_CFG (16'b1000000000010000),\n    .TXDLY_LCFG (16'b0000000000110000),\n    .TXDRVBIAS_N (4'b1010),\n    .TXFIFO_ADDR_CFG (\"LOW\"),\n    .TXGBOX_FIFO_INIT_RD_ADDR (4),\n    .TXGEARBOX_EN (\"FALSE\"),\n    .TXOUT_DIV (TX_OUT_DIV),\n    .TXPCSRESET_TIME (5'b00011),\n    .TXPHDLY_CFG0 (16'b0110000001110000),\n    .TXPHDLY_CFG1 (16'b0000000000001111),\n    .TXPH_CFG (16'b0000001100100011),\n    .TXPH_CFG2 (16'b0000000000000000),\n    .TXPH_MONITOR_SEL (5'b00000),\n    .TXPI_CFG (16'b0000000001010100),\n    .TXPI_CFG0 (2'b00),\n    .TXPI_CFG1 (2'b00),\n    .TXPI_CFG2 (2'b00),\n    .TXPI_CFG3 (1'b0),\n    .TXPI_CFG4 (1'b0),\n    .TXPI_CFG5 (3'b000),\n    .TXPI_GRAY_SEL (1'b0),\n    .TXPI_INVSTROBE_SEL (1'b0),\n    .TXPI_LPM (1'b0),\n    .TXPI_PPM (1'b0),\n    .TXPI_PPMCLK_SEL (\"TXUSRCLK2\"),\n    .TXPI_PPM_CFG (8'b00000000),\n    .TXPI_SYNFREQ_PPM (3'b001),\n    .TXPI_VREFSEL (1'b0),\n    .TXPMARESET_TIME (5'b00011),\n    .TXREFCLKDIV2_SEL (1'b0),\n    .TXSYNC_MULTILANE (1'b1),\n    .TXSYNC_OVRD (1'b0),\n    .TXSYNC_SKIP_DA (1'b0),\n    .TX_CLK25_DIV (TX_CLK25_DIV),\n    .TX_CLKMUX_EN (1'b1),\n    .TX_DATA_WIDTH (40),\n    .TX_DCC_LOOP_RST_CFG (16'b0000000000000100),\n    .TX_DEEMPH0 (6'b000000),\n    .TX_DEEMPH1 (6'b000000),\n    .TX_DEEMPH2 (6'b000000),\n    .TX_DEEMPH3 (6'b000000),\n    .TX_DIVRESET_TIME (5'b00001),\n    .TX_DRIVE_MODE (\"DIRECT\"),\n    .TX_DRVMUX_CTRL (2),\n    .TX_EIDLE_ASSERT_DELAY (3'b100),\n    .TX_EIDLE_DEASSERT_DELAY (3'b011),\n    .TX_FABINT_USRCLK_FLOP (1'b0),\n    .TX_FIFO_BYP_EN (1'b0),\n    .TX_IDLE_DATA_ZERO (1'b0),\n    .TX_INT_DATAWIDTH (1),\n    .TX_LOOPBACK_DRIVE_HIZ (\"FALSE\"),\n    .TX_MAINCURSOR_SEL (1'b0),\n    .TX_MARGIN_FULL_0 (7'b1011111),\n    .TX_MARGIN_FULL_1 (7'b1011110),\n    .TX_MARGIN_FULL_2 (7'b1011100),\n    .TX_MARGIN_FULL_3 (7'b1011010),\n    .TX_MARGIN_FULL_4 (7'b1011000),\n    .TX_MARGIN_LOW_0 (7'b1000110),\n    .TX_MARGIN_LOW_1 (7'b1000101),\n    .TX_MARGIN_LOW_2 (7'b1000011),\n    .TX_MARGIN_LOW_3 (7'b1000010),\n    .TX_MARGIN_LOW_4 (7'b1000000),\n    .TX_PHICAL_CFG0 (16'b0000000000000000),\n    .TX_PHICAL_CFG1 (16'b0111111000000000),\n    .TX_PHICAL_CFG2 (16'b0000001000000001),\n    .TX_PI_BIASSET (1),\n    .TX_PI_IBIAS_MID (2'b00),\n    .TX_PMADATA_OPT (1'b0),\n    .TX_PMA_POWER_SAVE (1'b0),\n    .TX_PMA_RSV0 (16'b0000000000001000),\n    .TX_PREDRV_CTRL (2),\n    .TX_PROGCLK_SEL (\"PREPI\"),\n    .TX_PROGDIV_CFG (0.0),\n    .TX_PROGDIV_RATE (16'b0000000000000001),\n    .TX_QPI_STATUS_EN (1'b0),\n    .TX_RXDETECT_CFG (14'b00000000110010),\n    .TX_RXDETECT_REF (4),\n    .TX_SAMPLE_PERIOD (3'b111),\n    .TX_SARC_LPBK_ENB (1'b0),\n    .TX_SW_MEAS (2'b00),\n    .TX_VREG_CTRL (3'b000),\n    .TX_VREG_PDB (1'b0),\n    .TX_VREG_VREFSEL (2'b00),\n    .TX_XCLK_SEL (\"TXOUT\"),\n    .USB_BOTH_BURST_IDLE (1'b0),\n    .USB_BURSTMAX_U3WAKE (7'b1111111),\n    .USB_BURSTMIN_U3WAKE (7'b1100011),\n    .USB_CLK_COR_EQ_EN (1'b0),\n    .USB_EXT_CNTL (1'b1),\n    .USB_IDLEMAX_POLLING (10'b1010111011),\n    .USB_IDLEMIN_POLLING (10'b0100101011),\n    .USB_LFPSPING_BURST (9'b000000101),\n    .USB_LFPSPOLLING_BURST (9'b000110001),\n    .USB_LFPSPOLLING_IDLE_MS (9'b000000100),\n    .USB_LFPSU1EXIT_BURST (9'b000011101),\n    .USB_LFPSU2LPEXIT_BURST_MS (9'b001100011),\n    .USB_LFPSU3WAKE_BURST_MS (9'b111110011),\n    .USB_LFPS_TPERIOD (4'b0011),\n    .USB_LFPS_TPERIOD_ACCURATE (1'b1),\n    .USB_MODE (1'b0),\n    .USB_PCIE_ERR_REP_DIS (1'b0),\n    .USB_PING_SATA_MAX_INIT (21),\n    .USB_PING_SATA_MIN_INIT (12),\n    .USB_POLL_SATA_MAX_BURST (8),\n    .USB_POLL_SATA_MIN_BURST (4),\n    .USB_RAW_ELEC (1'b0),\n    .USB_RXIDLE_P0_CTRL (1'b1),\n    .USB_TXIDLE_TUNE_ENABLE (1'b1),\n    .USB_U1_SATA_MAX_WAKE (7),\n    .USB_U1_SATA_MIN_WAKE (4),\n    .USB_U2_SAS_MAX_COM (64),\n    .USB_U2_SAS_MIN_COM (36),\n    .USE_PCS_CLK_PHASE_SEL (1'b0),\n    .Y_ALL_MODE (1'b0))\n  i_gthe4_channel (\n    .BUFGTCE (),\n    .BUFGTCEMASK (),\n    .BUFGTDIV (),\n    .BUFGTRESET (),\n    .BUFGTRSTMASK (),\n    .CDRSTEPDIR (1'd0),\n    .CDRSTEPSQ (1'd0),\n    .CDRSTEPSX (1'd0),\n    .CFGRESET (1'd0),\n    .CLKRSVD0 (1'd0),\n    .CLKRSVD1 (1'd0),\n    .CPLLFBCLKLOST (),\n    .CPLLFREQLOCK (1'd0),\n    .CPLLLOCK (cpll_locked_s),\n    .CPLLLOCKDETCLK (up_clk),\n    .CPLLLOCKEN (1'd1),\n    .CPLLPD (up_cpll_rst),\n    .CPLLREFCLKLOST (),\n    .CPLLREFCLKSEL (3'b001),\n    .CPLLRESET (1'b0),\n    .DMONFIFORESET (1'd0),\n    .DMONITORCLK (1'd0),\n    .DMONITOROUT (),\n    .DMONITOROUTCLK (),\n    .DRPADDR (up_addr_int[9:0]),\n    .DRPCLK (up_clk),\n    .DRPDI (up_wdata_int),\n    .DRPDO (up_rdata_s),\n    .DRPEN (up_enb_int),\n    .DRPRDY (up_ready_s),\n    .DRPRST (1'd0),\n    .DRPWE (up_wr_int),\n    .EYESCANDATAERROR (),\n    .EYESCANRESET (up_es_reset),\n    .EYESCANTRIGGER (1'd0),\n    .FREQOS (1'd0),\n    .GTGREFCLK (1'd0),\n    .GTHRXN (rx_n),\n    .GTHRXP (rx_p),\n    .GTHTXN (tx_n),\n    .GTHTXP (tx_p),\n    .GTNORTHREFCLK0 (1'd0),\n    .GTNORTHREFCLK1 (1'd0),\n    .GTPOWERGOOD (),\n    .GTREFCLK0 (cpll_ref_clk),\n    .GTREFCLK1 (1'd0),\n    .GTREFCLKMONITOR (),\n    .GTRSVD (15'd0),\n    .GTRXRESET (up_rx_rst),\n    .GTRXRESETSEL (1'd0),\n    .GTSOUTHREFCLK0 (1'd0),\n    .GTSOUTHREFCLK1 (1'd0),\n    .GTTXRESET (up_tx_rst),\n    .GTTXRESETSEL (1'd0),\n    .INCPCTRL (1'd0),\n    .LOOPBACK (3'd0),\n    .PCIEEQRXEQADAPTDONE (1'd0),\n    .PCIERATEGEN3 (),\n    .PCIERATEIDLE (),\n    .PCIERATEQPLLPD (),\n    .PCIERATEQPLLRESET (),\n    .PCIERSTIDLE (1'd0),\n    .PCIERSTTXSYNCSTART (1'd0),\n    .PCIESYNCTXSYNCDONE (),\n    .PCIEUSERGEN3RDY (),\n    .PCIEUSERPHYSTATUSRST (),\n    .PCIEUSERRATEDONE (1'd0),\n    .PCIEUSERRATESTART (),\n    .PCSRSVDIN (16'd0),\n    .PCSRSVDOUT (),\n    .PHYSTATUS (),\n    .PINRSRVDAS (),\n    .POWERPRESENT (),\n    .QPLL0CLK (qpll2ch_clk),\n    .QPLL0FREQLOCK (1'd0),\n    .QPLL0REFCLK (qpll2ch_ref_clk),\n    .QPLL1CLK (1'd0),\n    .QPLL1FREQLOCK (1'd0),\n    .QPLL1REFCLK (1'd0),\n    .RESETEXCEPTION (),\n    .RESETOVRD (1'd0),\n    .RX8B10BEN (1'd1),\n    .RXAFECFOKEN (1'b1),\n    .RXBUFRESET (1'd0),\n    .RXBUFSTATUS (),\n    .RXBYTEISALIGNED (),\n    .RXBYTEREALIGN (),\n    .RXCDRFREQRESET (1'd0),\n    .RXCDRHOLD (1'd0),\n    .RXCDRLOCK (),\n    .RXCDROVRDEN (1'd0),\n    .RXCDRPHDONE (),\n    .RXCDRRESET (1'd0),\n    .RXCHANBONDSEQ (),\n    .RXCHANISALIGNED (),\n    .RXCHANREALIGN (),\n    .RXCHBONDEN (1'd0),\n    .RXCHBONDI (5'd0),\n    .RXCHBONDLEVEL (3'd0),\n    .RXCHBONDMASTER (1'd0),\n    .RXCHBONDO (),\n    .RXCHBONDSLAVE (1'd0),\n    .RXCKCALDONE (),\n    .RXCKCALRESET (1'd0),\n    .RXCKCALSTART (7'd0),\n    .RXCLKCORCNT (),\n    .RXCOMINITDET (),\n    .RXCOMMADET (),\n    .RXCOMMADETEN (1'd1),\n    .RXCOMSASDET (),\n    .RXCOMWAKEDET (),\n    .RXCTRL0 ({rx_charisk_open_s, rx_charisk}),\n    .RXCTRL1 ({rx_disperr_open_s, rx_disperr}),\n    .RXCTRL2 (),\n    .RXCTRL3 ({rx_notintable_open_s, rx_notintable}),\n    .RXDATA ({rx_data_open_s, rx_data}),\n    .RXDATAEXTENDRSVD (),\n    .RXDATAVALID (),\n    .RXDFEAGCCTRL (2'b01),\n    .RXDFEAGCHOLD (1'd0),\n    .RXDFEAGCOVRDEN (1'd0),\n    .RXDFECFOKFCNUM (4'b1101),\n    .RXDFECFOKFEN (1'd0),\n    .RXDFECFOKFPULSE (1'd0),\n    .RXDFECFOKHOLD (1'd0),\n    .RXDFECFOKOVREN (1'd0),\n    .RXDFEKHHOLD (1'd0),\n    .RXDFEKHOVRDEN (1'd0),\n    .RXDFELFHOLD (1'd0),\n    .RXDFELFOVRDEN (1'd0),\n    .RXDFELPMRESET (1'd0),\n    .RXDFETAP10HOLD (1'd0),\n    .RXDFETAP10OVRDEN (1'd0),\n    .RXDFETAP11HOLD (1'd0),\n    .RXDFETAP11OVRDEN (1'd0),\n    .RXDFETAP12HOLD (1'd0),\n    .RXDFETAP12OVRDEN (1'd0),\n    .RXDFETAP13HOLD (1'd0),\n    .RXDFETAP13OVRDEN (1'd0),\n    .RXDFETAP14HOLD (1'd0),\n    .RXDFETAP14OVRDEN (1'd0),\n    .RXDFETAP15HOLD (1'd0),\n    .RXDFETAP15OVRDEN (1'd0),\n    .RXDFETAP2HOLD (1'd0),\n    .RXDFETAP2OVRDEN (1'd0),\n    .RXDFETAP3HOLD (1'd0),\n    .RXDFETAP3OVRDEN (1'd0),\n    .RXDFETAP4HOLD (1'd0),\n    .RXDFETAP4OVRDEN (1'd0),\n    .RXDFETAP5HOLD (1'd0),\n    .RXDFETAP5OVRDEN (1'd0),\n    .RXDFETAP6HOLD (1'd0),\n    .RXDFETAP6OVRDEN (1'd0),\n    .RXDFETAP7HOLD (1'd0),\n    .RXDFETAP7OVRDEN (1'd0),\n    .RXDFETAP8HOLD (1'd0),\n    .RXDFETAP8OVRDEN (1'd0),\n    .RXDFETAP9HOLD (1'd0),\n    .RXDFETAP9OVRDEN (1'd0),\n    .RXDFEUTHOLD (1'd0),\n    .RXDFEUTOVRDEN (1'd0),\n    .RXDFEVPHOLD (1'd0),\n    .RXDFEVPOVRDEN (1'd0),\n    .RXDFEXYDEN (1'd1),\n    .RXDLYBYPASS (1'd1),\n    .RXDLYEN (1'd0),\n    .RXDLYOVRDEN (1'd0),\n    .RXDLYSRESET (1'd0),\n    .RXDLYSRESETDONE (),\n    .RXELECIDLE (),\n    .RXELECIDLEMODE (2'b11),\n    .RXEQTRAINING (1'd0),\n    .RXGEARBOXSLIP (1'd0),\n    .RXHEADER (),\n    .RXHEADERVALID (),\n    .RXLATCLK (1'd0),\n    .RXLFPSTRESETDET (),\n    .RXLFPSU2LPEXITDET (),\n    .RXLFPSU3WAKEDET (),\n    .RXLPMEN (up_rx_lpm_dfe_n),\n    .RXLPMGCHOLD (1'd0),\n    .RXLPMGCOVRDEN (1'd0),\n    .RXLPMHFHOLD (1'd0),\n    .RXLPMHFOVRDEN (1'd0),\n    .RXLPMLFHOLD (1'd0),\n    .RXLPMLFKLOVRDEN (1'd0),\n    .RXLPMOSHOLD (1'd0),\n    .RXLPMOSOVRDEN (1'd0),\n    .RXMCOMMAALIGNEN (rx_calign),\n    .RXMONITOROUT (),\n    .RXMONITORSEL (2'd0),\n    .RXOOBRESET (1'd0),\n    .RXOSCALRESET (1'd0),\n    .RXOSHOLD (1'd0),\n    .RXOSINTDONE (),\n    .RXOSINTSTARTED (),\n    .RXOSINTSTROBEDONE (),\n    .RXOSINTSTROBESTARTED (),\n    .RXOSOVRDEN (1'd0),\n    .RXOUTCLK (rx_out_clk_s),\n    .RXOUTCLKFABRIC (),\n    .RXOUTCLKPCS (),\n    .RXOUTCLKSEL (up_rx_out_clk_sel),\n    .RXPCOMMAALIGNEN (rx_calign),\n    .RXPCSRESET (1'd0),\n    .RXPD (2'd0),\n    .RXPHALIGN (1'd0),\n    .RXPHALIGNDONE (),\n    .RXPHALIGNEN (1'd0),\n    .RXPHALIGNERR (),\n    .RXPHDLYPD (1'd1),\n    .RXPHDLYRESET (1'd0),\n    .RXPHOVRDEN (1'd0),\n    .RXPLLCLKSEL (rx_pll_clk_sel_s),\n    .RXPMARESET (1'd0),\n    .RXPMARESETDONE (),\n    .RXPOLARITY (RX_POLARITY),\n    .RXPRBSCNTRESET (1'd0),\n    .RXPRBSERR (),\n    .RXPRBSLOCKED (),\n    .RXPRBSSEL (4'd0),\n    .RXPRGDIVRESETDONE (),\n    .RXPROGDIVRESET (1'd0),\n    .RXQPIEN (1'd0),\n    .RXQPISENN (),\n    .RXQPISENP (),\n    .RXRATE (rx_rate_m2),\n    .RXRATEDONE (),\n    .RXRATEMODE (1'd0),\n    .RXRECCLKOUT (),\n    .RXRESETDONE (rx_rst_done_s),\n    .RXSLIDE (1'd0),\n    .RXSLIDERDY (),\n    .RXSLIPDONE (),\n    .RXSLIPOUTCLK (1'd0),\n    .RXSLIPOUTCLKRDY (),\n    .RXSLIPPMA (1'd0),\n    .RXSLIPPMARDY (),\n    .RXSTARTOFSEQ (),\n    .RXSTATUS (),\n    .RXSYNCALLIN (1'd0),\n    .RXSYNCDONE (),\n    .RXSYNCIN (1'd0),\n    .RXSYNCMODE (1'd0),\n    .RXSYNCOUT (),\n    .RXSYSCLKSEL (rx_sys_clk_sel_s),\n    .RXTERMINATION (1'd0),\n    .RXUSERRDY (up_rx_user_ready),\n    .RXUSRCLK (rx_clk),\n    .RXUSRCLK2 (rx_clk),\n    .RXVALID (),\n    .SIGVALIDCLK (1'd0),\n    .TSTIN (20'd0),\n    .TX8B10BBYPASS (8'd0),\n    .TX8B10BEN (1'd1),\n    .TXBUFSTATUS (),\n    .TXCOMFINISH (),\n    .TXCOMINIT (1'd0),\n    .TXCOMSAS (1'd0),\n    .TXCOMWAKE (1'd0),\n    .TXCTRL0 (16'd0),\n    .TXCTRL1 (16'd0),\n    .TXCTRL2 ({4'd0, tx_charisk}),\n    .TXDATA ({96'd0, tx_data}),\n    .TXDATAEXTENDRSVD (8'd0),\n    .TXDCCDONE (),\n    .TXDCCFORCESTART (1'd0),\n    .TXDCCRESET (1'd0),\n    .TXDEEMPH (2'd0),\n    .TXDETECTRX (1'd0),\n    .TXDIFFCTRL ({up_tx_diffctrl, 1'b0}),\n    .TXDLYBYPASS (1'd1),\n    .TXDLYEN (1'd0),\n    .TXDLYHOLD (1'd0),\n    .TXDLYOVRDEN (1'd0),\n    .TXDLYSRESET (1'd0),\n    .TXDLYSRESETDONE (),\n    .TXDLYUPDOWN (1'd0),\n    .TXELECIDLE (1'd0),\n    .TXHEADER (6'd0),\n    .TXINHIBIT (1'd0),\n    .TXLATCLK (1'd0),\n    .TXLFPSTRESET (1'd0),\n    .TXLFPSU2LPEXIT (1'd0),\n    .TXLFPSU3WAKE (1'd0),\n    .TXMAINCURSOR (7'b1000000),\n    .TXMARGIN (3'd0),\n    .TXMUXDCDEXHOLD (1'd0),\n    .TXMUXDCDORWREN (1'd0),\n    .TXONESZEROS (1'd0),\n    .TXOUTCLK (tx_out_clk_s),\n    .TXOUTCLKFABRIC (),\n    .TXOUTCLKPCS (),\n    .TXOUTCLKSEL (up_tx_out_clk_sel),\n    .TXPCSRESET (1'd0),\n    .TXPD (2'd0),\n    .TXPDELECIDLEMODE (1'd0),\n    .TXPHALIGN (1'd0),\n    .TXPHALIGNDONE (),\n    .TXPHALIGNEN (1'd0),\n    .TXPHDLYPD (1'd1),\n    .TXPHDLYRESET (1'd0),\n    .TXPHDLYTSTCLK (1'd0),\n    .TXPHINIT (1'd0),\n    .TXPHINITDONE (),\n    .TXPHOVRDEN (1'd0),\n    .TXPIPPMEN (1'd0),\n    .TXPIPPMOVRDEN (1'd0),\n    .TXPIPPMPD (1'd0),\n    .TXPIPPMSEL (1'd0),\n    .TXPIPPMSTEPSIZE (5'd0),\n    .TXPISOPD (1'd0),\n    .TXPLLCLKSEL (tx_pll_clk_sel_s),\n    .TXPMARESET (1'd0),\n    .TXPMARESETDONE (),\n    .TXPOLARITY (TX_POLARITY),\n    .TXPOSTCURSOR (up_tx_postcursor),\n    .TXPRBSFORCEERR (1'd0),\n    .TXPRBSSEL (4'd0),\n    .TXPRECURSOR (up_tx_precursor),\n    .TXPRGDIVRESETDONE (),\n    .TXPROGDIVRESET (up_tx_rst),\n    .TXQPIBIASEN (1'd0),\n    .TXQPISENN (),\n    .TXQPISENP (),\n    .TXQPIWEAKPUP (1'd0),\n    .TXRATE (tx_rate_m2),\n    .TXRATEDONE (),\n    .TXRATEMODE (1'd0),\n    .TXRESETDONE (tx_rst_done_s),\n    .TXSEQUENCE (7'd0),\n    .TXSWING (1'd0),\n    .TXSYNCALLIN (1'd0),\n    .TXSYNCDONE (),\n    .TXSYNCIN (1'd0),\n    .TXSYNCMODE (1'd0),\n    .TXSYNCOUT (),\n    .TXSYSCLKSEL (tx_sys_clk_sel_s),\n    .TXUSERRDY (up_tx_user_ready),\n    .TXUSRCLK (tx_clk),\n    .TXUSRCLK2 (tx_clk));\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[2117, "    .QPLL1CLK (1'd0),\n"], [2119, "    .QPLL1REFCLK (1'd0),\n"]], "Add": [[2117, "    .QPLL1CLK (qpll1_clk),\n"], [2119, "    .QPLL1REFCLK (qpll1_ref_clk),\n"]]}}