
---------- Begin Simulation Statistics ----------
final_tick                                58160717492                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  19078                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702420                       # Number of bytes of host memory used
host_op_rate                                    29667                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1048.33                       # Real time elapsed on the host
host_tick_rate                               55479218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_ops                                      31100648                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058161                       # Number of seconds simulated
sim_ticks                                 58160717492                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  41921043                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 22204660                       # number of cc regfile writes
system.cpu.committedInsts                    20000003                       # Number of Instructions Simulated
system.cpu.committedOps                      31100648                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.460559                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.460559                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1159                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      431                       # number of floating regfile writes
system.cpu.idleCycles                           58909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31523                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7574541                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.180528                       # Inst execution rate
system.cpu.iew.exec_refs                    134799505                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   66576928                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                33090343                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              68259286                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts            7865076                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1339                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             67107548                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           255421194                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              68222577                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            402733                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             246979637                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    103                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3208725                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1930138                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2895010                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            280                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8743                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          22780                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 112375719                       # num instructions consuming a value
system.cpu.iew.wb_count                     179432517                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.814605                       # average fanout of values written-back
system.cpu.iew.wb_producers                  91541834                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.857662                       # insts written-back per cycle
system.cpu.iew.wb_sent                      243950614                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                464634359                       # number of integer regfile reads
system.cpu.int_regfile_writes               106859212                       # number of integer regfile writes
system.cpu.ipc                               0.095597                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.095597                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          62983864     25.46%     25.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              49237036     19.90%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  102      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    60      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   8      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  123      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  120      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 172      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             68243375     27.59%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            66917249     27.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              94      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            169      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              247382372                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     758                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1492                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          712                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                948                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    17776939                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.071860                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   83364      0.47%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               15680928     88.21%     88.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2012623     11.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               10      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              202174689                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          721693651                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    179431805                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         479741037                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  247556064                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 247382372                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded             7865130                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       224320511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1156                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved        7633800                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     18507969                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     209152306                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.182786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.378336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           160032111     76.51%     76.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3535771      1.69%     78.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4290602      2.05%     80.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5263206      2.52%     82.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5432066      2.60%     85.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8516631      4.07%     89.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8446207      4.04%     93.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4598578      2.20%     95.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             9037134      4.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       209152306                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.182453                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.loadValPred.constant_verification_unit.constLoadHits       653879                       # Number of loads marked constant that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.constLoadMisses      4781240                       # Number of loads marked constant that missed in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements      2808490                       # Number of CVU CAM entries replaced
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses      5435119                       # Number of loads marked constant which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses     65495022                       # Number of store instructions which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreHits         5918                       # Number of stores that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numStoreMisses     65489104                       # Number of stores that missed in the CVU CAM
system.cpu.loadValPred.numConstLoads          2716937                       # Number of loads classified as constant
system.cpu.loadValPred.numConstLoadsCorrect       653879                       # Number of constant loads correctly predicted
system.cpu.loadValPred.numConstLoadsMispredicted      4781240                       # Number of constant loads incorrectly predicted
system.cpu.loadValPred.numPredictableLoads      4620907                       # Number of loads classified as predictable
system.cpu.loadValPred.numPredictableLoadsCorrect      2862753                       # Number of loads correctly classified as predictable
system.cpu.loadValPred.numPredictableLoadsIncorrect       561308                       # Number of loads incorrectly classified as predictable
system.cpu.loadValPred.totalLoads            68259286                       # Total loads processed by the Load value predictor
system.cpu.memDep0.conflictingLoads            203490                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           165609                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             68259286                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            67107548                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               149863987                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                        209211215                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   418                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       749016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1502691                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       752726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          594                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1506417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            594                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 9548184                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9127200                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             29813                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8256486                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8255620                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.989511                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   19789                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 26                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              155                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           73                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       151669626                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          231330                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             29587                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    189548008                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.164078                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.935096                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       179924937     94.92%     94.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4404657      2.32%     97.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          583208      0.31%     97.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1582477      0.83%     98.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          580953      0.31%     98.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          285031      0.15%     98.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          201890      0.11%     98.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           57003      0.03%     98.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1927852      1.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    189548008                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             20000003                       # Number of instructions committed
system.cpu.commit.opsCommitted               31100648                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12387408                       # Number of memory references committed
system.cpu.commit.loads                       7560472                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2658562                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                        612                       # Number of committed floating point instructions.
system.cpu.commit.integer                    30809169                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 15454                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       291114      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     18421627     59.23%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           96      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           49      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           98      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          154      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7560404     24.31%     84.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4826784     15.52%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           68      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     31100648                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1927852                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     65760624                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65760624                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65760626                       # number of overall hits
system.cpu.dcache.overall_hits::total        65760626                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3599804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3599804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3616188                       # number of overall misses
system.cpu.dcache.overall_misses::total       3616188                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 177100847700                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 177100847700                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 177100847700                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 177100847700                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     69360428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     69360428                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     69376814                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     69376814                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.051900                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051900                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.052124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052124                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49197.358440                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49197.358440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48974.458103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48974.458103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1361934                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20946                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.021197                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       442256                       # number of writebacks
system.cpu.dcache.writebacks::total            442256                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2862995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2862995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2862995                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2862995                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       736809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       736809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       753193                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       753193                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  52522819110                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52522819110                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  53810216816                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53810216816                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71284.171488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71284.171488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71442.799941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71442.799941                       # average overall mshr miss latency
system.cpu.dcache.replacements                 752681                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     61368013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        61368013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3165491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3165491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 145904782744                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 145904782744                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     64533504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     64533504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.049052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46092.306926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46092.306926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      2862995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2862995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       302496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       302496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21568232182                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21568232182                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71300.883919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71300.883919                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4392611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4392611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       434313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       434313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  31196064956                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31196064956                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4826924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4826924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.089977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.089977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71828.531396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71828.531396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       434313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       434313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30954586928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30954586928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.089977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.089977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71272.531396                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71272.531396                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16386                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16386                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999878                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999878                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1287397706                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1287397706                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.999878                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.999878                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78576.520142                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78576.520142                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           427.936692                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            66513819                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            753193                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.309131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160962                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   427.936692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.835814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.835814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         555767705                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        555767705                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 13261223                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             156296655                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  34943441                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2720849                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1930138                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              6417614                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   269                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              270586627                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1255                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    68204484                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    66576929                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         20438                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1134514                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           26274861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      216784532                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9548184                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8275435                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     180946650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3860804                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           347                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  24730195                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                237536                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          209152306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.558378                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.922919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                158332785     75.70%     75.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2826693      1.35%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   933482      0.45%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1693205      0.81%     78.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1115696      0.53%     78.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  6877398      3.29%     82.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  8196796      3.92%     86.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  5275454      2.52%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 23900797     11.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            209152306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.045639                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.036199                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     24729519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24729519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24729519                       # number of overall hits
system.cpu.icache.overall_hits::total        24729519                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44950932                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44950932                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44950932                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44950932                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24730195                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24730195                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24730195                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24730195                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66495.461538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66495.461538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66495.461538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66495.461538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          498                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          498                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          498                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          498                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35634596                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35634596                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35634596                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35634596                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71555.413655                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71555.413655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71555.413655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71555.413655                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24729519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24729519                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44950932                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44950932                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24730195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24730195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66495.461538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66495.461538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          498                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          498                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35634596                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35634596                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71555.413655                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71555.413655                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.151433                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24730017                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               498                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49658.668675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82844                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.151433                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.775686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.775686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         197842058                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        197842058                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    24730242                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            94                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3000639                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                60698805                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2003                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 280                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               62280608                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  20910                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  58160717492                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1930138                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 14752959                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                88313029                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            508                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  35899693                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              68255979                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              256401458                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                154907                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 461823                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 280659                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               68873118                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           132923811                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   597696634                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                404482509                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1232                       # Number of floating rename lookups
system.cpu.rename.committedMaps              33434778                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 99488979                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      13                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  19497434                       # count of insts added to the skid buffer
system.cpu.rob.reads                        345686595                       # The number of ROB reads
system.cpu.rob.writes                       385145695                       # The number of ROB writes
system.cpu.thread_0.numInsts                 20000003                       # Number of Instructions committed
system.cpu.thread_0.numOps                   31100648                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       15                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                  12                       # number of overall hits
system.l2.overall_hits::total                      15                       # number of overall hits
system.l2.demand_misses::.cpu.inst                495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             753181                       # number of demand (read+write) misses
system.l2.demand_misses::total                 753676                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               495                       # number of overall misses
system.l2.overall_misses::.cpu.data            753181                       # number of overall misses
system.l2.overall_misses::total                753676                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35199804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  53139845672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53175045476                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35199804                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  53139845672                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53175045476                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           753193                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               753691                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          753193                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              753691                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999980                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999980                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71110.715152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70553.885018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70554.250734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71110.715152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70553.885018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70554.250734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              440403                       # number of writebacks
system.l2.writebacks::total                    440403                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        753180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            753675                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       753180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           753675                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32380714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  48850470696                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  48882851410                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32380714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  48850470696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  48882851410                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999979                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65415.583838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64858.958942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64859.324523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65415.583838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64858.958942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64859.324523                       # average overall mshr miss latency
system.l2.replacements                         749610                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       442256                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           442256                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       442256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       442256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          434304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              434304                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  30551328748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30551328748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        434313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            434313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70345.492438                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70345.492438                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       434304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         434304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  28076706736                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28076706736                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64647.589559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64647.589559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35199804                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35199804                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71110.715152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71110.715152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32380714                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32380714                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65415.583838                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65415.583838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       318877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          318877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  22588516924                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22588516924                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       318880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        318880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.999991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70837.711481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70837.711481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       318876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       318876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  20773763960                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20773763960                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65146.840653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65146.840653                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3219.207308                       # Cycle average of tags in use
system.l2.tags.total_refs                     1506411                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    753706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998672                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.313023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.366501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3135.527783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.765510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.785939                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          445                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12805002                       # Number of tag accesses
system.l2.tags.data_accesses                 12805002                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    440403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    753180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001313803112                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27515                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27515                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1920445                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             413379                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      753675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     440403                       # Number of write requests accepted
system.mem_ctrls.readBursts                    753675                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   440403                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                753675                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               440403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  719137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        27515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.390841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.689578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.325570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          27386     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           45      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            5      0.02%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.01%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           12      0.04%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.00%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.01%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           23      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            7      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            9      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            8      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27515                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.100404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27451     99.77%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61      0.22%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27515                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                48235200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28185792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    829.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    484.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   58160544298                       # Total gap between requests
system.mem_ctrls.avgGap                      48707.49                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     48203520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     28183808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 544697.544426916400                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 828798578.811040163040                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 484584943.503777801991                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          495                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       753180                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       440403                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14167932                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  21248173940                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1441976594390                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28622.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28211.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3274220.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     48203520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      48235200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31680                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31680                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     28185792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     28185792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          495                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       753180                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         753675                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       440403                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        440403                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       544698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    828798579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        829343276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       544698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       544698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    484619056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       484619056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    484619056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       544698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    828798579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1313962332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               753675                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              440372                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        47136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        47101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        47101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        47020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        47082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        47001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        47026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        47071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        47080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        47143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        47220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        47178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        47130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        47153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        47130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        47103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        27457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        27406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        27514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        27533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        27532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        27563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        27560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        27687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        27480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        27520                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7130935622                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3768375000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        21262341872                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9461.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28211.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              676375                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             396499                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       121172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   630.658700                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   526.886242                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   304.665106                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         6171      5.09%      5.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8169      6.74%     11.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3692      3.05%     14.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4701      3.88%     18.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        54615     45.07%     63.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1684      1.39%     65.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1704      1.41%     66.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4756      3.92%     70.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        35680     29.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       121172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              48235200                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           28183808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              829.343276                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              484.584944                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       431477340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       229335645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2688481320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1148634900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4590746160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18773740020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6524250240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   34386665625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   591.235238                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  16765047698                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1941940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39453729794                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       433697880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       230512095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2692758180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1150106940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4590746160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18758531280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   6537057600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   34393410135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   591.351201                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  16800073972                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1941940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  39418703520                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             319371                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       440403                       # Transaction distribution
system.membus.trans_dist::CleanEvict           308613                       # Transaction distribution
system.membus.trans_dist::ReadExReq            434304                       # Transaction distribution
system.membus.trans_dist::ReadExResp           434304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        319371                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2256366                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      2256366                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2256366                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     76420992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     76420992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                76420992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            753675                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  753675    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              753675                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3877592950                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3976075264                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            319378                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       882659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          619632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           434313                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          434313                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           498                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       318880                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1041                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2259067                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2260108                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        34752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     76508736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               76543488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          749610                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28185792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1503301                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000398                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019957                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1502702     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    599      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1503301                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58160717492                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          664703282                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            415332                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         628163239                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
