
*** Running vivado
    with args -log zyboz7_tcu_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zyboz7_tcu_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source zyboz7_tcu_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top zyboz7_tcu_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_dma_0_0/zyboz7_tcu_axi_dma_0_0.dcp' for cell 'zyboz7_tcu_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_gpio_0_0/zyboz7_tcu_axi_gpio_0_0.dcp' for cell 'zyboz7_tcu_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_proc_sys_reset_0_0/zyboz7_tcu_proc_sys_reset_0_0.dcp' for cell 'zyboz7_tcu_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_processing_system7_0_0/zyboz7_tcu_processing_system7_0_0.dcp' for cell 'zyboz7_tcu_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_0_0/zyboz7_tcu_smartconnect_0_0.dcp' for cell 'zyboz7_tcu_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_1_0/zyboz7_tcu_smartconnect_1_0.dcp' for cell 'zyboz7_tcu_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_2_0/zyboz7_tcu_smartconnect_2_0.dcp' for cell 'zyboz7_tcu_i/smartconnect_2'
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_3_0/zyboz7_tcu_smartconnect_3_0.dcp' for cell 'zyboz7_tcu_i/smartconnect_3'
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_top_zyboz7_0_1/zyboz7_tcu_top_zyboz7_0_1.dcp' for cell 'zyboz7_tcu_i/top_zyboz7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_xbar_0/zyboz7_tcu_xbar_0.dcp' for cell 'zyboz7_tcu_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_auto_pc_0/zyboz7_tcu_auto_pc_0.dcp' for cell 'zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2234.613 ; gain = 3.000 ; free physical = 668 ; free virtual = 4636
INFO: [Netlist 29-17] Analyzing 2385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_dma_0_0/zyboz7_tcu_axi_dma_0_0.xdc] for cell 'zyboz7_tcu_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_dma_0_0/zyboz7_tcu_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_dma_0_0/zyboz7_tcu_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_dma_0_0/zyboz7_tcu_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_dma_0_0/zyboz7_tcu_axi_dma_0_0.xdc] for cell 'zyboz7_tcu_i/axi_dma_0/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_gpio_0_0/zyboz7_tcu_axi_gpio_0_0_board.xdc] for cell 'zyboz7_tcu_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_gpio_0_0/zyboz7_tcu_axi_gpio_0_0_board.xdc] for cell 'zyboz7_tcu_i/axi_gpio_0/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_gpio_0_0/zyboz7_tcu_axi_gpio_0_0.xdc] for cell 'zyboz7_tcu_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_gpio_0_0/zyboz7_tcu_axi_gpio_0_0.xdc] for cell 'zyboz7_tcu_i/axi_gpio_0/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_proc_sys_reset_0_0/zyboz7_tcu_proc_sys_reset_0_0_board.xdc] for cell 'zyboz7_tcu_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_proc_sys_reset_0_0/zyboz7_tcu_proc_sys_reset_0_0_board.xdc] for cell 'zyboz7_tcu_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_proc_sys_reset_0_0/zyboz7_tcu_proc_sys_reset_0_0.xdc] for cell 'zyboz7_tcu_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_proc_sys_reset_0_0/zyboz7_tcu_proc_sys_reset_0_0.xdc] for cell 'zyboz7_tcu_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_processing_system7_0_0/zyboz7_tcu_processing_system7_0_0.xdc] for cell 'zyboz7_tcu_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_processing_system7_0_0/zyboz7_tcu_processing_system7_0_0.xdc] for cell 'zyboz7_tcu_i/processing_system7_0/inst'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_0_0/bd_0/ip/ip_1/bd_8055_psr_aclk_0_board.xdc] for cell 'zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_0_0/bd_0/ip/ip_1/bd_8055_psr_aclk_0_board.xdc] for cell 'zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_0_0/bd_0/ip/ip_1/bd_8055_psr_aclk_0.xdc] for cell 'zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_0_0/bd_0/ip/ip_1/bd_8055_psr_aclk_0.xdc] for cell 'zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_1_0/bd_0/ip/ip_1/bd_4004_psr_aclk_0_board.xdc] for cell 'zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_1_0/bd_0/ip/ip_1/bd_4004_psr_aclk_0_board.xdc] for cell 'zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_1_0/bd_0/ip/ip_1/bd_4004_psr_aclk_0.xdc] for cell 'zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_1_0/bd_0/ip/ip_1/bd_4004_psr_aclk_0.xdc] for cell 'zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_2_0/bd_0/ip/ip_1/bd_40f4_psr_aclk_0_board.xdc] for cell 'zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_2_0/bd_0/ip/ip_1/bd_40f4_psr_aclk_0_board.xdc] for cell 'zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_2_0/bd_0/ip/ip_1/bd_40f4_psr_aclk_0.xdc] for cell 'zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_2_0/bd_0/ip/ip_1/bd_40f4_psr_aclk_0.xdc] for cell 'zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_3_0/bd_0/ip/ip_1/bd_80a5_psr_aclk_0_board.xdc] for cell 'zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_3_0/bd_0/ip/ip_1/bd_80a5_psr_aclk_0_board.xdc] for cell 'zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_3_0/bd_0/ip/ip_1/bd_80a5_psr_aclk_0.xdc] for cell 'zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_smartconnect_3_0/bd_0/ip/ip_1/bd_80a5_psr_aclk_0.xdc] for cell 'zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW_tri_i[0]'. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_tri_i[1]'. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_tri_i[2]'. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_tri_i[3]'. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_dma_0_0/zyboz7_tcu_axi_dma_0_0_clocks.xdc] for cell 'zyboz7_tcu_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.gen/sources_1/bd/zyboz7_tcu/ip/zyboz7_tcu_axi_dma_0_0/zyboz7_tcu_axi_dma_0_0_clocks.xdc] for cell 'zyboz7_tcu_i/axi_dma_0/U0'
INFO: [Project 1-1714] 63 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2623.016 ; gain = 0.000 ; free physical = 477 ; free virtual = 4450
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 509 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 25 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 466 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances

22 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2623.016 ; gain = 702.066 ; free physical = 477 ; free virtual = 4450
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2623.016 ; gain = 0.000 ; free physical = 460 ; free virtual = 4438

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17dfa13f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.391 ; gain = 424.375 ; free physical = 212 ; free virtual = 4032

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bid[3]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bid[3]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bid[6]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bid[6]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bid[8]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bid[8]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[0]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[0]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[10]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[10]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[11]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[11]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[1]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[1]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[2]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[2]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[4]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[4]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[5]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[5]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[7]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[7]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[9]_INST_0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[9]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_7__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1 into driver instance zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1129]_i_1 into driver instance zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1129]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1130]_i_1 into driver instance zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1130]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1131]_i_1 into driver instance zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1131]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1129]_i_1 into driver instance zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1129]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1130]_i_1 into driver instance zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1130]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1131]_i_1 into driver instance zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1131]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/writeDataQueue/m_axi_dram0_wlast_INST_0 into driver instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/writeDataQueue/m_axi_dram0_wlast_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/writeDataQueue/m_axi_dram1_wlast_INST_0 into driver instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/writeDataQueue/m_axi_dram1_wlast_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_[15]_i_2 into driver instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38, which resulted in an inversion of 1041 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[1]_i_1 into driver instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_8, which resulted in an inversion of 55 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dram0/value[0]_i_3 into driver instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dram0/value[19]_i_4, which resulted in an inversion of 77 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dram1/value[0]_i_3__0 into driver instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dram1/value[19]_i_4__0, which resulted in an inversion of 78 pins
INFO: [Opt 31-138] Pushed 35 inverter(s) to 212 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e0958f65

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3331.250 ; gain = 0.000 ; free physical = 251 ; free virtual = 3831
INFO: [Opt 31-389] Phase Retarget created 110 cells and removed 199 cells
INFO: [Opt 31-1021] In phase Retarget, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 1ce48a5ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3331.250 ; gain = 0.000 ; free physical = 245 ; free virtual = 3831
INFO: [Opt 31-389] Phase Constant propagation created 298 cells and removed 1236 cells
INFO: [Opt 31-1021] In phase Constant propagation, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f1381e34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3331.250 ; gain = 0.000 ; free physical = 244 ; free virtual = 3828
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 689 cells
INFO: [Opt 31-1021] In phase Sweep, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f1381e34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3363.266 ; gain = 32.016 ; free physical = 243 ; free virtual = 3827
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f1381e34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3363.266 ; gain = 32.016 ; free physical = 243 ; free virtual = 3827
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/s_vector1_carry_i_5 into driver instance zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16_i_3__11, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/s_vector1_carry_i_5 into driver instance zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16_i_3__11, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 1eba985f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3363.266 ; gain = 32.016 ; free physical = 244 ; free virtual = 3828
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             110  |             199  |                                             55  |
|  Constant propagation         |             298  |            1236  |                                             68  |
|  Sweep                        |               4  |             689  |                                             86  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             51  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3363.266 ; gain = 0.000 ; free physical = 244 ; free virtual = 3828
Ending Logic Optimization Task | Checksum: 1fd906fb4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3363.266 ; gain = 32.016 ; free physical = 244 ; free virtual = 3828

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 45 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 90
Ending PowerOpt Patch Enables Task | Checksum: 279c8e770

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 527 ; free virtual = 3774
Ending Power Optimization Task | Checksum: 279c8e770

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3752.969 ; gain = 389.703 ; free physical = 552 ; free virtual = 3800

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 279c8e770

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 552 ; free virtual = 3800

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 552 ; free virtual = 3800
Ending Netlist Obfuscation Task | Checksum: 25465c37f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 552 ; free virtual = 3800
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3752.969 ; gain = 1129.953 ; free physical = 552 ; free virtual = 3800
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 545 ; free virtual = 3798
INFO: [Common 17-1381] The checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.runs/impl_1/zyboz7_tcu_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zyboz7_tcu_wrapper_drc_opted.rpt -pb zyboz7_tcu_wrapper_drc_opted.pb -rpx zyboz7_tcu_wrapper_drc_opted.rpx
Command: report_drc -file zyboz7_tcu_wrapper_drc_opted.rpt -pb zyboz7_tcu_wrapper_drc_opted.pb -rpx zyboz7_tcu_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.runs/impl_1/zyboz7_tcu_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 505 ; free virtual = 3763
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17f3f0735

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 505 ; free virtual = 3763
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 505 ; free virtual = 3763

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10113c797

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 453 ; free virtual = 3719

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b3dd7e30

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 426 ; free virtual = 3694

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b3dd7e30

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 426 ; free virtual = 3694
Phase 1 Placer Initialization | Checksum: 1b3dd7e30

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 426 ; free virtual = 3694

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26fd9f858

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 394 ; free virtual = 3658

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21c3fe621

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 378 ; free virtual = 3646

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21c3fe621

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 378 ; free virtual = 3646

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2896ee907

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 357 ; free virtual = 3628

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 277 LUTNM shape to break, 1276 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 73, two critical 204, total 277, new lutff created 22
INFO: [Physopt 32-1138] End 1 Pass. Optimized 821 nets or LUTs. Breaked 277 LUTs, combined 544 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 337 ; free virtual = 3608

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          277  |            544  |                   821  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          277  |            544  |                   821  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 245bd3161

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 341 ; free virtual = 3614
Phase 2.4 Global Placement Core | Checksum: 114b6be30

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 339 ; free virtual = 3610
Phase 2 Global Placement | Checksum: 114b6be30

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 343 ; free virtual = 3614

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1411effd4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 339 ; free virtual = 3607

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ee3583bc

Time (s): cpu = 00:01:15 ; elapsed = 00:00:29 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 328 ; free virtual = 3603

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 188d18dd1

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 335 ; free virtual = 3610

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bd63a952

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 335 ; free virtual = 3609

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18f7276e7

Time (s): cpu = 00:01:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 338 ; free virtual = 3608

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2453cfac3

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 313 ; free virtual = 3587

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21eea1fcf

Time (s): cpu = 00:01:32 ; elapsed = 00:00:38 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 319 ; free virtual = 3589

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2681337bd

Time (s): cpu = 00:01:32 ; elapsed = 00:00:38 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 319 ; free virtual = 3589

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1199dc9f9

Time (s): cpu = 00:01:43 ; elapsed = 00:00:42 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 303 ; free virtual = 3582
Phase 3 Detail Placement | Checksum: 1199dc9f9

Time (s): cpu = 00:01:43 ; elapsed = 00:00:42 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 303 ; free virtual = 3580

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bf2d854d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.795 | TNS=-19494.541 |
Phase 1 Physical Synthesis Initialization | Checksum: 146049eb0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 294 ; free virtual = 3568
INFO: [Place 46-33] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 146cef752

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 292 ; free virtual = 3566
Phase 4.1.1.1 BUFG Insertion | Checksum: bf2d854d

Time (s): cpu = 00:01:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 292 ; free virtual = 3566

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.644. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 801983ab

Time (s): cpu = 00:02:23 ; elapsed = 00:01:11 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 183 ; free virtual = 3506

Time (s): cpu = 00:02:23 ; elapsed = 00:01:11 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 183 ; free virtual = 3507
Phase 4.1 Post Commit Optimization | Checksum: 801983ab

Time (s): cpu = 00:02:23 ; elapsed = 00:01:11 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 184 ; free virtual = 3506

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 801983ab

Time (s): cpu = 00:02:23 ; elapsed = 00:01:11 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 184 ; free virtual = 3507

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 801983ab

Time (s): cpu = 00:02:23 ; elapsed = 00:01:11 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 185 ; free virtual = 3507
Phase 4.3 Placer Reporting | Checksum: 801983ab

Time (s): cpu = 00:02:23 ; elapsed = 00:01:11 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 184 ; free virtual = 3506

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 184 ; free virtual = 3506

Time (s): cpu = 00:02:23 ; elapsed = 00:01:11 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 184 ; free virtual = 3506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11220e8c2

Time (s): cpu = 00:02:24 ; elapsed = 00:01:12 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 186 ; free virtual = 3508
Ending Placer Task | Checksum: 10cf5e5a3

Time (s): cpu = 00:02:24 ; elapsed = 00:01:12 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 202 ; free virtual = 3507
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:26 ; elapsed = 00:01:12 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 242 ; free virtual = 3547
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 200 ; free virtual = 3548
INFO: [Common 17-1381] The checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.runs/impl_1/zyboz7_tcu_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zyboz7_tcu_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 222 ; free virtual = 3528
INFO: [runtcl-4] Executing : report_utilization -file zyboz7_tcu_wrapper_utilization_placed.rpt -pb zyboz7_tcu_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zyboz7_tcu_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 242 ; free virtual = 3548
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 213 ; free virtual = 3519
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 7.90s |  WALL: 2.36s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 213 ; free virtual = 3519

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.644 | TNS=-18070.068 |
Phase 1 Physical Synthesis Initialization | Checksum: 154046a39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 185 ; free virtual = 3499
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.644 | TNS=-18070.068 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 154046a39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 185 ; free virtual = 3498

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.644 | TNS=-18070.068 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_9__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_2__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[11]_i_2__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[7]_i_2__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[3]_i_2__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_3__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_3__14_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_3__14_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.640 | TNS=-18068.486 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_9__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_2__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[11]_i_2__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[7]_i_2__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[3]_i_2__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_3__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_3__13_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_3__13_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_4__13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.609 | TNS=-18067.989 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_4__13_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_4__13_comp
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_4__13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.594 | TNS=-18064.677 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output__reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output__reg[15]_i_9__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output__reg[15]_i_2__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output__reg[11]_i_2__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output__reg[7]_i_2__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output__reg[3]_i_2__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_3__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_4__16_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_4__16
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_4__16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.545 | TNS=-18063.860 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_comp
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.543 | TNS=-18063.765 |
INFO: [Physopt 32-134] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_4__16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_4__16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.543 | TNS=-18062.869 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output__reg[15]_i_9__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_26__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_mac_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output__reg[15]_i_2__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output__reg[11]_i_2__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output__reg[7]_i_2__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output__reg[3]_i_2__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_3__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_4__12_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_4__12
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_4__12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.539 | TNS=-18062.598 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[11]_i_1__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[15]. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_i_1__13_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.528 | TNS=-18062.881 |
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_3__12_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_3__12_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_4__12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.525 | TNS=-18061.442 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output__reg[15]_i_9__34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output__reg[15]_i_2__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output__reg[11]_i_2__34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output__reg[7]_i_2__34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output__reg[3]_i_2__34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_[3]_i_3__34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_[3]_i_3__34_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_[3]_i_3__34_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_[3]_i_4__34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.520 | TNS=-18059.121 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output__reg[15]_i_9__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_mac_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output__reg[15]_i_2__36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output__reg[11]_i_2__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output__reg[7]_i_2__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output__reg[3]_i_2__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_[3]_i_3__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_[3]_i_3__37_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_[3]_i_3__37_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_[3]_i_4__37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.513 | TNS=-18055.649 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_9__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_2__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[11]_i_2__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[7]_i_2__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[3]_i_2__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.508 | TNS=-18054.530 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output__reg[15]_i_9__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_mac_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output__reg[15]_i_2__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output__reg[11]_i_2__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output__reg[7]_i_2__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output__reg[3]_i_2__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_[3]_i_3__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_[3]_i_3__8_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_[3]_i_3__8_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_[3]_i_4__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.507 | TNS=-18050.978 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg[15]_i_9__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_mac_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg[15]_i_2__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg[11]_i_2__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg[7]_i_2__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg[3]_i_2__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[3]_i_3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[3]_i_4__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[3]_i_4__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[5]_i_1__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.501 | TNS=-18050.670 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[7]_i_1__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[8].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac_i_8__46
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.495 | TNS=-18050.523 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[1].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac_i_15__46
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.489 | TNS=-18050.283 |
INFO: [Physopt 32-134] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_4__16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_4__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[5]_i_1__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/weight_reg[15]_0[8].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac_i_8__15
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/weight_reg[15]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.488 | TNS=-18049.164 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output__reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output__reg[15]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output__reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output__reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output__reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output__reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.486 | TNS=-18047.067 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output__reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output__reg[15]_i_9__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output__reg[15]_i_2__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output__reg[11]_i_2__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output__reg[7]_i_2__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output__reg[3]_i_2__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_[3]_i_3__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_[3]_i_4__49_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_[3]_i_4__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_[1]_i_1__49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.486 | TNS=-18046.692 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output__reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_[5]_i_1__49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.486 | TNS=-18046.316 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output__reg[15]_i_9__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output__reg[15]_i_2__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output__reg[11]_i_2__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output__reg[7]_i_2__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output__reg[3]_i_2__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_[3]_i_3__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_[3]_i_4__17_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_[3]_i_4__17
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_[3]_i_4__17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.484 | TNS=-18044.620 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output__reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_[13]_i_1__49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.480 | TNS=-18044.244 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[11].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac_i_5__46
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.480 | TNS=-18044.244 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[4].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac_i_12__46
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.477 | TNS=-18043.860 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg[15]_i_9__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg[15]_i_2__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg[11]_i_2__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg[7]_i_2__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg[3]_i_2__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[3]_i_3__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[3]_i_3__54_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[3]_i_3__54_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[3]_i_4__54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.474 | TNS=-18042.596 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_9__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_2__24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[11]_i_2__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[7]_i_2__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[3]_i_2__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_3__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_3__25_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_3__25_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_4__25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.466 | TNS=-18041.028 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output__reg[15]_i_9__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_mac_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output__reg[15]_i_2__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output__reg[11]_i_2__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output__reg[7]_i_2__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output__reg[3]_i_2__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_[3]_i_3__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_[3]_i_3__28_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_[3]_i_3__28_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_[3]_i_4__28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.461 | TNS=-18039.733 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output__reg[15]_i_9__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output__reg[15]_i_2__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output__reg[11]_i_2__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output__reg[7]_i_2__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output__reg[3]_i_2__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_[3]_i_3__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_[3]_i_3__60_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_[3]_i_3__60_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_[3]_i_4__60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.459 | TNS=-18039.700 |
INFO: [Physopt 32-134] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_[3]_i_4__60_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_[3]_i_4__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_[10]_i_1__60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.456 | TNS=-18039.575 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[12].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac_i_4__46
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.454 | TNS=-18039.287 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output__reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output__reg[15]_i_9__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_mac_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output__reg[15]_i_2__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output__reg[11]_i_2__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output__reg[7]_i_2__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output__reg[3]_i_2__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_[3]_i_3__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_[3]_i_3__27_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_[3]_i_3__27_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_[3]_i_4__27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.452 | TNS=-18037.863 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output__reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_[13]_i_1__60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.451 | TNS=-18037.737 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output__reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_[7]_i_1__60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.447 | TNS=-18037.646 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg[15]_i_9__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg[15]_i_2__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg[11]_i_2__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg[7]_i_2__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg[3]_i_2__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_[3]_i_3__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_[3]_i_4__53_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_[3]_i_4__53
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_[3]_i_4__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.444 | TNS=-18036.975 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output__reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output__reg[15]_i_9__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output__reg[15]_i_2__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output__reg[11]_i_2__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output__reg[7]_i_2__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output__reg[3]_i_2__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_[3]_i_3__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_[3]_i_3__26_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_[3]_i_3__26_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_[3]_i_4__26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.443 | TNS=-18034.238 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_comp
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.443 | TNS=-18032.655 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output__reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output__reg[15]_i_5__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_[15]_i_17__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_mac_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output__reg[15]_i_29__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output__reg[15]_i_2__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output__reg[11]_i_2__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output__reg[7]_i_2__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output__reg[3]_i_2__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_[3]_i_3__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_[3]_i_4__18_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_[3]_i_4__18
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_[3]_i_4__18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.440 | TNS=-18032.415 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output__reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output__reg[15]_i_9__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output__reg[15]_i_2__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output__reg[11]_i_2__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output__reg[7]_i_2__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output__reg[3]_i_2__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_[3]_i_3__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_[3]_i_4__15_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_[3]_i_4__15
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_[3]_i_4__15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.439 | TNS=-18029.983 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output__reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_[0]_i_1__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_3/weight_reg[15]_0[13].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_3/output_mac_i_3__53
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_3/weight_reg[15]_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.438 | TNS=-18027.982 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_mac_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[3]_i_3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[3]_i_4__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[7]_i_1__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[9].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac_i_7__46
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.438 | TNS=-18027.695 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_26__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_mac_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_3__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_4__12_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_4__12_comp
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_4__12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.430 | TNS=-18027.518 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output__reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_[3]_i_3__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_[3]_i_4__59_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_[3]_i_4__59
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_[3]_i_4__59_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.428 | TNS=-18027.118 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output__reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_[15]_i_17__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_mac_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_[3]_i_3__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_[3]_i_4__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_[13]_i_1__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/io_addInput[4].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_mac_i_13__17
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/io_addInput[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.427 | TNS=-18025.255 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_4__12_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_4__12_comp
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_[3]_i_4__12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.421 | TNS=-18024.135 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_3__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[11]_i_1__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[11].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_i_5__13
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.420 | TNS=-18024.921 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[3].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac_i_13__46
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.419 | TNS=-18024.473 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output__reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_3__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_4__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[5]_i_1__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/weight_reg[15]_0[2].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac_i_14__15
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/weight_reg[15]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.415 | TNS=-18024.330 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output__reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_[3]_i_3__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_[3]_i_4__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_[7]_i_1__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_1/weight_reg[15]_0[15].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_1/output_mac_i_1__35
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_1/weight_reg[15]_0[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.413 | TNS=-18023.609 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[4].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_i_12__13
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.413 | TNS=-18023.467 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output__reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_3__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_4__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_[0]_i_1__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_1/weight_reg[15]_0[4].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_1/output_mac_i_12__2
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_1/weight_reg[15]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.410 | TNS=-18022.938 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/weight_reg[15]_0[5].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac_i_11__15
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/weight_reg[15]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.409 | TNS=-18022.491 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[6].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_i_10__13
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.409 | TNS=-18022.201 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.409 | TNS=-18022.201 |
Phase 3 Critical Path Optimization | Checksum: 1be5797e2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 171 ; free virtual = 3491

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.409 | TNS=-18022.201 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output__reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output__reg[15]_i_9__62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_mac_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output__reg[15]_i_2__61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output__reg[11]_i_2__62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output__reg[7]_i_2__62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output__reg[3]_i_2__62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_[3]_i_3__62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_[3]_i_3__62_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_[3]_i_3__62_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_[3]_i_4__62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.405 | TNS=-18019.915 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output__reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output__reg[15]_i_9__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output__reg[15]_i_2__58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output__reg[11]_i_2__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output__reg[7]_i_2__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output__reg[3]_i_2__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_[3]_i_3__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_[3]_i_4__59_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_[3]_i_4__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_[13]_i_1__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/io_addInput[4].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_mac_i_12__52
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/io_addInput[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.405 | TNS=-18017.947 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg[15]_i_9__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg[15]_i_2__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg[11]_i_2__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg[7]_i_2__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output__reg[3]_i_2__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_[3]_i_3__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_[3]_i_4__53_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_[3]_i_4__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_[5]_i_1__53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.404 | TNS=-18017.758 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_9__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_2__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[11]_i_2__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[7]_i_2__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[3]_i_2__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_3__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_4__13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.402 | TNS=-18016.637 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output__reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output__reg[15]_i_9__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output__reg[15]_i_2__45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output__reg[11]_i_2__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output__reg[7]_i_2__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output__reg[3]_i_2__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_[3]_i_3__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_[3]_i_4__46_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_[3]_i_4__46
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_[3]_i_4__46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.398 | TNS=-18014.078 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg[15]_i_9__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg[15]_i_2__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg[11]_i_2__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg[7]_i_2__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg[3]_i_2__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[3]_i_3__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[3]_i_4__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[7]_i_1__54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.392 | TNS=-18013.987 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg[15]_i_9__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_mac_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg[15]_i_2__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg[11]_i_2__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg[7]_i_2__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg[3]_i_2__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[3]_i_3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[3]_i_4__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[3]_i_4__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[7]_i_1__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[13].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac_i_3__46
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.391 | TNS=-18013.827 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_9__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_2__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[11]_i_2__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[7]_i_2__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[3]_i_2__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_3__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[11]_i_1__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[13].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_i_3__13
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.388 | TNS=-18014.220 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output__reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_9__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[15]_i_2__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[11]_i_2__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[7]_i_2__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output__reg[3]_i_2__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_3__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_3__3_n_0. Critical path length was reduced through logic transformation on cell zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_3__3_comp.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_[3]_i_4__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.388 | TNS=-18009.643 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[7].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_i_9__13
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.387 | TNS=-18009.579 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[0]_i_1__54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.386 | TNS=-18009.572 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[3]_i_3__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[3]_i_4__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_[10]_i_1__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_4/io_addInput[3].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_4/output_mac_i_13__48
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_4/io_addInput[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.385 | TNS=-18008.081 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_mac_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_[3]_i_3__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_[3]_i_4__28_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_[3]_i_4__28_comp
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_[3]_i_4__28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.385 | TNS=-18008.033 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_[3]_i_3__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_[3]_i_4__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_[10]_i_1__49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.384 | TNS=-18007.573 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_3__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[11]_i_1__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[12].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_i_4__13
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.382 | TNS=-18007.542 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output__reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_mac_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[3]_i_3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[3]_i_4__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_[7]_i_1__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[14].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac_i_2__46
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/io_addInput[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.382 | TNS=-18007.366 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_[3]_i_4__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_[10]_i_1__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/weight_reg[15]_0[9].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_mac_i_7__26
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/weight_reg[15]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.382 | TNS=-18006.878 |
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[9].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_i_7__13
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[15]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.382 | TNS=-18006.751 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output__reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_3__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[3]_i_4__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_[5]_i_1__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/weight_reg[15]_0[12].  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac_i_4__15
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/weight_reg[15]_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.380 | TNS=-18006.382 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_[3]_i_3__34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_[3]_i_4__34_n_0.  Re-placed instance zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_[3]_i_4__34_comp
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_[3]_i_4__34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.380 | TNS=-18005.567 |
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output__reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_mac_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_[3]_i_3__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_[3]_i_4__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_[10]_i_1__17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.377 | TNS=-18005.367 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.377 | TNS=-18005.367 |
Phase 4 Critical Path Optimization | Checksum: 5f5daf32

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 176 ; free virtual = 3491
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 176 ; free virtual = 3491
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-7.377 | TNS=-18005.367 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.267  |         64.701  |            0  |              0  |                    73  |           0  |           2  |  00:00:16  |
|  Total          |          0.267  |         64.701  |            0  |              0  |                    73  |           0  |           3  |  00:00:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 176 ; free virtual = 3491
Ending Physical Synthesis Task | Checksum: 1943f6670

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 176 ; free virtual = 3491
INFO: [Common 17-83] Releasing license: Implementation
799 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 192 ; free virtual = 3507
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 247 ; free virtual = 3506
INFO: [Common 17-1381] The checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.runs/impl_1/zyboz7_tcu_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a03514aa ConstDB: 0 ShapeSum: 537d4614 RouteDB: 0
Post Restoration Checksum: NetGraph: f4246acc NumContArr: f8747daf Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1ec98e87b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 182 ; free virtual = 3393

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ec98e87b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 257 ; free virtual = 3369

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ec98e87b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 256 ; free virtual = 3368
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24e577557

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 3752.969 ; gain = 0.000 ; free physical = 211 ; free virtual = 3325
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.931 | TNS=-16228.327| WHS=-0.276 | THS=-374.524|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30046
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30046
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 156f39df2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3768.594 ; gain = 15.625 ; free physical = 294 ; free virtual = 3328

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 156f39df2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3768.594 ; gain = 15.625 ; free physical = 291 ; free virtual = 3327
Phase 3 Initial Routing | Checksum: e86ce120

Time (s): cpu = 00:01:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 392 ; free virtual = 3267
INFO: [Route 35-580] Design has 263 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                         |
+====================+===================+=============================================================================+
| clk_fpga_0         | clk_fpga_0        | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/maybe_full_reg/D |
| clk_fpga_0         | clk_fpga_0        | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/value_1_reg/D    |
| clk_fpga_0         | clk_fpga_0        | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/deq_ptr_value_reg/D |
| clk_fpga_0         | clk_fpga_0        | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/maybe_full_reg/D    |
| clk_fpga_0         | clk_fpga_0        | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/accReadEnqueuer/enq_0_reg/D      |
+--------------------+-------------------+-----------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3206
 Number of Nodes with overlaps = 414
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.023 | TNS=-23527.191| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 143717bba

Time (s): cpu = 00:02:39 ; elapsed = 00:01:37 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 621 ; free virtual = 3515

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1508
 Number of Nodes with overlaps = 576
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.268 | TNS=-21094.820| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12ec78159

Time (s): cpu = 00:03:05 ; elapsed = 00:01:52 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 621 ; free virtual = 3510

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1626
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.051 | TNS=-20757.792| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13228adf6

Time (s): cpu = 00:03:30 ; elapsed = 00:02:06 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 615 ; free virtual = 3512

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1306
Phase 4.4 Global Iteration 3 | Checksum: 1dabc7bf0

Time (s): cpu = 00:03:32 ; elapsed = 00:02:08 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 611 ; free virtual = 3508
Phase 4 Rip-up And Reroute | Checksum: 1dabc7bf0

Time (s): cpu = 00:03:32 ; elapsed = 00:02:08 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 611 ; free virtual = 3508

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1def76453

Time (s): cpu = 00:03:35 ; elapsed = 00:02:09 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 612 ; free virtual = 3513
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.038 | TNS=-20232.843| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 149fb3916

Time (s): cpu = 00:03:38 ; elapsed = 00:02:10 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 582 ; free virtual = 3484

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 149fb3916

Time (s): cpu = 00:03:38 ; elapsed = 00:02:10 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 582 ; free virtual = 3484
Phase 5 Delay and Skew Optimization | Checksum: 149fb3916

Time (s): cpu = 00:03:38 ; elapsed = 00:02:10 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 582 ; free virtual = 3484

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 192d73577

Time (s): cpu = 00:03:41 ; elapsed = 00:02:11 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 590 ; free virtual = 3481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.979 | TNS=-20239.311| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dab9f6a4

Time (s): cpu = 00:03:41 ; elapsed = 00:02:11 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 590 ; free virtual = 3481
Phase 6 Post Hold Fix | Checksum: 1dab9f6a4

Time (s): cpu = 00:03:41 ; elapsed = 00:02:11 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 590 ; free virtual = 3481

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.02542 %
  Global Horizontal Routing Utilization  = 14.4597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X43Y30 -> INT_R_X43Y30
   INT_L_X42Y25 -> INT_L_X42Y25
   INT_R_X25Y22 -> INT_R_X25Y22
   INT_L_X32Y22 -> INT_L_X32Y22
   INT_L_X40Y22 -> INT_L_X40Y22
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y28 -> INT_R_X31Y28
   INT_R_X25Y26 -> INT_R_X25Y26
   INT_R_X27Y26 -> INT_R_X27Y26
   INT_L_X28Y24 -> INT_L_X28Y24
   INT_L_X32Y24 -> INT_L_X32Y24

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: 1ef7cb63c

Time (s): cpu = 00:03:42 ; elapsed = 00:02:12 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 588 ; free virtual = 3479

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ef7cb63c

Time (s): cpu = 00:03:42 ; elapsed = 00:02:12 . Memory (MB): peak = 3961.703 ; gain = 208.734 ; free physical = 586 ; free virtual = 3477

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2566bd021

Time (s): cpu = 00:03:44 ; elapsed = 00:02:13 . Memory (MB): peak = 3977.711 ; gain = 224.742 ; free physical = 570 ; free virtual = 3470

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.979 | TNS=-20239.311| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2566bd021

Time (s): cpu = 00:03:47 ; elapsed = 00:02:14 . Memory (MB): peak = 3977.711 ; gain = 224.742 ; free physical = 570 ; free virtual = 3470
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:47 ; elapsed = 00:02:14 . Memory (MB): peak = 3977.711 ; gain = 224.742 ; free physical = 672 ; free virtual = 3572

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
819 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:49 ; elapsed = 00:02:15 . Memory (MB): peak = 3977.711 ; gain = 224.742 ; free physical = 672 ; free virtual = 3572
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3977.711 ; gain = 0.000 ; free physical = 620 ; free virtual = 3570
INFO: [Common 17-1381] The checkpoint '/home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.runs/impl_1/zyboz7_tcu_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3985.715 ; gain = 8.004 ; free physical = 638 ; free virtual = 3553
INFO: [runtcl-4] Executing : report_drc -file zyboz7_tcu_wrapper_drc_routed.rpt -pb zyboz7_tcu_wrapper_drc_routed.pb -rpx zyboz7_tcu_wrapper_drc_routed.rpx
Command: report_drc -file zyboz7_tcu_wrapper_drc_routed.rpt -pb zyboz7_tcu_wrapper_drc_routed.pb -rpx zyboz7_tcu_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.runs/impl_1/zyboz7_tcu_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zyboz7_tcu_wrapper_methodology_drc_routed.rpt -pb zyboz7_tcu_wrapper_methodology_drc_routed.pb -rpx zyboz7_tcu_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zyboz7_tcu_wrapper_methodology_drc_routed.rpt -pb zyboz7_tcu_wrapper_methodology_drc_routed.pb -rpx zyboz7_tcu_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/zyboz7_tcu/zyboz7_tcu.runs/impl_1/zyboz7_tcu_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zyboz7_tcu_wrapper_power_routed.rpt -pb zyboz7_tcu_wrapper_power_summary_routed.pb -rpx zyboz7_tcu_wrapper_power_routed.rpx
Command: report_power -file zyboz7_tcu_wrapper_power_routed.rpt -pb zyboz7_tcu_wrapper_power_summary_routed.pb -rpx zyboz7_tcu_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
831 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zyboz7_tcu_wrapper_route_status.rpt -pb zyboz7_tcu_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file zyboz7_tcu_wrapper_timing_summary_routed.rpt -pb zyboz7_tcu_wrapper_timing_summary_routed.pb -rpx zyboz7_tcu_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zyboz7_tcu_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zyboz7_tcu_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zyboz7_tcu_wrapper_bus_skew_routed.rpt -pb zyboz7_tcu_wrapper_bus_skew_routed.pb -rpx zyboz7_tcu_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zyboz7_tcu_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force zyboz7_tcu_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_2/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_3/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_6/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_7/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_1/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_3/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_4/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_6/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_2/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_3/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_5/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_6/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_7/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_1/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_1/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_4/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_5/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_6/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_1/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_2/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_7/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_1/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_5/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_6/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_1/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_1/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_2/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_2/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_3/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_3/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_4/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_4/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_5/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_5/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_6/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_6/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_7/output_mac input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_7/output_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/_req_T_2 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/_req_T_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/_req_T_2 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/_req_T_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/_req_T_2 input zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/_req_T_2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8 output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8 output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8 output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8 output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8 output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8 output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8 output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8 output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_2/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_3/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_6/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_7/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_0/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_1/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_3/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_4/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_6/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_2/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_3/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_5/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_6/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_7/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_0/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_1/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_0/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_1/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_4/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_5/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_6/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_0/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_1/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_2/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_7/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_0/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_1/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_5/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_6/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_0/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_0/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_1/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_1/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_2/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_2/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_3/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_3/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_4/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_4/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_5/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_5/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_6/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_6/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_7/output_mac output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_7/output_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/_req_T_2 output zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/_req_T_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8 multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8 multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_1/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8 multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_2/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8 multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_3/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8 multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_4/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8 multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_5/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8 multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_6/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8 multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/m_7/_result_mac_T_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_2/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_3/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_6/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_7/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_0/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_1/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_3/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_4/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_6/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_1_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_2/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_3/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_5/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_6/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_7/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_2_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_0/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_1/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_0/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_1/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_4/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_5/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_6/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_4_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_0/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_1/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_2/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_7/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_0/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_1/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_5/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_6/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_0/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_0/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_1/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_1/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_2/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_2/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_3/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_3/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_4/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_4/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_5/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_5/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_6/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_6/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_7/output_mac multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_7_7/output_mac/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/_req_T_2 multiplier stage zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/_req_T_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 222 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zyboz7_tcu_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4177.336 ; gain = 159.605 ; free physical = 590 ; free virtual = 3457
INFO: [Common 17-206] Exiting Vivado at Wed Aug 21 09:17:52 2024...
