Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 15 19:40:10 2023
| Host         : NB-Franco running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.347        0.000                      0                  265        0.037        0.000                      0                  265        3.750        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.347        0.000                      0                  265        0.037        0.000                      0                  265        3.750        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 intf_uart_alu_unit/op_code_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            intf_uart_alu_unit/result_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 2.305ns (49.388%)  route 2.362ns (50.612%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.622     5.143    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X6Y58          FDCE                                         r  intf_uart_alu_unit/op_code_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.661 r  intf_uart_alu_unit/op_code_reg_reg[1]/Q
                         net (fo=17, routed)          1.106     6.767    alu_unit/result_reg_reg[3][0]
    SLICE_X6Y60          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     7.388 r  alu_unit/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    alu_unit/_carry_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.703 r  alu_unit/_carry__0/O[3]
                         net (fo=1, routed)           0.452     8.155    intf_uart_alu_unit/data0[7]
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.307     8.462 r  intf_uart_alu_unit/result_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     8.462    intf_uart_alu_unit/result_reg[7]_i_6_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I1_O)      0.217     8.679 r  intf_uart_alu_unit/result_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.804     9.483    intf_uart_alu_unit/alu_unit/result[7]
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.327     9.810 r  intf_uart_alu_unit/result_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     9.810    intf_uart_alu_unit/alu_result[7]
    SLICE_X5Y58          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.506    14.847    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[7]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y58          FDCE (Setup_fdce_C_D)        0.075    15.158    intf_uart_alu_unit/result_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 intf_uart_alu_unit/op_code_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            intf_uart_alu_unit/result_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 2.279ns (50.086%)  route 2.271ns (49.914%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.622     5.143    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X6Y58          FDCE                                         r  intf_uart_alu_unit/op_code_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.661 r  intf_uart_alu_unit/op_code_reg_reg[1]/Q
                         net (fo=17, routed)          1.106     6.767    alu_unit/result_reg_reg[3][0]
    SLICE_X6Y60          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     7.388 r  alu_unit/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    alu_unit/_carry_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 r  alu_unit/_carry__0/O[1]
                         net (fo=1, routed)           0.597     8.308    intf_uart_alu_unit/data0[5]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.306     8.614 r  intf_uart_alu_unit/result_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     8.614    intf_uart_alu_unit/result_reg[5]_i_4_n_0
    SLICE_X6Y58          MUXF7 (Prop_muxf7_I1_O)      0.214     8.828 r  intf_uart_alu_unit/result_reg_reg[5]_i_2/O
                         net (fo=1, routed)           0.568     9.396    intf_uart_alu_unit/alu_unit/result[5]
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.297     9.693 r  intf_uart_alu_unit/result_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.693    intf_uart_alu_unit/alu_result[5]
    SLICE_X5Y58          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.506    14.847    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[5]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y58          FDCE (Setup_fdce_C_D)        0.031    15.114    intf_uart_alu_unit/result_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  uart_unit/baud_gen_unit/counter_reg_reg[5]/Q
                         net (fo=4, routed)           1.250     6.853    uart_unit/baud_gen_unit/counter_reg[5]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  uart_unit/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=6, routed)           0.649     7.627    uart_unit/uart_rx_unit/n_reg_reg[0]_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     7.751 r  uart_unit/uart_rx_unit/r_ptr_reg[2]_i_2/O
                         net (fo=9, routed)           0.664     8.414    uart_unit/uart_rx_unit/rx_done_tick
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.538 r  uart_unit/uart_rx_unit/array_reg_reg_0_7_0_5_i_1__0/O
                         net (fo=12, routed)          0.492     9.030    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WE
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.507    14.848    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y60          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.552    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  uart_unit/baud_gen_unit/counter_reg_reg[5]/Q
                         net (fo=4, routed)           1.250     6.853    uart_unit/baud_gen_unit/counter_reg[5]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  uart_unit/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=6, routed)           0.649     7.627    uart_unit/uart_rx_unit/n_reg_reg[0]_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     7.751 r  uart_unit/uart_rx_unit/r_ptr_reg[2]_i_2/O
                         net (fo=9, routed)           0.664     8.414    uart_unit/uart_rx_unit/rx_done_tick
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.538 r  uart_unit/uart_rx_unit/array_reg_reg_0_7_0_5_i_1__0/O
                         net (fo=12, routed)          0.492     9.030    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WE
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.507    14.848    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y60          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.552    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  uart_unit/baud_gen_unit/counter_reg_reg[5]/Q
                         net (fo=4, routed)           1.250     6.853    uart_unit/baud_gen_unit/counter_reg[5]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  uart_unit/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=6, routed)           0.649     7.627    uart_unit/uart_rx_unit/n_reg_reg[0]_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     7.751 r  uart_unit/uart_rx_unit/r_ptr_reg[2]_i_2/O
                         net (fo=9, routed)           0.664     8.414    uart_unit/uart_rx_unit/rx_done_tick
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.538 r  uart_unit/uart_rx_unit/array_reg_reg_0_7_0_5_i_1__0/O
                         net (fo=12, routed)          0.492     9.030    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WE
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.507    14.848    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y60          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.552    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  uart_unit/baud_gen_unit/counter_reg_reg[5]/Q
                         net (fo=4, routed)           1.250     6.853    uart_unit/baud_gen_unit/counter_reg[5]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  uart_unit/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=6, routed)           0.649     7.627    uart_unit/uart_rx_unit/n_reg_reg[0]_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     7.751 r  uart_unit/uart_rx_unit/r_ptr_reg[2]_i_2/O
                         net (fo=9, routed)           0.664     8.414    uart_unit/uart_rx_unit/rx_done_tick
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.538 r  uart_unit/uart_rx_unit/array_reg_reg_0_7_0_5_i_1__0/O
                         net (fo=12, routed)          0.492     9.030    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WE
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.507    14.848    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y60          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.552    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  uart_unit/baud_gen_unit/counter_reg_reg[5]/Q
                         net (fo=4, routed)           1.250     6.853    uart_unit/baud_gen_unit/counter_reg[5]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  uart_unit/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=6, routed)           0.649     7.627    uart_unit/uart_rx_unit/n_reg_reg[0]_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     7.751 r  uart_unit/uart_rx_unit/r_ptr_reg[2]_i_2/O
                         net (fo=9, routed)           0.664     8.414    uart_unit/uart_rx_unit/rx_done_tick
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.538 r  uart_unit/uart_rx_unit/array_reg_reg_0_7_0_5_i_1__0/O
                         net (fo=12, routed)          0.492     9.030    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WE
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.507    14.848    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y60          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.552    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  uart_unit/baud_gen_unit/counter_reg_reg[5]/Q
                         net (fo=4, routed)           1.250     6.853    uart_unit/baud_gen_unit/counter_reg[5]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  uart_unit/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=6, routed)           0.649     7.627    uart_unit/uart_rx_unit/n_reg_reg[0]_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     7.751 r  uart_unit/uart_rx_unit/r_ptr_reg[2]_i_2/O
                         net (fo=9, routed)           0.664     8.414    uart_unit/uart_rx_unit/rx_done_tick
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.538 r  uart_unit/uart_rx_unit/array_reg_reg_0_7_0_5_i_1__0/O
                         net (fo=12, routed)          0.492     9.030    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WE
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.507    14.848    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y60          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.552    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  uart_unit/baud_gen_unit/counter_reg_reg[5]/Q
                         net (fo=4, routed)           1.250     6.853    uart_unit/baud_gen_unit/counter_reg[5]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  uart_unit/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=6, routed)           0.649     7.627    uart_unit/uart_rx_unit/n_reg_reg[0]_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     7.751 r  uart_unit/uart_rx_unit/r_ptr_reg[2]_i_2/O
                         net (fo=9, routed)           0.664     8.414    uart_unit/uart_rx_unit/rx_done_tick
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.538 r  uart_unit/uart_rx_unit/array_reg_reg_0_7_0_5_i_1__0/O
                         net (fo=12, routed)          0.492     9.030    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WE
    SLICE_X2Y60          RAMS32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.507    14.848    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y60          RAMS32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMD/CLK
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y60          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.552    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  uart_unit/baud_gen_unit/counter_reg_reg[5]/Q
                         net (fo=4, routed)           1.250     6.853    uart_unit/baud_gen_unit/counter_reg[5]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.977 r  uart_unit/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=6, routed)           0.649     7.627    uart_unit/uart_rx_unit/n_reg_reg[0]_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     7.751 r  uart_unit/uart_rx_unit/r_ptr_reg[2]_i_2/O
                         net (fo=9, routed)           0.664     8.414    uart_unit/uart_rx_unit/rx_done_tick
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.124     8.538 r  uart_unit/uart_rx_unit/array_reg_reg_0_7_0_5_i_1__0/O
                         net (fo=12, routed)          0.492     9.030    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WE
    SLICE_X2Y60          RAMS32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.507    14.848    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y60          RAMS32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y60          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.552    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.591     1.474    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart_unit/uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.671    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/DIA0
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.861     1.989    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y60          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.487    
    SLICE_X2Y60          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.634    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.051%)  route 0.299ns (67.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.590     1.473    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=19, routed)          0.299     1.913    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.051%)  route 0.299ns (67.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.590     1.473    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=19, routed)          0.299     1.913    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.051%)  route 0.299ns (67.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.590     1.473    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=19, routed)          0.299     1.913    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.051%)  route 0.299ns (67.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.590     1.473    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=19, routed)          0.299     1.913    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.051%)  route 0.299ns (67.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.590     1.473    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=19, routed)          0.299     1.913    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.051%)  route 0.299ns (67.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.590     1.473    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=19, routed)          0.299     1.913    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/ADDRD0
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y57          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.051%)  route 0.299ns (67.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.590     1.473    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=19, routed)          0.299     1.913    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/ADDRD0
    SLICE_X2Y57          RAMS32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y57          RAMS32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X2Y57          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.822    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.051%)  route 0.299ns (67.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.590     1.473    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=19, routed)          0.299     1.913    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/ADDRD0
    SLICE_X2Y57          RAMS32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.990    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/WCLK
    SLICE_X2Y57          RAMS32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X2Y57          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.822    uart_unit/fifo_tx_unit/array_reg_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_7_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.592%)  route 0.279ns (66.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.591     1.474    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=19, routed)          0.279     1.894    uart_unit/fifo_rx_unit/array_reg_reg_0_7_6_7/A0
    SLICE_X2Y61          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.861     1.989    uart_unit/fifo_rx_unit/array_reg_reg_0_7_6_7/WCLK
    SLICE_X2Y61          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_7_6_7/DP/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y61          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.800    uart_unit/fifo_rx_unit/array_reg_reg_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y60    intf_uart_alu_unit/data_a_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y60    intf_uart_alu_unit/data_a_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y60    intf_uart_alu_unit/data_a_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y59    intf_uart_alu_unit/data_a_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y59    intf_uart_alu_unit/data_a_reg_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y61    intf_uart_alu_unit/data_a_reg_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y61    intf_uart_alu_unit/data_a_reg_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y61    intf_uart_alu_unit/data_a_reg_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y61    intf_uart_alu_unit/data_b_reg_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    uart_unit/fifo_rx_unit/array_reg_reg_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 3.972ns (47.527%)  route 4.385ns (52.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.146    uart_unit/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X3Y58          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           4.385     9.987    tx_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    13.503 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.503    tx
    L2                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.358ns (45.368%)  route 1.635ns (54.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.475    uart_unit/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X3Y58          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.635     3.252    tx_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     4.469 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.469    tx
    L2                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.335ns  (logic 1.938ns (30.594%)  route 4.397ns (69.406%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=7, routed)           3.771     5.227    uart_unit/uart_rx_unit/rx_IBUF
    SLICE_X3Y52          LUT3 (Prop_lut3_I2_O)        0.150     5.377 r  uart_unit/uart_rx_unit/s_reg[2]_i_3/O
                         net (fo=1, routed)           0.626     6.003    uart_unit/uart_rx_unit/s_reg[2]_i_3_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.332     6.335 r  uart_unit/uart_rx_unit/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.335    uart_unit/uart_rx_unit/s_reg[2]_i_1_n_0
    SLICE_X3Y52          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.510     4.851    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            intf_uart_alu_unit/result_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.721ns  (logic 1.575ns (27.533%)  route 4.146ns (72.467%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=104, routed)         3.301     4.752    intf_uart_alu_unit/reset_IBUF
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.124     4.876 r  intf_uart_alu_unit/result_reg[7]_i_1/O
                         net (fo=8, routed)           0.845     5.721    intf_uart_alu_unit/result_reg
    SLICE_X6Y59          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.505     4.846    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X6Y59          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            intf_uart_alu_unit/result_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 1.575ns (28.162%)  route 4.018ns (71.838%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=104, routed)         3.301     4.752    intf_uart_alu_unit/reset_IBUF
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.124     4.876 r  intf_uart_alu_unit/result_reg[7]_i_1/O
                         net (fo=8, routed)           0.718     5.593    intf_uart_alu_unit/result_reg
    SLICE_X4Y60          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.505     4.846    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X4Y60          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            intf_uart_alu_unit/result_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 1.575ns (28.162%)  route 4.018ns (71.838%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=104, routed)         3.301     4.752    intf_uart_alu_unit/reset_IBUF
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.124     4.876 r  intf_uart_alu_unit/result_reg[7]_i_1/O
                         net (fo=8, routed)           0.718     5.593    intf_uart_alu_unit/result_reg
    SLICE_X4Y60          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.505     4.846    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X4Y60          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            intf_uart_alu_unit/result_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.411ns  (logic 1.575ns (29.112%)  route 3.836ns (70.888%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=104, routed)         3.301     4.752    intf_uart_alu_unit/reset_IBUF
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.124     4.876 r  intf_uart_alu_unit/result_reg[7]_i_1/O
                         net (fo=8, routed)           0.535     5.411    intf_uart_alu_unit/result_reg
    SLICE_X5Y60          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.505     4.846    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            intf_uart_alu_unit/result_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.575ns (29.205%)  route 3.818ns (70.795%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=104, routed)         3.301     4.752    intf_uart_alu_unit/reset_IBUF
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.124     4.876 r  intf_uart_alu_unit/result_reg[7]_i_1/O
                         net (fo=8, routed)           0.518     5.393    intf_uart_alu_unit/result_reg
    SLICE_X5Y58          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.506     4.847    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            intf_uart_alu_unit/result_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.575ns (29.205%)  route 3.818ns (70.795%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=104, routed)         3.301     4.752    intf_uart_alu_unit/reset_IBUF
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.124     4.876 r  intf_uart_alu_unit/result_reg[7]_i_1/O
                         net (fo=8, routed)           0.518     5.393    intf_uart_alu_unit/result_reg
    SLICE_X5Y58          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.506     4.847    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            intf_uart_alu_unit/result_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.575ns (29.205%)  route 3.818ns (70.795%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=104, routed)         3.301     4.752    intf_uart_alu_unit/reset_IBUF
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.124     4.876 r  intf_uart_alu_unit/result_reg[7]_i_1/O
                         net (fo=8, routed)           0.518     5.393    intf_uart_alu_unit/result_reg
    SLICE_X5Y58          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.506     4.847    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            intf_uart_alu_unit/result_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.381ns  (logic 1.575ns (29.273%)  route 3.806ns (70.727%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=104, routed)         3.301     4.752    intf_uart_alu_unit/reset_IBUF
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.124     4.876 r  intf_uart_alu_unit/result_reg[7]_i_1/O
                         net (fo=8, routed)           0.505     5.381    intf_uart_alu_unit/result_reg
    SLICE_X7Y60          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.505     4.846    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  intf_uart_alu_unit/result_reg_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 1.580ns (29.528%)  route 3.771ns (70.472%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=7, routed)           3.771     5.227    uart_unit/uart_rx_unit/rx_IBUF
    SLICE_X3Y52          LUT5 (Prop_lut5_I2_O)        0.124     5.351 r  uart_unit/uart_rx_unit/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     5.351    uart_unit/uart_rx_unit/s_reg[3]_i_2_n_0
    SLICE_X3Y52          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.510     4.851    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/n_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.219ns (21.247%)  route 0.813ns (78.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.813     1.032    uart_unit/uart_rx_unit/AR[0]
    SLICE_X2Y52          FDCE                                         f  uart_unit/uart_rx_unit/n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     1.992    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  uart_unit/uart_rx_unit/n_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/n_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.219ns (21.247%)  route 0.813ns (78.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.813     1.032    uart_unit/uart_rx_unit/AR[0]
    SLICE_X2Y52          FDCE                                         f  uart_unit/uart_rx_unit/n_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     1.992    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  uart_unit/uart_rx_unit/n_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/n_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.219ns (21.247%)  route 0.813ns (78.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.813     1.032    uart_unit/uart_rx_unit/AR[0]
    SLICE_X2Y52          FDCE                                         f  uart_unit/uart_rx_unit/n_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     1.992    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  uart_unit/uart_rx_unit/n_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.219ns (21.247%)  route 0.813ns (78.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.813     1.032    uart_unit/uart_rx_unit/AR[0]
    SLICE_X3Y52          FDCE                                         f  uart_unit/uart_rx_unit/s_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     1.992    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.219ns (21.247%)  route 0.813ns (78.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.813     1.032    uart_unit/uart_rx_unit/AR[0]
    SLICE_X3Y52          FDCE                                         f  uart_unit/uart_rx_unit/s_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     1.992    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.219ns (21.247%)  route 0.813ns (78.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.813     1.032    uart_unit/uart_rx_unit/AR[0]
    SLICE_X3Y52          FDCE                                         f  uart_unit/uart_rx_unit/s_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     1.992    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.219ns (21.247%)  route 0.813ns (78.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.813     1.032    uart_unit/uart_rx_unit/AR[0]
    SLICE_X3Y52          FDCE                                         f  uart_unit/uart_rx_unit/s_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     1.992    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.219ns (21.109%)  route 0.819ns (78.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.819     1.039    uart_unit/uart_tx_unit/AR[0]
    SLICE_X1Y54          FDCE                                         f  uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     1.991    uart_unit/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.219ns (20.085%)  route 0.872ns (79.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.872     1.092    uart_unit/uart_rx_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     1.991    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.219ns (20.085%)  route 0.872ns (79.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.872     1.092    uart_unit/uart_rx_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     1.991    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]/C





