
---------- Begin Simulation Statistics ----------
final_tick                               498708191000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137373                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661556                       # Number of bytes of host memory used
host_op_rate                                   253067                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   727.94                       # Real time elapsed on the host
host_tick_rate                              685091794                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.498708                       # Number of seconds simulated
sim_ticks                                498708191000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.987082                       # CPI: cycles per instruction
system.cpu.discardedOps                          4396                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       279656170                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.200518                       # IPC: instructions per cycle
system.cpu.numCycles                        498708191                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       219052021                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2623744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5255920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2631791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5264092                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            349                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658295                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650025                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650241                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648843                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986874                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2722                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              178                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81118619                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81118619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81118665                       # number of overall hits
system.cpu.dcache.overall_hits::total        81118665                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262113                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262113                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262138                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262138                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 635136152000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 635136152000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 635136152000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 635136152000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380732                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380803                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120699.831418                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120699.831418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120699.257982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120699.257982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2631403                       # number of writebacks
system.cpu.dcache.writebacks::total           2631403                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631880                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631880                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 308457317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 308457317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 308459089000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 308459089000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 117201.129770                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117201.129770                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 117201.046020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117201.046020                       # average overall mshr miss latency
system.cpu.dcache.replacements                2631623                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26217000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26217000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 101223.938224                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 101223.938224                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23798000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23798000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 99991.596639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 99991.596639                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 635109935000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 635109935000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120700.790064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120700.790064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631625                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631625                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 308433519000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 308433519000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117202.686173                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117202.686173                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.352113                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.352113                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1772000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1772000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104235.294118                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104235.294118                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.963667                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750612                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631879                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.821604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.963667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         348155363                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        348155363                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071168                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086473                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169175                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32052959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32052959                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32052959                       # number of overall hits
system.cpu.icache.overall_hits::total        32052959                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          421                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            421                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          421                       # number of overall misses
system.cpu.icache.overall_misses::total           421                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44698000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44698000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44698000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44698000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32053380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32053380                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32053380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32053380                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106171.021378                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106171.021378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106171.021378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106171.021378                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.icache.writebacks::total               168                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          421                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          421                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          421                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43856000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43856000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43856000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43856000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104171.021378                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104171.021378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104171.021378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104171.021378                       # average overall mshr miss latency
system.cpu.icache.replacements                    168                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32052959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32052959                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          421                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           421                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44698000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44698000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32053380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32053380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106171.021378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106171.021378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43856000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43856000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104171.021378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104171.021378                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           238.230363                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32053380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76136.294537                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   238.230363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.930587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         128213941                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        128213941                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 498708191000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread17522.numOps               184218810                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   68                       # number of demand (read+write) hits
system.l2.demand_hits::total                      102                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data                  68                       # number of overall hits
system.l2.overall_hits::total                     102                       # number of overall hits
system.l2.demand_misses::.cpu.inst                387                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631812                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632199                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               387                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631812                       # number of overall misses
system.l2.overall_misses::total               2632199                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41757000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 300561886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     300603643000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41757000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 300561886000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    300603643000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2631880                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632301                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2631880                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632301                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.919240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999961                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.919240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999961                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107899.224806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114203.402827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114202.475953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107899.224806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114203.402827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114202.475953                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2623435                       # number of writebacks
system.l2.writebacks::total                   2623435                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 247925205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 247959126000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 247925205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 247959126000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.914489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999958                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.914489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999958                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88106.493506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94203.485821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94202.594038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88106.493506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94203.485821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94202.594038                       # average overall mshr miss latency
system.l2.replacements                        2624080                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2631403                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2631403                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2631403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2631403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          162                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              162                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          162                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          162                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 300538235000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  300538235000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114203.355290                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114203.355290                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 247906135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 247906135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94203.362889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94203.362889                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.919240                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.919240                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107899.224806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107899.224806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33921000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33921000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.914489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.914489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88106.493506                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88106.493506                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23651000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23651000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.807843                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.807843                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114810.679612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114810.679612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19070000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19070000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.780392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.780392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95829.145729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95829.145729                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8103.016063                       # Cycle average of tags in use
system.l2.tags.total_refs                     5264024                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632272                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999802                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.234737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.822875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8098.958451                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989138                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4819                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2839                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44744544                       # Number of tag accesses
system.l2.tags.data_accesses                 44744544                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5246870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000337853500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       291842                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       291842                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10420403                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4967777                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632189                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2623435                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264378                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5246870                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264378                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5246870                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2632014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2632017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 287750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 287885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 291962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 291976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 291847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 291848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 291848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 292497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 292495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 291845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 291846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 291846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 291845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 291845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 291843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 291843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 291843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 291842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       291842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.038418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.979707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.698518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        291840    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        291842                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       291842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.978375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.976465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.255454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3960      1.36%      1.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      0.02%      1.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           286993     98.34%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               44      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              798      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        291842                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336920192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335799680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    675.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    673.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  498708092000                       # Total gap between requests
system.mem_ctrls.avgGap                      94890.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        49280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336870912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    335798080                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 98815.300990313990                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 675487024.435096979141                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 673335802.499381780624                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          770                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263608                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5246870                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26358000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 212312289500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 11557750845000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34231.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40335.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2202789.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        49280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336870912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336920192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    335799680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    335799680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          385                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631804                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2623435                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2623435                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        98815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    675487024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        675585840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        98815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        98815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    673339011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       673339011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    673339011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        98815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    675487024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1348924851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264378                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5246845                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       327826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       327988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       327985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328022                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328022                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       327996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       327810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       327872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       327950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       327944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       327896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327904                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            113631560000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321890000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       212338647500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21584.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40334.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4673543                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4660964                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1176714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   571.690997                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   379.062194                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   419.959503                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19850      1.69%      1.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       475714     40.43%     42.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        41420      3.52%     45.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        33098      2.81%     48.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        29158      2.48%     50.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        28676      2.44%     53.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        33155      2.82%     56.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        32460      2.76%     58.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       483183     41.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1176714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336920192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          335798080                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              675.585840                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              673.335802                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4201361640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2233069080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796649760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13696512660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 39367077360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 115926450660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  93881671200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  288102792360                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   577.698136                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 239046019000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  16652740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 243009432000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4200390600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2232560550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18791009160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13692018240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 39367077360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 115933951290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  93875354880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  288092362080                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   577.677221                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 239036370500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  16652740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 243019080500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                584                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2623435                       # Transaction distribution
system.membus.trans_dist::CleanEvict              296                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631605                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7888109                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7888109                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    672719872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               672719872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632189                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26243400000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24418848750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5254838                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          168                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             865                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631624                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           421                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          255                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1010                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7895382                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7896392                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        75392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673700096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673775488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2624080                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335799680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5256381                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000077                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008799                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5255974     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    407      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5256381                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 498708191000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        15790376000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2106998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13159401993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
