dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_11,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
Instr_Mem.v,verilog,xil_defaultlib,../../../../Project_Singal_CPU.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
