Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Feb  6 19:46:47 2022
| Host         : blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motor_driver_top_timing_summary_routed.rpt -pb motor_driver_top_timing_summary_routed.pb -rpx motor_driver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : motor_driver_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  11          
TIMING-20  Warning   Non-clocked latch              15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (7)

1. checking no_clock (30)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: u0/timer_counter_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u0/timer_counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u0/timer_counter_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (7)
----------------------------
 There are 7 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.284        0.000                      0                   81        0.268        0.000                      0                   81        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.284        0.000                      0                   81        0.268        0.000                      0                   81        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/reset_out_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 1.586ns (43.013%)  route 2.101ns (56.987%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[8]
                         net (fo=3, routed)           1.163     7.432    u1/do_out[4]
    SLICE_X29Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.556 r  u1/reset_out_temp_i_3/O
                         net (fo=1, routed)           0.433     7.989    u1/reset_out_temp_i_3_n_0
    SLICE_X29Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.113 f  u1/reset_out_temp_i_2/O
                         net (fo=1, routed)           0.505     8.618    u1/reset_out_temp_i_2_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  u1/reset_out_temp_i_1/O
                         net (fo=1, routed)           0.000     8.742    u1/reset_out_temp_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  u1/reset_out_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.420    14.761    u1/dclk_in
    SLICE_X28Y75         FDRE                                         r  u1/reset_out_temp_reg/C
                         clock pessimism              0.272    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.029    15.027    u1/reset_out_temp_reg
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/XLXI_7/inst/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.527ns (65.073%)  route 0.820ns (34.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.582 r  u1/XLXI_7/inst/EOC
                         net (fo=1, routed)           0.820     7.401    u1/XLXI_7/den_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.420    14.761    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
                         clock pessimism              0.294    15.055    
                         clock uncertainty           -0.035    15.020    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    14.172    u1/XLXI_7/inst
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 u2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 1.897ns (58.133%)  route 1.366ns (41.867%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.535     5.056    u2/dclk_in
    SLICE_X30Y76         FDRE                                         r  u2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  u2/counter_reg[20]/Q
                         net (fo=21, routed)          1.357     6.931    u2/counter_reg_n_0_[20]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  u2/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.055    u2/counter[0]_i_5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.588 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.588    u2/counter_reg[0]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.705 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.705    u2/counter_reg[4]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.822 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    u2/counter_reg[8]_i_1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.939 r  u2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.948    u2/counter_reg[12]_i_1_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.065 r  u2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.065    u2/counter_reg[16]_i_1_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.319 r  u2/counter_reg[20]_i_1/CO[0]
                         net (fo=1, routed)           0.000     8.319    u2/counter_reg[20]_i_1_n_3
    SLICE_X30Y76         FDRE                                         r  u2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.420    14.761    u2/dclk_in
    SLICE_X30Y76         FDRE                                         r  u2/counter_reg[20]/C
                         clock pessimism              0.295    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.094    15.115    u2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 u2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 1.849ns (57.508%)  route 1.366ns (42.492%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.535     5.056    u2/dclk_in
    SLICE_X30Y76         FDRE                                         r  u2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  u2/counter_reg[20]/Q
                         net (fo=21, routed)          1.357     6.931    u2/counter_reg_n_0_[20]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  u2/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.055    u2/counter[0]_i_5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.588 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.588    u2/counter_reg[0]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.705 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.705    u2/counter_reg[4]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.822 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    u2/counter_reg[8]_i_1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.939 r  u2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.948    u2/counter_reg[12]_i_1_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.271 r  u2/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.271    u2/counter_reg[16]_i_1_n_6
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.418    14.759    u2/dclk_in
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[17]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y75         FDRE (Setup_fdre_C_D)        0.109    15.106    u2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 u2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.841ns (57.402%)  route 1.366ns (42.598%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.535     5.056    u2/dclk_in
    SLICE_X30Y76         FDRE                                         r  u2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  u2/counter_reg[20]/Q
                         net (fo=21, routed)          1.357     6.931    u2/counter_reg_n_0_[20]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  u2/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.055    u2/counter[0]_i_5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.588 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.588    u2/counter_reg[0]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.705 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.705    u2/counter_reg[4]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.822 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    u2/counter_reg[8]_i_1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.939 r  u2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.948    u2/counter_reg[12]_i_1_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.263 r  u2/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.263    u2/counter_reg[16]_i_1_n_4
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.418    14.759    u2/dclk_in
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[19]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y75         FDRE (Setup_fdre_C_D)        0.109    15.106    u2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 u2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.765ns (56.368%)  route 1.366ns (43.632%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.535     5.056    u2/dclk_in
    SLICE_X30Y76         FDRE                                         r  u2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  u2/counter_reg[20]/Q
                         net (fo=21, routed)          1.357     6.931    u2/counter_reg_n_0_[20]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  u2/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.055    u2/counter[0]_i_5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.588 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.588    u2/counter_reg[0]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.705 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.705    u2/counter_reg[4]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.822 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    u2/counter_reg[8]_i_1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.939 r  u2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.948    u2/counter_reg[12]_i_1_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.187 r  u2/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.187    u2/counter_reg[16]_i_1_n_5
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.418    14.759    u2/dclk_in
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[18]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y75         FDRE (Setup_fdre_C_D)        0.109    15.106    u2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.938ns  (required time - arrival time)
  Source:                 u2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.745ns (56.088%)  route 1.366ns (43.912%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.535     5.056    u2/dclk_in
    SLICE_X30Y76         FDRE                                         r  u2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  u2/counter_reg[20]/Q
                         net (fo=21, routed)          1.357     6.931    u2/counter_reg_n_0_[20]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  u2/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.055    u2/counter[0]_i_5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.588 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.588    u2/counter_reg[0]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.705 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.705    u2/counter_reg[4]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.822 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    u2/counter_reg[8]_i_1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.939 r  u2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.948    u2/counter_reg[12]_i_1_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.167 r  u2/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.167    u2/counter_reg[16]_i_1_n_7
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.418    14.759    u2/dclk_in
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[16]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y75         FDRE (Setup_fdre_C_D)        0.109    15.106    u2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  6.938    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 u2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 1.732ns (56.067%)  route 1.357ns (43.933%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.535     5.056    u2/dclk_in
    SLICE_X30Y76         FDRE                                         r  u2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  u2/counter_reg[20]/Q
                         net (fo=21, routed)          1.357     6.931    u2/counter_reg_n_0_[20]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  u2/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.055    u2/counter[0]_i_5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.588 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.588    u2/counter_reg[0]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.705 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.705    u2/counter_reg[4]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.822 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    u2/counter_reg[8]_i_1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.145 r  u2/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.145    u2/counter_reg[12]_i_1_n_6
    SLICE_X30Y74         FDRE                                         r  u2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.418    14.759    u2/dclk_in
    SLICE_X30Y74         FDRE                                         r  u2/counter_reg[13]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)        0.109    15.091    u2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 u2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.724ns (55.953%)  route 1.357ns (44.047%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.535     5.056    u2/dclk_in
    SLICE_X30Y76         FDRE                                         r  u2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  u2/counter_reg[20]/Q
                         net (fo=21, routed)          1.357     6.931    u2/counter_reg_n_0_[20]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  u2/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.055    u2/counter[0]_i_5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.588 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.588    u2/counter_reg[0]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.705 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.705    u2/counter_reg[4]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.822 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    u2/counter_reg[8]_i_1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.137 r  u2/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.137    u2/counter_reg[12]_i_1_n_4
    SLICE_X30Y74         FDRE                                         r  u2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.418    14.759    u2/dclk_in
    SLICE_X30Y74         FDRE                                         r  u2/counter_reg[15]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)        0.109    15.091    u2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 u2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 1.648ns (54.839%)  route 1.357ns (45.161%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.535     5.056    u2/dclk_in
    SLICE_X30Y76         FDRE                                         r  u2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  u2/counter_reg[20]/Q
                         net (fo=21, routed)          1.357     6.931    u2/counter_reg_n_0_[20]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  u2/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.055    u2/counter[0]_i_5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.588 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.588    u2/counter_reg[0]_i_1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.705 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.705    u2/counter_reg[4]_i_1_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.822 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    u2/counter_reg[8]_i_1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.061 r  u2/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.061    u2/counter_reg[12]_i_1_n_5
    SLICE_X30Y74         FDRE                                         r  u2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.418    14.759    u2/dclk_in
    SLICE_X30Y74         FDRE                                         r  u2/counter_reg[14]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)        0.109    15.091    u2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  7.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.552     1.435    u0/dclk_in
    SLICE_X28Y79         FDRE                                         r  u0/timer_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  u0/timer_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.698    u0/timer_counter_reg_n_0_[10]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  u0/timer_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    u0/timer_counter_reg[8]_i_1_n_5
    SLICE_X28Y79         FDRE                                         r  u0/timer_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.820     1.947    u0/dclk_in
    SLICE_X28Y79         FDRE                                         r  u0/timer_counter_reg[10]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.105     1.540    u0/timer_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.551     1.434    u0/dclk_in
    SLICE_X28Y77         FDRE                                         r  u0/timer_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u0/timer_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.697    u0/timer_counter_reg_n_0_[2]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  u0/timer_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    u0/timer_counter_reg[0]_i_1_n_5
    SLICE_X28Y77         FDRE                                         r  u0/timer_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.817     1.945    u0/dclk_in
    SLICE_X28Y77         FDRE                                         r  u0/timer_counter_reg[2]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105     1.539    u0/timer_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.552     1.435    u1/dclk_in
    SLICE_X28Y70         FDRE                                         r  u1/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  u1/timer_reg[10]/Q
                         net (fo=1, routed)           0.121     1.698    u1/timer_reg_n_0_[10]
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  u1/timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    u1/timer_reg[8]_i_1_n_5
    SLICE_X28Y70         FDRE                                         r  u1/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.820     1.947    u1/dclk_in
    SLICE_X28Y70         FDRE                                         r  u1/timer_reg[10]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.105     1.540    u1/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554     1.437    u1/dclk_in
    SLICE_X28Y68         FDRE                                         r  u1/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u1/timer_reg[2]/Q
                         net (fo=1, routed)           0.121     1.700    u1/timer_reg_n_0_[2]
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  u1/timer_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    u1/timer_reg[0]_i_1_n_5
    SLICE_X28Y68         FDRE                                         r  u1/timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.822     1.949    u1/dclk_in
    SLICE_X28Y68         FDRE                                         r  u1/timer_reg[2]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X28Y68         FDRE (Hold_fdre_C_D)         0.105     1.542    u1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.551     1.434    u0/dclk_in
    SLICE_X28Y78         FDRE                                         r  u0/timer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u0/timer_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.697    u0/timer_counter_reg_n_0_[6]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  u0/timer_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    u0/timer_counter_reg[4]_i_1_n_5
    SLICE_X28Y78         FDRE                                         r  u0/timer_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.819     1.946    u0/dclk_in
    SLICE_X28Y78         FDRE                                         r  u0/timer_counter_reg[6]/C
                         clock pessimism             -0.512     1.434    
    SLICE_X28Y78         FDRE (Hold_fdre_C_D)         0.105     1.539    u0/timer_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.551     1.434    u1/dclk_in
    SLICE_X28Y71         FDRE                                         r  u1/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u1/timer_reg[14]/Q
                         net (fo=1, routed)           0.121     1.697    u1/timer_reg_n_0_[14]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  u1/timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    u1/timer_reg[12]_i_1_n_5
    SLICE_X28Y71         FDRE                                         r  u1/timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.819     1.946    u1/dclk_in
    SLICE_X28Y71         FDRE                                         r  u1/timer_reg[14]/C
                         clock pessimism             -0.512     1.434    
    SLICE_X28Y71         FDRE (Hold_fdre_C_D)         0.105     1.539    u1/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.549     1.432    u2/dclk_in
    SLICE_X30Y73         FDRE                                         r  u2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  u2/counter_reg[11]/Q
                         net (fo=1, routed)           0.137     1.733    u2/counter_reg_n_0_[11]
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.778 r  u2/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.778    u2/counter[8]_i_2_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.842 r  u2/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    u2/counter_reg[8]_i_1_n_4
    SLICE_X30Y73         FDRE                                         r  u2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.814     1.942    u2/dclk_in
    SLICE_X30Y73         FDRE                                         r  u2/counter_reg[11]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.134     1.566    u2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u2/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.548     1.431    u2/dclk_in
    SLICE_X30Y74         FDRE                                         r  u2/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  u2/counter_reg[15]/Q
                         net (fo=1, routed)           0.137     1.732    u2/counter_reg_n_0_[15]
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.777 r  u2/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.777    u2/counter[12]_i_2_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.841 r  u2/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    u2/counter_reg[12]_i_1_n_4
    SLICE_X30Y74         FDRE                                         r  u2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.813     1.941    u2/dclk_in
    SLICE_X30Y74         FDRE                                         r  u2/counter_reg[15]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.134     1.565    u2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.551     1.434    u2/dclk_in
    SLICE_X30Y72         FDRE                                         r  u2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  u2/counter_reg[7]/Q
                         net (fo=1, routed)           0.137     1.735    u2/counter_reg_n_0_[7]
    SLICE_X30Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.780 r  u2/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.780    u2/counter[4]_i_2_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.844 r  u2/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    u2/counter_reg[4]_i_1_n_4
    SLICE_X30Y72         FDRE                                         r  u2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.816     1.944    u2/dclk_in
    SLICE_X30Y72         FDRE                                         r  u2/counter_reg[7]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.134     1.568    u2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.551     1.434    u2/dclk_in
    SLICE_X30Y71         FDRE                                         r  u2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  u2/counter_reg[3]/Q
                         net (fo=1, routed)           0.137     1.735    u2/counter_reg_n_0_[3]
    SLICE_X30Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.780 r  u2/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.780    u2/counter[0]_i_3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.844 r  u2/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    u2/counter_reg[0]_i_1_n_4
    SLICE_X30Y71         FDRE                                         r  u2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.817     1.945    u2/dclk_in
    SLICE_X30Y71         FDRE                                         r  u2/counter_reg[3]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.134     1.568    u2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      u1/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y77   u0/timer_counter_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y79   u0/timer_counter_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y79   u0/timer_counter_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y80   u0/timer_counter_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y80   u0/timer_counter_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y80   u0/timer_counter_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y80   u0/timer_counter_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y81   u0/timer_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   u0/timer_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   u0/timer_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   u0/timer_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   u0/timer_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   u0/timer_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   u0/timer_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   u0/timer_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   u0/timer_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   u0/timer_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   u0/timer_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   u0/timer_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   u0/timer_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   u0/timer_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   u0/timer_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   u0/timer_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   u0/timer_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   u0/timer_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   u0/timer_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   u0/timer_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   u0/timer_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.882ns  (logic 5.592ns (35.211%)  route 10.290ns (64.789%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.078     5.536    u2/LED_OBUF[0]
    SLICE_X34Y75         LUT4 (Prop_lut4_I0_O)        0.150     5.686 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.461     6.147    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.328     6.475 f  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.878     7.354    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  u2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.873    12.351    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.882 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.882    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.509ns  (logic 5.590ns (36.044%)  route 9.919ns (63.956%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.078     5.536    u2/LED_OBUF[0]
    SLICE_X34Y75         LUT4 (Prop_lut4_I0_O)        0.150     5.686 f  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.461     6.147    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.328     6.475 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.881     7.356    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.499    11.980    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.509 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.509    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.363ns  (logic 5.565ns (36.224%)  route 9.798ns (63.776%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.078     5.536    u2/LED_OBUF[0]
    SLICE_X34Y75         LUT4 (Prop_lut4_I0_O)        0.150     5.686 f  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.461     6.147    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.328     6.475 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.704     7.179    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.303 r  u2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.556    11.859    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.363 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.363    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.361ns  (logic 5.581ns (36.332%)  route 9.780ns (63.668%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.078     5.536    u2/LED_OBUF[0]
    SLICE_X34Y75         LUT4 (Prop_lut4_I0_O)        0.150     5.686 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.461     6.147    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.328     6.475 f  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.487     6.962    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.086 r  u2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.754    11.841    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.361 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.361    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.356ns  (logic 5.596ns (36.442%)  route 9.760ns (63.558%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.078     5.536    u2/LED_OBUF[0]
    SLICE_X34Y75         LUT4 (Prop_lut4_I0_O)        0.150     5.686 f  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.461     6.147    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.328     6.475 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.871     7.346    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.470 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.350    11.821    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.356 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.356    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.279ns  (logic 5.572ns (36.466%)  route 9.707ns (63.534%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.078     5.536    u2/LED_OBUF[0]
    SLICE_X34Y75         LUT4 (Prop_lut4_I0_O)        0.150     5.686 f  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.461     6.147    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.328     6.475 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.714     7.189    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.313 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.455    11.768    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.279 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.279    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.136ns  (logic 5.596ns (36.975%)  route 9.539ns (63.025%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.078     5.536    u2/LED_OBUF[0]
    SLICE_X34Y75         LUT4 (Prop_lut4_I0_O)        0.150     5.686 f  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.461     6.147    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.328     6.475 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.483     6.958    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.082 r  u2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.518    11.600    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.136 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.136    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            u0/width_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 1.822ns (22.065%)  route 6.435ns (77.935%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  SW_IBUF[6]_inst/O
                         net (fo=8, routed)           3.995     5.445    u0/LED_OBUF[6]
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.569 f  u0/width_reg[6]_i_6/O
                         net (fo=1, routed)           0.665     6.234    u0/width_reg[6]_i_6_n_0
    SLICE_X29Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  u0/width_reg[6]_i_5/O
                         net (fo=5, routed)           0.976     7.334    u0/width_reg[6]_i_5_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.458 r  u0/width_reg[5]_i_1/O
                         net (fo=1, routed)           0.798     8.256    u0/width__0[5]
    SLICE_X29Y82         LDCE                                         r  u0/width_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            u0/width_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.157ns  (logic 1.822ns (22.335%)  route 6.335ns (77.665%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SW_IBUF[6]_inst/O
                         net (fo=8, routed)           3.995     5.445    u0/LED_OBUF[6]
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.569 r  u0/width_reg[6]_i_6/O
                         net (fo=1, routed)           0.665     6.234    u0/width_reg[6]_i_6_n_0
    SLICE_X29Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.358 f  u0/width_reg[6]_i_5/O
                         net (fo=5, routed)           1.201     7.559    u0/width_reg[6]_i_5_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.683 r  u0/width_reg[4]_i_1/O
                         net (fo=1, routed)           0.473     8.157    u0/width__0[4]
    SLICE_X29Y82         LDCE                                         r  u0/width_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           2.955     4.416    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/pwm_count_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.203ns (64.989%)  route 0.109ns (35.011%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  u0/pwm_count_reg[2]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[2]/Q
                         net (fo=10, routed)          0.109     0.267    u0/pwm_count[2]
    SLICE_X29Y83         LUT6 (Prop_lut6_I2_O)        0.045     0.312 r  u0/pwm_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.312    u0/pwm_count_reg[5]_i_1_n_0
    SLICE_X29Y83         LDCE                                         r  u0/pwm_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.203ns (56.208%)  route 0.158ns (43.792%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  u0/pwm_count_reg[3]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[3]/Q
                         net (fo=9, routed)           0.158     0.316    u0/pwm_count[3]
    SLICE_X29Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.361 r  u0/pwm_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.361    u0/pwm_count_reg[6]_i_1_n_0
    SLICE_X29Y83         LDCE                                         r  u0/pwm_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.200ns (46.492%)  route 0.230ns (53.508%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  u0/pwm_count_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  u0/pwm_count_reg[0]/Q
                         net (fo=13, routed)          0.230     0.388    u0/pwm_count[0]
    SLICE_X28Y83         LUT1 (Prop_lut1_I0_O)        0.042     0.430 r  u0/pwm_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    u0/pwm_count_reg[0]_i_1_n_0
    SLICE_X28Y83         LDCE                                         r  u0/pwm_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.209ns (47.615%)  route 0.230ns (52.385%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  u0/pwm_count_reg[2]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[2]/Q
                         net (fo=10, routed)          0.230     0.388    u0/pwm_count[2]
    SLICE_X28Y83         LUT3 (Prop_lut3_I0_O)        0.051     0.439 r  u0/pwm_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.439    u0/pwm_count_reg[2]_i_1_n_0
    SLICE_X28Y83         LDCE                                         r  u0/pwm_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.203ns (41.199%)  route 0.290ns (58.801%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  u0/pwm_count_reg[3]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[3]/Q
                         net (fo=9, routed)           0.161     0.319    u0/pwm_count[3]
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.364 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.129     0.493    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X29Y83         LDCE                                         f  u0/pwm_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.203ns (41.199%)  route 0.290ns (58.801%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  u0/pwm_count_reg[3]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[3]/Q
                         net (fo=9, routed)           0.161     0.319    u0/pwm_count[3]
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.364 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.129     0.493    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X29Y83         LDCE                                         f  u0/pwm_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.203ns (41.199%)  route 0.290ns (58.801%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  u0/pwm_count_reg[3]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[3]/Q
                         net (fo=9, routed)           0.161     0.319    u0/pwm_count[3]
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.364 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.129     0.493    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X29Y83         LDCE                                         f  u0/pwm_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.203ns (40.838%)  route 0.294ns (59.162%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  u0/pwm_count_reg[3]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[3]/Q
                         net (fo=9, routed)           0.161     0.319    u0/pwm_count[3]
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.364 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.133     0.497    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X28Y83         LDCE                                         f  u0/pwm_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.203ns (40.838%)  route 0.294ns (59.162%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  u0/pwm_count_reg[3]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[3]/Q
                         net (fo=9, routed)           0.161     0.319    u0/pwm_count[3]
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.364 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.133     0.497    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X28Y83         LDCE                                         f  u0/pwm_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.203ns (40.838%)  route 0.294ns (59.162%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  u0/pwm_count_reg[3]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[3]/Q
                         net (fo=9, routed)           0.161     0.319    u0/pwm_count[3]
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.364 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.133     0.497    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X28Y83         LDCE                                         f  u0/pwm_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.415ns  (logic 9.387ns (38.450%)  route 15.027ns (61.550%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=12, routed)          1.174     7.443    u1/current_out[10]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.567 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.567    u2/S[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.814 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.824     8.638    u1/O[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.937 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.937    u2/i__carry_i_1_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.338    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.560 f  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=8, routed)           0.596    10.156    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.299    10.455 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          0.975    11.430    u2/i__carry_i_5_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.153    11.583 r  u2/i__carry__0_i_9/O
                         net (fo=2, routed)           0.810    12.393    u2/i__carry__0_i_9_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I3_O)        0.331    12.724 r  u2/i__carry__0_i_10/O
                         net (fo=7, routed)           0.965    13.689    u2/i__carry__0_i_10_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I0_O)        0.124    13.813 r  u2/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.813    u2/i__carry__0_i_5_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.211 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.545 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.810    15.355    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X31Y77         LUT5 (Prop_lut5_I4_O)        0.303    15.658 r  u2/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.658    u2/i___13_carry_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.056 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    16.056    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=8, routed)           1.171    17.561    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.303    17.864 r  u2/SEG_OBUF[6]_inst_i_15/O
                         net (fo=3, routed)           0.728    18.592    u2/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.716 r  u2/SEG_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.601    19.318    u2/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.442 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.499    20.941    u2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.065 r  u2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.873    25.938    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    29.470 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.470    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.066ns  (logic 9.376ns (38.959%)  route 14.690ns (61.041%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=12, routed)          1.174     7.443    u1/current_out[10]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.567 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.567    u2/S[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.814 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.824     8.638    u1/O[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.937 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.937    u2/i__carry_i_1_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.338    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.560 f  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=8, routed)           0.596    10.156    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.299    10.455 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          0.975    11.430    u2/i__carry_i_5_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.153    11.583 r  u2/i__carry__0_i_9/O
                         net (fo=2, routed)           0.810    12.393    u2/i__carry__0_i_9_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I3_O)        0.331    12.724 r  u2/i__carry__0_i_10/O
                         net (fo=7, routed)           0.965    13.689    u2/i__carry__0_i_10_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I0_O)        0.124    13.813 r  u2/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.813    u2/i__carry__0_i_5_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.211 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.545 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.810    15.355    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X31Y77         LUT5 (Prop_lut5_I4_O)        0.303    15.658 r  u2/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.658    u2/i___13_carry_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.056 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    16.056    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=8, routed)           1.171    17.561    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.303    17.864 r  u2/SEG_OBUF[6]_inst_i_15/O
                         net (fo=3, routed)           0.728    18.592    u2/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.716 r  u2/SEG_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.862    19.578    u2/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X33Y79         LUT4 (Prop_lut4_I2_O)        0.124    19.702 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.020    20.723    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I3_O)        0.124    20.847 r  u2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.754    25.601    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    29.121 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.121    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.831ns  (logic 9.392ns (39.409%)  route 14.440ns (60.591%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=12, routed)          1.174     7.443    u1/current_out[10]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.567 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.567    u2/S[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.814 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.824     8.638    u1/O[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.937 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.937    u2/i__carry_i_1_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.338    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.560 f  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=8, routed)           0.596    10.156    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.299    10.455 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          0.975    11.430    u2/i__carry_i_5_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.153    11.583 r  u2/i__carry__0_i_9/O
                         net (fo=2, routed)           0.810    12.393    u2/i__carry__0_i_9_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I3_O)        0.331    12.724 r  u2/i__carry__0_i_10/O
                         net (fo=7, routed)           0.965    13.689    u2/i__carry__0_i_10_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I0_O)        0.124    13.813 r  u2/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.813    u2/i__carry__0_i_5_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.211 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.545 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.810    15.355    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X31Y77         LUT5 (Prop_lut5_I4_O)        0.303    15.658 r  u2/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.658    u2/i___13_carry_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.056 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    16.056    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=8, routed)           1.171    17.561    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.303    17.864 r  u2/SEG_OBUF[6]_inst_i_15/O
                         net (fo=3, routed)           0.728    18.592    u2/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.716 r  u2/SEG_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.862    19.578    u2/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X33Y79         LUT4 (Prop_lut4_I2_O)        0.124    19.702 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.006    20.709    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    20.833 r  u2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.518    25.350    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    28.886 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.886    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.672ns  (logic 9.431ns (39.841%)  route 14.241ns (60.159%))
  Logic Levels:           19  (CARRY4=7 LUT2=4 LUT3=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=12, routed)          1.174     7.443    u1/current_out[10]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.567 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.567    u2/S[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.814 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.824     8.638    u1/O[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.937 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.937    u2/i__carry_i_1_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.338    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.560 f  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=8, routed)           0.596    10.156    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.299    10.455 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          0.975    11.430    u2/i__carry_i_5_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.153    11.583 r  u2/i__carry__0_i_9/O
                         net (fo=2, routed)           0.846    12.429    u2/i__carry__0_i_9_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.331    12.760 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          1.035    13.795    u2/i__carry__0_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I0_O)        0.124    13.919 r  u2/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.919    u2/i__carry__0_i_3__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.469 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.469    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.691 r  u2/LED_BCD0_inferred__1/i__carry__1/O[0]
                         net (fo=15, routed)          0.918    15.608    u2/LED_BCD0_inferred__1/i__carry__1_n_7
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.325    15.933 r  u2/i___14_carry_i_3/O
                         net (fo=2, routed)           0.673    16.606    u2/i___14_carry_i_3_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I4_O)        0.355    16.961 r  u2/i___14_carry_i_6/O
                         net (fo=1, routed)           0.000    16.961    u2/i___14_carry_i_6_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.511 r  u2/LED_BCD0_inferred__1/i___14_carry/CO[3]
                         net (fo=1, routed)           0.000    17.511    u2/LED_BCD0_inferred__1/i___14_carry_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.625 f  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.961    18.586    u2/LED_BCD0_inferred__1/i___14_carry__0_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124    18.710 r  u2/SEG_OBUF[6]_inst_i_10/O
                         net (fo=4, routed)           0.859    19.569    u2/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.693 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.881    20.574    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I3_O)        0.124    20.698 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.499    25.198    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    28.727 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.727    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.617ns  (logic 9.360ns (39.634%)  route 14.257ns (60.366%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=12, routed)          1.174     7.443    u1/current_out[10]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.567 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.567    u2/S[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.814 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.824     8.638    u1/O[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.937 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.937    u2/i__carry_i_1_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.338    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.560 f  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=8, routed)           0.596    10.156    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.299    10.455 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          0.975    11.430    u2/i__carry_i_5_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.153    11.583 r  u2/i__carry__0_i_9/O
                         net (fo=2, routed)           0.810    12.393    u2/i__carry__0_i_9_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I3_O)        0.331    12.724 r  u2/i__carry__0_i_10/O
                         net (fo=7, routed)           0.965    13.689    u2/i__carry__0_i_10_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I0_O)        0.124    13.813 r  u2/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.813    u2/i__carry__0_i_5_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.211 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.545 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.810    15.355    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X31Y77         LUT5 (Prop_lut5_I4_O)        0.303    15.658 r  u2/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.658    u2/i___13_carry_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.056 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    16.056    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=8, routed)           1.171    17.561    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.303    17.864 r  u2/SEG_OBUF[6]_inst_i_15/O
                         net (fo=3, routed)           0.870    18.734    u2/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.858 r  u2/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.887    19.746    u2/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.870 r  u2/SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.618    20.488    u2/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I2_O)        0.124    20.612 r  u2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.556    25.167    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    28.672 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.672    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.581ns  (logic 9.367ns (39.722%)  route 14.214ns (60.278%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=12, routed)          1.174     7.443    u1/current_out[10]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.567 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.567    u2/S[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.814 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.824     8.638    u1/O[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.937 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.937    u2/i__carry_i_1_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.338    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.560 f  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=8, routed)           0.596    10.156    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.299    10.455 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          0.975    11.430    u2/i__carry_i_5_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.153    11.583 r  u2/i__carry__0_i_9/O
                         net (fo=2, routed)           0.810    12.393    u2/i__carry__0_i_9_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I3_O)        0.331    12.724 r  u2/i__carry__0_i_10/O
                         net (fo=7, routed)           0.965    13.689    u2/i__carry__0_i_10_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I0_O)        0.124    13.813 r  u2/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.813    u2/i__carry__0_i_5_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.211 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.545 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.810    15.355    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X31Y77         LUT5 (Prop_lut5_I4_O)        0.303    15.658 r  u2/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.658    u2/i___13_carry_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.056 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    16.056    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=8, routed)           1.171    17.561    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.303    17.864 r  u2/SEG_OBUF[6]_inst_i_15/O
                         net (fo=3, routed)           0.728    18.592    u2/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.716 r  u2/SEG_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.601    19.318    u2/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.442 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.104    20.546    u2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I0_O)        0.124    20.670 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.455    25.125    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    28.636 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.636    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.519ns  (logic 9.437ns (40.126%)  route 14.082ns (59.874%))
  Logic Levels:           19  (CARRY4=7 LUT2=4 LUT3=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=12, routed)          1.174     7.443    u1/current_out[10]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.567 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.567    u2/S[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.814 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.824     8.638    u1/O[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.937 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.937    u2/i__carry_i_1_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.338    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.560 f  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=8, routed)           0.596    10.156    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.299    10.455 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          0.975    11.430    u2/i__carry_i_5_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.153    11.583 r  u2/i__carry__0_i_9/O
                         net (fo=2, routed)           0.846    12.429    u2/i__carry__0_i_9_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I3_O)        0.331    12.760 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          1.035    13.795    u2/i__carry__0_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I0_O)        0.124    13.919 r  u2/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.919    u2/i__carry__0_i_3__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.469 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.469    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.691 r  u2/LED_BCD0_inferred__1/i__carry__1/O[0]
                         net (fo=15, routed)          0.918    15.608    u2/LED_BCD0_inferred__1/i__carry__1_n_7
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.325    15.933 r  u2/i___14_carry_i_3/O
                         net (fo=2, routed)           0.673    16.606    u2/i___14_carry_i_3_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I4_O)        0.355    16.961 r  u2/i___14_carry_i_6/O
                         net (fo=1, routed)           0.000    16.961    u2/i___14_carry_i_6_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.511 r  u2/LED_BCD0_inferred__1/i___14_carry/CO[3]
                         net (fo=1, routed)           0.000    17.511    u2/LED_BCD0_inferred__1/i___14_carry_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.625 f  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.961    18.586    u2/LED_BCD0_inferred__1/i___14_carry__0_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124    18.710 r  u2/SEG_OBUF[6]_inst_i_10/O
                         net (fo=4, routed)           0.859    19.569    u2/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.693 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.871    20.564    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.124    20.688 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.350    25.039    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    28.574 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.574    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.287ns  (logic 4.395ns (42.722%)  route 5.892ns (57.278%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.533     5.054    u2/dclk_in
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  u2/counter_reg[18]/Q
                         net (fo=11, routed)          1.596     7.168    u2/p_0_in[0]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.152     7.320 r  u2/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.296    11.616    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    15.341 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.341    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.628ns  (logic 4.395ns (45.648%)  route 5.233ns (54.352%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.533     5.054    u2/dclk_in
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  u2/counter_reg[18]/Q
                         net (fo=11, routed)          1.149     6.721    u2/p_0_in[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.150     6.871 r  u2/AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           4.084    10.955    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    14.682 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.682    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.511ns  (logic 4.141ns (43.539%)  route 5.370ns (56.461%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.533     5.054    u2/dclk_in
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  u2/counter_reg[18]/Q
                         net (fo=11, routed)          1.151     6.723    u2/p_0_in[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.847 r  u2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.219    11.066    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.565 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.565    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/timer_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.929ns  (logic 0.296ns (31.874%)  route 0.633ns (68.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554     1.437    u0/dclk_in
    SLICE_X28Y81         FDRE                                         r  u0/timer_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  u0/timer_counter_reg[18]/Q
                         net (fo=3, routed)           0.157     1.735    u0/timer_counter_reg[18]
    SLICE_X29Y81         LUT2 (Prop_lut2_I1_O)        0.048     1.783 r  u0/pwm_count_reg[6]_i_4/O
                         net (fo=1, routed)           0.347     2.130    u0/pwm_count_reg[6]_i_4_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.107     2.237 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.129     2.366    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X29Y83         LDCE                                         f  u0/pwm_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.929ns  (logic 0.296ns (31.874%)  route 0.633ns (68.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554     1.437    u0/dclk_in
    SLICE_X28Y81         FDRE                                         r  u0/timer_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  u0/timer_counter_reg[18]/Q
                         net (fo=3, routed)           0.157     1.735    u0/timer_counter_reg[18]
    SLICE_X29Y81         LUT2 (Prop_lut2_I1_O)        0.048     1.783 r  u0/pwm_count_reg[6]_i_4/O
                         net (fo=1, routed)           0.347     2.130    u0/pwm_count_reg[6]_i_4_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.107     2.237 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.129     2.366    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X29Y83         LDCE                                         f  u0/pwm_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.929ns  (logic 0.296ns (31.874%)  route 0.633ns (68.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554     1.437    u0/dclk_in
    SLICE_X28Y81         FDRE                                         r  u0/timer_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  u0/timer_counter_reg[18]/Q
                         net (fo=3, routed)           0.157     1.735    u0/timer_counter_reg[18]
    SLICE_X29Y81         LUT2 (Prop_lut2_I1_O)        0.048     1.783 r  u0/pwm_count_reg[6]_i_4/O
                         net (fo=1, routed)           0.347     2.130    u0/pwm_count_reg[6]_i_4_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.107     2.237 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.129     2.366    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X29Y83         LDCE                                         f  u0/pwm_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.296ns (31.726%)  route 0.637ns (68.274%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554     1.437    u0/dclk_in
    SLICE_X28Y81         FDRE                                         r  u0/timer_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  u0/timer_counter_reg[18]/Q
                         net (fo=3, routed)           0.157     1.735    u0/timer_counter_reg[18]
    SLICE_X29Y81         LUT2 (Prop_lut2_I1_O)        0.048     1.783 r  u0/pwm_count_reg[6]_i_4/O
                         net (fo=1, routed)           0.347     2.130    u0/pwm_count_reg[6]_i_4_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.107     2.237 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.133     2.370    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X28Y83         LDCE                                         f  u0/pwm_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.296ns (31.726%)  route 0.637ns (68.274%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554     1.437    u0/dclk_in
    SLICE_X28Y81         FDRE                                         r  u0/timer_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  u0/timer_counter_reg[18]/Q
                         net (fo=3, routed)           0.157     1.735    u0/timer_counter_reg[18]
    SLICE_X29Y81         LUT2 (Prop_lut2_I1_O)        0.048     1.783 r  u0/pwm_count_reg[6]_i_4/O
                         net (fo=1, routed)           0.347     2.130    u0/pwm_count_reg[6]_i_4_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.107     2.237 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.133     2.370    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X28Y83         LDCE                                         f  u0/pwm_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.296ns (31.726%)  route 0.637ns (68.274%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554     1.437    u0/dclk_in
    SLICE_X28Y81         FDRE                                         r  u0/timer_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  u0/timer_counter_reg[18]/Q
                         net (fo=3, routed)           0.157     1.735    u0/timer_counter_reg[18]
    SLICE_X29Y81         LUT2 (Prop_lut2_I1_O)        0.048     1.783 r  u0/pwm_count_reg[6]_i_4/O
                         net (fo=1, routed)           0.347     2.130    u0/pwm_count_reg[6]_i_4_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.107     2.237 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.133     2.370    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X28Y83         LDCE                                         f  u0/pwm_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.296ns (31.726%)  route 0.637ns (68.274%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554     1.437    u0/dclk_in
    SLICE_X28Y81         FDRE                                         r  u0/timer_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  u0/timer_counter_reg[18]/Q
                         net (fo=3, routed)           0.157     1.735    u0/timer_counter_reg[18]
    SLICE_X29Y81         LUT2 (Prop_lut2_I1_O)        0.048     1.783 r  u0/pwm_count_reg[6]_i_4/O
                         net (fo=1, routed)           0.347     2.130    u0/pwm_count_reg[6]_i_4_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.107     2.237 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.133     2.370    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X28Y83         LDCE                                         f  u0/pwm_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.420ns (45.226%)  route 1.720ns (54.774%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.548     1.431    u2/dclk_in
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  u2/counter_reg[18]/Q
                         net (fo=11, routed)          0.237     1.832    u2/p_0_in[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  u2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.483     3.361    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.572 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.572    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.316ns  (logic 1.409ns (42.505%)  route 1.906ns (57.495%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.548     1.431    u2/dclk_in
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 f  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.389     1.984    u2/p_0_in[1]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.045     2.029 r  u2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.517     3.547    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.747 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.747    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.353ns  (logic 1.486ns (44.318%)  route 1.867ns (55.682%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.548     1.431    u2/dclk_in
    SLICE_X30Y75         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 f  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.384     1.979    u2/p_0_in[1]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.045     2.024 r  u2/AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.483     3.507    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     4.784 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.784    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





