
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.972788                       # Number of seconds simulated
sim_ticks                                1972787541000                       # Number of ticks simulated
final_tick                               1972787541000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 779020                       # Simulator instruction rate (inst/s)
host_op_rate                                  1247853                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1649537481                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671120                       # Number of bytes of host memory used
host_seconds                                  1195.96                       # Real time elapsed on the host
sim_insts                                   931679894                       # Number of instructions simulated
sim_ops                                    1492387760                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1097664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1119872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        47744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           47744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           746                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                746                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             556403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                567660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           24201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                24201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           24201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            556403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               591861                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684104                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455617                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3945575082                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679894                       # Number of instructions committed
system.cpu.committedOps                    1492387760                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881046                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571458                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881046                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935000                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692936                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199317                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310522                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3945575082                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742410                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024142     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387760                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.895261                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126568                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.418050                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.895261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881179732                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881179732                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577676                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322337                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435900013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435900013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435900013                       # number of overall hits
system.cpu.dcache.overall_hits::total       435900013                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106428                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20141                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20141                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126569                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126569                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126569                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86143746000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86143746000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1225331000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1225331000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  87369077000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  87369077000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  87369077000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  87369077000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000357                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000357                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27730.803997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27730.803997                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60837.644606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60837.644606                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27944.074479                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27944.074479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27944.074479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27944.074479                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1429183                       # number of writebacks
system.cpu.dcache.writebacks::total           1429183                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106428                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20141                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126569                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126569                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126569                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126569                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83037318000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83037318000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1205190000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1205190000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  84242508000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84242508000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  84242508000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84242508000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26730.803997                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26730.803997                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59837.644606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59837.644606                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26944.074479                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26944.074479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26944.074479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26944.074479                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126056                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.947128                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455617                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4177105.524496                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.947128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.546772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.546772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911581                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911581                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455270                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455270                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455270                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           347                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          347                       # number of overall misses
system.cpu.icache.overall_misses::total           347                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63185000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63185000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63185000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63185000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63185000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63185000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455617                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455617                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455617                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455617                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 182089.337176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 182089.337176                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 182089.337176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 182089.337176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 182089.337176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 182089.337176                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     62838000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62838000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     62838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     62838000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62838000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 181089.337176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 181089.337176                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 181089.337176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 181089.337176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 181089.337176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 181089.337176                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.623459                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253010                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710857                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.654899                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.006889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.501771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.114798                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999328                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          791                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51734937                       # Number of tag accesses
system.l2.tags.data_accesses                 51734937                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1429183                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1429183                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3145                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3145                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1412931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1412931                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416076                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416076                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416076                       # number of overall hits
system.l2.overall_hits::total                 1416076                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              347                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693497                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 347                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710492                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710839                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                347                       # number of overall misses
system.l2.overall_misses::cpu.data            1710492                       # number of overall misses
system.l2.overall_misses::total               1710839                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1141945500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1141945500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62316500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62316500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63541900500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63541900500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62316500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   64683846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64746162500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62316500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  64683846000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64746162500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1429183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1429183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               347                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126568                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3126915                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              347                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126568                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3126915                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.843843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.843843                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545159                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547133                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547133                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 67193.027361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67193.027361                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 179586.455331                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 179586.455331                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37521.117841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37521.117841                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 179586.455331                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37815.930153                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37844.684684                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 179586.455331                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37815.930153                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37844.684684                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708392                       # number of writebacks
system.l2.writebacks::total                   1708392                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693497                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710839                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710839                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    971995500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    971995500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58846500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58846500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46606930500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46606930500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58846500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  47578926000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47637772500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58846500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  47578926000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47637772500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.843843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.843843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545159                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547133                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 57193.027361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57193.027361                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 169586.455331                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 169586.455331                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27521.117841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27521.117841                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 169586.455331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27815.930153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27844.684684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 169586.455331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27815.930153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27844.684684                       # average overall mshr miss latency
system.l2.replacements                        1708809                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14354.627324                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419359                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17498                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.414276                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        239.711993                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14114.915331                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.014631                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.861506                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.876137                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16280                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  54727242                       # Number of tag accesses
system.l3.tags.data_accesses                 54727242                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708392                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708392                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693340                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693340                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693341                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693341                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693341                       # number of overall hits
system.l3.overall_hits::total                 1693341                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          347                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          157                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             504                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 347                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17151                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17498                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                347                       # number of overall misses
system.l3.overall_misses::cpu.data              17151                       # number of overall misses
system.l3.overall_misses::total                 17498                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    785034000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     785034000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     55029500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     38353500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     93383000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      55029500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     823387500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        878417000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     55029500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    823387500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       878417000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708392                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708392                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          347                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693497                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693844                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               347                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710492                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710839                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              347                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710492                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710839                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000093                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000298                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010027                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010228                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010027                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010228                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 46194.774626                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 46194.774626                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 158586.455331                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 244289.808917                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 185283.730159                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 158586.455331                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 48008.133637                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 50200.994399                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 158586.455331                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 48008.133637                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 50200.994399                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  746                       # number of writebacks
system.l3.writebacks::total                       746                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          347                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          157                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          504                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            347                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17151                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17498                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           347                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17151                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17498                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    513130000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    513130000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     49477500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     35841500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     85319000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     49477500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    548971500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    598449000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     49477500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    548971500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    598449000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000093                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000298                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010027                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010228                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010027                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010228                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 30194.774626                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 30194.774626                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 142586.455331                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 228289.808917                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 169283.730159                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 142586.455331                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 32008.133637                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 34200.994399                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 142586.455331                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 32008.133637                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 34200.994399                       # average overall mshr miss latency
system.l3.replacements                           1114                       # number of replacements
system.membus.snoop_filter.tot_requests         18331                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          746                       # Transaction distribution
system.membus.trans_dist::CleanEvict               87                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           504                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35829                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35829                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35829                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1167616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1167616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1167616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17498                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17498    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17498                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21316000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87491000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253010                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            570                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          570                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3138321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1697658                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20140                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           347                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106428                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9379194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9379926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291568064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291592704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709923                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109384832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4836839                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010855                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4836269     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    570      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4836839                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4555726000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            520500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4689852500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1972787541000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693844                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709138                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             496                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693844                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130198                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218830784                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1114                       # Total snoops (count)
system.tol3bus.snoopTraffic                     47744                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3420473                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000326                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.018044                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3419359     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1114      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3420473                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418071500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566258500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
