// Seed: 263534034
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_4;
  always id_4 <= id_4;
endmodule
module module_1 (
    input  wire  id_0,
    output tri   id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  wor   id_5,
    input  tri   id_6,
    output uwire id_7,
    input  wand  id_8,
    input  wire  id_9,
    input  tri1  id_10,
    input  tri0  id_11,
    input  wire  id_12,
    output tri   id_13,
    input  tri0  id_14,
    input  tri   id_15,
    input  uwire id_16,
    output tri1  id_17
);
  tri0 id_19 = (1'h0);
  xnor (id_1, id_8, id_16, id_19, id_0, id_15, id_11, id_4, id_9, id_5, id_3, id_10, id_2, id_14);
  module_0(
      id_19, id_19, id_19
  );
endmodule
