{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764644945154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764644945154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 19:09:05 2025 " "Processing started: Mon Dec 01 19:09:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764644945154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644945154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FP -c FP " "Command: quartus_map --read_settings_files=on --write_settings_files=off FP -c FP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644945154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764644945678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764644945678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder implementations/conditionalsum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/adder implementations/conditionalsum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConditionalSum-rtl " "Found design unit 1: ConditionalSum-rtl" {  } { { "SourceCode/Adder Implementations/ConditionalSum.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/ConditionalSum.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956030 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConditionalSum " "Found entity 1: ConditionalSum" {  } { { "SourceCode/Adder Implementations/ConditionalSum.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/ConditionalSum.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956030 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"block\";  expecting an identifier CarrySkip.vhd(43) " "VHDL syntax error at CarrySkip.vhd(43) near text \"block\";  expecting an identifier" {  } { { "SourceCode/Adder Implementations/CarrySkip.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/CarrySkip.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956033 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"group\";  expecting an identifier CarrySkip.vhd(47) " "VHDL syntax error at CarrySkip.vhd(47) near text \"group\";  expecting an identifier" {  } { { "SourceCode/Adder Implementations/CarrySkip.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/CarrySkip.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956035 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"block\";  expecting \"end\", or \"(\", or an identifier (\"block\" is a reserved keyword), or a concurrent statement CarrySkip.vhd(51) " "VHDL syntax error at CarrySkip.vhd(51) near text \"block\";  expecting \"end\", or \"(\", or an identifier (\"block\" is a reserved keyword), or a concurrent statement" {  } { { "SourceCode/Adder Implementations/CarrySkip.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/CarrySkip.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956035 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"group\" CarrySkip.vhd(65) " "VHDL syntax error at CarrySkip.vhd(65) near text \"group\"" {  } { { "SourceCode/Adder Implementations/CarrySkip.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/CarrySkip.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956035 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"block\" CarrySkip.vhd(87) " "VHDL syntax error at CarrySkip.vhd(87) near text \"block\"" {  } { { "SourceCode/Adder Implementations/CarrySkip.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/CarrySkip.vhd" 87 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956035 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"block\";  expecting \"(\", or an identifier (\"block\" is a reserved keyword), or  unary operator CarrySkip.vhd(87) " "VHDL syntax error at CarrySkip.vhd(87) near text \"block\";  expecting \"(\", or an identifier (\"block\" is a reserved keyword), or  unary operator" {  } { { "SourceCode/Adder Implementations/CarrySkip.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/CarrySkip.vhd" 87 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956035 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"block\";  expecting \"(\", or an identifier (\"block\" is a reserved keyword), or  unary operator CarrySkip.vhd(91) " "VHDL syntax error at CarrySkip.vhd(91) near text \"block\";  expecting \"(\", or an identifier (\"block\" is a reserved keyword), or  unary operator" {  } { { "SourceCode/Adder Implementations/CarrySkip.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/CarrySkip.vhd" 91 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956035 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"block\";  expecting \"(\", or an identifier (\"block\" is a reserved keyword), or  unary operator CarrySkip.vhd(97) " "VHDL syntax error at CarrySkip.vhd(97) near text \"block\";  expecting \"(\", or an identifier (\"block\" is a reserved keyword), or  unary operator" {  } { { "SourceCode/Adder Implementations/CarrySkip.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/CarrySkip.vhd" 97 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956035 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"block\";  expecting \"(\", or an identifier (\"block\" is a reserved keyword), or  unary operator CarrySkip.vhd(98) " "VHDL syntax error at CarrySkip.vhd(98) near text \"block\";  expecting \"(\", or an identifier (\"block\" is a reserved keyword), or  unary operator" {  } { { "SourceCode/Adder Implementations/CarrySkip.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/CarrySkip.vhd" 98 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder implementations/carryskip.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sourcecode/adder implementations/carryskip.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder implementations/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/adder implementations/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-structural " "Found design unit 1: FullAdder-structural" {  } { { "SourceCode/Adder Implementations/FullAdder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/FullAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956041 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "SourceCode/Adder Implementations/FullAdder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder implementations/ripplecarry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/adder implementations/ripplecarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RippleCarry-rtl " "Found design unit 1: RippleCarry-rtl" {  } { { "SourceCode/Adder Implementations/RippleCarry.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/RippleCarry.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956041 ""} { "Info" "ISGN_ENTITY_NAME" "1 RippleCarry " "Found entity 1: RippleCarry" {  } { { "SourceCode/Adder Implementations/RippleCarry.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/RippleCarry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/logic implementation/logicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/logic implementation/logicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicUnit-rtl " "Found design unit 1: LogicUnit-rtl" {  } { { "SourceCode/Logic Implementation/LogicUnit.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Logic Implementation/LogicUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956049 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicUnit " "Found entity 1: LogicUnit" {  } { { "SourceCode/Logic Implementation/LogicUnit.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Logic Implementation/LogicUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/execunit.vhd 4 1 " "Found 4 design units, including 1 entities, in source file sourcecode/execunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecUnit-SepMux2_KS " "Found design unit 1: ExecUnit-SepMux2_KS" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/ExecUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956071 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ExecUnit-SepMux2_CondS " "Found design unit 2: ExecUnit-SepMux2_CondS" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/ExecUnit.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956071 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ExecUnit-SepMux2_CarryS " "Found design unit 3: ExecUnit-SepMux2_CarryS" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/ExecUnit.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956071 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecUnit " "Found entity 1: ExecUnit" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/ExecUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shifter implementations/shfsepmux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/shifter implementations/shfsepmux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShfSepMux2-rtl " "Found design unit 1: ShfSepMux2-rtl" {  } { { "SourceCode/Shifter Implementations/ShfSepMux2.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Shifter Implementations/ShfSepMux2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956077 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShfSepMux2 " "Found entity 1: ShfSepMux2" {  } { { "SourceCode/Shifter Implementations/ShfSepMux2.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Shifter Implementations/ShfSepMux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder implementations/koggestone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/adder implementations/koggestone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KoggeStone-rtl " "Found design unit 1: KoggeStone-rtl" {  } { { "SourceCode/Adder Implementations/KoggeStone.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/KoggeStone.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956081 ""} { "Info" "ISGN_ENTITY_NAME" "1 KoggeStone " "Found entity 1: KoggeStone" {  } { { "SourceCode/Adder Implementations/KoggeStone.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/Adder Implementations/KoggeStone.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/logpackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sourcecode/logpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogPackage " "Found design unit 1: LogPackage" {  } { { "SourceCode/LogPackage.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/LogPackage.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956083 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LogPackage-body " "Found design unit 2: LogPackage-body" {  } { { "SourceCode/LogPackage.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/RISC-V-Execution-Unit/SourceCode/LogPackage.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764644956083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956083 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764644956276 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 01 19:09:16 2025 " "Processing ended: Mon Dec 01 19:09:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764644956276 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764644956276 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764644956276 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956276 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764644956955 ""}
