Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 27 11:15:15 2018
| Host         : fu-Win10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SAD_timing_summary_routed.rpt -rpx SAD_timing_summary_routed.rpx
| Design       : SAD
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.419        0.000                      0                   81        0.175        0.000                      0                   81        3.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
PL_CLK_125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PL_CLK_125          0.419        0.000                      0                   81        0.175        0.000                      0                   81        3.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PL_CLK_125
  To Clock:  PL_CLK_125

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_loop/reg_gen[14].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_CLK_125 rise@8.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 2.692ns (35.898%)  route 4.807ns (64.102%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.743     4.966    reg_PB/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  reg_PB/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.385 r  reg_PB/reg_gen[2].i_dff/q_reg/Q
                         net (fo=4, routed)           0.815     6.200    reg_PB/reg_gen[3].i_dff/q_reg_1[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.296     6.496 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.496    sub/S[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.029 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           1.089     8.117    reg_PA/reg_gen[1].i_dff/CO[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.150     8.267 r  reg_PA/reg_gen[1].i_dff/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.267    sub/p_1_in[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.497     8.764 r  sub/_carry/O[2]
                         net (fo=2, routed)           0.508     9.273    reg_loop/reg_gen[2].i_dff/s[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.301     9.574 f  reg_loop/reg_gen[2].i_dff/q_i_2__2/O
                         net (fo=3, routed)           0.432    10.006    reg_loop/reg_gen[4].i_dff/q_reg_3
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.130 f  reg_loop/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.458    10.588    reg_loop/reg_gen[6].i_dff/q_reg_3
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.712 f  reg_loop/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.540    11.251    reg_loop/reg_gen[10].i_dff/q_reg_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.375 r  reg_loop/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.345    11.721    reg_loop/reg_gen[14].i_dff/q_reg_1
    SLICE_X42Y13         LUT5 (Prop_lut5_I2_O)        0.124    11.845 r  reg_loop/reg_gen[14].i_dff/q_i_1__10/O
                         net (fo=2, routed)           0.620    12.465    reg_loop/reg_gen[14].i_dff/rca_out[0]
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[14].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571    12.454    reg_loop/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[14].i_dff/q_reg/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X42Y13         FDCE (Setup_fdce_C_D)       -0.028    12.884    reg_loop/reg_gen[14].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_loop/reg_gen[15].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_CLK_125 rise@8.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 2.692ns (36.144%)  route 4.756ns (63.856%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.743     4.966    reg_PB/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  reg_PB/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.385 r  reg_PB/reg_gen[2].i_dff/q_reg/Q
                         net (fo=4, routed)           0.815     6.200    reg_PB/reg_gen[3].i_dff/q_reg_1[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.296     6.496 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.496    sub/S[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.029 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           1.089     8.117    reg_PA/reg_gen[1].i_dff/CO[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.150     8.267 r  reg_PA/reg_gen[1].i_dff/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.267    sub/p_1_in[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.497     8.764 r  sub/_carry/O[2]
                         net (fo=2, routed)           0.508     9.273    reg_loop/reg_gen[2].i_dff/s[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.301     9.574 f  reg_loop/reg_gen[2].i_dff/q_i_2__2/O
                         net (fo=3, routed)           0.432    10.006    reg_loop/reg_gen[4].i_dff/q_reg_3
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.130 f  reg_loop/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.458    10.588    reg_loop/reg_gen[6].i_dff/q_reg_3
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.712 f  reg_loop/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.540    11.251    reg_loop/reg_gen[10].i_dff/q_reg_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.375 r  reg_loop/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.346    11.722    reg_loop/reg_gen[15].i_dff/q_reg_1
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.846 r  reg_loop/reg_gen[15].i_dff/q_i_1__11/O
                         net (fo=2, routed)           0.568    12.414    reg_loop/reg_gen[15].i_dff/rca_out[0]
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[15].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571    12.454    reg_loop/reg_gen[15].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[15].i_dff/q_reg/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X42Y13         FDCE (Setup_fdce_C_D)       -0.016    12.896    reg_loop/reg_gen[15].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_out/reg_gen[11].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_CLK_125 rise@8.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.692ns (37.069%)  route 4.570ns (62.931%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.743     4.966    reg_PB/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  reg_PB/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.385 r  reg_PB/reg_gen[2].i_dff/q_reg/Q
                         net (fo=4, routed)           0.815     6.200    reg_PB/reg_gen[3].i_dff/q_reg_1[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.296     6.496 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.496    sub/S[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.029 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           1.089     8.117    reg_PA/reg_gen[1].i_dff/CO[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.150     8.267 r  reg_PA/reg_gen[1].i_dff/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.267    sub/p_1_in[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.497     8.764 r  sub/_carry/O[2]
                         net (fo=2, routed)           0.508     9.273    reg_loop/reg_gen[2].i_dff/s[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.301     9.574 f  reg_loop/reg_gen[2].i_dff/q_i_2__2/O
                         net (fo=3, routed)           0.432    10.006    reg_loop/reg_gen[4].i_dff/q_reg_3
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.130 f  reg_loop/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.458    10.588    reg_loop/reg_gen[6].i_dff/q_reg_3
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.712 f  reg_loop/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.540    11.251    reg_loop/reg_gen[10].i_dff/q_reg_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.375 r  reg_loop/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.426    11.802    reg_loop/reg_gen[11].i_dff/q_reg_0
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  reg_loop/reg_gen[11].i_dff/q_i_1__7/O
                         net (fo=2, routed)           0.303    12.228    reg_out/reg_gen[11].i_dff/rca_out[0]
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[11].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571    12.454    reg_out/reg_gen[11].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[11].i_dff/q_reg/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)       -0.093    12.819    reg_out/reg_gen[11].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_loop/reg_gen[11].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_CLK_125 rise@8.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 2.692ns (36.878%)  route 4.608ns (63.122%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.743     4.966    reg_PB/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  reg_PB/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.385 r  reg_PB/reg_gen[2].i_dff/q_reg/Q
                         net (fo=4, routed)           0.815     6.200    reg_PB/reg_gen[3].i_dff/q_reg_1[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.296     6.496 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.496    sub/S[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.029 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           1.089     8.117    reg_PA/reg_gen[1].i_dff/CO[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.150     8.267 r  reg_PA/reg_gen[1].i_dff/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.267    sub/p_1_in[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.497     8.764 r  sub/_carry/O[2]
                         net (fo=2, routed)           0.508     9.273    reg_loop/reg_gen[2].i_dff/s[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.301     9.574 f  reg_loop/reg_gen[2].i_dff/q_i_2__2/O
                         net (fo=3, routed)           0.432    10.006    reg_loop/reg_gen[4].i_dff/q_reg_3
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.130 f  reg_loop/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.458    10.588    reg_loop/reg_gen[6].i_dff/q_reg_3
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.712 f  reg_loop/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.540    11.251    reg_loop/reg_gen[10].i_dff/q_reg_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.375 r  reg_loop/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.426    11.802    reg_loop/reg_gen[11].i_dff/q_reg_0
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  reg_loop/reg_gen[11].i_dff/q_i_1__7/O
                         net (fo=2, routed)           0.340    12.266    reg_loop/reg_gen[11].i_dff/rca_out[0]
    SLICE_X40Y13         FDCE                                         r  reg_loop/reg_gen[11].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571    12.454    reg_loop/reg_gen[11].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  reg_loop/reg_gen[11].i_dff/q_reg/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X40Y13         FDCE (Setup_fdce_C_D)       -0.047    12.865    reg_loop/reg_gen[11].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_out/reg_gen[14].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_CLK_125 rise@8.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 2.692ns (37.031%)  route 4.578ns (62.969%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.743     4.966    reg_PB/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  reg_PB/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.385 r  reg_PB/reg_gen[2].i_dff/q_reg/Q
                         net (fo=4, routed)           0.815     6.200    reg_PB/reg_gen[3].i_dff/q_reg_1[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.296     6.496 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.496    sub/S[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.029 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           1.089     8.117    reg_PA/reg_gen[1].i_dff/CO[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.150     8.267 r  reg_PA/reg_gen[1].i_dff/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.267    sub/p_1_in[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.497     8.764 r  sub/_carry/O[2]
                         net (fo=2, routed)           0.508     9.273    reg_loop/reg_gen[2].i_dff/s[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.301     9.574 f  reg_loop/reg_gen[2].i_dff/q_i_2__2/O
                         net (fo=3, routed)           0.432    10.006    reg_loop/reg_gen[4].i_dff/q_reg_3
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.130 f  reg_loop/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.458    10.588    reg_loop/reg_gen[6].i_dff/q_reg_3
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.712 f  reg_loop/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.540    11.251    reg_loop/reg_gen[10].i_dff/q_reg_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.375 r  reg_loop/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.345    11.721    reg_loop/reg_gen[14].i_dff/q_reg_1
    SLICE_X42Y13         LUT5 (Prop_lut5_I2_O)        0.124    11.845 r  reg_loop/reg_gen[14].i_dff/q_i_1__10/O
                         net (fo=2, routed)           0.391    12.236    reg_out/reg_gen[14].i_dff/rca_out[0]
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[14].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571    12.454    reg_out/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[14].i_dff/q_reg/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)       -0.047    12.865    reg_out/reg_gen[14].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_loop/reg_gen[12].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_CLK_125 rise@8.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 2.692ns (37.227%)  route 4.539ns (62.773%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.743     4.966    reg_PB/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  reg_PB/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.385 r  reg_PB/reg_gen[2].i_dff/q_reg/Q
                         net (fo=4, routed)           0.815     6.200    reg_PB/reg_gen[3].i_dff/q_reg_1[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.296     6.496 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.496    sub/S[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.029 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           1.089     8.117    reg_PA/reg_gen[1].i_dff/CO[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.150     8.267 r  reg_PA/reg_gen[1].i_dff/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.267    sub/p_1_in[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.497     8.764 r  sub/_carry/O[2]
                         net (fo=2, routed)           0.508     9.273    reg_loop/reg_gen[2].i_dff/s[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.301     9.574 f  reg_loop/reg_gen[2].i_dff/q_i_2__2/O
                         net (fo=3, routed)           0.432    10.006    reg_loop/reg_gen[4].i_dff/q_reg_3
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.130 f  reg_loop/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.458    10.588    reg_loop/reg_gen[6].i_dff/q_reg_3
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.712 f  reg_loop/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.540    11.251    reg_loop/reg_gen[10].i_dff/q_reg_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.375 r  reg_loop/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.355    11.731    reg_loop/reg_gen[12].i_dff/q_reg_0
    SLICE_X42Y13         LUT3 (Prop_lut3_I1_O)        0.124    11.855 r  reg_loop/reg_gen[12].i_dff/q_i_1__8/O
                         net (fo=2, routed)           0.343    12.197    reg_loop/reg_gen[12].i_dff/rca_out[0]
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[12].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571    12.454    reg_loop/reg_gen[12].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[12].i_dff/q_reg/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X42Y13         FDCE (Setup_fdce_C_D)       -0.045    12.867    reg_loop/reg_gen[12].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_loop/reg_gen[13].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_CLK_125 rise@8.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 2.692ns (37.383%)  route 4.509ns (62.617%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.743     4.966    reg_PB/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  reg_PB/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.385 r  reg_PB/reg_gen[2].i_dff/q_reg/Q
                         net (fo=4, routed)           0.815     6.200    reg_PB/reg_gen[3].i_dff/q_reg_1[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.296     6.496 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.496    sub/S[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.029 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           1.089     8.117    reg_PA/reg_gen[1].i_dff/CO[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.150     8.267 r  reg_PA/reg_gen[1].i_dff/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.267    sub/p_1_in[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.497     8.764 r  sub/_carry/O[2]
                         net (fo=2, routed)           0.508     9.273    reg_loop/reg_gen[2].i_dff/s[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.301     9.574 f  reg_loop/reg_gen[2].i_dff/q_i_2__2/O
                         net (fo=3, routed)           0.432    10.006    reg_loop/reg_gen[4].i_dff/q_reg_3
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.130 f  reg_loop/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.458    10.588    reg_loop/reg_gen[6].i_dff/q_reg_3
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.712 f  reg_loop/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.540    11.251    reg_loop/reg_gen[10].i_dff/q_reg_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.375 r  reg_loop/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.478    11.853    reg_loop/reg_gen[13].i_dff/q_reg_1
    SLICE_X43Y13         LUT4 (Prop_lut4_I2_O)        0.124    11.977 r  reg_loop/reg_gen[13].i_dff/q_i_1__9/O
                         net (fo=2, routed)           0.190    12.167    reg_loop/reg_gen[13].i_dff/rca_out[0]
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[13].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571    12.454    reg_loop/reg_gen[13].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[13].i_dff/q_reg/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X42Y13         FDCE (Setup_fdce_C_D)       -0.028    12.884    reg_loop/reg_gen[13].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_out/reg_gen[12].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_CLK_125 rise@8.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 2.692ns (37.966%)  route 4.399ns (62.034%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.743     4.966    reg_PB/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  reg_PB/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.385 r  reg_PB/reg_gen[2].i_dff/q_reg/Q
                         net (fo=4, routed)           0.815     6.200    reg_PB/reg_gen[3].i_dff/q_reg_1[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.296     6.496 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.496    sub/S[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.029 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           1.089     8.117    reg_PA/reg_gen[1].i_dff/CO[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.150     8.267 r  reg_PA/reg_gen[1].i_dff/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.267    sub/p_1_in[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.497     8.764 r  sub/_carry/O[2]
                         net (fo=2, routed)           0.508     9.273    reg_loop/reg_gen[2].i_dff/s[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.301     9.574 f  reg_loop/reg_gen[2].i_dff/q_i_2__2/O
                         net (fo=3, routed)           0.432    10.006    reg_loop/reg_gen[4].i_dff/q_reg_3
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.130 f  reg_loop/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.458    10.588    reg_loop/reg_gen[6].i_dff/q_reg_3
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.712 f  reg_loop/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.540    11.251    reg_loop/reg_gen[10].i_dff/q_reg_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.375 r  reg_loop/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.355    11.731    reg_loop/reg_gen[12].i_dff/q_reg_0
    SLICE_X42Y13         LUT3 (Prop_lut3_I1_O)        0.124    11.855 r  reg_loop/reg_gen[12].i_dff/q_i_1__8/O
                         net (fo=2, routed)           0.202    12.056    reg_out/reg_gen[12].i_dff/rca_out[0]
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[12].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571    12.454    reg_out/reg_gen[12].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[12].i_dff/q_reg/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)       -0.058    12.854    reg_out/reg_gen[12].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_out/reg_gen[15].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_CLK_125 rise@8.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 2.692ns (38.080%)  route 4.377ns (61.920%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.743     4.966    reg_PB/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  reg_PB/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.385 r  reg_PB/reg_gen[2].i_dff/q_reg/Q
                         net (fo=4, routed)           0.815     6.200    reg_PB/reg_gen[3].i_dff/q_reg_1[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.296     6.496 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.496    sub/S[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.029 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           1.089     8.117    reg_PA/reg_gen[1].i_dff/CO[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.150     8.267 r  reg_PA/reg_gen[1].i_dff/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.267    sub/p_1_in[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.497     8.764 r  sub/_carry/O[2]
                         net (fo=2, routed)           0.508     9.273    reg_loop/reg_gen[2].i_dff/s[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.301     9.574 f  reg_loop/reg_gen[2].i_dff/q_i_2__2/O
                         net (fo=3, routed)           0.432    10.006    reg_loop/reg_gen[4].i_dff/q_reg_3
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.130 f  reg_loop/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.458    10.588    reg_loop/reg_gen[6].i_dff/q_reg_3
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.712 f  reg_loop/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.540    11.251    reg_loop/reg_gen[10].i_dff/q_reg_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.375 r  reg_loop/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.346    11.722    reg_loop/reg_gen[15].i_dff/q_reg_1
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.846 r  reg_loop/reg_gen[15].i_dff/q_i_1__11/O
                         net (fo=2, routed)           0.190    12.035    reg_out/reg_gen[15].i_dff/rca_out[0]
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[15].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571    12.454    reg_out/reg_gen[15].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[15].i_dff/q_reg/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)       -0.062    12.850    reg_out/reg_gen[15].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_out/reg_gen[10].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_CLK_125 rise@8.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 2.568ns (36.725%)  route 4.425ns (63.275%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.743     4.966    reg_PB/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  reg_PB/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.385 r  reg_PB/reg_gen[2].i_dff/q_reg/Q
                         net (fo=4, routed)           0.815     6.200    reg_PB/reg_gen[3].i_dff/q_reg_1[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.296     6.496 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.496    sub/S[1]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.029 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           1.089     8.117    reg_PA/reg_gen[1].i_dff/CO[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.150     8.267 r  reg_PA/reg_gen[1].i_dff/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.267    sub/p_1_in[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.497     8.764 f  sub/_carry/O[2]
                         net (fo=2, routed)           0.508     9.273    reg_loop/reg_gen[2].i_dff/s[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.301     9.574 r  reg_loop/reg_gen[2].i_dff/q_i_2__2/O
                         net (fo=3, routed)           0.432    10.006    reg_loop/reg_gen[4].i_dff/q_reg_3
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.130 r  reg_loop/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.458    10.588    reg_loop/reg_gen[6].i_dff/q_reg_3
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.712 r  reg_loop/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.537    11.248    reg_loop/reg_gen[8].i_dff/q_reg_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.372 r  reg_loop/reg_gen[8].i_dff/q_i_1__6/O
                         net (fo=2, routed)           0.586    11.958    reg_out/reg_gen[10].i_dff/rca_out[0]
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[10].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571    12.454    reg_out/reg_gen[10].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[10].i_dff/q_reg/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)       -0.103    12.809    reg_out/reg_gen[10].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  0.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 reg_loop/reg_gen[12].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_out/reg_gen[13].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_CLK_125 rise@0.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.515    reg_loop/reg_gen[12].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[12].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  reg_loop/reg_gen[12].i_dff/q_reg/Q
                         net (fo=4, routed)           0.071     1.750    reg_loop/reg_gen[13].i_dff/q_reg_0[1]
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  reg_loop/reg_gen[13].i_dff/q_i_1__9/O
                         net (fo=2, routed)           0.000     1.795    reg_out/reg_gen[13].i_dff/rca_out[0]
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[13].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     2.032    reg_out/reg_gen[13].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[13].i_dff/q_reg/C
                         clock pessimism             -0.504     1.528    
    SLICE_X43Y13         FDCE (Hold_fdce_C_D)         0.092     1.620    reg_out/reg_gen[13].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reg_loop/reg_gen[12].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_loop/reg_gen[13].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_CLK_125 rise@0.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.166%)  route 0.127ns (37.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.515    reg_loop/reg_gen[12].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[12].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  reg_loop/reg_gen[12].i_dff/q_reg/Q
                         net (fo=4, routed)           0.071     1.750    reg_loop/reg_gen[13].i_dff/q_reg_0[1]
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  reg_loop/reg_gen[13].i_dff/q_i_1__9/O
                         net (fo=2, routed)           0.056     1.851    reg_loop/reg_gen[13].i_dff/rca_out[0]
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[13].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     2.032    reg_loop/reg_gen[13].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[13].i_dff/q_reg/C
                         clock pessimism             -0.517     1.515    
    SLICE_X42Y13         FDCE (Hold_fdce_C_D)         0.063     1.578    reg_loop/reg_gen[13].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 siso/SISOgen[0].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            siso/SISOgen[1].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_CLK_125 rise@0.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.468%)  route 0.235ns (62.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.515    siso/SISOgen[0].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  siso/SISOgen[0].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  siso/SISOgen[0].i_dff/q_reg/Q
                         net (fo=1, routed)           0.235     1.891    siso/SISOgen[1].i_dff/q_reg_0
    SLICE_X40Y13         FDCE                                         r  siso/SISOgen[1].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     2.032    siso/SISOgen[1].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  siso/SISOgen[1].i_dff/q_reg/C
                         clock pessimism             -0.517     1.515    
    SLICE_X40Y13         FDCE (Hold_fdce_C_D)         0.066     1.581    siso/SISOgen[1].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 cnt/tc_reg/C
                            (rising edge-triggered cell FDRE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt/tc_reg/D
                            (rising edge-triggered cell FDRE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_CLK_125 rise@0.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.515    cnt/CLK_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  cnt/tc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  cnt/tc_reg/Q
                         net (fo=3, routed)           0.232     1.888    cnt/DATA_VALID_OBUF
    SLICE_X41Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.933 r  cnt/tc_i_1/O
                         net (fo=1, routed)           0.000     1.933    cnt/tc_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  cnt/tc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     2.032    cnt/CLK_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  cnt/tc_reg/C
                         clock pessimism             -0.517     1.515    
    SLICE_X41Y14         FDRE (Hold_fdre_C_D)         0.092     1.607    cnt/tc_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 reg_loop/reg_gen[9].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_out/reg_gen[9].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_CLK_125 rise@0.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.616%)  route 0.230ns (52.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.515    reg_loop/reg_gen[9].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y14         FDCE                                         r  reg_loop/reg_gen[9].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  reg_loop/reg_gen[9].i_dff/q_reg/Q
                         net (fo=3, routed)           0.174     1.853    reg_loop/reg_gen[9].i_dff/reg_to_rca[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.898 r  reg_loop/reg_gen[9].i_dff/q_i_1__5/O
                         net (fo=2, routed)           0.056     1.954    reg_out/reg_gen[9].i_dff/rca_out[0]
    SLICE_X43Y14         FDCE                                         r  reg_out/reg_gen[9].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     2.032    reg_out/reg_gen[9].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y14         FDCE                                         r  reg_out/reg_gen[9].i_dff/q_reg/C
                         clock pessimism             -0.504     1.528    
    SLICE_X43Y14         FDCE (Hold_fdce_C_D)         0.076     1.604    reg_out/reg_gen[9].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 reg_loop/reg_gen[13].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_out/reg_gen[15].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_CLK_125 rise@0.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.032%)  route 0.226ns (51.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.515    reg_loop/reg_gen[13].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[13].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  reg_loop/reg_gen[13].i_dff/q_reg/Q
                         net (fo=3, routed)           0.170     1.849    reg_loop/reg_gen[15].i_dff/q_reg_0[2]
    SLICE_X42Y13         LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  reg_loop/reg_gen[15].i_dff/q_i_1__11/O
                         net (fo=2, routed)           0.056     1.950    reg_out/reg_gen[15].i_dff/rca_out[0]
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[15].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     2.032    reg_out/reg_gen[15].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[15].i_dff/q_reg/C
                         clock pessimism             -0.504     1.528    
    SLICE_X43Y13         FDCE (Hold_fdce_C_D)         0.071     1.599    reg_out/reg_gen[15].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 reg_loop/reg_gen[14].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_out/reg_gen[14].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_CLK_125 rise@0.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.882%)  route 0.302ns (59.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.515    reg_loop/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  reg_loop/reg_gen[14].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  reg_loop/reg_gen[14].i_dff/q_reg/Q
                         net (fo=2, routed)           0.174     1.853    reg_loop/reg_gen[14].i_dff/reg_to_rca[0]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.898 r  reg_loop/reg_gen[14].i_dff/q_i_1__10/O
                         net (fo=2, routed)           0.128     2.026    reg_out/reg_gen[14].i_dff/rca_out[0]
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[14].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     2.032    reg_out/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[14].i_dff/q_reg/C
                         clock pessimism             -0.504     1.528    
    SLICE_X43Y13         FDCE (Hold_fdce_C_D)         0.075     1.603    reg_out/reg_gen[14].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reg_loop/reg_gen[0].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_loop/reg_gen[0].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_CLK_125 rise@0.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.551%)  route 0.309ns (62.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.515    reg_loop/reg_gen[0].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y13         FDCE                                         r  reg_loop/reg_gen[0].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  reg_loop/reg_gen[0].i_dff/q_reg/Q
                         net (fo=4, routed)           0.181     1.837    reg_loop/reg_gen[0].i_dff/q_reg_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.882 r  reg_loop/reg_gen[0].i_dff/q_i_1__15/O
                         net (fo=2, routed)           0.128     2.010    reg_loop/reg_gen[0].i_dff/rca_out[0]
    SLICE_X41Y13         FDCE                                         r  reg_loop/reg_gen[0].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     2.032    reg_loop/reg_gen[0].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y13         FDCE                                         r  reg_loop/reg_gen[0].i_dff/q_reg/C
                         clock pessimism             -0.517     1.515    
    SLICE_X41Y13         FDCE (Hold_fdce_C_D)         0.070     1.585    reg_loop/reg_gen[0].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 reg_loop/reg_gen[11].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_out/reg_gen[12].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_CLK_125 rise@0.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.227ns (44.037%)  route 0.288ns (55.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.515    reg_loop/reg_gen[11].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  reg_loop/reg_gen[11].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.128     1.643 r  reg_loop/reg_gen[11].i_dff/q_reg/Q
                         net (fo=5, routed)           0.221     1.863    reg_loop/reg_gen[12].i_dff/q_reg_1[0]
    SLICE_X42Y13         LUT3 (Prop_lut3_I2_O)        0.099     1.962 r  reg_loop/reg_gen[12].i_dff/q_i_1__8/O
                         net (fo=2, routed)           0.068     2.030    reg_out/reg_gen[12].i_dff/rca_out[0]
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[12].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     2.032    reg_out/reg_gen[12].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  reg_out/reg_gen[12].i_dff/q_reg/C
                         clock pessimism             -0.502     1.530    
    SLICE_X43Y13         FDCE (Hold_fdce_C_D)         0.072     1.602    reg_out/reg_gen[12].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reg_loop/reg_gen[5].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reg_loop/reg_gen[5].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_CLK_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_CLK_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_CLK_125 rise@0.000ns - PL_CLK_125 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.208ns (36.947%)  route 0.355ns (63.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.515    reg_loop/reg_gen[5].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y15         FDCE                                         r  reg_loop/reg_gen[5].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  reg_loop/reg_gen[5].i_dff/q_reg/Q
                         net (fo=3, routed)           0.355     2.034    reg_loop/reg_gen[4].i_dff/q_reg_2[1]
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.044     2.078 r  reg_loop/reg_gen[4].i_dff/q_i_1__13/O
                         net (fo=2, routed)           0.000     2.078    reg_loop/reg_gen[5].i_dff/rca_out[0]
    SLICE_X42Y15         FDCE                                         r  reg_loop/reg_gen[5].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     2.031    reg_loop/reg_gen[5].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y15         FDCE                                         r  reg_loop/reg_gen[5].i_dff/q_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X42Y15         FDCE (Hold_fdce_C_D)         0.123     1.638    reg_loop/reg_gen[5].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.440    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_CLK_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y14   cnt/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y16   cnt/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y16   cnt/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y17   cnt/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y17   cnt/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y16   cnt/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y16   cnt/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y17   cnt/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y20   cnt/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y14   cnt/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y14   cnt/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y14   cnt/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y14   cnt/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y14   cnt/tc_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13   reg_loop/reg_gen[0].i_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14   reg_loop/reg_gen[10].i_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y13   reg_loop/reg_gen[11].i_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y13   reg_loop/reg_gen[12].i_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y13   reg_loop/reg_gen[13].i_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y14   cnt/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y16   cnt/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y16   cnt/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17   cnt/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17   cnt/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y16   cnt/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y16   cnt/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17   cnt/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y20   cnt/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y20   cnt/count_reg[17]/C



