// Seed: 3384138716
module module_0;
  final $display(id_1 & 1 > 1);
endmodule
module module_1 ();
  wire id_1;
  module_0();
endmodule
module module_2 (
    output supply0 id_0,
    input  supply1 id_1
);
  id_3 :
  assert property (@(posedge 1) 1'b0)
  else begin
    id_3 <= id_3;
  end
  wire id_4;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4 = id_2;
  module_0();
  assign id_1 = 1;
endmodule
