// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_copy_output (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        ap_ce,
        n,
        score_int_0_read,
        score_int_1_read,
        score_int_2_read,
        score_int_3_read,
        score_int_4_read,
        score_out,
        gmem0_blk_n_AW,
        gmem0_blk_n_W,
        gmem0_blk_n_B
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [31:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [31:0] m_axi_gmem0_WDATA;
output  [3:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [31:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [31:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [8:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input   ap_ce;
input  [30:0] n;
input  [17:0] score_int_0_read;
input  [17:0] score_int_1_read;
input  [17:0] score_int_2_read;
input  [17:0] score_int_3_read;
input  [17:0] score_int_4_read;
input  [31:0] score_out;
output   gmem0_blk_n_AW;
output   gmem0_blk_n_W;
output   gmem0_blk_n_B;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem0_AWVALID;
reg m_axi_gmem0_WVALID;
reg[31:0] m_axi_gmem0_WDATA;
reg m_axi_gmem0_BREADY;
reg gmem0_blk_n_AW;
reg gmem0_blk_n_W;
reg gmem0_blk_n_B;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
reg    ap_block_pp0_stage4_subdone;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [17:0] score_int_0_read_1_reg_1633;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_1639;
reg   [0:0] tmp_reg_1639_pp0_iter1_reg;
wire   [17:0] sub_ln21_fu_216_p2;
reg   [17:0] sub_ln21_reg_1645;
reg   [17:0] score_int_1_read_1_reg_1650;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln21_fu_222_p2;
reg   [0:0] icmp_ln21_reg_1656;
reg   [0:0] icmp_ln21_reg_1656_pp0_iter1_reg;
wire   [17:0] select_ln21_fu_227_p3;
reg   [17:0] select_ln21_reg_1661;
reg   [31:0] tmp_3_fu_254_p3;
reg   [31:0] tmp_3_reg_1668;
wire   [7:0] trunc_ln21_fu_262_p1;
reg   [7:0] trunc_ln21_reg_1673;
reg   [0:0] tmp_44_reg_1678;
reg   [0:0] tmp_44_reg_1678_pp0_iter1_reg;
wire   [17:0] sub_ln21_3_fu_274_p2;
reg   [17:0] sub_ln21_3_reg_1684;
reg   [17:0] score_int_2_read_1_reg_1689;
reg    ap_block_state18_pp0_stage2_iter3;
reg    ap_block_pp0_stage2_11001;
wire   [31:0] sub_ln21_1_fu_280_p2;
reg   [31:0] sub_ln21_1_reg_1695;
wire   [4:0] trunc_ln21_1_fu_285_p1;
reg   [4:0] trunc_ln21_1_reg_1702;
wire   [0:0] icmp_ln21_4_fu_289_p2;
reg   [0:0] icmp_ln21_4_reg_1707;
reg   [0:0] icmp_ln21_4_reg_1707_pp0_iter1_reg;
wire   [17:0] select_ln21_2_fu_294_p3;
reg   [17:0] select_ln21_2_reg_1712;
reg   [31:0] tmp_4_fu_321_p3;
reg   [31:0] tmp_4_reg_1719;
wire   [7:0] trunc_ln21_4_fu_329_p1;
reg   [7:0] trunc_ln21_4_reg_1724;
reg   [0:0] tmp_49_reg_1729;
reg   [0:0] tmp_49_reg_1729_pp0_iter1_reg;
wire   [17:0] sub_ln21_6_fu_341_p2;
reg   [17:0] sub_ln21_6_reg_1735;
reg   [17:0] score_int_3_read_1_reg_1740;
reg    ap_block_pp0_stage3_11001;
wire   [4:0] sub_ln21_20_fu_347_p2;
reg   [4:0] sub_ln21_20_reg_1746;
wire   [31:0] add_ln21_1_fu_352_p2;
reg   [31:0] add_ln21_1_reg_1751;
wire   [31:0] sub_ln21_2_fu_357_p2;
reg   [31:0] sub_ln21_2_reg_1756;
wire   [31:0] add_ln21_4_fu_386_p2;
reg   [31:0] add_ln21_4_reg_1761;
wire   [31:0] sub_ln21_4_fu_392_p2;
reg   [31:0] sub_ln21_4_reg_1766;
wire   [4:0] trunc_ln21_6_fu_397_p1;
reg   [4:0] trunc_ln21_6_reg_1773;
wire   [0:0] icmp_ln21_8_fu_401_p2;
reg   [0:0] icmp_ln21_8_reg_1778;
reg   [0:0] icmp_ln21_8_reg_1778_pp0_iter1_reg;
wire   [17:0] select_ln21_4_fu_406_p3;
reg   [17:0] select_ln21_4_reg_1783;
reg   [31:0] tmp_10_fu_433_p3;
reg   [31:0] tmp_10_reg_1790;
wire   [7:0] trunc_ln21_7_fu_441_p1;
reg   [7:0] trunc_ln21_7_reg_1795;
reg   [0:0] tmp_54_reg_1800;
reg   [0:0] tmp_54_reg_1800_pp0_iter1_reg;
wire   [17:0] sub_ln21_9_fu_453_p2;
reg   [17:0] sub_ln21_9_reg_1806;
reg   [17:0] score_int_4_read_1_reg_1811;
reg    ap_block_pp0_stage4_11001;
wire   [31:0] add_ln21_fu_459_p2;
reg   [31:0] add_ln21_reg_1817;
reg   [30:0] tmp_40_reg_1824;
wire   [17:0] lshr_ln21_10_fu_477_p2;
reg   [17:0] lshr_ln21_10_reg_1829;
wire   [63:0] zext_ln21_fu_483_p1;
wire   [4:0] sub_ln21_21_fu_509_p2;
reg   [4:0] sub_ln21_21_reg_1850;
wire   [31:0] add_ln21_7_fu_514_p2;
reg   [31:0] add_ln21_7_reg_1855;
wire   [31:0] sub_ln21_5_fu_519_p2;
reg   [31:0] sub_ln21_5_reg_1860;
wire   [31:0] sub_ln21_7_fu_524_p2;
reg   [31:0] sub_ln21_7_reg_1865;
wire   [4:0] trunc_ln21_8_fu_529_p1;
reg   [4:0] trunc_ln21_8_reg_1872;
wire   [0:0] icmp_ln21_12_fu_533_p2;
reg   [0:0] icmp_ln21_12_reg_1877;
reg   [0:0] icmp_ln21_12_reg_1877_pp0_iter1_reg;
wire   [17:0] select_ln21_6_fu_538_p3;
reg   [17:0] select_ln21_6_reg_1882;
reg   [31:0] tmp_14_fu_565_p3;
reg   [31:0] tmp_14_reg_1889;
wire   [7:0] trunc_ln21_9_fu_573_p1;
reg   [7:0] trunc_ln21_9_reg_1894;
reg   [0:0] tmp_59_reg_1899;
reg   [0:0] tmp_59_reg_1899_pp0_iter1_reg;
wire   [17:0] sub_ln21_12_fu_585_p2;
reg   [17:0] sub_ln21_12_reg_1905;
reg   [29:0] trunc_ln21_5_reg_1910;
wire   [1:0] or_ln_fu_653_p3;
reg   [1:0] or_ln_reg_1915;
wire   [0:0] icmp_ln21_3_fu_661_p2;
reg   [0:0] icmp_ln21_3_reg_1920;
wire   [63:0] grp_fu_489_p2;
reg   [63:0] lshr_ln21_reg_1925;
wire   [63:0] grp_fu_498_p2;
reg   [63:0] shl_ln21_reg_1930;
wire   [31:0] add_ln21_6_fu_666_p2;
reg   [31:0] add_ln21_6_reg_1935;
reg   [30:0] tmp_45_reg_1942;
wire   [17:0] lshr_ln21_11_fu_684_p2;
reg   [17:0] lshr_ln21_11_reg_1947;
wire   [63:0] zext_ln21_4_fu_690_p1;
wire   [4:0] sub_ln21_22_fu_711_p2;
reg   [4:0] sub_ln21_22_reg_1968;
wire   [31:0] add_ln21_11_fu_716_p2;
reg   [31:0] add_ln21_11_reg_1973;
wire   [31:0] sub_ln21_8_fu_721_p2;
reg   [31:0] sub_ln21_8_reg_1978;
wire   [31:0] sub_ln21_10_fu_726_p2;
reg   [31:0] sub_ln21_10_reg_1983;
wire   [4:0] trunc_ln21_10_fu_731_p1;
reg   [4:0] trunc_ln21_10_reg_1990;
wire   [0:0] icmp_ln21_16_fu_735_p2;
reg   [0:0] icmp_ln21_16_reg_1995;
reg   [0:0] icmp_ln21_16_reg_1995_pp0_iter2_reg;
wire   [17:0] select_ln21_8_fu_740_p3;
reg   [17:0] select_ln21_8_reg_2000;
reg   [31:0] tmp_18_fu_767_p3;
reg   [31:0] tmp_18_reg_2007;
wire   [7:0] trunc_ln21_11_fu_775_p1;
reg   [7:0] trunc_ln21_11_reg_2012;
wire   [63:0] add_ln21_2_fu_787_p2;
reg   [63:0] add_ln21_2_reg_2017;
reg   [62:0] lshr_ln21_1_reg_2022;
wire   [7:0] sub_ln21_15_fu_803_p2;
reg   [7:0] sub_ln21_15_reg_2027;
wire   [1:0] or_ln21_1_fu_860_p3;
reg   [1:0] or_ln21_1_reg_2032;
wire   [0:0] icmp_ln21_7_fu_868_p2;
reg   [0:0] icmp_ln21_7_reg_2037;
wire   [63:0] grp_fu_696_p2;
reg   [63:0] lshr_ln21_2_reg_2042;
wire   [63:0] grp_fu_705_p2;
reg   [63:0] shl_ln21_1_reg_2047;
wire   [31:0] add_ln21_10_fu_873_p2;
reg   [31:0] add_ln21_10_reg_2052;
reg   [30:0] tmp_50_reg_2059;
wire   [17:0] lshr_ln21_12_fu_891_p2;
reg   [17:0] lshr_ln21_12_reg_2064;
wire   [63:0] zext_ln21_8_fu_897_p1;
wire   [4:0] sub_ln21_23_fu_918_p2;
reg   [4:0] sub_ln21_23_reg_2085;
wire   [31:0] add_ln21_15_fu_923_p2;
reg   [31:0] add_ln21_15_reg_2090;
wire   [31:0] sub_ln21_11_fu_928_p2;
reg   [31:0] sub_ln21_11_reg_2095;
wire   [31:0] sub_ln21_13_fu_933_p2;
reg   [31:0] sub_ln21_13_reg_2100;
wire   [4:0] trunc_ln21_12_fu_938_p1;
reg   [4:0] trunc_ln21_12_reg_2107;
wire   [31:0] empty_fu_988_p3;
reg   [31:0] empty_reg_2112;
wire   [63:0] add_ln21_8_fu_1003_p2;
reg   [63:0] add_ln21_8_reg_2117;
reg   [62:0] lshr_ln21_3_reg_2122;
wire   [7:0] sub_ln21_16_fu_1019_p2;
reg   [7:0] sub_ln21_16_reg_2127;
wire   [1:0] or_ln21_2_fu_1076_p3;
reg   [1:0] or_ln21_2_reg_2132;
wire   [0:0] icmp_ln21_11_fu_1084_p2;
reg   [0:0] icmp_ln21_11_reg_2137;
wire   [63:0] grp_fu_903_p2;
reg   [63:0] lshr_ln21_4_reg_2142;
wire   [63:0] grp_fu_912_p2;
reg   [63:0] shl_ln21_2_reg_2147;
wire   [31:0] add_ln21_14_fu_1089_p2;
reg   [31:0] add_ln21_14_reg_2152;
reg   [30:0] tmp_55_reg_2159;
wire   [17:0] lshr_ln21_13_fu_1107_p2;
reg   [17:0] lshr_ln21_13_reg_2164;
wire   [63:0] zext_ln21_12_fu_1113_p1;
wire   [4:0] sub_ln21_24_fu_1134_p2;
reg   [4:0] sub_ln21_24_reg_2185;
wire   [31:0] add_ln21_19_fu_1139_p2;
reg   [31:0] add_ln21_19_reg_2190;
wire   [31:0] sub_ln21_14_fu_1144_p2;
reg   [31:0] sub_ln21_14_reg_2195;
wire   [31:0] empty_28_fu_1205_p3;
reg   [31:0] empty_28_reg_2210;
wire   [63:0] add_ln21_12_fu_1220_p2;
reg   [63:0] add_ln21_12_reg_2215;
reg   [62:0] lshr_ln21_5_reg_2220;
wire   [7:0] sub_ln21_17_fu_1236_p2;
reg   [7:0] sub_ln21_17_reg_2225;
wire   [1:0] or_ln21_3_fu_1293_p3;
reg   [1:0] or_ln21_3_reg_2230;
wire   [0:0] icmp_ln21_15_fu_1301_p2;
reg   [0:0] icmp_ln21_15_reg_2235;
wire   [63:0] grp_fu_1119_p2;
reg   [63:0] lshr_ln21_6_reg_2240;
wire   [63:0] grp_fu_1128_p2;
reg   [63:0] shl_ln21_3_reg_2245;
wire   [31:0] add_ln21_18_fu_1306_p2;
reg   [31:0] add_ln21_18_reg_2250;
reg   [30:0] tmp_60_reg_2257;
wire   [17:0] lshr_ln21_14_fu_1324_p2;
reg   [17:0] lshr_ln21_14_reg_2262;
wire   [63:0] zext_ln21_16_fu_1330_p1;
wire   [31:0] empty_29_fu_1397_p3;
reg   [31:0] empty_29_reg_2283;
wire   [63:0] add_ln21_16_fu_1412_p2;
reg   [63:0] add_ln21_16_reg_2288;
reg   [62:0] lshr_ln21_7_reg_2293;
wire   [7:0] sub_ln21_18_fu_1428_p2;
reg   [7:0] sub_ln21_18_reg_2298;
wire   [1:0] or_ln21_4_fu_1485_p3;
reg   [1:0] or_ln21_4_reg_2303;
wire   [0:0] icmp_ln21_19_fu_1493_p2;
reg   [0:0] icmp_ln21_19_reg_2308;
wire   [63:0] grp_fu_1336_p2;
reg   [63:0] lshr_ln21_8_reg_2313;
wire   [63:0] grp_fu_1345_p2;
reg   [63:0] shl_ln21_4_reg_2318;
wire   [31:0] empty_30_fu_1544_p3;
reg   [31:0] empty_30_reg_2323;
wire   [63:0] add_ln21_20_fu_1559_p2;
reg   [63:0] add_ln21_20_reg_2328;
reg   [62:0] lshr_ln21_9_reg_2333;
wire   [7:0] sub_ln21_19_fu_1575_p2;
reg   [7:0] sub_ln21_19_reg_2338;
wire   [31:0] empty_31_fu_1626_p3;
reg   [31:0] empty_31_reg_2343;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage2_subdone;
reg   [30:0] ap_port_reg_n;
reg   [17:0] ap_port_reg_score_int_1_read;
reg   [17:0] ap_port_reg_score_int_2_read;
reg   [17:0] ap_port_reg_score_int_3_read;
reg   [17:0] ap_port_reg_score_int_4_read;
reg   [31:0] ap_port_reg_score_out;
wire  signed [31:0] sext_ln21_fu_1149_p1;
wire    ap_block_pp0_stage3_01001;
wire    ap_block_pp0_stage4_01001;
wire    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg   [17:0] tmp_1_fu_232_p4;
wire   [18:0] tmp_2_fu_242_p3;
wire  signed [31:0] sext_ln21_1_fu_250_p1;
reg   [17:0] tmp_s_fu_299_p4;
wire   [18:0] tmp_8_fu_309_p3;
wire  signed [31:0] sext_ln21_2_fu_317_p1;
wire   [27:0] trunc_ln21_2_fu_362_p1;
wire   [29:0] trunc_ln21_3_fu_374_p1;
wire   [31:0] p_shl_fu_366_p3;
wire   [31:0] p_shl1_fu_378_p3;
reg   [17:0] tmp_6_fu_411_p4;
wire   [18:0] tmp_9_fu_421_p3;
wire  signed [31:0] sext_ln21_3_fu_429_p1;
wire   [17:0] zext_ln21_25_fu_474_p1;
wire   [63:0] grp_fu_489_p1;
wire   [63:0] grp_fu_498_p1;
reg   [17:0] tmp_12_fu_543_p4;
wire   [18:0] tmp_13_fu_553_p3;
wire  signed [31:0] sext_ln21_4_fu_561_p1;
wire   [31:0] add_ln21_5_fu_504_p2;
wire   [17:0] and_ln21_5_fu_606_p2;
wire   [0:0] icmp_ln21_1_fu_601_p2;
wire   [0:0] icmp_ln21_2_fu_610_p2;
wire   [0:0] tmp_41_fu_622_p3;
wire   [0:0] tmp_42_fu_635_p3;
wire   [0:0] xor_ln21_fu_629_p2;
wire   [0:0] and_ln21_fu_641_p2;
wire   [0:0] phi_ln21_fu_616_p2;
wire   [0:0] or_ln21_5_fu_647_p2;
wire   [17:0] zext_ln21_26_fu_681_p1;
wire   [63:0] grp_fu_696_p1;
wire   [63:0] grp_fu_705_p1;
reg   [17:0] tmp_16_fu_745_p4;
wire   [18:0] tmp_17_fu_755_p3;
wire  signed [31:0] sext_ln21_5_fu_763_p1;
wire   [63:0] cond50_i_i_fu_779_p3;
wire   [63:0] zext_ln21_3_fu_784_p1;
wire   [17:0] and_ln21_6_fu_813_p2;
wire   [0:0] icmp_ln21_5_fu_808_p2;
wire   [0:0] icmp_ln21_6_fu_817_p2;
wire   [0:0] tmp_46_fu_829_p3;
wire   [0:0] tmp_47_fu_842_p3;
wire   [0:0] xor_ln21_1_fu_836_p2;
wire   [0:0] and_ln21_1_fu_848_p2;
wire   [0:0] phi_ln21_1_fu_823_p2;
wire   [0:0] or_ln21_fu_854_p2;
wire   [17:0] zext_ln21_27_fu_888_p1;
wire   [63:0] grp_fu_903_p1;
wire   [63:0] grp_fu_912_p1;
wire   [0:0] tmp_43_fu_945_p3;
wire   [7:0] select_ln21_1_fu_952_p3;
wire   [7:0] add_ln21_3_fu_960_p2;
wire   [63:0] zext_ln21_20_fu_942_p1;
wire   [8:0] tmp_7_fu_965_p3;
wire   [63:0] pi_assign_fu_972_p5;
wire   [31:0] LD_fu_984_p1;
wire   [63:0] cond50_i_i_1_fu_995_p3;
wire   [63:0] zext_ln21_7_fu_1000_p1;
wire   [17:0] and_ln21_7_fu_1029_p2;
wire   [0:0] icmp_ln21_9_fu_1024_p2;
wire   [0:0] icmp_ln21_10_fu_1033_p2;
wire   [0:0] tmp_51_fu_1045_p3;
wire   [0:0] tmp_52_fu_1058_p3;
wire   [0:0] xor_ln21_2_fu_1052_p2;
wire   [0:0] and_ln21_2_fu_1064_p2;
wire   [0:0] phi_ln21_2_fu_1039_p2;
wire   [0:0] or_ln21_6_fu_1070_p2;
wire   [17:0] zext_ln21_28_fu_1104_p1;
wire   [63:0] grp_fu_1119_p1;
wire   [63:0] grp_fu_1128_p1;
wire   [0:0] tmp_48_fu_1162_p3;
wire   [7:0] select_ln21_3_fu_1169_p3;
wire   [7:0] add_ln21_9_fu_1177_p2;
wire   [63:0] zext_ln21_21_fu_1159_p1;
wire   [8:0] tmp_5_fu_1182_p3;
wire   [63:0] pi_assign_1_fu_1189_p5;
wire   [31:0] LD_1_fu_1201_p1;
wire   [63:0] cond50_i_i_2_fu_1212_p3;
wire   [63:0] zext_ln21_11_fu_1217_p1;
wire   [17:0] and_ln21_8_fu_1246_p2;
wire   [0:0] icmp_ln21_13_fu_1241_p2;
wire   [0:0] icmp_ln21_14_fu_1250_p2;
wire   [0:0] tmp_56_fu_1262_p3;
wire   [0:0] tmp_57_fu_1275_p3;
wire   [0:0] xor_ln21_3_fu_1269_p2;
wire   [0:0] and_ln21_3_fu_1281_p2;
wire   [0:0] phi_ln21_3_fu_1256_p2;
wire   [0:0] or_ln21_7_fu_1287_p2;
wire   [17:0] zext_ln21_29_fu_1321_p1;
wire   [63:0] grp_fu_1336_p1;
wire   [63:0] grp_fu_1345_p1;
wire   [0:0] tmp_53_fu_1354_p3;
wire   [7:0] select_ln21_5_fu_1361_p3;
wire   [7:0] add_ln21_13_fu_1369_p2;
wire   [63:0] zext_ln21_22_fu_1351_p1;
wire   [8:0] tmp_11_fu_1374_p3;
wire   [63:0] pi_assign_2_fu_1381_p5;
wire   [31:0] LD_2_fu_1393_p1;
wire   [63:0] cond50_i_i_3_fu_1404_p3;
wire   [63:0] zext_ln21_15_fu_1409_p1;
wire   [17:0] and_ln21_9_fu_1438_p2;
wire   [0:0] icmp_ln21_17_fu_1433_p2;
wire   [0:0] icmp_ln21_18_fu_1442_p2;
wire   [0:0] tmp_61_fu_1454_p3;
wire   [0:0] tmp_62_fu_1467_p3;
wire   [0:0] xor_ln21_4_fu_1461_p2;
wire   [0:0] and_ln21_4_fu_1473_p2;
wire   [0:0] phi_ln21_4_fu_1448_p2;
wire   [0:0] or_ln21_8_fu_1479_p2;
wire   [0:0] tmp_58_fu_1501_p3;
wire   [7:0] select_ln21_7_fu_1508_p3;
wire   [7:0] add_ln21_17_fu_1516_p2;
wire   [63:0] zext_ln21_23_fu_1498_p1;
wire   [8:0] tmp_15_fu_1521_p3;
wire   [63:0] pi_assign_3_fu_1528_p5;
wire   [31:0] LD_3_fu_1540_p1;
wire   [63:0] cond50_i_i_4_fu_1551_p3;
wire   [63:0] zext_ln21_19_fu_1556_p1;
wire   [0:0] tmp_63_fu_1583_p3;
wire   [7:0] select_ln21_9_fu_1590_p3;
wire   [7:0] add_ln21_21_fu_1598_p2;
wire   [63:0] zext_ln21_24_fu_1580_p1;
wire   [8:0] tmp_19_fu_1603_p3;
wire   [63:0] pi_assign_4_fu_1610_p5;
wire   [31:0] LD_4_fu_1622_p1;
reg    grp_fu_489_ce;
reg    grp_fu_498_ce;
reg    grp_fu_696_ce;
reg    grp_fu_705_ce;
reg    grp_fu_903_ce;
reg    grp_fu_912_ce;
reg    grp_fu_1119_ce;
reg    grp_fu_1128_ce;
reg    grp_fu_1336_ce;
reg    grp_fu_1345_ce;
reg   [4:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
reg    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage3_subdone;
wire    ap_enable_pp0;
reg    ap_condition_523;
reg    ap_condition_532;
reg    ap_condition_541;
reg    ap_condition_550;
reg    ap_condition_559;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

conifer_jettag_accelerator_lshr_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lshr_64ns_32ns_64_2_1_U2882(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln21_fu_483_p1),
    .din1(grp_fu_489_p1),
    .ce(grp_fu_489_ce),
    .dout(grp_fu_489_p2)
);

conifer_jettag_accelerator_shl_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
shl_64ns_32ns_64_2_1_U2883(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln21_fu_483_p1),
    .din1(grp_fu_498_p1),
    .ce(grp_fu_498_ce),
    .dout(grp_fu_498_p2)
);

conifer_jettag_accelerator_lshr_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lshr_64ns_32ns_64_2_1_U2884(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln21_4_fu_690_p1),
    .din1(grp_fu_696_p1),
    .ce(grp_fu_696_ce),
    .dout(grp_fu_696_p2)
);

conifer_jettag_accelerator_shl_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
shl_64ns_32ns_64_2_1_U2885(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln21_4_fu_690_p1),
    .din1(grp_fu_705_p1),
    .ce(grp_fu_705_ce),
    .dout(grp_fu_705_p2)
);

conifer_jettag_accelerator_lshr_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lshr_64ns_32ns_64_2_1_U2886(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln21_8_fu_897_p1),
    .din1(grp_fu_903_p1),
    .ce(grp_fu_903_ce),
    .dout(grp_fu_903_p2)
);

conifer_jettag_accelerator_shl_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
shl_64ns_32ns_64_2_1_U2887(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln21_8_fu_897_p1),
    .din1(grp_fu_912_p1),
    .ce(grp_fu_912_ce),
    .dout(grp_fu_912_p2)
);

conifer_jettag_accelerator_lshr_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lshr_64ns_32ns_64_2_1_U2888(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln21_12_fu_1113_p1),
    .din1(grp_fu_1119_p1),
    .ce(grp_fu_1119_ce),
    .dout(grp_fu_1119_p2)
);

conifer_jettag_accelerator_shl_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
shl_64ns_32ns_64_2_1_U2889(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln21_12_fu_1113_p1),
    .din1(grp_fu_1128_p1),
    .ce(grp_fu_1128_ce),
    .dout(grp_fu_1128_p2)
);

conifer_jettag_accelerator_lshr_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lshr_64ns_32ns_64_2_1_U2890(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln21_16_fu_1330_p1),
    .din1(grp_fu_1336_p1),
    .ce(grp_fu_1336_ce),
    .dout(grp_fu_1336_p2)
);

conifer_jettag_accelerator_shl_64ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
shl_64ns_32ns_64_2_1_U2891(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln21_16_fu_1330_p1),
    .din1(grp_fu_1345_p1),
    .ce(grp_fu_1345_ce),
    .dout(grp_fu_1345_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln21_10_reg_2052 <= add_ln21_10_fu_873_p2;
        add_ln21_15_reg_2090 <= add_ln21_15_fu_923_p2;
        add_ln21_2_reg_2017 <= add_ln21_2_fu_787_p2;
        empty_31_reg_2343 <= empty_31_fu_1626_p3;
        icmp_ln21_7_reg_2037 <= icmp_ln21_7_fu_868_p2;
        icmp_ln21_reg_1656 <= icmp_ln21_fu_222_p2;
        icmp_ln21_reg_1656_pp0_iter1_reg <= icmp_ln21_reg_1656;
        lshr_ln21_12_reg_2064 <= lshr_ln21_12_fu_891_p2;
        lshr_ln21_1_reg_2022 <= {{add_ln21_2_fu_787_p2[63:1]}};
        lshr_ln21_2_reg_2042 <= grp_fu_696_p2;
        or_ln21_1_reg_2032[0] <= or_ln21_1_fu_860_p3[0];
        score_int_1_read_1_reg_1650 <= ap_port_reg_score_int_1_read;
        select_ln21_reg_1661 <= select_ln21_fu_227_p3;
        shl_ln21_1_reg_2047 <= grp_fu_705_p2;
        sub_ln21_11_reg_2095 <= sub_ln21_11_fu_928_p2;
        sub_ln21_13_reg_2100 <= sub_ln21_13_fu_933_p2;
        sub_ln21_15_reg_2027 <= sub_ln21_15_fu_803_p2;
        sub_ln21_23_reg_2085 <= sub_ln21_23_fu_918_p2;
        sub_ln21_3_reg_1684 <= sub_ln21_3_fu_274_p2;
        tmp_3_reg_1668 <= tmp_3_fu_254_p3;
        tmp_44_reg_1678 <= ap_port_reg_score_int_1_read[32'd17];
        tmp_44_reg_1678_pp0_iter1_reg <= tmp_44_reg_1678;
        tmp_50_reg_2059 <= {{add_ln21_10_fu_873_p2[31:1]}};
        trunc_ln21_12_reg_2107 <= trunc_ln21_12_fu_938_p1;
        trunc_ln21_reg_1673 <= trunc_ln21_fu_262_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln21_11_reg_1973 <= add_ln21_11_fu_716_p2;
        add_ln21_20_reg_2328 <= add_ln21_20_fu_1559_p2;
        add_ln21_6_reg_1935 <= add_ln21_6_fu_666_p2;
        empty_30_reg_2323 <= empty_30_fu_1544_p3;
        icmp_ln21_16_reg_1995 <= icmp_ln21_16_fu_735_p2;
        icmp_ln21_16_reg_1995_pp0_iter2_reg <= icmp_ln21_16_reg_1995;
        icmp_ln21_3_reg_1920 <= icmp_ln21_3_fu_661_p2;
        lshr_ln21_11_reg_1947 <= lshr_ln21_11_fu_684_p2;
        lshr_ln21_9_reg_2333 <= {{add_ln21_20_fu_1559_p2[63:1]}};
        lshr_ln21_reg_1925 <= grp_fu_489_p2;
        or_ln_reg_1915[0] <= or_ln_fu_653_p3[0];
        score_int_0_read_1_reg_1633 <= score_int_0_read;
        select_ln21_8_reg_2000 <= select_ln21_8_fu_740_p3;
        shl_ln21_reg_1930 <= grp_fu_498_p2;
        sub_ln21_10_reg_1983 <= sub_ln21_10_fu_726_p2;
        sub_ln21_19_reg_2338 <= sub_ln21_19_fu_1575_p2;
        sub_ln21_22_reg_1968 <= sub_ln21_22_fu_711_p2;
        sub_ln21_8_reg_1978 <= sub_ln21_8_fu_721_p2;
        sub_ln21_reg_1645 <= sub_ln21_fu_216_p2;
        tmp_18_reg_2007 <= tmp_18_fu_767_p3;
        tmp_45_reg_1942 <= {{add_ln21_6_fu_666_p2[31:1]}};
        tmp_reg_1639 <= score_int_0_read[32'd17];
        tmp_reg_1639_pp0_iter1_reg <= tmp_reg_1639;
        trunc_ln21_10_reg_1990 <= trunc_ln21_10_fu_731_p1;
        trunc_ln21_11_reg_2012 <= trunc_ln21_11_fu_775_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln21_12_reg_2215 <= add_ln21_12_fu_1220_p2;
        add_ln21_18_reg_2250 <= add_ln21_18_fu_1306_p2;
        add_ln21_1_reg_1751 <= add_ln21_1_fu_352_p2;
        add_ln21_4_reg_1761[31 : 2] <= add_ln21_4_fu_386_p2[31 : 2];
        empty_28_reg_2210 <= empty_28_fu_1205_p3;
        icmp_ln21_15_reg_2235 <= icmp_ln21_15_fu_1301_p2;
        icmp_ln21_8_reg_1778 <= icmp_ln21_8_fu_401_p2;
        icmp_ln21_8_reg_1778_pp0_iter1_reg <= icmp_ln21_8_reg_1778;
        lshr_ln21_14_reg_2262 <= lshr_ln21_14_fu_1324_p2;
        lshr_ln21_5_reg_2220 <= {{add_ln21_12_fu_1220_p2[63:1]}};
        lshr_ln21_6_reg_2240 <= grp_fu_1119_p2;
        or_ln21_3_reg_2230[0] <= or_ln21_3_fu_1293_p3[0];
        score_int_3_read_1_reg_1740 <= ap_port_reg_score_int_3_read;
        select_ln21_4_reg_1783 <= select_ln21_4_fu_406_p3;
        shl_ln21_3_reg_2245 <= grp_fu_1128_p2;
        sub_ln21_17_reg_2225 <= sub_ln21_17_fu_1236_p2;
        sub_ln21_20_reg_1746 <= sub_ln21_20_fu_347_p2;
        sub_ln21_2_reg_1756 <= sub_ln21_2_fu_357_p2;
        sub_ln21_4_reg_1766 <= sub_ln21_4_fu_392_p2;
        sub_ln21_9_reg_1806 <= sub_ln21_9_fu_453_p2;
        tmp_10_reg_1790 <= tmp_10_fu_433_p3;
        tmp_54_reg_1800 <= ap_port_reg_score_int_3_read[32'd17];
        tmp_54_reg_1800_pp0_iter1_reg <= tmp_54_reg_1800;
        tmp_60_reg_2257 <= {{add_ln21_18_fu_1306_p2[31:1]}};
        trunc_ln21_6_reg_1773 <= trunc_ln21_6_fu_397_p1;
        trunc_ln21_7_reg_1795 <= trunc_ln21_7_fu_441_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln21_14_reg_2152 <= add_ln21_14_fu_1089_p2;
        add_ln21_19_reg_2190 <= add_ln21_19_fu_1139_p2;
        add_ln21_8_reg_2117 <= add_ln21_8_fu_1003_p2;
        empty_reg_2112 <= empty_fu_988_p3;
        icmp_ln21_11_reg_2137 <= icmp_ln21_11_fu_1084_p2;
        icmp_ln21_4_reg_1707 <= icmp_ln21_4_fu_289_p2;
        icmp_ln21_4_reg_1707_pp0_iter1_reg <= icmp_ln21_4_reg_1707;
        lshr_ln21_13_reg_2164 <= lshr_ln21_13_fu_1107_p2;
        lshr_ln21_3_reg_2122 <= {{add_ln21_8_fu_1003_p2[63:1]}};
        lshr_ln21_4_reg_2142 <= grp_fu_903_p2;
        or_ln21_2_reg_2132[0] <= or_ln21_2_fu_1076_p3[0];
        score_int_2_read_1_reg_1689 <= ap_port_reg_score_int_2_read;
        select_ln21_2_reg_1712 <= select_ln21_2_fu_294_p3;
        shl_ln21_2_reg_2147 <= grp_fu_912_p2;
        sub_ln21_14_reg_2195 <= sub_ln21_14_fu_1144_p2;
        sub_ln21_16_reg_2127 <= sub_ln21_16_fu_1019_p2;
        sub_ln21_1_reg_1695 <= sub_ln21_1_fu_280_p2;
        sub_ln21_24_reg_2185 <= sub_ln21_24_fu_1134_p2;
        sub_ln21_6_reg_1735 <= sub_ln21_6_fu_341_p2;
        tmp_49_reg_1729 <= ap_port_reg_score_int_2_read[32'd17];
        tmp_49_reg_1729_pp0_iter1_reg <= tmp_49_reg_1729;
        tmp_4_reg_1719 <= tmp_4_fu_321_p3;
        tmp_55_reg_2159 <= {{add_ln21_14_fu_1089_p2[31:1]}};
        trunc_ln21_1_reg_1702 <= trunc_ln21_1_fu_285_p1;
        trunc_ln21_4_reg_1724 <= trunc_ln21_4_fu_329_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln21_16_reg_2288 <= add_ln21_16_fu_1412_p2;
        add_ln21_7_reg_1855 <= add_ln21_7_fu_514_p2;
        add_ln21_reg_1817 <= add_ln21_fu_459_p2;
        empty_29_reg_2283 <= empty_29_fu_1397_p3;
        icmp_ln21_12_reg_1877 <= icmp_ln21_12_fu_533_p2;
        icmp_ln21_12_reg_1877_pp0_iter1_reg <= icmp_ln21_12_reg_1877;
        icmp_ln21_19_reg_2308 <= icmp_ln21_19_fu_1493_p2;
        lshr_ln21_10_reg_1829 <= lshr_ln21_10_fu_477_p2;
        lshr_ln21_7_reg_2293 <= {{add_ln21_16_fu_1412_p2[63:1]}};
        lshr_ln21_8_reg_2313 <= grp_fu_1336_p2;
        or_ln21_4_reg_2303[0] <= or_ln21_4_fu_1485_p3[0];
        score_int_4_read_1_reg_1811 <= ap_port_reg_score_int_4_read;
        select_ln21_6_reg_1882 <= select_ln21_6_fu_538_p3;
        shl_ln21_4_reg_2318 <= grp_fu_1345_p2;
        sub_ln21_12_reg_1905 <= sub_ln21_12_fu_585_p2;
        sub_ln21_18_reg_2298 <= sub_ln21_18_fu_1428_p2;
        sub_ln21_21_reg_1850 <= sub_ln21_21_fu_509_p2;
        sub_ln21_5_reg_1860 <= sub_ln21_5_fu_519_p2;
        sub_ln21_7_reg_1865 <= sub_ln21_7_fu_524_p2;
        tmp_14_reg_1889 <= tmp_14_fu_565_p3;
        tmp_40_reg_1824 <= {{add_ln21_fu_459_p2[31:1]}};
        tmp_59_reg_1899 <= ap_port_reg_score_int_4_read[32'd17];
        tmp_59_reg_1899_pp0_iter1_reg <= tmp_59_reg_1899;
        trunc_ln21_5_reg_1910 <= {{add_ln21_5_fu_504_p2[31:2]}};
        trunc_ln21_8_reg_1872 <= trunc_ln21_8_fu_529_p1;
        trunc_ln21_9_reg_1894 <= trunc_ln21_9_fu_573_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_port_reg_n <= n;
        ap_port_reg_score_int_1_read <= score_int_1_read;
        ap_port_reg_score_int_2_read <= score_int_2_read;
        ap_port_reg_score_int_3_read <= score_int_3_read;
        ap_port_reg_score_int_4_read <= score_int_4_read;
        ap_port_reg_score_out <= score_out;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        gmem0_blk_n_W = m_axi_gmem0_WREADY;
    end else begin
        gmem0_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))))) begin
        grp_fu_1119_ce = 1'b1;
    end else begin
        grp_fu_1119_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))))) begin
        grp_fu_1128_ce = 1'b1;
    end else begin
        grp_fu_1128_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))))) begin
        grp_fu_1336_ce = 1'b1;
    end else begin
        grp_fu_1336_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))))) begin
        grp_fu_1345_ce = 1'b1;
    end else begin
        grp_fu_1345_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        grp_fu_489_ce = 1'b1;
    end else begin
        grp_fu_489_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        grp_fu_498_ce = 1'b1;
    end else begin
        grp_fu_498_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_696_ce = 1'b1;
    end else begin
        grp_fu_696_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_705_ce = 1'b1;
    end else begin
        grp_fu_705_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))))) begin
        grp_fu_903_ce = 1'b1;
    end else begin
        grp_fu_903_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))))) begin
        grp_fu_912_ce = 1'b1;
    end else begin
        grp_fu_912_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        m_axi_gmem0_AWVALID = 1'b1;
    end else begin
        m_axi_gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        m_axi_gmem0_BREADY = 1'b1;
    end else begin
        m_axi_gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_559)) begin
            m_axi_gmem0_WDATA = empty_31_reg_2343;
        end else if ((1'b1 == ap_condition_550)) begin
            m_axi_gmem0_WDATA = empty_30_reg_2323;
        end else if ((1'b1 == ap_condition_541)) begin
            m_axi_gmem0_WDATA = empty_29_reg_2283;
        end else if ((1'b1 == ap_condition_532)) begin
            m_axi_gmem0_WDATA = empty_28_reg_2210;
        end else if ((1'b1 == ap_condition_523)) begin
            m_axi_gmem0_WDATA = empty_reg_2112;
        end else begin
            m_axi_gmem0_WDATA = 'bx;
        end
    end else begin
        m_axi_gmem0_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        m_axi_gmem0_WVALID = 1'b1;
    end else begin
        m_axi_gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to3 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_1_fu_1201_p1 = pi_assign_1_fu_1189_p5[31:0];

assign LD_2_fu_1393_p1 = pi_assign_2_fu_1381_p5[31:0];

assign LD_3_fu_1540_p1 = pi_assign_3_fu_1528_p5[31:0];

assign LD_4_fu_1622_p1 = pi_assign_4_fu_1610_p5[31:0];

assign LD_fu_984_p1 = pi_assign_fu_972_p5[31:0];

assign add_ln21_10_fu_873_p2 = ($signed(sub_ln21_7_reg_1865) + $signed(32'd4294967272));

assign add_ln21_11_fu_716_p2 = ($signed(sub_ln21_7_reg_1865) + $signed(32'd4294967271));

assign add_ln21_12_fu_1220_p2 = (cond50_i_i_2_fu_1212_p3 + zext_ln21_11_fu_1217_p1);

assign add_ln21_13_fu_1369_p2 = (sub_ln21_17_reg_2225 + select_ln21_5_fu_1361_p3);

assign add_ln21_14_fu_1089_p2 = ($signed(sub_ln21_10_reg_1983) + $signed(32'd4294967272));

assign add_ln21_15_fu_923_p2 = ($signed(sub_ln21_10_reg_1983) + $signed(32'd4294967271));

assign add_ln21_16_fu_1412_p2 = (cond50_i_i_3_fu_1404_p3 + zext_ln21_15_fu_1409_p1);

assign add_ln21_17_fu_1516_p2 = (sub_ln21_18_reg_2298 + select_ln21_7_fu_1508_p3);

assign add_ln21_18_fu_1306_p2 = ($signed(sub_ln21_13_reg_2100) + $signed(32'd4294967272));

assign add_ln21_19_fu_1139_p2 = ($signed(sub_ln21_13_reg_2100) + $signed(32'd4294967271));

assign add_ln21_1_fu_352_p2 = ($signed(sub_ln21_1_reg_1695) + $signed(32'd4294967271));

assign add_ln21_20_fu_1559_p2 = (cond50_i_i_4_fu_1551_p3 + zext_ln21_19_fu_1556_p1);

assign add_ln21_21_fu_1598_p2 = (sub_ln21_19_reg_2338 + select_ln21_9_fu_1590_p3);

assign add_ln21_2_fu_787_p2 = (cond50_i_i_fu_779_p3 + zext_ln21_3_fu_784_p1);

assign add_ln21_3_fu_960_p2 = (sub_ln21_15_reg_2027 + select_ln21_1_fu_952_p3);

assign add_ln21_4_fu_386_p2 = (p_shl_fu_366_p3 + p_shl1_fu_378_p3);

assign add_ln21_5_fu_504_p2 = (add_ln21_4_reg_1761 + ap_port_reg_score_out);

assign add_ln21_6_fu_666_p2 = ($signed(sub_ln21_4_reg_1766) + $signed(32'd4294967272));

assign add_ln21_7_fu_514_p2 = ($signed(sub_ln21_4_reg_1766) + $signed(32'd4294967271));

assign add_ln21_8_fu_1003_p2 = (cond50_i_i_1_fu_995_p3 + zext_ln21_7_fu_1000_p1);

assign add_ln21_9_fu_1177_p2 = (sub_ln21_16_reg_2127 + select_ln21_3_fu_1169_p3);

assign add_ln21_fu_459_p2 = ($signed(sub_ln21_1_reg_1695) + $signed(32'd4294967272));

assign and_ln21_1_fu_848_p2 = (xor_ln21_1_fu_836_p2 & tmp_47_fu_842_p3);

assign and_ln21_2_fu_1064_p2 = (xor_ln21_2_fu_1052_p2 & tmp_52_fu_1058_p3);

assign and_ln21_3_fu_1281_p2 = (xor_ln21_3_fu_1269_p2 & tmp_57_fu_1275_p3);

assign and_ln21_4_fu_1473_p2 = (xor_ln21_4_fu_1461_p2 & tmp_62_fu_1467_p3);

assign and_ln21_5_fu_606_p2 = (select_ln21_reg_1661 & lshr_ln21_10_reg_1829);

assign and_ln21_6_fu_813_p2 = (select_ln21_2_reg_1712 & lshr_ln21_11_reg_1947);

assign and_ln21_7_fu_1029_p2 = (select_ln21_4_reg_1783 & lshr_ln21_12_reg_2064);

assign and_ln21_8_fu_1246_p2 = (select_ln21_6_reg_1882 & lshr_ln21_13_reg_2164);

assign and_ln21_9_fu_1438_p2 = (select_ln21_8_reg_2000 & lshr_ln21_14_reg_2262);

assign and_ln21_fu_641_p2 = (xor_ln21_fu_629_p2 & tmp_42_fu_635_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_gmem0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((m_axi_gmem0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage2_iter3));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((m_axi_gmem0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((m_axi_gmem0_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage2_iter3)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((m_axi_gmem0_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage2_iter3)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((m_axi_gmem0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((m_axi_gmem0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state18_pp0_stage2_iter3 = (m_axi_gmem0_BVALID == 1'b0);
end

always @ (*) begin
    ap_condition_523 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001));
end

always @ (*) begin
    ap_condition_532 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001));
end

always @ (*) begin
    ap_condition_541 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_550 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001));
end

always @ (*) begin
    ap_condition_559 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign cond50_i_i_1_fu_995_p3 = ((icmp_ln21_7_reg_2037[0:0] == 1'b1) ? lshr_ln21_2_reg_2042 : shl_ln21_1_reg_2047);

assign cond50_i_i_2_fu_1212_p3 = ((icmp_ln21_11_reg_2137[0:0] == 1'b1) ? lshr_ln21_4_reg_2142 : shl_ln21_2_reg_2147);

assign cond50_i_i_3_fu_1404_p3 = ((icmp_ln21_15_reg_2235[0:0] == 1'b1) ? lshr_ln21_6_reg_2240 : shl_ln21_3_reg_2245);

assign cond50_i_i_4_fu_1551_p3 = ((icmp_ln21_19_reg_2308[0:0] == 1'b1) ? lshr_ln21_8_reg_2313 : shl_ln21_4_reg_2318);

assign cond50_i_i_fu_779_p3 = ((icmp_ln21_3_reg_1920[0:0] == 1'b1) ? lshr_ln21_reg_1925 : shl_ln21_reg_1930);

assign empty_28_fu_1205_p3 = ((icmp_ln21_4_reg_1707_pp0_iter1_reg[0:0] == 1'b1) ? 32'd0 : LD_1_fu_1201_p1);

assign empty_29_fu_1397_p3 = ((icmp_ln21_8_reg_1778_pp0_iter1_reg[0:0] == 1'b1) ? 32'd0 : LD_2_fu_1393_p1);

assign empty_30_fu_1544_p3 = ((icmp_ln21_12_reg_1877_pp0_iter1_reg[0:0] == 1'b1) ? 32'd0 : LD_3_fu_1540_p1);

assign empty_31_fu_1626_p3 = ((icmp_ln21_16_reg_1995_pp0_iter2_reg[0:0] == 1'b1) ? 32'd0 : LD_4_fu_1622_p1);

assign empty_fu_988_p3 = ((icmp_ln21_reg_1656_pp0_iter1_reg[0:0] == 1'b1) ? 32'd0 : LD_fu_984_p1);

assign grp_fu_1119_p1 = add_ln21_15_reg_2090;

assign grp_fu_1128_p1 = sub_ln21_11_reg_2095;

assign grp_fu_1336_p1 = add_ln21_19_reg_2190;

assign grp_fu_1345_p1 = sub_ln21_14_reg_2195;

assign grp_fu_489_p1 = add_ln21_1_reg_1751;

assign grp_fu_498_p1 = sub_ln21_2_reg_1756;

assign grp_fu_696_p1 = add_ln21_7_reg_1855;

assign grp_fu_705_p1 = sub_ln21_5_reg_1860;

assign grp_fu_903_p1 = add_ln21_11_reg_1973;

assign grp_fu_912_p1 = sub_ln21_8_reg_1978;

assign icmp_ln21_10_fu_1033_p2 = ((and_ln21_7_fu_1029_p2 != 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_11_fu_1084_p2 = (($signed(add_ln21_10_reg_2052) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_12_fu_533_p2 = ((score_int_3_read_1_reg_1740 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_13_fu_1241_p2 = (($signed(tmp_55_reg_2159) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_14_fu_1250_p2 = ((and_ln21_8_fu_1246_p2 != 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_15_fu_1301_p2 = (($signed(add_ln21_14_reg_2152) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_16_fu_735_p2 = ((score_int_4_read_1_reg_1811 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_17_fu_1433_p2 = (($signed(tmp_60_reg_2257) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_18_fu_1442_p2 = ((and_ln21_9_fu_1438_p2 != 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_19_fu_1493_p2 = (($signed(add_ln21_18_reg_2250) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_1_fu_601_p2 = (($signed(tmp_40_reg_1824) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_2_fu_610_p2 = ((and_ln21_5_fu_606_p2 != 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_3_fu_661_p2 = (($signed(add_ln21_reg_1817) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_4_fu_289_p2 = ((score_int_1_read_1_reg_1650 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_5_fu_808_p2 = (($signed(tmp_45_reg_1942) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_6_fu_817_p2 = ((and_ln21_6_fu_813_p2 != 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_7_fu_868_p2 = (($signed(add_ln21_6_reg_1935) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_8_fu_401_p2 = ((score_int_2_read_1_reg_1689 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_9_fu_1024_p2 = (($signed(tmp_50_reg_2059) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_222_p2 = ((score_int_0_read_1_reg_1633 == 18'd0) ? 1'b1 : 1'b0);

assign lshr_ln21_10_fu_477_p2 = 18'd262143 >> zext_ln21_25_fu_474_p1;

assign lshr_ln21_11_fu_684_p2 = 18'd262143 >> zext_ln21_26_fu_681_p1;

assign lshr_ln21_12_fu_891_p2 = 18'd262143 >> zext_ln21_27_fu_888_p1;

assign lshr_ln21_13_fu_1107_p2 = 18'd262143 >> zext_ln21_28_fu_1104_p1;

assign lshr_ln21_14_fu_1324_p2 = 18'd262143 >> zext_ln21_29_fu_1321_p1;

assign m_axi_gmem0_ARADDR = 32'd0;

assign m_axi_gmem0_ARBURST = 2'd0;

assign m_axi_gmem0_ARCACHE = 4'd0;

assign m_axi_gmem0_ARID = 1'd0;

assign m_axi_gmem0_ARLEN = 32'd0;

assign m_axi_gmem0_ARLOCK = 2'd0;

assign m_axi_gmem0_ARPROT = 3'd0;

assign m_axi_gmem0_ARQOS = 4'd0;

assign m_axi_gmem0_ARREGION = 4'd0;

assign m_axi_gmem0_ARSIZE = 3'd0;

assign m_axi_gmem0_ARUSER = 1'd0;

assign m_axi_gmem0_ARVALID = 1'b0;

assign m_axi_gmem0_AWADDR = sext_ln21_fu_1149_p1;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd5;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_RREADY = 1'b0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 4'd15;

assign m_axi_gmem0_WUSER = 1'd0;

assign or_ln21_1_fu_860_p3 = {{1'd0}, {or_ln21_fu_854_p2}};

assign or_ln21_2_fu_1076_p3 = {{1'd0}, {or_ln21_6_fu_1070_p2}};

assign or_ln21_3_fu_1293_p3 = {{1'd0}, {or_ln21_7_fu_1287_p2}};

assign or_ln21_4_fu_1485_p3 = {{1'd0}, {or_ln21_8_fu_1479_p2}};

assign or_ln21_5_fu_647_p2 = (phi_ln21_fu_616_p2 | and_ln21_fu_641_p2);

assign or_ln21_6_fu_1070_p2 = (phi_ln21_2_fu_1039_p2 | and_ln21_2_fu_1064_p2);

assign or_ln21_7_fu_1287_p2 = (phi_ln21_3_fu_1256_p2 | and_ln21_3_fu_1281_p2);

assign or_ln21_8_fu_1479_p2 = (phi_ln21_4_fu_1448_p2 | and_ln21_4_fu_1473_p2);

assign or_ln21_fu_854_p2 = (phi_ln21_1_fu_823_p2 | and_ln21_1_fu_848_p2);

assign or_ln_fu_653_p3 = {{1'd0}, {or_ln21_5_fu_647_p2}};

assign p_shl1_fu_378_p3 = {{trunc_ln21_3_fu_374_p1}, {2'd0}};

assign p_shl_fu_366_p3 = {{trunc_ln21_2_fu_362_p1}, {4'd0}};

assign phi_ln21_1_fu_823_p2 = (icmp_ln21_6_fu_817_p2 & icmp_ln21_5_fu_808_p2);

assign phi_ln21_2_fu_1039_p2 = (icmp_ln21_9_fu_1024_p2 & icmp_ln21_10_fu_1033_p2);

assign phi_ln21_3_fu_1256_p2 = (icmp_ln21_14_fu_1250_p2 & icmp_ln21_13_fu_1241_p2);

assign phi_ln21_4_fu_1448_p2 = (icmp_ln21_18_fu_1442_p2 & icmp_ln21_17_fu_1433_p2);

assign phi_ln21_fu_616_p2 = (icmp_ln21_2_fu_610_p2 & icmp_ln21_1_fu_601_p2);

assign pi_assign_1_fu_1189_p5 = {{zext_ln21_21_fu_1159_p1[63:32]}, {tmp_5_fu_1182_p3}, {zext_ln21_21_fu_1159_p1[22:0]}};

assign pi_assign_2_fu_1381_p5 = {{zext_ln21_22_fu_1351_p1[63:32]}, {tmp_11_fu_1374_p3}, {zext_ln21_22_fu_1351_p1[22:0]}};

assign pi_assign_3_fu_1528_p5 = {{zext_ln21_23_fu_1498_p1[63:32]}, {tmp_15_fu_1521_p3}, {zext_ln21_23_fu_1498_p1[22:0]}};

assign pi_assign_4_fu_1610_p5 = {{zext_ln21_24_fu_1580_p1[63:32]}, {tmp_19_fu_1603_p3}, {zext_ln21_24_fu_1580_p1[22:0]}};

assign pi_assign_fu_972_p5 = {{zext_ln21_20_fu_942_p1[63:32]}, {tmp_7_fu_965_p3}, {zext_ln21_20_fu_942_p1[22:0]}};

assign select_ln21_1_fu_952_p3 = ((tmp_43_fu_945_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln21_2_fu_294_p3 = ((tmp_44_reg_1678[0:0] == 1'b1) ? sub_ln21_3_reg_1684 : score_int_1_read_1_reg_1650);

assign select_ln21_3_fu_1169_p3 = ((tmp_48_fu_1162_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln21_4_fu_406_p3 = ((tmp_49_reg_1729[0:0] == 1'b1) ? sub_ln21_6_reg_1735 : score_int_2_read_1_reg_1689);

assign select_ln21_5_fu_1361_p3 = ((tmp_53_fu_1354_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln21_6_fu_538_p3 = ((tmp_54_reg_1800[0:0] == 1'b1) ? sub_ln21_9_reg_1806 : score_int_3_read_1_reg_1740);

assign select_ln21_7_fu_1508_p3 = ((tmp_58_fu_1501_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln21_8_fu_740_p3 = ((tmp_59_reg_1899[0:0] == 1'b1) ? sub_ln21_12_reg_1905 : score_int_4_read_1_reg_1811);

assign select_ln21_9_fu_1590_p3 = ((tmp_63_fu_1583_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln21_fu_227_p3 = ((tmp_reg_1639[0:0] == 1'b1) ? sub_ln21_reg_1645 : score_int_0_read_1_reg_1633);

assign sext_ln21_1_fu_250_p1 = $signed(tmp_2_fu_242_p3);

assign sext_ln21_2_fu_317_p1 = $signed(tmp_8_fu_309_p3);

assign sext_ln21_3_fu_429_p1 = $signed(tmp_9_fu_421_p3);

assign sext_ln21_4_fu_561_p1 = $signed(tmp_13_fu_553_p3);

assign sext_ln21_5_fu_763_p1 = $signed(tmp_17_fu_755_p3);

assign sext_ln21_fu_1149_p1 = $signed(trunc_ln21_5_reg_1910);

assign sub_ln21_10_fu_726_p2 = (32'd18 - tmp_14_reg_1889);

assign sub_ln21_11_fu_928_p2 = (32'd25 - sub_ln21_10_reg_1983);

assign sub_ln21_12_fu_585_p2 = (18'd0 - ap_port_reg_score_int_4_read);

assign sub_ln21_13_fu_933_p2 = (32'd18 - tmp_18_reg_2007);

assign sub_ln21_14_fu_1144_p2 = (32'd25 - sub_ln21_13_reg_2100);

assign sub_ln21_15_fu_803_p2 = (8'd8 - trunc_ln21_reg_1673);

assign sub_ln21_16_fu_1019_p2 = (8'd8 - trunc_ln21_4_reg_1724);

assign sub_ln21_17_fu_1236_p2 = (8'd8 - trunc_ln21_7_reg_1795);

assign sub_ln21_18_fu_1428_p2 = (8'd8 - trunc_ln21_9_reg_1894);

assign sub_ln21_19_fu_1575_p2 = (8'd8 - trunc_ln21_11_reg_2012);

assign sub_ln21_1_fu_280_p2 = (32'd18 - tmp_3_reg_1668);

assign sub_ln21_20_fu_347_p2 = (5'd11 - trunc_ln21_1_reg_1702);

assign sub_ln21_21_fu_509_p2 = (5'd11 - trunc_ln21_6_reg_1773);

assign sub_ln21_22_fu_711_p2 = (5'd11 - trunc_ln21_8_reg_1872);

assign sub_ln21_23_fu_918_p2 = (5'd11 - trunc_ln21_10_reg_1990);

assign sub_ln21_24_fu_1134_p2 = (5'd11 - trunc_ln21_12_reg_2107);

assign sub_ln21_2_fu_357_p2 = (32'd25 - sub_ln21_1_reg_1695);

assign sub_ln21_3_fu_274_p2 = (18'd0 - ap_port_reg_score_int_1_read);

assign sub_ln21_4_fu_392_p2 = (32'd18 - tmp_4_reg_1719);

assign sub_ln21_5_fu_519_p2 = (32'd25 - sub_ln21_4_reg_1766);

assign sub_ln21_6_fu_341_p2 = (18'd0 - ap_port_reg_score_int_2_read);

assign sub_ln21_7_fu_524_p2 = (32'd18 - tmp_10_reg_1790);

assign sub_ln21_8_fu_721_p2 = (32'd25 - sub_ln21_7_reg_1865);

assign sub_ln21_9_fu_453_p2 = (18'd0 - ap_port_reg_score_int_3_read);

assign sub_ln21_fu_216_p2 = (18'd0 - score_int_0_read);


always @ (sext_ln21_3_fu_429_p1) begin
    if (sext_ln21_3_fu_429_p1[0] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd0;
    end else if (sext_ln21_3_fu_429_p1[1] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd1;
    end else if (sext_ln21_3_fu_429_p1[2] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd2;
    end else if (sext_ln21_3_fu_429_p1[3] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd3;
    end else if (sext_ln21_3_fu_429_p1[4] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd4;
    end else if (sext_ln21_3_fu_429_p1[5] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd5;
    end else if (sext_ln21_3_fu_429_p1[6] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd6;
    end else if (sext_ln21_3_fu_429_p1[7] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd7;
    end else if (sext_ln21_3_fu_429_p1[8] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd8;
    end else if (sext_ln21_3_fu_429_p1[9] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd9;
    end else if (sext_ln21_3_fu_429_p1[10] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd10;
    end else if (sext_ln21_3_fu_429_p1[11] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd11;
    end else if (sext_ln21_3_fu_429_p1[12] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd12;
    end else if (sext_ln21_3_fu_429_p1[13] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd13;
    end else if (sext_ln21_3_fu_429_p1[14] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd14;
    end else if (sext_ln21_3_fu_429_p1[15] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd15;
    end else if (sext_ln21_3_fu_429_p1[16] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd16;
    end else if (sext_ln21_3_fu_429_p1[17] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd17;
    end else if (sext_ln21_3_fu_429_p1[18] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd18;
    end else if (sext_ln21_3_fu_429_p1[19] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd19;
    end else if (sext_ln21_3_fu_429_p1[20] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd20;
    end else if (sext_ln21_3_fu_429_p1[21] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd21;
    end else if (sext_ln21_3_fu_429_p1[22] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd22;
    end else if (sext_ln21_3_fu_429_p1[23] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd23;
    end else if (sext_ln21_3_fu_429_p1[24] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd24;
    end else if (sext_ln21_3_fu_429_p1[25] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd25;
    end else if (sext_ln21_3_fu_429_p1[26] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd26;
    end else if (sext_ln21_3_fu_429_p1[27] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd27;
    end else if (sext_ln21_3_fu_429_p1[28] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd28;
    end else if (sext_ln21_3_fu_429_p1[29] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd29;
    end else if (sext_ln21_3_fu_429_p1[30] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd30;
    end else if (sext_ln21_3_fu_429_p1[31] == 1'b1) begin
        tmp_10_fu_433_p3 = 32'd31;
    end else begin
        tmp_10_fu_433_p3 = 32'd32;
    end
end

assign tmp_11_fu_1374_p3 = {{tmp_49_reg_1729_pp0_iter1_reg}, {add_ln21_13_fu_1369_p2}};

integer ap_tvar_int_0;

always @ (select_ln21_6_fu_538_p3) begin
    for (ap_tvar_int_0 = 18 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 17 - 0) begin
            tmp_12_fu_543_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_12_fu_543_p4[ap_tvar_int_0] = select_ln21_6_fu_538_p3[17 - ap_tvar_int_0];
        end
    end
end

assign tmp_13_fu_553_p3 = {{1'd1}, {tmp_12_fu_543_p4}};


always @ (sext_ln21_4_fu_561_p1) begin
    if (sext_ln21_4_fu_561_p1[0] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd0;
    end else if (sext_ln21_4_fu_561_p1[1] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd1;
    end else if (sext_ln21_4_fu_561_p1[2] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd2;
    end else if (sext_ln21_4_fu_561_p1[3] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd3;
    end else if (sext_ln21_4_fu_561_p1[4] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd4;
    end else if (sext_ln21_4_fu_561_p1[5] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd5;
    end else if (sext_ln21_4_fu_561_p1[6] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd6;
    end else if (sext_ln21_4_fu_561_p1[7] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd7;
    end else if (sext_ln21_4_fu_561_p1[8] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd8;
    end else if (sext_ln21_4_fu_561_p1[9] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd9;
    end else if (sext_ln21_4_fu_561_p1[10] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd10;
    end else if (sext_ln21_4_fu_561_p1[11] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd11;
    end else if (sext_ln21_4_fu_561_p1[12] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd12;
    end else if (sext_ln21_4_fu_561_p1[13] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd13;
    end else if (sext_ln21_4_fu_561_p1[14] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd14;
    end else if (sext_ln21_4_fu_561_p1[15] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd15;
    end else if (sext_ln21_4_fu_561_p1[16] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd16;
    end else if (sext_ln21_4_fu_561_p1[17] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd17;
    end else if (sext_ln21_4_fu_561_p1[18] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd18;
    end else if (sext_ln21_4_fu_561_p1[19] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd19;
    end else if (sext_ln21_4_fu_561_p1[20] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd20;
    end else if (sext_ln21_4_fu_561_p1[21] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd21;
    end else if (sext_ln21_4_fu_561_p1[22] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd22;
    end else if (sext_ln21_4_fu_561_p1[23] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd23;
    end else if (sext_ln21_4_fu_561_p1[24] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd24;
    end else if (sext_ln21_4_fu_561_p1[25] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd25;
    end else if (sext_ln21_4_fu_561_p1[26] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd26;
    end else if (sext_ln21_4_fu_561_p1[27] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd27;
    end else if (sext_ln21_4_fu_561_p1[28] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd28;
    end else if (sext_ln21_4_fu_561_p1[29] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd29;
    end else if (sext_ln21_4_fu_561_p1[30] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd30;
    end else if (sext_ln21_4_fu_561_p1[31] == 1'b1) begin
        tmp_14_fu_565_p3 = 32'd31;
    end else begin
        tmp_14_fu_565_p3 = 32'd32;
    end
end

assign tmp_15_fu_1521_p3 = {{tmp_54_reg_1800_pp0_iter1_reg}, {add_ln21_17_fu_1516_p2}};

integer ap_tvar_int_1;

always @ (select_ln21_8_fu_740_p3) begin
    for (ap_tvar_int_1 = 18 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 17 - 0) begin
            tmp_16_fu_745_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_16_fu_745_p4[ap_tvar_int_1] = select_ln21_8_fu_740_p3[17 - ap_tvar_int_1];
        end
    end
end

assign tmp_17_fu_755_p3 = {{1'd1}, {tmp_16_fu_745_p4}};


always @ (sext_ln21_5_fu_763_p1) begin
    if (sext_ln21_5_fu_763_p1[0] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd0;
    end else if (sext_ln21_5_fu_763_p1[1] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd1;
    end else if (sext_ln21_5_fu_763_p1[2] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd2;
    end else if (sext_ln21_5_fu_763_p1[3] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd3;
    end else if (sext_ln21_5_fu_763_p1[4] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd4;
    end else if (sext_ln21_5_fu_763_p1[5] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd5;
    end else if (sext_ln21_5_fu_763_p1[6] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd6;
    end else if (sext_ln21_5_fu_763_p1[7] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd7;
    end else if (sext_ln21_5_fu_763_p1[8] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd8;
    end else if (sext_ln21_5_fu_763_p1[9] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd9;
    end else if (sext_ln21_5_fu_763_p1[10] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd10;
    end else if (sext_ln21_5_fu_763_p1[11] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd11;
    end else if (sext_ln21_5_fu_763_p1[12] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd12;
    end else if (sext_ln21_5_fu_763_p1[13] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd13;
    end else if (sext_ln21_5_fu_763_p1[14] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd14;
    end else if (sext_ln21_5_fu_763_p1[15] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd15;
    end else if (sext_ln21_5_fu_763_p1[16] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd16;
    end else if (sext_ln21_5_fu_763_p1[17] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd17;
    end else if (sext_ln21_5_fu_763_p1[18] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd18;
    end else if (sext_ln21_5_fu_763_p1[19] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd19;
    end else if (sext_ln21_5_fu_763_p1[20] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd20;
    end else if (sext_ln21_5_fu_763_p1[21] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd21;
    end else if (sext_ln21_5_fu_763_p1[22] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd22;
    end else if (sext_ln21_5_fu_763_p1[23] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd23;
    end else if (sext_ln21_5_fu_763_p1[24] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd24;
    end else if (sext_ln21_5_fu_763_p1[25] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd25;
    end else if (sext_ln21_5_fu_763_p1[26] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd26;
    end else if (sext_ln21_5_fu_763_p1[27] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd27;
    end else if (sext_ln21_5_fu_763_p1[28] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd28;
    end else if (sext_ln21_5_fu_763_p1[29] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd29;
    end else if (sext_ln21_5_fu_763_p1[30] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd30;
    end else if (sext_ln21_5_fu_763_p1[31] == 1'b1) begin
        tmp_18_fu_767_p3 = 32'd31;
    end else begin
        tmp_18_fu_767_p3 = 32'd32;
    end
end

assign tmp_19_fu_1603_p3 = {{tmp_59_reg_1899_pp0_iter1_reg}, {add_ln21_21_fu_1598_p2}};

integer ap_tvar_int_2;

always @ (select_ln21_fu_227_p3) begin
    for (ap_tvar_int_2 = 18 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 17 - 0) begin
            tmp_1_fu_232_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_1_fu_232_p4[ap_tvar_int_2] = select_ln21_fu_227_p3[17 - ap_tvar_int_2];
        end
    end
end

assign tmp_2_fu_242_p3 = {{1'd1}, {tmp_1_fu_232_p4}};


always @ (sext_ln21_1_fu_250_p1) begin
    if (sext_ln21_1_fu_250_p1[0] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd0;
    end else if (sext_ln21_1_fu_250_p1[1] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd1;
    end else if (sext_ln21_1_fu_250_p1[2] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd2;
    end else if (sext_ln21_1_fu_250_p1[3] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd3;
    end else if (sext_ln21_1_fu_250_p1[4] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd4;
    end else if (sext_ln21_1_fu_250_p1[5] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd5;
    end else if (sext_ln21_1_fu_250_p1[6] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd6;
    end else if (sext_ln21_1_fu_250_p1[7] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd7;
    end else if (sext_ln21_1_fu_250_p1[8] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd8;
    end else if (sext_ln21_1_fu_250_p1[9] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd9;
    end else if (sext_ln21_1_fu_250_p1[10] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd10;
    end else if (sext_ln21_1_fu_250_p1[11] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd11;
    end else if (sext_ln21_1_fu_250_p1[12] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd12;
    end else if (sext_ln21_1_fu_250_p1[13] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd13;
    end else if (sext_ln21_1_fu_250_p1[14] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd14;
    end else if (sext_ln21_1_fu_250_p1[15] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd15;
    end else if (sext_ln21_1_fu_250_p1[16] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd16;
    end else if (sext_ln21_1_fu_250_p1[17] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd17;
    end else if (sext_ln21_1_fu_250_p1[18] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd18;
    end else if (sext_ln21_1_fu_250_p1[19] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd19;
    end else if (sext_ln21_1_fu_250_p1[20] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd20;
    end else if (sext_ln21_1_fu_250_p1[21] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd21;
    end else if (sext_ln21_1_fu_250_p1[22] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd22;
    end else if (sext_ln21_1_fu_250_p1[23] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd23;
    end else if (sext_ln21_1_fu_250_p1[24] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd24;
    end else if (sext_ln21_1_fu_250_p1[25] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd25;
    end else if (sext_ln21_1_fu_250_p1[26] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd26;
    end else if (sext_ln21_1_fu_250_p1[27] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd27;
    end else if (sext_ln21_1_fu_250_p1[28] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd28;
    end else if (sext_ln21_1_fu_250_p1[29] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd29;
    end else if (sext_ln21_1_fu_250_p1[30] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd30;
    end else if (sext_ln21_1_fu_250_p1[31] == 1'b1) begin
        tmp_3_fu_254_p3 = 32'd31;
    end else begin
        tmp_3_fu_254_p3 = 32'd32;
    end
end

assign tmp_41_fu_622_p3 = add_ln21_reg_1817[32'd31];

assign tmp_42_fu_635_p3 = select_ln21_reg_1661[add_ln21_reg_1817];

assign tmp_43_fu_945_p3 = add_ln21_2_reg_2017[32'd25];

assign tmp_46_fu_829_p3 = add_ln21_6_reg_1935[32'd31];

assign tmp_47_fu_842_p3 = select_ln21_2_reg_1712[add_ln21_6_reg_1935];

assign tmp_48_fu_1162_p3 = add_ln21_8_reg_2117[32'd25];


always @ (sext_ln21_2_fu_317_p1) begin
    if (sext_ln21_2_fu_317_p1[0] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd0;
    end else if (sext_ln21_2_fu_317_p1[1] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd1;
    end else if (sext_ln21_2_fu_317_p1[2] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd2;
    end else if (sext_ln21_2_fu_317_p1[3] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd3;
    end else if (sext_ln21_2_fu_317_p1[4] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd4;
    end else if (sext_ln21_2_fu_317_p1[5] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd5;
    end else if (sext_ln21_2_fu_317_p1[6] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd6;
    end else if (sext_ln21_2_fu_317_p1[7] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd7;
    end else if (sext_ln21_2_fu_317_p1[8] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd8;
    end else if (sext_ln21_2_fu_317_p1[9] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd9;
    end else if (sext_ln21_2_fu_317_p1[10] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd10;
    end else if (sext_ln21_2_fu_317_p1[11] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd11;
    end else if (sext_ln21_2_fu_317_p1[12] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd12;
    end else if (sext_ln21_2_fu_317_p1[13] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd13;
    end else if (sext_ln21_2_fu_317_p1[14] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd14;
    end else if (sext_ln21_2_fu_317_p1[15] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd15;
    end else if (sext_ln21_2_fu_317_p1[16] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd16;
    end else if (sext_ln21_2_fu_317_p1[17] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd17;
    end else if (sext_ln21_2_fu_317_p1[18] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd18;
    end else if (sext_ln21_2_fu_317_p1[19] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd19;
    end else if (sext_ln21_2_fu_317_p1[20] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd20;
    end else if (sext_ln21_2_fu_317_p1[21] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd21;
    end else if (sext_ln21_2_fu_317_p1[22] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd22;
    end else if (sext_ln21_2_fu_317_p1[23] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd23;
    end else if (sext_ln21_2_fu_317_p1[24] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd24;
    end else if (sext_ln21_2_fu_317_p1[25] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd25;
    end else if (sext_ln21_2_fu_317_p1[26] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd26;
    end else if (sext_ln21_2_fu_317_p1[27] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd27;
    end else if (sext_ln21_2_fu_317_p1[28] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd28;
    end else if (sext_ln21_2_fu_317_p1[29] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd29;
    end else if (sext_ln21_2_fu_317_p1[30] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd30;
    end else if (sext_ln21_2_fu_317_p1[31] == 1'b1) begin
        tmp_4_fu_321_p3 = 32'd31;
    end else begin
        tmp_4_fu_321_p3 = 32'd32;
    end
end

assign tmp_51_fu_1045_p3 = add_ln21_10_reg_2052[32'd31];

assign tmp_52_fu_1058_p3 = select_ln21_4_reg_1783[add_ln21_10_reg_2052];

assign tmp_53_fu_1354_p3 = add_ln21_12_reg_2215[32'd25];

assign tmp_56_fu_1262_p3 = add_ln21_14_reg_2152[32'd31];

assign tmp_57_fu_1275_p3 = select_ln21_6_reg_1882[add_ln21_14_reg_2152];

assign tmp_58_fu_1501_p3 = add_ln21_16_reg_2288[32'd25];

assign tmp_5_fu_1182_p3 = {{tmp_44_reg_1678_pp0_iter1_reg}, {add_ln21_9_fu_1177_p2}};

assign tmp_61_fu_1454_p3 = add_ln21_18_reg_2250[32'd31];

assign tmp_62_fu_1467_p3 = select_ln21_8_reg_2000[add_ln21_18_reg_2250];

assign tmp_63_fu_1583_p3 = add_ln21_20_reg_2328[32'd25];

integer ap_tvar_int_3;

always @ (select_ln21_4_fu_406_p3) begin
    for (ap_tvar_int_3 = 18 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 17 - 0) begin
            tmp_6_fu_411_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_6_fu_411_p4[ap_tvar_int_3] = select_ln21_4_fu_406_p3[17 - ap_tvar_int_3];
        end
    end
end

assign tmp_7_fu_965_p3 = {{tmp_reg_1639_pp0_iter1_reg}, {add_ln21_3_fu_960_p2}};

assign tmp_8_fu_309_p3 = {{1'd1}, {tmp_s_fu_299_p4}};

assign tmp_9_fu_421_p3 = {{1'd1}, {tmp_6_fu_411_p4}};

integer ap_tvar_int_4;

always @ (select_ln21_2_fu_294_p3) begin
    for (ap_tvar_int_4 = 18 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 17 - 0) begin
            tmp_s_fu_299_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_s_fu_299_p4[ap_tvar_int_4] = select_ln21_2_fu_294_p3[17 - ap_tvar_int_4];
        end
    end
end

assign trunc_ln21_10_fu_731_p1 = sub_ln21_10_fu_726_p2[4:0];

assign trunc_ln21_11_fu_775_p1 = tmp_18_fu_767_p3[7:0];

assign trunc_ln21_12_fu_938_p1 = sub_ln21_13_fu_933_p2[4:0];

assign trunc_ln21_1_fu_285_p1 = sub_ln21_1_fu_280_p2[4:0];

assign trunc_ln21_2_fu_362_p1 = ap_port_reg_n[27:0];

assign trunc_ln21_3_fu_374_p1 = ap_port_reg_n[29:0];

assign trunc_ln21_4_fu_329_p1 = tmp_4_fu_321_p3[7:0];

assign trunc_ln21_6_fu_397_p1 = sub_ln21_4_fu_392_p2[4:0];

assign trunc_ln21_7_fu_441_p1 = tmp_10_fu_433_p3[7:0];

assign trunc_ln21_8_fu_529_p1 = sub_ln21_7_fu_524_p2[4:0];

assign trunc_ln21_9_fu_573_p1 = tmp_14_fu_565_p3[7:0];

assign trunc_ln21_fu_262_p1 = tmp_3_fu_254_p3[7:0];

assign xor_ln21_1_fu_836_p2 = (tmp_46_fu_829_p3 ^ 1'd1);

assign xor_ln21_2_fu_1052_p2 = (tmp_51_fu_1045_p3 ^ 1'd1);

assign xor_ln21_3_fu_1269_p2 = (tmp_56_fu_1262_p3 ^ 1'd1);

assign xor_ln21_4_fu_1461_p2 = (tmp_61_fu_1454_p3 ^ 1'd1);

assign xor_ln21_fu_629_p2 = (tmp_41_fu_622_p3 ^ 1'd1);

assign zext_ln21_11_fu_1217_p1 = or_ln21_2_reg_2132;

assign zext_ln21_12_fu_1113_p1 = select_ln21_6_reg_1882;

assign zext_ln21_15_fu_1409_p1 = or_ln21_3_reg_2230;

assign zext_ln21_16_fu_1330_p1 = select_ln21_8_reg_2000;

assign zext_ln21_19_fu_1556_p1 = or_ln21_4_reg_2303;

assign zext_ln21_20_fu_942_p1 = lshr_ln21_1_reg_2022;

assign zext_ln21_21_fu_1159_p1 = lshr_ln21_3_reg_2122;

assign zext_ln21_22_fu_1351_p1 = lshr_ln21_5_reg_2220;

assign zext_ln21_23_fu_1498_p1 = lshr_ln21_7_reg_2293;

assign zext_ln21_24_fu_1580_p1 = lshr_ln21_9_reg_2333;

assign zext_ln21_25_fu_474_p1 = sub_ln21_20_reg_1746;

assign zext_ln21_26_fu_681_p1 = sub_ln21_21_reg_1850;

assign zext_ln21_27_fu_888_p1 = sub_ln21_22_reg_1968;

assign zext_ln21_28_fu_1104_p1 = sub_ln21_23_reg_2085;

assign zext_ln21_29_fu_1321_p1 = sub_ln21_24_reg_2185;

assign zext_ln21_3_fu_784_p1 = or_ln_reg_1915;

assign zext_ln21_4_fu_690_p1 = select_ln21_2_reg_1712;

assign zext_ln21_7_fu_1000_p1 = or_ln21_1_reg_2032;

assign zext_ln21_8_fu_897_p1 = select_ln21_4_reg_1783;

assign zext_ln21_fu_483_p1 = select_ln21_reg_1661;

always @ (posedge ap_clk) begin
    add_ln21_4_reg_1761[1:0] <= 2'b00;
    or_ln_reg_1915[1] <= 1'b0;
    or_ln21_1_reg_2032[1] <= 1'b0;
    or_ln21_2_reg_2132[1] <= 1'b0;
    or_ln21_3_reg_2230[1] <= 1'b0;
    or_ln21_4_reg_2303[1] <= 1'b0;
end

endmodule //conifer_jettag_accelerator_copy_output
