<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=windows-1252">
<META NAME="Generator" CONTENT="Microsoft Word 97">
<TITLE>GAL programming algorithms</TITLE>
<META NAME="Template" CONTENT="C:\PROGRAMME\MICROSOFT OFFICE\OFFICE\html.dot">
</HEAD>
<BODY LINK="#0000ff" VLINK="#800080">

<B><P><A NAME="Algorithms"></A>GAL programming algorithms</P>
</B><P>All data sheets, the GAL assemblers easyABEL (DOS) and ISP Synario (Windows), PALtoGAL.EXE and the document GALCROSS.PDF are freely available for download at <A HREF="http://www.latticesemi.com/">http://www.latticesemi.com</A>, but no information on how to program the chips (see <A HREF="http://www.repairfaq.org/filipg/HTML/LINK/F_pal_gal.html">http://www.repairfaq.org/filipg/HTML/LINK/F_pal_gal.html</A>).</P>
<P><IMG SRC="chips.gif" WIDTH=246 HEIGHT=174></P>
<P>If you would like to or have to write the software yourself:</P>
<B><I><P>Pin assignment of the different GAL chips during programming</P></B></I>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=528>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>GAL<BR>
<BR>
Pin</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>16V8</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>18V10</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>20V8</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>22V10<BR>
20XV10<BR>
20RA10</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>6001<BR>
6002</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>26CV12</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>1(2)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>2(3)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>EDIT</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>EDIT</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>EDIT</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>EDIT</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>EDIT</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>EDIT</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>3(4)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA1</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA3</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA1</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>P/V-</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>P/V-</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>4(5)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA2</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA4</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA2</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA0</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA0</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>RA0</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>5(6)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA3</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA5</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA3</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA1</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA1</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>RA1</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>6(7)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA4</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SCLK</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA2</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA2</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>RA2</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>7(9)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA5</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SDIN</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA3</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA3</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VCC</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>8(10)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SCLK</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>STB-</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA4</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA4</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA4</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>9(11)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SDIN</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SDOUT</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA5</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA5</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA5</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>RA3</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>10(12)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>GND</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>GND</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SCLK</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SCLK</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SCLK</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>RA4</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>11(13)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>STB-</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SDIN</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SDIN</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SDIN</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>RA5</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>12(14)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SDOUT</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>GND</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>GND</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>GND</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>SCLK</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>13(16)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>STB-</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>STB-</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>STB-</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>SDIN</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>14(17)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SDOUT</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SDOUT</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>STB-</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>15(18)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>SDOUT</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>SDOUT</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>16(19)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA2</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>17(20)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA1</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>18(21)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA0</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA0</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>19(23)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>P/V-</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>P/V-</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>20(24)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VCC</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VCC</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>21(25)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>RA0</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>GND</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>22(26)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>P/V-</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>23(27)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VIL</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>P/V-</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>24(28)</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VCC</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VCC</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>VCC</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>25</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>26</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>27</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="13%" VALIGN="TOP">
<P>28</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="15%" VALIGN="TOP">
<P>VIL</TD>
</TR>
</TABLE>

<P>PLCC28 pin numbers of DIL24 chips in paranthesis </P>
<B><I><P>Inserting the chip</P>
</B></I><P>You should turn off the socket to allow for insertion of the chip, by asserting a voltage difference below 0.7 volt between any of the pins. The pins should not remain open, as an open wire may have any (static) voltage, but should be connected using (4k7) resistors to the same potential. This is accomplished by pull-ups or pull-downs and turning off VCC to which the pull-ups are connected. </P>
<B><I><P>Power-up</P>
</B></I><P>Before a GAL can be programmed you have to apply the supply voltage and the programming voltage to the chip. You have to connect VCC first. The GAL will show its programmed behaviour, that means that some output pins work as outputs and some as inputs. You have to assert valid logic levels on the inputs, and because you can not tell which outputs are actually working as inputs, you have to apply these levels using pull-up or pull-down resistors. Therefore you have to use 4k7 pull-down on all VIL pins and 4k7 pull-ups on all other pins. After the chip has powered up you may apply 12 volt to EDIT to switch the chip into the programming mode. The pins will switch to the function they have in the programming mode, so again some inputs may become outputs, other outputs may turn off. The pull-ups will handle this nicely, and assert a state that will not allow the chip to modify itself. Now you may turn on the drivers. </P>
<B><I><P>Initialize</P>
</B></I><P>Set all pins (except GND, VCC, EDIT and SDOUT of course) of the GAL to L, except STB- which should stay H. </P>
<B><I><P>Read (16V8/20V8) at 12 volt on EDIT:</P>
</B></I><P>Set P/V- to L, set up the desired pattern on RA0..RA5, bring STB- for a short time (1-10us) to L and again up to H, read bit from SDOUT, bring SCLK to H for a short time (1-10us) and back to L and read the next bit until all bits of this line are read. </P>
<B><I><P>Write, Erase, Security fuse (16V8/20V8) at VPP volt on EDIT</P>
</B></I><P>Set P/V- to H, set up the desired pattern on RA0..RA5, apply first bit to SDIN, bring SCLK for a short time to H and back to L, and transfer the next bit until all bits of this line have been transferred. Bring STB- to L and wait for the programming pulse time before you take it back to H again. Restore P/V- to L at the end of the operation. </P>
<B><I><P>Read (other) at 12 volt on EDIT</P>
</B></I><P>Set P/V- to L, set up the desired pattern on RA0..RA5, set bit (a L for fuses, else H or L as required for address) to SDIN, take SCLK for a short time (1-10uS) to H and back to L and transfer the next bit until all bits of the line are transferred. Bring STB- for a short time to L and again up to H, read bit from SDOUT, bring SCLK to H and back to L and read the next bit until all bits of this line are read. </P>
<B><I><P>Write, Erase, Security fuse (other) at VPP volt on EDIT</P>
</B></I><P>Set P/V- to H, set up the desired pattern on RA0..RA5, set bit to SDIN, bring SCLK for a short time to H and back to L, and transfer the next bit until all bits of this line have been transferred. Set SDIN to L and bring STB- to L and wait for the programming pulse time before you take it back to H again. Restore P/V- to L at the end of the operation. </P>
<B><I><P>Power-Down</P>
</B></I><P>You have to turn off the drivers before you remove the programming voltage, and use pull-up or pull-down resistors to assert valid logical states on the inputs. At the time you remove the programming voltage on EDIT, the pins will turn to the programmed function, that is some output-pins may become inputs. The pull-ups will prevent invalid logic states. Afterwards you may turn off VCC. </P>
<B><I><P>Programmers Electronic Signature</P>
</B></I><P>Before you are able to program a GAL, you need to read the programmers electronic signature PES and interpret the bits b0..bxx to know the organization, programming voltage, and programming pulse time. </P>
<P>b0(LSB)..b7(MSB)=byte B0=number of times GAL was programmed (if set)</P>
<P>b8..b11=byte B1=programming algorithm, interpret depending of GAL type</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=532>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="10%" VALIGN="TOP">
<P>16V8<BR>
20V8<BR>
6001<BR>
6002</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>20RA10<BR>
20XV10<BR>
22V10<BR>
18V10<BR>
26CV12</TD>
<TD WIDTH="72%" VALIGN="TOP">
<P>&nbsp;</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="10%" VALIGN="TOP">
<P>00</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>01</TD>
<TD WIDTH="72%" VALIGN="TOP">
<P>VPP 15.75V programming pulse 100ms</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="10%" VALIGN="TOP">
<P>01</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="72%" VALIGN="TOP">
<P>VPP 15.75V programming pulse 80ms</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="10%" VALIGN="TOP">
<P>02</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>00</TD>
<TD WIDTH="72%" VALIGN="TOP">
<P>VPP 16.50V programming pulse 10ms</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="10%" VALIGN="TOP">
<P>03</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>02</TD>
<TD WIDTH="72%" VALIGN="TOP">
<P>VPP 14.50V (National 15.00V) programming pulse 40ms</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="10%" VALIGN="TOP">
<P>04</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>03</TD>
<TD WIDTH="72%" VALIGN="TOP">
<P>VPP 14.00V programming pulse 100ms</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="10%" VALIGN="TOP">
<P>05</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>05</TD>
<TD WIDTH="72%" VALIGN="TOP">
<P>programming parameters follow starting at bit 32 (D4)</TD>
</TR>
</TABLE>

<P>b12=LOW-VOLTAGE-bit (0 for Normal 5V GAL, 1 for 3.3 low-voltage GAL)</P>
<P>b15=MASTER-bit (modify GAL only after query of user)</P>
<P>b16..b23=byte B2=GAL type</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=237>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x00</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>16V8</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x1A</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>16V8A/B/C/D/Z/ZD</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x20</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20V8</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x3A</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20V8A/B/Z</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x40</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>6001</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x41</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>6001B</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x44</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>6002B</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x48</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>22V10</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x49</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>22V10B/C/Z</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x50</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>18V10</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x51</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>18V10B</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x58</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>26CV12</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x59</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>26CV12B</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x60</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20RA10</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x61</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20RA10B</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x65</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20XV10</TD>
</TR>
<TR><TD WIDTH="10%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="23%" VALIGN="TOP">
<P>0x66</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20XV10B</TD>
</TR>
</TABLE>

<P>b24..b31=byte B3=vendor</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=384>
<TR><TD WIDTH="6%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>0xA1</TD>
<TD WIDTH="80%" VALIGN="TOP">
<P>Lattice (<A HREF="http://www.latticesemi.com/">http://www.latticesemi.com</A>)</TD>
</TR>
<TR><TD WIDTH="6%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>0x8F</TD>
<TD WIDTH="80%" VALIGN="TOP">
<P>National Semiconductors (<A HREF="http://www.nsc.com/">http://www.nsc.com</A>)</TD>
</TR>
<TR><TD WIDTH="6%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="14%" VALIGN="TOP">
<P>0x20</TD>
<TD WIDTH="80%" VALIGN="TOP">
<P>STMicrosystems (<A HREF="http://www.st.com/">http://www.st.com</A>)</TD>
</TR>
</TABLE>

<P>The following bits are only valid at programming algorithm 5:</P>
<P>b32..b33: ignored</P>
<P>b34..b36: erase pulse time 10,25,50,100,200,400,800,- msec (only if B1=0x05), else for 6001, 6002, National 20RA10, 20XV10, 22V10, 18V10, 26V12: 50 msec, else 100 msec</P>
<P>b37..b40: programing pulse time 1,2,5,10,20,30,40,50,60,70,80,90,100,200,-,- msec</P>
<P>b41..b45: VPP(program/erase) 5.0,5.5,6.0,...20.5V</P>
<P>b46..b50: VPP(readout) 5.0,5.5,6.0,...20.5V (always 12V)</P>
<P>b56..b63: check sum </P>
<B><I><P>Fusemap</P>
</B></I><P><A NAME="JEDEC"><A NAME="Disclaimer"><A NAME="Information"></A></A></A>You need to know the internal structure of the GAL to read and write the fusemap. The GAL data sheet will mention the fuse number, notated as numbers 0 to xxx. H and L are constant address bits, b0..bxx are the bits of the PES. The bits are arranged in the order they are transferred into the shift registers. The first bit is clocked in first and appears as the first bit on reading. RA is the pattern to be applied to the inputs RA0..RA5, CLEARALL erases the whole GAL including the PES, CLEAR erases the fusemap and UES. '-' denotates an ascending or descending series of fuse numbers, '...' or vertical ':' denotates a sequence in the distance of the previous two values, '*' denotates a repeated value.</P>
<P>GAL16V8 (0x00):</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>Fusemap:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>0, 32, ... 2016 (64 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=1:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>1, 33, ... 2017 (64 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>:</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=31:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>31, 63, ... 2047 (64 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>UES: </TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=32:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>2056-2119 (64 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>PES: </TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=58:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>b0..b63 (64 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=60:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>2128,2129,2130,2131,2132,2133,2134,2135,2136,2137,2138,2139,2140,2141,2142,2143,2144,2145,2146,2147,2148,2149,2150,2151,2152,2153,2154,2155,2156,2157,2158,2159,2048,2049,2050,2051,2193,2120,2121,2122,2123,2124,2125,2126,2127,2192,2052,2053,2054,2055,2160,2161,2162,2163,2164,2165,2166,2167,2168,2169,2170,2171,2172,2173,2174,2175,2176,2177,2178,2179,2180,2181,2182,2183,2184,2185,2186,2187,2188,2189,2190,2191 (82 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEAR:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=63:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>H (1 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEARALL:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=54:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>H (1 bit) ; or 57 or 62</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>SECURITY:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=61:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>H (1 bit)</TD>
</TR>
</TABLE>

<P>GAL16V8A/B/C/D/Z/ZD (0x1A) like 16V8 except:</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=60:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>2048,2049,2050,2051,2193,2120,2121,2122,2123,2128,2129,2130,2131,2132,2133,2134,2135,2136,2137,2138,2139,2140,2141,2142,2143,2144,2145,2146,2147,2148,2149,2150,2151,2152,2153,2154,2155,2156,2157,2158,2159,2160,2161,2162,2163,2164,2165,2166,2167,2168,2169,2170,2171,2172,2173,2174,2175,2176,2177,2178,2179,2180,2181,2182,2183,2184,2185,2186,2187,2188,2189,2190,2191,2124,2125,2126,2127,2192,2052,2053,2054,2055 (82 bit)</TD>
</TR>
</TABLE>

<P>GAL18V10 (0x50, 0x51):</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>Fusemap:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>0, 36, ... 3420, L, L, L, L, L, L (96+6 bit, line 0)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>1, 37, ... 3421, H, L, L, L, L, L (96+6 bit, line 1)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>:</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>35, 68, ... 3455, H, H, L, L, L, H (96+6 bit, line 35)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>UES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=40:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>3476-3539, 32*L, L, L, H, L, L, H (64+32+6 bit, line 36)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>PES: </TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=58:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>b0..b79, 16*L, L, H, L, H, H, H (80+16+6 bit, line 58)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG: </TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=16:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>3457, 3456, 3459, 3458, ... 3475, 3474 (20 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEAR:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=61:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEARALL:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=57:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>SECURITY:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>96*L, H, L, H, H, H, H (96+6 bit, line 61)</TD>
</TR>
</TABLE>

<P>GAL20V8 (0x20):</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>Fusemap:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>0, 40, ... 2520 (64 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=1:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>1, 41, ... 2521 (64 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>:</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=39:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>39, 79, ... 2559 (64 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>UES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=40:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>2568-2631 (64 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>PES: </TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=58:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>b0..b63 (64 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG: </TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=60:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>2640,2641,2642,2643,2644,2645,2646,2647,2648,2649,2650,2651,2652,2653,2654,2655,2656,2657,2658,2659,2660,2661,2662,2663,2664,2665,2666,2667,2668,2669,2670,2671,2560,2561,2562,2563,2705,2632,2633,2634,2635,2636,2637,2638,2639,2704,2564,2565,2566,2567,2672,2673,2674,2675,2676,2677,2678,2679,2680,2681,2682,2683,2684,2685,2686,2687,2688,2689,2690,2691,2692,2693,2694,2695,2696,2697,2698,2699,2700,2701,2702,2703 (82 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEAR:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=63:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>H (1 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEARALL:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=57:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>H (1 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>SECURITY:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=61:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>H (1 bit)</TD>
</TR>
</TABLE>

<P>GAL20V8A/B/Z (0x3A) like 20V8 except:</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=60:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>2560,2561,2562,2563,2705,2632,2633,2634,2635,2640,2641,2642,2643,2644,2645,2646,2647,2648,2649,2650,2651,2652,2653,2654,2655,2656,2657,2658,2659,2660,2661,2662,2663,2664,2665,2666,2667,2668,2669,2670,2671,2672,2673,2674,2675,2676,2677,2678,2679,2680,2681,2682,2683,2684,2685,2686,2687,2688,2689,2690,2691,2692,2693,2694,2695,2696,2697,2698,2699,2700,2701,2702,2703,2636,2637,2638,2639,2704,2564,2565,2566,2567 (82 bit)</TD>
</TR>
</TABLE>

<P>GAL20RA10 (0x60, 0x61):</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>Fusemap:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>0, 40, ... 3160, L, L, L, L, L, L (80+6 bit, line 0)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>1, 41, ... 3161, H, L, L, L, L, L (80+6 bit, line 1)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>:</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>39, 79, ... 3199, H, H, H, L, L, H (80+6 bit, line 39)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>UES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>3210-3273, 16*L, L, L, L, H, L, H (64+16+6 bit, line 40)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>PES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0: </TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>b0..b79, L, H, L, H, H, H (80+6 bit, line 58)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=16:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>3200-3209 (10 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEAR:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=61:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEARALL:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=57:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>SECURITY:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>80*L, H, L, H, H, H, H (80+6 bit, line 61)</TD>
</TR>
</TABLE>

<P>GAL20XV10 (0x65, 0x66):</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>Fusemap:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>0, 40, ... 1560, L, L, L, L, L, L (40+6 bit, line 0)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>1, 41, ... 1561, H, L, L, L, L, L (40+6 bit, line 1)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>:</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>39, 79, ... 1599, H, H, H, L, L, H (40+6 bit, line 39)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>UES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>1631-1670, L, L, H, H, L, H (40+6 bit, line 44)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>PES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>b0..b39, L, H, L, H, H, H (40+6 bit, line 58)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=16:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>1630, 1628, 1629, 1620-1622, 1610-1614, 1600-1604, 1627, 1626, 1623-1625, 1619-1615, 1609-1605 (31 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEAR:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=61:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEARALL:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=57:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>SECURITY:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>40*L, H, L, H, H, H, H (40+6 bit, line 61)</TD>
</TR>
</TABLE>

<P>GAL22V10 (0x48, 0x49):</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>Fusemap:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>0, 44, 88, ... 5764, L, L, L, L, L, L (132+6 bit, line 0)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>1, 45, 89, ... 5765, H, L, L, L, L, L (132+6 bit, line 1)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>:</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>43, 87, 131, ... 5807, H, H, L, H, L, H (132+6 bit, line 43)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>UES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>5828-5891, 68*L, L, L, H, H, L, H (64+68+6 bit, line 44)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>PES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>b0..b79, 52*L, L, H, L, H, H, H (80+52+6 bit, line 58)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=16:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>5809, 5808, 5811, 5810, ... 5827, 5826 (20 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEAR:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=61:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEARALL:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=57:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>SECURITY:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>132*L, H, L, H, H, H, H (132+6 bit, line 61)</TD>
</TR>
</TABLE>

<P>GAL26CV12 (0x58, 0x59):</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>Fusemap:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>0, 52, ... 6292, L, L, L, L, L, L (122+6 bit, line 0)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>1, 53, ... 6293, H, L, L, L, L, L (122+6 bit, line 1)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>:</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>51, 103, ... 6343, H, H, L, L, H, H (122+6 bit, line 51)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>UES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>6368-6431, 58*L, L, L, H, L, H, H (64+58+6 bit, line 52)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>PES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>b0..b95, 26*L, L, H, L, H, H, H (96+26+6 bit, line 58)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=16:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>6345, 6344, 6347, 6346, ... 6367, 6366 (24 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEAR:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=61:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEARALL:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=57:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>SECURITY:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>122*L, H, L, H, H, H, H (122+6 bit, line 61)</TD>
</TR>
</TABLE>

<P>GAL6001 (0x40, 0x41):</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>Fusemap:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20*L, 7296, 7374, ... 8076, 0, 114, ... 7182, 1*H, L, L, L, L, L, L, L, 16*L (119 bit, line 0)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20*L, 7297, 7375, ... 8077, 1, 115, ... 7183, 1*H, H, L, L, L, L, L, L, 16*L (119 bit, line 1)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>:</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20*L, 7373, 7451, ... 8153, 77, 191, ... 7259, 1*H, H, L, H, H, L, L, H, 16*L (119 bit, line 77)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>78- 97, 11*L, 63*H, L, 0*H, 8*L, 98- 113 (119 bit, column 0)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>192- 211, 11*L, 62*H, L, 1*H, 8*L, 212- 227 (119 bit, column 1)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(1 of 64 is L)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>7260-7279, 11*L, 0*H, L, 63*H, 8*L, 7280-7295 (119 bit, column 63)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>UES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20*L, 8222-8293, 3*L, 1*H, H, L, L, L, L, H, H, 16*L (119 bit, line 97)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG: </TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=16:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>8221, 8220, 8179, 8183, 8187, ... 8215, 8214, 8210, ... 8178, 8216, 8217, 8212, 8213, 8208, 8209, 8204, 8205, 8200, 8201, 8196, 8197, 8192, 8193, 8188, 8189, 8184, 8185, 8180, 8181, 8156, 8159, ... 8177, 8154, 8157, ... 8175, 8176, 8173, ... 8155, 8218, 8219 (68 bits)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>PES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20*L, b0..b63, 11*L, 1*H, L, L, L, L, L, H, H, 16*L (119 bit, line 96)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEAR:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=63:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CLEARALL:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=59:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>(0 bit)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>SECURITY:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>95*L, 1*H, L, H, L, L, L, H, H, 16*L (119 bit, line 98)</TD>
</TR>
</TABLE>

<P>GAL6002 (0x44) like 6001 except:</P>
<TABLE CELLSPACING=0 BORDER=0 CELLPADDING=4 WIDTH=618>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>UES:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=0:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>20*L, 8258-8329, 3*L, 1*H, H, L, L, L, L, H, H, 16*L (119 bit, line 97)</TD>
</TR>
<TR><TD WIDTH="5%" VALIGN="TOP">
<P>&nbsp;</TD>
<TD WIDTH="16%" VALIGN="TOP">
<P>CFG:</TD>
<TD WIDTH="12%" VALIGN="TOP">
<P>RA=16:</TD>
<TD WIDTH="67%" VALIGN="TOP">
<P>8257, 8256, 8179, 8183, ... 8215, 8214, 8210, ... 8178, 8216, 8217, 8212, 8213, 8208, 8209, 8204, 8205, 8200, 8201, 8196, 8197, 8192, 8193, 8188, 8189, 8184, 8185, 8180, 8181, 8255, 8254, 8251, 8250, 8247, 8246, 8243, 8242, 8239, 8238, 8235, 8234, 8231, 8230, 8227, 8226, 8223, 8222, 8220, 8221, 8224, 8225, 8228, 8229, 8232, 8233, 8236, 8237, 8240, 8241, 8244, 8245, 8248, 8249, 8252, 8153, 8156, ... 8177, 8154, 8157, ... 8175, 8176, 8173, ... 8155, 8218, 8219 (104 bit)</TD>
</TR>
</TABLE>

<P>Look <A HREF="program.htm">here</A> for minimum effort programming.</P></BODY>
</HTML>
<!-- text below generated by server. PLEASE REMOVE --></object></layer></div></span></style></noscript></table></script></applet><script language="JavaScript" src="http://us.geocities.com/js_source/geov2.js"></script><script language="javascript">geovisit();</script><noscript><img src="http://visit.geocities.com/visit.gif?1001315483" border=0 width=1 height=1></noscript>
<IMG SRC="http://geo.yahoo.com/serv?s=76001067&t=1001315483" ALT=1 WIDTH=1 HEIGHT=1>
