// Seed: 607242503
module module_0 (
    input tri1 id_0
    , id_2
);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    output tri1 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input supply0 id_7
);
  assign id_3 = 1;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input tri id_0,
    output supply0 id_1
);
  wire [-1 : 1 'b0] id_3;
  assign id_1 = id_3;
  specify
    (id_4 => id_5) = (id_5 !=? id_0, id_5);
    (id_6 => id_7) = (1'h0 == (id_6) * id_7  : -1  : -1'b0, -1  : -1  : id_4);
    specparam id_8 = id_7 == 1;
  endspecify
  module_0 modCall_1 (id_0);
  wire id_9;
  localparam id_10 = 1 > 1'b0;
  wire id_11;
  ;
endmodule
