# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:41 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins_valid[0] \
 ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs_valid index[0] index[1] index_valid

.latch        n74 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n79 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n84 control.tehb.dataReg[0]  0
.latch        n89 control.tehb.dataReg[1]  0
.latch        n94 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n53
01 1
.names control.tehb.control.fullReg new_n53 ins_ready[1]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n55
11 1
.names ins_ready[1] new_n55 index[0]
00 0
.names ins[0] index[0] new_n57
10 1
.names ins[8] index[0] new_n58
11 1
.names new_n57 new_n58 new_n59
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names new_n59 index[1] outs[0]
00 1
.names ins[1] index[0] new_n62
10 1
.names ins[9] index[0] new_n63
11 1
.names new_n62 new_n63 new_n64
00 1
.names index[1] new_n64 outs[1]
00 1
.names ins[2] index[0] new_n66
10 1
.names ins[10] index[0] new_n67
11 1
.names new_n66 new_n67 new_n68
00 1
.names index[1] new_n68 outs[2]
00 1
.names ins[3] index[0] new_n70
10 1
.names ins[11] index[0] new_n71
11 1
.names new_n70 new_n71 new_n72
00 1
.names index[1] new_n72 outs[3]
00 1
.names ins[4] index[0] new_n74_1
10 1
.names ins[12] index[0] new_n75
11 1
.names new_n74_1 new_n75 new_n76
00 1
.names index[1] new_n76 outs[4]
00 1
.names ins[5] index[0] new_n78
10 1
.names ins[13] index[0] new_n79_1
11 1
.names new_n78 new_n79_1 new_n80
00 1
.names index[1] new_n80 outs[5]
00 1
.names ins[6] index[0] new_n82
10 1
.names ins[14] index[0] new_n83
11 1
.names new_n82 new_n83 new_n84_1
00 1
.names index[1] new_n84_1 outs[6]
00 1
.names ins[7] index[0] new_n86
10 1
.names ins[15] index[0] new_n87
11 1
.names new_n86 new_n87 new_n88
00 1
.names index[1] new_n88 outs[7]
00 1
.names ins_valid[0] new_n53 new_n90
00 1
.names control.tehb.control.fullReg new_n90 new_n91
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n91 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n91 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n94_1
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n95
01 1
.names new_n94_1 new_n95 new_n96
00 1
.names rst new_n96 new_n97
00 1
.names new_n91 new_n97 n94
01 1
.names new_n94_1 n94 n74
01 0
.names new_n95 n94 n79
01 0
.names control.tehb.control.fullReg new_n90 new_n101
00 1
.names new_n96 new_n101 new_n102
01 1
.names control.tehb.dataReg[0] new_n102 new_n103
10 1
.names new_n53 new_n102 new_n104
11 1
.names new_n103 new_n104 new_n105
00 1
.names rst new_n105 n84
00 1
.names rst control.tehb.dataReg[1] new_n107
01 1
.names new_n102 new_n107 n89
01 1
.end
