/-
# Dregg2.Circuit.Emit.EffectVmEmitRefusalFullState — refusal LIFTED to FULL-STATE on the RUNNABLE
descriptor (the magnesium breadth: the circuit the prover RUNS binds all 17 fields).

`EffectVmEmitRefusal` welds the per-cell block (`RefusalCellSpec`: economic block FROZEN, the seq-nonce
TICKS) on the 186-wide RUNNABLE descriptor; its `state_commit` absorbs only the 13 state-block columns,
NOT the 8 side-table roots. This module CLOSES that by amplifying refusal's RUNNABLE descriptor to the
WIDE (`system_roots`-absorbing) shape and lifting through the generic
`EffectVmFullStateRunnable.runnable_full_sound` crown: a satisfying WIDE-descriptor witness pins the FULL
17-field declarative post-state — the per-cell block AND every one of the 8 side-table roots FROZEN.

refusal is evidence-of-absence (state passthrough + nonce-tick; the receipt + reason are off-row). So its
`system_roots` sub-block is FROZEN; the magnesium win is the WIDE commitment now BINDS all 8 roots. The
§RECIPE applied to refusal.

## Honesty

`#assert_axioms` ⊆ {propext, Classical.choice, Quot.sound}; Poseidon2 CR only via the generic theorems.
No `sorry`/`:= True`/`native_decide`. `fullClause` NON-VACUOUS. Read-only imports; owns only itself.
-/
import Dregg2.Circuit.Emit.EffectVmEmitRefusal
import Dregg2.Circuit.Emit.EffectVmFullStateRunnable

namespace Dregg2.Circuit.Emit.EffectVmEmitRefusalFullState

open Dregg2.Circuit
open Dregg2.Circuit.Emit.EffectVmEmit
open Dregg2.Circuit.Emit.EffectVmEmitTransfer (gFieldPassAll)
open Dregg2.Circuit.Emit.EffectVmEmitTransferSound (CellState absorbedCols)
open Dregg2.Circuit.Emit.EffectVmEmitRefusal
  (SEL_REFUSAL refusalRowGates refusalVmDescriptor RowEncodesRefusal RefusalCellSpec
   refusalVm_faithful intent_to_cellSpec)
open Dregg2.Circuit.Emit.EffectVmFullStateRunnable
  (RunnableFullStateSpec runnable_full_sound runnable_full_commit_binds wide_rejects_root_tamper
   wideHashSites)
open Dregg2.Circuit.Poseidon2Binding (Poseidon2SpongeCR)
open Dregg2.Exec.SystemRoots (SysRoots systemRootsDigest emptySystemRoots N_SYSTEM_ROOTS)

set_option linter.unusedVariables false
set_option autoImplicit false

/-! ## §1 — the WIDE refusal descriptor (width + sites; constraints UNCHANGED). -/

def refusalVmDescriptorWide : EffectVmDescriptor :=
  { refusalVmDescriptor with
    name := refusalVmDescriptor.name ++ "-sysroots"
    traceWidth := EFFECT_VM_WIDTH_SYSROOTS
    hashSites := wideHashSites }

theorem refusalWide_constraints_eq :
    refusalVmDescriptorWide.constraints = refusalVmDescriptor.constraints := rfl

/-- The row hypothesis: a refusal row (`s_refusal = 1`, `s_noop = 0`). -/
def IsRefusalRow (env : VmRowEnv) : Prop :=
  env.loc SEL_REFUSAL = 1 ∧ env.loc sel.NOOP = 0

/-! ## §2 — the GATE-ONLY per-cell soundness (no hash-site hypothesis). -/

theorem refusalGates_give_cellSpec (env : VmRowEnv) (pre post : CellState)
    (hnoop : env.loc sel.NOOP = 0) (henc : RowEncodesRefusal env pre post)
    (hgates : ∀ c ∈ refusalVmDescriptor.constraints, c.holdsVm env true true) :
    RefusalCellSpec pre post := by
  have hrowgates : ∀ c ∈ refusalRowGates, c.holdsVm env false false := by
    intro c hc
    have hmem : c ∈ refusalVmDescriptor.constraints := by
      unfold refusalVmDescriptor
      simp only [List.mem_append]
      exact Or.inl (Or.inl (Or.inl (Or.inl hc)))
    have hh := hgates c hmem
    unfold refusalRowGates gFieldPassAll at hc
    simp only [List.mem_append, List.mem_cons, List.not_mem_nil, or_false, List.mem_map,
      List.mem_range] at hc
    rcases hc with (rfl | rfl | rfl | rfl | rfl) | ⟨i, hi, rfl⟩ <;>
      simpa only [VmConstraint.holdsVm] using hh
  exact intent_to_cellSpec env pre post hnoop henc ((refusalVm_faithful env).mp hrowgates)

/-! ## §3 — the FULL declarative clause + the `RunnableFullStateSpec` instance. -/

def RefusalFullClause (preRoots : SysRoots) (pre post : CellState) (postRoots : SysRoots) : Prop :=
  RefusalCellSpec pre post ∧ postRoots = preRoots

def refusalRunnableSpec (preRoots : SysRoots) : RunnableFullStateSpec CellState where
  descriptor    := refusalVmDescriptorWide
  usesWideSites := rfl
  isRow         := IsRefusalRow
  decodeAfter   := fun env pre post postRoots =>
    RowEncodesRefusal env pre post ∧ postRoots = preRoots
  fullClause    := RefusalFullClause preRoots
  decodeFull    := by
    intro env pre post postRoots hrow hdec hgates
    obtain ⟨henc, hroots⟩ := hdec
    exact ⟨refusalGates_give_cellSpec env pre post hrow.2 henc
            (refusalWide_constraints_eq ▸ hgates), hroots⟩

/-! ## §4 — THE DELIVERABLE: `refusal_runnable_full_sound`. -/

/-- **`refusal_runnable_full_sound` — the magnesium crown for refusal.** A row satisfying the WIDE
RUNNABLE refusal descriptor, decoded by `RowEncodesRefusal` with the frozen-roots witness, pins the FULL
17-field post-state: the per-cell block (`RefusalCellSpec`) AND all 8 side-table roots FROZEN. -/
theorem refusal_runnable_full_sound (hash : List ℤ → ℤ) (preRoots : SysRoots)
    (env : VmRowEnv) (pre post : CellState) (postRoots : SysRoots)
    (hrow : IsRefusalRow env)
    (henc : RowEncodesRefusal env pre post) (hroots : postRoots = preRoots)
    (hsat : satisfiedVm hash refusalVmDescriptorWide env true true) :
    RefusalCellSpec pre post ∧ postRoots = preRoots :=
  runnable_full_sound (refusalRunnableSpec preRoots) hash env pre post postRoots hrow
    ⟨henc, hroots⟩ hsat

/-! ## §5 — THE ANTI-GHOST. -/

theorem refusal_runnable_full_commit_binds (hash : List ℤ → ℤ) (hCR : Poseidon2SpongeCR hash)
    (preRoots : SysRoots) (e₁ e₂ : VmRowEnv) (sr₁ sr₂ : SysRoots)
    (hsat₁ : satisfiedVm hash refusalVmDescriptorWide e₁ true true)
    (hsat₂ : satisfiedVm hash refusalVmDescriptorWide e₂ true true)
    (hpin₁ : e₁.loc (saCol state.STATE_COMMIT) = e₁.pub pi.NEW_COMMIT)
    (hpin₂ : e₂.loc (saCol state.STATE_COMMIT) = e₂.pub pi.NEW_COMMIT)
    (hpub : e₁.pub pi.NEW_COMMIT = e₂.pub pi.NEW_COMMIT)
    (hd₁ : e₁.loc sysRootsDigestCol = systemRootsDigest hash sr₁)
    (hd₂ : e₂.loc sysRootsDigestCol = systemRootsDigest hash sr₂) :
    absorbedCols e₁ = absorbedCols e₂ ∧ (∀ i : Fin N_SYSTEM_ROOTS, sr₁ i = sr₂ i) :=
  runnable_full_commit_binds (refusalRunnableSpec preRoots) hash hCR e₁ e₂ sr₁ sr₂
    hsat₁ hsat₂ hpin₁ hpin₂ hpub hd₁ hd₂

theorem refusal_rejects_root_tamper (hash : List ℤ → ℤ) (hCR : Poseidon2SpongeCR hash)
    (preRoots : SysRoots) (e₁ e₂ : VmRowEnv) (sr₁ sr₂ : SysRoots)
    (hsat₁ : satisfiedVm hash refusalVmDescriptorWide e₁ true true)
    (hsat₂ : satisfiedVm hash refusalVmDescriptorWide e₂ true true)
    (hpin₁ : e₁.loc (saCol state.STATE_COMMIT) = e₁.pub pi.NEW_COMMIT)
    (hpin₂ : e₂.loc (saCol state.STATE_COMMIT) = e₂.pub pi.NEW_COMMIT)
    (hpub : e₁.pub pi.NEW_COMMIT = e₂.pub pi.NEW_COMMIT)
    (hd₁ : e₁.loc sysRootsDigestCol = systemRootsDigest hash sr₁)
    (hd₂ : e₂.loc sysRootsDigestCol = systemRootsDigest hash sr₂)
    {i : Fin N_SYSTEM_ROOTS} (htamper : sr₁ i ≠ sr₂ i) : False :=
  wide_rejects_root_tamper (refusalRunnableSpec preRoots) hash hCR e₁ e₂ sr₁ sr₂
    hsat₁ hsat₂ hpin₁ hpin₂ hpub hd₁ hd₂ htamper

/-! ## §6 — NON-VACUITY. -/

def refusalPreRoots : SysRoots := emptySystemRoots

def refusalPre : CellState :=
  { balLo := 100, balHi := 0, nonce := 5, fields := fun _ => 0, capRoot := 0, reserved := 0, commit := 0 }

def refusalPost : CellState :=
  { balLo := 100, balHi := 0, nonce := 6, fields := fun _ => 0, capRoot := 0, reserved := 0, commit := 0 }

theorem goodRefusal_realizes :
    (refusalRunnableSpec refusalPreRoots).fullClause refusalPre refusalPost refusalPreRoots :=
  ⟨⟨rfl, rfl, rfl, fun _ => rfl, rfl, rfl⟩, rfl⟩

theorem refusal_clause_not_trivial :
    ¬ RefusalFullClause refusalPreRoots refusalPre { refusalPost with balLo := 999 } refusalPreRoots := by
  rintro ⟨⟨hbal, _, _, _, _, _⟩, _⟩
  simp only [refusalPre] at hbal
  norm_num at hbal

theorem refusal_clause_rejects_root_drop :
    ¬ RefusalFullClause refusalPreRoots refusalPre refusalPost
        (fun i => if i = (⟨0, by decide⟩ : Fin N_SYSTEM_ROOTS) then 1 else 0) := by
  rintro ⟨_, hroots⟩
  have h0 := congrFun hroots (⟨0, by decide⟩ : Fin N_SYSTEM_ROOTS)
  simp only [refusalPreRoots, emptySystemRoots] at h0
  norm_num at h0

/-! ## §7 — layout + axiom-hygiene tripwires. -/

#guard refusalVmDescriptorWide.traceWidth == 188
#guard refusalVmDescriptorWide.hashSites.length == 4
#guard refusalVmDescriptorWide.constraints.length == refusalVmDescriptor.constraints.length

#assert_axioms refusalGates_give_cellSpec
#assert_axioms refusal_runnable_full_sound
#assert_axioms refusal_runnable_full_commit_binds
#assert_axioms refusal_rejects_root_tamper
#assert_axioms goodRefusal_realizes
#assert_axioms refusal_clause_not_trivial
#assert_axioms refusal_clause_rejects_root_drop

end Dregg2.Circuit.Emit.EffectVmEmitRefusalFullState
