INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250513_clk_div_practice/250513_clk_div_practice.srcs/sources_1/new/clk_div_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250513_clk_div_practice/250513_clk_div_practice.srcs/sim_1/new/tb_clk_div_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_clk_div_test
INFO: [VRFC 10-2458] undeclared symbol clk_div3, assumed default net type wire [C:/Working/FPGA_AI_25_2/250513_clk_div_practice/250513_clk_div_practice.srcs/sim_1/new/tb_clk_div_test.v:12]
