

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 30 10:48:38 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        FIR_AXI4
* Solution:       Solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i2* %stream_in_V_user_V, i1* %stream_in_V_last_V, i5* %stream_in_V_id_V, i6* %stream_in_V_dest_V)" [FIR_AXI4/.settings/fir.cpp:14]   --->   Operation 6 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 0" [FIR_AXI4/.settings/fir.cpp:14]   --->   Operation 7 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 1" [FIR_AXI4/.settings/fir.cpp:14]   --->   Operation 8 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 2" [FIR_AXI4/.settings/fir.cpp:14]   --->   Operation 9 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 3" [FIR_AXI4/.settings/fir.cpp:14]   --->   Operation 10 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 4" [FIR_AXI4/.settings/fir.cpp:14]   --->   Operation 11 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 5" [FIR_AXI4/.settings/fir.cpp:14]   --->   Operation 12 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 6" [FIR_AXI4/.settings/fir.cpp:14]   --->   Operation 13 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%coeff_9_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_9_V)" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 14 'read' 'coeff_9_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%coeff_8_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_8_V)" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 15 'read' 'coeff_8_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%coeff_7_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_7_V)" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 16 'read' 'coeff_7_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%coeff_6_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_6_V)" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 17 'read' 'coeff_6_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%coeff_5_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_5_V)" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 18 'read' 'coeff_5_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%coeff_4_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_4_V)" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 19 'read' 'coeff_4_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%coeff_3_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_3_V)" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 20 'read' 'coeff_3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%coeff_2_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_2_V)" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 21 'read' 'coeff_2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%coeff_1_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_1_V)" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 22 'read' 'coeff_1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%coeff_0_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_0_V)" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 23 'read' 'coeff_0_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_in_V_8_load = load i32* @data_in_V_8, align 16" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 24 'load' 'data_in_V_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (8.51ns)   --->   "%p_1 = mul i32 %data_in_V_8_load, %coeff_9_V_read" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 25 'mul' 'p_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_in_V_7_load = load i32* @data_in_V_7, align 4" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 26 'load' 'data_in_V_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i32 %data_in_V_7_load, i32* @data_in_V_8, align 16" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (8.51ns)   --->   "%p_1_1 = mul i32 %data_in_V_7_load, %coeff_8_V_read" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 28 'mul' 'p_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_in_V_6_load = load i32* @data_in_V_6, align 8" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 29 'load' 'data_in_V_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "store i32 %data_in_V_6_load, i32* @data_in_V_7, align 4" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (8.51ns)   --->   "%p_1_2 = mul i32 %data_in_V_6_load, %coeff_7_V_read" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 31 'mul' 'p_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%data_in_V_5_load = load i32* @data_in_V_5, align 4" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 32 'load' 'data_in_V_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "store i32 %data_in_V_5_load, i32* @data_in_V_6, align 8" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (8.51ns)   --->   "%p_1_3 = mul i32 %data_in_V_5_load, %coeff_6_V_read" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 34 'mul' 'p_1_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%data_in_V_4_load = load i32* @data_in_V_4, align 16" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 35 'load' 'data_in_V_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i32 %data_in_V_4_load, i32* @data_in_V_5, align 4" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (8.51ns)   --->   "%p_1_4 = mul i32 %data_in_V_4_load, %coeff_5_V_read" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 37 'mul' 'p_1_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%data_in_V_3_load = load i32* @data_in_V_3, align 4" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 38 'load' 'data_in_V_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "store i32 %data_in_V_3_load, i32* @data_in_V_4, align 16" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (8.51ns)   --->   "%p_1_5 = mul i32 %data_in_V_3_load, %coeff_4_V_read" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 40 'mul' 'p_1_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_in_V_2_load = load i32* @data_in_V_2, align 8" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 41 'load' 'data_in_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i32 %data_in_V_2_load, i32* @data_in_V_3, align 4" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (8.51ns)   --->   "%p_1_6 = mul i32 %data_in_V_2_load, %coeff_3_V_read" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 43 'mul' 'p_1_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_in_V_1_load = load i32* @data_in_V_1, align 4" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 44 'load' 'data_in_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i32 %data_in_V_1_load, i32* @data_in_V_2, align 8" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (8.51ns)   --->   "%p_1_7 = mul i32 %data_in_V_1_load, %coeff_2_V_read" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 46 'mul' 'p_1_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data_in_V_0_load = load i32* @data_in_V_0, align 16" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 47 'load' 'data_in_V_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store i32 %data_in_V_0_load, i32* @data_in_V_1, align 4" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (8.51ns)   --->   "%p_1_8 = mul i32 %data_in_V_0_load, %coeff_1_V_read" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 49 'mul' 'p_1_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "store i32 %tmp_data_V, i32* @data_in_V_0, align 16" [FIR_AXI4/.settings/fir.cpp:27]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (8.51ns)   --->   "%p_2 = mul i32 %coeff_0_V_read, %tmp_data_V" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 51 'mul' 'p_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.74>
ST_3 : Operation 52 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %p_1, %p_1_1" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 52 'add' 'tmp1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %p_1_3, %p_1_4" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 53 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %p_1_2" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 54 'add' 'tmp2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %p_1_5, %p_1_6" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 55 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %p_1_8, %p_2" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 56 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp7, %p_1_7" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 57 'add' 'tmp6' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp6, %tmp5" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 58 'add' 'tmp4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp2, %tmp1" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 59 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc_V = add i32 %tmp4, %tmp" [FIR_AXI4/.settings/fir.cpp:28]   --->   Operation 60 'add' 'acc_V' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, i32 %acc_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [FIR_AXI4/.settings/fir.cpp:38]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_9_V), !map !47"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_8_V), !map !53"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_7_V), !map !59"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_6_V), !map !65"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_5_V), !map !71"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_4_V), !map !77"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_3_V), !map !83"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_2_V), !map !89"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_1_V), !map !95"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_0_V), !map !101"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_in_V_data_V), !map !107"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_in_V_keep_V), !map !113"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_in_V_strb_V), !map !117"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %stream_in_V_user_V), !map !121"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !125"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %stream_in_V_id_V), !map !129"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %stream_in_V_dest_V), !map !133"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_out_V_data_V), !map !137"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_out_V_keep_V), !map !141"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_out_V_strb_V), !map !145"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %stream_out_V_user_V), !map !149"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !153"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %stream_out_V_id_V), !map !157"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %stream_out_V_dest_V), !map !161"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR_AXI4/.settings/fir.cpp:7]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %coeff_0_V, i32* %coeff_1_V, i32* %coeff_2_V, i32* %coeff_3_V, i32* %coeff_4_V, i32* %coeff_5_V, i32* %coeff_6_V, i32* %coeff_7_V, i32* %coeff_8_V, i32* %coeff_9_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR_AXI4/.settings/fir.cpp:8]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR_AXI4/.settings/fir.cpp:9]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i2* %stream_in_V_user_V, i1* %stream_in_V_last_V, i5* %stream_in_V_id_V, i6* %stream_in_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR_AXI4/.settings/fir.cpp:10]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, i32 %acc_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [FIR_AXI4/.settings/fir.cpp:38]   --->   Operation 91 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "ret void" [FIR_AXI4/.settings/fir.cpp:39]   --->   Operation 92 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coeff_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (read         ) [ 000000]
tmp_data_V       (extractvalue ) [ 001000]
tmp_keep_V       (extractvalue ) [ 001111]
tmp_strb_V       (extractvalue ) [ 001111]
tmp_user_V       (extractvalue ) [ 001111]
tmp_last_V       (extractvalue ) [ 001111]
tmp_id_V         (extractvalue ) [ 001111]
tmp_dest_V       (extractvalue ) [ 001111]
coeff_9_V_read   (read         ) [ 001000]
coeff_8_V_read   (read         ) [ 001000]
coeff_7_V_read   (read         ) [ 001000]
coeff_6_V_read   (read         ) [ 001000]
coeff_5_V_read   (read         ) [ 001000]
coeff_4_V_read   (read         ) [ 001000]
coeff_3_V_read   (read         ) [ 001000]
coeff_2_V_read   (read         ) [ 001000]
coeff_1_V_read   (read         ) [ 001000]
coeff_0_V_read   (read         ) [ 001000]
data_in_V_8_load (load         ) [ 000000]
p_1              (mul          ) [ 000100]
data_in_V_7_load (load         ) [ 000000]
StgValue_27      (store        ) [ 000000]
p_1_1            (mul          ) [ 000100]
data_in_V_6_load (load         ) [ 000000]
StgValue_30      (store        ) [ 000000]
p_1_2            (mul          ) [ 000100]
data_in_V_5_load (load         ) [ 000000]
StgValue_33      (store        ) [ 000000]
p_1_3            (mul          ) [ 000100]
data_in_V_4_load (load         ) [ 000000]
StgValue_36      (store        ) [ 000000]
p_1_4            (mul          ) [ 000100]
data_in_V_3_load (load         ) [ 000000]
StgValue_39      (store        ) [ 000000]
p_1_5            (mul          ) [ 000100]
data_in_V_2_load (load         ) [ 000000]
StgValue_42      (store        ) [ 000000]
p_1_6            (mul          ) [ 000100]
data_in_V_1_load (load         ) [ 000000]
StgValue_45      (store        ) [ 000000]
p_1_7            (mul          ) [ 000100]
data_in_V_0_load (load         ) [ 000000]
StgValue_48      (store        ) [ 000000]
p_1_8            (mul          ) [ 000100]
StgValue_50      (store        ) [ 000000]
p_2              (mul          ) [ 000100]
tmp1             (add          ) [ 000010]
tmp3             (add          ) [ 000000]
tmp2             (add          ) [ 000010]
tmp5             (add          ) [ 000000]
tmp7             (add          ) [ 000000]
tmp6             (add          ) [ 000000]
tmp4             (add          ) [ 000010]
tmp              (add          ) [ 000000]
acc_V            (add          ) [ 000001]
StgValue_62      (specbitsmap  ) [ 000000]
StgValue_63      (specbitsmap  ) [ 000000]
StgValue_64      (specbitsmap  ) [ 000000]
StgValue_65      (specbitsmap  ) [ 000000]
StgValue_66      (specbitsmap  ) [ 000000]
StgValue_67      (specbitsmap  ) [ 000000]
StgValue_68      (specbitsmap  ) [ 000000]
StgValue_69      (specbitsmap  ) [ 000000]
StgValue_70      (specbitsmap  ) [ 000000]
StgValue_71      (specbitsmap  ) [ 000000]
StgValue_72      (specbitsmap  ) [ 000000]
StgValue_73      (specbitsmap  ) [ 000000]
StgValue_74      (specbitsmap  ) [ 000000]
StgValue_75      (specbitsmap  ) [ 000000]
StgValue_76      (specbitsmap  ) [ 000000]
StgValue_77      (specbitsmap  ) [ 000000]
StgValue_78      (specbitsmap  ) [ 000000]
StgValue_79      (specbitsmap  ) [ 000000]
StgValue_80      (specbitsmap  ) [ 000000]
StgValue_81      (specbitsmap  ) [ 000000]
StgValue_82      (specbitsmap  ) [ 000000]
StgValue_83      (specbitsmap  ) [ 000000]
StgValue_84      (specbitsmap  ) [ 000000]
StgValue_85      (specbitsmap  ) [ 000000]
StgValue_86      (spectopmodule) [ 000000]
StgValue_87      (specinterface) [ 000000]
StgValue_88      (specinterface) [ 000000]
StgValue_89      (specinterface) [ 000000]
StgValue_90      (specinterface) [ 000000]
StgValue_91      (write        ) [ 000000]
StgValue_92      (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="coeff_0_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_0_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="coeff_1_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_1_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="coeff_2_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_2_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="coeff_3_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_3_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="coeff_4_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_4_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="coeff_5_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_5_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="coeff_6_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_6_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="coeff_7_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_7_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="coeff_8_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_8_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="coeff_9_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_9_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_in_V_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_in_V_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="data_in_V_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="data_in_V_5">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="data_in_V_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="data_in_V_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="data_in_V_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="data_in_V_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="data_in_V_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="empty_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="54" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="0" index="3" bw="4" slack="0"/>
<pin id="99" dir="0" index="4" bw="2" slack="0"/>
<pin id="100" dir="0" index="5" bw="1" slack="0"/>
<pin id="101" dir="0" index="6" bw="5" slack="0"/>
<pin id="102" dir="0" index="7" bw="6" slack="0"/>
<pin id="103" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="coeff_9_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_9_V_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="coeff_8_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_8_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="coeff_7_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_7_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="coeff_6_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_6_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="coeff_5_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_5_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="coeff_4_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_4_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="coeff_3_V_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_3_V_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="coeff_2_V_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_2_V_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="coeff_1_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_1_V_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="coeff_0_V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_0_V_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="4" slack="0"/>
<pin id="177" dir="0" index="4" bw="2" slack="0"/>
<pin id="178" dir="0" index="5" bw="1" slack="0"/>
<pin id="179" dir="0" index="6" bw="5" slack="0"/>
<pin id="180" dir="0" index="7" bw="6" slack="0"/>
<pin id="181" dir="0" index="8" bw="32" slack="0"/>
<pin id="182" dir="0" index="9" bw="4" slack="3"/>
<pin id="183" dir="0" index="10" bw="4" slack="3"/>
<pin id="184" dir="0" index="11" bw="2" slack="3"/>
<pin id="185" dir="0" index="12" bw="1" slack="3"/>
<pin id="186" dir="0" index="13" bw="5" slack="3"/>
<pin id="187" dir="0" index="14" bw="6" slack="3"/>
<pin id="188" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_61/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_data_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="54" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_keep_V_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="54" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_strb_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="54" slack="0"/>
<pin id="207" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_user_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="54" slack="0"/>
<pin id="211" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_last_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="54" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_id_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="54" slack="0"/>
<pin id="219" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_dest_V_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="54" slack="0"/>
<pin id="223" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="data_in_V_8_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_8_load/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="data_in_V_7_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_7_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="StgValue_27_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_1_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="data_in_V_6_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_6_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="StgValue_30_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_1_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="data_in_V_5_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_5_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="StgValue_33_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_1_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_3/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="data_in_V_4_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_4_load/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="StgValue_36_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_1_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_4/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="data_in_V_3_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_3_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="StgValue_39_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_1_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_5/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="data_in_V_2_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_2_load/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="StgValue_42_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_1_6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_6/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="data_in_V_1_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_1_load/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="StgValue_45_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_1_7_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_7/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="data_in_V_0_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_0_load/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="StgValue_48_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_1_8_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="1"/>
<pin id="352" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_8/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_50_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="1"/>
<pin id="362" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="0" index="1" bw="32" slack="1"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="0" index="1" bw="32" slack="1"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp7_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="0" index="1" bw="32" slack="1"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="acc_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V/4 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_data_V_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_keep_V_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="3"/>
<pin id="413" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_strb_V_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="3"/>
<pin id="418" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_user_V_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="3"/>
<pin id="423" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_last_V_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="3"/>
<pin id="428" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_id_V_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="3"/>
<pin id="433" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_dest_V_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="3"/>
<pin id="438" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="441" class="1005" name="coeff_9_V_read_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_9_V_read "/>
</bind>
</comp>

<comp id="446" class="1005" name="coeff_8_V_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_8_V_read "/>
</bind>
</comp>

<comp id="451" class="1005" name="coeff_7_V_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_7_V_read "/>
</bind>
</comp>

<comp id="456" class="1005" name="coeff_6_V_read_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_6_V_read "/>
</bind>
</comp>

<comp id="461" class="1005" name="coeff_5_V_read_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_5_V_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="coeff_4_V_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_4_V_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="coeff_3_V_read_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_3_V_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="coeff_2_V_read_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_2_V_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="coeff_1_V_read_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_1_V_read "/>
</bind>
</comp>

<comp id="486" class="1005" name="coeff_0_V_read_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_0_V_read "/>
</bind>
</comp>

<comp id="491" class="1005" name="p_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_1_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="p_1_2_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="p_1_3_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_3 "/>
</bind>
</comp>

<comp id="511" class="1005" name="p_1_4_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_4 "/>
</bind>
</comp>

<comp id="516" class="1005" name="p_1_5_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_5 "/>
</bind>
</comp>

<comp id="521" class="1005" name="p_1_6_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_6 "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_1_7_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_7 "/>
</bind>
</comp>

<comp id="531" class="1005" name="p_1_8_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_8 "/>
</bind>
</comp>

<comp id="536" class="1005" name="p_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp2_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp4_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="556" class="1005" name="acc_V_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="116"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="68" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="68" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="200"><net_src comp="94" pin="8"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="94" pin="8"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="94" pin="8"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="94" pin="8"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="94" pin="8"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="94" pin="8"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="94" pin="8"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="234" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="249" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="264" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="279" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="294" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="58" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="309" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="324" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="62" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="339" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="64" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="375"><net_src comp="367" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="376" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="404"><net_src comp="399" pin="2"/><net_sink comp="172" pin=8"/></net>

<net id="408"><net_src comp="197" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="414"><net_src comp="201" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="172" pin=9"/></net>

<net id="419"><net_src comp="205" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="172" pin=10"/></net>

<net id="424"><net_src comp="209" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="172" pin=11"/></net>

<net id="429"><net_src comp="213" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="172" pin=12"/></net>

<net id="434"><net_src comp="217" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="172" pin=13"/></net>

<net id="439"><net_src comp="221" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="172" pin=14"/></net>

<net id="444"><net_src comp="112" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="449"><net_src comp="118" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="454"><net_src comp="124" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="459"><net_src comp="130" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="464"><net_src comp="136" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="469"><net_src comp="142" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="474"><net_src comp="148" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="479"><net_src comp="154" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="484"><net_src comp="160" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="489"><net_src comp="166" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="494"><net_src comp="229" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="499"><net_src comp="244" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="504"><net_src comp="259" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="509"><net_src comp="274" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="514"><net_src comp="289" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="519"><net_src comp="304" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="524"><net_src comp="319" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="529"><net_src comp="334" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="534"><net_src comp="349" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="539"><net_src comp="359" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="544"><net_src comp="363" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="549"><net_src comp="371" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="554"><net_src comp="389" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="559"><net_src comp="399" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="172" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {5 }
	Port: stream_out_V_keep_V | {5 }
	Port: stream_out_V_strb_V | {5 }
	Port: stream_out_V_user_V | {5 }
	Port: stream_out_V_last_V | {5 }
	Port: stream_out_V_id_V | {5 }
	Port: stream_out_V_dest_V | {5 }
	Port: data_in_V_8 | {2 }
	Port: data_in_V_7 | {2 }
	Port: data_in_V_6 | {2 }
	Port: data_in_V_5 | {2 }
	Port: data_in_V_4 | {2 }
	Port: data_in_V_3 | {2 }
	Port: data_in_V_2 | {2 }
	Port: data_in_V_1 | {2 }
	Port: data_in_V_0 | {2 }
 - Input state : 
	Port: fir : stream_in_V_data_V | {1 }
	Port: fir : stream_in_V_keep_V | {1 }
	Port: fir : stream_in_V_strb_V | {1 }
	Port: fir : stream_in_V_user_V | {1 }
	Port: fir : stream_in_V_last_V | {1 }
	Port: fir : stream_in_V_id_V | {1 }
	Port: fir : stream_in_V_dest_V | {1 }
	Port: fir : coeff_0_V | {1 }
	Port: fir : coeff_1_V | {1 }
	Port: fir : coeff_2_V | {1 }
	Port: fir : coeff_3_V | {1 }
	Port: fir : coeff_4_V | {1 }
	Port: fir : coeff_5_V | {1 }
	Port: fir : coeff_6_V | {1 }
	Port: fir : coeff_7_V | {1 }
	Port: fir : coeff_8_V | {1 }
	Port: fir : coeff_9_V | {1 }
	Port: fir : data_in_V_8 | {2 }
	Port: fir : data_in_V_7 | {2 }
	Port: fir : data_in_V_6 | {2 }
	Port: fir : data_in_V_5 | {2 }
	Port: fir : data_in_V_4 | {2 }
	Port: fir : data_in_V_3 | {2 }
	Port: fir : data_in_V_2 | {2 }
	Port: fir : data_in_V_1 | {2 }
	Port: fir : data_in_V_0 | {2 }
  - Chain level:
	State 1
	State 2
		p_1 : 1
		StgValue_27 : 1
		p_1_1 : 1
		StgValue_30 : 1
		p_1_2 : 1
		StgValue_33 : 1
		p_1_3 : 1
		StgValue_36 : 1
		p_1_4 : 1
		StgValue_39 : 1
		p_1_5 : 1
		StgValue_42 : 1
		p_1_6 : 1
		StgValue_45 : 1
		p_1_7 : 1
		StgValue_48 : 1
		p_1_8 : 1
	State 3
		tmp2 : 1
		tmp6 : 1
		tmp4 : 2
	State 4
		acc_V : 1
		StgValue_61 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp1_fu_363        |    0    |    0    |    39   |
|          |         tmp3_fu_367        |    0    |    0    |    32   |
|          |         tmp2_fu_371        |    0    |    0    |    32   |
|          |         tmp5_fu_376        |    0    |    0    |    32   |
|    add   |         tmp7_fu_380        |    0    |    0    |    32   |
|          |         tmp6_fu_384        |    0    |    0    |    32   |
|          |         tmp4_fu_389        |    0    |    0    |    32   |
|          |         tmp_fu_395         |    0    |    0    |    32   |
|          |        acc_V_fu_399        |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |         p_1_fu_229         |    3    |    0    |    20   |
|          |        p_1_1_fu_244        |    3    |    0    |    20   |
|          |        p_1_2_fu_259        |    3    |    0    |    20   |
|          |        p_1_3_fu_274        |    3    |    0    |    20   |
|    mul   |        p_1_4_fu_289        |    3    |    0    |    20   |
|          |        p_1_5_fu_304        |    3    |    0    |    20   |
|          |        p_1_6_fu_319        |    3    |    0    |    20   |
|          |        p_1_7_fu_334        |    3    |    0    |    20   |
|          |        p_1_8_fu_349        |    3    |    0    |    20   |
|          |         p_2_fu_359         |    3    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|          |      empty_read_fu_94      |    0    |    0    |    0    |
|          | coeff_9_V_read_read_fu_112 |    0    |    0    |    0    |
|          | coeff_8_V_read_read_fu_118 |    0    |    0    |    0    |
|          | coeff_7_V_read_read_fu_124 |    0    |    0    |    0    |
|          | coeff_6_V_read_read_fu_130 |    0    |    0    |    0    |
|   read   | coeff_5_V_read_read_fu_136 |    0    |    0    |    0    |
|          | coeff_4_V_read_read_fu_142 |    0    |    0    |    0    |
|          | coeff_3_V_read_read_fu_148 |    0    |    0    |    0    |
|          | coeff_2_V_read_read_fu_154 |    0    |    0    |    0    |
|          | coeff_1_V_read_read_fu_160 |    0    |    0    |    0    |
|          | coeff_0_V_read_read_fu_166 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_172      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_data_V_fu_197     |    0    |    0    |    0    |
|          |      tmp_keep_V_fu_201     |    0    |    0    |    0    |
|          |      tmp_strb_V_fu_205     |    0    |    0    |    0    |
|extractvalue|      tmp_user_V_fu_209     |    0    |    0    |    0    |
|          |      tmp_last_V_fu_213     |    0    |    0    |    0    |
|          |       tmp_id_V_fu_217      |    0    |    0    |    0    |
|          |      tmp_dest_V_fu_221     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    30   |    0    |   495   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_V_reg_556    |   32   |
|coeff_0_V_read_reg_486|   32   |
|coeff_1_V_read_reg_481|   32   |
|coeff_2_V_read_reg_476|   32   |
|coeff_3_V_read_reg_471|   32   |
|coeff_4_V_read_reg_466|   32   |
|coeff_5_V_read_reg_461|   32   |
|coeff_6_V_read_reg_456|   32   |
|coeff_7_V_read_reg_451|   32   |
|coeff_8_V_read_reg_446|   32   |
|coeff_9_V_read_reg_441|   32   |
|     p_1_1_reg_496    |   32   |
|     p_1_2_reg_501    |   32   |
|     p_1_3_reg_506    |   32   |
|     p_1_4_reg_511    |   32   |
|     p_1_5_reg_516    |   32   |
|     p_1_6_reg_521    |   32   |
|     p_1_7_reg_526    |   32   |
|     p_1_8_reg_531    |   32   |
|      p_1_reg_491     |   32   |
|      p_2_reg_536     |   32   |
|     tmp1_reg_541     |   32   |
|     tmp2_reg_546     |   32   |
|     tmp4_reg_551     |   32   |
|  tmp_data_V_reg_405  |   32   |
|  tmp_dest_V_reg_436  |    6   |
|   tmp_id_V_reg_431   |    5   |
|  tmp_keep_V_reg_411  |    4   |
|  tmp_last_V_reg_426  |    1   |
|  tmp_strb_V_reg_416  |    4   |
|  tmp_user_V_reg_421  |    2   |
+----------------------+--------+
|         Total        |   822  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_172 |  p8  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |    -   |    0   |   495  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   822  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |    1   |   822  |   504  |
+-----------+--------+--------+--------+--------+
