{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1400165824654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1400165824654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 16:57:04 2014 " "Processing started: Thu May 15 16:57:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1400165824654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1400165824654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1400165824654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1400165825280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn_program_v01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sn_program_v01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SN_program_v01-rtl " "Found design unit 1: SN_program_v01-rtl" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1400165826070 ""} { "Info" "ISGN_ENTITY_NAME" "1 SN_program_v01 " "Found entity 1: SN_program_v01" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400165826070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400165826070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_interfacing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_interfacing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_interfacing-rtl " "Found design unit 1: Sensor_interfacing-rtl" {  } { { "Sensor_interfacing.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/Sensor_interfacing.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1400165826073 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_interfacing " "Found entity 1: Sensor_interfacing" {  } { { "Sensor_interfacing.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/Sensor_interfacing.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400165826073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400165826073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn_program_v02.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sn_program_v02.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN_PROGRAM_V02 " "Found entity 1: SN_PROGRAM_V02" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400165826076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400165826076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug-rtl " "Found design unit 1: debug-rtl" {  } { { "debug.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/debug.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1400165826080 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/debug.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400165826080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400165826080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdtosevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdto7seg-withelse " "Found design unit 1: bcdto7seg-withelse" {  } { { "BCDtosevenseg.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/BCDtosevenseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1400165826083 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "BCDtosevenseg.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/BCDtosevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400165826083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400165826083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temptobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temptobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convert_to_BCD-rtl " "Found design unit 1: convert_to_BCD-rtl" {  } { { "temptobcd.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/temptobcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1400165826087 ""} { "Info" "ISGN_ENTITY_NAME" "1 convert_to_BCD " "Found entity 1: convert_to_BCD" {  } { { "temptobcd.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/temptobcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1400165826087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1400165826087 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "respond r_state_type SN_program_v01.vhd(193) " "VHDL error at SN_program_v01.vhd(193): type of identifier \"respond\" does not agree with its usage as \"r_state_type\" type" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 193 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1 1400165826088 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1400165826323 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 15 16:57:06 2014 " "Processing ended: Thu May 15 16:57:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1400165826323 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1400165826323 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1400165826323 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1400165826323 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1400165826950 ""}
