<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterClassInfo.cpp source code [llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegisterClassInfo.cpp.html'>RegisterClassInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegisterClassInfo.cpp - Dynamic Register Class Info ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the RegisterClassInfo class which provides dynamic</i></td></tr>
<tr><th id="10">10</th><td><i>// information about target register classes. Callee-saved vs. caller-saved and</i></td></tr>
<tr><th id="11">11</th><td><i>// reserved registers depend on calling conventions and other dynamic</i></td></tr>
<tr><th id="12">12</th><td><i>// information, so some things cannot be determined statically.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc"</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="38">38</th><td><dfn class="tu decl def" id="StressRA" title='StressRA' data-type='cl::opt&lt;unsigned int&gt;' data-ref="StressRA">StressRA</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"stress-regalloc"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::value_desc" title='llvm::cl::value_desc' data-ref="llvm::cl::value_desc">value_desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl10value_descC1ENS_9StringRefE" title='llvm::cl::value_desc::value_desc' data-ref="_ZN4llvm2cl10value_descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"N"</q>),</td></tr>
<tr><th id="39">39</th><td>         <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Limit all regclasses to N registers"</q>));</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a>::<dfn class="decl def" id="_ZN4llvm17RegisterClassInfoC1Ev" title='llvm::RegisterClassInfo::RegisterClassInfo' data-ref="_ZN4llvm17RegisterClassInfoC1Ev">RegisterClassInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a>::<dfn class="decl def" id="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1mf" title='mf' data-type='const llvm::MachineFunction &amp;' data-ref="1mf">mf</dfn>) {</td></tr>
<tr><th id="44">44</th><td>  <em>bool</em> <dfn class="local col2 decl" id="2Update" title='Update' data-type='bool' data-ref="2Update">Update</dfn> = <b>false</b>;</td></tr>
<tr><th id="45">45</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::MF" title='llvm::RegisterClassInfo::MF' data-ref="llvm::RegisterClassInfo::MF">MF</a> = &amp;<a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i>// Allocate new array the first time we see a new target.</i></td></tr>
<tr><th id="48">48</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::MF" title='llvm::RegisterClassInfo::MF' data-ref="llvm::RegisterClassInfo::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>() != <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>) {</td></tr>
<tr><th id="49">49</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a> = <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::MF" title='llvm::RegisterClassInfo::MF' data-ref="llvm::RegisterClassInfo::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="50">50</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RegClass" title='llvm::RegisterClassInfo::RegClass' data-ref="llvm::RegisterClassInfo::RegClass">RegClass</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrIA_T_T0_E5resetET_" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::reset' data-ref="_ZNSt10unique_ptrIA_T_T0_E5resetET_">reset</a>(<b>new</b> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo6RCInfoC1Ev" title='llvm::RegisterClassInfo::RCInfo::RCInfo' data-ref="_ZN4llvm17RegisterClassInfo6RCInfoC1Ev"></a><a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo" title='llvm::RegisterClassInfo::RCInfo' data-ref="llvm::RegisterClassInfo::RCInfo">RCInfo</a>[<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>()]);</td></tr>
<tr><th id="51">51</th><td>    <a class="local col2 ref" href="#2Update" title='Update' data-ref="2Update">Update</a> = <b>true</b>;</td></tr>
<tr><th id="52">52</th><td>  }</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i>// Does this MF have different CSRs?</i></td></tr>
<tr><th id="55">55</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI &amp;&amp; &quot;no register info set&quot;) ? void (0) : __assert_fail (&quot;TRI &amp;&amp; \&quot;no register info set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterClassInfo.cpp&quot;, 55, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a> &amp;&amp; <q>"no register info set"</q>);</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i>// Get the callee saved registers.</i></td></tr>
<tr><th id="58">58</th><td>  <em>const</em> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col3 decl" id="3CSR" title='CSR' data-type='const MCPhysReg *' data-ref="3CSR">CSR</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::MF" title='llvm::RegisterClassInfo::MF' data-ref="llvm::RegisterClassInfo::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" title='llvm::MachineRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv">getCalleeSavedRegs</a>();</td></tr>
<tr><th id="59">59</th><td>  <b>if</b> (<a class="local col2 ref" href="#2Update" title='Update' data-ref="2Update">Update</a> || <a class="local col3 ref" href="#3CSR" title='CSR' data-ref="3CSR">CSR</a> != <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::CalleeSavedRegs" title='llvm::RegisterClassInfo::CalleeSavedRegs' data-ref="llvm::RegisterClassInfo::CalleeSavedRegs">CalleeSavedRegs</a>) {</td></tr>
<tr><th id="60">60</th><td>    <i>// Build a CSRAlias map. Every CSR alias saves the last</i></td></tr>
<tr><th id="61">61</th><td><i>    // overlapping CSR.</i></td></tr>
<tr><th id="62">62</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::CalleeSavedAliases" title='llvm::RegisterClassInfo::CalleeSavedAliases' data-ref="llvm::RegisterClassInfo::CalleeSavedAliases">CalleeSavedAliases</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_">resize</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <var>0</var>);</td></tr>
<tr><th id="63">63</th><td>    <b>for</b> (<em>const</em> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col4 decl" id="4I" title='I' data-type='const MCPhysReg *' data-ref="4I">I</dfn> = <a class="local col3 ref" href="#3CSR" title='CSR' data-ref="3CSR">CSR</a>; *<a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a>; ++<a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a>)</td></tr>
<tr><th id="64">64</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col5 decl" id="5AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="5AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a>*<a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>, <b>true</b>); <a class="local col5 ref" href="#5AI" title='AI' data-ref="5AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col5 ref" href="#5AI" title='AI' data-ref="5AI">AI</a>)</td></tr>
<tr><th id="65">65</th><td>        <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::CalleeSavedAliases" title='llvm::RegisterClassInfo::CalleeSavedAliases' data-ref="llvm::RegisterClassInfo::CalleeSavedAliases">CalleeSavedAliases</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col5 ref" href="#5AI" title='AI' data-ref="5AI">AI</a>]</a> = *<a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>    <a class="local col2 ref" href="#2Update" title='Update' data-ref="2Update">Update</a> = <b>true</b>;</td></tr>
<tr><th id="68">68</th><td>  }</td></tr>
<tr><th id="69">69</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::CalleeSavedRegs" title='llvm::RegisterClassInfo::CalleeSavedRegs' data-ref="llvm::RegisterClassInfo::CalleeSavedRegs">CalleeSavedRegs</a> = <a class="local col3 ref" href="#3CSR" title='CSR' data-ref="3CSR">CSR</a>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i>// Different reserved registers?</i></td></tr>
<tr><th id="72">72</th><td>  <em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="6RR" title='RR' data-type='const llvm::BitVector &amp;' data-ref="6RR">RR</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::MF" title='llvm::RegisterClassInfo::MF' data-ref="llvm::RegisterClassInfo::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getReservedRegsEv" title='llvm::MachineRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo15getReservedRegsEv">getReservedRegs</a>();</td></tr>
<tr><th id="73">73</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::Reserved" title='llvm::RegisterClassInfo::Reserved' data-ref="llvm::RegisterClassInfo::Reserved">Reserved</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>() != <a class="local col6 ref" href="#6RR" title='RR' data-ref="6RR">RR</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>() || <a class="local col6 ref" href="#6RR" title='RR' data-ref="6RR">RR</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorneERKS0_" title='llvm::BitVector::operator!=' data-ref="_ZNK4llvm9BitVectorneERKS0_">!=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::Reserved" title='llvm::RegisterClassInfo::Reserved' data-ref="llvm::RegisterClassInfo::Reserved">Reserved</a>) {</td></tr>
<tr><th id="74">74</th><td>    <a class="local col2 ref" href="#2Update" title='Update' data-ref="2Update">Update</a> = <b>true</b>;</td></tr>
<tr><th id="75">75</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::Reserved" title='llvm::RegisterClassInfo::Reserved' data-ref="llvm::RegisterClassInfo::Reserved">Reserved</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraSERKS0_" title='llvm::BitVector::operator=' data-ref="_ZN4llvm9BitVectoraSERKS0_">=</a> <a class="local col6 ref" href="#6RR" title='RR' data-ref="6RR">RR</a>;</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i>// Invalidate cached information from previous function.</i></td></tr>
<tr><th id="79">79</th><td>  <b>if</b> (<a class="local col2 ref" href="#2Update" title='Update' data-ref="2Update">Update</a>) {</td></tr>
<tr><th id="80">80</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="7NumPSets" title='NumPSets' data-type='unsigned int' data-ref="7NumPSets">NumPSets</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv" title='llvm::TargetRegisterInfo::getNumRegPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv">getNumRegPressureSets</a>();</td></tr>
<tr><th id="81">81</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::PSetLimits" title='llvm::RegisterClassInfo::PSetLimits' data-ref="llvm::RegisterClassInfo::PSetLimits">PSetLimits</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrIA_T_T0_E5resetET_" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::reset' data-ref="_ZNSt10unique_ptrIA_T_T0_E5resetET_">reset</a>(<b>new</b> <em>unsigned</em>[<a class="local col7 ref" href="#7NumPSets" title='NumPSets' data-ref="7NumPSets">NumPSets</a>]);</td></tr>
<tr><th id="82">82</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4fillT_S_RKT0_" title='std::fill' data-ref="_ZSt4fillT_S_RKT0_">fill</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::PSetLimits" title='llvm::RegisterClassInfo::PSetLimits' data-ref="llvm::RegisterClassInfo::PSetLimits">PSetLimits</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<var>0</var>]</a>, &amp;<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::PSetLimits" title='llvm::RegisterClassInfo::PSetLimits' data-ref="llvm::RegisterClassInfo::PSetLimits">PSetLimits</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col7 ref" href="#7NumPSets" title='NumPSets' data-ref="7NumPSets">NumPSets</a>]</a>, <var>0</var>);</td></tr>
<tr><th id="83">83</th><td>    ++<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::Tag" title='llvm::RegisterClassInfo::Tag' data-ref="llvm::RegisterClassInfo::Tag">Tag</a>;</td></tr>
<tr><th id="84">84</th><td>  }</td></tr>
<tr><th id="85">85</th><td>}</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i class="doc">/// compute - Compute the preferred allocation order for RC with reserved</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">/// registers filtered out. Volatile registers come first followed by CSR</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">/// aliases ordered according to the CSR order specified by the target.</i></td></tr>
<tr><th id="90">90</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a>::<dfn class="decl def" id="_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::compute' data-ref="_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE">compute</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="8RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="8RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="91">91</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC &amp;&amp; &quot;no register class given&quot;) ? void (0) : __assert_fail (&quot;RC &amp;&amp; \&quot;no register class given\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterClassInfo.cpp&quot;, 91, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC">RC</a> &amp;&amp; <q>"no register class given"</q>);</td></tr>
<tr><th id="92">92</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo" title='llvm::RegisterClassInfo::RCInfo' data-ref="llvm::RegisterClassInfo::RCInfo">RCInfo</a> &amp;<dfn class="local col9 decl" id="9RCI" title='RCI' data-type='llvm::RegisterClassInfo::RCInfo &amp;' data-ref="9RCI">RCI</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RegClass" title='llvm::RegisterClassInfo::RegClass' data-ref="llvm::RegisterClassInfo::RegClass">RegClass</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i>// Raw register count, including all reserved regs.</i></td></tr>
<tr><th id="95">95</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="10NumRegs" title='NumRegs' data-type='unsigned int' data-ref="10NumRegs">NumRegs</dfn> = <a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <b>if</b> (!<a class="ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EcvbEv" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator bool' data-ref="_ZNKSt10unique_ptrIA_T_T0_EcvbEv"></a><a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::Order" title='llvm::RegisterClassInfo::RCInfo::Order' data-ref="llvm::RegisterClassInfo::RCInfo::Order">Order</a>)</td></tr>
<tr><th id="98">98</th><td>    <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::Order" title='llvm::RegisterClassInfo::RCInfo::Order' data-ref="llvm::RegisterClassInfo::RCInfo::Order">Order</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrIA_T_T0_E5resetET_" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::reset' data-ref="_ZNSt10unique_ptrIA_T_T0_E5resetET_">reset</a>(<b>new</b> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>[<a class="local col0 ref" href="#10NumRegs" title='NumRegs' data-ref="10NumRegs">NumRegs</a>]);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="11N" title='N' data-type='unsigned int' data-ref="11N">N</dfn> = <var>0</var>;</td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <var>16</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="12CSRAlias" title='CSRAlias' data-type='SmallVector&lt;MCPhysReg, 16&gt;' data-ref="12CSRAlias">CSRAlias</dfn>;</td></tr>
<tr><th id="102">102</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13MinCost" title='MinCost' data-type='unsigned int' data-ref="13MinCost">MinCost</dfn> = <var>0xff</var>;</td></tr>
<tr><th id="103">103</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="14LastCost" title='LastCost' data-type='unsigned int' data-ref="14LastCost">LastCost</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="104">104</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="15LastCostChange" title='LastCostChange' data-type='unsigned int' data-ref="15LastCostChange">LastCostChange</dfn> = <var>0</var>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i>// FIXME: Once targets reserve registers instead of removing them from the</i></td></tr>
<tr><th id="107">107</th><td><i>  // allocation order, we can simply use begin/end here.</i></td></tr>
<tr><th id="108">108</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col6 decl" id="16RawOrder" title='RawOrder' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="16RawOrder">RawOrder</dfn> = <a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE" title='llvm::TargetRegisterClass::getRawAllocationOrder' data-ref="_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE">getRawAllocationOrder</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::MF" title='llvm::RegisterClassInfo::MF' data-ref="llvm::RegisterClassInfo::MF">MF</a>);</td></tr>
<tr><th id="109">109</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="17i" title='i' data-type='unsigned int' data-ref="17i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#17i" title='i' data-ref="17i">i</a> != <a class="local col6 ref" href="#16RawOrder" title='RawOrder' data-ref="16RawOrder">RawOrder</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col7 ref" href="#17i" title='i' data-ref="17i">i</a>) {</td></tr>
<tr><th id="110">110</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="18PhysReg" title='PhysReg' data-type='unsigned int' data-ref="18PhysReg">PhysReg</dfn> = <a class="local col6 ref" href="#16RawOrder" title='RawOrder' data-ref="16RawOrder">RawOrder</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#17i" title='i' data-ref="17i">i</a>]</a>;</td></tr>
<tr><th id="111">111</th><td>    <i>// Remove reserved registers from the allocation order.</i></td></tr>
<tr><th id="112">112</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::Reserved" title='llvm::RegisterClassInfo::Reserved' data-ref="llvm::RegisterClassInfo::Reserved">Reserved</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col8 ref" href="#18PhysReg" title='PhysReg' data-ref="18PhysReg">PhysReg</a>))</td></tr>
<tr><th id="113">113</th><td>      <b>continue</b>;</td></tr>
<tr><th id="114">114</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="19Cost" title='Cost' data-type='unsigned int' data-ref="19Cost">Cost</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj" title='llvm::TargetRegisterInfo::getCostPerUse' data-ref="_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj">getCostPerUse</a>(<a class="local col8 ref" href="#18PhysReg" title='PhysReg' data-ref="18PhysReg">PhysReg</a>);</td></tr>
<tr><th id="115">115</th><td>    <a class="local col3 ref" href="#13MinCost" title='MinCost' data-ref="13MinCost">MinCost</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col3 ref" href="#13MinCost" title='MinCost' data-ref="13MinCost">MinCost</a>, <a class="local col9 ref" href="#19Cost" title='Cost' data-ref="19Cost">Cost</a>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::CalleeSavedAliases" title='llvm::RegisterClassInfo::CalleeSavedAliases' data-ref="llvm::RegisterClassInfo::CalleeSavedAliases">CalleeSavedAliases</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#18PhysReg" title='PhysReg' data-ref="18PhysReg">PhysReg</a>]</a>)</td></tr>
<tr><th id="118">118</th><td>      <i>// PhysReg aliases a CSR, save it for later.</i></td></tr>
<tr><th id="119">119</th><td>      <a class="local col2 ref" href="#12CSRAlias" title='CSRAlias' data-ref="12CSRAlias">CSRAlias</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#18PhysReg" title='PhysReg' data-ref="18PhysReg">PhysReg</a>);</td></tr>
<tr><th id="120">120</th><td>    <b>else</b> {</td></tr>
<tr><th id="121">121</th><td>      <b>if</b> (<a class="local col9 ref" href="#19Cost" title='Cost' data-ref="19Cost">Cost</a> != <a class="local col4 ref" href="#14LastCost" title='LastCost' data-ref="14LastCost">LastCost</a>)</td></tr>
<tr><th id="122">122</th><td>        <a class="local col5 ref" href="#15LastCostChange" title='LastCostChange' data-ref="15LastCostChange">LastCostChange</a> = <a class="local col1 ref" href="#11N" title='N' data-ref="11N">N</a>;</td></tr>
<tr><th id="123">123</th><td>      <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::Order" title='llvm::RegisterClassInfo::RCInfo::Order' data-ref="llvm::RegisterClassInfo::RCInfo::Order">Order</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col1 ref" href="#11N" title='N' data-ref="11N">N</a>++]</a> = <a class="local col8 ref" href="#18PhysReg" title='PhysReg' data-ref="18PhysReg">PhysReg</a>;</td></tr>
<tr><th id="124">124</th><td>      <a class="local col4 ref" href="#14LastCost" title='LastCost' data-ref="14LastCost">LastCost</a> = <a class="local col9 ref" href="#19Cost" title='Cost' data-ref="19Cost">Cost</a>;</td></tr>
<tr><th id="125">125</th><td>    }</td></tr>
<tr><th id="126">126</th><td>  }</td></tr>
<tr><th id="127">127</th><td>  <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::NumRegs" title='llvm::RegisterClassInfo::RCInfo::NumRegs' data-ref="llvm::RegisterClassInfo::RCInfo::NumRegs">NumRegs</a> = <a class="local col1 ref" href="#11N" title='N' data-ref="11N">N</a> + <a class="local col2 ref" href="#12CSRAlias" title='CSRAlias' data-ref="12CSRAlias">CSRAlias</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="128">128</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RCI.NumRegs &lt;= NumRegs &amp;&amp; &quot;Allocation order larger than regclass&quot;) ? void (0) : __assert_fail (&quot;RCI.NumRegs &lt;= NumRegs &amp;&amp; \&quot;Allocation order larger than regclass\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterClassInfo.cpp&quot;, 128, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::NumRegs" title='llvm::RegisterClassInfo::RCInfo::NumRegs' data-ref="llvm::RegisterClassInfo::RCInfo::NumRegs">NumRegs</a> &lt;= <a class="local col0 ref" href="#10NumRegs" title='NumRegs' data-ref="10NumRegs">NumRegs</a> &amp;&amp; <q>"Allocation order larger than regclass"</q>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i>// CSR aliases go after the volatile registers, preserve the target's order.</i></td></tr>
<tr><th id="131">131</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="20i" title='i' data-type='unsigned int' data-ref="20i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="21e" title='e' data-type='unsigned int' data-ref="21e">e</dfn> = <a class="local col2 ref" href="#12CSRAlias" title='CSRAlias' data-ref="12CSRAlias">CSRAlias</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col0 ref" href="#20i" title='i' data-ref="20i">i</a> != <a class="local col1 ref" href="#21e" title='e' data-ref="21e">e</a>; ++<a class="local col0 ref" href="#20i" title='i' data-ref="20i">i</a>) {</td></tr>
<tr><th id="132">132</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="22PhysReg" title='PhysReg' data-type='unsigned int' data-ref="22PhysReg">PhysReg</dfn> = <a class="local col2 ref" href="#12CSRAlias" title='CSRAlias' data-ref="12CSRAlias">CSRAlias</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#20i" title='i' data-ref="20i">i</a>]</a>;</td></tr>
<tr><th id="133">133</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="23Cost" title='Cost' data-type='unsigned int' data-ref="23Cost">Cost</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj" title='llvm::TargetRegisterInfo::getCostPerUse' data-ref="_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj">getCostPerUse</a>(<a class="local col2 ref" href="#22PhysReg" title='PhysReg' data-ref="22PhysReg">PhysReg</a>);</td></tr>
<tr><th id="134">134</th><td>    <b>if</b> (<a class="local col3 ref" href="#23Cost" title='Cost' data-ref="23Cost">Cost</a> != <a class="local col4 ref" href="#14LastCost" title='LastCost' data-ref="14LastCost">LastCost</a>)</td></tr>
<tr><th id="135">135</th><td>      <a class="local col5 ref" href="#15LastCostChange" title='LastCostChange' data-ref="15LastCostChange">LastCostChange</a> = <a class="local col1 ref" href="#11N" title='N' data-ref="11N">N</a>;</td></tr>
<tr><th id="136">136</th><td>    <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::Order" title='llvm::RegisterClassInfo::RCInfo::Order' data-ref="llvm::RegisterClassInfo::RCInfo::Order">Order</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col1 ref" href="#11N" title='N' data-ref="11N">N</a>++]</a> = <a class="local col2 ref" href="#22PhysReg" title='PhysReg' data-ref="22PhysReg">PhysReg</a>;</td></tr>
<tr><th id="137">137</th><td>    <a class="local col4 ref" href="#14LastCost" title='LastCost' data-ref="14LastCost">LastCost</a> = <a class="local col3 ref" href="#23Cost" title='Cost' data-ref="23Cost">Cost</a>;</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i>// Register allocator stress test.  Clip register class to N registers.</i></td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#StressRA" title='StressRA' data-use='m' data-ref="StressRA">StressRA</a> &amp;&amp; <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::NumRegs" title='llvm::RegisterClassInfo::RCInfo::NumRegs' data-ref="llvm::RegisterClassInfo::RCInfo::NumRegs">NumRegs</a> &gt; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#StressRA" title='StressRA' data-use='m' data-ref="StressRA">StressRA</a>)</td></tr>
<tr><th id="142">142</th><td>    <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::NumRegs" title='llvm::RegisterClassInfo::RCInfo::NumRegs' data-ref="llvm::RegisterClassInfo::RCInfo::NumRegs">NumRegs</a> = <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#StressRA" title='StressRA' data-use='m' data-ref="StressRA">StressRA</a>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// Check if RC is a proper sub-class.</i></td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="24Super" title='Super' data-type='const llvm::TargetRegisterClass *' data-ref="24Super"><a class="local col4 ref" href="#24Super" title='Super' data-ref="24Super">Super</a></dfn> =</td></tr>
<tr><th id="146">146</th><td>          <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</a>(<a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC">RC</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::MF" title='llvm::RegisterClassInfo::MF' data-ref="llvm::RegisterClassInfo::MF">MF</a>))</td></tr>
<tr><th id="147">147</th><td>    <b>if</b> (<a class="local col4 ref" href="#24Super" title='Super' data-ref="24Super">Super</a> != <a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC">RC</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getNumAllocatableRegs' data-ref="_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE">getNumAllocatableRegs</a>(<a class="local col4 ref" href="#24Super" title='Super' data-ref="24Super">Super</a>) &gt; <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::NumRegs" title='llvm::RegisterClassInfo::RCInfo::NumRegs' data-ref="llvm::RegisterClassInfo::RCInfo::NumRegs">NumRegs</a>)</td></tr>
<tr><th id="148">148</th><td>      <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::ProperSubClass" title='llvm::RegisterClassInfo::RCInfo::ProperSubClass' data-ref="llvm::RegisterClassInfo::RCInfo::ProperSubClass">ProperSubClass</a> = <b>true</b>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::MinCost" title='llvm::RegisterClassInfo::RCInfo::MinCost' data-ref="llvm::RegisterClassInfo::RCInfo::MinCost">MinCost</a> = <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>(<a class="local col3 ref" href="#13MinCost" title='MinCost' data-ref="13MinCost">MinCost</a>);</td></tr>
<tr><th id="151">151</th><td>  <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::LastCostChange" title='llvm::RegisterClassInfo::RCInfo::LastCostChange' data-ref="llvm::RegisterClassInfo::RCInfo::LastCostChange">LastCostChange</a> = <a class="local col5 ref" href="#15LastCostChange" title='LastCostChange' data-ref="15LastCostChange">LastCostChange</a>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { dbgs() &lt;&lt; &quot;AllocationOrder(&quot; &lt;&lt; TRI-&gt;getRegClassName(RC) &lt;&lt; &quot;) = [&quot;; for (unsigned I = 0; I != RCI.NumRegs; ++I) dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printReg(RCI.Order[I], TRI); dbgs() &lt;&lt; (RCI.ProperSubClass ? &quot; ] (sub-class)\n&quot; : &quot; ]\n&quot;); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="154">154</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"AllocationOrder("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC">RC</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") = ["</q>;</td></tr>
<tr><th id="155">155</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="25I" title='I' data-type='unsigned int' data-ref="25I">I</dfn> = <var>0</var>; <a class="local col5 ref" href="#153" title='I' data-ref="25I">I</a> != <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::NumRegs" title='llvm::RegisterClassInfo::RCInfo::NumRegs' data-ref="llvm::RegisterClassInfo::RCInfo::NumRegs">NumRegs</a>; ++<a class="local col5 ref" href="#153" title='I' data-ref="25I">I</a>)</td></tr>
<tr><th id="156">156</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::Order" title='llvm::RegisterClassInfo::RCInfo::Order' data-ref="llvm::RegisterClassInfo::RCInfo::Order">Order</a>[<a class="local col5 ref" href="#153" title='I' data-ref="25I">I</a>], <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>);</td></tr>
<tr><th id="157">157</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::ProperSubClass" title='llvm::RegisterClassInfo::RCInfo::ProperSubClass' data-ref="llvm::RegisterClassInfo::RCInfo::ProperSubClass">ProperSubClass</a> ? <q>" ] (sub-class)\n"</q> : <q>" ]\n"</q>);</td></tr>
<tr><th id="158">158</th><td>  });</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i>// RCI is now up-to-date.</i></td></tr>
<tr><th id="161">161</th><td>  <a class="local col9 ref" href="#9RCI" title='RCI' data-ref="9RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::RCInfo::Tag" title='llvm::RegisterClassInfo::RCInfo::Tag' data-ref="llvm::RegisterClassInfo::RCInfo::Tag">Tag</a> = <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::Tag" title='llvm::RegisterClassInfo::Tag' data-ref="llvm::RegisterClassInfo::Tag">Tag</a>;</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i class="doc">/// This is not accurate because two overlapping register sets may have some</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">/// nonoverlapping reserved registers. However, computing the allocation order</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">/// for all register classes would be too expensive.</i></td></tr>
<tr><th id="167">167</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a>::<dfn class="decl def" id="_ZNK4llvm17RegisterClassInfo16computePSetLimitEj" title='llvm::RegisterClassInfo::computePSetLimit' data-ref="_ZNK4llvm17RegisterClassInfo16computePSetLimitEj">computePSetLimit</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="26Idx" title='Idx' data-type='unsigned int' data-ref="26Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="168">168</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="27RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="27RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="169">169</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28NumRCUnits" title='NumRCUnits' data-type='unsigned int' data-ref="28NumRCUnits">NumRCUnits</dfn> = <var>0</var>;</td></tr>
<tr><th id="170">170</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="29C" title='C' data-type='const llvm::TargetRegisterClass *' data-ref="29C">C</dfn> : <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</a>()) {</td></tr>
<tr><th id="171">171</th><td>    <em>const</em> <em>int</em> *<dfn class="local col0 decl" id="30PSetID" title='PSetID' data-type='const int *' data-ref="30PSetID">PSetID</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE">getRegClassPressureSets</a>(<a class="local col9 ref" href="#29C" title='C' data-ref="29C">C</a>);</td></tr>
<tr><th id="172">172</th><td>    <b>for</b> (; *<a class="local col0 ref" href="#30PSetID" title='PSetID' data-ref="30PSetID">PSetID</a> != -<var>1</var>; ++<a class="local col0 ref" href="#30PSetID" title='PSetID' data-ref="30PSetID">PSetID</a>) {</td></tr>
<tr><th id="173">173</th><td>      <b>if</b> ((<em>unsigned</em>)*<a class="local col0 ref" href="#30PSetID" title='PSetID' data-ref="30PSetID">PSetID</a> == <a class="local col6 ref" href="#26Idx" title='Idx' data-ref="26Idx">Idx</a>)</td></tr>
<tr><th id="174">174</th><td>        <b>break</b>;</td></tr>
<tr><th id="175">175</th><td>    }</td></tr>
<tr><th id="176">176</th><td>    <b>if</b> (*<a class="local col0 ref" href="#30PSetID" title='PSetID' data-ref="30PSetID">PSetID</a> == -<var>1</var>)</td></tr>
<tr><th id="177">177</th><td>      <b>continue</b>;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>    <i>// Found a register class that counts against this pressure set.</i></td></tr>
<tr><th id="180">180</th><td><i>    // For efficiency, only compute the set order for the largest set.</i></td></tr>
<tr><th id="181">181</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="31NUnits" title='NUnits' data-type='unsigned int' data-ref="31NUnits">NUnits</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</a>(<a class="local col9 ref" href="#29C" title='C' data-ref="29C">C</a>).<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::WeightLimit" title='llvm::RegClassWeight::WeightLimit' data-ref="llvm::RegClassWeight::WeightLimit">WeightLimit</a>;</td></tr>
<tr><th id="182">182</th><td>    <b>if</b> (!<a class="local col7 ref" href="#27RC" title='RC' data-ref="27RC">RC</a> || <a class="local col1 ref" href="#31NUnits" title='NUnits' data-ref="31NUnits">NUnits</a> &gt; <a class="local col8 ref" href="#28NumRCUnits" title='NumRCUnits' data-ref="28NumRCUnits">NumRCUnits</a>) {</td></tr>
<tr><th id="183">183</th><td>      <a class="local col7 ref" href="#27RC" title='RC' data-ref="27RC">RC</a> = <a class="local col9 ref" href="#29C" title='C' data-ref="29C">C</a>;</td></tr>
<tr><th id="184">184</th><td>      <a class="local col8 ref" href="#28NumRCUnits" title='NumRCUnits' data-ref="28NumRCUnits">NumRCUnits</a> = <a class="local col1 ref" href="#31NUnits" title='NUnits' data-ref="31NUnits">NUnits</a>;</td></tr>
<tr><th id="185">185</th><td>    }</td></tr>
<tr><th id="186">186</th><td>  }</td></tr>
<tr><th id="187">187</th><td>  <a class="member" href="#_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::compute' data-ref="_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE">compute</a>(<a class="local col7 ref" href="#27RC" title='RC' data-ref="27RC">RC</a>);</td></tr>
<tr><th id="188">188</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32NReserved" title='NReserved' data-type='unsigned int' data-ref="32NReserved">NReserved</dfn> = <a class="local col7 ref" href="#27RC" title='RC' data-ref="27RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>() - <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getNumAllocatableRegs' data-ref="_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE">getNumAllocatableRegs</a>(<a class="local col7 ref" href="#27RC" title='RC' data-ref="27RC">RC</a>);</td></tr>
<tr><th id="189">189</th><td>  <b>return</b> <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::MF" title='llvm::RegisterClassInfo::MF' data-ref="llvm::RegisterClassInfo::MF">MF</a>, <a class="local col6 ref" href="#26Idx" title='Idx' data-ref="26Idx">Idx</a>) -</td></tr>
<tr><th id="190">190</th><td>         <a class="member" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</a>(<a class="local col7 ref" href="#27RC" title='RC' data-ref="27RC">RC</a>).<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a> * <a class="local col2 ref" href="#32NReserved" title='NReserved' data-ref="32NReserved">NReserved</a>;</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
