Release 14.7 ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -filter
iseconfig/filter.filter -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc
atlys.ucf -p xc6slx45-csg324-2 atlys_ddr_test_vhdl.ngc atlys_ddr_test_vhdl.ngd

Reading NGO file
"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/a
tlys_ddr_test_vhdl/atlys_ddr_test_vhdl.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "atlys.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_clk = PERIOD "CLK_I" 100
   MHz HIGH 50%;> [atlys.ucf(177)]: Unable to find an active 'TNM' or 'TimeGrp'
   constraint named 'CLK_I'.

Done...

Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'interface/c3_clk_sig_INV_0'
   of type 'INV' are both connected to the same signal 'interface/c3_clk_sig',
   which forms a ring buffer.
WARNING:NgdBuild:452 - logical net 'N336' has no driver
WARNING:NgdBuild:452 - logical net 'N340' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 406084 kilobytes

Writing NGD file "atlys_ddr_test_vhdl.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "atlys_ddr_test_vhdl.bld"...
