{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 22:50:38 2023 " "Info: Processing started: Thu Jun 08 22:50:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(1) " "Warning (10463): Verilog HDL Declaration warning at final.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/final.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Info: Found entity 1: final" {  } { { "final.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/final.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Info: Found entity 1: cmp" {  } { { "cmp.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/cmp.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_top.v 8 8 " "Info: Found 8 design units, including 8 entities, in source file led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Led_Top " "Info: Found entity 1: Led_Top" {  } { { "Led_Top.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Led_Control " "Info: Found entity 2: Led_Control" {  } { { "Led_Top.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Led_Driver " "Info: Found entity 3: Led_Driver" {  } { { "Led_Top.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 237 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Led_Driver_Control " "Info: Found entity 4: Led_Driver_Control" {  } { { "Led_Top.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 281 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Timer " "Info: Found entity 5: Timer" {  } { { "Led_Top.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 313 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 MSTimer " "Info: Found entity 6: MSTimer" {  } { { "Led_Top.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 343 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 NMSTimer " "Info: Found entity 7: NMSTimer" {  } { { "Led_Top.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 367 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 Led_Interface " "Info: Found entity 8: Led_Interface" {  } { { "Led_Top.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 394 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/display.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file time_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Info: Found entity 1: time_counter" {  } { { "time_counter.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/time_counter.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timera.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timera.v" { { "Info" "ISGN_ENTITY_NAME" "1 timera " "Info: Found entity 1: timera" {  } { { "timera.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/timera.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Info: Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/lfsr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Info: Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:r " "Info: Elaborating entity \"lfsr\" for hierarchy \"lfsr:r\"" {  } { { "final.v" "r" { Text "C:/Users/mark9/Downloads/final (1)/final/final.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cmp:c " "Info: Elaborating entity \"cmp\" for hierarchy \"cmp:c\"" {  } { { "final.v" "c" { Text "C:/Users/mark9/Downloads/final (1)/final/final.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmp.v(18) " "Warning (10230): Verilog HDL assignment warning at cmp.v(18): truncated value with size 32 to match size of target (8)" {  } { { "cmp.v" "" { Text "C:/Users/mark9/Downloads/final (1)/final/cmp.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timera timera:t " "Info: Elaborating entity \"timera\" for hierarchy \"timera:t\"" {  } { { "final.v" "t" { Text "C:/Users/mark9/Downloads/final (1)/final/final.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timera:t\|time_counter:t " "Info: Elaborating entity \"time_counter\" for hierarchy \"timera:t\|time_counter:t\"" {  } { { "timera.v" "t" { Text "C:/Users/mark9/Downloads/final (1)/final/timera.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display timera:t\|display:d " "Info: Elaborating entity \"display\" for hierarchy \"timera:t\|display:d\"" {  } { { "timera.v" "d" { Text "C:/Users/mark9/Downloads/final (1)/final/timera.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led_Top Led_Top:l " "Info: Elaborating entity \"Led_Top\" for hierarchy \"Led_Top:l\"" {  } { { "final.v" "l" { Text "C:/Users/mark9/Downloads/final (1)/final/final.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led_Control Led_Top:l\|Led_Control:Led_Control " "Info: Elaborating entity \"Led_Control\" for hierarchy \"Led_Top:l\|Led_Control:Led_Control\"" {  } { { "Led_Top.v" "Led_Control" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led_Driver Led_Top:l\|Led_Driver:Led_Driver\[0\] " "Info: Elaborating entity \"Led_Driver\" for hierarchy \"Led_Top:l\|Led_Driver:Led_Driver\[0\]\"" {  } { { "Led_Top.v" "Led_Driver\[0\]" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led_Driver_Control Led_Top:l\|Led_Driver:Led_Driver\[0\]\|Led_Driver_Control:Led_Driver_Control " "Info: Elaborating entity \"Led_Driver_Control\" for hierarchy \"Led_Top:l\|Led_Driver:Led_Driver\[0\]\|Led_Driver_Control:Led_Driver_Control\"" {  } { { "Led_Top.v" "Led_Driver_Control" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Led_Top:l\|Led_Driver:Led_Driver\[0\]\|Timer:Timer " "Info: Elaborating entity \"Timer\" for hierarchy \"Led_Top:l\|Led_Driver:Led_Driver\[0\]\|Timer:Timer\"" {  } { { "Led_Top.v" "Timer" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSTimer Led_Top:l\|Led_Driver:Led_Driver\[0\]\|Timer:Timer\|MSTimer:MSTimer " "Info: Elaborating entity \"MSTimer\" for hierarchy \"Led_Top:l\|Led_Driver:Led_Driver\[0\]\|Timer:Timer\|MSTimer:MSTimer\"" {  } { { "Led_Top.v" "MSTimer" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMSTimer Led_Top:l\|Led_Driver:Led_Driver\[0\]\|Timer:Timer\|NMSTimer:NMSTimer " "Info: Elaborating entity \"NMSTimer\" for hierarchy \"Led_Top:l\|Led_Driver:Led_Driver\[0\]\|Timer:Timer\|NMSTimer:NMSTimer\"" {  } { { "Led_Top.v" "NMSTimer" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led_Interface Led_Top:l\|Led_Driver:Led_Driver\[0\]\|Led_Interface:Led_Interface " "Info: Elaborating entity \"Led_Interface\" for hierarchy \"Led_Top:l\|Led_Driver:Led_Driver\[0\]\|Led_Interface:Led_Interface\"" {  } { { "Led_Top.v" "Led_Interface" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 276 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "setMSTimes Led_Driver_Control 56 14 " "Warning (12020): Port \"setMSTimes\" on the entity instantiation of \"Led_Driver_Control\" is connected to a signal of width 56. The formal width of the signal in the module is 14.  The extra bits will be ignored." {  } { { "Led_Top.v" "Led_Driver_Control" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 257 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "setMSTimes Led_Driver_Control 56 14 " "Warning (12020): Port \"setMSTimes\" on the entity instantiation of \"Led_Driver_Control\" is connected to a signal of width 56. The formal width of the signal in the module is 14.  The extra bits will be ignored." {  } { { "Led_Top.v" "Led_Driver_Control" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 257 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "setMSTimes Led_Driver_Control 56 14 " "Warning (12020): Port \"setMSTimes\" on the entity instantiation of \"Led_Driver_Control\" is connected to a signal of width 56. The formal width of the signal in the module is 14.  The extra bits will be ignored." {  } { { "Led_Top.v" "Led_Driver_Control" { Text "C:/Users/mark9/Downloads/final (1)/final/Led_Top.v" 257 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "494 " "Info: Implemented 494 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "458 " "Info: Implemented 458 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 22:50:41 2023 " "Info: Processing ended: Thu Jun 08 22:50:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
