# ##################################################################
#
#  Copyright (c) Extreme Networks Inc. 2018, 2021
#  All rights reserved
#
# ##################################################################
#
#  This file defines common ports present on X465 series switches
#

# ##################################################################
# Common Ports
# ##################################################################

common_port_info: &COMMON_PORT_INFO
  interrupt: port_irq

1G_port: &1G_PORT
   <<: *DEFAULT_PORT_CAPABILITY
   portType: HAL_PIF_10_100_1000
   portMediaType: HAL_PORT_MED_UTP
   Pfc: true
   OutputSyncE: true
   Ptp: true
   Eee: true
   FullDuplexOnly: false
   GigHalfDuplex: false
   MacsecOrHalfDuplex: true

1G_poe_port: &1G_POE_PORT
   <<: *DEFAULT_PORT_CAPABILITY
   portType: HAL_PIF_10_100_1000
   portMediaType: HAL_PORT_MED_UTP
   Pfc: true
   Poe: true
   PoePlusPlus: false
   FastPoe: true
   Eee: true
   GigHalfDuplex: false
   FullDuplexOnly: false
   MacsecOrHalfDuplex: true

5G_poe_port: &5G_POE_PORT
   <<: *DEFAULT_PORT_CAPABILITY
   portType: HAL_PIF_100_1000_2500_5000
   portMediaType: HAL_PORT_MED_UTP
   Pfc: true
   FullDuplexOnly: true
   Poe: true
   PoePlusPlus: true
   FastPoe: true
   Eee: true

10G_port: &10G_PORT
   <<: *DEFAULT_PORT_CAPABILITY
   portType: HAL_PIF_100_1000_10000
   portMediaType: HAL_PORT_MED_GBIC
   Pfc: true
   FullDuplexOnly: true

1G_sfp_port: &1G_SFP_PORT
   <<: *DEFAULT_PORT_CAPABILITY
   portType: HAL_PIF_10_100_1000
   portMediaType: HAL_PORT_MED_MGBIC
   Pfc: true
   FullDuplexOnly: true

# 25G port
25G_port: &25G_PORT
   <<: *DEFAULT_PORT_CAPABILITY
   portType: HAL_PIF_25000
   portMediaType: HAL_PORT_MED_GBIC
   Pfc: true
   Ptp: true
   Fec: true

# 40G port with partition enabled
40G_partition_port: &40G_PARTITION_PORT
   <<: *DEFAULT_PORT_CAPABILITY
   portType: HAL_PIF_40000
   portMediaType: HAL_PORT_MED_GBIC
   Partition: true
   PartitionSize: 4
   Pfc: true

# MAC to CPU ports for virtualization applications
10G_side_band_port: &10G_SB_PORT
   <<: *DEFAULT_PORT_CAPABILITY
   portType: HAL_PIF_10000
   portMediaType: HAL_PORT_MED_UTP
   SideBandPort: true

# Stacking port 1
stacking_port_1: &STACKING_PORT_1
  devices:
    - name:           sp_1_eeprom
      compatible:     24c02
      bus:            pca9548_1_ch0
      addresses:      [0x50, 0x68]
  module_eeprom:      sp_1_eeprom
  connector:          QSFP_PLUS
  module_present:
    device:           sp_pca9506
    register:         0x00
    bitmask:          0x01
    active_low:       1
  module_interrupt:
    device:           sp_pca9506
    register:         0x00
    bitmask:          0x02
    active_low:       1
  module_lpmode:
    device:           sp_pca9506
    register:         0x08
    bitmask:          0x04
  module_reset:
    device:           sp_pca9506
    register:         0x08
    bitmask:          0x08
    active_low:       1
  module_init_ops:
    - device:         sp_pca9506
      register:       0x18
      bitmask:        0x0f
      value:          0x3
    - device:         sp_pca9506
      register:       0x08
      bitmask:        0x08
      active_low:     1
      value:          0
    - device:         sp_pca9506
      register:       0x20
      bitmask:        0x01
      value:          0

# Stacking port 2
stacking_port_2: &STACKING_PORT_2
  devices:
    - name:           sp_2_eeprom
      compatible:     24c02
      bus:            pca9548_1_ch1
      addresses:      [0x50, 0x68]
  module_eeprom:      sp_2_eeprom
  connector:          QSFP_PLUS
  module_present:
    device:           sp_pca9506
    register:         0x01
    bitmask:          0x01
    active_low:       1
  module_interrupt:
    device:           sp_pca9506
    register:         0x01
    bitmask:          0x02
    active_low:       1
  module_lpmode:
    device:           sp_pca9506
    register:         0x09
    bitmask:          0x04
  module_reset:
    device:           sp_pca9506
    register:         0x09
    bitmask:          0x08
    active_low:       1
  module_init_ops:
    - device:         sp_pca9506
      register:       0x19
      bitmask:        0x0f
      value:          0x3
    - device:         sp_pca9506
      register:       0x09
      bitmask:        0x08
      active_low:     1
      value:          0
    - device:         sp_pca9506
      register:       0x21
      bitmask:        0x01
      value:          0
