$date
	Sun Nov 23 14:55:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu $end
$var wire 32 ! ALURes_out [31:0] $end
$var parameter 32 " WIDTH $end
$var reg 4 # ALUOp_in [3:0] $end
$var reg 32 $ A_in [31:0] $end
$var reg 32 % B_in [31:0] $end
$scope module DUT $end
$var wire 32 & A [31:0] $end
$var wire 4 ' ALUOp [3:0] $end
$var wire 32 ( B [31:0] $end
$var wire 5 ) shamt [4:0] $end
$var reg 32 * ALURes [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 "
$end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 !
$end
#20000
b101 )
b1111 !
b1111 *
b101 %
b101 (
b1010 $
b1010 &
#30000
b101 !
b101 *
b1000 #
b1000 '
#40000
b1010 )
b101 !
b101 *
b0 #
b0 '
b1010 %
b1010 (
b11111111111111111111111111111011 $
b11111111111111111111111111111011 &
#50000
b11000 )
b10010001001000001011001101000 !
b10010001001000001011001101000 *
b111 #
b111 '
b10010001101000101011001111000 %
b10010001101000101011001111000 (
b11011110101011011011111011101111 $
b11011110101011011011111011101111 &
#60000
b11001100100110011110100010010111 !
b11001100100110011110100010010111 *
b100 #
b100 '
#70000
b10 )
b101000 !
b101000 *
b1 #
b1 '
b10 %
b10 (
b1010 $
b1010 &
#80000
b11111111111111111111111111111110 !
b11111111111111111111111111111110 *
b1101 #
b1101 '
b11111111111111111111111111111000 $
b11111111111111111111111111111000 &
#90000
b101 )
b1 !
b1 *
b10 #
b10 '
b101 %
b101 (
b11111111111111111111111111111011 $
b11111111111111111111111111111011 &
#100000
b0 !
b0 *
b11 #
b11 '
#210000
