<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.2.0.38.1" title="csi" device="LIFCL-17-8UWG72C" performance_grade="8_Low-Power_1.0V" default_implementation="csi">
    <Options/>
    <Implementation title="csi" dir="csi" description="csi" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="csi_tb"/>
        <Source name="source/csi/csi2_receiver_ip/csi2_receiver_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/csi/byte_to_pixel_ip/byte_to_pixel_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/csi/pll_sim_ip/pll_sim_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/csi/csi2_transmitter_ip/csi2_transmitter_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/csi/pixel_to_byte_ip/pixel_to_byte_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/csi/csi_tb.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="csi_tb"/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="csi1.sty"/>
</RadiantProject>
