Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne24.ecn.purdue.edu, pid 6081
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/ns_s_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/ns_s_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a122e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1237710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a123f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1249710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1251710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11dc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11e4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11ee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11f6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11ff710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1209710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1211710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a119b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11a3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11ad710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11b5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11bf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11c8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a11d1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a115a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1162710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a116c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1174710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a117f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1187710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1191710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a111a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1123710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a112c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1136710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a113f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1147710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1151710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10d9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10e2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10eb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10f4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10fe710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1107710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1110710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1099710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10a3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10ab710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10b4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10bd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10c6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a10cf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1058710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1061710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a106b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1073710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a107e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1086710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1090710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1019710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1022710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a102b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1034710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a103d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1045710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a104f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a1057710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a0fe1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe3a0fe9710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ff2400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ff2e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ffd8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a1005358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a1005da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a100e828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a10172b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a1017cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fa0780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fa8208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fa8c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fb16d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fbb160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fbbba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fc3630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fcd0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fcdb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fd6588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0fd6fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f5fa58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f674e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f67f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f709b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f79438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f79e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f83908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f8b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f8bdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f95860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f1e2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f1ed30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f277b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f30240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f30c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f39710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f42198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f42be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f4a668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f530f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f53b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0edd5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ee7048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ee7a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ef0518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ef0f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ef89e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f01470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f01eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f0a940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f133c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0f13e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0e9c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ea4320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ea4d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0eae7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0eb7278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0eb7cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ec0748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a1f760f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a1f76ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0ecf630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0e590b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0e59b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe3a0e61588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e61eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e69128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e69358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e69588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e697b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e699e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e69c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e69e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e760b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e762e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e76518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e76748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e76978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e76ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e76dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe3a0e81048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fe3a0e28f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fe3a0e31588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40090476805500 because a thread reached the max instruction count
