TimeQuest Timing Analyzer report for External
Sat Sep 28 13:49:43 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50m'
 13. Slow 1200mV 85C Model Setup: 'receiver:uart_Rx|ready'
 14. Slow 1200mV 85C Model Setup: 'wr_en'
 15. Slow 1200mV 85C Model Hold: 'receiver:uart_Rx|ready'
 16. Slow 1200mV 85C Model Hold: 'clk_50m'
 17. Slow 1200mV 85C Model Hold: 'wr_en'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk_50m'
 26. Slow 1200mV 0C Model Setup: 'receiver:uart_Rx|ready'
 27. Slow 1200mV 0C Model Setup: 'wr_en'
 28. Slow 1200mV 0C Model Hold: 'clk_50m'
 29. Slow 1200mV 0C Model Hold: 'receiver:uart_Rx|ready'
 30. Slow 1200mV 0C Model Hold: 'wr_en'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk_50m'
 38. Fast 1200mV 0C Model Setup: 'receiver:uart_Rx|ready'
 39. Fast 1200mV 0C Model Setup: 'wr_en'
 40. Fast 1200mV 0C Model Hold: 'receiver:uart_Rx|ready'
 41. Fast 1200mV 0C Model Hold: 'clk_50m'
 42. Fast 1200mV 0C Model Hold: 'wr_en'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; External                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.3%      ;
;     Processor 3            ;  10.8%      ;
;     Processor 4            ;   7.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                         ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; Clock Name             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                    ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; clk_50m                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50m }                ;
; receiver:uart_Rx|ready ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { receiver:uart_Rx|ready } ;
; wr_en                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { wr_en }                  ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                    ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                          ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; 112.22 MHz ; 112.22 MHz      ; clk_50m                ;                                                               ;
; 381.97 MHz ; 381.97 MHz      ; receiver:uart_Rx|ready ;                                                               ;
; 572.08 MHz ; 250.0 MHz       ; wr_en                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary             ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk_50m                ; -7.911 ; -4414.780     ;
; receiver:uart_Rx|ready ; -1.618 ; -91.490       ;
; wr_en                  ; -0.845 ; -5.996        ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary             ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; receiver:uart_Rx|ready ; 0.341 ; 0.000         ;
; clk_50m                ; 0.344 ; 0.000         ;
; wr_en                  ; 0.359 ; 0.000         ;
+------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------------------+--------+-----------------+
; Clock                  ; Slack  ; End Point TNS   ;
+------------------------+--------+-----------------+
; clk_50m                ; -3.000 ; -1245.000       ;
; wr_en                  ; -3.000 ; -15.000         ;
; receiver:uart_Rx|ready ; -1.000 ; -76.000         ;
+------------------------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50m'                                                                                                                                             ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.911 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 9.185      ;
; -7.815 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 9.089      ;
; -7.795 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 9.069      ;
; -7.712 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.986      ;
; -7.711 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.985      ;
; -7.710 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.984      ;
; -7.704 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.978      ;
; -7.699 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.973      ;
; -7.699 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.973      ;
; -7.696 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.970      ;
; -7.684 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.958      ;
; -7.681 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.955      ;
; -7.679 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.953      ;
; -7.675 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.949      ;
; -7.640 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.293      ; 8.928      ;
; -7.635 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.906      ;
; -7.616 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.890      ;
; -7.614 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.888      ;
; -7.603 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.877      ;
; -7.596 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.870      ;
; -7.595 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.869      ;
; -7.594 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.868      ;
; -7.589 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.863      ;
; -7.588 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.862      ;
; -7.585 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.859      ;
; -7.583 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.857      ;
; -7.583 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.857      ;
; -7.582 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.856      ;
; -7.580 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.854      ;
; -7.579 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.853      ;
; -7.574 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.848      ;
; -7.573 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.296      ; 8.864      ;
; -7.568 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.842      ;
; -7.565 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.839      ;
; -7.563 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.837      ;
; -7.562 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.836      ;
; -7.559 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.833      ;
; -7.542 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.816      ;
; -7.541 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.296      ; 8.832      ;
; -7.539 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.810      ;
; -7.532 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[23]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 8.838      ;
; -7.524 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.293      ; 8.812      ;
; -7.523 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.794      ;
; -7.519 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.790      ;
; -7.518 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.293      ; 8.806      ;
; -7.514 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[14]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.294      ; 8.803      ;
; -7.501 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[8]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.298      ; 8.794      ;
; -7.500 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.774      ;
; -7.500 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[23]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 8.806      ;
; -7.498 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.772      ;
; -7.498 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[1]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.298      ; 8.791      ;
; -7.494 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.768      ;
; -7.487 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.761      ;
; -7.482 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[14]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.294      ; 8.771      ;
; -7.480 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.754      ;
; -7.479 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.753      ;
; -7.478 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.752      ;
; -7.473 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.747      ;
; -7.473 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[19]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.298      ; 8.766      ;
; -7.472 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.746      ;
; -7.469 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.743      ;
; -7.469 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[8]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.298      ; 8.762      ;
; -7.467 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[40] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.741      ;
; -7.467 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.741      ;
; -7.466 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.740      ;
; -7.466 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[1]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.298      ; 8.759      ;
; -7.465 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[22]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.298      ; 8.758      ;
; -7.464 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.738      ;
; -7.463 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.737      ;
; -7.460 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[5]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.300      ; 8.755      ;
; -7.458 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.732      ;
; -7.457 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[45]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.296      ; 8.748      ;
; -7.452 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.726      ;
; -7.449 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.723      ;
; -7.447 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[39] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.721      ;
; -7.446 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.720      ;
; -7.443 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.717      ;
; -7.441 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[19]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.298      ; 8.734      ;
; -7.433 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[22]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.298      ; 8.726      ;
; -7.429 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.290      ; 8.714      ;
; -7.426 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.700      ;
; -7.425 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[44]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.296      ; 8.716      ;
; -7.423 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.694      ;
; -7.420 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.279      ; 8.694      ;
; -7.419 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[2]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.290      ; 8.704      ;
; -7.418 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[4]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.300      ; 8.713      ;
; -7.416 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[23]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[45]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 8.722      ;
; -7.413 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.290      ; 8.698      ;
; -7.412 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[10] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.290      ; 8.697      ;
; -7.411 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.290      ; 8.696      ;
; -7.409 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.290      ; 8.694      ;
; -7.408 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.293      ; 8.696      ;
; -7.407 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.678      ;
; -7.403 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.674      ;
; -7.403 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[18]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.296      ; 8.694      ;
; -7.402 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.293      ; 8.690      ;
; -7.401 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.672      ;
; -7.399 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.290      ; 8.684      ;
; -7.398 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[14]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[45]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.294      ; 8.687      ;
; -7.397 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.290      ; 8.682      ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'receiver:uart_Rx|ready'                                                                                                        ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.618 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.545      ;
; -1.618 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.545      ;
; -1.565 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.088     ; 2.472      ;
; -1.565 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.088     ; 2.472      ;
; -1.538 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.465      ;
; -1.538 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.465      ;
; -1.531 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.088     ; 2.438      ;
; -1.531 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.088     ; 2.438      ;
; -1.454 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.364      ;
; -1.454 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.364      ;
; -1.454 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.364      ;
; -1.454 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.364      ;
; -1.450 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.088     ; 2.357      ;
; -1.450 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.088     ; 2.357      ;
; -1.425 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.335      ;
; -1.425 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.335      ;
; -1.425 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.335      ;
; -1.425 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.335      ;
; -1.425 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.335      ;
; -1.425 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.335      ;
; -1.425 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.335      ;
; -1.425 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.335      ;
; -1.415 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.342      ;
; -1.415 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.342      ;
; -1.404 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.066     ; 2.333      ;
; -1.404 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.066     ; 2.333      ;
; -1.376 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.286      ;
; -1.376 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.286      ;
; -1.376 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.286      ;
; -1.376 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.286      ;
; -1.364 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.297      ;
; -1.364 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.297      ;
; -1.359 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.269      ;
; -1.359 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.269      ;
; -1.359 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.269      ;
; -1.359 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.269      ;
; -1.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.284      ;
; -1.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.284      ;
; -1.346 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.088     ; 2.253      ;
; -1.346 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.088     ; 2.253      ;
; -1.330 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.257      ;
; -1.330 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.257      ;
; -1.329 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.066     ; 2.258      ;
; -1.329 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.066     ; 2.258      ;
; -1.326 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.236      ;
; -1.326 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.236      ;
; -1.326 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.236      ;
; -1.326 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.236      ;
; -1.326 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.236      ;
; -1.326 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.236      ;
; -1.326 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.236      ;
; -1.326 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.236      ;
; -1.315 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.225      ;
; -1.315 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.225      ;
; -1.315 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.225      ;
; -1.315 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.225      ;
; -1.298 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[5][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.086     ; 2.207      ;
; -1.298 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.086     ; 2.207      ;
; -1.298 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[5][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.086     ; 2.207      ;
; -1.298 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.086     ; 2.207      ;
; -1.286 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.196      ;
; -1.286 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.196      ;
; -1.286 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.196      ;
; -1.286 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.196      ;
; -1.261 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.171      ;
; -1.261 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.171      ;
; -1.261 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.171      ;
; -1.261 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.171      ;
; -1.261 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.065     ; 2.191      ;
; -1.261 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.065     ; 2.191      ;
; -1.261 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.065     ; 2.191      ;
; -1.261 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.065     ; 2.191      ;
; -1.261 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.065     ; 2.191      ;
; -1.261 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.065     ; 2.191      ;
; -1.247 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.179      ;
; -1.247 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.179      ;
; -1.247 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.179      ;
; -1.247 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.179      ;
; -1.247 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.179      ;
; -1.247 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.179      ;
; -1.244 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.154      ;
; -1.244 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.154      ;
; -1.244 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.154      ;
; -1.244 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.154      ;
; -1.240 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.066     ; 2.169      ;
; -1.240 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.066     ; 2.169      ;
; -1.237 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.147      ;
; -1.237 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.147      ;
; -1.237 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.147      ;
; -1.237 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.147      ;
; -1.237 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.147      ;
; -1.237 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.147      ;
; -1.237 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.147      ;
; -1.237 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.085     ; 2.147      ;
; -1.229 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.161      ;
; -1.229 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.161      ;
; -1.229 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.161      ;
; -1.229 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.161      ;
; -1.229 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.161      ;
; -1.229 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.161      ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'wr_en'                                                                                                              ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -0.845 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.403     ; 1.417      ;
; -0.844 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.748      ;
; -0.818 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.722      ;
; -0.748 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.681      ;
; -0.719 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.072     ; 1.622      ;
; -0.717 ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.403     ; 1.289      ;
; -0.712 ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.616      ;
; -0.650 ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.554      ;
; -0.623 ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.524      ;
; -0.597 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.531      ;
; -0.594 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.528      ;
; -0.593 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.527      ;
; -0.585 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.518      ;
; -0.573 ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.477      ;
; -0.555 ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.459      ;
; -0.553 ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.457      ;
; -0.550 ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.451      ;
; -0.531 ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.403     ; 1.103      ;
; -0.531 ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.403     ; 1.103      ;
; -0.528 ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.403     ; 1.100      ;
; -0.514 ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.415      ;
; -0.494 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.428      ;
; -0.494 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.428      ;
; -0.475 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.409      ;
; -0.470 ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.072     ; 1.373      ;
; -0.468 ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.372      ;
; -0.463 ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.062     ; 1.376      ;
; -0.463 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.396      ;
; -0.458 ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.072     ; 1.361      ;
; -0.450 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.384      ;
; -0.447 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.381      ;
; -0.445 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.379      ;
; -0.438 ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.072     ; 1.341      ;
; -0.421 ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.325      ;
; -0.405 ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.309      ;
; -0.404 ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.072     ; 1.307      ;
; -0.372 ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.403     ; 0.944      ;
; -0.366 ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.403     ; 0.938      ;
; -0.348 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.282      ;
; -0.347 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.281      ;
; -0.345 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 1.279      ;
; -0.325 ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.229      ;
; -0.322 ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.223      ;
; -0.319 ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.223      ;
; -0.290 ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.191      ;
; -0.280 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.213      ;
; -0.245 ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.073     ; 1.147      ;
; -0.238 ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.071     ; 1.142      ;
; -0.037 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 0.971      ;
; 0.155  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 0.779      ;
; 0.157  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 0.777      ;
; 0.275  ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.061     ; 0.659      ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'receiver:uart_Rx|ready'                                                                                                              ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.341 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[6][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.117      ;
; 0.357 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.580      ;
; 0.371 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[6][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.590      ; 1.148      ;
; 0.385 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[6][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.161      ;
; 0.388 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[6][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.590      ; 1.165      ;
; 0.434 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[0][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.210      ;
; 0.436 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[5][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.212      ;
; 0.439 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[5][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.215      ;
; 0.443 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[3][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.219      ;
; 0.445 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[0][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.221      ;
; 0.450 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[2][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.218      ;
; 0.458 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[3][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.234      ;
; 0.458 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[8][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.234      ;
; 0.459 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[0][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.235      ;
; 0.470 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[5][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.238      ;
; 0.475 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[5][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.251      ;
; 0.475 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[2][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.243      ;
; 0.475 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[1][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.243      ;
; 0.476 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[7][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.244      ;
; 0.476 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[6][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.252      ;
; 0.476 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[5][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.244      ;
; 0.477 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[1][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.245      ;
; 0.478 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[7][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.246      ;
; 0.483 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[3][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.259      ;
; 0.486 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[7][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.254      ;
; 0.491 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[3][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.267      ;
; 0.494 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[0][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.270      ;
; 0.494 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[1][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.262      ;
; 0.495 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[3][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.271      ;
; 0.495 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[4][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.586      ; 1.268      ;
; 0.497 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[2][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.265      ;
; 0.499 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[4][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.586      ; 1.272      ;
; 0.504 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[2][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.272      ;
; 0.506 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[7][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.274      ;
; 0.506 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[1][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.274      ;
; 0.510 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[7][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.278      ;
; 0.513 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[7][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.281      ;
; 0.518 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[6][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.294      ;
; 0.520 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[4][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.586      ; 1.293      ;
; 0.524 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[4][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.586      ; 1.297      ;
; 0.524 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[2][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.292      ;
; 0.525 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[3][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.579      ; 1.291      ;
; 0.525 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[4][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.586      ; 1.298      ;
; 0.528 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[8][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.304      ;
; 0.535 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[8][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.311      ;
; 0.541 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[6][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.317      ;
; 0.546 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[4][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.586      ; 1.319      ;
; 0.546 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[7][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.314      ;
; 0.560 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[0][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.336      ;
; 0.561 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[7][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.329      ;
; 0.561 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[1][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.329      ;
; 0.561 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[8][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.337      ;
; 0.562 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[1][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.330      ;
; 0.563 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[3][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.579      ; 1.329      ;
; 0.563 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[3][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.339      ;
; 0.567 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[1][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.335      ;
; 0.573 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[0][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.349      ;
; 0.576 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.796      ;
; 0.576 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.796      ;
; 0.577 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.797      ;
; 0.577 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.797      ;
; 0.580 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[2][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.348      ;
; 0.583 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[5][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.359      ;
; 0.586 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[5][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.362      ;
; 0.591 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[2][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.359      ;
; 0.597 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[5][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.373      ;
; 0.601 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[4][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.586      ; 1.374      ;
; 0.624 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.844      ;
; 0.628 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[2][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.396      ;
; 0.655 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[8][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.599      ; 1.441      ;
; 0.655 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[0][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.431      ;
; 0.660 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[4][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.586      ; 1.433      ;
; 0.662 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[8][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.438      ;
; 0.662 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[1][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.581      ; 1.430      ;
; 0.671 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.891      ;
; 0.686 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[0][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.462      ;
; 0.695 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.915      ;
; 0.724 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[6][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.500      ;
; 0.762 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.982      ;
; 0.768 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[8][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.589      ; 1.544      ;
; 0.869 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[8][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.599      ; 1.655      ;
; 1.007 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.227      ;
; 1.436 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.656      ;
; 1.436 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.656      ;
; 1.436 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.656      ;
; 1.436 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.656      ;
; 1.436 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.656      ;
; 1.436 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.656      ;
; 1.516 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.736      ;
; 1.516 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.736      ;
; 1.516 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.736      ;
; 1.516 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.736      ;
; 1.516 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.736      ;
; 1.516 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.736      ;
; 1.517 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[5][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.737      ;
; 1.517 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[5][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.737      ;
; 1.517 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[5][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.737      ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50m'                                                                                                                                                                   ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.344 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; clk_50m      ; clk_50m     ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; transmitter:uart_Tx|state.TX_STATE_START                    ; transmitter:uart_Tx|state.TX_STATE_START                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; transmitter:uart_Tx|bit_pos[2]                              ; transmitter:uart_Tx|bit_pos[2]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; transmitter:uart_Tx|bit_pos[0]                              ; transmitter:uart_Tx|bit_pos[0]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; transmitter:uart_Tx|bit_pos[1]                              ; transmitter:uart_Tx|bit_pos[1]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; receiver:uart_Rx|scratch[4]                                 ; receiver:uart_Rx|scratch[4]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; receiver:uart_Rx|scratch[5]                                 ; receiver:uart_Rx|scratch[5]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; receiver:uart_Rx|scratch[1]                                 ; receiver:uart_Rx|scratch[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.076      ; 0.577      ;
; 0.347 ; baudrate:uart_baud|tx_acc[1]                                ; baudrate:uart_baud|tx_acc[1]                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.076      ; 0.580      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[0]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[0]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[0]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[0]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[22]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[22]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[26]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[26]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[26]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[26]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ALIGN       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ALIGN       ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ROUND       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ROUND       ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.WAIT_REQ    ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.WAIT_REQ    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; transmitter:uart_Tx|Tx                                      ; transmitter:uart_Tx|Tx                                      ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z[31]                ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z[31]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; transmitter:uart_Tx|state.TX_STATE_IDLE                     ; transmitter:uart_Tx|state.TX_STATE_IDLE                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; transmitter:uart_Tx|flag2                                   ; transmitter:uart_Tx|flag2                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_A    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_A    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|scratch[3]                                 ; receiver:uart_Rx|scratch[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|scratch[2]                                 ; receiver:uart_Rx|scratch[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|scratch[0]                                 ; receiver:uart_Rx|scratch[0]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|scratch[7]                                 ; receiver:uart_Rx|scratch[7]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|scratch[6]                                 ; receiver:uart_Rx|scratch[6]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|state.RX_STATE_DATA                        ; receiver:uart_Rx|state.RX_STATE_DATA                        ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|sample[0]                                  ; receiver:uart_Rx|sample[0]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|sample[2]                                  ; receiver:uart_Rx|sample[2]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|sample[1]                                  ; receiver:uart_Rx|sample[1]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|sample[3]                                  ; receiver:uart_Rx|sample[3]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|bit_pos[3]                                 ; receiver:uart_Rx|bit_pos[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|bit_pos[2]                                 ; receiver:uart_Rx|bit_pos[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; receiver:uart_Rx|bit_pos[1]                                 ; receiver:uart_Rx|bit_pos[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z[31]                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z[31]                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|rdy                    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|rdy                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_A      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_A      ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.UNPACK           ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.UNPACK           ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_B      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_B      ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.ROUND            ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.ROUND            ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_2      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_2      ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.MULTIPLY_0       ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.MULTIPLY_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.WAIT_REQ         ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.WAIT_REQ         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z_m[23]                ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z_m[23]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_1      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_1      ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[1]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[1]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[2]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[2]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_1 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_1 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[0]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[0]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[1]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[1]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[2]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[2]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; receiver:uart_Rx|bit_pos[0]                                 ; receiver:uart_Rx|bit_pos[0]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; baudrate:uart_baud|rx_acc[4]                                ; baudrate:uart_baud|rx_acc[4]                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.580      ;
; 0.368 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_s                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_s                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.587      ;
; 0.369 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_s                    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z_s                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.588      ;
; 0.373 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[8]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[8]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[21]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[21]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[3]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[3]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[11]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[11]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[9]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[9]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[4]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[4]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[13]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[13]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[0]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[0]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.594      ;
; 0.389 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.OUT_RDY     ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.608      ;
; 0.389 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_e[9]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_e[9]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.608      ;
; 0.392 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[21]              ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[22]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[13]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[12]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[6]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[7]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[22]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[21]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[24]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[23]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.612      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'wr_en'                                                                                                              ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.359 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 0.580      ;
; 0.441 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 0.659      ;
; 0.445 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 0.663      ;
; 0.592 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 0.810      ;
; 0.621 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 0.839      ;
; 0.699 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 0.917      ;
; 0.711 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 0.929      ;
; 0.713 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 0.931      ;
; 0.713 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 0.931      ;
; 0.757 ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.051      ;
; 0.761 ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.055      ;
; 0.796 ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.090      ;
; 0.798 ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.089      ;
; 0.803 ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.097      ;
; 0.805 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.023      ;
; 0.813 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.031      ;
; 0.835 ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.126      ;
; 0.836 ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; -0.221     ; 0.812      ;
; 0.874 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.092      ;
; 0.881 ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.221     ; 0.857      ;
; 0.882 ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.176      ;
; 0.883 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.101      ;
; 0.897 ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.191      ;
; 0.899 ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.193      ;
; 0.916 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.134      ;
; 0.916 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.134      ;
; 0.925 ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.219      ;
; 0.940 ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.234      ;
; 0.941 ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.106      ; 1.244      ;
; 0.961 ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.255      ;
; 0.965 ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.259      ;
; 1.003 ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.294      ;
; 1.008 ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.302      ;
; 1.011 ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.221     ; 0.987      ;
; 1.014 ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; -0.221     ; 0.990      ;
; 1.015 ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.221     ; 0.991      ;
; 1.029 ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.323      ;
; 1.041 ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.332      ;
; 1.056 ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.350      ;
; 1.057 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.275      ;
; 1.058 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.276      ;
; 1.063 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.281      ;
; 1.071 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.289      ;
; 1.118 ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.409      ;
; 1.127 ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.421      ;
; 1.151 ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.445      ;
; 1.175 ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.221     ; 1.151      ;
; 1.200 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.096      ; 1.493      ;
; 1.215 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.509      ;
; 1.242 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.061      ; 1.460      ;
; 1.251 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.545      ;
; 1.315 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; -0.221     ; 1.291      ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                     ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                          ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; 126.6 MHz  ; 126.6 MHz       ; clk_50m                ;                                                               ;
; 421.76 MHz ; 421.76 MHz      ; receiver:uart_Rx|ready ;                                                               ;
; 640.2 MHz  ; 250.0 MHz       ; wr_en                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk_50m                ; -6.899 ; -3854.737     ;
; receiver:uart_Rx|ready ; -1.371 ; -74.827       ;
; wr_en                  ; -0.644 ; -4.487        ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary              ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; clk_50m                ; 0.299 ; 0.000         ;
; receiver:uart_Rx|ready ; 0.312 ; 0.000         ;
; wr_en                  ; 0.313 ; 0.000         ;
+------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------------+--------+----------------+
; Clock                  ; Slack  ; End Point TNS  ;
+------------------------+--------+----------------+
; clk_50m                ; -3.000 ; -1245.000      ;
; wr_en                  ; -3.000 ; -15.000        ;
; receiver:uart_Rx|ready ; -1.000 ; -76.000        ;
+------------------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                              ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.899 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 8.148      ;
; -6.800 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 8.049      ;
; -6.799 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 8.048      ;
; -6.756 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 8.005      ;
; -6.745 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.994      ;
; -6.730 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.979      ;
; -6.727 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.976      ;
; -6.719 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.968      ;
; -6.718 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.967      ;
; -6.709 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.958      ;
; -6.703 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.952      ;
; -6.700 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.949      ;
; -6.699 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.948      ;
; -6.691 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.940      ;
; -6.672 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.251      ; 7.918      ;
; -6.671 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.264      ; 7.930      ;
; -6.656 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.905      ;
; -6.645 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.894      ;
; -6.638 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.887      ;
; -6.630 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.879      ;
; -6.627 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.876      ;
; -6.627 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.876      ;
; -6.620 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.869      ;
; -6.619 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.868      ;
; -6.619 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.868      ;
; -6.618 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.867      ;
; -6.612 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.861      ;
; -6.610 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.859      ;
; -6.609 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.858      ;
; -6.609 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.858      ;
; -6.604 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.853      ;
; -6.603 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.852      ;
; -6.600 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.849      ;
; -6.599 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.848      ;
; -6.596 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.845      ;
; -6.592 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.841      ;
; -6.591 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.840      ;
; -6.580 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.253      ; 7.828      ;
; -6.573 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.251      ; 7.819      ;
; -6.572 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.251      ; 7.818      ;
; -6.571 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.264      ; 7.830      ;
; -6.570 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.266      ; 7.831      ;
; -6.560 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.266      ; 7.821      ;
; -6.556 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.805      ;
; -6.555 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.804      ;
; -6.553 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.264      ; 7.812      ;
; -6.545 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.794      ;
; -6.541 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[23]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.282      ; 7.818      ;
; -6.538 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.787      ;
; -6.531 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[23]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.282      ; 7.808      ;
; -6.530 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.779      ;
; -6.527 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.776      ;
; -6.527 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.776      ;
; -6.520 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.769      ;
; -6.519 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.768      ;
; -6.519 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.768      ;
; -6.518 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.767      ;
; -6.512 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.761      ;
; -6.510 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.759      ;
; -6.509 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.758      ;
; -6.509 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.758      ;
; -6.508 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[14]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.266      ; 7.769      ;
; -6.504 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.753      ;
; -6.503 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.752      ;
; -6.500 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[40] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.749      ;
; -6.499 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[39] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.748      ;
; -6.498 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[14]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.266      ; 7.759      ;
; -6.497 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[8]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.269      ; 7.761      ;
; -6.496 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.745      ;
; -6.495 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[1]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.269      ; 7.759      ;
; -6.492 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.741      ;
; -6.491 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.740      ;
; -6.489 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[19]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.269      ; 7.753      ;
; -6.487 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[8]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.269      ; 7.751      ;
; -6.485 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[1]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.269      ; 7.749      ;
; -6.484 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.260      ; 7.739      ;
; -6.483 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[22]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.269      ; 7.747      ;
; -6.480 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.253      ; 7.728      ;
; -6.479 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[19]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.269      ; 7.743      ;
; -6.478 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.727      ;
; -6.473 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.251      ; 7.719      ;
; -6.473 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[22]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.269      ; 7.737      ;
; -6.472 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.251      ; 7.718      ;
; -6.471 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.264      ; 7.730      ;
; -6.470 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[45]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.266      ; 7.731      ;
; -6.462 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.253      ; 7.710      ;
; -6.460 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[44]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.266      ; 7.721      ;
; -6.457 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[2]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.260      ; 7.712      ;
; -6.456 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.705      ;
; -6.456 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[1]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.264      ; 7.715      ;
; -6.455 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.704      ;
; -6.454 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[5]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.271      ; 7.720      ;
; -6.453 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.264      ; 7.712      ;
; -6.452 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.260      ; 7.707      ;
; -6.451 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[10] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.260      ; 7.706      ;
; -6.450 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.260      ; 7.705      ;
; -6.446 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.260      ; 7.701      ;
; -6.445 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.254      ; 7.694      ;
; -6.445 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[2]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.264      ; 7.704      ;
; -6.441 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[23]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[45]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.282      ; 7.718      ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'receiver:uart_Rx|ready'                                                                                                         ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.371 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.060     ; 2.306      ;
; -1.371 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.060     ; 2.306      ;
; -1.347 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.080     ; 2.262      ;
; -1.347 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.080     ; 2.262      ;
; -1.315 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.080     ; 2.230      ;
; -1.315 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.080     ; 2.230      ;
; -1.303 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.060     ; 2.238      ;
; -1.303 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.060     ; 2.238      ;
; -1.214 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.132      ;
; -1.214 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.132      ;
; -1.214 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.132      ;
; -1.214 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.132      ;
; -1.210 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.080     ; 2.125      ;
; -1.210 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.080     ; 2.125      ;
; -1.195 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.060     ; 2.130      ;
; -1.195 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.060     ; 2.130      ;
; -1.174 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 2.111      ;
; -1.174 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 2.111      ;
; -1.170 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.087      ;
; -1.170 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.087      ;
; -1.170 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.087      ;
; -1.170 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.087      ;
; -1.170 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.087      ;
; -1.170 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.087      ;
; -1.170 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.087      ;
; -1.170 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.087      ;
; -1.147 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.065      ;
; -1.147 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.065      ;
; -1.147 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.065      ;
; -1.147 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.065      ;
; -1.135 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.075      ;
; -1.135 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.075      ;
; -1.119 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.059      ;
; -1.119 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.059      ;
; -1.117 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.060     ; 2.052      ;
; -1.117 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.060     ; 2.052      ;
; -1.116 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.034      ;
; -1.116 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.034      ;
; -1.116 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.034      ;
; -1.116 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.034      ;
; -1.115 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.080     ; 2.030      ;
; -1.115 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.080     ; 2.030      ;
; -1.104 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 2.041      ;
; -1.104 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 2.041      ;
; -1.089 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.007      ;
; -1.089 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.007      ;
; -1.089 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.007      ;
; -1.089 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.007      ;
; -1.089 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.007      ;
; -1.089 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.007      ;
; -1.089 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.007      ;
; -1.089 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 2.007      ;
; -1.082 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[5][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.076     ; 2.001      ;
; -1.082 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.076     ; 2.001      ;
; -1.080 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[5][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.076     ; 1.999      ;
; -1.080 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.076     ; 1.999      ;
; -1.077 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.994      ;
; -1.077 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.994      ;
; -1.077 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.994      ;
; -1.077 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.994      ;
; -1.054 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 1.972      ;
; -1.054 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 1.972      ;
; -1.054 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 1.972      ;
; -1.054 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.077     ; 1.972      ;
; -1.034 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 1.971      ;
; -1.034 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 1.971      ;
; -1.034 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 1.971      ;
; -1.034 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 1.971      ;
; -1.034 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 1.971      ;
; -1.034 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 1.971      ;
; -1.033 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 1.970      ;
; -1.033 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.058     ; 1.970      ;
; -1.027 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.944      ;
; -1.027 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.944      ;
; -1.027 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.944      ;
; -1.027 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.944      ;
; -1.017 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.957      ;
; -1.017 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.957      ;
; -1.017 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.957      ;
; -1.017 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.957      ;
; -1.017 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.957      ;
; -1.017 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.957      ;
; -1.014 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.931      ;
; -1.014 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.931      ;
; -1.014 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.931      ;
; -1.014 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.931      ;
; -1.006 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.923      ;
; -1.006 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.923      ;
; -1.006 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.923      ;
; -1.006 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.923      ;
; -1.006 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.923      ;
; -1.006 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.923      ;
; -1.006 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.923      ;
; -1.006 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 1.923      ;
; -1.004 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.944      ;
; -1.004 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.944      ;
; -1.004 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.944      ;
; -1.004 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.944      ;
; -1.004 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.944      ;
; -1.004 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.944      ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'wr_en'                                                                                                               ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -0.644 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.554      ;
; -0.644 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.357     ; 1.262      ;
; -0.622 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.533      ;
; -0.562 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.502      ;
; -0.536 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.447      ;
; -0.534 ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.357     ; 1.152      ;
; -0.533 ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.445      ;
; -0.482 ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.393      ;
; -0.464 ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.374      ;
; -0.427 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.368      ;
; -0.423 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.364      ;
; -0.421 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.362      ;
; -0.413 ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.324      ;
; -0.410 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.350      ;
; -0.400 ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.310      ;
; -0.395 ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.307      ;
; -0.387 ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.297      ;
; -0.375 ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.357     ; 0.993      ;
; -0.374 ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.357     ; 0.992      ;
; -0.358 ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.268      ;
; -0.357 ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.357     ; 0.975      ;
; -0.334 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.275      ;
; -0.333 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.274      ;
; -0.320 ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.232      ;
; -0.312 ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.055     ; 1.232      ;
; -0.312 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.253      ;
; -0.307 ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.219      ;
; -0.303 ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.215      ;
; -0.301 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.241      ;
; -0.300 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.241      ;
; -0.296 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.237      ;
; -0.293 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.234      ;
; -0.281 ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.193      ;
; -0.270 ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.182      ;
; -0.254 ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.166      ;
; -0.244 ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.156      ;
; -0.228 ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.357     ; 0.846      ;
; -0.217 ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.357     ; 0.835      ;
; -0.206 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.147      ;
; -0.206 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.147      ;
; -0.206 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 1.147      ;
; -0.192 ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.102      ;
; -0.187 ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.098      ;
; -0.183 ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.094      ;
; -0.166 ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.076      ;
; -0.144 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.084      ;
; -0.119 ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.030      ;
; -0.100 ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.012      ;
; 0.073  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 0.868      ;
; 0.246  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 0.695      ;
; 0.256  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 0.685      ;
; 0.358  ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 0.583      ;
; 0.358  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.054     ; 0.583      ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; receiver:uart_Rx|scratch[4]                                 ; receiver:uart_Rx|scratch[4]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; receiver:uart_Rx|scratch[5]                                 ; receiver:uart_Rx|scratch[5]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; receiver:uart_Rx|scratch[1]                                 ; receiver:uart_Rx|scratch[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; transmitter:uart_Tx|state.TX_STATE_START                    ; transmitter:uart_Tx|state.TX_STATE_START                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; transmitter:uart_Tx|bit_pos[2]                              ; transmitter:uart_Tx|bit_pos[2]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; transmitter:uart_Tx|bit_pos[0]                              ; transmitter:uart_Tx|bit_pos[0]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; transmitter:uart_Tx|bit_pos[1]                              ; transmitter:uart_Tx|bit_pos[1]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.067      ; 0.511      ;
; 0.307 ; baudrate:uart_baud|tx_acc[1]                                ; baudrate:uart_baud|tx_acc[1]                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.519      ;
; 0.311 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_A    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_A    ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[0]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[0]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; transmitter:uart_Tx|Tx                                      ; transmitter:uart_Tx|Tx                                      ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; transmitter:uart_Tx|state.TX_STATE_IDLE                     ; transmitter:uart_Tx|state.TX_STATE_IDLE                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; transmitter:uart_Tx|flag2                                   ; transmitter:uart_Tx|flag2                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; receiver:uart_Rx|scratch[3]                                 ; receiver:uart_Rx|scratch[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; receiver:uart_Rx|scratch[2]                                 ; receiver:uart_Rx|scratch[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; receiver:uart_Rx|scratch[0]                                 ; receiver:uart_Rx|scratch[0]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; receiver:uart_Rx|scratch[7]                                 ; receiver:uart_Rx|scratch[7]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; receiver:uart_Rx|scratch[6]                                 ; receiver:uart_Rx|scratch[6]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; receiver:uart_Rx|sample[0]                                  ; receiver:uart_Rx|sample[0]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; receiver:uart_Rx|sample[2]                                  ; receiver:uart_Rx|sample[2]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; receiver:uart_Rx|sample[1]                                  ; receiver:uart_Rx|sample[1]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; receiver:uart_Rx|sample[3]                                  ; receiver:uart_Rx|sample[3]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z[31]                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z[31]                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|rdy                    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|rdy                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_A      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_A      ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.UNPACK           ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.UNPACK           ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_B      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_B      ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.ROUND            ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.ROUND            ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_2      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_2      ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.MULTIPLY_0       ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.MULTIPLY_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.WAIT_REQ         ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.WAIT_REQ         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z_m[23]                ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z_m[23]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_1      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_1      ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[1]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[1]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[2]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[2]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_1 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_1 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[0]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[0]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[1]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[1]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[2]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[2]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[22]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[22]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[0]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[0]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[26]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[26]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[26]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[26]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ALIGN       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ALIGN       ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ROUND       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ROUND       ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.WAIT_REQ    ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.WAIT_REQ    ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z[31]                ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z[31]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; receiver:uart_Rx|state.RX_STATE_DATA                        ; receiver:uart_Rx|state.RX_STATE_DATA                        ; clk_50m      ; clk_50m     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; receiver:uart_Rx|bit_pos[3]                                 ; receiver:uart_Rx|bit_pos[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; receiver:uart_Rx|bit_pos[2]                                 ; receiver:uart_Rx|bit_pos[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; receiver:uart_Rx|bit_pos[1]                                 ; receiver:uart_Rx|bit_pos[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; baudrate:uart_baud|rx_acc[4]                                ; baudrate:uart_baud|rx_acc[4]                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; receiver:uart_Rx|bit_pos[0]                                 ; receiver:uart_Rx|bit_pos[0]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.054      ; 0.519      ;
; 0.328 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_s                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_s                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.527      ;
; 0.328 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_s                    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z_s                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.528      ;
; 0.339 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[3]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[3]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[11]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[11]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[8]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[8]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[9]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[9]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[0]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[0]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[4]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[4]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[21]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[21]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[13]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[13]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.539      ;
; 0.346 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_e[9]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_e[9]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.545      ;
; 0.352 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.OUT_RDY     ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.551      ;
; 0.356 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|round_bit            ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|sticky               ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[6]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[7]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[21]              ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[22]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[22]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[21]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[24]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[23]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.556      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'receiver:uart_Rx|ready'                                                                                                               ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.312 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.519      ;
; 0.328 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[6][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.025      ;
; 0.352 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[6][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.524      ; 1.050      ;
; 0.362 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[6][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.059      ;
; 0.369 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[6][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.524      ; 1.067      ;
; 0.402 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[0][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.099      ;
; 0.412 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[5][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.109      ;
; 0.412 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[0][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.109      ;
; 0.414 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[5][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.111      ;
; 0.416 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[3][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.113      ;
; 0.422 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[3][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.119      ;
; 0.423 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[8][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.120      ;
; 0.424 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[2][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.112      ;
; 0.425 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[0][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.122      ;
; 0.438 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[6][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.135      ;
; 0.445 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[3][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.142      ;
; 0.447 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[5][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.516      ; 1.137      ;
; 0.448 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[2][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.136      ;
; 0.451 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[5][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.516      ; 1.141      ;
; 0.453 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[7][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.141      ;
; 0.453 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[1][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.141      ;
; 0.454 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[5][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.151      ;
; 0.457 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[7][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.145      ;
; 0.457 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[1][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.145      ;
; 0.457 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[0][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.154      ;
; 0.461 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[2][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.149      ;
; 0.463 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[3][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.160      ;
; 0.465 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[7][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.153      ;
; 0.467 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[1][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.155      ;
; 0.468 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[3][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.165      ;
; 0.470 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[4][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.520      ; 1.164      ;
; 0.474 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[7][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.162      ;
; 0.477 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[2][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.165      ;
; 0.481 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[7][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.169      ;
; 0.481 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[1][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.169      ;
; 0.485 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[2][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.173      ;
; 0.486 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[4][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.520      ; 1.180      ;
; 0.488 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[6][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.185      ;
; 0.488 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[7][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.176      ;
; 0.491 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[4][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.520      ; 1.185      ;
; 0.493 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[4][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.520      ; 1.187      ;
; 0.500 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[8][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.197      ;
; 0.501 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[3][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.512      ; 1.187      ;
; 0.503 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[7][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.191      ;
; 0.505 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[4][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.520      ; 1.199      ;
; 0.506 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[8][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.203      ;
; 0.514 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[6][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.211      ;
; 0.518 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[4][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.520      ; 1.212      ;
; 0.522 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[7][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.212      ;
; 0.524 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[1][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.212      ;
; 0.524 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[0][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.221      ;
; 0.528 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[0][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.225      ;
; 0.528 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.727      ;
; 0.530 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[3][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.227      ;
; 0.531 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[3][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.512      ; 1.217      ;
; 0.532 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[1][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.220      ;
; 0.532 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[1][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.220      ;
; 0.534 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[8][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.231      ;
; 0.534 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.733      ;
; 0.536 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[2][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.224      ;
; 0.538 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[5][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.235      ;
; 0.540 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[5][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.237      ;
; 0.547 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[5][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.244      ;
; 0.557 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.756      ;
; 0.559 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[2][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.247      ;
; 0.563 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[4][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.520      ; 1.257      ;
; 0.587 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[2][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.275      ;
; 0.598 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.797      ;
; 0.601 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[8][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.532      ; 1.307      ;
; 0.608 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[0][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.305      ;
; 0.618 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[1][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.514      ; 1.306      ;
; 0.622 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.821      ;
; 0.624 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[8][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.321      ;
; 0.629 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[4][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.520      ; 1.323      ;
; 0.633 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[0][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.330      ;
; 0.678 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[6][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.375      ;
; 0.691 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.890      ;
; 0.724 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[8][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.523      ; 1.421      ;
; 0.807 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[8][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.532      ; 1.513      ;
; 0.922 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.121      ;
; 1.306 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.505      ;
; 1.306 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.505      ;
; 1.306 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.505      ;
; 1.306 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.505      ;
; 1.306 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.505      ;
; 1.306 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.505      ;
; 1.381 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.580      ;
; 1.381 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.580      ;
; 1.381 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.580      ;
; 1.381 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.580      ;
; 1.381 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.580      ;
; 1.381 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.580      ;
; 1.384 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[5][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.583      ;
; 1.384 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[5][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.583      ;
; 1.384 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[5][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.583      ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'wr_en'                                                                                                               ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.313 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.519      ;
; 0.390 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.588      ;
; 0.400 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.598      ;
; 0.516 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.714      ;
; 0.547 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.745      ;
; 0.614 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.812      ;
; 0.620 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.818      ;
; 0.621 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.819      ;
; 0.622 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.820      ;
; 0.691 ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 0.960      ;
; 0.700 ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 0.969      ;
; 0.723 ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 0.991      ;
; 0.726 ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 0.994      ;
; 0.728 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.926      ;
; 0.730 ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 0.998      ;
; 0.738 ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; -0.196     ; 0.726      ;
; 0.739 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.937      ;
; 0.758 ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 1.026      ;
; 0.771 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 0.969      ;
; 0.785 ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.196     ; 0.773      ;
; 0.802 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 1.000      ;
; 0.810 ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.079      ;
; 0.813 ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.082      ;
; 0.820 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 1.018      ;
; 0.821 ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.090      ;
; 0.821 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 1.019      ;
; 0.843 ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.112      ;
; 0.852 ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.121      ;
; 0.855 ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.093      ; 1.132      ;
; 0.878 ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.147      ;
; 0.880 ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.149      ;
; 0.898 ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; -0.196     ; 0.886      ;
; 0.899 ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.196     ; 0.887      ;
; 0.906 ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.196     ; 0.894      ;
; 0.910 ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 1.178      ;
; 0.915 ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 1.183      ;
; 0.935 ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 1.203      ;
; 0.935 ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 1.203      ;
; 0.958 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 1.156      ;
; 0.959 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 1.157      ;
; 0.963 ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.232      ;
; 0.963 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 1.161      ;
; 0.975 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 1.173      ;
; 1.013 ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 1.281      ;
; 1.014 ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 1.282      ;
; 1.044 ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.196     ; 1.032      ;
; 1.053 ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.322      ;
; 1.096 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 1.364      ;
; 1.097 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 1.365      ;
; 1.136 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.054      ; 1.334      ;
; 1.137 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.084      ; 1.405      ;
; 1.177 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; -0.196     ; 1.165      ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk_50m                ; -4.070 ; -2029.904     ;
; receiver:uart_Rx|ready ; -0.483 ; -19.934       ;
; wr_en                  ; -0.072 ; -0.180        ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary              ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; receiver:uart_Rx|ready ; 0.032 ; 0.000         ;
; clk_50m                ; 0.179 ; 0.000         ;
; wr_en                  ; 0.186 ; 0.000         ;
+------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------------+--------+----------------+
; Clock                  ; Slack  ; End Point TNS  ;
+------------------------+--------+----------------+
; clk_50m                ; -3.000 ; -1595.174      ;
; wr_en                  ; -3.000 ; -18.458        ;
; receiver:uart_Rx|ready ; -1.000 ; -76.000        ;
+------------------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                              ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.070 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.205      ;
; -4.032 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.167      ;
; -4.002 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.137      ;
; -3.970 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.105      ;
; -3.964 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.099      ;
; -3.956 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.091      ;
; -3.955 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.090      ;
; -3.952 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.087      ;
; -3.948 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.083      ;
; -3.944 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.079      ;
; -3.939 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.074      ;
; -3.934 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.069      ;
; -3.932 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.067      ;
; -3.932 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 5.073      ;
; -3.928 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.063      ;
; -3.918 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.053      ;
; -3.917 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.052      ;
; -3.914 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.049      ;
; -3.910 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.045      ;
; -3.907 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.042      ;
; -3.906 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.041      ;
; -3.902 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.037      ;
; -3.901 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.036      ;
; -3.896 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.031      ;
; -3.894 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 5.035      ;
; -3.890 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.025      ;
; -3.888 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.023      ;
; -3.887 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.022      ;
; -3.884 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.019      ;
; -3.883 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.146      ; 5.016      ;
; -3.882 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.155      ; 5.024      ;
; -3.881 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.146      ; 5.014      ;
; -3.880 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.015      ;
; -3.876 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.011      ;
; -3.872 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.155      ; 5.014      ;
; -3.871 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.006      ;
; -3.869 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.004      ;
; -3.866 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 5.001      ;
; -3.864 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.999      ;
; -3.864 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 5.005      ;
; -3.863 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.998      ;
; -3.860 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.995      ;
; -3.850 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.985      ;
; -3.849 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.984      ;
; -3.846 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.981      ;
; -3.845 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.146      ; 4.978      ;
; -3.843 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.146      ; 4.976      ;
; -3.842 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.977      ;
; -3.839 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.974      ;
; -3.838 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.973      ;
; -3.834 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.969      ;
; -3.833 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.968      ;
; -3.832 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.967      ;
; -3.830 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[14]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.155      ; 4.972      ;
; -3.828 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[40] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.963      ;
; -3.828 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[1]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.157      ; 4.972      ;
; -3.828 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[8]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.157      ; 4.972      ;
; -3.826 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 4.967      ;
; -3.825 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.960      ;
; -3.822 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.957      ;
; -3.820 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.955      ;
; -3.820 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[14]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.155      ; 4.962      ;
; -3.819 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.954      ;
; -3.818 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[1]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.157      ; 4.962      ;
; -3.818 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[8]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.157      ; 4.962      ;
; -3.817 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[23]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.166      ; 4.970      ;
; -3.816 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.951      ;
; -3.815 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.146      ; 4.948      ;
; -3.814 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[45]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.155      ; 4.956      ;
; -3.813 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.146      ; 4.946      ;
; -3.812 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.947      ;
; -3.808 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.943      ;
; -3.807 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.151      ; 4.945      ;
; -3.807 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[23]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.166      ; 4.960      ;
; -3.804 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[44]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.155      ; 4.946      ;
; -3.803 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.938      ;
; -3.801 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.936      ;
; -3.798 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[39] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.933      ;
; -3.796 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.931      ;
; -3.796 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 4.937      ;
; -3.795 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.930      ;
; -3.794 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.929      ;
; -3.792 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.927      ;
; -3.791 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[19]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.157      ; 4.935      ;
; -3.790 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[5]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.161      ; 4.938      ;
; -3.789 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[1]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 4.930      ;
; -3.785 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[2]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 4.926      ;
; -3.784 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[22]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[47]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.157      ; 4.928      ;
; -3.782 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.917      ;
; -3.781 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.916      ;
; -3.781 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[19]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.157      ; 4.925      ;
; -3.780 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[5]    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.161      ; 4.928      ;
; -3.778 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.913      ;
; -3.777 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.146      ; 4.910      ;
; -3.775 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.146      ; 4.908      ;
; -3.774 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.909      ;
; -3.774 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[22]   ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|product[46]   ; clk_50m      ; clk_50m     ; 1.000        ; 0.157      ; 4.918      ;
; -3.771 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.906      ;
; -3.770 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.148      ; 4.905      ;
; -3.769 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.151      ; 4.907      ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'receiver:uart_Rx|ready'                                                                                                         ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.483 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.430      ;
; -0.483 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.430      ;
; -0.467 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.414      ;
; -0.467 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.414      ;
; -0.435 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.367      ;
; -0.435 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.367      ;
; -0.428 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.360      ;
; -0.428 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.360      ;
; -0.422 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.354      ;
; -0.422 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.354      ;
; -0.394 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.329      ;
; -0.394 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.329      ;
; -0.394 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.329      ;
; -0.394 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.329      ;
; -0.375 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.310      ;
; -0.375 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.310      ;
; -0.375 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.310      ;
; -0.375 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.310      ;
; -0.375 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.310      ;
; -0.375 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.310      ;
; -0.375 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.310      ;
; -0.375 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.310      ;
; -0.370 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.302      ;
; -0.370 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.302      ;
; -0.364 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.299      ;
; -0.364 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.299      ;
; -0.364 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.299      ;
; -0.364 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.299      ;
; -0.360 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.307      ;
; -0.360 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.307      ;
; -0.359 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.294      ;
; -0.359 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.294      ;
; -0.359 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.294      ;
; -0.359 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.294      ;
; -0.357 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.304      ;
; -0.357 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.304      ;
; -0.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.302      ;
; -0.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.302      ;
; -0.341 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.292      ;
; -0.341 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.292      ;
; -0.325 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.260      ;
; -0.325 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.260      ;
; -0.325 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.260      ;
; -0.325 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.260      ;
; -0.316 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.251      ;
; -0.316 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.251      ;
; -0.316 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.251      ;
; -0.316 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.251      ;
; -0.316 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.251      ;
; -0.316 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.251      ;
; -0.316 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.251      ;
; -0.316 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.251      ;
; -0.315 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.262      ;
; -0.315 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.262      ;
; -0.315 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.262      ;
; -0.315 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.262      ;
; -0.312 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.247      ;
; -0.312 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.247      ;
; -0.312 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.247      ;
; -0.312 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.247      ;
; -0.294 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.229      ;
; -0.294 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.229      ;
; -0.294 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.229      ;
; -0.294 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.229      ;
; -0.289 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.224      ;
; -0.289 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.224      ;
; -0.289 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.224      ;
; -0.289 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.224      ;
; -0.286 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[5][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.221      ;
; -0.286 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.221      ;
; -0.286 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.039     ; 1.234      ;
; -0.286 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.039     ; 1.234      ;
; -0.286 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.039     ; 1.234      ;
; -0.286 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.039     ; 1.234      ;
; -0.286 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.039     ; 1.234      ;
; -0.286 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.039     ; 1.234      ;
; -0.284 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[5][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.219      ;
; -0.284 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.219      ;
; -0.281 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.232      ;
; -0.281 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.232      ;
; -0.281 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.232      ;
; -0.281 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.232      ;
; -0.281 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.232      ;
; -0.281 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[8][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.232      ;
; -0.278 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[5][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.213      ;
; -0.278 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.213      ;
; -0.276 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.211      ;
; -0.276 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.211      ;
; -0.276 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.211      ;
; -0.276 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.211      ;
; -0.276 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.211      ;
; -0.276 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.211      ;
; -0.276 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.211      ;
; -0.276 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.052     ; 1.211      ;
; -0.274 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.225      ;
; -0.274 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.225      ;
; -0.274 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.225      ;
; -0.274 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.225      ;
; -0.274 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.225      ;
; -0.274 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.225      ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'wr_en'                                                                                                               ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -0.072 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.043     ; 0.996      ;
; -0.058 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.043     ; 0.982      ;
; -0.037 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.219     ; 0.785      ;
; -0.013 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.042     ; 0.938      ;
; 0.006  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.944      ;
; 0.018  ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.908      ;
; 0.038  ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.219     ; 0.710      ;
; 0.047  ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.043     ; 0.877      ;
; 0.062  ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.864      ;
; 0.079  ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.043     ; 0.845      ;
; 0.096  ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.043     ; 0.828      ;
; 0.096  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.854      ;
; 0.097  ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.829      ;
; 0.102  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.848      ;
; 0.104  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.846      ;
; 0.105  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.845      ;
; 0.109  ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.817      ;
; 0.113  ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.813      ;
; 0.135  ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.219     ; 0.613      ;
; 0.143  ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.035     ; 0.789      ;
; 0.147  ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.779      ;
; 0.154  ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.772      ;
; 0.154  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.796      ;
; 0.154  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.796      ;
; 0.155  ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.219     ; 0.593      ;
; 0.158  ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.219     ; 0.590      ;
; 0.160  ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.766      ;
; 0.161  ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.765      ;
; 0.164  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.786      ;
; 0.172  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.778      ;
; 0.177  ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.749      ;
; 0.182  ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.744      ;
; 0.182  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.768      ;
; 0.184  ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.742      ;
; 0.184  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.766      ;
; 0.186  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.764      ;
; 0.225  ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.701      ;
; 0.225  ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.043     ; 0.699      ;
; 0.228  ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.043     ; 0.696      ;
; 0.234  ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.219     ; 0.514      ;
; 0.235  ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.219     ; 0.513      ;
; 0.241  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.709      ;
; 0.243  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.707      ;
; 0.243  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.707      ;
; 0.245  ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.681      ;
; 0.278  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.672      ;
; 0.283  ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.643      ;
; 0.288  ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.638      ;
; 0.426  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.524      ;
; 0.524  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.426      ;
; 0.525  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.425      ;
; 0.591  ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.359      ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'receiver:uart_Rx|ready'                                                                                                               ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.032 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[6][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.585      ;
; 0.065 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[6][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.618      ;
; 0.066 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[6][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.619      ;
; 0.069 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[6][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.622      ;
; 0.097 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[3][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.650      ;
; 0.097 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[5][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.650      ;
; 0.098 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[5][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.651      ;
; 0.098 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[8][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.651      ;
; 0.100 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[0][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.653      ;
; 0.103 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[0][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.656      ;
; 0.107 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[6][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.660      ;
; 0.115 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[3][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.668      ;
; 0.116 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[0][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.669      ;
; 0.117 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[3][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.670      ;
; 0.118 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[3][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.671      ;
; 0.119 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[5][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.672      ;
; 0.121 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[2][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.668      ;
; 0.123 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[2][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.670      ;
; 0.123 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[5][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.670      ;
; 0.123 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[1][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.671      ;
; 0.128 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[7][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.676      ;
; 0.129 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[1][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.677      ;
; 0.129 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[0][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.682      ;
; 0.129 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[3][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.682      ;
; 0.130 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[7][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.677      ;
; 0.133 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[7][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.681      ;
; 0.133 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[5][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.680      ;
; 0.134 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[1][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.682      ;
; 0.135 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[6][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.688      ;
; 0.139 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[7][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.687      ;
; 0.139 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[1][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.687      ;
; 0.141 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[7][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.688      ;
; 0.142 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[4][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.436      ; 0.692      ;
; 0.144 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[4][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.436      ; 0.694      ;
; 0.144 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[2][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.691      ;
; 0.145 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[2][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.692      ;
; 0.149 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[8][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.702      ;
; 0.152 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[4][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.436      ; 0.702      ;
; 0.152 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[7][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.699      ;
; 0.156 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[4][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.436      ; 0.706      ;
; 0.158 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[2][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.705      ;
; 0.159 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[4][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.436      ; 0.709      ;
; 0.162 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[8][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.715      ;
; 0.163 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[0][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.716      ;
; 0.166 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[8][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.719      ;
; 0.166 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[4][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.436      ; 0.716      ;
; 0.167 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[3][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.720      ;
; 0.168 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[0][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.721      ;
; 0.169 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[6][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.722      ;
; 0.170 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[7][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.717      ;
; 0.176 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[7][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.724      ;
; 0.176 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[1][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.724      ;
; 0.176 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[5][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.729      ;
; 0.176 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[5][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.729      ;
; 0.177 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[3][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.430      ; 0.721      ;
; 0.178 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[1][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.726      ;
; 0.180 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[1][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.728      ;
; 0.181 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[5][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.734      ;
; 0.182 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[2][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.729      ;
; 0.187 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[3][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.430      ; 0.736      ;
; 0.194 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[2][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.744      ;
; 0.197 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[4][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.436      ; 0.747      ;
; 0.210 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[8][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.445      ; 0.769      ;
; 0.211 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[2][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.433      ; 0.758      ;
; 0.217 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[0][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.770      ;
; 0.218 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[4][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.436      ; 0.768      ;
; 0.223 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[0][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.776      ;
; 0.226 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[8][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.779      ;
; 0.232 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[1][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.434      ; 0.780      ;
; 0.260 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[6][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.813      ;
; 0.274 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[8][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.439      ; 0.827      ;
; 0.300 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.423      ;
; 0.340 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.460      ;
; 0.343 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[8][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.445      ; 0.902      ;
; 0.365 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.485      ;
; 0.376 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.496      ;
; 0.405 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.525      ;
; 0.523 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.643      ;
; 0.771 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.891      ;
; 0.771 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.891      ;
; 0.771 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.891      ;
; 0.771 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.891      ;
; 0.771 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.891      ;
; 0.771 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.891      ;
; 0.815 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.935      ;
; 0.815 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.935      ;
; 0.815 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.935      ;
; 0.815 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.935      ;
; 0.815 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.935      ;
; 0.815 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.935      ;
; 0.816 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[5][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.936      ;
; 0.816 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[5][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.936      ;
; 0.816 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|regFile[5][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.036      ; 0.936      ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; transmitter:uart_Tx|state.TX_STATE_START                    ; transmitter:uart_Tx|state.TX_STATE_START                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; transmitter:uart_Tx|bit_pos[2]                              ; transmitter:uart_Tx|bit_pos[2]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; transmitter:uart_Tx|bit_pos[0]                              ; transmitter:uart_Tx|bit_pos[0]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; transmitter:uart_Tx|bit_pos[1]                              ; transmitter:uart_Tx|bit_pos[1]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; receiver:uart_Rx|scratch[4]                                 ; receiver:uart_Rx|scratch[4]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; receiver:uart_Rx|scratch[5]                                 ; receiver:uart_Rx|scratch[5]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; receiver:uart_Rx|scratch[1]                                 ; receiver:uart_Rx|scratch[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:uart_Tx|Tx                                      ; transmitter:uart_Tx|Tx                                      ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:uart_Tx|state.TX_STATE_IDLE                     ; transmitter:uart_Tx|state.TX_STATE_IDLE                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:uart_Tx|flag2                                   ; transmitter:uart_Tx|flag2                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_A    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_A    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; baudrate:uart_baud|tx_acc[1]                                ; baudrate:uart_baud|tx_acc[1]                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[22]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[22]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[0]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[0]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[26]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[26]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[26]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[26]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ALIGN       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ALIGN       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.WAIT_REQ    ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.WAIT_REQ    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z[31]                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z[31]                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|rdy                    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|rdy                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_A      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_A      ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[0]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[0]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_m[0]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.WAIT_REQ         ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.WAIT_REQ         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z_m[23]                ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z_m[23]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_1      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_1      ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_1 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_1 ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z[31]                ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z[31]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|scratch[3]                                 ; receiver:uart_Rx|scratch[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|scratch[2]                                 ; receiver:uart_Rx|scratch[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|scratch[0]                                 ; receiver:uart_Rx|scratch[0]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|scratch[7]                                 ; receiver:uart_Rx|scratch[7]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|scratch[6]                                 ; receiver:uart_Rx|scratch[6]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|state.RX_STATE_DATA                        ; receiver:uart_Rx|state.RX_STATE_DATA                        ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|sample[0]                                  ; receiver:uart_Rx|sample[0]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|sample[2]                                  ; receiver:uart_Rx|sample[2]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|sample[1]                                  ; receiver:uart_Rx|sample[1]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|sample[3]                                  ; receiver:uart_Rx|sample[3]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|bit_pos[3]                                 ; receiver:uart_Rx|bit_pos[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|bit_pos[2]                                 ; receiver:uart_Rx|bit_pos[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:uart_Rx|bit_pos[1]                                 ; receiver:uart_Rx|bit_pos[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ROUND       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ROUND       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.UNPACK           ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.UNPACK           ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_B      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_B      ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.ROUND            ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.ROUND            ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_2      ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.NORMALISE_2      ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.MULTIPLY_0       ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|state.MULTIPLY_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[1]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[1]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[2]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|b_m[2]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[0]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[0]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[1]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[1]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[2]            ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[2]            ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_s                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_s                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.312      ;
; 0.194 ; receiver:uart_Rx|bit_pos[0]                                 ; receiver:uart_Rx|bit_pos[0]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; baudrate:uart_baud|rx_acc[4]                                ; baudrate:uart_baud|rx_acc[4]                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|b_s                    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|z_s                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[3]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[3]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[11]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[11]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[8]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[8]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[9]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[9]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[4]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[4]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[21]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[21]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[0]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[0]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[13]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|result[13]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.316      ;
; 0.201 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.OUT_RDY     ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[21]              ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[22]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[13]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[12]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_e[9]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_e[9]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[6]                 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_div|a_m[7]                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[22]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[21]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[24]           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|a_m[23]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.325      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'wr_en'                                                                                                               ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.314      ;
; 0.236 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.357      ;
; 0.236 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.357      ;
; 0.323 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.444      ;
; 0.328 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.449      ;
; 0.377 ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.562      ;
; 0.382 ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.060      ; 0.566      ;
; 0.383 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.504      ;
; 0.384 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.505      ;
; 0.387 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.508      ;
; 0.388 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.509      ;
; 0.407 ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.592      ;
; 0.420 ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.059      ; 0.603      ;
; 0.422 ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; -0.110     ; 0.436      ;
; 0.423 ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.059      ; 0.606      ;
; 0.424 ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.609      ;
; 0.427 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.548      ;
; 0.430 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.550      ;
; 0.437 ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.110     ; 0.451      ;
; 0.443 ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.628      ;
; 0.451 ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.636      ;
; 0.453 ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.638      ;
; 0.459 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.579      ;
; 0.465 ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.650      ;
; 0.469 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.590      ;
; 0.482 ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.667      ;
; 0.484 ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.067      ; 0.675      ;
; 0.490 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.611      ;
; 0.491 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.612      ;
; 0.497 ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.682      ;
; 0.498 ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.683      ;
; 0.509 ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.110     ; 0.523      ;
; 0.516 ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.701      ;
; 0.524 ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; -0.110     ; 0.538      ;
; 0.525 ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.110     ; 0.539      ;
; 0.537 ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.722      ;
; 0.540 ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.059      ; 0.723      ;
; 0.547 ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.732      ;
; 0.550 ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.059      ; 0.733      ;
; 0.559 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.680      ;
; 0.560 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.681      ;
; 0.565 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.685      ;
; 0.566 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.037      ; 0.687      ;
; 0.581 ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.766      ;
; 0.598 ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.783      ;
; 0.599 ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.059      ; 0.782      ;
; 0.614 ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; -0.110     ; 0.628      ;
; 0.639 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.824      ;
; 0.652 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.059      ; 0.835      ;
; 0.657 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.777      ;
; 0.666 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.059      ; 0.849      ;
; 0.681 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; -0.110     ; 0.695      ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+-------------------------+-----------+-------+----------+---------+---------------------+
; Clock                   ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack        ; -7.911    ; 0.032 ; N/A      ; N/A     ; -3.000              ;
;  clk_50m                ; -7.911    ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  receiver:uart_Rx|ready ; -1.618    ; 0.032 ; N/A      ; N/A     ; -1.000              ;
;  wr_en                  ; -0.845    ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS         ; -4512.266 ; 0.0   ; 0.0      ; 0.0     ; -1689.632           ;
;  clk_50m                ; -4414.780 ; 0.000 ; N/A      ; N/A     ; -1595.174           ;
;  receiver:uart_Rx|ready ; -91.490   ; 0.000 ; N/A      ; N/A     ; -76.000             ;
;  wr_en                  ; -5.996    ; 0.000 ; N/A      ; N/A     ; -18.458             ;
+-------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Tx            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_50m                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; wr_en                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; Rx                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tx            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; bulbs[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; bulbs[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tx            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; bulbs[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; bulbs[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tx            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Tx_busy       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bulbs[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bulbs[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bulbs[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bulbs[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bulbs[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; bulbs[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; bulbs[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; bulbs[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clk_50m                ; clk_50m                ; 517207   ; 0        ; 0        ; 0        ;
; receiver:uart_Rx|ready ; clk_50m                ; 3251     ; 1        ; 0        ; 0        ;
; wr_en                  ; clk_50m                ; 22       ; 0        ; 0        ; 0        ;
; clk_50m                ; receiver:uart_Rx|ready ; 72       ; 0        ; 0        ; 0        ;
; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 301      ; 0        ; 0        ; 0        ;
; clk_50m                ; wr_en                  ; 32       ; 0        ; 0        ; 0        ;
; wr_en                  ; wr_en                  ; 29       ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clk_50m                ; clk_50m                ; 517207   ; 0        ; 0        ; 0        ;
; receiver:uart_Rx|ready ; clk_50m                ; 3251     ; 1        ; 0        ; 0        ;
; wr_en                  ; clk_50m                ; 22       ; 0        ; 0        ; 0        ;
; clk_50m                ; receiver:uart_Rx|ready ; 72       ; 0        ; 0        ; 0        ;
; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 301      ; 0        ; 0        ; 0        ;
; clk_50m                ; wr_en                  ; 32       ; 0        ; 0        ; 0        ;
; wr_en                  ; wr_en                  ; 29       ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 1175  ; 1175 ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------+
; Clock Status Summary                                                 ;
+------------------------+------------------------+------+-------------+
; Target                 ; Clock                  ; Type ; Status      ;
+------------------------+------------------------+------+-------------+
; clk_50m                ; clk_50m                ; Base ; Constrained ;
; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; Base ; Constrained ;
; wr_en                  ; wr_en                  ; Base ; Constrained ;
+------------------------+------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tx_busy     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bulbs[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bulbs[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tx_busy     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bulbs[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bulbs[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Sep 28 13:49:29 2024
Info: Command: quartus_sta external -c External
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'External.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50m clk_50m
    Info (332105): create_clock -period 1.000 -name receiver:uart_Rx|ready receiver:uart_Rx|ready
    Info (332105): create_clock -period 1.000 -name wr_en wr_en
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.911
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.911           -4414.780 clk_50m 
    Info (332119):    -1.618             -91.490 receiver:uart_Rx|ready 
    Info (332119):    -0.845              -5.996 wr_en 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 receiver:uart_Rx|ready 
    Info (332119):     0.344               0.000 clk_50m 
    Info (332119):     0.359               0.000 wr_en 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1245.000 clk_50m 
    Info (332119):    -3.000             -15.000 wr_en 
    Info (332119):    -1.000             -76.000 receiver:uart_Rx|ready 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.899
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.899           -3854.737 clk_50m 
    Info (332119):    -1.371             -74.827 receiver:uart_Rx|ready 
    Info (332119):    -0.644              -4.487 wr_en 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 clk_50m 
    Info (332119):     0.312               0.000 receiver:uart_Rx|ready 
    Info (332119):     0.313               0.000 wr_en 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1245.000 clk_50m 
    Info (332119):    -3.000             -15.000 wr_en 
    Info (332119):    -1.000             -76.000 receiver:uart_Rx|ready 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.070           -2029.904 clk_50m 
    Info (332119):    -0.483             -19.934 receiver:uart_Rx|ready 
    Info (332119):    -0.072              -0.180 wr_en 
Info (332146): Worst-case hold slack is 0.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.032               0.000 receiver:uart_Rx|ready 
    Info (332119):     0.179               0.000 clk_50m 
    Info (332119):     0.186               0.000 wr_en 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1595.174 clk_50m 
    Info (332119):    -3.000             -18.458 wr_en 
    Info (332119):    -1.000             -76.000 receiver:uart_Rx|ready 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4806 megabytes
    Info: Processing ended: Sat Sep 28 13:49:43 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:09


