# FPGA Project - Phase 1

## Implementation and Verification -  FP-Posit MAC

- FP-Posit Multiplication Module
  <p align="center">
  <img src="Images/posit_mul.png" alt="fp_posit_mul" width="80%">
</p>


- FP-Posit Accumulator

  <p align="center">
  <img src="Images/posit_acc.png" alt="fp_posit_acc" width="80%">
</p>


- FP-Posit MAC

    <p align="center">
  <img src="Images/posit_mac.png" alt="fp_posit_mac" width="80%">
</p>

## Implementation and Verification - FP-Int MAC
- FP-Int Multiplication Module as baseline

<p align="center">
  <img src="Images/fp_int_mul.PNG" alt="fp_int_mul" width="50%">
</p>


- FP-Int Accumulator as baseline

<p align="center">
  <img src="Images/fp_int_acc.PNG" alt="fp_int_acc" width="50%">
</p>

- FP-Int as baseline MAC

<p align="center">
  <img src="Images/fp_int_mac.PNG" alt="fp_int_mac" width="50%">
</p>


  
## Custom IP Creation with Zynq for both FP-Posit MAC and FP-Int MAC 

#### - FP-Posit MAC


#### - FP-Int MAC

Netlist Diagram
<!-- scale to 50% of container width -->
<p align="center">
  <img src="Images/fp_int_mac_circuit.png" alt="fp_int" width="50%">
</p>

Resource Utilization

| LUT | FF |
| -------- | -------- |
| 658 | 792 |


