(pcb "D:\5.1\PROJECT PROPOSAL EEC 2501A\kicad designs\12v_5v\12v_5v_v1.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.10)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  236246 -101572  132794 -101572  132794 -16405  236246 -16405
            236246 -101572)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Button_Switch_THT:SW_PUSH_6mm_H5mm
      (place SW1 172720 -93980 front 0 (PN SW_DIP_x02))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R1 229870 -48260 front 90 (PN R_Small_US))
    )
    (component "TTGO-TCALL-SIM800:TTGO-TCALL-SIM800"
      (place U1 194310 -31750 front 0 (PN "TTGO-TCALL-SIM800"))
    )
    (component "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm"
      (place J1 168910 -71120 front 0 (PN "Screw_Terminal_01x02 Pump"))
      (place J2 140970 -26670 front 0 (PN "Screw_Terminal_01x02 Bulbs"))
    )
    (component Relay_THT:Relay_DPDT_Omron_G2RL
      (place RL1 173990 -43180 front 90 (PN "G2RL-2-ASI-DC5"))
    )
  )
  (library
    (image Button_Switch_THT:SW_PUSH_6mm_H5mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  6030 1050  -950 1050))
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "TTGO-TCALL-SIM800:TTGO-TCALL-SIM800"
      (outline (path signal 120  -1270 5080  -1270 3810))
      (outline (path signal 120  -1270 3810  -1270 -50800))
      (outline (path signal 120  -1270 -50800  -1270 -66040))
      (outline (path signal 120  0 -67310  26670 -67310))
      (outline (path signal 120  27940 -66040  27940 5080))
      (outline (path signal 120  27940 5080  27940 5080))
      (outline (path signal 120  26670 6350  0 6350))
      (outline (path signal 120  27940 -53340  20320 -53340))
      (outline (path signal 120  20320 -53340  20320 -58420))
      (outline (path signal 120  20320 -54610  21590 -54610))
      (outline (path signal 120  21590 -54610  21590 -55880))
      (outline (path signal 120  21590 -55880  20320 -55880))
      (outline (path signal 120  20320 -55880  20320 -57150))
      (outline (path signal 120  20320 -57150  21590 -57150))
      (outline (path signal 120  21590 -57150  21590 -58420))
      (outline (path signal 120  21590 -58420  20320 -58420))
      (outline (path signal 120  20320 -58420  20320 -59690))
      (outline (path signal 120  20320 -59690  27940 -59690))
      (outline (path signal 120  2540 -43180  16510 -43180))
      (outline (path signal 120  16510 -43180  16510 -59690))
      (outline (path signal 120  16510 -59690  2540 -59690))
      (outline (path signal 120  2540 -59690  2540 -43180))
      (outline (path signal 120  -1270 -55880  1270 -55880))
      (outline (path signal 120  1270 -55880  1270 -58420))
      (outline (path signal 120  1270 -58420  -1270 -58420))
      (outline (path signal 120  3810 -22860  3810 6350))
      (outline (path signal 120  3810 -22860  22860 -22860))
      (outline (path signal 120  22860 -22860  22860 6350))
      (outline (path signal 120  5080 0  16510 0))
      (outline (path signal 120  16510 0  16510 -2540))
      (outline (path signal 120  16510 -2540  16510 -3810))
      (outline (path signal 120  16510 -3810  21590 -3810))
      (outline (path signal 120  21590 -3810  21590 -21590))
      (outline (path signal 120  21590 -21590  5080 -21590))
      (outline (path signal 120  5080 -21590  5080 0))
      (outline (path signal 120  12700 -63500  12700 -66040))
      (outline (path signal 120  12700 -66040  8890 -66040))
      (outline (path signal 120  8890 -66040  8890 -63500))
      (outline (path signal 120  8890 -63500  12700 -63500))
      (outline (path signal 500  10160 -64770  11430 -64770))
      (outline (path signal 800  21590 0  21590 5080))
      (outline (path signal 800  21590 5080  16510 5080))
      (outline (path signal 800  16510 5080  15240 5080))
      (outline (path signal 800  15240 5080  15240 2540))
      (outline (path signal 800  15240 2540  12700 2540))
      (outline (path signal 800  12700 2540  12700 5080))
      (outline (path signal 800  12700 5080  10160 5080))
      (outline (path signal 800  10160 5080  10160 2540))
      (outline (path signal 800  10160 2540  7620 2540))
      (outline (path signal 800  7620 2540  7620 5080))
      (outline (path signal 800  7620 5080  5080 5080))
      (outline (path signal 800  5080 5080  5080 1270))
      (outline (path signal 800  18542 0  18542 5080))
      (pin Round[A]Pad_1800_um 42 26670 -50800)
      (pin Round[A]Pad_1800_um 41 26670 -48260)
      (pin Round[A]Pad_1800_um 40 26670 -45720)
      (pin Round[A]Pad_1800_um 39 26670 -43180)
      (pin Round[A]Pad_1800_um 38 26670 -40640)
      (pin Round[A]Pad_1800_um 37 26670 -38100)
      (pin Round[A]Pad_1800_um 36 26670 -35560)
      (pin Round[A]Pad_1800_um 35 26670 -33020)
      (pin Round[A]Pad_1800_um 34 26670 -30480)
      (pin Round[A]Pad_1800_um 33 26670 -27940)
      (pin Round[A]Pad_1800_um 32 26670 -25400)
      (pin Round[A]Pad_1800_um 31 26670 -22860)
      (pin Round[A]Pad_1800_um 30 26670 -20320)
      (pin Round[A]Pad_1800_um 29 26670 -17780)
      (pin Round[A]Pad_1800_um 28 26670 -15240)
      (pin Round[A]Pad_1800_um 27 26670 -12700)
      (pin Round[A]Pad_1800_um 26 26670 -10160)
      (pin Round[A]Pad_1800_um 25 26670 -7620)
      (pin Round[A]Pad_1800_um 24 26670 -5080)
      (pin Round[A]Pad_1800_um 23 26670 -2540)
      (pin Round[A]Pad_1800_um 22 26670 0)
      (pin Round[A]Pad_1800_um 21 0 -50800)
      (pin Round[A]Pad_1800_um 20 0 -48260)
      (pin Round[A]Pad_1800_um 19 0 -45720)
      (pin Round[A]Pad_1800_um 18 0 -43180)
      (pin Round[A]Pad_1800_um 17 0 -40640)
      (pin Round[A]Pad_1800_um 16 0 -38100)
      (pin Round[A]Pad_1800_um 15 0 -35560)
      (pin Round[A]Pad_1800_um 14 0 -33020)
      (pin Round[A]Pad_1800_um 13 0 -30480)
      (pin Round[A]Pad_1800_um 12 0 -27940)
      (pin Round[A]Pad_1800_um 11 0 -25400)
      (pin Round[A]Pad_1800_um 10 0 -22860)
      (pin Round[A]Pad_1800_um 9 0 -20320)
      (pin Round[A]Pad_1800_um 8 0 -17780)
      (pin Round[A]Pad_1800_um 7 0 -15240)
      (pin Round[A]Pad_1800_um 6 0 -12700)
      (pin Round[A]Pad_1800_um 5 0 -10160)
      (pin Round[A]Pad_1800_um 4 0 -7620)
      (pin Round[A]Pad_1800_um 3 0 -5080)
      (pin Round[A]Pad_1800_um 2 0 -2540)
      (pin Round[A]Pad_1800_um 1 0 0)
    )
    (image "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm"
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  3360 250  6670 250))
      (outline (path signal 50  -2830 6470  8360 6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  8360 -6470  -2830 -6470))
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
    )
    (image Relay_THT:Relay_DPDT_Omron_G2RL
      (outline (path signal 100  26500 10000  -2300 10000))
      (outline (path signal 100  -2300 10000  -2300 -2500))
      (outline (path signal 100  -2300 -2500  26500 -2500))
      (outline (path signal 100  26500 -2500  26500 10000))
      (outline (path signal 100  0 1500  0 6000))
      (outline (path signal 100  -300 -2840  -2640 -2840))
      (outline (path signal 100  -2640 -2840  -2640 -650))
      (outline (path signal 120  26600 10100  -2400 10100))
      (outline (path signal 120  -2400 10100  -2400 -2600))
      (outline (path signal 120  -2400 -2600  26600 -2600))
      (outline (path signal 120  26600 -2600  26600 10100))
      (outline (path signal 120  200 3400  -200 4100))
      (outline (path signal 120  600 4100  -600 4100))
      (outline (path signal 120  -600 4100  -600 3400))
      (outline (path signal 120  -600 3400  600 3400))
      (outline (path signal 120  600 3400  600 4100))
      (outline (path signal 120  -300 -2840  -2640 -2840))
      (outline (path signal 120  -2640 -2840  -2640 -650))
      (outline (path signal 50  26750 10250  -2550 10250))
      (outline (path signal 50  -2550 10250  -2550 -2750))
      (outline (path signal 50  -2550 -2750  26750 -2750))
      (outline (path signal 50  26750 -2750  26750 10250))
      (pin Oval[A]Pad_2500x2500_um (rotate 90) 8 0 7500)
      (pin Oval[A]Pad_2500x2500_um (rotate 90) 7 15000 7500)
      (pin Oval[A]Pad_2500x2500_um (rotate 90) 6 20000 7500)
      (pin Oval[A]Pad_2500x2500_um (rotate 90) 5 25000 7500)
      (pin Oval[A]Pad_2500x2500_um (rotate 90) 4 25000 0)
      (pin Oval[A]Pad_2500x2500_um (rotate 90) 3 20000 0)
      (pin Oval[A]Pad_2500x2500_um (rotate 90) 2 15000 0)
      (pin Rect[A]Pad_2500x2500_um (rotate 90) 1 0 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1980x3960_um
      (shape (path F.Cu 1980  0 -990  0 990))
      (shape (path B.Cu 1980  0 -990  0 990))
      (attach off)
    )
    (padstack Oval[A]Pad_2500x2500_um
      (shape (path F.Cu 2500  0 0  0 0))
      (shape (path B.Cu 2500  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack Rect[A]Pad_1980x3960_um
      (shape (rect F.Cu -990 -1980 990 1980))
      (shape (rect B.Cu -990 -1980 990 1980))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(RL1-Pad8)"
      (pins SW1-1 SW1-1@1 U1-19 RL1-8)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 RL1-7)
    )
    (net "Net-(RL1-Pad6)"
      (pins U1-35 RL1-6)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2 RL1-5)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 RL1-4)
    )
    (net "Net-(RL1-Pad3)"
      (pins U1-34 RL1-3)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 RL1-2)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 U1-22 RL1-1)
    )
    (net "Net-(U1-Pad42)"
      (pins U1-42)
    )
    (net "Net-(U1-Pad41)"
      (pins U1-41)
    )
    (net "Net-(U1-Pad40)"
      (pins U1-40)
    )
    (net "Net-(U1-Pad39)"
      (pins U1-39)
    )
    (net "Net-(U1-Pad38)"
      (pins U1-38)
    )
    (net "Net-(U1-Pad37)"
      (pins U1-37)
    )
    (net "Net-(R1-Pad1)"
      (pins SW1-2 SW1-2@1 R1-1 U1-36)
    )
    (net "Net-(U1-Pad33)"
      (pins U1-33)
    )
    (net "Net-(U1-Pad32)"
      (pins U1-32)
    )
    (net "Net-(U1-Pad31)"
      (pins U1-31)
    )
    (net "Net-(U1-Pad30)"
      (pins U1-30)
    )
    (net "Net-(U1-Pad29)"
      (pins U1-29)
    )
    (net "Net-(U1-Pad28)"
      (pins U1-28)
    )
    (net "Net-(U1-Pad27)"
      (pins U1-27)
    )
    (net "Net-(U1-Pad26)"
      (pins U1-26)
    )
    (net "Net-(U1-Pad25)"
      (pins U1-25)
    )
    (net "Net-(U1-Pad24)"
      (pins U1-24)
    )
    (net "Net-(U1-Pad23)"
      (pins U1-23)
    )
    (net "Net-(U1-Pad21)"
      (pins U1-21)
    )
    (net "Net-(U1-Pad20)"
      (pins U1-20)
    )
    (net "Net-(U1-Pad18)"
      (pins U1-18)
    )
    (net "Net-(U1-Pad17)"
      (pins U1-17)
    )
    (net "Net-(U1-Pad16)"
      (pins U1-16)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (class kicad_default "" "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J2-Pad1)"
      "Net-(J2-Pad2)" "Net-(R1-Pad1)" "Net-(R1-Pad2)" "Net-(RL1-Pad3)" "Net-(RL1-Pad6)"
      "Net-(RL1-Pad8)" "Net-(SW1-Pad2)" "Net-(U1-Pad1)" "Net-(U1-Pad10)" "Net-(U1-Pad11)"
      "Net-(U1-Pad12)" "Net-(U1-Pad13)" "Net-(U1-Pad14)" "Net-(U1-Pad15)"
      "Net-(U1-Pad16)" "Net-(U1-Pad17)" "Net-(U1-Pad18)" "Net-(U1-Pad2)" "Net-(U1-Pad20)"
      "Net-(U1-Pad21)" "Net-(U1-Pad23)" "Net-(U1-Pad24)" "Net-(U1-Pad25)"
      "Net-(U1-Pad26)" "Net-(U1-Pad27)" "Net-(U1-Pad28)" "Net-(U1-Pad29)"
      "Net-(U1-Pad3)" "Net-(U1-Pad30)" "Net-(U1-Pad31)" "Net-(U1-Pad32)" "Net-(U1-Pad33)"
      "Net-(U1-Pad37)" "Net-(U1-Pad38)" "Net-(U1-Pad39)" "Net-(U1-Pad4)" "Net-(U1-Pad40)"
      "Net-(U1-Pad41)" "Net-(U1-Pad42)" "Net-(U1-Pad5)" "Net-(U1-Pad6)" "Net-(U1-Pad7)"
      "Net-(U1-Pad8)" "Net-(U1-Pad9)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
