# do /home/borg/Documents/Insper/Z01.1-A/Projetos/F-Computador/Z01-Simulator-RTL/do/sim.do
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:35:16 on May 15,2020
# vcom -reportprogress 300 -work work ../../B-LogicaCombinacional/src/rtl/And16.vhd ../../B-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../B-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../B-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../B-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../B-LogicaCombinacional/src/rtl/Mux16.vhd ../../B-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../B-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../B-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../B-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../B-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../B-LogicaCombinacional/src/rtl/Nand.vhd ../../B-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../B-LogicaCombinacional/src/rtl/Not16.vhd ../../B-LogicaCombinacional/src/rtl/Or16.vhd ../../B-LogicaCombinacional/src/rtl/Or8Way.vhd ../../B-LogicaCombinacional/src/rtl/binarioToBcd.vhd ../../B-LogicaCombinacional/src/rtl/circuito.vhd ../../B-LogicaCombinacional/src/rtl/detectorDeMoedas.vhd ../../B-LogicaCombinacional/src/rtl/impressora.vhd ../../B-LogicaCombinacional/src/rtl/or16.vhd ../../B-LogicaCombinacional/src/rtl/sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture arch of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture rtl of BarrelShifter16
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture arch of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture arch of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture arch of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture arch of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture arch of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture arch of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture arch of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture rtl of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture arch of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture arch of Not16
# -- Compiling entity Or16
# -- Compiling architecture arch of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture arch of Or8Way
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity binarioToBcd
# -- Compiling architecture behaviour of binarioToBcd
# -- Compiling entity circuito
# -- Compiling architecture arch of circuito
# -- Compiling entity detectorDeMoedas
# -- Compiling architecture arch of detectorDeMoedas
# -- Compiling entity impressora
# -- Compiling architecture arch of impressora
# -- Compiling entity Or16
# -- Compiling architecture arch of Or16
# -- Compiling entity sevenSeg
# -- Compiling architecture arch of sevenSeg
# End time: 08:35:16 on May 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:35:16 on May 15,2020
# vcom -reportprogress 300 -work work ../../C-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/leftShift.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/rightShift.vhd ../../C-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# ** Error: ../../C-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd(22): Cannot read output "zr".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../C-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd(22): Cannot read output "ng".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../../C-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd(37): VHDL Compiler exiting
# End time: 08:35:16 on May 15,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/borg/intelFPGA/17.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/borg/Documents/Insper/Z01.1-A/Projetos/F-Computador/Z01-Simulator-RTL/do/load.do line 4
# /home/borg/intelFPGA/17.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work ../../C-UnidadeLogicaAritmetica/src/rtl/*.vhd"
# 
# <EOF>
 hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# 
# <EOF>
