###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 10:08:28 2023
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[0] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[0] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  6.821
= Slack Time                    2.562
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.562 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.902 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.104 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.676 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.049 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.675 |    4.237 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.446 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.555 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.898 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.019 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.096 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.632 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.782 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.909 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.701 |    6.263 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.489 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.675 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.136 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.266 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.551 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.617 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    7.950 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.649 |    8.211 | 
     | UART_RX_dut/U49                | A1 v -> Y v | AO22X1M   | 0.117 | 0.410 |   6.060 |    8.621 | 
     | UART_RX_dut/U48                | A v -> Y v  | AND2X2M   | 0.059 | 0.158 |   6.218 |    8.779 | 
     | UART_RX_dut/U47                | B v -> Y v  | MX2X2M    | 0.101 | 0.241 |   6.459 |    9.020 | 
     | Data_Sync_dut/U3               | A1 v -> Y v | AO22X1M   | 0.119 | 0.362 |   6.821 |    9.382 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | D v         | SDFFRQX2M | 0.119 | 0.000 |   6.821 |    9.383 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.562 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.562 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.562 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[7] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[7] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  6.809
= Slack Time                    2.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.574 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.914 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.117 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.689 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.061 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.676 |    4.250 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.458 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.567 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.911 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.031 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.109 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.645 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.795 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.922 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.702 |    6.276 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.501 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.688 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.149 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.278 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.564 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.629 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    7.962 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    8.224 | 
     | UART_RX_dut/U70                | A1 v -> Y v | AO22X1M   | 0.128 | 0.423 |   6.072 |    8.647 | 
     | UART_RX_dut/U69                | A v -> Y v  | AND2X2M   | 0.058 | 0.161 |   6.233 |    8.807 | 
     | UART_RX_dut/U68                | B v -> Y v  | MX2X2M    | 0.101 | 0.241 |   6.474 |    9.048 | 
     | Data_Sync_dut/U10              | A0 v -> Y v | AO22X1M   | 0.117 | 0.335 |   6.808 |    9.383 | 
     | Data_Sync_dut/\SYNC_bus_reg[7] | D v         | SDFFRQX2M | 0.117 | 0.000 |   6.809 |    9.383 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.574 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.574 | 
     | Data_Sync_dut/\SYNC_bus_reg[7] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.574 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[5] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[5] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  6.805
= Slack Time                    2.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.577 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.917 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.119 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.691 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.064 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.675 |    4.252 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.461 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.570 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.913 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.034 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.111 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.647 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.797 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.924 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.701 |    6.278 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.504 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.690 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.152 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.281 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.566 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.632 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    7.965 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.649 |    8.226 | 
     | UART_RX_dut/U64                | A1 v -> Y v | AO22X1M   | 0.112 | 0.404 |   6.054 |    8.631 | 
     | UART_RX_dut/U63                | A v -> Y v  | AND2X2M   | 0.064 | 0.162 |   6.216 |    8.793 | 
     | UART_RX_dut/U62                | B v -> Y v  | MX2X2M    | 0.106 | 0.248 |   6.464 |    9.041 | 
     | Data_Sync_dut/U8               | A0 v -> Y v | AO22X1M   | 0.121 | 0.340 |   6.805 |    9.382 | 
     | Data_Sync_dut/\SYNC_bus_reg[5] | D v         | SDFFRQX2M | 0.121 | 0.000 |   6.805 |    9.382 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.577 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.577 | 
     | Data_Sync_dut/\SYNC_bus_reg[5] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.577 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[4] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[4] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  6.785
= Slack Time                    2.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.598 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.938 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.140 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.712 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.085 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.676 |    4.273 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.482 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.591 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.934 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.055 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.132 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.668 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.818 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.946 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.702 |    6.299 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.525 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.711 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.173 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.302 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.587 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.653 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    7.986 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    8.247 | 
     | UART_RX_dut/U61                | A1 v -> Y v | AO22X1M   | 0.117 | 0.410 |   6.060 |    8.657 | 
     | UART_RX_dut/U60                | A v -> Y v  | AND2X2M   | 0.059 | 0.158 |   6.218 |    8.816 | 
     | UART_RX_dut/U59                | B v -> Y v  | MX2X2M    | 0.095 | 0.235 |   6.453 |    9.051 | 
     | Data_Sync_dut/U7               | A0 v -> Y v | AO22X1M   | 0.116 | 0.332 |   6.785 |    9.383 | 
     | Data_Sync_dut/\SYNC_bus_reg[4] | D v         | SDFFRQX2M | 0.116 | 0.000 |   6.785 |    9.383 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.598 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.598 | 
     | Data_Sync_dut/\SYNC_bus_reg[4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.598 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[1] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[1] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  6.778
= Slack Time                    2.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.608 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.948 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.150 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.722 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.094 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.676 |    4.283 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.491 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.600 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.944 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.064 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.142 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.678 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.828 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.955 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.702 |    6.309 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.534 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.721 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.182 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.311 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.597 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.662 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    7.995 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    8.257 | 
     | UART_RX_dut/U52                | A1 v -> Y v | AO22X1M   | 0.124 | 0.418 |   6.067 |    8.675 | 
     | UART_RX_dut/U51                | A v -> Y v  | AND2X2M   | 0.057 | 0.159 |   6.226 |    8.833 | 
     | UART_RX_dut/U50                | B v -> Y v  | MX2X2M    | 0.092 | 0.231 |   6.457 |    9.064 | 
     | Data_Sync_dut/U4               | A0 v -> Y v | AO22X1M   | 0.106 | 0.321 |   6.778 |    9.385 | 
     | Data_Sync_dut/\SYNC_bus_reg[1] | D v         | SDFFRQX2M | 0.106 | 0.000 |   6.778 |    9.385 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.607 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.607 | 
     | Data_Sync_dut/\SYNC_bus_reg[1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.607 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[6] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[6] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  6.772
= Slack Time                    2.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.612 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.952 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.154 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.727 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.099 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.676 |    4.288 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.496 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.605 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.949 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.069 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.147 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.683 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.833 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.960 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.702 |    6.314 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.539 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.726 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.187 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.316 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.601 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.667 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    8.000 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    8.262 | 
     | UART_RX_dut/U67                | A1 v -> Y v | AO22X1M   | 0.117 | 0.410 |   6.060 |    8.672 | 
     | UART_RX_dut/U66                | A v -> Y v  | AND2X2M   | 0.056 | 0.156 |   6.215 |    8.828 | 
     | UART_RX_dut/U65                | B v -> Y v  | MX2X2M    | 0.094 | 0.233 |   6.448 |    9.061 | 
     | Data_Sync_dut/U9               | A0 v -> Y v | AO22X1M   | 0.108 | 0.324 |   6.772 |    9.385 | 
     | Data_Sync_dut/\SYNC_bus_reg[6] | D v         | SDFFRQX2M | 0.108 | 0.000 |   6.772 |    9.385 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.612 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.612 | 
     | Data_Sync_dut/\SYNC_bus_reg[6] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.612 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[3] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[3] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  6.767
= Slack Time                    2.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.616 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.956 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.158 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.730 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.103 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.675 |    4.291 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.500 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.609 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.952 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.073 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.150 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.686 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.836 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.964 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.701 |    6.317 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.543 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.730 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.191 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.320 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.605 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.671 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    8.004 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.649 |    8.265 | 
     | UART_RX_dut/U58                | A1 v -> Y v | AO22X1M   | 0.113 | 0.405 |   6.054 |    8.670 | 
     | UART_RX_dut/U57                | A v -> Y v  | AND2X2M   | 0.057 | 0.155 |   6.209 |    8.825 | 
     | UART_RX_dut/U56                | B v -> Y v  | MX2X2M    | 0.089 | 0.228 |   6.438 |    9.054 | 
     | Data_Sync_dut/U6               | A0 v -> Y v | AO22X1M   | 0.114 | 0.330 |   6.767 |    9.383 | 
     | Data_Sync_dut/\SYNC_bus_reg[3] | D v         | SDFFRQX2M | 0.114 | 0.000 |   6.767 |    9.383 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.616 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.616 | 
     | Data_Sync_dut/\SYNC_bus_reg[3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.616 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[2] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[2] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  6.754
= Slack Time                    2.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    2.631 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    2.971 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    3.173 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    3.745 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    4.118 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.675 |    4.306 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    4.515 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    4.624 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    4.967 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    5.088 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    5.165 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    5.701 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    5.851 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    5.978 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.701 |    6.332 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    6.557 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    6.744 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    7.205 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    7.335 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    7.620 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    7.686 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    8.018 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    8.280 | 
     | UART_RX_dut/U55                | A1 v -> Y v | AO22X1M   | 0.114 | 0.406 |   6.056 |    8.686 | 
     | UART_RX_dut/U54                | A v -> Y v  | AND2X2M   | 0.057 | 0.155 |   6.211 |    8.842 | 
     | UART_RX_dut/U53                | B v -> Y v  | MX2X2M    | 0.085 | 0.223 |   6.434 |    9.064 | 
     | Data_Sync_dut/U5               | A0 v -> Y v | AO22X1M   | 0.107 | 0.320 |   6.754 |    9.385 | 
     | Data_Sync_dut/\SYNC_bus_reg[2] | D v         | SDFFRQX2M | 0.107 | 0.000 |   6.754 |    9.385 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -2.631 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -2.631 | 
     | Data_Sync_dut/\SYNC_bus_reg[2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.631 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.278
- Arrival Time                  5.920
= Slack Time                    3.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.358 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.626 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.789 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.463 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.187 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    5.984 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.455 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.114 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.863 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U385              | S0 ^ -> Y v  | MX4X1M     | 0.246 | 0.652 |   5.157 |    8.515 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U70               | C v -> Y v   | MX4X1M     | 0.137 | 0.400 |   5.557 |    8.915 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U69               | A0N v -> Y v | OAI2BB2X1M | 0.273 | 0.362 |   5.920 |    9.277 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] | D v          | SEDFFX2M   | 0.273 | 0.000 |   5.920 |    9.278 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.358 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.358 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.358 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[1] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.525
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.275
- Arrival Time                  5.907
= Slack Time                    3.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.369 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.637 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.800 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.474 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.198 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    5.995 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.465 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.125 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.874 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U88               | S0 ^ -> Y v  | MX4X1M     | 0.248 | 0.650 |   5.156 |    8.524 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U86               | D v -> Y v   | MX4X1M     | 0.115 | 0.387 |   5.543 |    8.911 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U85               | A0N v -> Y v | OAI2BB2X1M | 0.286 | 0.364 |   5.906 |    9.275 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] | D v          | SEDFFX2M   | 0.286 | 0.000 |   5.907 |    9.275 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.369 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.369 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.369 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[0] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.524
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.276
- Arrival Time                  5.879
= Slack Time                    3.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.397 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.665 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.828 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.502 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.226 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.023 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.493 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.153 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.902 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U382              | S0 ^ -> Y v  | MX4X1M     | 0.189 | 0.607 |   5.113 |    8.510 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U78               | C v -> Y v   | MX4X1M     | 0.146 | 0.394 |   5.507 |    8.904 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U77               | A0N v -> Y v | OAI2BB2X1M | 0.284 | 0.372 |   5.879 |    9.275 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] | D v          | SEDFFX2M   | 0.284 | 0.000 |   5.879 |    9.276 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.397 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.397 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.397 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.523
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.277
- Arrival Time                  5.880
= Slack Time                    3.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.397 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.665 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.828 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.502 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.226 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.024 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.494 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.153 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.902 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U384              | S0 ^ -> Y v  | MX4X1M     | 0.230 | 0.641 |   5.147 |    8.543 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U62               | C v -> Y v   | MX4X1M     | 0.119 | 0.375 |   5.522 |    8.918 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U61               | A0N v -> Y v | OAI2BB2X1M | 0.276 | 0.359 |   5.880 |    9.277 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] | D v          | SEDFFX2M   | 0.276 | 0.000 |   5.880 |    9.277 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.397 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.397 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.397 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.516
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.284
- Arrival Time                  5.884
= Slack Time                    3.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.399 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.668 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.830 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.504 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.229 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.026 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.496 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.156 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.905 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U386              | S0 ^ -> Y v  | MX4X1M     | 0.219 | 0.624 |   5.130 |    8.529 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U82               | C v -> Y v   | MX4X1M     | 0.150 | 0.406 |   5.536 |    8.936 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U81               | A0N v -> Y v | OAI2BB2X1M | 0.243 | 0.348 |   5.884 |    9.283 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] | D v          | SEDFFX2M   | 0.243 | 0.000 |   5.884 |    9.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.399 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.399 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.399 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[6] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.516
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.284
- Arrival Time                  5.872
= Slack Time                    3.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.412 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.680 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.843 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.517 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.241 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.038 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.508 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.168 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.917 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U67               | S0 ^ -> Y v  | MX4X1M     | 0.174 | 0.594 |   5.100 |    8.511 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U66               | A v -> Y v   | MX4X1M     | 0.193 | 0.412 |   5.512 |    8.923 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U65               | A0N v -> Y v | OAI2BB2X1M | 0.242 | 0.360 |   5.872 |    9.284 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] | D v          | SEDFFX2M   | 0.242 | 0.000 |   5.872 |    9.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.412 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.412 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.412 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[5] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.516
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.284
- Arrival Time                  5.867
= Slack Time                    3.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.418 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.686 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.849 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.523 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.247 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.044 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.514 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.174 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.923 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U387              | S0 ^ -> Y v  | MX4X1M     | 0.176 | 0.576 |   5.082 |    8.500 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U90               | C v -> Y v   | MX4X1M     | 0.184 | 0.429 |   5.511 |    8.929 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U89               | A0N v -> Y v | OAI2BB2X1M | 0.239 | 0.356 |   5.867 |    9.284 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] | D v          | SEDFFX1M   | 0.239 | 0.000 |   5.867 |    9.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.418 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.418 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] | CK ^        | SEDFFX1M | 0.000 | 0.000 |   0.000 |   -3.418 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[7] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.517
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.283
- Arrival Time                  5.862
= Slack Time                    3.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    3.421 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    3.690 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.162 |   0.431 |    3.852 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.032 | 0.674 |   1.105 |    4.526 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.094 | 0.724 |   1.829 |    5.250 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.081 | 0.797 |   2.627 |    6.048 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.470 |   3.097 |    6.518 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.979 | 0.660 |   3.757 |    7.178 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.140 | 0.749 |   4.506 |    7.927 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U389              | S0 ^ -> Y v  | MX4X1M     | 0.162 | 0.582 |   5.088 |    8.509 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U74               | C v -> Y v   | MX4X1M     | 0.177 | 0.417 |   5.505 |    8.926 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U73               | A0N v -> Y v | OAI2BB2X1M | 0.244 | 0.357 |   5.862 |    9.283 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] | D v          | SEDFFX2M   | 0.244 | 0.000 |   5.862 |    9.283 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |          | 0.000 |       |   0.000 |   -3.421 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M | 0.000 | 0.000 |   0.000 |   -3.421 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] | CK ^        | SEDFFX2M | 0.000 | 0.000 |   0.000 |   -3.421 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Data_Sync_dut/\FF_Stage_reg[0] /CK 
Endpoint:   Data_Sync_dut/\FF_Stage_reg[0] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.318
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.482
- Arrival Time                  5.895
= Slack Time                    3.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.587 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    3.927 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.542 |    4.129 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.544 | 0.572 |   1.114 |    4.701 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.398 | 0.372 |   1.487 |    5.074 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.180 | 0.189 |   1.676 |    5.263 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.208 |   1.884 |    5.471 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.993 |    5.580 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.336 |    5.923 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.457 |    6.044 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.091 | 0.077 |   2.534 |    6.121 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.830 | 0.536 |   3.070 |    6.657 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.184 | 0.150 |   3.220 |    6.807 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.134 | 0.127 |   3.348 |    6.935 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.510 | 0.354 |   3.702 |    7.289 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.235 | 0.225 |   3.927 |    7.514 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.096 | 0.187 |   4.114 |    7.701 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.575 |    8.162 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.704 |    8.291 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   4.989 |    8.576 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.055 |    8.642 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.388 |    8.975 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.286 | 0.262 |   5.650 |    9.237 | 
     | UART_RX_dut/U31                | A v -> Y ^  | NOR3X2M   | 0.306 | 0.245 |   5.895 |    9.482 | 
     | Data_Sync_dut/\FF_Stage_reg[0] | D ^         | SDFFRQX2M | 0.306 | 0.000 |   5.895 |    9.482 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.587 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.587 | 
     | Data_Sync_dut/\FF_Stage_reg[0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.587 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.438
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.362
- Arrival Time                  5.550
= Slack Time                    3.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.812 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.080 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.251 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    4.999 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.776 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.059 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.435 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.721 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    6.978 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.185 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.327 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.462 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.719 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.870 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.203 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.362 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.578 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.341 |    9.153 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U164                | B0 ^ -> Y v | OAI2BB2X1M | 0.218 | 0.209 |   5.550 |    9.362 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | D v         | SDFFRQX2M  | 0.218 | 0.000 |   5.550 |    9.362 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.812 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.812 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.812 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[13][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.434
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.366
- Arrival Time                  5.530
= Slack Time                    3.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.835 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.104 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.274 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.023 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.800 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.082 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.458 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.745 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.002 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.208 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.351 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.486 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.742 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.893 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.226 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.386 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.602 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.341 |    9.177 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U332                | B0 ^ -> Y v | OAI2BB2X1M | 0.200 | 0.189 |   5.530 |    9.366 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | D v         | SDFFRQX2M  | 0.200 | 0.000 |   5.530 |    9.366 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.835 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.835 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.835 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.368
- Arrival Time                  5.515
= Slack Time                    3.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.853 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.121 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.292 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.040 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.817 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.100 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.476 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.762 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.019 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.226 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.368 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.503 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.760 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.911 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.244 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.403 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.620 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.342 |    9.194 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U330                | B0 ^ -> Y v | OAI2BB2X1M | 0.191 | 0.173 |   5.515 |    9.368 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | D v         | SDFFRQX2M  | 0.191 | 0.000 |   5.515 |    9.368 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.853 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.853 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.853 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.368
- Arrival Time                  5.514
= Slack Time                    3.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.853 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.122 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.292 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.040 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.818 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.100 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.476 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.763 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.020 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.226 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.369 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.504 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.760 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.911 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.244 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.404 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.620 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.342 |    9.195 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U115                | B0 ^ -> Y v | OAI2BB2X1M | 0.191 | 0.173 |   5.514 |    9.368 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | D v         | SDFFRQX2M  | 0.191 | 0.000 |   5.514 |    9.368 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.853 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.853 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.853 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  5.513
= Slack Time                    3.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.856 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.124 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.295 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.043 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.820 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.103 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.479 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.765 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.022 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.229 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.371 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.506 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.763 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.914 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.247 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.406 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.622 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.342 |    9.197 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U363                | B0 ^ -> Y v | OAI2BB2X1M | 0.185 | 0.171 |   5.513 |    9.369 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | D v         | SDFFRQX2M  | 0.185 | 0.000 |   5.513 |    9.369 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.856 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.856 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.856 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  5.508
= Slack Time                    3.861
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.861 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.129 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.300 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.048 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.825 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.107 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.483 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.770 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.027 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.233 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.376 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.511 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.767 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.918 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.251 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.411 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.627 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.341 |    9.202 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U329                | B0 ^ -> Y v | OAI2BB2X1M | 0.185 | 0.167 |   5.508 |    9.369 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | D v         | SDFFRQX2M  | 0.185 | 0.000 |   5.508 |    9.369 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.861 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.861 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.861 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  5.509
= Slack Time                    3.861
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.861 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.129 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.300 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.048 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.825 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.108 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.483 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.770 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.027 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.233 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.376 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.511 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.767 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.918 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.251 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.411 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.627 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.341 |    9.202 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U331                | B0 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.167 |   5.508 |    9.369 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | D v         | SDFFRQX2M  | 0.184 | 0.000 |   5.509 |    9.369 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.861 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.861 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.861 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.510
= Slack Time                    3.861
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    3.861 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.315 | 0.269 |   0.269 |    4.130 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.072 | 0.171 |   0.439 |    4.300 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.180 | 0.748 |   1.187 |    5.048 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.057 | 0.777 |   1.964 |    5.825 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.959 | 0.667 |   2.631 |    6.492 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.374 | 0.412 |   3.043 |    6.904 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.196 |    7.057 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.730 | 0.486 |   3.682 |    7.543 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.235 | 0.232 |   3.914 |    7.775 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.906 | 0.565 |   4.479 |    8.340 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U400             | S0 ^ -> Y v | MX4X1M    | 0.237 | 0.582 |   5.062 |    8.923 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U417             | D v -> Y v  | MX4X1M    | 0.175 | 0.448 |   5.510 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | D v         | SDFFRQX2M | 0.175 | 0.000 |   5.510 |    9.371 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.861 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.861 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.861 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[15][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  5.507
= Slack Time                    3.863
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.863 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.132 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.302 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.050 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.827 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.110 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.486 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.773 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.029 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.236 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.378 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.513 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.770 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.921 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.254 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.413 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.630 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.341 |    9.204 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U364                | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.165 |   5.507 |    9.370 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | D v         | SDFFRQX2M  | 0.180 | 0.000 |   5.507 |    9.370 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.863 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.863 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.863 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[8][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  5.504
= Slack Time                    3.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.866 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.134 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.305 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.053 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.830 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.112 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.488 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.775 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.032 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.238 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.381 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.516 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.772 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.923 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.256 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.416 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.632 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.341 |    9.207 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U163                | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.163 |   5.504 |    9.370 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | D v         | SDFFRQX2M  | 0.180 | 0.000 |   5.504 |    9.370 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.866 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.866 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.866 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.500
= Slack Time                    3.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.871 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.139 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.310 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.058 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.835 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.118 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.494 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.780 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.037 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.244 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.386 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.521 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.778 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.929 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.262 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.421 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.637 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.342 |    9.212 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U361                | B0 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.158 |   5.500 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | D v         | SDFFRQX2M  | 0.176 | 0.000 |   5.500 |    9.371 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.871 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.871 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.871 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[6][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.499
= Slack Time                    3.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.872 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.141 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.311 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.059 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.836 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.119 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.495 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.782 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.038 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.245 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.387 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.522 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.779 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.930 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.263 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.422 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.639 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.342 |    9.214 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U139                | B0 ^ -> Y v | OAI2BB2X1M | 0.175 | 0.157 |   5.499 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | D v         | SDFFRQX2M  | 0.175 | 0.000 |   5.499 |    9.371 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.872 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.872 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.872 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.497
= Slack Time                    3.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.875 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.143 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.314 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.062 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.839 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.122 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.498 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.784 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.041 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.248 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.390 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.525 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.782 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.933 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.266 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.425 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.641 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.342 |    9.216 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U362                | B0 ^ -> Y v | OAI2BB2X1M | 0.173 | 0.155 |   5.497 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | D v         | SDFFRQX2M  | 0.173 | 0.000 |   5.497 |    9.371 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.875 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.875 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.875 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.494
= Slack Time                    3.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.878 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.146 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.317 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.065 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.842 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.124 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.500 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.787 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.044 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.250 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.393 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.528 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.784 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.935 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.268 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.428 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.644 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.342 |    9.219 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U116                | B0 ^ -> Y v | OAI2BB2X1M | 0.172 | 0.152 |   5.494 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | D v         | SDFFRQX2M  | 0.172 | 0.000 |   5.494 |    9.372 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.878 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.878 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.878 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[5][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.494
= Slack Time                    3.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.878 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.147 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.317 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.065 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.842 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.125 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.501 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.788 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.044 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.251 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.394 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.528 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.785 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.936 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.269 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.428 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.645 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.342 |    9.220 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U138                | B0 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.152 |   5.494 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | D v         | SDFFRQX2M  | 0.170 | 0.000 |   5.494 |    9.372 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.878 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.878 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.878 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.494
= Slack Time                    3.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.878 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.147 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.317 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.065 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.843 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.125 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.501 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.788 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.044 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.251 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.394 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.528 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.785 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.936 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.269 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.428 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.645 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.341 |    9.220 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U140                | B0 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.152 |   5.494 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | D v         | SDFFRQX2M  | 0.170 | 0.000 |   5.494 |    9.372 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.878 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.878 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.878 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  5.494
= Slack Time                    3.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    3.880 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.315 | 0.269 |   0.269 |    4.149 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.072 | 0.171 |   0.439 |    4.320 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.180 | 0.748 |   1.187 |    5.068 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.057 | 0.777 |   1.964 |    5.845 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.959 | 0.667 |   2.631 |    6.511 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.374 | 0.412 |   3.043 |    6.923 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.196 |    7.077 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.730 | 0.486 |   3.682 |    7.563 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.235 | 0.232 |   3.914 |    7.795 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.906 | 0.565 |   4.479 |    8.360 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U399             | S0 ^ -> Y v | MX4X1M    | 0.237 | 0.583 |   5.062 |    8.943 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U413             | D v -> Y v  | MX4X1M    | 0.159 | 0.431 |   5.494 |    9.374 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | D v         | SDFFRQX2M | 0.159 | 0.000 |   5.494 |    9.374 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.880 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.880 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.880 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  5.484
= Slack Time                    3.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.886 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.154 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.325 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.073 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.850 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.133 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.509 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.795 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.052 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.259 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.401 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.536 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.793 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.944 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.276 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.436 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.650 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.205 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U136                | B0 ^ -> Y v | OAI2BB2X1M | 0.178 | 0.165 |   5.484 |    9.370 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | D v         | SDFFRQX2M  | 0.178 | 0.000 |   5.484 |    9.370 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.886 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.886 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.886 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[1] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  5.489
= Slack Time                    3.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    3.886 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.315 | 0.269 |   0.269 |    4.155 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.072 | 0.171 |   0.439 |    4.325 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.180 | 0.748 |   1.187 |    5.073 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.057 | 0.777 |   1.964 |    5.851 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.959 | 0.667 |   2.631 |    6.517 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.374 | 0.412 |   3.043 |    6.929 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.197 |    7.083 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.730 | 0.486 |   3.682 |    7.568 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.235 | 0.232 |   3.914 |    7.800 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.906 | 0.565 |   4.479 |    8.365 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U411             | S0 ^ -> Y v | MX4X1M    | 0.235 | 0.581 |   5.061 |    8.947 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U409             | D v -> Y v  | MX4X1M    | 0.155 | 0.428 |   5.488 |    9.375 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | D v         | SDFFRQX2M | 0.155 | 0.000 |   5.489 |    9.375 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.886 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.886 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.886 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  5.485
= Slack Time                    3.888
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.888 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.156 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.327 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.075 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.852 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.135 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.510 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.797 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.054 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.260 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.403 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.538 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.795 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.946 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.278 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.438 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.216 |   4.767 |    8.654 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.869 | 0.575 |   5.342 |    9.229 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U137                | B0 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.144 |   5.485 |    9.373 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | D v         | SDFFRQX2M  | 0.164 | 0.000 |   5.485 |    9.373 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.888 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.888 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.888 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.481
= Slack Time                    3.890
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.890 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.159 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.329 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.077 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.854 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.137 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.513 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.800 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.056 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.263 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.405 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.540 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.797 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.948 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.281 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.440 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.654 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.209 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U133                | B0 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.161 |   5.481 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | D v         | SDFFRQX2M  | 0.176 | 0.000 |   5.481 |    9.371 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.890 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.890 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.890 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.480
= Slack Time                    3.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.891 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.159 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.330 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.078 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.855 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.138 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.514 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.800 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.057 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.264 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.406 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.541 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.798 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.949 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.282 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.441 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.655 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.210 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U327                | B0 ^ -> Y v | OAI2BB2X1M | 0.175 | 0.161 |   5.480 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | D v         | SDFFRQX2M  | 0.175 | 0.000 |   5.480 |    9.371 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.891 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.891 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.891 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.477
= Slack Time                    3.895
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.895 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.163 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.334 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.082 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.859 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.142 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.517 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.804 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.061 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.267 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.410 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.545 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.801 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.952 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.285 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.445 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.658 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.214 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U358                | B0 ^ -> Y v | OAI2BB2X1M | 0.172 | 0.157 |   5.477 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | D v         | SDFFRQX2M  | 0.172 | 0.000 |   5.477 |    9.372 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.895 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.895 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.895 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.476
= Slack Time                    3.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.896 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.165 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.335 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.083 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.860 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.143 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.519 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.806 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.062 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.269 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.411 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.546 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.803 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.954 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.287 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.446 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.660 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.215 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U357                | B0 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.156 |   5.476 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2 | D v         | SDFFRQX2M  | 0.171 | 0.000 |   5.476 |    9.372 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.896 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.896 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.896 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.475
= Slack Time                    3.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.897 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.165 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.336 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.084 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.861 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.143 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.519 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.806 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.063 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.269 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.412 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.547 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.803 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.954 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.287 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.447 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.660 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.216 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U326                | B0 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.156 |   5.475 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] | D v         | SDFFRQX2M  | 0.171 | 0.000 |   5.475 |    9.372 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.897 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.897 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.897 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.474
= Slack Time                    3.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.898 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.167 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.337 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.085 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.863 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.145 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.521 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.808 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.064 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.271 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.414 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.548 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.805 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.956 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.289 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.448 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.662 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.218 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U325                | B0 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.154 |   5.474 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] | D v         | SDFFRQX2M  | 0.170 | 0.000 |   5.474 |    9.372 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.898 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.898 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.898 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.473
= Slack Time                    3.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.899 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.168 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.338 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.086 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.864 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.146 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.522 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.809 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.066 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.272 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.415 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.549 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.806 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.957 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.290 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.449 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.663 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.219 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U113                | B0 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.153 |   5.473 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] | D v         | SDFFRQX2M  | 0.170 | 0.000 |   5.473 |    9.372 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.899 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.899 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.899 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  5.468
= Slack Time                    3.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.901 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.170 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.340 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.088 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.866 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.148 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.524 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.811 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.068 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.274 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.417 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.551 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.808 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.959 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.292 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.451 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U102                | B1 v -> Y ^ | AOI22X1M   | 0.197 | 0.207 |   4.757 |    8.658 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC4_n24         | A ^ -> Y ^  | BUFX2M     | 0.798 | 0.532 |   5.288 |    9.190 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U166                | B0 ^ -> Y v | OAI2BB2X1M | 0.182 | 0.180 |   5.468 |    9.369 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4 | D v         | SDFFRQX2M  | 0.182 | 0.000 |   5.468 |    9.370 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.901 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.901 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.901 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  5.467
= Slack Time                    3.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    3.903 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.315 | 0.269 |   0.269 |    4.171 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.072 | 0.171 |   0.439 |    4.342 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.180 | 0.748 |   1.187 |    5.090 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.057 | 0.777 |   1.964 |    5.867 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.959 | 0.667 |   2.631 |    6.534 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.374 | 0.412 |   3.043 |    6.945 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.197 |    7.099 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.730 | 0.486 |   3.682 |    7.585 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.235 | 0.232 |   3.914 |    7.817 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.906 | 0.565 |   4.479 |    8.382 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U401             | S0 ^ -> Y v | MX4X1M    | 0.197 | 0.546 |   5.025 |    8.928 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U421             | D v -> Y v  | MX4X1M    | 0.181 | 0.442 |   5.467 |    9.369 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] | D v         | SDFFRQX2M | 0.181 | 0.001 |   5.467 |    9.370 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.903 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.903 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.903 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  5.470
= Slack Time                    3.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.903 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.172 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.342 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.091 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.868 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.150 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.526 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.813 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.070 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.276 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.419 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.554 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.810 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.961 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.294 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.454 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.667 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.223 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U359                | B0 ^ -> Y v | OAI2BB2X1M | 0.165 | 0.150 |   5.470 |    9.373 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2 | D v         | SDFFRQX2M  | 0.165 | 0.000 |   5.470 |    9.373 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.903 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.903 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.903 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  5.469
= Slack Time                    3.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.904 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.173 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.344 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.092 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.869 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.151 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.527 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.814 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.071 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.277 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.420 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.555 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.811 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.962 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.295 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.455 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.668 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.224 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U162                | B0 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.149 |   5.469 |    9.373 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2 | D v         | SDFFRQX2M  | 0.164 | 0.000 |   5.469 |    9.373 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.905 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.905 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.905 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[15][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  5.468
= Slack Time                    3.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.906 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.174 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.345 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.093 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.870 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.153 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.529 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.815 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.072 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.279 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.421 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.556 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.813 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.964 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.297 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.456 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.670 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.225 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U360                | B0 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.148 |   5.468 |    9.373 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2 | D v         | SDFFRQX2M  | 0.163 | 0.000 |   5.468 |    9.373 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.906 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.906 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2 | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.906 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  5.466
= Slack Time                    3.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    3.907 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.315 | 0.269 |   0.269 |    4.175 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.171 |   0.439 |    4.346 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.180 | 0.748 |   1.187 |    5.094 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.057 | 0.777 |   1.964 |    5.871 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.283 |   2.247 |    6.154 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.623 |    6.530 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.334 | 0.287 |   2.910 |    6.816 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.245 | 0.257 |   3.166 |    7.073 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.077 | 0.207 |   3.373 |    7.280 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.515 |    7.422 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.650 |    7.557 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.158 | 0.257 |   3.907 |    7.814 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.182 | 0.151 |   4.058 |    7.965 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.313 | 0.333 |   4.391 |    8.298 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.150 | 0.159 |   4.550 |    8.457 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.764 |    8.671 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.834 | 0.556 |   5.319 |    9.226 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U114                | B0 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.147 |   5.466 |    9.373 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] | D v         | SDFFRQX2M  | 0.164 | 0.000 |   5.466 |    9.373 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |           | 0.000 |       |   0.000 |   -3.907 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -3.907 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.907 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

