# Design data status summary

* Near-final layout in `gds` folder
  * LVS clean
  * DRC `sg-13g2-maximal` shows grid errors. Some of the contained cells are laid out on a 1nm grid (instead of the 5nm expected by the DRC).
  * Fill and seal ring not included in the current file.
