<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Mini51 BSP: FMC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Mini51 BSP
   &#160;<span id="projectnumber">V3.02.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Mini51 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">FMC_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3ee6f29a2d5c0da26b2072ce17b1202a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a3ee6f29a2d5c0da26b2072ce17b1202a">ISPCON</a></td></tr>
<tr class="separator:a3ee6f29a2d5c0da26b2072ce17b1202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e670d2c6ca669c03f139fb47052415"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#ae5e670d2c6ca669c03f139fb47052415">ISPADR</a></td></tr>
<tr class="separator:ae5e670d2c6ca669c03f139fb47052415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c48d59719ca197e52d7eae9d26c6600"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a9c48d59719ca197e52d7eae9d26c6600">ISPDAT</a></td></tr>
<tr class="separator:a9c48d59719ca197e52d7eae9d26c6600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095e1f869199de86a9f56bcaae06ea69"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a095e1f869199de86a9f56bcaae06ea69">ISPCMD</a></td></tr>
<tr class="separator:a095e1f869199de86a9f56bcaae06ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172d47d716db9a6a91f01d0c63fae006"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a172d47d716db9a6a91f01d0c63fae006">ISPTRG</a></td></tr>
<tr class="separator:a172d47d716db9a6a91f01d0c63fae006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada46a006f516c08491eca5b79c07d934"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#ada46a006f516c08491eca5b79c07d934">DFBADR</a></td></tr>
<tr class="separator:ada46a006f516c08491eca5b79c07d934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a2ba31a2adb1d7b065fb97d21bc095"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a90a2ba31a2adb1d7b065fb97d21bc095">ISPSTA</a></td></tr>
<tr class="separator:a90a2ba31a2adb1d7b065fb97d21bc095"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup FMC Flash Memory Controller(FMC)
Memory Mapped Structure for FMC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l01635">1635</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ada46a006f516c08491eca5b79c07d934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada46a006f516c08491eca5b79c07d934">&#9670;&nbsp;</a></span>DFBADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::DFBADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DFBADR
</font><br><p> <font size="2">
Offset: 0x14  Data Flash Start Address
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DFBA</td><td><div style="word-wrap: break-word;"><b>Data Flash Base Address
</b><br>
This register indicates Data Flash start address. It is a read only register.
<br>
The Data Flash start address is defined by user.
<br>
Since on chip flash erase unit is 512 bytes, it is mandatory to keep bit 8-0 as 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l01883">1883</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="ae5e670d2c6ca669c03f139fb47052415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5e670d2c6ca669c03f139fb47052415">&#9670;&nbsp;</a></span>ISPADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPADR
</font><br><p> <font size="2">
Offset: 0x04  ISP Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPADR</td><td><div style="word-wrap: break-word;"><b>ISP Address
</b><br>
The NuMicro Mini51TM series supports word program only. ISPADR[1:0] must be kept 00 for ISP operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l01879">1879</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a095e1f869199de86a9f56bcaae06ea69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095e1f869199de86a9f56bcaae06ea69">&#9670;&nbsp;</a></span>ISPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPCMD
</font><br><p> <font size="2">
Offset: 0x0C  ISP Command Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>ISPCMD</td><td><div style="word-wrap: break-word;"><b>ISP Command
</b><br>
ISP commands are shown below:
<br>
0x00 = Read.
<br>
0x04 = Read Unique ID.
<br>
0x0B = Read Company ID (0xDA).
<br>
0x21 = Program.
<br>
0x22 = Page Erase.
<br>
0x2E = Set Vector Page Re-Map.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l01881">1881</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a3ee6f29a2d5c0da26b2072ce17b1202a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee6f29a2d5c0da26b2072ce17b1202a">&#9670;&nbsp;</a></span>ISPCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPCON
</font><br><p> <font size="2">
Offset: 0x00  ISP Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPEN</td><td><div style="word-wrap: break-word;"><b>ISP Enable Control (Write Protect)
</b><br>
Set this bit to enable ISP function.
<br>
0 = ISP function Disabled.
<br>
1 = ISP function Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>BS</td><td><div style="word-wrap: break-word;"><b>Boot Select (Write Protect)
</b><br>
Set/clear this bit to select next booting from LDROM/APROM, respectively.
<br>
This bit also functions as chip booting status flag, which can be used to check where chip booted from.
<br>
This bit is initiated with the inversed value of CBS in CONFIG0 after any reset is happened except CPU reset (RSTS_CPU is 1) or system reset (RSTS_SYS) is happened.
<br>
0 = Boot from APROM.
<br>
1 = Boot from LDROM.
<br>
</div></td></tr><tr><td>
[3]</td><td>APUEN</td><td><div style="word-wrap: break-word;"><b>APROM Update Enable Control (Write Protect)
</b><br>
0 = APROM cannot be updated when chip runs in APROM.
<br>
1 = APROM can be updated when chip runs in APROM.
<br>
</div></td></tr><tr><td>
[4]</td><td>CFGUEN</td><td><div style="word-wrap: break-word;"><b>CONFIG Update Enable Control (Write Protect)
</b><br>
Writing this bit to 1 enables software to update CONFIG value by ISP register control procedure regardless of program code is running in APROM or LDROM.
<br>
0 = ISP update User Configuration Disabled.
<br>
1 = ISP update User Configuration Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>LDUEN</td><td><div style="word-wrap: break-word;"><b>LDROM Update Enable Control (Write Protect)
</b><br>
0 = LDROM cannot be updated.
<br>
1 = LDROM can be updated when the MCU runs in APROM.
<br>
</div></td></tr><tr><td>
[6]</td><td>ISPFF</td><td><div style="word-wrap: break-word;"><b>ISP Fail Flag (Write Protect)
</b><br>
This bit is set by hardware when a triggered ISP meets any of the following conditions:
<br>
(1) APROM writes to itself if APUEN is set to 0 or CBS[0]=1.
<br>
(2) LDROM writes to itself if LDUEN is set to 0 or CBS[0]=1.
<br>
(3) User Configuration is erased/programmed when CFGUEN is 0.
<br>
(4) Destination address is illegal, such as over an available range.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l01878">1878</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a9c48d59719ca197e52d7eae9d26c6600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c48d59719ca197e52d7eae9d26c6600">&#9670;&nbsp;</a></span>ISPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPDAT
</font><br><p> <font size="2">
Offset: 0x08  ISP Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT</td><td><div style="word-wrap: break-word;"><b>ISP Data
</b><br>
Write data to this register before ISP program operation.
<br>
Read data from this register after ISP read operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l01880">1880</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a90a2ba31a2adb1d7b065fb97d21bc095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a2ba31a2adb1d7b065fb97d21bc095">&#9670;&nbsp;</a></span>ISPSTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPSTA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPSTA
</font><br><p> <font size="2">
Offset: 0x40  ISP Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPGO</td><td><div style="word-wrap: break-word;"><b>ISP Start Trigger (Read Only)
</b><br>
Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.
<br>
0 = ISP operation is finished.
<br>
1 = ISP operation is progressed.
<br>
Note: This bit is the same with ISPTRG bit 0.
<br>
</div></td></tr><tr><td>
[2:1]</td><td>CBS</td><td><div style="word-wrap: break-word;"><b>Config Boot Selection (Read Only)
</b><br>
This is a mirror of CBS in CONFIG0.
<br>
</div></td></tr><tr><td>
[6]</td><td>ISPFF</td><td><div style="word-wrap: break-word;"><b>ISP Fail Flag (Write Protect)
</b><br>
This bit is set by hardware when a triggered ISP meets any of the following conditions:
<br>
(1) APROM writes to itself if APUEN is set to 0 or CBS[0]=1.
<br>
(2) LDROM writes to itself if LDUEN is set to 0 or CBS[0]=1.
<br>
(3) User Configuration is erased/programmed when CFGUEN is 0.
<br>
(4) Destination address is illegal, such as over an available range.
<br>
Write 1 to clear.
<br>
Note: This bit functions the same as ISPCON bit 6.
<br>
</div></td></tr><tr><td>
[20:9]</td><td>VECMAP</td><td><div style="word-wrap: break-word;"><b>Vector Page Mapping Address (Read Only)
</b><br>
The current flash address space 0x0000_0000~0x0000_01FF is mapping to address {VECMAP[11:0], 9'h000} ~ {VECMAP[11:0], 9'h1FF}.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l01887">1887</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a172d47d716db9a6a91f01d0c63fae006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172d47d716db9a6a91f01d0c63fae006">&#9670;&nbsp;</a></span>ISPTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPTRG
</font><br><p> <font size="2">
Offset: 0x10  ISP Trigger Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPGO</td><td><div style="word-wrap: break-word;"><b>ISP Start Trigger (Write Protect)
</b><br>
Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.
<br>
0 = ISP operation is finished.
<br>
1 = ISP operation is progressed.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l01882">1882</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/Mini51Series/Include/<a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 6 2019 14:41:13 for Mini51 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
