{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416890958819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416890958829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 22:49:18 2014 " "Processing started: Mon Nov 24 22:49:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416890958829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416890958829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5_Part3 -c Lab5_Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5_Part3 -c Lab5_Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416890958829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416890959780 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab5_Part3.v(40) " "Verilog HDL information at Lab5_Part3.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416890959870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_part3.v 2 2 " "Found 2 design units, including 2 entities, in source file lab5_part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Part3 " "Found entity 1: Lab5_Part3" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416890959870 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexDisplay " "Found entity 2: hexDisplay" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416890959870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416890959870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5_Part3 " "Elaborating entity \"Lab5_Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416890959920 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "SW Lab5_Part3.v(40) " "Verilog HDL Event Control warning at Lab5_Part3.v(40): posedge or negedge of vector \"SW\" depends solely on its least-significant bit" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "Lab5_Part3.v(42) " "Verilog HDL Conditional Statement error at Lab5_Part3.v(42): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 42 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1416890959930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(50) " "Verilog HDL assignment warning at Lab5_Part3.v(50): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(56) " "Verilog HDL assignment warning at Lab5_Part3.v(56): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(63) " "Verilog HDL assignment warning at Lab5_Part3.v(63): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(69) " "Verilog HDL assignment warning at Lab5_Part3.v(69): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(74) " "Verilog HDL assignment warning at Lab5_Part3.v(74): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(78) " "Verilog HDL assignment warning at Lab5_Part3.v(78): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(81) " "Verilog HDL assignment warning at Lab5_Part3.v(81): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hr1 Lab5_Part3.v(40) " "Verilog HDL Always Construct warning at Lab5_Part3.v(40): inferring latch(es) for variable \"hr1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hr0 Lab5_Part3.v(40) " "Verilog HDL Always Construct warning at Lab5_Part3.v(40): inferring latch(es) for variable \"hr0\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min1 Lab5_Part3.v(40) " "Verilog HDL Always Construct warning at Lab5_Part3.v(40): inferring latch(es) for variable \"min1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min0 Lab5_Part3.v(40) " "Verilog HDL Always Construct warning at Lab5_Part3.v(40): inferring latch(es) for variable \"min0\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec1 Lab5_Part3.v(40) " "Verilog HDL Always Construct warning at Lab5_Part3.v(40): inferring latch(es) for variable \"sec1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..4\] Lab5_Part3.v(6) " "Output port \"LEDG\[7..4\]\" at Lab5_Part3.v(6) has no driver" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1\[0\] Lab5_Part3.v(40) " "Inferred latch for \"sec1\[0\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1\[1\] Lab5_Part3.v(40) " "Inferred latch for \"sec1\[1\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1\[2\] Lab5_Part3.v(40) " "Inferred latch for \"sec1\[2\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1\[3\] Lab5_Part3.v(40) " "Inferred latch for \"sec1\[3\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min0\[0\] Lab5_Part3.v(40) " "Inferred latch for \"min0\[0\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min0\[1\] Lab5_Part3.v(40) " "Inferred latch for \"min0\[1\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min0\[2\] Lab5_Part3.v(40) " "Inferred latch for \"min0\[2\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min0\[3\] Lab5_Part3.v(40) " "Inferred latch for \"min0\[3\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1\[0\] Lab5_Part3.v(40) " "Inferred latch for \"min1\[0\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1\[1\] Lab5_Part3.v(40) " "Inferred latch for \"min1\[1\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1\[2\] Lab5_Part3.v(40) " "Inferred latch for \"min1\[2\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1\[3\] Lab5_Part3.v(40) " "Inferred latch for \"min1\[3\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr0\[0\] Lab5_Part3.v(40) " "Inferred latch for \"hr0\[0\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr0\[1\] Lab5_Part3.v(40) " "Inferred latch for \"hr0\[1\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr0\[2\] Lab5_Part3.v(40) " "Inferred latch for \"hr0\[2\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr0\[3\] Lab5_Part3.v(40) " "Inferred latch for \"hr0\[3\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr1\[0\] Lab5_Part3.v(40) " "Inferred latch for \"hr1\[0\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr1\[1\] Lab5_Part3.v(40) " "Inferred latch for \"hr1\[1\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr1\[2\] Lab5_Part3.v(40) " "Inferred latch for \"hr1\[2\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr1\[3\] Lab5_Part3.v(40) " "Inferred latch for \"hr1\[3\]\" at Lab5_Part3.v(40)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416890959930 "|Lab5_Part3"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1416890959940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/output_files/Lab5_Part3.map.smsg " "Generated suppressed messages file D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/output_files/Lab5_Part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1416890960040 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416890960260 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 24 22:49:20 2014 " "Processing ended: Mon Nov 24 22:49:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416890960260 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416890960260 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416890960260 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416890960260 ""}
