
MotoTracer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c094  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ec  0800c150  0800c150  0001c150  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c93c  0800c93c  00020228  2**0
                  CONTENTS
  4 .ARM          00000000  0800c93c  0800c93c  00020228  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c93c  0800c93c  00020228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c93c  0800c93c  0001c93c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c940  0800c940  0001c940  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000228  20000000  0800c944  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007c0  20000228  0800cb6c  00020228  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009e8  0800cb6c  000209e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cc6b  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020c8  00000000  00000000  0002cebb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e8  00000000  00000000  0002ef88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000910  00000000  00000000  0002f970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016121  00000000  00000000  00030280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c9a7  00000000  00000000  000463a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085801  00000000  00000000  00052d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d8549  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b1c  00000000  00000000  000d859c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000228 	.word	0x20000228
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800c134 	.word	0x0800c134

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	2000022c 	.word	0x2000022c
 80000fc:	0800c134 	.word	0x0800c134

08000100 <strcmp>:
 8000100:	7802      	ldrb	r2, [r0, #0]
 8000102:	780b      	ldrb	r3, [r1, #0]
 8000104:	2a00      	cmp	r2, #0
 8000106:	d003      	beq.n	8000110 <strcmp+0x10>
 8000108:	3001      	adds	r0, #1
 800010a:	3101      	adds	r1, #1
 800010c:	429a      	cmp	r2, r3
 800010e:	d0f7      	beq.n	8000100 <strcmp>
 8000110:	1ad0      	subs	r0, r2, r3
 8000112:	4770      	bx	lr

08000114 <strlen>:
 8000114:	2300      	movs	r3, #0
 8000116:	5cc2      	ldrb	r2, [r0, r3]
 8000118:	3301      	adds	r3, #1
 800011a:	2a00      	cmp	r2, #0
 800011c:	d1fb      	bne.n	8000116 <strlen+0x2>
 800011e:	1e58      	subs	r0, r3, #1
 8000120:	4770      	bx	lr
	...

08000124 <__gnu_thumb1_case_uqi>:
 8000124:	b402      	push	{r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0049      	lsls	r1, r1, #1
 800012c:	5c09      	ldrb	r1, [r1, r0]
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	448e      	add	lr, r1
 8000132:	bc02      	pop	{r1}
 8000134:	4770      	bx	lr
 8000136:	46c0      	nop			; (mov r8, r8)

08000138 <__gnu_thumb1_case_shi>:
 8000138:	b403      	push	{r0, r1}
 800013a:	4671      	mov	r1, lr
 800013c:	0849      	lsrs	r1, r1, #1
 800013e:	0040      	lsls	r0, r0, #1
 8000140:	0049      	lsls	r1, r1, #1
 8000142:	5e09      	ldrsh	r1, [r1, r0]
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	448e      	add	lr, r1
 8000148:	bc03      	pop	{r0, r1}
 800014a:	4770      	bx	lr

0800014c <__udivsi3>:
 800014c:	2200      	movs	r2, #0
 800014e:	0843      	lsrs	r3, r0, #1
 8000150:	428b      	cmp	r3, r1
 8000152:	d374      	bcc.n	800023e <__udivsi3+0xf2>
 8000154:	0903      	lsrs	r3, r0, #4
 8000156:	428b      	cmp	r3, r1
 8000158:	d35f      	bcc.n	800021a <__udivsi3+0xce>
 800015a:	0a03      	lsrs	r3, r0, #8
 800015c:	428b      	cmp	r3, r1
 800015e:	d344      	bcc.n	80001ea <__udivsi3+0x9e>
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d328      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d30d      	bcc.n	8000188 <__udivsi3+0x3c>
 800016c:	22ff      	movs	r2, #255	; 0xff
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	ba12      	rev	r2, r2
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d302      	bcc.n	800017e <__udivsi3+0x32>
 8000178:	1212      	asrs	r2, r2, #8
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	d065      	beq.n	800024a <__udivsi3+0xfe>
 800017e:	0b03      	lsrs	r3, r0, #12
 8000180:	428b      	cmp	r3, r1
 8000182:	d319      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000184:	e000      	b.n	8000188 <__udivsi3+0x3c>
 8000186:	0a09      	lsrs	r1, r1, #8
 8000188:	0bc3      	lsrs	r3, r0, #15
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x46>
 800018e:	03cb      	lsls	r3, r1, #15
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b83      	lsrs	r3, r0, #14
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x52>
 800019a:	038b      	lsls	r3, r1, #14
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b43      	lsrs	r3, r0, #13
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x5e>
 80001a6:	034b      	lsls	r3, r1, #13
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b03      	lsrs	r3, r0, #12
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x6a>
 80001b2:	030b      	lsls	r3, r1, #12
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0ac3      	lsrs	r3, r0, #11
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x76>
 80001be:	02cb      	lsls	r3, r1, #11
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a83      	lsrs	r3, r0, #10
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x82>
 80001ca:	028b      	lsls	r3, r1, #10
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a43      	lsrs	r3, r0, #9
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x8e>
 80001d6:	024b      	lsls	r3, r1, #9
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a03      	lsrs	r3, r0, #8
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x9a>
 80001e2:	020b      	lsls	r3, r1, #8
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	d2cd      	bcs.n	8000186 <__udivsi3+0x3a>
 80001ea:	09c3      	lsrs	r3, r0, #7
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xa8>
 80001f0:	01cb      	lsls	r3, r1, #7
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0983      	lsrs	r3, r0, #6
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xb4>
 80001fc:	018b      	lsls	r3, r1, #6
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0943      	lsrs	r3, r0, #5
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xc0>
 8000208:	014b      	lsls	r3, r1, #5
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0903      	lsrs	r3, r0, #4
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xcc>
 8000214:	010b      	lsls	r3, r1, #4
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	08c3      	lsrs	r3, r0, #3
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xd8>
 8000220:	00cb      	lsls	r3, r1, #3
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0883      	lsrs	r3, r0, #2
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xe4>
 800022c:	008b      	lsls	r3, r1, #2
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0843      	lsrs	r3, r0, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xf0>
 8000238:	004b      	lsls	r3, r1, #1
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	1a41      	subs	r1, r0, r1
 8000240:	d200      	bcs.n	8000244 <__udivsi3+0xf8>
 8000242:	4601      	mov	r1, r0
 8000244:	4152      	adcs	r2, r2
 8000246:	4610      	mov	r0, r2
 8000248:	4770      	bx	lr
 800024a:	e7ff      	b.n	800024c <__udivsi3+0x100>
 800024c:	b501      	push	{r0, lr}
 800024e:	2000      	movs	r0, #0
 8000250:	f000 f8f0 	bl	8000434 <__aeabi_idiv0>
 8000254:	bd02      	pop	{r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_uidivmod>:
 8000258:	2900      	cmp	r1, #0
 800025a:	d0f7      	beq.n	800024c <__udivsi3+0x100>
 800025c:	e776      	b.n	800014c <__udivsi3>
 800025e:	4770      	bx	lr

08000260 <__divsi3>:
 8000260:	4603      	mov	r3, r0
 8000262:	430b      	orrs	r3, r1
 8000264:	d47f      	bmi.n	8000366 <__divsi3+0x106>
 8000266:	2200      	movs	r2, #0
 8000268:	0843      	lsrs	r3, r0, #1
 800026a:	428b      	cmp	r3, r1
 800026c:	d374      	bcc.n	8000358 <__divsi3+0xf8>
 800026e:	0903      	lsrs	r3, r0, #4
 8000270:	428b      	cmp	r3, r1
 8000272:	d35f      	bcc.n	8000334 <__divsi3+0xd4>
 8000274:	0a03      	lsrs	r3, r0, #8
 8000276:	428b      	cmp	r3, r1
 8000278:	d344      	bcc.n	8000304 <__divsi3+0xa4>
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d328      	bcc.n	80002d2 <__divsi3+0x72>
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d30d      	bcc.n	80002a2 <__divsi3+0x42>
 8000286:	22ff      	movs	r2, #255	; 0xff
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	ba12      	rev	r2, r2
 800028c:	0c03      	lsrs	r3, r0, #16
 800028e:	428b      	cmp	r3, r1
 8000290:	d302      	bcc.n	8000298 <__divsi3+0x38>
 8000292:	1212      	asrs	r2, r2, #8
 8000294:	0209      	lsls	r1, r1, #8
 8000296:	d065      	beq.n	8000364 <__divsi3+0x104>
 8000298:	0b03      	lsrs	r3, r0, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d319      	bcc.n	80002d2 <__divsi3+0x72>
 800029e:	e000      	b.n	80002a2 <__divsi3+0x42>
 80002a0:	0a09      	lsrs	r1, r1, #8
 80002a2:	0bc3      	lsrs	r3, r0, #15
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x4c>
 80002a8:	03cb      	lsls	r3, r1, #15
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b83      	lsrs	r3, r0, #14
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x58>
 80002b4:	038b      	lsls	r3, r1, #14
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b43      	lsrs	r3, r0, #13
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x64>
 80002c0:	034b      	lsls	r3, r1, #13
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0b03      	lsrs	r3, r0, #12
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x70>
 80002cc:	030b      	lsls	r3, r1, #12
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0ac3      	lsrs	r3, r0, #11
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x7c>
 80002d8:	02cb      	lsls	r3, r1, #11
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a83      	lsrs	r3, r0, #10
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x88>
 80002e4:	028b      	lsls	r3, r1, #10
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a43      	lsrs	r3, r0, #9
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0x94>
 80002f0:	024b      	lsls	r3, r1, #9
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0a03      	lsrs	r3, r0, #8
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__divsi3+0xa0>
 80002fc:	020b      	lsls	r3, r1, #8
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	d2cd      	bcs.n	80002a0 <__divsi3+0x40>
 8000304:	09c3      	lsrs	r3, r0, #7
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xae>
 800030a:	01cb      	lsls	r3, r1, #7
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0983      	lsrs	r3, r0, #6
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xba>
 8000316:	018b      	lsls	r3, r1, #6
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0943      	lsrs	r3, r0, #5
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xc6>
 8000322:	014b      	lsls	r3, r1, #5
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0903      	lsrs	r3, r0, #4
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xd2>
 800032e:	010b      	lsls	r3, r1, #4
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	08c3      	lsrs	r3, r0, #3
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xde>
 800033a:	00cb      	lsls	r3, r1, #3
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0883      	lsrs	r3, r0, #2
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xea>
 8000346:	008b      	lsls	r3, r1, #2
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	0843      	lsrs	r3, r0, #1
 800034e:	428b      	cmp	r3, r1
 8000350:	d301      	bcc.n	8000356 <__divsi3+0xf6>
 8000352:	004b      	lsls	r3, r1, #1
 8000354:	1ac0      	subs	r0, r0, r3
 8000356:	4152      	adcs	r2, r2
 8000358:	1a41      	subs	r1, r0, r1
 800035a:	d200      	bcs.n	800035e <__divsi3+0xfe>
 800035c:	4601      	mov	r1, r0
 800035e:	4152      	adcs	r2, r2
 8000360:	4610      	mov	r0, r2
 8000362:	4770      	bx	lr
 8000364:	e05d      	b.n	8000422 <__divsi3+0x1c2>
 8000366:	0fca      	lsrs	r2, r1, #31
 8000368:	d000      	beq.n	800036c <__divsi3+0x10c>
 800036a:	4249      	negs	r1, r1
 800036c:	1003      	asrs	r3, r0, #32
 800036e:	d300      	bcc.n	8000372 <__divsi3+0x112>
 8000370:	4240      	negs	r0, r0
 8000372:	4053      	eors	r3, r2
 8000374:	2200      	movs	r2, #0
 8000376:	469c      	mov	ip, r3
 8000378:	0903      	lsrs	r3, r0, #4
 800037a:	428b      	cmp	r3, r1
 800037c:	d32d      	bcc.n	80003da <__divsi3+0x17a>
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d312      	bcc.n	80003aa <__divsi3+0x14a>
 8000384:	22fc      	movs	r2, #252	; 0xfc
 8000386:	0189      	lsls	r1, r1, #6
 8000388:	ba12      	rev	r2, r2
 800038a:	0a03      	lsrs	r3, r0, #8
 800038c:	428b      	cmp	r3, r1
 800038e:	d30c      	bcc.n	80003aa <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	1192      	asrs	r2, r2, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d308      	bcc.n	80003aa <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d304      	bcc.n	80003aa <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	d03a      	beq.n	800041a <__divsi3+0x1ba>
 80003a4:	1192      	asrs	r2, r2, #6
 80003a6:	e000      	b.n	80003aa <__divsi3+0x14a>
 80003a8:	0989      	lsrs	r1, r1, #6
 80003aa:	09c3      	lsrs	r3, r0, #7
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x154>
 80003b0:	01cb      	lsls	r3, r1, #7
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0983      	lsrs	r3, r0, #6
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x160>
 80003bc:	018b      	lsls	r3, r1, #6
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0943      	lsrs	r3, r0, #5
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x16c>
 80003c8:	014b      	lsls	r3, r1, #5
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	0903      	lsrs	r3, r0, #4
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x178>
 80003d4:	010b      	lsls	r3, r1, #4
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	08c3      	lsrs	r3, r0, #3
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x184>
 80003e0:	00cb      	lsls	r3, r1, #3
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	0883      	lsrs	r3, r0, #2
 80003e8:	428b      	cmp	r3, r1
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x190>
 80003ec:	008b      	lsls	r3, r1, #2
 80003ee:	1ac0      	subs	r0, r0, r3
 80003f0:	4152      	adcs	r2, r2
 80003f2:	d2d9      	bcs.n	80003a8 <__divsi3+0x148>
 80003f4:	0843      	lsrs	r3, r0, #1
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d301      	bcc.n	80003fe <__divsi3+0x19e>
 80003fa:	004b      	lsls	r3, r1, #1
 80003fc:	1ac0      	subs	r0, r0, r3
 80003fe:	4152      	adcs	r2, r2
 8000400:	1a41      	subs	r1, r0, r1
 8000402:	d200      	bcs.n	8000406 <__divsi3+0x1a6>
 8000404:	4601      	mov	r1, r0
 8000406:	4663      	mov	r3, ip
 8000408:	4152      	adcs	r2, r2
 800040a:	105b      	asrs	r3, r3, #1
 800040c:	4610      	mov	r0, r2
 800040e:	d301      	bcc.n	8000414 <__divsi3+0x1b4>
 8000410:	4240      	negs	r0, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d500      	bpl.n	8000418 <__divsi3+0x1b8>
 8000416:	4249      	negs	r1, r1
 8000418:	4770      	bx	lr
 800041a:	4663      	mov	r3, ip
 800041c:	105b      	asrs	r3, r3, #1
 800041e:	d300      	bcc.n	8000422 <__divsi3+0x1c2>
 8000420:	4240      	negs	r0, r0
 8000422:	b501      	push	{r0, lr}
 8000424:	2000      	movs	r0, #0
 8000426:	f000 f805 	bl	8000434 <__aeabi_idiv0>
 800042a:	bd02      	pop	{r1, pc}

0800042c <__aeabi_idivmod>:
 800042c:	2900      	cmp	r1, #0
 800042e:	d0f8      	beq.n	8000422 <__divsi3+0x1c2>
 8000430:	e716      	b.n	8000260 <__divsi3>
 8000432:	4770      	bx	lr

08000434 <__aeabi_idiv0>:
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdrcmple>:
 8000438:	4684      	mov	ip, r0
 800043a:	0010      	movs	r0, r2
 800043c:	4662      	mov	r2, ip
 800043e:	468c      	mov	ip, r1
 8000440:	0019      	movs	r1, r3
 8000442:	4663      	mov	r3, ip
 8000444:	e000      	b.n	8000448 <__aeabi_cdcmpeq>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_cdcmpeq>:
 8000448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044a:	f001 fd39 	bl	8001ec0 <__ledf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	d401      	bmi.n	8000456 <__aeabi_cdcmpeq+0xe>
 8000452:	2100      	movs	r1, #0
 8000454:	42c8      	cmn	r0, r1
 8000456:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000458 <__aeabi_dcmpeq>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fc89 	bl	8001d70 <__eqdf2>
 800045e:	4240      	negs	r0, r0
 8000460:	3001      	adds	r0, #1
 8000462:	bd10      	pop	{r4, pc}

08000464 <__aeabi_dcmplt>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fd2b 	bl	8001ec0 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	db01      	blt.n	8000472 <__aeabi_dcmplt+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_dcmple>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 fd21 	bl	8001ec0 <__ledf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dd01      	ble.n	8000486 <__aeabi_dcmple+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_dcmpgt>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 fcb1 	bl	8001df4 <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	dc01      	bgt.n	800049a <__aeabi_dcmpgt+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_dcmpge>:
 80004a0:	b510      	push	{r4, lr}
 80004a2:	f001 fca7 	bl	8001df4 <__gedf2>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	da01      	bge.n	80004ae <__aeabi_dcmpge+0xe>
 80004aa:	2000      	movs	r0, #0
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	2001      	movs	r0, #1
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__aeabi_cfrcmple>:
 80004b4:	4684      	mov	ip, r0
 80004b6:	0008      	movs	r0, r1
 80004b8:	4661      	mov	r1, ip
 80004ba:	e7ff      	b.n	80004bc <__aeabi_cfcmpeq>

080004bc <__aeabi_cfcmpeq>:
 80004bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004be:	f000 fbc5 	bl	8000c4c <__lesf2>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	d401      	bmi.n	80004ca <__aeabi_cfcmpeq+0xe>
 80004c6:	2100      	movs	r1, #0
 80004c8:	42c8      	cmn	r0, r1
 80004ca:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004cc <__aeabi_fcmpeq>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fb51 	bl	8000b74 <__eqsf2>
 80004d2:	4240      	negs	r0, r0
 80004d4:	3001      	adds	r0, #1
 80004d6:	bd10      	pop	{r4, pc}

080004d8 <__aeabi_fcmplt>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fbb7 	bl	8000c4c <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	db01      	blt.n	80004e6 <__aeabi_fcmplt+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			; (mov r8, r8)

080004ec <__aeabi_fcmple>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 fbad 	bl	8000c4c <__lesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dd01      	ble.n	80004fa <__aeabi_fcmple+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			; (mov r8, r8)

08000500 <__aeabi_fcmpgt>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 fb5d 	bl	8000bc0 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	dc01      	bgt.n	800050e <__aeabi_fcmpgt+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			; (mov r8, r8)

08000514 <__aeabi_fcmpge>:
 8000514:	b510      	push	{r4, lr}
 8000516:	f000 fb53 	bl	8000bc0 <__gesf2>
 800051a:	2800      	cmp	r0, #0
 800051c:	da01      	bge.n	8000522 <__aeabi_fcmpge+0xe>
 800051e:	2000      	movs	r0, #0
 8000520:	bd10      	pop	{r4, pc}
 8000522:	2001      	movs	r0, #1
 8000524:	bd10      	pop	{r4, pc}
 8000526:	46c0      	nop			; (mov r8, r8)

08000528 <__aeabi_d2uiz>:
 8000528:	b570      	push	{r4, r5, r6, lr}
 800052a:	2200      	movs	r2, #0
 800052c:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <__aeabi_d2uiz+0x38>)
 800052e:	0004      	movs	r4, r0
 8000530:	000d      	movs	r5, r1
 8000532:	f7ff ffb5 	bl	80004a0 <__aeabi_dcmpge>
 8000536:	2800      	cmp	r0, #0
 8000538:	d104      	bne.n	8000544 <__aeabi_d2uiz+0x1c>
 800053a:	0020      	movs	r0, r4
 800053c:	0029      	movs	r1, r5
 800053e:	f002 fb3f 	bl	8002bc0 <__aeabi_d2iz>
 8000542:	bd70      	pop	{r4, r5, r6, pc}
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <__aeabi_d2uiz+0x38>)
 8000546:	2200      	movs	r2, #0
 8000548:	0020      	movs	r0, r4
 800054a:	0029      	movs	r1, r5
 800054c:	f001 ff88 	bl	8002460 <__aeabi_dsub>
 8000550:	f002 fb36 	bl	8002bc0 <__aeabi_d2iz>
 8000554:	2380      	movs	r3, #128	; 0x80
 8000556:	061b      	lsls	r3, r3, #24
 8000558:	469c      	mov	ip, r3
 800055a:	4460      	add	r0, ip
 800055c:	e7f1      	b.n	8000542 <__aeabi_d2uiz+0x1a>
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	41e00000 	.word	0x41e00000

08000564 <__aeabi_d2lz>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	0005      	movs	r5, r0
 8000568:	000c      	movs	r4, r1
 800056a:	2200      	movs	r2, #0
 800056c:	2300      	movs	r3, #0
 800056e:	0028      	movs	r0, r5
 8000570:	0021      	movs	r1, r4
 8000572:	f7ff ff77 	bl	8000464 <__aeabi_dcmplt>
 8000576:	2800      	cmp	r0, #0
 8000578:	d108      	bne.n	800058c <__aeabi_d2lz+0x28>
 800057a:	0028      	movs	r0, r5
 800057c:	0021      	movs	r1, r4
 800057e:	f000 f80f 	bl	80005a0 <__aeabi_d2ulz>
 8000582:	0002      	movs	r2, r0
 8000584:	000b      	movs	r3, r1
 8000586:	0010      	movs	r0, r2
 8000588:	0019      	movs	r1, r3
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	2380      	movs	r3, #128	; 0x80
 800058e:	061b      	lsls	r3, r3, #24
 8000590:	18e1      	adds	r1, r4, r3
 8000592:	0028      	movs	r0, r5
 8000594:	f000 f804 	bl	80005a0 <__aeabi_d2ulz>
 8000598:	2300      	movs	r3, #0
 800059a:	4242      	negs	r2, r0
 800059c:	418b      	sbcs	r3, r1
 800059e:	e7f2      	b.n	8000586 <__aeabi_d2lz+0x22>

080005a0 <__aeabi_d2ulz>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b0b      	ldr	r3, [pc, #44]	; (80005d4 <__aeabi_d2ulz+0x34>)
 80005a6:	000d      	movs	r5, r1
 80005a8:	0004      	movs	r4, r0
 80005aa:	f001 fced 	bl	8001f88 <__aeabi_dmul>
 80005ae:	f7ff ffbb 	bl	8000528 <__aeabi_d2uiz>
 80005b2:	0006      	movs	r6, r0
 80005b4:	f002 fb6a 	bl	8002c8c <__aeabi_ui2d>
 80005b8:	2200      	movs	r2, #0
 80005ba:	4b07      	ldr	r3, [pc, #28]	; (80005d8 <__aeabi_d2ulz+0x38>)
 80005bc:	f001 fce4 	bl	8001f88 <__aeabi_dmul>
 80005c0:	0002      	movs	r2, r0
 80005c2:	000b      	movs	r3, r1
 80005c4:	0020      	movs	r0, r4
 80005c6:	0029      	movs	r1, r5
 80005c8:	f001 ff4a 	bl	8002460 <__aeabi_dsub>
 80005cc:	f7ff ffac 	bl	8000528 <__aeabi_d2uiz>
 80005d0:	0031      	movs	r1, r6
 80005d2:	bd70      	pop	{r4, r5, r6, pc}
 80005d4:	3df00000 	.word	0x3df00000
 80005d8:	41f00000 	.word	0x41f00000

080005dc <__aeabi_l2d>:
 80005dc:	b570      	push	{r4, r5, r6, lr}
 80005de:	0006      	movs	r6, r0
 80005e0:	0008      	movs	r0, r1
 80005e2:	f002 fb23 	bl	8002c2c <__aeabi_i2d>
 80005e6:	2200      	movs	r2, #0
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <__aeabi_l2d+0x28>)
 80005ea:	f001 fccd 	bl	8001f88 <__aeabi_dmul>
 80005ee:	000d      	movs	r5, r1
 80005f0:	0004      	movs	r4, r0
 80005f2:	0030      	movs	r0, r6
 80005f4:	f002 fb4a 	bl	8002c8c <__aeabi_ui2d>
 80005f8:	002b      	movs	r3, r5
 80005fa:	0022      	movs	r2, r4
 80005fc:	f000 fd86 	bl	800110c <__aeabi_dadd>
 8000600:	bd70      	pop	{r4, r5, r6, pc}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	41f00000 	.word	0x41f00000

08000608 <__aeabi_fadd>:
 8000608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800060a:	46c6      	mov	lr, r8
 800060c:	0243      	lsls	r3, r0, #9
 800060e:	0a5b      	lsrs	r3, r3, #9
 8000610:	024e      	lsls	r6, r1, #9
 8000612:	0045      	lsls	r5, r0, #1
 8000614:	004f      	lsls	r7, r1, #1
 8000616:	00da      	lsls	r2, r3, #3
 8000618:	0fc4      	lsrs	r4, r0, #31
 800061a:	469c      	mov	ip, r3
 800061c:	0a70      	lsrs	r0, r6, #9
 800061e:	4690      	mov	r8, r2
 8000620:	b500      	push	{lr}
 8000622:	0e2d      	lsrs	r5, r5, #24
 8000624:	0e3f      	lsrs	r7, r7, #24
 8000626:	0fc9      	lsrs	r1, r1, #31
 8000628:	09b6      	lsrs	r6, r6, #6
 800062a:	428c      	cmp	r4, r1
 800062c:	d04b      	beq.n	80006c6 <__aeabi_fadd+0xbe>
 800062e:	1bea      	subs	r2, r5, r7
 8000630:	2a00      	cmp	r2, #0
 8000632:	dd36      	ble.n	80006a2 <__aeabi_fadd+0x9a>
 8000634:	2f00      	cmp	r7, #0
 8000636:	d061      	beq.n	80006fc <__aeabi_fadd+0xf4>
 8000638:	2dff      	cmp	r5, #255	; 0xff
 800063a:	d100      	bne.n	800063e <__aeabi_fadd+0x36>
 800063c:	e0ad      	b.n	800079a <__aeabi_fadd+0x192>
 800063e:	2380      	movs	r3, #128	; 0x80
 8000640:	04db      	lsls	r3, r3, #19
 8000642:	431e      	orrs	r6, r3
 8000644:	2a1b      	cmp	r2, #27
 8000646:	dc00      	bgt.n	800064a <__aeabi_fadd+0x42>
 8000648:	e0d3      	b.n	80007f2 <__aeabi_fadd+0x1ea>
 800064a:	2001      	movs	r0, #1
 800064c:	4643      	mov	r3, r8
 800064e:	1a18      	subs	r0, r3, r0
 8000650:	0143      	lsls	r3, r0, #5
 8000652:	d400      	bmi.n	8000656 <__aeabi_fadd+0x4e>
 8000654:	e08c      	b.n	8000770 <__aeabi_fadd+0x168>
 8000656:	0180      	lsls	r0, r0, #6
 8000658:	0987      	lsrs	r7, r0, #6
 800065a:	0038      	movs	r0, r7
 800065c:	f002 fc0c 	bl	8002e78 <__clzsi2>
 8000660:	3805      	subs	r0, #5
 8000662:	4087      	lsls	r7, r0
 8000664:	4285      	cmp	r5, r0
 8000666:	dc00      	bgt.n	800066a <__aeabi_fadd+0x62>
 8000668:	e0b6      	b.n	80007d8 <__aeabi_fadd+0x1d0>
 800066a:	1a2d      	subs	r5, r5, r0
 800066c:	48b3      	ldr	r0, [pc, #716]	; (800093c <__aeabi_fadd+0x334>)
 800066e:	4038      	ands	r0, r7
 8000670:	0743      	lsls	r3, r0, #29
 8000672:	d004      	beq.n	800067e <__aeabi_fadd+0x76>
 8000674:	230f      	movs	r3, #15
 8000676:	4003      	ands	r3, r0
 8000678:	2b04      	cmp	r3, #4
 800067a:	d000      	beq.n	800067e <__aeabi_fadd+0x76>
 800067c:	3004      	adds	r0, #4
 800067e:	0143      	lsls	r3, r0, #5
 8000680:	d400      	bmi.n	8000684 <__aeabi_fadd+0x7c>
 8000682:	e078      	b.n	8000776 <__aeabi_fadd+0x16e>
 8000684:	1c6a      	adds	r2, r5, #1
 8000686:	2dfe      	cmp	r5, #254	; 0xfe
 8000688:	d065      	beq.n	8000756 <__aeabi_fadd+0x14e>
 800068a:	0180      	lsls	r0, r0, #6
 800068c:	0a43      	lsrs	r3, r0, #9
 800068e:	469c      	mov	ip, r3
 8000690:	b2d2      	uxtb	r2, r2
 8000692:	4663      	mov	r3, ip
 8000694:	05d0      	lsls	r0, r2, #23
 8000696:	4318      	orrs	r0, r3
 8000698:	07e4      	lsls	r4, r4, #31
 800069a:	4320      	orrs	r0, r4
 800069c:	bc80      	pop	{r7}
 800069e:	46b8      	mov	r8, r7
 80006a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006a2:	2a00      	cmp	r2, #0
 80006a4:	d035      	beq.n	8000712 <__aeabi_fadd+0x10a>
 80006a6:	1b7a      	subs	r2, r7, r5
 80006a8:	2d00      	cmp	r5, #0
 80006aa:	d000      	beq.n	80006ae <__aeabi_fadd+0xa6>
 80006ac:	e0af      	b.n	800080e <__aeabi_fadd+0x206>
 80006ae:	4643      	mov	r3, r8
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d100      	bne.n	80006b6 <__aeabi_fadd+0xae>
 80006b4:	e0a7      	b.n	8000806 <__aeabi_fadd+0x1fe>
 80006b6:	1e53      	subs	r3, r2, #1
 80006b8:	2a01      	cmp	r2, #1
 80006ba:	d100      	bne.n	80006be <__aeabi_fadd+0xb6>
 80006bc:	e12f      	b.n	800091e <__aeabi_fadd+0x316>
 80006be:	2aff      	cmp	r2, #255	; 0xff
 80006c0:	d069      	beq.n	8000796 <__aeabi_fadd+0x18e>
 80006c2:	001a      	movs	r2, r3
 80006c4:	e0aa      	b.n	800081c <__aeabi_fadd+0x214>
 80006c6:	1be9      	subs	r1, r5, r7
 80006c8:	2900      	cmp	r1, #0
 80006ca:	dd70      	ble.n	80007ae <__aeabi_fadd+0x1a6>
 80006cc:	2f00      	cmp	r7, #0
 80006ce:	d037      	beq.n	8000740 <__aeabi_fadd+0x138>
 80006d0:	2dff      	cmp	r5, #255	; 0xff
 80006d2:	d062      	beq.n	800079a <__aeabi_fadd+0x192>
 80006d4:	2380      	movs	r3, #128	; 0x80
 80006d6:	04db      	lsls	r3, r3, #19
 80006d8:	431e      	orrs	r6, r3
 80006da:	291b      	cmp	r1, #27
 80006dc:	dc00      	bgt.n	80006e0 <__aeabi_fadd+0xd8>
 80006de:	e0b0      	b.n	8000842 <__aeabi_fadd+0x23a>
 80006e0:	2001      	movs	r0, #1
 80006e2:	4440      	add	r0, r8
 80006e4:	0143      	lsls	r3, r0, #5
 80006e6:	d543      	bpl.n	8000770 <__aeabi_fadd+0x168>
 80006e8:	3501      	adds	r5, #1
 80006ea:	2dff      	cmp	r5, #255	; 0xff
 80006ec:	d033      	beq.n	8000756 <__aeabi_fadd+0x14e>
 80006ee:	2301      	movs	r3, #1
 80006f0:	4a93      	ldr	r2, [pc, #588]	; (8000940 <__aeabi_fadd+0x338>)
 80006f2:	4003      	ands	r3, r0
 80006f4:	0840      	lsrs	r0, r0, #1
 80006f6:	4010      	ands	r0, r2
 80006f8:	4318      	orrs	r0, r3
 80006fa:	e7b9      	b.n	8000670 <__aeabi_fadd+0x68>
 80006fc:	2e00      	cmp	r6, #0
 80006fe:	d100      	bne.n	8000702 <__aeabi_fadd+0xfa>
 8000700:	e083      	b.n	800080a <__aeabi_fadd+0x202>
 8000702:	1e51      	subs	r1, r2, #1
 8000704:	2a01      	cmp	r2, #1
 8000706:	d100      	bne.n	800070a <__aeabi_fadd+0x102>
 8000708:	e0d8      	b.n	80008bc <__aeabi_fadd+0x2b4>
 800070a:	2aff      	cmp	r2, #255	; 0xff
 800070c:	d045      	beq.n	800079a <__aeabi_fadd+0x192>
 800070e:	000a      	movs	r2, r1
 8000710:	e798      	b.n	8000644 <__aeabi_fadd+0x3c>
 8000712:	27fe      	movs	r7, #254	; 0xfe
 8000714:	1c6a      	adds	r2, r5, #1
 8000716:	4217      	tst	r7, r2
 8000718:	d000      	beq.n	800071c <__aeabi_fadd+0x114>
 800071a:	e086      	b.n	800082a <__aeabi_fadd+0x222>
 800071c:	2d00      	cmp	r5, #0
 800071e:	d000      	beq.n	8000722 <__aeabi_fadd+0x11a>
 8000720:	e0b7      	b.n	8000892 <__aeabi_fadd+0x28a>
 8000722:	4643      	mov	r3, r8
 8000724:	2b00      	cmp	r3, #0
 8000726:	d100      	bne.n	800072a <__aeabi_fadd+0x122>
 8000728:	e0f3      	b.n	8000912 <__aeabi_fadd+0x30a>
 800072a:	2200      	movs	r2, #0
 800072c:	2e00      	cmp	r6, #0
 800072e:	d0b0      	beq.n	8000692 <__aeabi_fadd+0x8a>
 8000730:	1b98      	subs	r0, r3, r6
 8000732:	0143      	lsls	r3, r0, #5
 8000734:	d400      	bmi.n	8000738 <__aeabi_fadd+0x130>
 8000736:	e0fa      	b.n	800092e <__aeabi_fadd+0x326>
 8000738:	4643      	mov	r3, r8
 800073a:	000c      	movs	r4, r1
 800073c:	1af0      	subs	r0, r6, r3
 800073e:	e797      	b.n	8000670 <__aeabi_fadd+0x68>
 8000740:	2e00      	cmp	r6, #0
 8000742:	d100      	bne.n	8000746 <__aeabi_fadd+0x13e>
 8000744:	e0c8      	b.n	80008d8 <__aeabi_fadd+0x2d0>
 8000746:	1e4a      	subs	r2, r1, #1
 8000748:	2901      	cmp	r1, #1
 800074a:	d100      	bne.n	800074e <__aeabi_fadd+0x146>
 800074c:	e0ae      	b.n	80008ac <__aeabi_fadd+0x2a4>
 800074e:	29ff      	cmp	r1, #255	; 0xff
 8000750:	d023      	beq.n	800079a <__aeabi_fadd+0x192>
 8000752:	0011      	movs	r1, r2
 8000754:	e7c1      	b.n	80006da <__aeabi_fadd+0xd2>
 8000756:	2300      	movs	r3, #0
 8000758:	22ff      	movs	r2, #255	; 0xff
 800075a:	469c      	mov	ip, r3
 800075c:	e799      	b.n	8000692 <__aeabi_fadd+0x8a>
 800075e:	21fe      	movs	r1, #254	; 0xfe
 8000760:	1c6a      	adds	r2, r5, #1
 8000762:	4211      	tst	r1, r2
 8000764:	d077      	beq.n	8000856 <__aeabi_fadd+0x24e>
 8000766:	2aff      	cmp	r2, #255	; 0xff
 8000768:	d0f5      	beq.n	8000756 <__aeabi_fadd+0x14e>
 800076a:	0015      	movs	r5, r2
 800076c:	4446      	add	r6, r8
 800076e:	0870      	lsrs	r0, r6, #1
 8000770:	0743      	lsls	r3, r0, #29
 8000772:	d000      	beq.n	8000776 <__aeabi_fadd+0x16e>
 8000774:	e77e      	b.n	8000674 <__aeabi_fadd+0x6c>
 8000776:	08c3      	lsrs	r3, r0, #3
 8000778:	2dff      	cmp	r5, #255	; 0xff
 800077a:	d00e      	beq.n	800079a <__aeabi_fadd+0x192>
 800077c:	025b      	lsls	r3, r3, #9
 800077e:	0a5b      	lsrs	r3, r3, #9
 8000780:	469c      	mov	ip, r3
 8000782:	b2ea      	uxtb	r2, r5
 8000784:	e785      	b.n	8000692 <__aeabi_fadd+0x8a>
 8000786:	2e00      	cmp	r6, #0
 8000788:	d007      	beq.n	800079a <__aeabi_fadd+0x192>
 800078a:	2280      	movs	r2, #128	; 0x80
 800078c:	03d2      	lsls	r2, r2, #15
 800078e:	4213      	tst	r3, r2
 8000790:	d003      	beq.n	800079a <__aeabi_fadd+0x192>
 8000792:	4210      	tst	r0, r2
 8000794:	d101      	bne.n	800079a <__aeabi_fadd+0x192>
 8000796:	000c      	movs	r4, r1
 8000798:	0003      	movs	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d0db      	beq.n	8000756 <__aeabi_fadd+0x14e>
 800079e:	2080      	movs	r0, #128	; 0x80
 80007a0:	03c0      	lsls	r0, r0, #15
 80007a2:	4318      	orrs	r0, r3
 80007a4:	0240      	lsls	r0, r0, #9
 80007a6:	0a43      	lsrs	r3, r0, #9
 80007a8:	469c      	mov	ip, r3
 80007aa:	22ff      	movs	r2, #255	; 0xff
 80007ac:	e771      	b.n	8000692 <__aeabi_fadd+0x8a>
 80007ae:	2900      	cmp	r1, #0
 80007b0:	d0d5      	beq.n	800075e <__aeabi_fadd+0x156>
 80007b2:	1b7a      	subs	r2, r7, r5
 80007b4:	2d00      	cmp	r5, #0
 80007b6:	d160      	bne.n	800087a <__aeabi_fadd+0x272>
 80007b8:	4643      	mov	r3, r8
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d024      	beq.n	8000808 <__aeabi_fadd+0x200>
 80007be:	1e53      	subs	r3, r2, #1
 80007c0:	2a01      	cmp	r2, #1
 80007c2:	d073      	beq.n	80008ac <__aeabi_fadd+0x2a4>
 80007c4:	2aff      	cmp	r2, #255	; 0xff
 80007c6:	d0e7      	beq.n	8000798 <__aeabi_fadd+0x190>
 80007c8:	001a      	movs	r2, r3
 80007ca:	2a1b      	cmp	r2, #27
 80007cc:	dc00      	bgt.n	80007d0 <__aeabi_fadd+0x1c8>
 80007ce:	e085      	b.n	80008dc <__aeabi_fadd+0x2d4>
 80007d0:	2001      	movs	r0, #1
 80007d2:	003d      	movs	r5, r7
 80007d4:	1980      	adds	r0, r0, r6
 80007d6:	e785      	b.n	80006e4 <__aeabi_fadd+0xdc>
 80007d8:	2320      	movs	r3, #32
 80007da:	003a      	movs	r2, r7
 80007dc:	1b45      	subs	r5, r0, r5
 80007de:	0038      	movs	r0, r7
 80007e0:	3501      	adds	r5, #1
 80007e2:	40ea      	lsrs	r2, r5
 80007e4:	1b5d      	subs	r5, r3, r5
 80007e6:	40a8      	lsls	r0, r5
 80007e8:	1e43      	subs	r3, r0, #1
 80007ea:	4198      	sbcs	r0, r3
 80007ec:	2500      	movs	r5, #0
 80007ee:	4310      	orrs	r0, r2
 80007f0:	e73e      	b.n	8000670 <__aeabi_fadd+0x68>
 80007f2:	2320      	movs	r3, #32
 80007f4:	0030      	movs	r0, r6
 80007f6:	1a9b      	subs	r3, r3, r2
 80007f8:	0031      	movs	r1, r6
 80007fa:	4098      	lsls	r0, r3
 80007fc:	40d1      	lsrs	r1, r2
 80007fe:	1e43      	subs	r3, r0, #1
 8000800:	4198      	sbcs	r0, r3
 8000802:	4308      	orrs	r0, r1
 8000804:	e722      	b.n	800064c <__aeabi_fadd+0x44>
 8000806:	000c      	movs	r4, r1
 8000808:	0003      	movs	r3, r0
 800080a:	0015      	movs	r5, r2
 800080c:	e7b4      	b.n	8000778 <__aeabi_fadd+0x170>
 800080e:	2fff      	cmp	r7, #255	; 0xff
 8000810:	d0c1      	beq.n	8000796 <__aeabi_fadd+0x18e>
 8000812:	2380      	movs	r3, #128	; 0x80
 8000814:	4640      	mov	r0, r8
 8000816:	04db      	lsls	r3, r3, #19
 8000818:	4318      	orrs	r0, r3
 800081a:	4680      	mov	r8, r0
 800081c:	2a1b      	cmp	r2, #27
 800081e:	dd51      	ble.n	80008c4 <__aeabi_fadd+0x2bc>
 8000820:	2001      	movs	r0, #1
 8000822:	000c      	movs	r4, r1
 8000824:	003d      	movs	r5, r7
 8000826:	1a30      	subs	r0, r6, r0
 8000828:	e712      	b.n	8000650 <__aeabi_fadd+0x48>
 800082a:	4643      	mov	r3, r8
 800082c:	1b9f      	subs	r7, r3, r6
 800082e:	017b      	lsls	r3, r7, #5
 8000830:	d42b      	bmi.n	800088a <__aeabi_fadd+0x282>
 8000832:	2f00      	cmp	r7, #0
 8000834:	d000      	beq.n	8000838 <__aeabi_fadd+0x230>
 8000836:	e710      	b.n	800065a <__aeabi_fadd+0x52>
 8000838:	2300      	movs	r3, #0
 800083a:	2400      	movs	r4, #0
 800083c:	2200      	movs	r2, #0
 800083e:	469c      	mov	ip, r3
 8000840:	e727      	b.n	8000692 <__aeabi_fadd+0x8a>
 8000842:	2320      	movs	r3, #32
 8000844:	0032      	movs	r2, r6
 8000846:	0030      	movs	r0, r6
 8000848:	40ca      	lsrs	r2, r1
 800084a:	1a59      	subs	r1, r3, r1
 800084c:	4088      	lsls	r0, r1
 800084e:	1e43      	subs	r3, r0, #1
 8000850:	4198      	sbcs	r0, r3
 8000852:	4310      	orrs	r0, r2
 8000854:	e745      	b.n	80006e2 <__aeabi_fadd+0xda>
 8000856:	2d00      	cmp	r5, #0
 8000858:	d14a      	bne.n	80008f0 <__aeabi_fadd+0x2e8>
 800085a:	4643      	mov	r3, r8
 800085c:	2b00      	cmp	r3, #0
 800085e:	d063      	beq.n	8000928 <__aeabi_fadd+0x320>
 8000860:	2200      	movs	r2, #0
 8000862:	2e00      	cmp	r6, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_fadd+0x260>
 8000866:	e714      	b.n	8000692 <__aeabi_fadd+0x8a>
 8000868:	0030      	movs	r0, r6
 800086a:	4440      	add	r0, r8
 800086c:	0143      	lsls	r3, r0, #5
 800086e:	d400      	bmi.n	8000872 <__aeabi_fadd+0x26a>
 8000870:	e77e      	b.n	8000770 <__aeabi_fadd+0x168>
 8000872:	4b32      	ldr	r3, [pc, #200]	; (800093c <__aeabi_fadd+0x334>)
 8000874:	3501      	adds	r5, #1
 8000876:	4018      	ands	r0, r3
 8000878:	e77a      	b.n	8000770 <__aeabi_fadd+0x168>
 800087a:	2fff      	cmp	r7, #255	; 0xff
 800087c:	d08c      	beq.n	8000798 <__aeabi_fadd+0x190>
 800087e:	2380      	movs	r3, #128	; 0x80
 8000880:	4641      	mov	r1, r8
 8000882:	04db      	lsls	r3, r3, #19
 8000884:	4319      	orrs	r1, r3
 8000886:	4688      	mov	r8, r1
 8000888:	e79f      	b.n	80007ca <__aeabi_fadd+0x1c2>
 800088a:	4643      	mov	r3, r8
 800088c:	000c      	movs	r4, r1
 800088e:	1af7      	subs	r7, r6, r3
 8000890:	e6e3      	b.n	800065a <__aeabi_fadd+0x52>
 8000892:	4642      	mov	r2, r8
 8000894:	2a00      	cmp	r2, #0
 8000896:	d000      	beq.n	800089a <__aeabi_fadd+0x292>
 8000898:	e775      	b.n	8000786 <__aeabi_fadd+0x17e>
 800089a:	2e00      	cmp	r6, #0
 800089c:	d000      	beq.n	80008a0 <__aeabi_fadd+0x298>
 800089e:	e77a      	b.n	8000796 <__aeabi_fadd+0x18e>
 80008a0:	2380      	movs	r3, #128	; 0x80
 80008a2:	03db      	lsls	r3, r3, #15
 80008a4:	2400      	movs	r4, #0
 80008a6:	469c      	mov	ip, r3
 80008a8:	22ff      	movs	r2, #255	; 0xff
 80008aa:	e6f2      	b.n	8000692 <__aeabi_fadd+0x8a>
 80008ac:	0030      	movs	r0, r6
 80008ae:	4440      	add	r0, r8
 80008b0:	2501      	movs	r5, #1
 80008b2:	0143      	lsls	r3, r0, #5
 80008b4:	d400      	bmi.n	80008b8 <__aeabi_fadd+0x2b0>
 80008b6:	e75b      	b.n	8000770 <__aeabi_fadd+0x168>
 80008b8:	2502      	movs	r5, #2
 80008ba:	e718      	b.n	80006ee <__aeabi_fadd+0xe6>
 80008bc:	4643      	mov	r3, r8
 80008be:	2501      	movs	r5, #1
 80008c0:	1b98      	subs	r0, r3, r6
 80008c2:	e6c5      	b.n	8000650 <__aeabi_fadd+0x48>
 80008c4:	2320      	movs	r3, #32
 80008c6:	4644      	mov	r4, r8
 80008c8:	4640      	mov	r0, r8
 80008ca:	40d4      	lsrs	r4, r2
 80008cc:	1a9a      	subs	r2, r3, r2
 80008ce:	4090      	lsls	r0, r2
 80008d0:	1e43      	subs	r3, r0, #1
 80008d2:	4198      	sbcs	r0, r3
 80008d4:	4320      	orrs	r0, r4
 80008d6:	e7a4      	b.n	8000822 <__aeabi_fadd+0x21a>
 80008d8:	000d      	movs	r5, r1
 80008da:	e74d      	b.n	8000778 <__aeabi_fadd+0x170>
 80008dc:	2320      	movs	r3, #32
 80008de:	4641      	mov	r1, r8
 80008e0:	4640      	mov	r0, r8
 80008e2:	40d1      	lsrs	r1, r2
 80008e4:	1a9a      	subs	r2, r3, r2
 80008e6:	4090      	lsls	r0, r2
 80008e8:	1e43      	subs	r3, r0, #1
 80008ea:	4198      	sbcs	r0, r3
 80008ec:	4308      	orrs	r0, r1
 80008ee:	e770      	b.n	80007d2 <__aeabi_fadd+0x1ca>
 80008f0:	4642      	mov	r2, r8
 80008f2:	2a00      	cmp	r2, #0
 80008f4:	d100      	bne.n	80008f8 <__aeabi_fadd+0x2f0>
 80008f6:	e74f      	b.n	8000798 <__aeabi_fadd+0x190>
 80008f8:	2e00      	cmp	r6, #0
 80008fa:	d100      	bne.n	80008fe <__aeabi_fadd+0x2f6>
 80008fc:	e74d      	b.n	800079a <__aeabi_fadd+0x192>
 80008fe:	2280      	movs	r2, #128	; 0x80
 8000900:	03d2      	lsls	r2, r2, #15
 8000902:	4213      	tst	r3, r2
 8000904:	d100      	bne.n	8000908 <__aeabi_fadd+0x300>
 8000906:	e748      	b.n	800079a <__aeabi_fadd+0x192>
 8000908:	4210      	tst	r0, r2
 800090a:	d000      	beq.n	800090e <__aeabi_fadd+0x306>
 800090c:	e745      	b.n	800079a <__aeabi_fadd+0x192>
 800090e:	0003      	movs	r3, r0
 8000910:	e743      	b.n	800079a <__aeabi_fadd+0x192>
 8000912:	2e00      	cmp	r6, #0
 8000914:	d090      	beq.n	8000838 <__aeabi_fadd+0x230>
 8000916:	000c      	movs	r4, r1
 8000918:	4684      	mov	ip, r0
 800091a:	2200      	movs	r2, #0
 800091c:	e6b9      	b.n	8000692 <__aeabi_fadd+0x8a>
 800091e:	4643      	mov	r3, r8
 8000920:	000c      	movs	r4, r1
 8000922:	1af0      	subs	r0, r6, r3
 8000924:	3501      	adds	r5, #1
 8000926:	e693      	b.n	8000650 <__aeabi_fadd+0x48>
 8000928:	4684      	mov	ip, r0
 800092a:	2200      	movs	r2, #0
 800092c:	e6b1      	b.n	8000692 <__aeabi_fadd+0x8a>
 800092e:	2800      	cmp	r0, #0
 8000930:	d000      	beq.n	8000934 <__aeabi_fadd+0x32c>
 8000932:	e71d      	b.n	8000770 <__aeabi_fadd+0x168>
 8000934:	2300      	movs	r3, #0
 8000936:	2400      	movs	r4, #0
 8000938:	469c      	mov	ip, r3
 800093a:	e6aa      	b.n	8000692 <__aeabi_fadd+0x8a>
 800093c:	fbffffff 	.word	0xfbffffff
 8000940:	7dffffff 	.word	0x7dffffff

08000944 <__aeabi_fdiv>:
 8000944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000946:	464f      	mov	r7, r9
 8000948:	4646      	mov	r6, r8
 800094a:	46d6      	mov	lr, sl
 800094c:	0245      	lsls	r5, r0, #9
 800094e:	b5c0      	push	{r6, r7, lr}
 8000950:	0047      	lsls	r7, r0, #1
 8000952:	1c0c      	adds	r4, r1, #0
 8000954:	0a6d      	lsrs	r5, r5, #9
 8000956:	0e3f      	lsrs	r7, r7, #24
 8000958:	0fc6      	lsrs	r6, r0, #31
 800095a:	2f00      	cmp	r7, #0
 800095c:	d100      	bne.n	8000960 <__aeabi_fdiv+0x1c>
 800095e:	e070      	b.n	8000a42 <__aeabi_fdiv+0xfe>
 8000960:	2fff      	cmp	r7, #255	; 0xff
 8000962:	d100      	bne.n	8000966 <__aeabi_fdiv+0x22>
 8000964:	e075      	b.n	8000a52 <__aeabi_fdiv+0x10e>
 8000966:	00eb      	lsls	r3, r5, #3
 8000968:	2580      	movs	r5, #128	; 0x80
 800096a:	04ed      	lsls	r5, r5, #19
 800096c:	431d      	orrs	r5, r3
 800096e:	2300      	movs	r3, #0
 8000970:	4699      	mov	r9, r3
 8000972:	469a      	mov	sl, r3
 8000974:	3f7f      	subs	r7, #127	; 0x7f
 8000976:	0260      	lsls	r0, r4, #9
 8000978:	0a43      	lsrs	r3, r0, #9
 800097a:	4698      	mov	r8, r3
 800097c:	0063      	lsls	r3, r4, #1
 800097e:	0e1b      	lsrs	r3, r3, #24
 8000980:	0fe4      	lsrs	r4, r4, #31
 8000982:	2b00      	cmp	r3, #0
 8000984:	d04e      	beq.n	8000a24 <__aeabi_fdiv+0xe0>
 8000986:	2bff      	cmp	r3, #255	; 0xff
 8000988:	d046      	beq.n	8000a18 <__aeabi_fdiv+0xd4>
 800098a:	4642      	mov	r2, r8
 800098c:	00d0      	lsls	r0, r2, #3
 800098e:	2280      	movs	r2, #128	; 0x80
 8000990:	04d2      	lsls	r2, r2, #19
 8000992:	4302      	orrs	r2, r0
 8000994:	4690      	mov	r8, r2
 8000996:	2200      	movs	r2, #0
 8000998:	3b7f      	subs	r3, #127	; 0x7f
 800099a:	0031      	movs	r1, r6
 800099c:	1aff      	subs	r7, r7, r3
 800099e:	464b      	mov	r3, r9
 80009a0:	4061      	eors	r1, r4
 80009a2:	b2c9      	uxtb	r1, r1
 80009a4:	4313      	orrs	r3, r2
 80009a6:	2b0f      	cmp	r3, #15
 80009a8:	d900      	bls.n	80009ac <__aeabi_fdiv+0x68>
 80009aa:	e0b5      	b.n	8000b18 <__aeabi_fdiv+0x1d4>
 80009ac:	486e      	ldr	r0, [pc, #440]	; (8000b68 <__aeabi_fdiv+0x224>)
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	58c3      	ldr	r3, [r0, r3]
 80009b2:	469f      	mov	pc, r3
 80009b4:	2300      	movs	r3, #0
 80009b6:	4698      	mov	r8, r3
 80009b8:	0026      	movs	r6, r4
 80009ba:	4645      	mov	r5, r8
 80009bc:	4692      	mov	sl, r2
 80009be:	4653      	mov	r3, sl
 80009c0:	2b02      	cmp	r3, #2
 80009c2:	d100      	bne.n	80009c6 <__aeabi_fdiv+0x82>
 80009c4:	e089      	b.n	8000ada <__aeabi_fdiv+0x196>
 80009c6:	2b03      	cmp	r3, #3
 80009c8:	d100      	bne.n	80009cc <__aeabi_fdiv+0x88>
 80009ca:	e09e      	b.n	8000b0a <__aeabi_fdiv+0x1c6>
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d018      	beq.n	8000a02 <__aeabi_fdiv+0xbe>
 80009d0:	003b      	movs	r3, r7
 80009d2:	337f      	adds	r3, #127	; 0x7f
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	dd69      	ble.n	8000aac <__aeabi_fdiv+0x168>
 80009d8:	076a      	lsls	r2, r5, #29
 80009da:	d004      	beq.n	80009e6 <__aeabi_fdiv+0xa2>
 80009dc:	220f      	movs	r2, #15
 80009de:	402a      	ands	r2, r5
 80009e0:	2a04      	cmp	r2, #4
 80009e2:	d000      	beq.n	80009e6 <__aeabi_fdiv+0xa2>
 80009e4:	3504      	adds	r5, #4
 80009e6:	012a      	lsls	r2, r5, #4
 80009e8:	d503      	bpl.n	80009f2 <__aeabi_fdiv+0xae>
 80009ea:	4b60      	ldr	r3, [pc, #384]	; (8000b6c <__aeabi_fdiv+0x228>)
 80009ec:	401d      	ands	r5, r3
 80009ee:	003b      	movs	r3, r7
 80009f0:	3380      	adds	r3, #128	; 0x80
 80009f2:	2bfe      	cmp	r3, #254	; 0xfe
 80009f4:	dd00      	ble.n	80009f8 <__aeabi_fdiv+0xb4>
 80009f6:	e070      	b.n	8000ada <__aeabi_fdiv+0x196>
 80009f8:	01ad      	lsls	r5, r5, #6
 80009fa:	0a6d      	lsrs	r5, r5, #9
 80009fc:	b2d8      	uxtb	r0, r3
 80009fe:	e002      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000a00:	000e      	movs	r6, r1
 8000a02:	2000      	movs	r0, #0
 8000a04:	2500      	movs	r5, #0
 8000a06:	05c0      	lsls	r0, r0, #23
 8000a08:	4328      	orrs	r0, r5
 8000a0a:	07f6      	lsls	r6, r6, #31
 8000a0c:	4330      	orrs	r0, r6
 8000a0e:	bce0      	pop	{r5, r6, r7}
 8000a10:	46ba      	mov	sl, r7
 8000a12:	46b1      	mov	r9, r6
 8000a14:	46a8      	mov	r8, r5
 8000a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a18:	4643      	mov	r3, r8
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d13f      	bne.n	8000a9e <__aeabi_fdiv+0x15a>
 8000a1e:	2202      	movs	r2, #2
 8000a20:	3fff      	subs	r7, #255	; 0xff
 8000a22:	e003      	b.n	8000a2c <__aeabi_fdiv+0xe8>
 8000a24:	4643      	mov	r3, r8
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d12d      	bne.n	8000a86 <__aeabi_fdiv+0x142>
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	0031      	movs	r1, r6
 8000a2e:	464b      	mov	r3, r9
 8000a30:	4061      	eors	r1, r4
 8000a32:	b2c9      	uxtb	r1, r1
 8000a34:	4313      	orrs	r3, r2
 8000a36:	2b0f      	cmp	r3, #15
 8000a38:	d834      	bhi.n	8000aa4 <__aeabi_fdiv+0x160>
 8000a3a:	484d      	ldr	r0, [pc, #308]	; (8000b70 <__aeabi_fdiv+0x22c>)
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	58c3      	ldr	r3, [r0, r3]
 8000a40:	469f      	mov	pc, r3
 8000a42:	2d00      	cmp	r5, #0
 8000a44:	d113      	bne.n	8000a6e <__aeabi_fdiv+0x12a>
 8000a46:	2304      	movs	r3, #4
 8000a48:	4699      	mov	r9, r3
 8000a4a:	3b03      	subs	r3, #3
 8000a4c:	2700      	movs	r7, #0
 8000a4e:	469a      	mov	sl, r3
 8000a50:	e791      	b.n	8000976 <__aeabi_fdiv+0x32>
 8000a52:	2d00      	cmp	r5, #0
 8000a54:	d105      	bne.n	8000a62 <__aeabi_fdiv+0x11e>
 8000a56:	2308      	movs	r3, #8
 8000a58:	4699      	mov	r9, r3
 8000a5a:	3b06      	subs	r3, #6
 8000a5c:	27ff      	movs	r7, #255	; 0xff
 8000a5e:	469a      	mov	sl, r3
 8000a60:	e789      	b.n	8000976 <__aeabi_fdiv+0x32>
 8000a62:	230c      	movs	r3, #12
 8000a64:	4699      	mov	r9, r3
 8000a66:	3b09      	subs	r3, #9
 8000a68:	27ff      	movs	r7, #255	; 0xff
 8000a6a:	469a      	mov	sl, r3
 8000a6c:	e783      	b.n	8000976 <__aeabi_fdiv+0x32>
 8000a6e:	0028      	movs	r0, r5
 8000a70:	f002 fa02 	bl	8002e78 <__clzsi2>
 8000a74:	2776      	movs	r7, #118	; 0x76
 8000a76:	1f43      	subs	r3, r0, #5
 8000a78:	409d      	lsls	r5, r3
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	427f      	negs	r7, r7
 8000a7e:	4699      	mov	r9, r3
 8000a80:	469a      	mov	sl, r3
 8000a82:	1a3f      	subs	r7, r7, r0
 8000a84:	e777      	b.n	8000976 <__aeabi_fdiv+0x32>
 8000a86:	4640      	mov	r0, r8
 8000a88:	f002 f9f6 	bl	8002e78 <__clzsi2>
 8000a8c:	4642      	mov	r2, r8
 8000a8e:	1f43      	subs	r3, r0, #5
 8000a90:	409a      	lsls	r2, r3
 8000a92:	2376      	movs	r3, #118	; 0x76
 8000a94:	425b      	negs	r3, r3
 8000a96:	4690      	mov	r8, r2
 8000a98:	1a1b      	subs	r3, r3, r0
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	e77d      	b.n	800099a <__aeabi_fdiv+0x56>
 8000a9e:	23ff      	movs	r3, #255	; 0xff
 8000aa0:	2203      	movs	r2, #3
 8000aa2:	e77a      	b.n	800099a <__aeabi_fdiv+0x56>
 8000aa4:	000e      	movs	r6, r1
 8000aa6:	20ff      	movs	r0, #255	; 0xff
 8000aa8:	2500      	movs	r5, #0
 8000aaa:	e7ac      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000aac:	2001      	movs	r0, #1
 8000aae:	1ac0      	subs	r0, r0, r3
 8000ab0:	281b      	cmp	r0, #27
 8000ab2:	dca6      	bgt.n	8000a02 <__aeabi_fdiv+0xbe>
 8000ab4:	379e      	adds	r7, #158	; 0x9e
 8000ab6:	002a      	movs	r2, r5
 8000ab8:	40bd      	lsls	r5, r7
 8000aba:	40c2      	lsrs	r2, r0
 8000abc:	1e6b      	subs	r3, r5, #1
 8000abe:	419d      	sbcs	r5, r3
 8000ac0:	4315      	orrs	r5, r2
 8000ac2:	076b      	lsls	r3, r5, #29
 8000ac4:	d004      	beq.n	8000ad0 <__aeabi_fdiv+0x18c>
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	402b      	ands	r3, r5
 8000aca:	2b04      	cmp	r3, #4
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_fdiv+0x18c>
 8000ace:	3504      	adds	r5, #4
 8000ad0:	016b      	lsls	r3, r5, #5
 8000ad2:	d544      	bpl.n	8000b5e <__aeabi_fdiv+0x21a>
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	2500      	movs	r5, #0
 8000ad8:	e795      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000ada:	20ff      	movs	r0, #255	; 0xff
 8000adc:	2500      	movs	r5, #0
 8000ade:	e792      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000ae0:	2580      	movs	r5, #128	; 0x80
 8000ae2:	2600      	movs	r6, #0
 8000ae4:	20ff      	movs	r0, #255	; 0xff
 8000ae6:	03ed      	lsls	r5, r5, #15
 8000ae8:	e78d      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000aea:	2300      	movs	r3, #0
 8000aec:	4698      	mov	r8, r3
 8000aee:	2080      	movs	r0, #128	; 0x80
 8000af0:	03c0      	lsls	r0, r0, #15
 8000af2:	4205      	tst	r5, r0
 8000af4:	d009      	beq.n	8000b0a <__aeabi_fdiv+0x1c6>
 8000af6:	4643      	mov	r3, r8
 8000af8:	4203      	tst	r3, r0
 8000afa:	d106      	bne.n	8000b0a <__aeabi_fdiv+0x1c6>
 8000afc:	4645      	mov	r5, r8
 8000afe:	4305      	orrs	r5, r0
 8000b00:	026d      	lsls	r5, r5, #9
 8000b02:	0026      	movs	r6, r4
 8000b04:	20ff      	movs	r0, #255	; 0xff
 8000b06:	0a6d      	lsrs	r5, r5, #9
 8000b08:	e77d      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000b0a:	2080      	movs	r0, #128	; 0x80
 8000b0c:	03c0      	lsls	r0, r0, #15
 8000b0e:	4305      	orrs	r5, r0
 8000b10:	026d      	lsls	r5, r5, #9
 8000b12:	20ff      	movs	r0, #255	; 0xff
 8000b14:	0a6d      	lsrs	r5, r5, #9
 8000b16:	e776      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000b18:	4642      	mov	r2, r8
 8000b1a:	016b      	lsls	r3, r5, #5
 8000b1c:	0150      	lsls	r0, r2, #5
 8000b1e:	4283      	cmp	r3, r0
 8000b20:	d219      	bcs.n	8000b56 <__aeabi_fdiv+0x212>
 8000b22:	221b      	movs	r2, #27
 8000b24:	2500      	movs	r5, #0
 8000b26:	3f01      	subs	r7, #1
 8000b28:	2601      	movs	r6, #1
 8000b2a:	001c      	movs	r4, r3
 8000b2c:	006d      	lsls	r5, r5, #1
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	2c00      	cmp	r4, #0
 8000b32:	db01      	blt.n	8000b38 <__aeabi_fdiv+0x1f4>
 8000b34:	4298      	cmp	r0, r3
 8000b36:	d801      	bhi.n	8000b3c <__aeabi_fdiv+0x1f8>
 8000b38:	1a1b      	subs	r3, r3, r0
 8000b3a:	4335      	orrs	r5, r6
 8000b3c:	3a01      	subs	r2, #1
 8000b3e:	2a00      	cmp	r2, #0
 8000b40:	d1f3      	bne.n	8000b2a <__aeabi_fdiv+0x1e6>
 8000b42:	1e5a      	subs	r2, r3, #1
 8000b44:	4193      	sbcs	r3, r2
 8000b46:	431d      	orrs	r5, r3
 8000b48:	003b      	movs	r3, r7
 8000b4a:	337f      	adds	r3, #127	; 0x7f
 8000b4c:	000e      	movs	r6, r1
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	dd00      	ble.n	8000b54 <__aeabi_fdiv+0x210>
 8000b52:	e741      	b.n	80009d8 <__aeabi_fdiv+0x94>
 8000b54:	e7aa      	b.n	8000aac <__aeabi_fdiv+0x168>
 8000b56:	221a      	movs	r2, #26
 8000b58:	2501      	movs	r5, #1
 8000b5a:	1a1b      	subs	r3, r3, r0
 8000b5c:	e7e4      	b.n	8000b28 <__aeabi_fdiv+0x1e4>
 8000b5e:	01ad      	lsls	r5, r5, #6
 8000b60:	2000      	movs	r0, #0
 8000b62:	0a6d      	lsrs	r5, r5, #9
 8000b64:	e74f      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000b66:	46c0      	nop			; (mov r8, r8)
 8000b68:	0800c2fc 	.word	0x0800c2fc
 8000b6c:	f7ffffff 	.word	0xf7ffffff
 8000b70:	0800c33c 	.word	0x0800c33c

08000b74 <__eqsf2>:
 8000b74:	b570      	push	{r4, r5, r6, lr}
 8000b76:	0042      	lsls	r2, r0, #1
 8000b78:	0245      	lsls	r5, r0, #9
 8000b7a:	024e      	lsls	r6, r1, #9
 8000b7c:	004c      	lsls	r4, r1, #1
 8000b7e:	0fc3      	lsrs	r3, r0, #31
 8000b80:	0a6d      	lsrs	r5, r5, #9
 8000b82:	2001      	movs	r0, #1
 8000b84:	0e12      	lsrs	r2, r2, #24
 8000b86:	0a76      	lsrs	r6, r6, #9
 8000b88:	0e24      	lsrs	r4, r4, #24
 8000b8a:	0fc9      	lsrs	r1, r1, #31
 8000b8c:	2aff      	cmp	r2, #255	; 0xff
 8000b8e:	d006      	beq.n	8000b9e <__eqsf2+0x2a>
 8000b90:	2cff      	cmp	r4, #255	; 0xff
 8000b92:	d003      	beq.n	8000b9c <__eqsf2+0x28>
 8000b94:	42a2      	cmp	r2, r4
 8000b96:	d101      	bne.n	8000b9c <__eqsf2+0x28>
 8000b98:	42b5      	cmp	r5, r6
 8000b9a:	d006      	beq.n	8000baa <__eqsf2+0x36>
 8000b9c:	bd70      	pop	{r4, r5, r6, pc}
 8000b9e:	2d00      	cmp	r5, #0
 8000ba0:	d1fc      	bne.n	8000b9c <__eqsf2+0x28>
 8000ba2:	2cff      	cmp	r4, #255	; 0xff
 8000ba4:	d1fa      	bne.n	8000b9c <__eqsf2+0x28>
 8000ba6:	2e00      	cmp	r6, #0
 8000ba8:	d1f8      	bne.n	8000b9c <__eqsf2+0x28>
 8000baa:	428b      	cmp	r3, r1
 8000bac:	d006      	beq.n	8000bbc <__eqsf2+0x48>
 8000bae:	2001      	movs	r0, #1
 8000bb0:	2a00      	cmp	r2, #0
 8000bb2:	d1f3      	bne.n	8000b9c <__eqsf2+0x28>
 8000bb4:	0028      	movs	r0, r5
 8000bb6:	1e43      	subs	r3, r0, #1
 8000bb8:	4198      	sbcs	r0, r3
 8000bba:	e7ef      	b.n	8000b9c <__eqsf2+0x28>
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	e7ed      	b.n	8000b9c <__eqsf2+0x28>

08000bc0 <__gesf2>:
 8000bc0:	b570      	push	{r4, r5, r6, lr}
 8000bc2:	0042      	lsls	r2, r0, #1
 8000bc4:	0245      	lsls	r5, r0, #9
 8000bc6:	024e      	lsls	r6, r1, #9
 8000bc8:	004c      	lsls	r4, r1, #1
 8000bca:	0fc3      	lsrs	r3, r0, #31
 8000bcc:	0a6d      	lsrs	r5, r5, #9
 8000bce:	0e12      	lsrs	r2, r2, #24
 8000bd0:	0a76      	lsrs	r6, r6, #9
 8000bd2:	0e24      	lsrs	r4, r4, #24
 8000bd4:	0fc8      	lsrs	r0, r1, #31
 8000bd6:	2aff      	cmp	r2, #255	; 0xff
 8000bd8:	d01b      	beq.n	8000c12 <__gesf2+0x52>
 8000bda:	2cff      	cmp	r4, #255	; 0xff
 8000bdc:	d00e      	beq.n	8000bfc <__gesf2+0x3c>
 8000bde:	2a00      	cmp	r2, #0
 8000be0:	d11b      	bne.n	8000c1a <__gesf2+0x5a>
 8000be2:	2c00      	cmp	r4, #0
 8000be4:	d101      	bne.n	8000bea <__gesf2+0x2a>
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	d01c      	beq.n	8000c24 <__gesf2+0x64>
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d00c      	beq.n	8000c08 <__gesf2+0x48>
 8000bee:	4283      	cmp	r3, r0
 8000bf0:	d01c      	beq.n	8000c2c <__gesf2+0x6c>
 8000bf2:	2102      	movs	r1, #2
 8000bf4:	1e58      	subs	r0, r3, #1
 8000bf6:	4008      	ands	r0, r1
 8000bf8:	3801      	subs	r0, #1
 8000bfa:	bd70      	pop	{r4, r5, r6, pc}
 8000bfc:	2e00      	cmp	r6, #0
 8000bfe:	d122      	bne.n	8000c46 <__gesf2+0x86>
 8000c00:	2a00      	cmp	r2, #0
 8000c02:	d1f4      	bne.n	8000bee <__gesf2+0x2e>
 8000c04:	2d00      	cmp	r5, #0
 8000c06:	d1f2      	bne.n	8000bee <__gesf2+0x2e>
 8000c08:	2800      	cmp	r0, #0
 8000c0a:	d1f6      	bne.n	8000bfa <__gesf2+0x3a>
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	4240      	negs	r0, r0
 8000c10:	e7f3      	b.n	8000bfa <__gesf2+0x3a>
 8000c12:	2d00      	cmp	r5, #0
 8000c14:	d117      	bne.n	8000c46 <__gesf2+0x86>
 8000c16:	2cff      	cmp	r4, #255	; 0xff
 8000c18:	d0f0      	beq.n	8000bfc <__gesf2+0x3c>
 8000c1a:	2c00      	cmp	r4, #0
 8000c1c:	d1e7      	bne.n	8000bee <__gesf2+0x2e>
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d1e5      	bne.n	8000bee <__gesf2+0x2e>
 8000c22:	e7e6      	b.n	8000bf2 <__gesf2+0x32>
 8000c24:	2000      	movs	r0, #0
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d0e7      	beq.n	8000bfa <__gesf2+0x3a>
 8000c2a:	e7e2      	b.n	8000bf2 <__gesf2+0x32>
 8000c2c:	42a2      	cmp	r2, r4
 8000c2e:	dc05      	bgt.n	8000c3c <__gesf2+0x7c>
 8000c30:	dbea      	blt.n	8000c08 <__gesf2+0x48>
 8000c32:	42b5      	cmp	r5, r6
 8000c34:	d802      	bhi.n	8000c3c <__gesf2+0x7c>
 8000c36:	d3e7      	bcc.n	8000c08 <__gesf2+0x48>
 8000c38:	2000      	movs	r0, #0
 8000c3a:	e7de      	b.n	8000bfa <__gesf2+0x3a>
 8000c3c:	4243      	negs	r3, r0
 8000c3e:	4158      	adcs	r0, r3
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	3801      	subs	r0, #1
 8000c44:	e7d9      	b.n	8000bfa <__gesf2+0x3a>
 8000c46:	2002      	movs	r0, #2
 8000c48:	4240      	negs	r0, r0
 8000c4a:	e7d6      	b.n	8000bfa <__gesf2+0x3a>

08000c4c <__lesf2>:
 8000c4c:	b570      	push	{r4, r5, r6, lr}
 8000c4e:	0042      	lsls	r2, r0, #1
 8000c50:	0245      	lsls	r5, r0, #9
 8000c52:	024e      	lsls	r6, r1, #9
 8000c54:	004c      	lsls	r4, r1, #1
 8000c56:	0fc3      	lsrs	r3, r0, #31
 8000c58:	0a6d      	lsrs	r5, r5, #9
 8000c5a:	0e12      	lsrs	r2, r2, #24
 8000c5c:	0a76      	lsrs	r6, r6, #9
 8000c5e:	0e24      	lsrs	r4, r4, #24
 8000c60:	0fc8      	lsrs	r0, r1, #31
 8000c62:	2aff      	cmp	r2, #255	; 0xff
 8000c64:	d00b      	beq.n	8000c7e <__lesf2+0x32>
 8000c66:	2cff      	cmp	r4, #255	; 0xff
 8000c68:	d00d      	beq.n	8000c86 <__lesf2+0x3a>
 8000c6a:	2a00      	cmp	r2, #0
 8000c6c:	d11f      	bne.n	8000cae <__lesf2+0x62>
 8000c6e:	2c00      	cmp	r4, #0
 8000c70:	d116      	bne.n	8000ca0 <__lesf2+0x54>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d114      	bne.n	8000ca0 <__lesf2+0x54>
 8000c76:	2000      	movs	r0, #0
 8000c78:	2d00      	cmp	r5, #0
 8000c7a:	d010      	beq.n	8000c9e <__lesf2+0x52>
 8000c7c:	e009      	b.n	8000c92 <__lesf2+0x46>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	d10c      	bne.n	8000c9c <__lesf2+0x50>
 8000c82:	2cff      	cmp	r4, #255	; 0xff
 8000c84:	d113      	bne.n	8000cae <__lesf2+0x62>
 8000c86:	2e00      	cmp	r6, #0
 8000c88:	d108      	bne.n	8000c9c <__lesf2+0x50>
 8000c8a:	2a00      	cmp	r2, #0
 8000c8c:	d008      	beq.n	8000ca0 <__lesf2+0x54>
 8000c8e:	4283      	cmp	r3, r0
 8000c90:	d012      	beq.n	8000cb8 <__lesf2+0x6c>
 8000c92:	2102      	movs	r1, #2
 8000c94:	1e58      	subs	r0, r3, #1
 8000c96:	4008      	ands	r0, r1
 8000c98:	3801      	subs	r0, #1
 8000c9a:	e000      	b.n	8000c9e <__lesf2+0x52>
 8000c9c:	2002      	movs	r0, #2
 8000c9e:	bd70      	pop	{r4, r5, r6, pc}
 8000ca0:	2d00      	cmp	r5, #0
 8000ca2:	d1f4      	bne.n	8000c8e <__lesf2+0x42>
 8000ca4:	2800      	cmp	r0, #0
 8000ca6:	d1fa      	bne.n	8000c9e <__lesf2+0x52>
 8000ca8:	2001      	movs	r0, #1
 8000caa:	4240      	negs	r0, r0
 8000cac:	e7f7      	b.n	8000c9e <__lesf2+0x52>
 8000cae:	2c00      	cmp	r4, #0
 8000cb0:	d1ed      	bne.n	8000c8e <__lesf2+0x42>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d1eb      	bne.n	8000c8e <__lesf2+0x42>
 8000cb6:	e7ec      	b.n	8000c92 <__lesf2+0x46>
 8000cb8:	42a2      	cmp	r2, r4
 8000cba:	dc05      	bgt.n	8000cc8 <__lesf2+0x7c>
 8000cbc:	dbf2      	blt.n	8000ca4 <__lesf2+0x58>
 8000cbe:	42b5      	cmp	r5, r6
 8000cc0:	d802      	bhi.n	8000cc8 <__lesf2+0x7c>
 8000cc2:	d3ef      	bcc.n	8000ca4 <__lesf2+0x58>
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	e7ea      	b.n	8000c9e <__lesf2+0x52>
 8000cc8:	4243      	negs	r3, r0
 8000cca:	4158      	adcs	r0, r3
 8000ccc:	0040      	lsls	r0, r0, #1
 8000cce:	3801      	subs	r0, #1
 8000cd0:	e7e5      	b.n	8000c9e <__lesf2+0x52>
 8000cd2:	46c0      	nop			; (mov r8, r8)

08000cd4 <__aeabi_fsub>:
 8000cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cd6:	46ce      	mov	lr, r9
 8000cd8:	4647      	mov	r7, r8
 8000cda:	0243      	lsls	r3, r0, #9
 8000cdc:	0a5b      	lsrs	r3, r3, #9
 8000cde:	024e      	lsls	r6, r1, #9
 8000ce0:	00da      	lsls	r2, r3, #3
 8000ce2:	4694      	mov	ip, r2
 8000ce4:	0a72      	lsrs	r2, r6, #9
 8000ce6:	4691      	mov	r9, r2
 8000ce8:	0045      	lsls	r5, r0, #1
 8000cea:	004a      	lsls	r2, r1, #1
 8000cec:	b580      	push	{r7, lr}
 8000cee:	0e2d      	lsrs	r5, r5, #24
 8000cf0:	001f      	movs	r7, r3
 8000cf2:	0fc4      	lsrs	r4, r0, #31
 8000cf4:	0e12      	lsrs	r2, r2, #24
 8000cf6:	0fc9      	lsrs	r1, r1, #31
 8000cf8:	09b6      	lsrs	r6, r6, #6
 8000cfa:	2aff      	cmp	r2, #255	; 0xff
 8000cfc:	d05b      	beq.n	8000db6 <__aeabi_fsub+0xe2>
 8000cfe:	2001      	movs	r0, #1
 8000d00:	4041      	eors	r1, r0
 8000d02:	428c      	cmp	r4, r1
 8000d04:	d039      	beq.n	8000d7a <__aeabi_fsub+0xa6>
 8000d06:	1aa8      	subs	r0, r5, r2
 8000d08:	2800      	cmp	r0, #0
 8000d0a:	dd5a      	ble.n	8000dc2 <__aeabi_fsub+0xee>
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	d06a      	beq.n	8000de6 <__aeabi_fsub+0x112>
 8000d10:	2dff      	cmp	r5, #255	; 0xff
 8000d12:	d100      	bne.n	8000d16 <__aeabi_fsub+0x42>
 8000d14:	e0d9      	b.n	8000eca <__aeabi_fsub+0x1f6>
 8000d16:	2280      	movs	r2, #128	; 0x80
 8000d18:	04d2      	lsls	r2, r2, #19
 8000d1a:	4316      	orrs	r6, r2
 8000d1c:	281b      	cmp	r0, #27
 8000d1e:	dc00      	bgt.n	8000d22 <__aeabi_fsub+0x4e>
 8000d20:	e0e9      	b.n	8000ef6 <__aeabi_fsub+0x222>
 8000d22:	2001      	movs	r0, #1
 8000d24:	4663      	mov	r3, ip
 8000d26:	1a18      	subs	r0, r3, r0
 8000d28:	0143      	lsls	r3, r0, #5
 8000d2a:	d400      	bmi.n	8000d2e <__aeabi_fsub+0x5a>
 8000d2c:	e0b4      	b.n	8000e98 <__aeabi_fsub+0x1c4>
 8000d2e:	0180      	lsls	r0, r0, #6
 8000d30:	0987      	lsrs	r7, r0, #6
 8000d32:	0038      	movs	r0, r7
 8000d34:	f002 f8a0 	bl	8002e78 <__clzsi2>
 8000d38:	3805      	subs	r0, #5
 8000d3a:	4087      	lsls	r7, r0
 8000d3c:	4285      	cmp	r5, r0
 8000d3e:	dc00      	bgt.n	8000d42 <__aeabi_fsub+0x6e>
 8000d40:	e0cc      	b.n	8000edc <__aeabi_fsub+0x208>
 8000d42:	1a2d      	subs	r5, r5, r0
 8000d44:	48b5      	ldr	r0, [pc, #724]	; (800101c <__aeabi_fsub+0x348>)
 8000d46:	4038      	ands	r0, r7
 8000d48:	0743      	lsls	r3, r0, #29
 8000d4a:	d004      	beq.n	8000d56 <__aeabi_fsub+0x82>
 8000d4c:	230f      	movs	r3, #15
 8000d4e:	4003      	ands	r3, r0
 8000d50:	2b04      	cmp	r3, #4
 8000d52:	d000      	beq.n	8000d56 <__aeabi_fsub+0x82>
 8000d54:	3004      	adds	r0, #4
 8000d56:	0143      	lsls	r3, r0, #5
 8000d58:	d400      	bmi.n	8000d5c <__aeabi_fsub+0x88>
 8000d5a:	e0a0      	b.n	8000e9e <__aeabi_fsub+0x1ca>
 8000d5c:	1c6a      	adds	r2, r5, #1
 8000d5e:	2dfe      	cmp	r5, #254	; 0xfe
 8000d60:	d100      	bne.n	8000d64 <__aeabi_fsub+0x90>
 8000d62:	e08d      	b.n	8000e80 <__aeabi_fsub+0x1ac>
 8000d64:	0180      	lsls	r0, r0, #6
 8000d66:	0a47      	lsrs	r7, r0, #9
 8000d68:	b2d2      	uxtb	r2, r2
 8000d6a:	05d0      	lsls	r0, r2, #23
 8000d6c:	4338      	orrs	r0, r7
 8000d6e:	07e4      	lsls	r4, r4, #31
 8000d70:	4320      	orrs	r0, r4
 8000d72:	bcc0      	pop	{r6, r7}
 8000d74:	46b9      	mov	r9, r7
 8000d76:	46b0      	mov	r8, r6
 8000d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d7a:	1aa8      	subs	r0, r5, r2
 8000d7c:	4680      	mov	r8, r0
 8000d7e:	2800      	cmp	r0, #0
 8000d80:	dd45      	ble.n	8000e0e <__aeabi_fsub+0x13a>
 8000d82:	2a00      	cmp	r2, #0
 8000d84:	d070      	beq.n	8000e68 <__aeabi_fsub+0x194>
 8000d86:	2dff      	cmp	r5, #255	; 0xff
 8000d88:	d100      	bne.n	8000d8c <__aeabi_fsub+0xb8>
 8000d8a:	e09e      	b.n	8000eca <__aeabi_fsub+0x1f6>
 8000d8c:	2380      	movs	r3, #128	; 0x80
 8000d8e:	04db      	lsls	r3, r3, #19
 8000d90:	431e      	orrs	r6, r3
 8000d92:	4643      	mov	r3, r8
 8000d94:	2b1b      	cmp	r3, #27
 8000d96:	dc00      	bgt.n	8000d9a <__aeabi_fsub+0xc6>
 8000d98:	e0d2      	b.n	8000f40 <__aeabi_fsub+0x26c>
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	4460      	add	r0, ip
 8000d9e:	0143      	lsls	r3, r0, #5
 8000da0:	d57a      	bpl.n	8000e98 <__aeabi_fsub+0x1c4>
 8000da2:	3501      	adds	r5, #1
 8000da4:	2dff      	cmp	r5, #255	; 0xff
 8000da6:	d06b      	beq.n	8000e80 <__aeabi_fsub+0x1ac>
 8000da8:	2301      	movs	r3, #1
 8000daa:	4a9d      	ldr	r2, [pc, #628]	; (8001020 <__aeabi_fsub+0x34c>)
 8000dac:	4003      	ands	r3, r0
 8000dae:	0840      	lsrs	r0, r0, #1
 8000db0:	4010      	ands	r0, r2
 8000db2:	4318      	orrs	r0, r3
 8000db4:	e7c8      	b.n	8000d48 <__aeabi_fsub+0x74>
 8000db6:	2e00      	cmp	r6, #0
 8000db8:	d020      	beq.n	8000dfc <__aeabi_fsub+0x128>
 8000dba:	428c      	cmp	r4, r1
 8000dbc:	d023      	beq.n	8000e06 <__aeabi_fsub+0x132>
 8000dbe:	0028      	movs	r0, r5
 8000dc0:	38ff      	subs	r0, #255	; 0xff
 8000dc2:	2800      	cmp	r0, #0
 8000dc4:	d039      	beq.n	8000e3a <__aeabi_fsub+0x166>
 8000dc6:	1b57      	subs	r7, r2, r5
 8000dc8:	2d00      	cmp	r5, #0
 8000dca:	d000      	beq.n	8000dce <__aeabi_fsub+0xfa>
 8000dcc:	e09d      	b.n	8000f0a <__aeabi_fsub+0x236>
 8000dce:	4663      	mov	r3, ip
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d100      	bne.n	8000dd6 <__aeabi_fsub+0x102>
 8000dd4:	e0db      	b.n	8000f8e <__aeabi_fsub+0x2ba>
 8000dd6:	1e7b      	subs	r3, r7, #1
 8000dd8:	2f01      	cmp	r7, #1
 8000dda:	d100      	bne.n	8000dde <__aeabi_fsub+0x10a>
 8000ddc:	e10d      	b.n	8000ffa <__aeabi_fsub+0x326>
 8000dde:	2fff      	cmp	r7, #255	; 0xff
 8000de0:	d071      	beq.n	8000ec6 <__aeabi_fsub+0x1f2>
 8000de2:	001f      	movs	r7, r3
 8000de4:	e098      	b.n	8000f18 <__aeabi_fsub+0x244>
 8000de6:	2e00      	cmp	r6, #0
 8000de8:	d100      	bne.n	8000dec <__aeabi_fsub+0x118>
 8000dea:	e0a7      	b.n	8000f3c <__aeabi_fsub+0x268>
 8000dec:	1e42      	subs	r2, r0, #1
 8000dee:	2801      	cmp	r0, #1
 8000df0:	d100      	bne.n	8000df4 <__aeabi_fsub+0x120>
 8000df2:	e0e6      	b.n	8000fc2 <__aeabi_fsub+0x2ee>
 8000df4:	28ff      	cmp	r0, #255	; 0xff
 8000df6:	d068      	beq.n	8000eca <__aeabi_fsub+0x1f6>
 8000df8:	0010      	movs	r0, r2
 8000dfa:	e78f      	b.n	8000d1c <__aeabi_fsub+0x48>
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	4041      	eors	r1, r0
 8000e00:	42a1      	cmp	r1, r4
 8000e02:	d000      	beq.n	8000e06 <__aeabi_fsub+0x132>
 8000e04:	e77f      	b.n	8000d06 <__aeabi_fsub+0x32>
 8000e06:	20ff      	movs	r0, #255	; 0xff
 8000e08:	4240      	negs	r0, r0
 8000e0a:	4680      	mov	r8, r0
 8000e0c:	44a8      	add	r8, r5
 8000e0e:	4640      	mov	r0, r8
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d038      	beq.n	8000e86 <__aeabi_fsub+0x1b2>
 8000e14:	1b51      	subs	r1, r2, r5
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d100      	bne.n	8000e1c <__aeabi_fsub+0x148>
 8000e1a:	e0ae      	b.n	8000f7a <__aeabi_fsub+0x2a6>
 8000e1c:	2aff      	cmp	r2, #255	; 0xff
 8000e1e:	d100      	bne.n	8000e22 <__aeabi_fsub+0x14e>
 8000e20:	e0df      	b.n	8000fe2 <__aeabi_fsub+0x30e>
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	4660      	mov	r0, ip
 8000e26:	04db      	lsls	r3, r3, #19
 8000e28:	4318      	orrs	r0, r3
 8000e2a:	4684      	mov	ip, r0
 8000e2c:	291b      	cmp	r1, #27
 8000e2e:	dc00      	bgt.n	8000e32 <__aeabi_fsub+0x15e>
 8000e30:	e0d9      	b.n	8000fe6 <__aeabi_fsub+0x312>
 8000e32:	2001      	movs	r0, #1
 8000e34:	0015      	movs	r5, r2
 8000e36:	1980      	adds	r0, r0, r6
 8000e38:	e7b1      	b.n	8000d9e <__aeabi_fsub+0xca>
 8000e3a:	20fe      	movs	r0, #254	; 0xfe
 8000e3c:	1c6a      	adds	r2, r5, #1
 8000e3e:	4210      	tst	r0, r2
 8000e40:	d171      	bne.n	8000f26 <__aeabi_fsub+0x252>
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d000      	beq.n	8000e48 <__aeabi_fsub+0x174>
 8000e46:	e0a6      	b.n	8000f96 <__aeabi_fsub+0x2c2>
 8000e48:	4663      	mov	r3, ip
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d100      	bne.n	8000e50 <__aeabi_fsub+0x17c>
 8000e4e:	e0d9      	b.n	8001004 <__aeabi_fsub+0x330>
 8000e50:	2200      	movs	r2, #0
 8000e52:	2e00      	cmp	r6, #0
 8000e54:	d100      	bne.n	8000e58 <__aeabi_fsub+0x184>
 8000e56:	e788      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000e58:	1b98      	subs	r0, r3, r6
 8000e5a:	0143      	lsls	r3, r0, #5
 8000e5c:	d400      	bmi.n	8000e60 <__aeabi_fsub+0x18c>
 8000e5e:	e0e1      	b.n	8001024 <__aeabi_fsub+0x350>
 8000e60:	4663      	mov	r3, ip
 8000e62:	000c      	movs	r4, r1
 8000e64:	1af0      	subs	r0, r6, r3
 8000e66:	e76f      	b.n	8000d48 <__aeabi_fsub+0x74>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d100      	bne.n	8000e6e <__aeabi_fsub+0x19a>
 8000e6c:	e0b7      	b.n	8000fde <__aeabi_fsub+0x30a>
 8000e6e:	0002      	movs	r2, r0
 8000e70:	3a01      	subs	r2, #1
 8000e72:	2801      	cmp	r0, #1
 8000e74:	d100      	bne.n	8000e78 <__aeabi_fsub+0x1a4>
 8000e76:	e09c      	b.n	8000fb2 <__aeabi_fsub+0x2de>
 8000e78:	28ff      	cmp	r0, #255	; 0xff
 8000e7a:	d026      	beq.n	8000eca <__aeabi_fsub+0x1f6>
 8000e7c:	4690      	mov	r8, r2
 8000e7e:	e788      	b.n	8000d92 <__aeabi_fsub+0xbe>
 8000e80:	22ff      	movs	r2, #255	; 0xff
 8000e82:	2700      	movs	r7, #0
 8000e84:	e771      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000e86:	20fe      	movs	r0, #254	; 0xfe
 8000e88:	1c6a      	adds	r2, r5, #1
 8000e8a:	4210      	tst	r0, r2
 8000e8c:	d064      	beq.n	8000f58 <__aeabi_fsub+0x284>
 8000e8e:	2aff      	cmp	r2, #255	; 0xff
 8000e90:	d0f6      	beq.n	8000e80 <__aeabi_fsub+0x1ac>
 8000e92:	0015      	movs	r5, r2
 8000e94:	4466      	add	r6, ip
 8000e96:	0870      	lsrs	r0, r6, #1
 8000e98:	0743      	lsls	r3, r0, #29
 8000e9a:	d000      	beq.n	8000e9e <__aeabi_fsub+0x1ca>
 8000e9c:	e756      	b.n	8000d4c <__aeabi_fsub+0x78>
 8000e9e:	08c3      	lsrs	r3, r0, #3
 8000ea0:	2dff      	cmp	r5, #255	; 0xff
 8000ea2:	d012      	beq.n	8000eca <__aeabi_fsub+0x1f6>
 8000ea4:	025b      	lsls	r3, r3, #9
 8000ea6:	0a5f      	lsrs	r7, r3, #9
 8000ea8:	b2ea      	uxtb	r2, r5
 8000eaa:	e75e      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000eac:	4662      	mov	r2, ip
 8000eae:	2a00      	cmp	r2, #0
 8000eb0:	d100      	bne.n	8000eb4 <__aeabi_fsub+0x1e0>
 8000eb2:	e096      	b.n	8000fe2 <__aeabi_fsub+0x30e>
 8000eb4:	2e00      	cmp	r6, #0
 8000eb6:	d008      	beq.n	8000eca <__aeabi_fsub+0x1f6>
 8000eb8:	2280      	movs	r2, #128	; 0x80
 8000eba:	03d2      	lsls	r2, r2, #15
 8000ebc:	4213      	tst	r3, r2
 8000ebe:	d004      	beq.n	8000eca <__aeabi_fsub+0x1f6>
 8000ec0:	4648      	mov	r0, r9
 8000ec2:	4210      	tst	r0, r2
 8000ec4:	d101      	bne.n	8000eca <__aeabi_fsub+0x1f6>
 8000ec6:	000c      	movs	r4, r1
 8000ec8:	464b      	mov	r3, r9
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d0d8      	beq.n	8000e80 <__aeabi_fsub+0x1ac>
 8000ece:	2780      	movs	r7, #128	; 0x80
 8000ed0:	03ff      	lsls	r7, r7, #15
 8000ed2:	431f      	orrs	r7, r3
 8000ed4:	027f      	lsls	r7, r7, #9
 8000ed6:	22ff      	movs	r2, #255	; 0xff
 8000ed8:	0a7f      	lsrs	r7, r7, #9
 8000eda:	e746      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000edc:	2320      	movs	r3, #32
 8000ede:	003a      	movs	r2, r7
 8000ee0:	1b45      	subs	r5, r0, r5
 8000ee2:	0038      	movs	r0, r7
 8000ee4:	3501      	adds	r5, #1
 8000ee6:	40ea      	lsrs	r2, r5
 8000ee8:	1b5d      	subs	r5, r3, r5
 8000eea:	40a8      	lsls	r0, r5
 8000eec:	1e43      	subs	r3, r0, #1
 8000eee:	4198      	sbcs	r0, r3
 8000ef0:	2500      	movs	r5, #0
 8000ef2:	4310      	orrs	r0, r2
 8000ef4:	e728      	b.n	8000d48 <__aeabi_fsub+0x74>
 8000ef6:	2320      	movs	r3, #32
 8000ef8:	1a1b      	subs	r3, r3, r0
 8000efa:	0032      	movs	r2, r6
 8000efc:	409e      	lsls	r6, r3
 8000efe:	40c2      	lsrs	r2, r0
 8000f00:	0030      	movs	r0, r6
 8000f02:	1e43      	subs	r3, r0, #1
 8000f04:	4198      	sbcs	r0, r3
 8000f06:	4310      	orrs	r0, r2
 8000f08:	e70c      	b.n	8000d24 <__aeabi_fsub+0x50>
 8000f0a:	2aff      	cmp	r2, #255	; 0xff
 8000f0c:	d0db      	beq.n	8000ec6 <__aeabi_fsub+0x1f2>
 8000f0e:	2380      	movs	r3, #128	; 0x80
 8000f10:	4660      	mov	r0, ip
 8000f12:	04db      	lsls	r3, r3, #19
 8000f14:	4318      	orrs	r0, r3
 8000f16:	4684      	mov	ip, r0
 8000f18:	2f1b      	cmp	r7, #27
 8000f1a:	dd56      	ble.n	8000fca <__aeabi_fsub+0x2f6>
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	000c      	movs	r4, r1
 8000f20:	0015      	movs	r5, r2
 8000f22:	1a30      	subs	r0, r6, r0
 8000f24:	e700      	b.n	8000d28 <__aeabi_fsub+0x54>
 8000f26:	4663      	mov	r3, ip
 8000f28:	1b9f      	subs	r7, r3, r6
 8000f2a:	017b      	lsls	r3, r7, #5
 8000f2c:	d43d      	bmi.n	8000faa <__aeabi_fsub+0x2d6>
 8000f2e:	2f00      	cmp	r7, #0
 8000f30:	d000      	beq.n	8000f34 <__aeabi_fsub+0x260>
 8000f32:	e6fe      	b.n	8000d32 <__aeabi_fsub+0x5e>
 8000f34:	2400      	movs	r4, #0
 8000f36:	2200      	movs	r2, #0
 8000f38:	2700      	movs	r7, #0
 8000f3a:	e716      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000f3c:	0005      	movs	r5, r0
 8000f3e:	e7af      	b.n	8000ea0 <__aeabi_fsub+0x1cc>
 8000f40:	0032      	movs	r2, r6
 8000f42:	4643      	mov	r3, r8
 8000f44:	4641      	mov	r1, r8
 8000f46:	40da      	lsrs	r2, r3
 8000f48:	2320      	movs	r3, #32
 8000f4a:	1a5b      	subs	r3, r3, r1
 8000f4c:	409e      	lsls	r6, r3
 8000f4e:	0030      	movs	r0, r6
 8000f50:	1e43      	subs	r3, r0, #1
 8000f52:	4198      	sbcs	r0, r3
 8000f54:	4310      	orrs	r0, r2
 8000f56:	e721      	b.n	8000d9c <__aeabi_fsub+0xc8>
 8000f58:	2d00      	cmp	r5, #0
 8000f5a:	d1a7      	bne.n	8000eac <__aeabi_fsub+0x1d8>
 8000f5c:	4663      	mov	r3, ip
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d059      	beq.n	8001016 <__aeabi_fsub+0x342>
 8000f62:	2200      	movs	r2, #0
 8000f64:	2e00      	cmp	r6, #0
 8000f66:	d100      	bne.n	8000f6a <__aeabi_fsub+0x296>
 8000f68:	e6ff      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000f6a:	0030      	movs	r0, r6
 8000f6c:	4460      	add	r0, ip
 8000f6e:	0143      	lsls	r3, r0, #5
 8000f70:	d592      	bpl.n	8000e98 <__aeabi_fsub+0x1c4>
 8000f72:	4b2a      	ldr	r3, [pc, #168]	; (800101c <__aeabi_fsub+0x348>)
 8000f74:	3501      	adds	r5, #1
 8000f76:	4018      	ands	r0, r3
 8000f78:	e78e      	b.n	8000e98 <__aeabi_fsub+0x1c4>
 8000f7a:	4663      	mov	r3, ip
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d047      	beq.n	8001010 <__aeabi_fsub+0x33c>
 8000f80:	1e4b      	subs	r3, r1, #1
 8000f82:	2901      	cmp	r1, #1
 8000f84:	d015      	beq.n	8000fb2 <__aeabi_fsub+0x2de>
 8000f86:	29ff      	cmp	r1, #255	; 0xff
 8000f88:	d02b      	beq.n	8000fe2 <__aeabi_fsub+0x30e>
 8000f8a:	0019      	movs	r1, r3
 8000f8c:	e74e      	b.n	8000e2c <__aeabi_fsub+0x158>
 8000f8e:	000c      	movs	r4, r1
 8000f90:	464b      	mov	r3, r9
 8000f92:	003d      	movs	r5, r7
 8000f94:	e784      	b.n	8000ea0 <__aeabi_fsub+0x1cc>
 8000f96:	4662      	mov	r2, ip
 8000f98:	2a00      	cmp	r2, #0
 8000f9a:	d18b      	bne.n	8000eb4 <__aeabi_fsub+0x1e0>
 8000f9c:	2e00      	cmp	r6, #0
 8000f9e:	d192      	bne.n	8000ec6 <__aeabi_fsub+0x1f2>
 8000fa0:	2780      	movs	r7, #128	; 0x80
 8000fa2:	2400      	movs	r4, #0
 8000fa4:	22ff      	movs	r2, #255	; 0xff
 8000fa6:	03ff      	lsls	r7, r7, #15
 8000fa8:	e6df      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000faa:	4663      	mov	r3, ip
 8000fac:	000c      	movs	r4, r1
 8000fae:	1af7      	subs	r7, r6, r3
 8000fb0:	e6bf      	b.n	8000d32 <__aeabi_fsub+0x5e>
 8000fb2:	0030      	movs	r0, r6
 8000fb4:	4460      	add	r0, ip
 8000fb6:	2501      	movs	r5, #1
 8000fb8:	0143      	lsls	r3, r0, #5
 8000fba:	d400      	bmi.n	8000fbe <__aeabi_fsub+0x2ea>
 8000fbc:	e76c      	b.n	8000e98 <__aeabi_fsub+0x1c4>
 8000fbe:	2502      	movs	r5, #2
 8000fc0:	e6f2      	b.n	8000da8 <__aeabi_fsub+0xd4>
 8000fc2:	4663      	mov	r3, ip
 8000fc4:	2501      	movs	r5, #1
 8000fc6:	1b98      	subs	r0, r3, r6
 8000fc8:	e6ae      	b.n	8000d28 <__aeabi_fsub+0x54>
 8000fca:	2320      	movs	r3, #32
 8000fcc:	4664      	mov	r4, ip
 8000fce:	4660      	mov	r0, ip
 8000fd0:	40fc      	lsrs	r4, r7
 8000fd2:	1bdf      	subs	r7, r3, r7
 8000fd4:	40b8      	lsls	r0, r7
 8000fd6:	1e43      	subs	r3, r0, #1
 8000fd8:	4198      	sbcs	r0, r3
 8000fda:	4320      	orrs	r0, r4
 8000fdc:	e79f      	b.n	8000f1e <__aeabi_fsub+0x24a>
 8000fde:	0005      	movs	r5, r0
 8000fe0:	e75e      	b.n	8000ea0 <__aeabi_fsub+0x1cc>
 8000fe2:	464b      	mov	r3, r9
 8000fe4:	e771      	b.n	8000eca <__aeabi_fsub+0x1f6>
 8000fe6:	2320      	movs	r3, #32
 8000fe8:	4665      	mov	r5, ip
 8000fea:	4660      	mov	r0, ip
 8000fec:	40cd      	lsrs	r5, r1
 8000fee:	1a59      	subs	r1, r3, r1
 8000ff0:	4088      	lsls	r0, r1
 8000ff2:	1e43      	subs	r3, r0, #1
 8000ff4:	4198      	sbcs	r0, r3
 8000ff6:	4328      	orrs	r0, r5
 8000ff8:	e71c      	b.n	8000e34 <__aeabi_fsub+0x160>
 8000ffa:	4663      	mov	r3, ip
 8000ffc:	000c      	movs	r4, r1
 8000ffe:	2501      	movs	r5, #1
 8001000:	1af0      	subs	r0, r6, r3
 8001002:	e691      	b.n	8000d28 <__aeabi_fsub+0x54>
 8001004:	2e00      	cmp	r6, #0
 8001006:	d095      	beq.n	8000f34 <__aeabi_fsub+0x260>
 8001008:	000c      	movs	r4, r1
 800100a:	464f      	mov	r7, r9
 800100c:	2200      	movs	r2, #0
 800100e:	e6ac      	b.n	8000d6a <__aeabi_fsub+0x96>
 8001010:	464b      	mov	r3, r9
 8001012:	000d      	movs	r5, r1
 8001014:	e744      	b.n	8000ea0 <__aeabi_fsub+0x1cc>
 8001016:	464f      	mov	r7, r9
 8001018:	2200      	movs	r2, #0
 800101a:	e6a6      	b.n	8000d6a <__aeabi_fsub+0x96>
 800101c:	fbffffff 	.word	0xfbffffff
 8001020:	7dffffff 	.word	0x7dffffff
 8001024:	2800      	cmp	r0, #0
 8001026:	d000      	beq.n	800102a <__aeabi_fsub+0x356>
 8001028:	e736      	b.n	8000e98 <__aeabi_fsub+0x1c4>
 800102a:	2400      	movs	r4, #0
 800102c:	2700      	movs	r7, #0
 800102e:	e69c      	b.n	8000d6a <__aeabi_fsub+0x96>

08001030 <__aeabi_f2iz>:
 8001030:	0241      	lsls	r1, r0, #9
 8001032:	0042      	lsls	r2, r0, #1
 8001034:	0fc3      	lsrs	r3, r0, #31
 8001036:	0a49      	lsrs	r1, r1, #9
 8001038:	2000      	movs	r0, #0
 800103a:	0e12      	lsrs	r2, r2, #24
 800103c:	2a7e      	cmp	r2, #126	; 0x7e
 800103e:	dd03      	ble.n	8001048 <__aeabi_f2iz+0x18>
 8001040:	2a9d      	cmp	r2, #157	; 0x9d
 8001042:	dd02      	ble.n	800104a <__aeabi_f2iz+0x1a>
 8001044:	4a09      	ldr	r2, [pc, #36]	; (800106c <__aeabi_f2iz+0x3c>)
 8001046:	1898      	adds	r0, r3, r2
 8001048:	4770      	bx	lr
 800104a:	2080      	movs	r0, #128	; 0x80
 800104c:	0400      	lsls	r0, r0, #16
 800104e:	4301      	orrs	r1, r0
 8001050:	2a95      	cmp	r2, #149	; 0x95
 8001052:	dc07      	bgt.n	8001064 <__aeabi_f2iz+0x34>
 8001054:	2096      	movs	r0, #150	; 0x96
 8001056:	1a82      	subs	r2, r0, r2
 8001058:	40d1      	lsrs	r1, r2
 800105a:	4248      	negs	r0, r1
 800105c:	2b00      	cmp	r3, #0
 800105e:	d1f3      	bne.n	8001048 <__aeabi_f2iz+0x18>
 8001060:	0008      	movs	r0, r1
 8001062:	e7f1      	b.n	8001048 <__aeabi_f2iz+0x18>
 8001064:	3a96      	subs	r2, #150	; 0x96
 8001066:	4091      	lsls	r1, r2
 8001068:	e7f7      	b.n	800105a <__aeabi_f2iz+0x2a>
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	7fffffff 	.word	0x7fffffff

08001070 <__aeabi_i2f>:
 8001070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001072:	2800      	cmp	r0, #0
 8001074:	d013      	beq.n	800109e <__aeabi_i2f+0x2e>
 8001076:	17c3      	asrs	r3, r0, #31
 8001078:	18c6      	adds	r6, r0, r3
 800107a:	405e      	eors	r6, r3
 800107c:	0fc4      	lsrs	r4, r0, #31
 800107e:	0030      	movs	r0, r6
 8001080:	f001 fefa 	bl	8002e78 <__clzsi2>
 8001084:	239e      	movs	r3, #158	; 0x9e
 8001086:	0005      	movs	r5, r0
 8001088:	1a1b      	subs	r3, r3, r0
 800108a:	2b96      	cmp	r3, #150	; 0x96
 800108c:	dc0f      	bgt.n	80010ae <__aeabi_i2f+0x3e>
 800108e:	2808      	cmp	r0, #8
 8001090:	dd01      	ble.n	8001096 <__aeabi_i2f+0x26>
 8001092:	3d08      	subs	r5, #8
 8001094:	40ae      	lsls	r6, r5
 8001096:	0276      	lsls	r6, r6, #9
 8001098:	0a76      	lsrs	r6, r6, #9
 800109a:	b2d8      	uxtb	r0, r3
 800109c:	e002      	b.n	80010a4 <__aeabi_i2f+0x34>
 800109e:	2400      	movs	r4, #0
 80010a0:	2000      	movs	r0, #0
 80010a2:	2600      	movs	r6, #0
 80010a4:	05c0      	lsls	r0, r0, #23
 80010a6:	4330      	orrs	r0, r6
 80010a8:	07e4      	lsls	r4, r4, #31
 80010aa:	4320      	orrs	r0, r4
 80010ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80010ae:	2b99      	cmp	r3, #153	; 0x99
 80010b0:	dd0c      	ble.n	80010cc <__aeabi_i2f+0x5c>
 80010b2:	2205      	movs	r2, #5
 80010b4:	0031      	movs	r1, r6
 80010b6:	1a12      	subs	r2, r2, r0
 80010b8:	40d1      	lsrs	r1, r2
 80010ba:	000a      	movs	r2, r1
 80010bc:	0001      	movs	r1, r0
 80010be:	0030      	movs	r0, r6
 80010c0:	311b      	adds	r1, #27
 80010c2:	4088      	lsls	r0, r1
 80010c4:	1e41      	subs	r1, r0, #1
 80010c6:	4188      	sbcs	r0, r1
 80010c8:	4302      	orrs	r2, r0
 80010ca:	0016      	movs	r6, r2
 80010cc:	2d05      	cmp	r5, #5
 80010ce:	dc12      	bgt.n	80010f6 <__aeabi_i2f+0x86>
 80010d0:	0031      	movs	r1, r6
 80010d2:	4f0d      	ldr	r7, [pc, #52]	; (8001108 <__aeabi_i2f+0x98>)
 80010d4:	4039      	ands	r1, r7
 80010d6:	0772      	lsls	r2, r6, #29
 80010d8:	d009      	beq.n	80010ee <__aeabi_i2f+0x7e>
 80010da:	200f      	movs	r0, #15
 80010dc:	4030      	ands	r0, r6
 80010de:	2804      	cmp	r0, #4
 80010e0:	d005      	beq.n	80010ee <__aeabi_i2f+0x7e>
 80010e2:	3104      	adds	r1, #4
 80010e4:	014a      	lsls	r2, r1, #5
 80010e6:	d502      	bpl.n	80010ee <__aeabi_i2f+0x7e>
 80010e8:	239f      	movs	r3, #159	; 0x9f
 80010ea:	4039      	ands	r1, r7
 80010ec:	1b5b      	subs	r3, r3, r5
 80010ee:	0189      	lsls	r1, r1, #6
 80010f0:	0a4e      	lsrs	r6, r1, #9
 80010f2:	b2d8      	uxtb	r0, r3
 80010f4:	e7d6      	b.n	80010a4 <__aeabi_i2f+0x34>
 80010f6:	1f6a      	subs	r2, r5, #5
 80010f8:	4096      	lsls	r6, r2
 80010fa:	0031      	movs	r1, r6
 80010fc:	4f02      	ldr	r7, [pc, #8]	; (8001108 <__aeabi_i2f+0x98>)
 80010fe:	4039      	ands	r1, r7
 8001100:	0772      	lsls	r2, r6, #29
 8001102:	d0f4      	beq.n	80010ee <__aeabi_i2f+0x7e>
 8001104:	e7e9      	b.n	80010da <__aeabi_i2f+0x6a>
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	fbffffff 	.word	0xfbffffff

0800110c <__aeabi_dadd>:
 800110c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800110e:	464f      	mov	r7, r9
 8001110:	4646      	mov	r6, r8
 8001112:	46d6      	mov	lr, sl
 8001114:	000d      	movs	r5, r1
 8001116:	0004      	movs	r4, r0
 8001118:	b5c0      	push	{r6, r7, lr}
 800111a:	001f      	movs	r7, r3
 800111c:	0011      	movs	r1, r2
 800111e:	0328      	lsls	r0, r5, #12
 8001120:	0f62      	lsrs	r2, r4, #29
 8001122:	0a40      	lsrs	r0, r0, #9
 8001124:	4310      	orrs	r0, r2
 8001126:	007a      	lsls	r2, r7, #1
 8001128:	0d52      	lsrs	r2, r2, #21
 800112a:	00e3      	lsls	r3, r4, #3
 800112c:	033c      	lsls	r4, r7, #12
 800112e:	4691      	mov	r9, r2
 8001130:	0a64      	lsrs	r4, r4, #9
 8001132:	0ffa      	lsrs	r2, r7, #31
 8001134:	0f4f      	lsrs	r7, r1, #29
 8001136:	006e      	lsls	r6, r5, #1
 8001138:	4327      	orrs	r7, r4
 800113a:	4692      	mov	sl, r2
 800113c:	46b8      	mov	r8, r7
 800113e:	0d76      	lsrs	r6, r6, #21
 8001140:	0fed      	lsrs	r5, r5, #31
 8001142:	00c9      	lsls	r1, r1, #3
 8001144:	4295      	cmp	r5, r2
 8001146:	d100      	bne.n	800114a <__aeabi_dadd+0x3e>
 8001148:	e099      	b.n	800127e <__aeabi_dadd+0x172>
 800114a:	464c      	mov	r4, r9
 800114c:	1b34      	subs	r4, r6, r4
 800114e:	46a4      	mov	ip, r4
 8001150:	2c00      	cmp	r4, #0
 8001152:	dc00      	bgt.n	8001156 <__aeabi_dadd+0x4a>
 8001154:	e07c      	b.n	8001250 <__aeabi_dadd+0x144>
 8001156:	464a      	mov	r2, r9
 8001158:	2a00      	cmp	r2, #0
 800115a:	d100      	bne.n	800115e <__aeabi_dadd+0x52>
 800115c:	e0b8      	b.n	80012d0 <__aeabi_dadd+0x1c4>
 800115e:	4ac5      	ldr	r2, [pc, #788]	; (8001474 <__aeabi_dadd+0x368>)
 8001160:	4296      	cmp	r6, r2
 8001162:	d100      	bne.n	8001166 <__aeabi_dadd+0x5a>
 8001164:	e11c      	b.n	80013a0 <__aeabi_dadd+0x294>
 8001166:	2280      	movs	r2, #128	; 0x80
 8001168:	003c      	movs	r4, r7
 800116a:	0412      	lsls	r2, r2, #16
 800116c:	4314      	orrs	r4, r2
 800116e:	46a0      	mov	r8, r4
 8001170:	4662      	mov	r2, ip
 8001172:	2a38      	cmp	r2, #56	; 0x38
 8001174:	dd00      	ble.n	8001178 <__aeabi_dadd+0x6c>
 8001176:	e161      	b.n	800143c <__aeabi_dadd+0x330>
 8001178:	2a1f      	cmp	r2, #31
 800117a:	dd00      	ble.n	800117e <__aeabi_dadd+0x72>
 800117c:	e1cc      	b.n	8001518 <__aeabi_dadd+0x40c>
 800117e:	4664      	mov	r4, ip
 8001180:	2220      	movs	r2, #32
 8001182:	1b12      	subs	r2, r2, r4
 8001184:	4644      	mov	r4, r8
 8001186:	4094      	lsls	r4, r2
 8001188:	000f      	movs	r7, r1
 800118a:	46a1      	mov	r9, r4
 800118c:	4664      	mov	r4, ip
 800118e:	4091      	lsls	r1, r2
 8001190:	40e7      	lsrs	r7, r4
 8001192:	464c      	mov	r4, r9
 8001194:	1e4a      	subs	r2, r1, #1
 8001196:	4191      	sbcs	r1, r2
 8001198:	433c      	orrs	r4, r7
 800119a:	4642      	mov	r2, r8
 800119c:	4321      	orrs	r1, r4
 800119e:	4664      	mov	r4, ip
 80011a0:	40e2      	lsrs	r2, r4
 80011a2:	1a80      	subs	r0, r0, r2
 80011a4:	1a5c      	subs	r4, r3, r1
 80011a6:	42a3      	cmp	r3, r4
 80011a8:	419b      	sbcs	r3, r3
 80011aa:	425f      	negs	r7, r3
 80011ac:	1bc7      	subs	r7, r0, r7
 80011ae:	023b      	lsls	r3, r7, #8
 80011b0:	d400      	bmi.n	80011b4 <__aeabi_dadd+0xa8>
 80011b2:	e0d0      	b.n	8001356 <__aeabi_dadd+0x24a>
 80011b4:	027f      	lsls	r7, r7, #9
 80011b6:	0a7f      	lsrs	r7, r7, #9
 80011b8:	2f00      	cmp	r7, #0
 80011ba:	d100      	bne.n	80011be <__aeabi_dadd+0xb2>
 80011bc:	e0ff      	b.n	80013be <__aeabi_dadd+0x2b2>
 80011be:	0038      	movs	r0, r7
 80011c0:	f001 fe5a 	bl	8002e78 <__clzsi2>
 80011c4:	0001      	movs	r1, r0
 80011c6:	3908      	subs	r1, #8
 80011c8:	2320      	movs	r3, #32
 80011ca:	0022      	movs	r2, r4
 80011cc:	1a5b      	subs	r3, r3, r1
 80011ce:	408f      	lsls	r7, r1
 80011d0:	40da      	lsrs	r2, r3
 80011d2:	408c      	lsls	r4, r1
 80011d4:	4317      	orrs	r7, r2
 80011d6:	42b1      	cmp	r1, r6
 80011d8:	da00      	bge.n	80011dc <__aeabi_dadd+0xd0>
 80011da:	e0ff      	b.n	80013dc <__aeabi_dadd+0x2d0>
 80011dc:	1b89      	subs	r1, r1, r6
 80011de:	1c4b      	adds	r3, r1, #1
 80011e0:	2b1f      	cmp	r3, #31
 80011e2:	dd00      	ble.n	80011e6 <__aeabi_dadd+0xda>
 80011e4:	e0a8      	b.n	8001338 <__aeabi_dadd+0x22c>
 80011e6:	2220      	movs	r2, #32
 80011e8:	0039      	movs	r1, r7
 80011ea:	1ad2      	subs	r2, r2, r3
 80011ec:	0020      	movs	r0, r4
 80011ee:	4094      	lsls	r4, r2
 80011f0:	4091      	lsls	r1, r2
 80011f2:	40d8      	lsrs	r0, r3
 80011f4:	1e62      	subs	r2, r4, #1
 80011f6:	4194      	sbcs	r4, r2
 80011f8:	40df      	lsrs	r7, r3
 80011fa:	2600      	movs	r6, #0
 80011fc:	4301      	orrs	r1, r0
 80011fe:	430c      	orrs	r4, r1
 8001200:	0763      	lsls	r3, r4, #29
 8001202:	d009      	beq.n	8001218 <__aeabi_dadd+0x10c>
 8001204:	230f      	movs	r3, #15
 8001206:	4023      	ands	r3, r4
 8001208:	2b04      	cmp	r3, #4
 800120a:	d005      	beq.n	8001218 <__aeabi_dadd+0x10c>
 800120c:	1d23      	adds	r3, r4, #4
 800120e:	42a3      	cmp	r3, r4
 8001210:	41a4      	sbcs	r4, r4
 8001212:	4264      	negs	r4, r4
 8001214:	193f      	adds	r7, r7, r4
 8001216:	001c      	movs	r4, r3
 8001218:	023b      	lsls	r3, r7, #8
 800121a:	d400      	bmi.n	800121e <__aeabi_dadd+0x112>
 800121c:	e09e      	b.n	800135c <__aeabi_dadd+0x250>
 800121e:	4b95      	ldr	r3, [pc, #596]	; (8001474 <__aeabi_dadd+0x368>)
 8001220:	3601      	adds	r6, #1
 8001222:	429e      	cmp	r6, r3
 8001224:	d100      	bne.n	8001228 <__aeabi_dadd+0x11c>
 8001226:	e0b7      	b.n	8001398 <__aeabi_dadd+0x28c>
 8001228:	4a93      	ldr	r2, [pc, #588]	; (8001478 <__aeabi_dadd+0x36c>)
 800122a:	08e4      	lsrs	r4, r4, #3
 800122c:	4017      	ands	r7, r2
 800122e:	077b      	lsls	r3, r7, #29
 8001230:	0571      	lsls	r1, r6, #21
 8001232:	027f      	lsls	r7, r7, #9
 8001234:	4323      	orrs	r3, r4
 8001236:	0b3f      	lsrs	r7, r7, #12
 8001238:	0d4a      	lsrs	r2, r1, #21
 800123a:	0512      	lsls	r2, r2, #20
 800123c:	433a      	orrs	r2, r7
 800123e:	07ed      	lsls	r5, r5, #31
 8001240:	432a      	orrs	r2, r5
 8001242:	0018      	movs	r0, r3
 8001244:	0011      	movs	r1, r2
 8001246:	bce0      	pop	{r5, r6, r7}
 8001248:	46ba      	mov	sl, r7
 800124a:	46b1      	mov	r9, r6
 800124c:	46a8      	mov	r8, r5
 800124e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001250:	2c00      	cmp	r4, #0
 8001252:	d04b      	beq.n	80012ec <__aeabi_dadd+0x1e0>
 8001254:	464c      	mov	r4, r9
 8001256:	1ba4      	subs	r4, r4, r6
 8001258:	46a4      	mov	ip, r4
 800125a:	2e00      	cmp	r6, #0
 800125c:	d000      	beq.n	8001260 <__aeabi_dadd+0x154>
 800125e:	e123      	b.n	80014a8 <__aeabi_dadd+0x39c>
 8001260:	0004      	movs	r4, r0
 8001262:	431c      	orrs	r4, r3
 8001264:	d100      	bne.n	8001268 <__aeabi_dadd+0x15c>
 8001266:	e1af      	b.n	80015c8 <__aeabi_dadd+0x4bc>
 8001268:	4662      	mov	r2, ip
 800126a:	1e54      	subs	r4, r2, #1
 800126c:	2a01      	cmp	r2, #1
 800126e:	d100      	bne.n	8001272 <__aeabi_dadd+0x166>
 8001270:	e215      	b.n	800169e <__aeabi_dadd+0x592>
 8001272:	4d80      	ldr	r5, [pc, #512]	; (8001474 <__aeabi_dadd+0x368>)
 8001274:	45ac      	cmp	ip, r5
 8001276:	d100      	bne.n	800127a <__aeabi_dadd+0x16e>
 8001278:	e1c8      	b.n	800160c <__aeabi_dadd+0x500>
 800127a:	46a4      	mov	ip, r4
 800127c:	e11b      	b.n	80014b6 <__aeabi_dadd+0x3aa>
 800127e:	464a      	mov	r2, r9
 8001280:	1ab2      	subs	r2, r6, r2
 8001282:	4694      	mov	ip, r2
 8001284:	2a00      	cmp	r2, #0
 8001286:	dc00      	bgt.n	800128a <__aeabi_dadd+0x17e>
 8001288:	e0ac      	b.n	80013e4 <__aeabi_dadd+0x2d8>
 800128a:	464a      	mov	r2, r9
 800128c:	2a00      	cmp	r2, #0
 800128e:	d043      	beq.n	8001318 <__aeabi_dadd+0x20c>
 8001290:	4a78      	ldr	r2, [pc, #480]	; (8001474 <__aeabi_dadd+0x368>)
 8001292:	4296      	cmp	r6, r2
 8001294:	d100      	bne.n	8001298 <__aeabi_dadd+0x18c>
 8001296:	e1af      	b.n	80015f8 <__aeabi_dadd+0x4ec>
 8001298:	2280      	movs	r2, #128	; 0x80
 800129a:	003c      	movs	r4, r7
 800129c:	0412      	lsls	r2, r2, #16
 800129e:	4314      	orrs	r4, r2
 80012a0:	46a0      	mov	r8, r4
 80012a2:	4662      	mov	r2, ip
 80012a4:	2a38      	cmp	r2, #56	; 0x38
 80012a6:	dc67      	bgt.n	8001378 <__aeabi_dadd+0x26c>
 80012a8:	2a1f      	cmp	r2, #31
 80012aa:	dc00      	bgt.n	80012ae <__aeabi_dadd+0x1a2>
 80012ac:	e15f      	b.n	800156e <__aeabi_dadd+0x462>
 80012ae:	4647      	mov	r7, r8
 80012b0:	3a20      	subs	r2, #32
 80012b2:	40d7      	lsrs	r7, r2
 80012b4:	4662      	mov	r2, ip
 80012b6:	2a20      	cmp	r2, #32
 80012b8:	d005      	beq.n	80012c6 <__aeabi_dadd+0x1ba>
 80012ba:	4664      	mov	r4, ip
 80012bc:	2240      	movs	r2, #64	; 0x40
 80012be:	1b12      	subs	r2, r2, r4
 80012c0:	4644      	mov	r4, r8
 80012c2:	4094      	lsls	r4, r2
 80012c4:	4321      	orrs	r1, r4
 80012c6:	1e4a      	subs	r2, r1, #1
 80012c8:	4191      	sbcs	r1, r2
 80012ca:	000c      	movs	r4, r1
 80012cc:	433c      	orrs	r4, r7
 80012ce:	e057      	b.n	8001380 <__aeabi_dadd+0x274>
 80012d0:	003a      	movs	r2, r7
 80012d2:	430a      	orrs	r2, r1
 80012d4:	d100      	bne.n	80012d8 <__aeabi_dadd+0x1cc>
 80012d6:	e105      	b.n	80014e4 <__aeabi_dadd+0x3d8>
 80012d8:	0022      	movs	r2, r4
 80012da:	3a01      	subs	r2, #1
 80012dc:	2c01      	cmp	r4, #1
 80012de:	d100      	bne.n	80012e2 <__aeabi_dadd+0x1d6>
 80012e0:	e182      	b.n	80015e8 <__aeabi_dadd+0x4dc>
 80012e2:	4c64      	ldr	r4, [pc, #400]	; (8001474 <__aeabi_dadd+0x368>)
 80012e4:	45a4      	cmp	ip, r4
 80012e6:	d05b      	beq.n	80013a0 <__aeabi_dadd+0x294>
 80012e8:	4694      	mov	ip, r2
 80012ea:	e741      	b.n	8001170 <__aeabi_dadd+0x64>
 80012ec:	4c63      	ldr	r4, [pc, #396]	; (800147c <__aeabi_dadd+0x370>)
 80012ee:	1c77      	adds	r7, r6, #1
 80012f0:	4227      	tst	r7, r4
 80012f2:	d000      	beq.n	80012f6 <__aeabi_dadd+0x1ea>
 80012f4:	e0c4      	b.n	8001480 <__aeabi_dadd+0x374>
 80012f6:	0004      	movs	r4, r0
 80012f8:	431c      	orrs	r4, r3
 80012fa:	2e00      	cmp	r6, #0
 80012fc:	d000      	beq.n	8001300 <__aeabi_dadd+0x1f4>
 80012fe:	e169      	b.n	80015d4 <__aeabi_dadd+0x4c8>
 8001300:	2c00      	cmp	r4, #0
 8001302:	d100      	bne.n	8001306 <__aeabi_dadd+0x1fa>
 8001304:	e1bf      	b.n	8001686 <__aeabi_dadd+0x57a>
 8001306:	4644      	mov	r4, r8
 8001308:	430c      	orrs	r4, r1
 800130a:	d000      	beq.n	800130e <__aeabi_dadd+0x202>
 800130c:	e1d0      	b.n	80016b0 <__aeabi_dadd+0x5a4>
 800130e:	0742      	lsls	r2, r0, #29
 8001310:	08db      	lsrs	r3, r3, #3
 8001312:	4313      	orrs	r3, r2
 8001314:	08c0      	lsrs	r0, r0, #3
 8001316:	e029      	b.n	800136c <__aeabi_dadd+0x260>
 8001318:	003a      	movs	r2, r7
 800131a:	430a      	orrs	r2, r1
 800131c:	d100      	bne.n	8001320 <__aeabi_dadd+0x214>
 800131e:	e170      	b.n	8001602 <__aeabi_dadd+0x4f6>
 8001320:	4662      	mov	r2, ip
 8001322:	4664      	mov	r4, ip
 8001324:	3a01      	subs	r2, #1
 8001326:	2c01      	cmp	r4, #1
 8001328:	d100      	bne.n	800132c <__aeabi_dadd+0x220>
 800132a:	e0e0      	b.n	80014ee <__aeabi_dadd+0x3e2>
 800132c:	4c51      	ldr	r4, [pc, #324]	; (8001474 <__aeabi_dadd+0x368>)
 800132e:	45a4      	cmp	ip, r4
 8001330:	d100      	bne.n	8001334 <__aeabi_dadd+0x228>
 8001332:	e161      	b.n	80015f8 <__aeabi_dadd+0x4ec>
 8001334:	4694      	mov	ip, r2
 8001336:	e7b4      	b.n	80012a2 <__aeabi_dadd+0x196>
 8001338:	003a      	movs	r2, r7
 800133a:	391f      	subs	r1, #31
 800133c:	40ca      	lsrs	r2, r1
 800133e:	0011      	movs	r1, r2
 8001340:	2b20      	cmp	r3, #32
 8001342:	d003      	beq.n	800134c <__aeabi_dadd+0x240>
 8001344:	2240      	movs	r2, #64	; 0x40
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	409f      	lsls	r7, r3
 800134a:	433c      	orrs	r4, r7
 800134c:	1e63      	subs	r3, r4, #1
 800134e:	419c      	sbcs	r4, r3
 8001350:	2700      	movs	r7, #0
 8001352:	2600      	movs	r6, #0
 8001354:	430c      	orrs	r4, r1
 8001356:	0763      	lsls	r3, r4, #29
 8001358:	d000      	beq.n	800135c <__aeabi_dadd+0x250>
 800135a:	e753      	b.n	8001204 <__aeabi_dadd+0xf8>
 800135c:	46b4      	mov	ip, r6
 800135e:	08e4      	lsrs	r4, r4, #3
 8001360:	077b      	lsls	r3, r7, #29
 8001362:	4323      	orrs	r3, r4
 8001364:	08f8      	lsrs	r0, r7, #3
 8001366:	4a43      	ldr	r2, [pc, #268]	; (8001474 <__aeabi_dadd+0x368>)
 8001368:	4594      	cmp	ip, r2
 800136a:	d01d      	beq.n	80013a8 <__aeabi_dadd+0x29c>
 800136c:	4662      	mov	r2, ip
 800136e:	0307      	lsls	r7, r0, #12
 8001370:	0552      	lsls	r2, r2, #21
 8001372:	0b3f      	lsrs	r7, r7, #12
 8001374:	0d52      	lsrs	r2, r2, #21
 8001376:	e760      	b.n	800123a <__aeabi_dadd+0x12e>
 8001378:	4644      	mov	r4, r8
 800137a:	430c      	orrs	r4, r1
 800137c:	1e62      	subs	r2, r4, #1
 800137e:	4194      	sbcs	r4, r2
 8001380:	18e4      	adds	r4, r4, r3
 8001382:	429c      	cmp	r4, r3
 8001384:	419b      	sbcs	r3, r3
 8001386:	425f      	negs	r7, r3
 8001388:	183f      	adds	r7, r7, r0
 800138a:	023b      	lsls	r3, r7, #8
 800138c:	d5e3      	bpl.n	8001356 <__aeabi_dadd+0x24a>
 800138e:	4b39      	ldr	r3, [pc, #228]	; (8001474 <__aeabi_dadd+0x368>)
 8001390:	3601      	adds	r6, #1
 8001392:	429e      	cmp	r6, r3
 8001394:	d000      	beq.n	8001398 <__aeabi_dadd+0x28c>
 8001396:	e0b5      	b.n	8001504 <__aeabi_dadd+0x3f8>
 8001398:	0032      	movs	r2, r6
 800139a:	2700      	movs	r7, #0
 800139c:	2300      	movs	r3, #0
 800139e:	e74c      	b.n	800123a <__aeabi_dadd+0x12e>
 80013a0:	0742      	lsls	r2, r0, #29
 80013a2:	08db      	lsrs	r3, r3, #3
 80013a4:	4313      	orrs	r3, r2
 80013a6:	08c0      	lsrs	r0, r0, #3
 80013a8:	001a      	movs	r2, r3
 80013aa:	4302      	orrs	r2, r0
 80013ac:	d100      	bne.n	80013b0 <__aeabi_dadd+0x2a4>
 80013ae:	e1e1      	b.n	8001774 <__aeabi_dadd+0x668>
 80013b0:	2780      	movs	r7, #128	; 0x80
 80013b2:	033f      	lsls	r7, r7, #12
 80013b4:	4307      	orrs	r7, r0
 80013b6:	033f      	lsls	r7, r7, #12
 80013b8:	4a2e      	ldr	r2, [pc, #184]	; (8001474 <__aeabi_dadd+0x368>)
 80013ba:	0b3f      	lsrs	r7, r7, #12
 80013bc:	e73d      	b.n	800123a <__aeabi_dadd+0x12e>
 80013be:	0020      	movs	r0, r4
 80013c0:	f001 fd5a 	bl	8002e78 <__clzsi2>
 80013c4:	0001      	movs	r1, r0
 80013c6:	3118      	adds	r1, #24
 80013c8:	291f      	cmp	r1, #31
 80013ca:	dc00      	bgt.n	80013ce <__aeabi_dadd+0x2c2>
 80013cc:	e6fc      	b.n	80011c8 <__aeabi_dadd+0xbc>
 80013ce:	3808      	subs	r0, #8
 80013d0:	4084      	lsls	r4, r0
 80013d2:	0027      	movs	r7, r4
 80013d4:	2400      	movs	r4, #0
 80013d6:	42b1      	cmp	r1, r6
 80013d8:	db00      	blt.n	80013dc <__aeabi_dadd+0x2d0>
 80013da:	e6ff      	b.n	80011dc <__aeabi_dadd+0xd0>
 80013dc:	4a26      	ldr	r2, [pc, #152]	; (8001478 <__aeabi_dadd+0x36c>)
 80013de:	1a76      	subs	r6, r6, r1
 80013e0:	4017      	ands	r7, r2
 80013e2:	e70d      	b.n	8001200 <__aeabi_dadd+0xf4>
 80013e4:	2a00      	cmp	r2, #0
 80013e6:	d02f      	beq.n	8001448 <__aeabi_dadd+0x33c>
 80013e8:	464a      	mov	r2, r9
 80013ea:	1b92      	subs	r2, r2, r6
 80013ec:	4694      	mov	ip, r2
 80013ee:	2e00      	cmp	r6, #0
 80013f0:	d100      	bne.n	80013f4 <__aeabi_dadd+0x2e8>
 80013f2:	e0ad      	b.n	8001550 <__aeabi_dadd+0x444>
 80013f4:	4a1f      	ldr	r2, [pc, #124]	; (8001474 <__aeabi_dadd+0x368>)
 80013f6:	4591      	cmp	r9, r2
 80013f8:	d100      	bne.n	80013fc <__aeabi_dadd+0x2f0>
 80013fa:	e10f      	b.n	800161c <__aeabi_dadd+0x510>
 80013fc:	2280      	movs	r2, #128	; 0x80
 80013fe:	0412      	lsls	r2, r2, #16
 8001400:	4310      	orrs	r0, r2
 8001402:	4662      	mov	r2, ip
 8001404:	2a38      	cmp	r2, #56	; 0x38
 8001406:	dd00      	ble.n	800140a <__aeabi_dadd+0x2fe>
 8001408:	e10f      	b.n	800162a <__aeabi_dadd+0x51e>
 800140a:	2a1f      	cmp	r2, #31
 800140c:	dd00      	ble.n	8001410 <__aeabi_dadd+0x304>
 800140e:	e180      	b.n	8001712 <__aeabi_dadd+0x606>
 8001410:	4664      	mov	r4, ip
 8001412:	2220      	movs	r2, #32
 8001414:	001e      	movs	r6, r3
 8001416:	1b12      	subs	r2, r2, r4
 8001418:	4667      	mov	r7, ip
 800141a:	0004      	movs	r4, r0
 800141c:	4093      	lsls	r3, r2
 800141e:	4094      	lsls	r4, r2
 8001420:	40fe      	lsrs	r6, r7
 8001422:	1e5a      	subs	r2, r3, #1
 8001424:	4193      	sbcs	r3, r2
 8001426:	40f8      	lsrs	r0, r7
 8001428:	4334      	orrs	r4, r6
 800142a:	431c      	orrs	r4, r3
 800142c:	4480      	add	r8, r0
 800142e:	1864      	adds	r4, r4, r1
 8001430:	428c      	cmp	r4, r1
 8001432:	41bf      	sbcs	r7, r7
 8001434:	427f      	negs	r7, r7
 8001436:	464e      	mov	r6, r9
 8001438:	4447      	add	r7, r8
 800143a:	e7a6      	b.n	800138a <__aeabi_dadd+0x27e>
 800143c:	4642      	mov	r2, r8
 800143e:	430a      	orrs	r2, r1
 8001440:	0011      	movs	r1, r2
 8001442:	1e4a      	subs	r2, r1, #1
 8001444:	4191      	sbcs	r1, r2
 8001446:	e6ad      	b.n	80011a4 <__aeabi_dadd+0x98>
 8001448:	4c0c      	ldr	r4, [pc, #48]	; (800147c <__aeabi_dadd+0x370>)
 800144a:	1c72      	adds	r2, r6, #1
 800144c:	4222      	tst	r2, r4
 800144e:	d000      	beq.n	8001452 <__aeabi_dadd+0x346>
 8001450:	e0a1      	b.n	8001596 <__aeabi_dadd+0x48a>
 8001452:	0002      	movs	r2, r0
 8001454:	431a      	orrs	r2, r3
 8001456:	2e00      	cmp	r6, #0
 8001458:	d000      	beq.n	800145c <__aeabi_dadd+0x350>
 800145a:	e0fa      	b.n	8001652 <__aeabi_dadd+0x546>
 800145c:	2a00      	cmp	r2, #0
 800145e:	d100      	bne.n	8001462 <__aeabi_dadd+0x356>
 8001460:	e145      	b.n	80016ee <__aeabi_dadd+0x5e2>
 8001462:	003a      	movs	r2, r7
 8001464:	430a      	orrs	r2, r1
 8001466:	d000      	beq.n	800146a <__aeabi_dadd+0x35e>
 8001468:	e146      	b.n	80016f8 <__aeabi_dadd+0x5ec>
 800146a:	0742      	lsls	r2, r0, #29
 800146c:	08db      	lsrs	r3, r3, #3
 800146e:	4313      	orrs	r3, r2
 8001470:	08c0      	lsrs	r0, r0, #3
 8001472:	e77b      	b.n	800136c <__aeabi_dadd+0x260>
 8001474:	000007ff 	.word	0x000007ff
 8001478:	ff7fffff 	.word	0xff7fffff
 800147c:	000007fe 	.word	0x000007fe
 8001480:	4647      	mov	r7, r8
 8001482:	1a5c      	subs	r4, r3, r1
 8001484:	1bc2      	subs	r2, r0, r7
 8001486:	42a3      	cmp	r3, r4
 8001488:	41bf      	sbcs	r7, r7
 800148a:	427f      	negs	r7, r7
 800148c:	46b9      	mov	r9, r7
 800148e:	0017      	movs	r7, r2
 8001490:	464a      	mov	r2, r9
 8001492:	1abf      	subs	r7, r7, r2
 8001494:	023a      	lsls	r2, r7, #8
 8001496:	d500      	bpl.n	800149a <__aeabi_dadd+0x38e>
 8001498:	e08d      	b.n	80015b6 <__aeabi_dadd+0x4aa>
 800149a:	0023      	movs	r3, r4
 800149c:	433b      	orrs	r3, r7
 800149e:	d000      	beq.n	80014a2 <__aeabi_dadd+0x396>
 80014a0:	e68a      	b.n	80011b8 <__aeabi_dadd+0xac>
 80014a2:	2000      	movs	r0, #0
 80014a4:	2500      	movs	r5, #0
 80014a6:	e761      	b.n	800136c <__aeabi_dadd+0x260>
 80014a8:	4cb4      	ldr	r4, [pc, #720]	; (800177c <__aeabi_dadd+0x670>)
 80014aa:	45a1      	cmp	r9, r4
 80014ac:	d100      	bne.n	80014b0 <__aeabi_dadd+0x3a4>
 80014ae:	e0ad      	b.n	800160c <__aeabi_dadd+0x500>
 80014b0:	2480      	movs	r4, #128	; 0x80
 80014b2:	0424      	lsls	r4, r4, #16
 80014b4:	4320      	orrs	r0, r4
 80014b6:	4664      	mov	r4, ip
 80014b8:	2c38      	cmp	r4, #56	; 0x38
 80014ba:	dc3d      	bgt.n	8001538 <__aeabi_dadd+0x42c>
 80014bc:	4662      	mov	r2, ip
 80014be:	2c1f      	cmp	r4, #31
 80014c0:	dd00      	ble.n	80014c4 <__aeabi_dadd+0x3b8>
 80014c2:	e0b7      	b.n	8001634 <__aeabi_dadd+0x528>
 80014c4:	2520      	movs	r5, #32
 80014c6:	001e      	movs	r6, r3
 80014c8:	1b2d      	subs	r5, r5, r4
 80014ca:	0004      	movs	r4, r0
 80014cc:	40ab      	lsls	r3, r5
 80014ce:	40ac      	lsls	r4, r5
 80014d0:	40d6      	lsrs	r6, r2
 80014d2:	40d0      	lsrs	r0, r2
 80014d4:	4642      	mov	r2, r8
 80014d6:	1e5d      	subs	r5, r3, #1
 80014d8:	41ab      	sbcs	r3, r5
 80014da:	4334      	orrs	r4, r6
 80014dc:	1a12      	subs	r2, r2, r0
 80014de:	4690      	mov	r8, r2
 80014e0:	4323      	orrs	r3, r4
 80014e2:	e02c      	b.n	800153e <__aeabi_dadd+0x432>
 80014e4:	0742      	lsls	r2, r0, #29
 80014e6:	08db      	lsrs	r3, r3, #3
 80014e8:	4313      	orrs	r3, r2
 80014ea:	08c0      	lsrs	r0, r0, #3
 80014ec:	e73b      	b.n	8001366 <__aeabi_dadd+0x25a>
 80014ee:	185c      	adds	r4, r3, r1
 80014f0:	429c      	cmp	r4, r3
 80014f2:	419b      	sbcs	r3, r3
 80014f4:	4440      	add	r0, r8
 80014f6:	425b      	negs	r3, r3
 80014f8:	18c7      	adds	r7, r0, r3
 80014fa:	2601      	movs	r6, #1
 80014fc:	023b      	lsls	r3, r7, #8
 80014fe:	d400      	bmi.n	8001502 <__aeabi_dadd+0x3f6>
 8001500:	e729      	b.n	8001356 <__aeabi_dadd+0x24a>
 8001502:	2602      	movs	r6, #2
 8001504:	4a9e      	ldr	r2, [pc, #632]	; (8001780 <__aeabi_dadd+0x674>)
 8001506:	0863      	lsrs	r3, r4, #1
 8001508:	4017      	ands	r7, r2
 800150a:	2201      	movs	r2, #1
 800150c:	4014      	ands	r4, r2
 800150e:	431c      	orrs	r4, r3
 8001510:	07fb      	lsls	r3, r7, #31
 8001512:	431c      	orrs	r4, r3
 8001514:	087f      	lsrs	r7, r7, #1
 8001516:	e673      	b.n	8001200 <__aeabi_dadd+0xf4>
 8001518:	4644      	mov	r4, r8
 800151a:	3a20      	subs	r2, #32
 800151c:	40d4      	lsrs	r4, r2
 800151e:	4662      	mov	r2, ip
 8001520:	2a20      	cmp	r2, #32
 8001522:	d005      	beq.n	8001530 <__aeabi_dadd+0x424>
 8001524:	4667      	mov	r7, ip
 8001526:	2240      	movs	r2, #64	; 0x40
 8001528:	1bd2      	subs	r2, r2, r7
 800152a:	4647      	mov	r7, r8
 800152c:	4097      	lsls	r7, r2
 800152e:	4339      	orrs	r1, r7
 8001530:	1e4a      	subs	r2, r1, #1
 8001532:	4191      	sbcs	r1, r2
 8001534:	4321      	orrs	r1, r4
 8001536:	e635      	b.n	80011a4 <__aeabi_dadd+0x98>
 8001538:	4303      	orrs	r3, r0
 800153a:	1e58      	subs	r0, r3, #1
 800153c:	4183      	sbcs	r3, r0
 800153e:	1acc      	subs	r4, r1, r3
 8001540:	42a1      	cmp	r1, r4
 8001542:	41bf      	sbcs	r7, r7
 8001544:	4643      	mov	r3, r8
 8001546:	427f      	negs	r7, r7
 8001548:	4655      	mov	r5, sl
 800154a:	464e      	mov	r6, r9
 800154c:	1bdf      	subs	r7, r3, r7
 800154e:	e62e      	b.n	80011ae <__aeabi_dadd+0xa2>
 8001550:	0002      	movs	r2, r0
 8001552:	431a      	orrs	r2, r3
 8001554:	d100      	bne.n	8001558 <__aeabi_dadd+0x44c>
 8001556:	e0bd      	b.n	80016d4 <__aeabi_dadd+0x5c8>
 8001558:	4662      	mov	r2, ip
 800155a:	4664      	mov	r4, ip
 800155c:	3a01      	subs	r2, #1
 800155e:	2c01      	cmp	r4, #1
 8001560:	d100      	bne.n	8001564 <__aeabi_dadd+0x458>
 8001562:	e0e5      	b.n	8001730 <__aeabi_dadd+0x624>
 8001564:	4c85      	ldr	r4, [pc, #532]	; (800177c <__aeabi_dadd+0x670>)
 8001566:	45a4      	cmp	ip, r4
 8001568:	d058      	beq.n	800161c <__aeabi_dadd+0x510>
 800156a:	4694      	mov	ip, r2
 800156c:	e749      	b.n	8001402 <__aeabi_dadd+0x2f6>
 800156e:	4664      	mov	r4, ip
 8001570:	2220      	movs	r2, #32
 8001572:	1b12      	subs	r2, r2, r4
 8001574:	4644      	mov	r4, r8
 8001576:	4094      	lsls	r4, r2
 8001578:	000f      	movs	r7, r1
 800157a:	46a1      	mov	r9, r4
 800157c:	4664      	mov	r4, ip
 800157e:	4091      	lsls	r1, r2
 8001580:	40e7      	lsrs	r7, r4
 8001582:	464c      	mov	r4, r9
 8001584:	1e4a      	subs	r2, r1, #1
 8001586:	4191      	sbcs	r1, r2
 8001588:	433c      	orrs	r4, r7
 800158a:	4642      	mov	r2, r8
 800158c:	430c      	orrs	r4, r1
 800158e:	4661      	mov	r1, ip
 8001590:	40ca      	lsrs	r2, r1
 8001592:	1880      	adds	r0, r0, r2
 8001594:	e6f4      	b.n	8001380 <__aeabi_dadd+0x274>
 8001596:	4c79      	ldr	r4, [pc, #484]	; (800177c <__aeabi_dadd+0x670>)
 8001598:	42a2      	cmp	r2, r4
 800159a:	d100      	bne.n	800159e <__aeabi_dadd+0x492>
 800159c:	e6fd      	b.n	800139a <__aeabi_dadd+0x28e>
 800159e:	1859      	adds	r1, r3, r1
 80015a0:	4299      	cmp	r1, r3
 80015a2:	419b      	sbcs	r3, r3
 80015a4:	4440      	add	r0, r8
 80015a6:	425f      	negs	r7, r3
 80015a8:	19c7      	adds	r7, r0, r7
 80015aa:	07fc      	lsls	r4, r7, #31
 80015ac:	0849      	lsrs	r1, r1, #1
 80015ae:	0016      	movs	r6, r2
 80015b0:	430c      	orrs	r4, r1
 80015b2:	087f      	lsrs	r7, r7, #1
 80015b4:	e6cf      	b.n	8001356 <__aeabi_dadd+0x24a>
 80015b6:	1acc      	subs	r4, r1, r3
 80015b8:	42a1      	cmp	r1, r4
 80015ba:	41bf      	sbcs	r7, r7
 80015bc:	4643      	mov	r3, r8
 80015be:	427f      	negs	r7, r7
 80015c0:	1a18      	subs	r0, r3, r0
 80015c2:	4655      	mov	r5, sl
 80015c4:	1bc7      	subs	r7, r0, r7
 80015c6:	e5f7      	b.n	80011b8 <__aeabi_dadd+0xac>
 80015c8:	08c9      	lsrs	r1, r1, #3
 80015ca:	077b      	lsls	r3, r7, #29
 80015cc:	4655      	mov	r5, sl
 80015ce:	430b      	orrs	r3, r1
 80015d0:	08f8      	lsrs	r0, r7, #3
 80015d2:	e6c8      	b.n	8001366 <__aeabi_dadd+0x25a>
 80015d4:	2c00      	cmp	r4, #0
 80015d6:	d000      	beq.n	80015da <__aeabi_dadd+0x4ce>
 80015d8:	e081      	b.n	80016de <__aeabi_dadd+0x5d2>
 80015da:	4643      	mov	r3, r8
 80015dc:	430b      	orrs	r3, r1
 80015de:	d115      	bne.n	800160c <__aeabi_dadd+0x500>
 80015e0:	2080      	movs	r0, #128	; 0x80
 80015e2:	2500      	movs	r5, #0
 80015e4:	0300      	lsls	r0, r0, #12
 80015e6:	e6e3      	b.n	80013b0 <__aeabi_dadd+0x2a4>
 80015e8:	1a5c      	subs	r4, r3, r1
 80015ea:	42a3      	cmp	r3, r4
 80015ec:	419b      	sbcs	r3, r3
 80015ee:	1bc7      	subs	r7, r0, r7
 80015f0:	425b      	negs	r3, r3
 80015f2:	2601      	movs	r6, #1
 80015f4:	1aff      	subs	r7, r7, r3
 80015f6:	e5da      	b.n	80011ae <__aeabi_dadd+0xa2>
 80015f8:	0742      	lsls	r2, r0, #29
 80015fa:	08db      	lsrs	r3, r3, #3
 80015fc:	4313      	orrs	r3, r2
 80015fe:	08c0      	lsrs	r0, r0, #3
 8001600:	e6d2      	b.n	80013a8 <__aeabi_dadd+0x29c>
 8001602:	0742      	lsls	r2, r0, #29
 8001604:	08db      	lsrs	r3, r3, #3
 8001606:	4313      	orrs	r3, r2
 8001608:	08c0      	lsrs	r0, r0, #3
 800160a:	e6ac      	b.n	8001366 <__aeabi_dadd+0x25a>
 800160c:	4643      	mov	r3, r8
 800160e:	4642      	mov	r2, r8
 8001610:	08c9      	lsrs	r1, r1, #3
 8001612:	075b      	lsls	r3, r3, #29
 8001614:	4655      	mov	r5, sl
 8001616:	430b      	orrs	r3, r1
 8001618:	08d0      	lsrs	r0, r2, #3
 800161a:	e6c5      	b.n	80013a8 <__aeabi_dadd+0x29c>
 800161c:	4643      	mov	r3, r8
 800161e:	4642      	mov	r2, r8
 8001620:	075b      	lsls	r3, r3, #29
 8001622:	08c9      	lsrs	r1, r1, #3
 8001624:	430b      	orrs	r3, r1
 8001626:	08d0      	lsrs	r0, r2, #3
 8001628:	e6be      	b.n	80013a8 <__aeabi_dadd+0x29c>
 800162a:	4303      	orrs	r3, r0
 800162c:	001c      	movs	r4, r3
 800162e:	1e63      	subs	r3, r4, #1
 8001630:	419c      	sbcs	r4, r3
 8001632:	e6fc      	b.n	800142e <__aeabi_dadd+0x322>
 8001634:	0002      	movs	r2, r0
 8001636:	3c20      	subs	r4, #32
 8001638:	40e2      	lsrs	r2, r4
 800163a:	0014      	movs	r4, r2
 800163c:	4662      	mov	r2, ip
 800163e:	2a20      	cmp	r2, #32
 8001640:	d003      	beq.n	800164a <__aeabi_dadd+0x53e>
 8001642:	2540      	movs	r5, #64	; 0x40
 8001644:	1aad      	subs	r5, r5, r2
 8001646:	40a8      	lsls	r0, r5
 8001648:	4303      	orrs	r3, r0
 800164a:	1e58      	subs	r0, r3, #1
 800164c:	4183      	sbcs	r3, r0
 800164e:	4323      	orrs	r3, r4
 8001650:	e775      	b.n	800153e <__aeabi_dadd+0x432>
 8001652:	2a00      	cmp	r2, #0
 8001654:	d0e2      	beq.n	800161c <__aeabi_dadd+0x510>
 8001656:	003a      	movs	r2, r7
 8001658:	430a      	orrs	r2, r1
 800165a:	d0cd      	beq.n	80015f8 <__aeabi_dadd+0x4ec>
 800165c:	0742      	lsls	r2, r0, #29
 800165e:	08db      	lsrs	r3, r3, #3
 8001660:	4313      	orrs	r3, r2
 8001662:	2280      	movs	r2, #128	; 0x80
 8001664:	08c0      	lsrs	r0, r0, #3
 8001666:	0312      	lsls	r2, r2, #12
 8001668:	4210      	tst	r0, r2
 800166a:	d006      	beq.n	800167a <__aeabi_dadd+0x56e>
 800166c:	08fc      	lsrs	r4, r7, #3
 800166e:	4214      	tst	r4, r2
 8001670:	d103      	bne.n	800167a <__aeabi_dadd+0x56e>
 8001672:	0020      	movs	r0, r4
 8001674:	08cb      	lsrs	r3, r1, #3
 8001676:	077a      	lsls	r2, r7, #29
 8001678:	4313      	orrs	r3, r2
 800167a:	0f5a      	lsrs	r2, r3, #29
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	0752      	lsls	r2, r2, #29
 8001680:	08db      	lsrs	r3, r3, #3
 8001682:	4313      	orrs	r3, r2
 8001684:	e690      	b.n	80013a8 <__aeabi_dadd+0x29c>
 8001686:	4643      	mov	r3, r8
 8001688:	430b      	orrs	r3, r1
 800168a:	d100      	bne.n	800168e <__aeabi_dadd+0x582>
 800168c:	e709      	b.n	80014a2 <__aeabi_dadd+0x396>
 800168e:	4643      	mov	r3, r8
 8001690:	4642      	mov	r2, r8
 8001692:	08c9      	lsrs	r1, r1, #3
 8001694:	075b      	lsls	r3, r3, #29
 8001696:	4655      	mov	r5, sl
 8001698:	430b      	orrs	r3, r1
 800169a:	08d0      	lsrs	r0, r2, #3
 800169c:	e666      	b.n	800136c <__aeabi_dadd+0x260>
 800169e:	1acc      	subs	r4, r1, r3
 80016a0:	42a1      	cmp	r1, r4
 80016a2:	4189      	sbcs	r1, r1
 80016a4:	1a3f      	subs	r7, r7, r0
 80016a6:	4249      	negs	r1, r1
 80016a8:	4655      	mov	r5, sl
 80016aa:	2601      	movs	r6, #1
 80016ac:	1a7f      	subs	r7, r7, r1
 80016ae:	e57e      	b.n	80011ae <__aeabi_dadd+0xa2>
 80016b0:	4642      	mov	r2, r8
 80016b2:	1a5c      	subs	r4, r3, r1
 80016b4:	1a87      	subs	r7, r0, r2
 80016b6:	42a3      	cmp	r3, r4
 80016b8:	4192      	sbcs	r2, r2
 80016ba:	4252      	negs	r2, r2
 80016bc:	1abf      	subs	r7, r7, r2
 80016be:	023a      	lsls	r2, r7, #8
 80016c0:	d53d      	bpl.n	800173e <__aeabi_dadd+0x632>
 80016c2:	1acc      	subs	r4, r1, r3
 80016c4:	42a1      	cmp	r1, r4
 80016c6:	4189      	sbcs	r1, r1
 80016c8:	4643      	mov	r3, r8
 80016ca:	4249      	negs	r1, r1
 80016cc:	1a1f      	subs	r7, r3, r0
 80016ce:	4655      	mov	r5, sl
 80016d0:	1a7f      	subs	r7, r7, r1
 80016d2:	e595      	b.n	8001200 <__aeabi_dadd+0xf4>
 80016d4:	077b      	lsls	r3, r7, #29
 80016d6:	08c9      	lsrs	r1, r1, #3
 80016d8:	430b      	orrs	r3, r1
 80016da:	08f8      	lsrs	r0, r7, #3
 80016dc:	e643      	b.n	8001366 <__aeabi_dadd+0x25a>
 80016de:	4644      	mov	r4, r8
 80016e0:	08db      	lsrs	r3, r3, #3
 80016e2:	430c      	orrs	r4, r1
 80016e4:	d130      	bne.n	8001748 <__aeabi_dadd+0x63c>
 80016e6:	0742      	lsls	r2, r0, #29
 80016e8:	4313      	orrs	r3, r2
 80016ea:	08c0      	lsrs	r0, r0, #3
 80016ec:	e65c      	b.n	80013a8 <__aeabi_dadd+0x29c>
 80016ee:	077b      	lsls	r3, r7, #29
 80016f0:	08c9      	lsrs	r1, r1, #3
 80016f2:	430b      	orrs	r3, r1
 80016f4:	08f8      	lsrs	r0, r7, #3
 80016f6:	e639      	b.n	800136c <__aeabi_dadd+0x260>
 80016f8:	185c      	adds	r4, r3, r1
 80016fa:	429c      	cmp	r4, r3
 80016fc:	419b      	sbcs	r3, r3
 80016fe:	4440      	add	r0, r8
 8001700:	425b      	negs	r3, r3
 8001702:	18c7      	adds	r7, r0, r3
 8001704:	023b      	lsls	r3, r7, #8
 8001706:	d400      	bmi.n	800170a <__aeabi_dadd+0x5fe>
 8001708:	e625      	b.n	8001356 <__aeabi_dadd+0x24a>
 800170a:	4b1d      	ldr	r3, [pc, #116]	; (8001780 <__aeabi_dadd+0x674>)
 800170c:	2601      	movs	r6, #1
 800170e:	401f      	ands	r7, r3
 8001710:	e621      	b.n	8001356 <__aeabi_dadd+0x24a>
 8001712:	0004      	movs	r4, r0
 8001714:	3a20      	subs	r2, #32
 8001716:	40d4      	lsrs	r4, r2
 8001718:	4662      	mov	r2, ip
 800171a:	2a20      	cmp	r2, #32
 800171c:	d004      	beq.n	8001728 <__aeabi_dadd+0x61c>
 800171e:	2240      	movs	r2, #64	; 0x40
 8001720:	4666      	mov	r6, ip
 8001722:	1b92      	subs	r2, r2, r6
 8001724:	4090      	lsls	r0, r2
 8001726:	4303      	orrs	r3, r0
 8001728:	1e5a      	subs	r2, r3, #1
 800172a:	4193      	sbcs	r3, r2
 800172c:	431c      	orrs	r4, r3
 800172e:	e67e      	b.n	800142e <__aeabi_dadd+0x322>
 8001730:	185c      	adds	r4, r3, r1
 8001732:	428c      	cmp	r4, r1
 8001734:	4189      	sbcs	r1, r1
 8001736:	4440      	add	r0, r8
 8001738:	4249      	negs	r1, r1
 800173a:	1847      	adds	r7, r0, r1
 800173c:	e6dd      	b.n	80014fa <__aeabi_dadd+0x3ee>
 800173e:	0023      	movs	r3, r4
 8001740:	433b      	orrs	r3, r7
 8001742:	d100      	bne.n	8001746 <__aeabi_dadd+0x63a>
 8001744:	e6ad      	b.n	80014a2 <__aeabi_dadd+0x396>
 8001746:	e606      	b.n	8001356 <__aeabi_dadd+0x24a>
 8001748:	0744      	lsls	r4, r0, #29
 800174a:	4323      	orrs	r3, r4
 800174c:	2480      	movs	r4, #128	; 0x80
 800174e:	08c0      	lsrs	r0, r0, #3
 8001750:	0324      	lsls	r4, r4, #12
 8001752:	4220      	tst	r0, r4
 8001754:	d008      	beq.n	8001768 <__aeabi_dadd+0x65c>
 8001756:	4642      	mov	r2, r8
 8001758:	08d6      	lsrs	r6, r2, #3
 800175a:	4226      	tst	r6, r4
 800175c:	d104      	bne.n	8001768 <__aeabi_dadd+0x65c>
 800175e:	4655      	mov	r5, sl
 8001760:	0030      	movs	r0, r6
 8001762:	08cb      	lsrs	r3, r1, #3
 8001764:	0751      	lsls	r1, r2, #29
 8001766:	430b      	orrs	r3, r1
 8001768:	0f5a      	lsrs	r2, r3, #29
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	08db      	lsrs	r3, r3, #3
 800176e:	0752      	lsls	r2, r2, #29
 8001770:	4313      	orrs	r3, r2
 8001772:	e619      	b.n	80013a8 <__aeabi_dadd+0x29c>
 8001774:	2300      	movs	r3, #0
 8001776:	4a01      	ldr	r2, [pc, #4]	; (800177c <__aeabi_dadd+0x670>)
 8001778:	001f      	movs	r7, r3
 800177a:	e55e      	b.n	800123a <__aeabi_dadd+0x12e>
 800177c:	000007ff 	.word	0x000007ff
 8001780:	ff7fffff 	.word	0xff7fffff

08001784 <__aeabi_ddiv>:
 8001784:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001786:	4657      	mov	r7, sl
 8001788:	464e      	mov	r6, r9
 800178a:	4645      	mov	r5, r8
 800178c:	46de      	mov	lr, fp
 800178e:	b5e0      	push	{r5, r6, r7, lr}
 8001790:	4681      	mov	r9, r0
 8001792:	0005      	movs	r5, r0
 8001794:	030c      	lsls	r4, r1, #12
 8001796:	0048      	lsls	r0, r1, #1
 8001798:	4692      	mov	sl, r2
 800179a:	001f      	movs	r7, r3
 800179c:	b085      	sub	sp, #20
 800179e:	0b24      	lsrs	r4, r4, #12
 80017a0:	0d40      	lsrs	r0, r0, #21
 80017a2:	0fce      	lsrs	r6, r1, #31
 80017a4:	2800      	cmp	r0, #0
 80017a6:	d100      	bne.n	80017aa <__aeabi_ddiv+0x26>
 80017a8:	e156      	b.n	8001a58 <__aeabi_ddiv+0x2d4>
 80017aa:	4bd4      	ldr	r3, [pc, #848]	; (8001afc <__aeabi_ddiv+0x378>)
 80017ac:	4298      	cmp	r0, r3
 80017ae:	d100      	bne.n	80017b2 <__aeabi_ddiv+0x2e>
 80017b0:	e172      	b.n	8001a98 <__aeabi_ddiv+0x314>
 80017b2:	0f6b      	lsrs	r3, r5, #29
 80017b4:	00e4      	lsls	r4, r4, #3
 80017b6:	431c      	orrs	r4, r3
 80017b8:	2380      	movs	r3, #128	; 0x80
 80017ba:	041b      	lsls	r3, r3, #16
 80017bc:	4323      	orrs	r3, r4
 80017be:	4698      	mov	r8, r3
 80017c0:	4bcf      	ldr	r3, [pc, #828]	; (8001b00 <__aeabi_ddiv+0x37c>)
 80017c2:	00ed      	lsls	r5, r5, #3
 80017c4:	469b      	mov	fp, r3
 80017c6:	2300      	movs	r3, #0
 80017c8:	4699      	mov	r9, r3
 80017ca:	4483      	add	fp, r0
 80017cc:	9300      	str	r3, [sp, #0]
 80017ce:	033c      	lsls	r4, r7, #12
 80017d0:	007b      	lsls	r3, r7, #1
 80017d2:	4650      	mov	r0, sl
 80017d4:	0b24      	lsrs	r4, r4, #12
 80017d6:	0d5b      	lsrs	r3, r3, #21
 80017d8:	0fff      	lsrs	r7, r7, #31
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d100      	bne.n	80017e0 <__aeabi_ddiv+0x5c>
 80017de:	e11f      	b.n	8001a20 <__aeabi_ddiv+0x29c>
 80017e0:	4ac6      	ldr	r2, [pc, #792]	; (8001afc <__aeabi_ddiv+0x378>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d100      	bne.n	80017e8 <__aeabi_ddiv+0x64>
 80017e6:	e162      	b.n	8001aae <__aeabi_ddiv+0x32a>
 80017e8:	49c5      	ldr	r1, [pc, #788]	; (8001b00 <__aeabi_ddiv+0x37c>)
 80017ea:	0f42      	lsrs	r2, r0, #29
 80017ec:	468c      	mov	ip, r1
 80017ee:	00e4      	lsls	r4, r4, #3
 80017f0:	4659      	mov	r1, fp
 80017f2:	4314      	orrs	r4, r2
 80017f4:	2280      	movs	r2, #128	; 0x80
 80017f6:	4463      	add	r3, ip
 80017f8:	0412      	lsls	r2, r2, #16
 80017fa:	1acb      	subs	r3, r1, r3
 80017fc:	4314      	orrs	r4, r2
 80017fe:	469b      	mov	fp, r3
 8001800:	00c2      	lsls	r2, r0, #3
 8001802:	2000      	movs	r0, #0
 8001804:	0033      	movs	r3, r6
 8001806:	407b      	eors	r3, r7
 8001808:	469a      	mov	sl, r3
 800180a:	464b      	mov	r3, r9
 800180c:	2b0f      	cmp	r3, #15
 800180e:	d827      	bhi.n	8001860 <__aeabi_ddiv+0xdc>
 8001810:	49bc      	ldr	r1, [pc, #752]	; (8001b04 <__aeabi_ddiv+0x380>)
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	58cb      	ldr	r3, [r1, r3]
 8001816:	469f      	mov	pc, r3
 8001818:	46b2      	mov	sl, r6
 800181a:	9b00      	ldr	r3, [sp, #0]
 800181c:	2b02      	cmp	r3, #2
 800181e:	d016      	beq.n	800184e <__aeabi_ddiv+0xca>
 8001820:	2b03      	cmp	r3, #3
 8001822:	d100      	bne.n	8001826 <__aeabi_ddiv+0xa2>
 8001824:	e28e      	b.n	8001d44 <__aeabi_ddiv+0x5c0>
 8001826:	2b01      	cmp	r3, #1
 8001828:	d000      	beq.n	800182c <__aeabi_ddiv+0xa8>
 800182a:	e0d9      	b.n	80019e0 <__aeabi_ddiv+0x25c>
 800182c:	2300      	movs	r3, #0
 800182e:	2400      	movs	r4, #0
 8001830:	2500      	movs	r5, #0
 8001832:	4652      	mov	r2, sl
 8001834:	051b      	lsls	r3, r3, #20
 8001836:	4323      	orrs	r3, r4
 8001838:	07d2      	lsls	r2, r2, #31
 800183a:	4313      	orrs	r3, r2
 800183c:	0028      	movs	r0, r5
 800183e:	0019      	movs	r1, r3
 8001840:	b005      	add	sp, #20
 8001842:	bcf0      	pop	{r4, r5, r6, r7}
 8001844:	46bb      	mov	fp, r7
 8001846:	46b2      	mov	sl, r6
 8001848:	46a9      	mov	r9, r5
 800184a:	46a0      	mov	r8, r4
 800184c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800184e:	2400      	movs	r4, #0
 8001850:	2500      	movs	r5, #0
 8001852:	4baa      	ldr	r3, [pc, #680]	; (8001afc <__aeabi_ddiv+0x378>)
 8001854:	e7ed      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001856:	46ba      	mov	sl, r7
 8001858:	46a0      	mov	r8, r4
 800185a:	0015      	movs	r5, r2
 800185c:	9000      	str	r0, [sp, #0]
 800185e:	e7dc      	b.n	800181a <__aeabi_ddiv+0x96>
 8001860:	4544      	cmp	r4, r8
 8001862:	d200      	bcs.n	8001866 <__aeabi_ddiv+0xe2>
 8001864:	e1c7      	b.n	8001bf6 <__aeabi_ddiv+0x472>
 8001866:	d100      	bne.n	800186a <__aeabi_ddiv+0xe6>
 8001868:	e1c2      	b.n	8001bf0 <__aeabi_ddiv+0x46c>
 800186a:	2301      	movs	r3, #1
 800186c:	425b      	negs	r3, r3
 800186e:	469c      	mov	ip, r3
 8001870:	002e      	movs	r6, r5
 8001872:	4640      	mov	r0, r8
 8001874:	2500      	movs	r5, #0
 8001876:	44e3      	add	fp, ip
 8001878:	0223      	lsls	r3, r4, #8
 800187a:	0e14      	lsrs	r4, r2, #24
 800187c:	431c      	orrs	r4, r3
 800187e:	0c1b      	lsrs	r3, r3, #16
 8001880:	4699      	mov	r9, r3
 8001882:	0423      	lsls	r3, r4, #16
 8001884:	0c1f      	lsrs	r7, r3, #16
 8001886:	0212      	lsls	r2, r2, #8
 8001888:	4649      	mov	r1, r9
 800188a:	9200      	str	r2, [sp, #0]
 800188c:	9701      	str	r7, [sp, #4]
 800188e:	f7fe fce3 	bl	8000258 <__aeabi_uidivmod>
 8001892:	0002      	movs	r2, r0
 8001894:	437a      	muls	r2, r7
 8001896:	040b      	lsls	r3, r1, #16
 8001898:	0c31      	lsrs	r1, r6, #16
 800189a:	4680      	mov	r8, r0
 800189c:	4319      	orrs	r1, r3
 800189e:	428a      	cmp	r2, r1
 80018a0:	d907      	bls.n	80018b2 <__aeabi_ddiv+0x12e>
 80018a2:	2301      	movs	r3, #1
 80018a4:	425b      	negs	r3, r3
 80018a6:	469c      	mov	ip, r3
 80018a8:	1909      	adds	r1, r1, r4
 80018aa:	44e0      	add	r8, ip
 80018ac:	428c      	cmp	r4, r1
 80018ae:	d800      	bhi.n	80018b2 <__aeabi_ddiv+0x12e>
 80018b0:	e207      	b.n	8001cc2 <__aeabi_ddiv+0x53e>
 80018b2:	1a88      	subs	r0, r1, r2
 80018b4:	4649      	mov	r1, r9
 80018b6:	f7fe fccf 	bl	8000258 <__aeabi_uidivmod>
 80018ba:	0409      	lsls	r1, r1, #16
 80018bc:	468c      	mov	ip, r1
 80018be:	0431      	lsls	r1, r6, #16
 80018c0:	4666      	mov	r6, ip
 80018c2:	9a01      	ldr	r2, [sp, #4]
 80018c4:	0c09      	lsrs	r1, r1, #16
 80018c6:	4342      	muls	r2, r0
 80018c8:	0003      	movs	r3, r0
 80018ca:	4331      	orrs	r1, r6
 80018cc:	428a      	cmp	r2, r1
 80018ce:	d904      	bls.n	80018da <__aeabi_ddiv+0x156>
 80018d0:	1909      	adds	r1, r1, r4
 80018d2:	3b01      	subs	r3, #1
 80018d4:	428c      	cmp	r4, r1
 80018d6:	d800      	bhi.n	80018da <__aeabi_ddiv+0x156>
 80018d8:	e1ed      	b.n	8001cb6 <__aeabi_ddiv+0x532>
 80018da:	1a88      	subs	r0, r1, r2
 80018dc:	4642      	mov	r2, r8
 80018de:	0412      	lsls	r2, r2, #16
 80018e0:	431a      	orrs	r2, r3
 80018e2:	4690      	mov	r8, r2
 80018e4:	4641      	mov	r1, r8
 80018e6:	9b00      	ldr	r3, [sp, #0]
 80018e8:	040e      	lsls	r6, r1, #16
 80018ea:	0c1b      	lsrs	r3, r3, #16
 80018ec:	001f      	movs	r7, r3
 80018ee:	9302      	str	r3, [sp, #8]
 80018f0:	9b00      	ldr	r3, [sp, #0]
 80018f2:	0c36      	lsrs	r6, r6, #16
 80018f4:	041b      	lsls	r3, r3, #16
 80018f6:	0c19      	lsrs	r1, r3, #16
 80018f8:	000b      	movs	r3, r1
 80018fa:	4373      	muls	r3, r6
 80018fc:	0c12      	lsrs	r2, r2, #16
 80018fe:	437e      	muls	r6, r7
 8001900:	9103      	str	r1, [sp, #12]
 8001902:	4351      	muls	r1, r2
 8001904:	437a      	muls	r2, r7
 8001906:	0c1f      	lsrs	r7, r3, #16
 8001908:	46bc      	mov	ip, r7
 800190a:	1876      	adds	r6, r6, r1
 800190c:	4466      	add	r6, ip
 800190e:	42b1      	cmp	r1, r6
 8001910:	d903      	bls.n	800191a <__aeabi_ddiv+0x196>
 8001912:	2180      	movs	r1, #128	; 0x80
 8001914:	0249      	lsls	r1, r1, #9
 8001916:	468c      	mov	ip, r1
 8001918:	4462      	add	r2, ip
 800191a:	0c31      	lsrs	r1, r6, #16
 800191c:	188a      	adds	r2, r1, r2
 800191e:	0431      	lsls	r1, r6, #16
 8001920:	041e      	lsls	r6, r3, #16
 8001922:	0c36      	lsrs	r6, r6, #16
 8001924:	198e      	adds	r6, r1, r6
 8001926:	4290      	cmp	r0, r2
 8001928:	d302      	bcc.n	8001930 <__aeabi_ddiv+0x1ac>
 800192a:	d112      	bne.n	8001952 <__aeabi_ddiv+0x1ce>
 800192c:	42b5      	cmp	r5, r6
 800192e:	d210      	bcs.n	8001952 <__aeabi_ddiv+0x1ce>
 8001930:	4643      	mov	r3, r8
 8001932:	1e59      	subs	r1, r3, #1
 8001934:	9b00      	ldr	r3, [sp, #0]
 8001936:	469c      	mov	ip, r3
 8001938:	4465      	add	r5, ip
 800193a:	001f      	movs	r7, r3
 800193c:	429d      	cmp	r5, r3
 800193e:	419b      	sbcs	r3, r3
 8001940:	425b      	negs	r3, r3
 8001942:	191b      	adds	r3, r3, r4
 8001944:	18c0      	adds	r0, r0, r3
 8001946:	4284      	cmp	r4, r0
 8001948:	d200      	bcs.n	800194c <__aeabi_ddiv+0x1c8>
 800194a:	e1a0      	b.n	8001c8e <__aeabi_ddiv+0x50a>
 800194c:	d100      	bne.n	8001950 <__aeabi_ddiv+0x1cc>
 800194e:	e19b      	b.n	8001c88 <__aeabi_ddiv+0x504>
 8001950:	4688      	mov	r8, r1
 8001952:	1bae      	subs	r6, r5, r6
 8001954:	42b5      	cmp	r5, r6
 8001956:	41ad      	sbcs	r5, r5
 8001958:	1a80      	subs	r0, r0, r2
 800195a:	426d      	negs	r5, r5
 800195c:	1b40      	subs	r0, r0, r5
 800195e:	4284      	cmp	r4, r0
 8001960:	d100      	bne.n	8001964 <__aeabi_ddiv+0x1e0>
 8001962:	e1d5      	b.n	8001d10 <__aeabi_ddiv+0x58c>
 8001964:	4649      	mov	r1, r9
 8001966:	f7fe fc77 	bl	8000258 <__aeabi_uidivmod>
 800196a:	9a01      	ldr	r2, [sp, #4]
 800196c:	040b      	lsls	r3, r1, #16
 800196e:	4342      	muls	r2, r0
 8001970:	0c31      	lsrs	r1, r6, #16
 8001972:	0005      	movs	r5, r0
 8001974:	4319      	orrs	r1, r3
 8001976:	428a      	cmp	r2, r1
 8001978:	d900      	bls.n	800197c <__aeabi_ddiv+0x1f8>
 800197a:	e16c      	b.n	8001c56 <__aeabi_ddiv+0x4d2>
 800197c:	1a88      	subs	r0, r1, r2
 800197e:	4649      	mov	r1, r9
 8001980:	f7fe fc6a 	bl	8000258 <__aeabi_uidivmod>
 8001984:	9a01      	ldr	r2, [sp, #4]
 8001986:	0436      	lsls	r6, r6, #16
 8001988:	4342      	muls	r2, r0
 800198a:	0409      	lsls	r1, r1, #16
 800198c:	0c36      	lsrs	r6, r6, #16
 800198e:	0003      	movs	r3, r0
 8001990:	430e      	orrs	r6, r1
 8001992:	42b2      	cmp	r2, r6
 8001994:	d900      	bls.n	8001998 <__aeabi_ddiv+0x214>
 8001996:	e153      	b.n	8001c40 <__aeabi_ddiv+0x4bc>
 8001998:	9803      	ldr	r0, [sp, #12]
 800199a:	1ab6      	subs	r6, r6, r2
 800199c:	0002      	movs	r2, r0
 800199e:	042d      	lsls	r5, r5, #16
 80019a0:	431d      	orrs	r5, r3
 80019a2:	9f02      	ldr	r7, [sp, #8]
 80019a4:	042b      	lsls	r3, r5, #16
 80019a6:	0c1b      	lsrs	r3, r3, #16
 80019a8:	435a      	muls	r2, r3
 80019aa:	437b      	muls	r3, r7
 80019ac:	469c      	mov	ip, r3
 80019ae:	0c29      	lsrs	r1, r5, #16
 80019b0:	4348      	muls	r0, r1
 80019b2:	0c13      	lsrs	r3, r2, #16
 80019b4:	4484      	add	ip, r0
 80019b6:	4463      	add	r3, ip
 80019b8:	4379      	muls	r1, r7
 80019ba:	4298      	cmp	r0, r3
 80019bc:	d903      	bls.n	80019c6 <__aeabi_ddiv+0x242>
 80019be:	2080      	movs	r0, #128	; 0x80
 80019c0:	0240      	lsls	r0, r0, #9
 80019c2:	4684      	mov	ip, r0
 80019c4:	4461      	add	r1, ip
 80019c6:	0c18      	lsrs	r0, r3, #16
 80019c8:	0412      	lsls	r2, r2, #16
 80019ca:	041b      	lsls	r3, r3, #16
 80019cc:	0c12      	lsrs	r2, r2, #16
 80019ce:	1841      	adds	r1, r0, r1
 80019d0:	189b      	adds	r3, r3, r2
 80019d2:	428e      	cmp	r6, r1
 80019d4:	d200      	bcs.n	80019d8 <__aeabi_ddiv+0x254>
 80019d6:	e0ff      	b.n	8001bd8 <__aeabi_ddiv+0x454>
 80019d8:	d100      	bne.n	80019dc <__aeabi_ddiv+0x258>
 80019da:	e0fa      	b.n	8001bd2 <__aeabi_ddiv+0x44e>
 80019dc:	2301      	movs	r3, #1
 80019de:	431d      	orrs	r5, r3
 80019e0:	4a49      	ldr	r2, [pc, #292]	; (8001b08 <__aeabi_ddiv+0x384>)
 80019e2:	445a      	add	r2, fp
 80019e4:	2a00      	cmp	r2, #0
 80019e6:	dc00      	bgt.n	80019ea <__aeabi_ddiv+0x266>
 80019e8:	e0aa      	b.n	8001b40 <__aeabi_ddiv+0x3bc>
 80019ea:	076b      	lsls	r3, r5, #29
 80019ec:	d000      	beq.n	80019f0 <__aeabi_ddiv+0x26c>
 80019ee:	e13d      	b.n	8001c6c <__aeabi_ddiv+0x4e8>
 80019f0:	08ed      	lsrs	r5, r5, #3
 80019f2:	4643      	mov	r3, r8
 80019f4:	01db      	lsls	r3, r3, #7
 80019f6:	d506      	bpl.n	8001a06 <__aeabi_ddiv+0x282>
 80019f8:	4642      	mov	r2, r8
 80019fa:	4b44      	ldr	r3, [pc, #272]	; (8001b0c <__aeabi_ddiv+0x388>)
 80019fc:	401a      	ands	r2, r3
 80019fe:	4690      	mov	r8, r2
 8001a00:	2280      	movs	r2, #128	; 0x80
 8001a02:	00d2      	lsls	r2, r2, #3
 8001a04:	445a      	add	r2, fp
 8001a06:	4b42      	ldr	r3, [pc, #264]	; (8001b10 <__aeabi_ddiv+0x38c>)
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	dd00      	ble.n	8001a0e <__aeabi_ddiv+0x28a>
 8001a0c:	e71f      	b.n	800184e <__aeabi_ddiv+0xca>
 8001a0e:	4643      	mov	r3, r8
 8001a10:	075b      	lsls	r3, r3, #29
 8001a12:	431d      	orrs	r5, r3
 8001a14:	4643      	mov	r3, r8
 8001a16:	0552      	lsls	r2, r2, #21
 8001a18:	025c      	lsls	r4, r3, #9
 8001a1a:	0b24      	lsrs	r4, r4, #12
 8001a1c:	0d53      	lsrs	r3, r2, #21
 8001a1e:	e708      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001a20:	4652      	mov	r2, sl
 8001a22:	4322      	orrs	r2, r4
 8001a24:	d100      	bne.n	8001a28 <__aeabi_ddiv+0x2a4>
 8001a26:	e07b      	b.n	8001b20 <__aeabi_ddiv+0x39c>
 8001a28:	2c00      	cmp	r4, #0
 8001a2a:	d100      	bne.n	8001a2e <__aeabi_ddiv+0x2aa>
 8001a2c:	e0fa      	b.n	8001c24 <__aeabi_ddiv+0x4a0>
 8001a2e:	0020      	movs	r0, r4
 8001a30:	f001 fa22 	bl	8002e78 <__clzsi2>
 8001a34:	0002      	movs	r2, r0
 8001a36:	3a0b      	subs	r2, #11
 8001a38:	231d      	movs	r3, #29
 8001a3a:	0001      	movs	r1, r0
 8001a3c:	1a9b      	subs	r3, r3, r2
 8001a3e:	4652      	mov	r2, sl
 8001a40:	3908      	subs	r1, #8
 8001a42:	40da      	lsrs	r2, r3
 8001a44:	408c      	lsls	r4, r1
 8001a46:	4314      	orrs	r4, r2
 8001a48:	4652      	mov	r2, sl
 8001a4a:	408a      	lsls	r2, r1
 8001a4c:	4b31      	ldr	r3, [pc, #196]	; (8001b14 <__aeabi_ddiv+0x390>)
 8001a4e:	4458      	add	r0, fp
 8001a50:	469b      	mov	fp, r3
 8001a52:	4483      	add	fp, r0
 8001a54:	2000      	movs	r0, #0
 8001a56:	e6d5      	b.n	8001804 <__aeabi_ddiv+0x80>
 8001a58:	464b      	mov	r3, r9
 8001a5a:	4323      	orrs	r3, r4
 8001a5c:	4698      	mov	r8, r3
 8001a5e:	d044      	beq.n	8001aea <__aeabi_ddiv+0x366>
 8001a60:	2c00      	cmp	r4, #0
 8001a62:	d100      	bne.n	8001a66 <__aeabi_ddiv+0x2e2>
 8001a64:	e0ce      	b.n	8001c04 <__aeabi_ddiv+0x480>
 8001a66:	0020      	movs	r0, r4
 8001a68:	f001 fa06 	bl	8002e78 <__clzsi2>
 8001a6c:	0001      	movs	r1, r0
 8001a6e:	0002      	movs	r2, r0
 8001a70:	390b      	subs	r1, #11
 8001a72:	231d      	movs	r3, #29
 8001a74:	1a5b      	subs	r3, r3, r1
 8001a76:	4649      	mov	r1, r9
 8001a78:	0010      	movs	r0, r2
 8001a7a:	40d9      	lsrs	r1, r3
 8001a7c:	3808      	subs	r0, #8
 8001a7e:	4084      	lsls	r4, r0
 8001a80:	000b      	movs	r3, r1
 8001a82:	464d      	mov	r5, r9
 8001a84:	4323      	orrs	r3, r4
 8001a86:	4698      	mov	r8, r3
 8001a88:	4085      	lsls	r5, r0
 8001a8a:	4823      	ldr	r0, [pc, #140]	; (8001b18 <__aeabi_ddiv+0x394>)
 8001a8c:	1a83      	subs	r3, r0, r2
 8001a8e:	469b      	mov	fp, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	4699      	mov	r9, r3
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	e69a      	b.n	80017ce <__aeabi_ddiv+0x4a>
 8001a98:	464b      	mov	r3, r9
 8001a9a:	4323      	orrs	r3, r4
 8001a9c:	4698      	mov	r8, r3
 8001a9e:	d11d      	bne.n	8001adc <__aeabi_ddiv+0x358>
 8001aa0:	2308      	movs	r3, #8
 8001aa2:	4699      	mov	r9, r3
 8001aa4:	3b06      	subs	r3, #6
 8001aa6:	2500      	movs	r5, #0
 8001aa8:	4683      	mov	fp, r0
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	e68f      	b.n	80017ce <__aeabi_ddiv+0x4a>
 8001aae:	4652      	mov	r2, sl
 8001ab0:	4322      	orrs	r2, r4
 8001ab2:	d109      	bne.n	8001ac8 <__aeabi_ddiv+0x344>
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	4649      	mov	r1, r9
 8001ab8:	4319      	orrs	r1, r3
 8001aba:	4b18      	ldr	r3, [pc, #96]	; (8001b1c <__aeabi_ddiv+0x398>)
 8001abc:	4689      	mov	r9, r1
 8001abe:	469c      	mov	ip, r3
 8001ac0:	2400      	movs	r4, #0
 8001ac2:	2002      	movs	r0, #2
 8001ac4:	44e3      	add	fp, ip
 8001ac6:	e69d      	b.n	8001804 <__aeabi_ddiv+0x80>
 8001ac8:	2303      	movs	r3, #3
 8001aca:	464a      	mov	r2, r9
 8001acc:	431a      	orrs	r2, r3
 8001ace:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <__aeabi_ddiv+0x398>)
 8001ad0:	4691      	mov	r9, r2
 8001ad2:	469c      	mov	ip, r3
 8001ad4:	4652      	mov	r2, sl
 8001ad6:	2003      	movs	r0, #3
 8001ad8:	44e3      	add	fp, ip
 8001ada:	e693      	b.n	8001804 <__aeabi_ddiv+0x80>
 8001adc:	230c      	movs	r3, #12
 8001ade:	4699      	mov	r9, r3
 8001ae0:	3b09      	subs	r3, #9
 8001ae2:	46a0      	mov	r8, r4
 8001ae4:	4683      	mov	fp, r0
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	e671      	b.n	80017ce <__aeabi_ddiv+0x4a>
 8001aea:	2304      	movs	r3, #4
 8001aec:	4699      	mov	r9, r3
 8001aee:	2300      	movs	r3, #0
 8001af0:	469b      	mov	fp, r3
 8001af2:	3301      	adds	r3, #1
 8001af4:	2500      	movs	r5, #0
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	e669      	b.n	80017ce <__aeabi_ddiv+0x4a>
 8001afa:	46c0      	nop			; (mov r8, r8)
 8001afc:	000007ff 	.word	0x000007ff
 8001b00:	fffffc01 	.word	0xfffffc01
 8001b04:	0800c37c 	.word	0x0800c37c
 8001b08:	000003ff 	.word	0x000003ff
 8001b0c:	feffffff 	.word	0xfeffffff
 8001b10:	000007fe 	.word	0x000007fe
 8001b14:	000003f3 	.word	0x000003f3
 8001b18:	fffffc0d 	.word	0xfffffc0d
 8001b1c:	fffff801 	.word	0xfffff801
 8001b20:	4649      	mov	r1, r9
 8001b22:	2301      	movs	r3, #1
 8001b24:	4319      	orrs	r1, r3
 8001b26:	4689      	mov	r9, r1
 8001b28:	2400      	movs	r4, #0
 8001b2a:	2001      	movs	r0, #1
 8001b2c:	e66a      	b.n	8001804 <__aeabi_ddiv+0x80>
 8001b2e:	2300      	movs	r3, #0
 8001b30:	2480      	movs	r4, #128	; 0x80
 8001b32:	469a      	mov	sl, r3
 8001b34:	2500      	movs	r5, #0
 8001b36:	4b8a      	ldr	r3, [pc, #552]	; (8001d60 <__aeabi_ddiv+0x5dc>)
 8001b38:	0324      	lsls	r4, r4, #12
 8001b3a:	e67a      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001b3c:	2501      	movs	r5, #1
 8001b3e:	426d      	negs	r5, r5
 8001b40:	2301      	movs	r3, #1
 8001b42:	1a9b      	subs	r3, r3, r2
 8001b44:	2b38      	cmp	r3, #56	; 0x38
 8001b46:	dd00      	ble.n	8001b4a <__aeabi_ddiv+0x3c6>
 8001b48:	e670      	b.n	800182c <__aeabi_ddiv+0xa8>
 8001b4a:	2b1f      	cmp	r3, #31
 8001b4c:	dc00      	bgt.n	8001b50 <__aeabi_ddiv+0x3cc>
 8001b4e:	e0bf      	b.n	8001cd0 <__aeabi_ddiv+0x54c>
 8001b50:	211f      	movs	r1, #31
 8001b52:	4249      	negs	r1, r1
 8001b54:	1a8a      	subs	r2, r1, r2
 8001b56:	4641      	mov	r1, r8
 8001b58:	40d1      	lsrs	r1, r2
 8001b5a:	000a      	movs	r2, r1
 8001b5c:	2b20      	cmp	r3, #32
 8001b5e:	d004      	beq.n	8001b6a <__aeabi_ddiv+0x3e6>
 8001b60:	4641      	mov	r1, r8
 8001b62:	4b80      	ldr	r3, [pc, #512]	; (8001d64 <__aeabi_ddiv+0x5e0>)
 8001b64:	445b      	add	r3, fp
 8001b66:	4099      	lsls	r1, r3
 8001b68:	430d      	orrs	r5, r1
 8001b6a:	1e6b      	subs	r3, r5, #1
 8001b6c:	419d      	sbcs	r5, r3
 8001b6e:	2307      	movs	r3, #7
 8001b70:	432a      	orrs	r2, r5
 8001b72:	001d      	movs	r5, r3
 8001b74:	2400      	movs	r4, #0
 8001b76:	4015      	ands	r5, r2
 8001b78:	4213      	tst	r3, r2
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_ddiv+0x3fa>
 8001b7c:	e0d4      	b.n	8001d28 <__aeabi_ddiv+0x5a4>
 8001b7e:	210f      	movs	r1, #15
 8001b80:	2300      	movs	r3, #0
 8001b82:	4011      	ands	r1, r2
 8001b84:	2904      	cmp	r1, #4
 8001b86:	d100      	bne.n	8001b8a <__aeabi_ddiv+0x406>
 8001b88:	e0cb      	b.n	8001d22 <__aeabi_ddiv+0x59e>
 8001b8a:	1d11      	adds	r1, r2, #4
 8001b8c:	4291      	cmp	r1, r2
 8001b8e:	4192      	sbcs	r2, r2
 8001b90:	4252      	negs	r2, r2
 8001b92:	189b      	adds	r3, r3, r2
 8001b94:	000a      	movs	r2, r1
 8001b96:	0219      	lsls	r1, r3, #8
 8001b98:	d400      	bmi.n	8001b9c <__aeabi_ddiv+0x418>
 8001b9a:	e0c2      	b.n	8001d22 <__aeabi_ddiv+0x59e>
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	2400      	movs	r4, #0
 8001ba0:	2500      	movs	r5, #0
 8001ba2:	e646      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001ba4:	2380      	movs	r3, #128	; 0x80
 8001ba6:	4641      	mov	r1, r8
 8001ba8:	031b      	lsls	r3, r3, #12
 8001baa:	4219      	tst	r1, r3
 8001bac:	d008      	beq.n	8001bc0 <__aeabi_ddiv+0x43c>
 8001bae:	421c      	tst	r4, r3
 8001bb0:	d106      	bne.n	8001bc0 <__aeabi_ddiv+0x43c>
 8001bb2:	431c      	orrs	r4, r3
 8001bb4:	0324      	lsls	r4, r4, #12
 8001bb6:	46ba      	mov	sl, r7
 8001bb8:	0015      	movs	r5, r2
 8001bba:	4b69      	ldr	r3, [pc, #420]	; (8001d60 <__aeabi_ddiv+0x5dc>)
 8001bbc:	0b24      	lsrs	r4, r4, #12
 8001bbe:	e638      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001bc0:	2480      	movs	r4, #128	; 0x80
 8001bc2:	4643      	mov	r3, r8
 8001bc4:	0324      	lsls	r4, r4, #12
 8001bc6:	431c      	orrs	r4, r3
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	46b2      	mov	sl, r6
 8001bcc:	4b64      	ldr	r3, [pc, #400]	; (8001d60 <__aeabi_ddiv+0x5dc>)
 8001bce:	0b24      	lsrs	r4, r4, #12
 8001bd0:	e62f      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d100      	bne.n	8001bd8 <__aeabi_ddiv+0x454>
 8001bd6:	e703      	b.n	80019e0 <__aeabi_ddiv+0x25c>
 8001bd8:	19a6      	adds	r6, r4, r6
 8001bda:	1e68      	subs	r0, r5, #1
 8001bdc:	42a6      	cmp	r6, r4
 8001bde:	d200      	bcs.n	8001be2 <__aeabi_ddiv+0x45e>
 8001be0:	e08d      	b.n	8001cfe <__aeabi_ddiv+0x57a>
 8001be2:	428e      	cmp	r6, r1
 8001be4:	d200      	bcs.n	8001be8 <__aeabi_ddiv+0x464>
 8001be6:	e0a3      	b.n	8001d30 <__aeabi_ddiv+0x5ac>
 8001be8:	d100      	bne.n	8001bec <__aeabi_ddiv+0x468>
 8001bea:	e0b3      	b.n	8001d54 <__aeabi_ddiv+0x5d0>
 8001bec:	0005      	movs	r5, r0
 8001bee:	e6f5      	b.n	80019dc <__aeabi_ddiv+0x258>
 8001bf0:	42aa      	cmp	r2, r5
 8001bf2:	d900      	bls.n	8001bf6 <__aeabi_ddiv+0x472>
 8001bf4:	e639      	b.n	800186a <__aeabi_ddiv+0xe6>
 8001bf6:	4643      	mov	r3, r8
 8001bf8:	07de      	lsls	r6, r3, #31
 8001bfa:	0858      	lsrs	r0, r3, #1
 8001bfc:	086b      	lsrs	r3, r5, #1
 8001bfe:	431e      	orrs	r6, r3
 8001c00:	07ed      	lsls	r5, r5, #31
 8001c02:	e639      	b.n	8001878 <__aeabi_ddiv+0xf4>
 8001c04:	4648      	mov	r0, r9
 8001c06:	f001 f937 	bl	8002e78 <__clzsi2>
 8001c0a:	0001      	movs	r1, r0
 8001c0c:	0002      	movs	r2, r0
 8001c0e:	3115      	adds	r1, #21
 8001c10:	3220      	adds	r2, #32
 8001c12:	291c      	cmp	r1, #28
 8001c14:	dc00      	bgt.n	8001c18 <__aeabi_ddiv+0x494>
 8001c16:	e72c      	b.n	8001a72 <__aeabi_ddiv+0x2ee>
 8001c18:	464b      	mov	r3, r9
 8001c1a:	3808      	subs	r0, #8
 8001c1c:	4083      	lsls	r3, r0
 8001c1e:	2500      	movs	r5, #0
 8001c20:	4698      	mov	r8, r3
 8001c22:	e732      	b.n	8001a8a <__aeabi_ddiv+0x306>
 8001c24:	f001 f928 	bl	8002e78 <__clzsi2>
 8001c28:	0003      	movs	r3, r0
 8001c2a:	001a      	movs	r2, r3
 8001c2c:	3215      	adds	r2, #21
 8001c2e:	3020      	adds	r0, #32
 8001c30:	2a1c      	cmp	r2, #28
 8001c32:	dc00      	bgt.n	8001c36 <__aeabi_ddiv+0x4b2>
 8001c34:	e700      	b.n	8001a38 <__aeabi_ddiv+0x2b4>
 8001c36:	4654      	mov	r4, sl
 8001c38:	3b08      	subs	r3, #8
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	409c      	lsls	r4, r3
 8001c3e:	e705      	b.n	8001a4c <__aeabi_ddiv+0x2c8>
 8001c40:	1936      	adds	r6, r6, r4
 8001c42:	3b01      	subs	r3, #1
 8001c44:	42b4      	cmp	r4, r6
 8001c46:	d900      	bls.n	8001c4a <__aeabi_ddiv+0x4c6>
 8001c48:	e6a6      	b.n	8001998 <__aeabi_ddiv+0x214>
 8001c4a:	42b2      	cmp	r2, r6
 8001c4c:	d800      	bhi.n	8001c50 <__aeabi_ddiv+0x4cc>
 8001c4e:	e6a3      	b.n	8001998 <__aeabi_ddiv+0x214>
 8001c50:	1e83      	subs	r3, r0, #2
 8001c52:	1936      	adds	r6, r6, r4
 8001c54:	e6a0      	b.n	8001998 <__aeabi_ddiv+0x214>
 8001c56:	1909      	adds	r1, r1, r4
 8001c58:	3d01      	subs	r5, #1
 8001c5a:	428c      	cmp	r4, r1
 8001c5c:	d900      	bls.n	8001c60 <__aeabi_ddiv+0x4dc>
 8001c5e:	e68d      	b.n	800197c <__aeabi_ddiv+0x1f8>
 8001c60:	428a      	cmp	r2, r1
 8001c62:	d800      	bhi.n	8001c66 <__aeabi_ddiv+0x4e2>
 8001c64:	e68a      	b.n	800197c <__aeabi_ddiv+0x1f8>
 8001c66:	1e85      	subs	r5, r0, #2
 8001c68:	1909      	adds	r1, r1, r4
 8001c6a:	e687      	b.n	800197c <__aeabi_ddiv+0x1f8>
 8001c6c:	230f      	movs	r3, #15
 8001c6e:	402b      	ands	r3, r5
 8001c70:	2b04      	cmp	r3, #4
 8001c72:	d100      	bne.n	8001c76 <__aeabi_ddiv+0x4f2>
 8001c74:	e6bc      	b.n	80019f0 <__aeabi_ddiv+0x26c>
 8001c76:	2305      	movs	r3, #5
 8001c78:	425b      	negs	r3, r3
 8001c7a:	42ab      	cmp	r3, r5
 8001c7c:	419b      	sbcs	r3, r3
 8001c7e:	3504      	adds	r5, #4
 8001c80:	425b      	negs	r3, r3
 8001c82:	08ed      	lsrs	r5, r5, #3
 8001c84:	4498      	add	r8, r3
 8001c86:	e6b4      	b.n	80019f2 <__aeabi_ddiv+0x26e>
 8001c88:	42af      	cmp	r7, r5
 8001c8a:	d900      	bls.n	8001c8e <__aeabi_ddiv+0x50a>
 8001c8c:	e660      	b.n	8001950 <__aeabi_ddiv+0x1cc>
 8001c8e:	4282      	cmp	r2, r0
 8001c90:	d804      	bhi.n	8001c9c <__aeabi_ddiv+0x518>
 8001c92:	d000      	beq.n	8001c96 <__aeabi_ddiv+0x512>
 8001c94:	e65c      	b.n	8001950 <__aeabi_ddiv+0x1cc>
 8001c96:	42ae      	cmp	r6, r5
 8001c98:	d800      	bhi.n	8001c9c <__aeabi_ddiv+0x518>
 8001c9a:	e659      	b.n	8001950 <__aeabi_ddiv+0x1cc>
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	425b      	negs	r3, r3
 8001ca0:	469c      	mov	ip, r3
 8001ca2:	9b00      	ldr	r3, [sp, #0]
 8001ca4:	44e0      	add	r8, ip
 8001ca6:	469c      	mov	ip, r3
 8001ca8:	4465      	add	r5, ip
 8001caa:	429d      	cmp	r5, r3
 8001cac:	419b      	sbcs	r3, r3
 8001cae:	425b      	negs	r3, r3
 8001cb0:	191b      	adds	r3, r3, r4
 8001cb2:	18c0      	adds	r0, r0, r3
 8001cb4:	e64d      	b.n	8001952 <__aeabi_ddiv+0x1ce>
 8001cb6:	428a      	cmp	r2, r1
 8001cb8:	d800      	bhi.n	8001cbc <__aeabi_ddiv+0x538>
 8001cba:	e60e      	b.n	80018da <__aeabi_ddiv+0x156>
 8001cbc:	1e83      	subs	r3, r0, #2
 8001cbe:	1909      	adds	r1, r1, r4
 8001cc0:	e60b      	b.n	80018da <__aeabi_ddiv+0x156>
 8001cc2:	428a      	cmp	r2, r1
 8001cc4:	d800      	bhi.n	8001cc8 <__aeabi_ddiv+0x544>
 8001cc6:	e5f4      	b.n	80018b2 <__aeabi_ddiv+0x12e>
 8001cc8:	1e83      	subs	r3, r0, #2
 8001cca:	4698      	mov	r8, r3
 8001ccc:	1909      	adds	r1, r1, r4
 8001cce:	e5f0      	b.n	80018b2 <__aeabi_ddiv+0x12e>
 8001cd0:	4925      	ldr	r1, [pc, #148]	; (8001d68 <__aeabi_ddiv+0x5e4>)
 8001cd2:	0028      	movs	r0, r5
 8001cd4:	4459      	add	r1, fp
 8001cd6:	408d      	lsls	r5, r1
 8001cd8:	4642      	mov	r2, r8
 8001cda:	408a      	lsls	r2, r1
 8001cdc:	1e69      	subs	r1, r5, #1
 8001cde:	418d      	sbcs	r5, r1
 8001ce0:	4641      	mov	r1, r8
 8001ce2:	40d8      	lsrs	r0, r3
 8001ce4:	40d9      	lsrs	r1, r3
 8001ce6:	4302      	orrs	r2, r0
 8001ce8:	432a      	orrs	r2, r5
 8001cea:	000b      	movs	r3, r1
 8001cec:	0751      	lsls	r1, r2, #29
 8001cee:	d100      	bne.n	8001cf2 <__aeabi_ddiv+0x56e>
 8001cf0:	e751      	b.n	8001b96 <__aeabi_ddiv+0x412>
 8001cf2:	210f      	movs	r1, #15
 8001cf4:	4011      	ands	r1, r2
 8001cf6:	2904      	cmp	r1, #4
 8001cf8:	d000      	beq.n	8001cfc <__aeabi_ddiv+0x578>
 8001cfa:	e746      	b.n	8001b8a <__aeabi_ddiv+0x406>
 8001cfc:	e74b      	b.n	8001b96 <__aeabi_ddiv+0x412>
 8001cfe:	0005      	movs	r5, r0
 8001d00:	428e      	cmp	r6, r1
 8001d02:	d000      	beq.n	8001d06 <__aeabi_ddiv+0x582>
 8001d04:	e66a      	b.n	80019dc <__aeabi_ddiv+0x258>
 8001d06:	9a00      	ldr	r2, [sp, #0]
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d000      	beq.n	8001d0e <__aeabi_ddiv+0x58a>
 8001d0c:	e666      	b.n	80019dc <__aeabi_ddiv+0x258>
 8001d0e:	e667      	b.n	80019e0 <__aeabi_ddiv+0x25c>
 8001d10:	4a16      	ldr	r2, [pc, #88]	; (8001d6c <__aeabi_ddiv+0x5e8>)
 8001d12:	445a      	add	r2, fp
 8001d14:	2a00      	cmp	r2, #0
 8001d16:	dc00      	bgt.n	8001d1a <__aeabi_ddiv+0x596>
 8001d18:	e710      	b.n	8001b3c <__aeabi_ddiv+0x3b8>
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	2500      	movs	r5, #0
 8001d1e:	4498      	add	r8, r3
 8001d20:	e667      	b.n	80019f2 <__aeabi_ddiv+0x26e>
 8001d22:	075d      	lsls	r5, r3, #29
 8001d24:	025b      	lsls	r3, r3, #9
 8001d26:	0b1c      	lsrs	r4, r3, #12
 8001d28:	08d2      	lsrs	r2, r2, #3
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	4315      	orrs	r5, r2
 8001d2e:	e580      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001d30:	9800      	ldr	r0, [sp, #0]
 8001d32:	3d02      	subs	r5, #2
 8001d34:	0042      	lsls	r2, r0, #1
 8001d36:	4282      	cmp	r2, r0
 8001d38:	41bf      	sbcs	r7, r7
 8001d3a:	427f      	negs	r7, r7
 8001d3c:	193c      	adds	r4, r7, r4
 8001d3e:	1936      	adds	r6, r6, r4
 8001d40:	9200      	str	r2, [sp, #0]
 8001d42:	e7dd      	b.n	8001d00 <__aeabi_ddiv+0x57c>
 8001d44:	2480      	movs	r4, #128	; 0x80
 8001d46:	4643      	mov	r3, r8
 8001d48:	0324      	lsls	r4, r4, #12
 8001d4a:	431c      	orrs	r4, r3
 8001d4c:	0324      	lsls	r4, r4, #12
 8001d4e:	4b04      	ldr	r3, [pc, #16]	; (8001d60 <__aeabi_ddiv+0x5dc>)
 8001d50:	0b24      	lsrs	r4, r4, #12
 8001d52:	e56e      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001d54:	9a00      	ldr	r2, [sp, #0]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d3ea      	bcc.n	8001d30 <__aeabi_ddiv+0x5ac>
 8001d5a:	0005      	movs	r5, r0
 8001d5c:	e7d3      	b.n	8001d06 <__aeabi_ddiv+0x582>
 8001d5e:	46c0      	nop			; (mov r8, r8)
 8001d60:	000007ff 	.word	0x000007ff
 8001d64:	0000043e 	.word	0x0000043e
 8001d68:	0000041e 	.word	0x0000041e
 8001d6c:	000003ff 	.word	0x000003ff

08001d70 <__eqdf2>:
 8001d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d72:	464e      	mov	r6, r9
 8001d74:	4645      	mov	r5, r8
 8001d76:	46de      	mov	lr, fp
 8001d78:	4657      	mov	r7, sl
 8001d7a:	4690      	mov	r8, r2
 8001d7c:	b5e0      	push	{r5, r6, r7, lr}
 8001d7e:	0017      	movs	r7, r2
 8001d80:	031a      	lsls	r2, r3, #12
 8001d82:	0b12      	lsrs	r2, r2, #12
 8001d84:	0005      	movs	r5, r0
 8001d86:	4684      	mov	ip, r0
 8001d88:	4819      	ldr	r0, [pc, #100]	; (8001df0 <__eqdf2+0x80>)
 8001d8a:	030e      	lsls	r6, r1, #12
 8001d8c:	004c      	lsls	r4, r1, #1
 8001d8e:	4691      	mov	r9, r2
 8001d90:	005a      	lsls	r2, r3, #1
 8001d92:	0fdb      	lsrs	r3, r3, #31
 8001d94:	469b      	mov	fp, r3
 8001d96:	0b36      	lsrs	r6, r6, #12
 8001d98:	0d64      	lsrs	r4, r4, #21
 8001d9a:	0fc9      	lsrs	r1, r1, #31
 8001d9c:	0d52      	lsrs	r2, r2, #21
 8001d9e:	4284      	cmp	r4, r0
 8001da0:	d019      	beq.n	8001dd6 <__eqdf2+0x66>
 8001da2:	4282      	cmp	r2, r0
 8001da4:	d010      	beq.n	8001dc8 <__eqdf2+0x58>
 8001da6:	2001      	movs	r0, #1
 8001da8:	4294      	cmp	r4, r2
 8001daa:	d10e      	bne.n	8001dca <__eqdf2+0x5a>
 8001dac:	454e      	cmp	r6, r9
 8001dae:	d10c      	bne.n	8001dca <__eqdf2+0x5a>
 8001db0:	2001      	movs	r0, #1
 8001db2:	45c4      	cmp	ip, r8
 8001db4:	d109      	bne.n	8001dca <__eqdf2+0x5a>
 8001db6:	4559      	cmp	r1, fp
 8001db8:	d017      	beq.n	8001dea <__eqdf2+0x7a>
 8001dba:	2c00      	cmp	r4, #0
 8001dbc:	d105      	bne.n	8001dca <__eqdf2+0x5a>
 8001dbe:	0030      	movs	r0, r6
 8001dc0:	4328      	orrs	r0, r5
 8001dc2:	1e43      	subs	r3, r0, #1
 8001dc4:	4198      	sbcs	r0, r3
 8001dc6:	e000      	b.n	8001dca <__eqdf2+0x5a>
 8001dc8:	2001      	movs	r0, #1
 8001dca:	bcf0      	pop	{r4, r5, r6, r7}
 8001dcc:	46bb      	mov	fp, r7
 8001dce:	46b2      	mov	sl, r6
 8001dd0:	46a9      	mov	r9, r5
 8001dd2:	46a0      	mov	r8, r4
 8001dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dd6:	0033      	movs	r3, r6
 8001dd8:	2001      	movs	r0, #1
 8001dda:	432b      	orrs	r3, r5
 8001ddc:	d1f5      	bne.n	8001dca <__eqdf2+0x5a>
 8001dde:	42a2      	cmp	r2, r4
 8001de0:	d1f3      	bne.n	8001dca <__eqdf2+0x5a>
 8001de2:	464b      	mov	r3, r9
 8001de4:	433b      	orrs	r3, r7
 8001de6:	d1f0      	bne.n	8001dca <__eqdf2+0x5a>
 8001de8:	e7e2      	b.n	8001db0 <__eqdf2+0x40>
 8001dea:	2000      	movs	r0, #0
 8001dec:	e7ed      	b.n	8001dca <__eqdf2+0x5a>
 8001dee:	46c0      	nop			; (mov r8, r8)
 8001df0:	000007ff 	.word	0x000007ff

08001df4 <__gedf2>:
 8001df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001df6:	4647      	mov	r7, r8
 8001df8:	46ce      	mov	lr, r9
 8001dfa:	0004      	movs	r4, r0
 8001dfc:	0018      	movs	r0, r3
 8001dfe:	0016      	movs	r6, r2
 8001e00:	031b      	lsls	r3, r3, #12
 8001e02:	0b1b      	lsrs	r3, r3, #12
 8001e04:	4d2d      	ldr	r5, [pc, #180]	; (8001ebc <__gedf2+0xc8>)
 8001e06:	004a      	lsls	r2, r1, #1
 8001e08:	4699      	mov	r9, r3
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	0043      	lsls	r3, r0, #1
 8001e0e:	030f      	lsls	r7, r1, #12
 8001e10:	46a4      	mov	ip, r4
 8001e12:	46b0      	mov	r8, r6
 8001e14:	0b3f      	lsrs	r7, r7, #12
 8001e16:	0d52      	lsrs	r2, r2, #21
 8001e18:	0fc9      	lsrs	r1, r1, #31
 8001e1a:	0d5b      	lsrs	r3, r3, #21
 8001e1c:	0fc0      	lsrs	r0, r0, #31
 8001e1e:	42aa      	cmp	r2, r5
 8001e20:	d021      	beq.n	8001e66 <__gedf2+0x72>
 8001e22:	42ab      	cmp	r3, r5
 8001e24:	d013      	beq.n	8001e4e <__gedf2+0x5a>
 8001e26:	2a00      	cmp	r2, #0
 8001e28:	d122      	bne.n	8001e70 <__gedf2+0x7c>
 8001e2a:	433c      	orrs	r4, r7
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d102      	bne.n	8001e36 <__gedf2+0x42>
 8001e30:	464d      	mov	r5, r9
 8001e32:	432e      	orrs	r6, r5
 8001e34:	d022      	beq.n	8001e7c <__gedf2+0x88>
 8001e36:	2c00      	cmp	r4, #0
 8001e38:	d010      	beq.n	8001e5c <__gedf2+0x68>
 8001e3a:	4281      	cmp	r1, r0
 8001e3c:	d022      	beq.n	8001e84 <__gedf2+0x90>
 8001e3e:	2002      	movs	r0, #2
 8001e40:	3901      	subs	r1, #1
 8001e42:	4008      	ands	r0, r1
 8001e44:	3801      	subs	r0, #1
 8001e46:	bcc0      	pop	{r6, r7}
 8001e48:	46b9      	mov	r9, r7
 8001e4a:	46b0      	mov	r8, r6
 8001e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e4e:	464d      	mov	r5, r9
 8001e50:	432e      	orrs	r6, r5
 8001e52:	d129      	bne.n	8001ea8 <__gedf2+0xb4>
 8001e54:	2a00      	cmp	r2, #0
 8001e56:	d1f0      	bne.n	8001e3a <__gedf2+0x46>
 8001e58:	433c      	orrs	r4, r7
 8001e5a:	d1ee      	bne.n	8001e3a <__gedf2+0x46>
 8001e5c:	2800      	cmp	r0, #0
 8001e5e:	d1f2      	bne.n	8001e46 <__gedf2+0x52>
 8001e60:	2001      	movs	r0, #1
 8001e62:	4240      	negs	r0, r0
 8001e64:	e7ef      	b.n	8001e46 <__gedf2+0x52>
 8001e66:	003d      	movs	r5, r7
 8001e68:	4325      	orrs	r5, r4
 8001e6a:	d11d      	bne.n	8001ea8 <__gedf2+0xb4>
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d0ee      	beq.n	8001e4e <__gedf2+0x5a>
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1e2      	bne.n	8001e3a <__gedf2+0x46>
 8001e74:	464c      	mov	r4, r9
 8001e76:	4326      	orrs	r6, r4
 8001e78:	d1df      	bne.n	8001e3a <__gedf2+0x46>
 8001e7a:	e7e0      	b.n	8001e3e <__gedf2+0x4a>
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	2c00      	cmp	r4, #0
 8001e80:	d0e1      	beq.n	8001e46 <__gedf2+0x52>
 8001e82:	e7dc      	b.n	8001e3e <__gedf2+0x4a>
 8001e84:	429a      	cmp	r2, r3
 8001e86:	dc0a      	bgt.n	8001e9e <__gedf2+0xaa>
 8001e88:	dbe8      	blt.n	8001e5c <__gedf2+0x68>
 8001e8a:	454f      	cmp	r7, r9
 8001e8c:	d8d7      	bhi.n	8001e3e <__gedf2+0x4a>
 8001e8e:	d00e      	beq.n	8001eae <__gedf2+0xba>
 8001e90:	2000      	movs	r0, #0
 8001e92:	454f      	cmp	r7, r9
 8001e94:	d2d7      	bcs.n	8001e46 <__gedf2+0x52>
 8001e96:	2900      	cmp	r1, #0
 8001e98:	d0e2      	beq.n	8001e60 <__gedf2+0x6c>
 8001e9a:	0008      	movs	r0, r1
 8001e9c:	e7d3      	b.n	8001e46 <__gedf2+0x52>
 8001e9e:	4243      	negs	r3, r0
 8001ea0:	4158      	adcs	r0, r3
 8001ea2:	0040      	lsls	r0, r0, #1
 8001ea4:	3801      	subs	r0, #1
 8001ea6:	e7ce      	b.n	8001e46 <__gedf2+0x52>
 8001ea8:	2002      	movs	r0, #2
 8001eaa:	4240      	negs	r0, r0
 8001eac:	e7cb      	b.n	8001e46 <__gedf2+0x52>
 8001eae:	45c4      	cmp	ip, r8
 8001eb0:	d8c5      	bhi.n	8001e3e <__gedf2+0x4a>
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	45c4      	cmp	ip, r8
 8001eb6:	d2c6      	bcs.n	8001e46 <__gedf2+0x52>
 8001eb8:	e7ed      	b.n	8001e96 <__gedf2+0xa2>
 8001eba:	46c0      	nop			; (mov r8, r8)
 8001ebc:	000007ff 	.word	0x000007ff

08001ec0 <__ledf2>:
 8001ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ec2:	4647      	mov	r7, r8
 8001ec4:	46ce      	mov	lr, r9
 8001ec6:	0004      	movs	r4, r0
 8001ec8:	0018      	movs	r0, r3
 8001eca:	0016      	movs	r6, r2
 8001ecc:	031b      	lsls	r3, r3, #12
 8001ece:	0b1b      	lsrs	r3, r3, #12
 8001ed0:	4d2c      	ldr	r5, [pc, #176]	; (8001f84 <__ledf2+0xc4>)
 8001ed2:	004a      	lsls	r2, r1, #1
 8001ed4:	4699      	mov	r9, r3
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	0043      	lsls	r3, r0, #1
 8001eda:	030f      	lsls	r7, r1, #12
 8001edc:	46a4      	mov	ip, r4
 8001ede:	46b0      	mov	r8, r6
 8001ee0:	0b3f      	lsrs	r7, r7, #12
 8001ee2:	0d52      	lsrs	r2, r2, #21
 8001ee4:	0fc9      	lsrs	r1, r1, #31
 8001ee6:	0d5b      	lsrs	r3, r3, #21
 8001ee8:	0fc0      	lsrs	r0, r0, #31
 8001eea:	42aa      	cmp	r2, r5
 8001eec:	d00d      	beq.n	8001f0a <__ledf2+0x4a>
 8001eee:	42ab      	cmp	r3, r5
 8001ef0:	d010      	beq.n	8001f14 <__ledf2+0x54>
 8001ef2:	2a00      	cmp	r2, #0
 8001ef4:	d127      	bne.n	8001f46 <__ledf2+0x86>
 8001ef6:	433c      	orrs	r4, r7
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d111      	bne.n	8001f20 <__ledf2+0x60>
 8001efc:	464d      	mov	r5, r9
 8001efe:	432e      	orrs	r6, r5
 8001f00:	d10e      	bne.n	8001f20 <__ledf2+0x60>
 8001f02:	2000      	movs	r0, #0
 8001f04:	2c00      	cmp	r4, #0
 8001f06:	d015      	beq.n	8001f34 <__ledf2+0x74>
 8001f08:	e00e      	b.n	8001f28 <__ledf2+0x68>
 8001f0a:	003d      	movs	r5, r7
 8001f0c:	4325      	orrs	r5, r4
 8001f0e:	d110      	bne.n	8001f32 <__ledf2+0x72>
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d118      	bne.n	8001f46 <__ledf2+0x86>
 8001f14:	464d      	mov	r5, r9
 8001f16:	432e      	orrs	r6, r5
 8001f18:	d10b      	bne.n	8001f32 <__ledf2+0x72>
 8001f1a:	2a00      	cmp	r2, #0
 8001f1c:	d102      	bne.n	8001f24 <__ledf2+0x64>
 8001f1e:	433c      	orrs	r4, r7
 8001f20:	2c00      	cmp	r4, #0
 8001f22:	d00b      	beq.n	8001f3c <__ledf2+0x7c>
 8001f24:	4281      	cmp	r1, r0
 8001f26:	d014      	beq.n	8001f52 <__ledf2+0x92>
 8001f28:	2002      	movs	r0, #2
 8001f2a:	3901      	subs	r1, #1
 8001f2c:	4008      	ands	r0, r1
 8001f2e:	3801      	subs	r0, #1
 8001f30:	e000      	b.n	8001f34 <__ledf2+0x74>
 8001f32:	2002      	movs	r0, #2
 8001f34:	bcc0      	pop	{r6, r7}
 8001f36:	46b9      	mov	r9, r7
 8001f38:	46b0      	mov	r8, r6
 8001f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f3c:	2800      	cmp	r0, #0
 8001f3e:	d1f9      	bne.n	8001f34 <__ledf2+0x74>
 8001f40:	2001      	movs	r0, #1
 8001f42:	4240      	negs	r0, r0
 8001f44:	e7f6      	b.n	8001f34 <__ledf2+0x74>
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1ec      	bne.n	8001f24 <__ledf2+0x64>
 8001f4a:	464c      	mov	r4, r9
 8001f4c:	4326      	orrs	r6, r4
 8001f4e:	d1e9      	bne.n	8001f24 <__ledf2+0x64>
 8001f50:	e7ea      	b.n	8001f28 <__ledf2+0x68>
 8001f52:	429a      	cmp	r2, r3
 8001f54:	dd04      	ble.n	8001f60 <__ledf2+0xa0>
 8001f56:	4243      	negs	r3, r0
 8001f58:	4158      	adcs	r0, r3
 8001f5a:	0040      	lsls	r0, r0, #1
 8001f5c:	3801      	subs	r0, #1
 8001f5e:	e7e9      	b.n	8001f34 <__ledf2+0x74>
 8001f60:	429a      	cmp	r2, r3
 8001f62:	dbeb      	blt.n	8001f3c <__ledf2+0x7c>
 8001f64:	454f      	cmp	r7, r9
 8001f66:	d8df      	bhi.n	8001f28 <__ledf2+0x68>
 8001f68:	d006      	beq.n	8001f78 <__ledf2+0xb8>
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	454f      	cmp	r7, r9
 8001f6e:	d2e1      	bcs.n	8001f34 <__ledf2+0x74>
 8001f70:	2900      	cmp	r1, #0
 8001f72:	d0e5      	beq.n	8001f40 <__ledf2+0x80>
 8001f74:	0008      	movs	r0, r1
 8001f76:	e7dd      	b.n	8001f34 <__ledf2+0x74>
 8001f78:	45c4      	cmp	ip, r8
 8001f7a:	d8d5      	bhi.n	8001f28 <__ledf2+0x68>
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	45c4      	cmp	ip, r8
 8001f80:	d2d8      	bcs.n	8001f34 <__ledf2+0x74>
 8001f82:	e7f5      	b.n	8001f70 <__ledf2+0xb0>
 8001f84:	000007ff 	.word	0x000007ff

08001f88 <__aeabi_dmul>:
 8001f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f8a:	4657      	mov	r7, sl
 8001f8c:	464e      	mov	r6, r9
 8001f8e:	4645      	mov	r5, r8
 8001f90:	46de      	mov	lr, fp
 8001f92:	b5e0      	push	{r5, r6, r7, lr}
 8001f94:	4698      	mov	r8, r3
 8001f96:	030c      	lsls	r4, r1, #12
 8001f98:	004b      	lsls	r3, r1, #1
 8001f9a:	0006      	movs	r6, r0
 8001f9c:	4692      	mov	sl, r2
 8001f9e:	b087      	sub	sp, #28
 8001fa0:	0b24      	lsrs	r4, r4, #12
 8001fa2:	0d5b      	lsrs	r3, r3, #21
 8001fa4:	0fcf      	lsrs	r7, r1, #31
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d100      	bne.n	8001fac <__aeabi_dmul+0x24>
 8001faa:	e15c      	b.n	8002266 <__aeabi_dmul+0x2de>
 8001fac:	4ad9      	ldr	r2, [pc, #868]	; (8002314 <__aeabi_dmul+0x38c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d100      	bne.n	8001fb4 <__aeabi_dmul+0x2c>
 8001fb2:	e175      	b.n	80022a0 <__aeabi_dmul+0x318>
 8001fb4:	0f42      	lsrs	r2, r0, #29
 8001fb6:	00e4      	lsls	r4, r4, #3
 8001fb8:	4314      	orrs	r4, r2
 8001fba:	2280      	movs	r2, #128	; 0x80
 8001fbc:	0412      	lsls	r2, r2, #16
 8001fbe:	4314      	orrs	r4, r2
 8001fc0:	4ad5      	ldr	r2, [pc, #852]	; (8002318 <__aeabi_dmul+0x390>)
 8001fc2:	00c5      	lsls	r5, r0, #3
 8001fc4:	4694      	mov	ip, r2
 8001fc6:	4463      	add	r3, ip
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	2300      	movs	r3, #0
 8001fcc:	4699      	mov	r9, r3
 8001fce:	469b      	mov	fp, r3
 8001fd0:	4643      	mov	r3, r8
 8001fd2:	4642      	mov	r2, r8
 8001fd4:	031e      	lsls	r6, r3, #12
 8001fd6:	0fd2      	lsrs	r2, r2, #31
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	4650      	mov	r0, sl
 8001fdc:	4690      	mov	r8, r2
 8001fde:	0b36      	lsrs	r6, r6, #12
 8001fe0:	0d5b      	lsrs	r3, r3, #21
 8001fe2:	d100      	bne.n	8001fe6 <__aeabi_dmul+0x5e>
 8001fe4:	e120      	b.n	8002228 <__aeabi_dmul+0x2a0>
 8001fe6:	4acb      	ldr	r2, [pc, #812]	; (8002314 <__aeabi_dmul+0x38c>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d100      	bne.n	8001fee <__aeabi_dmul+0x66>
 8001fec:	e162      	b.n	80022b4 <__aeabi_dmul+0x32c>
 8001fee:	49ca      	ldr	r1, [pc, #808]	; (8002318 <__aeabi_dmul+0x390>)
 8001ff0:	0f42      	lsrs	r2, r0, #29
 8001ff2:	468c      	mov	ip, r1
 8001ff4:	9900      	ldr	r1, [sp, #0]
 8001ff6:	4463      	add	r3, ip
 8001ff8:	00f6      	lsls	r6, r6, #3
 8001ffa:	468c      	mov	ip, r1
 8001ffc:	4316      	orrs	r6, r2
 8001ffe:	2280      	movs	r2, #128	; 0x80
 8002000:	449c      	add	ip, r3
 8002002:	0412      	lsls	r2, r2, #16
 8002004:	4663      	mov	r3, ip
 8002006:	4316      	orrs	r6, r2
 8002008:	00c2      	lsls	r2, r0, #3
 800200a:	2000      	movs	r0, #0
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	9900      	ldr	r1, [sp, #0]
 8002010:	4643      	mov	r3, r8
 8002012:	3101      	adds	r1, #1
 8002014:	468c      	mov	ip, r1
 8002016:	4649      	mov	r1, r9
 8002018:	407b      	eors	r3, r7
 800201a:	9301      	str	r3, [sp, #4]
 800201c:	290f      	cmp	r1, #15
 800201e:	d826      	bhi.n	800206e <__aeabi_dmul+0xe6>
 8002020:	4bbe      	ldr	r3, [pc, #760]	; (800231c <__aeabi_dmul+0x394>)
 8002022:	0089      	lsls	r1, r1, #2
 8002024:	5859      	ldr	r1, [r3, r1]
 8002026:	468f      	mov	pc, r1
 8002028:	4643      	mov	r3, r8
 800202a:	9301      	str	r3, [sp, #4]
 800202c:	0034      	movs	r4, r6
 800202e:	0015      	movs	r5, r2
 8002030:	4683      	mov	fp, r0
 8002032:	465b      	mov	r3, fp
 8002034:	2b02      	cmp	r3, #2
 8002036:	d016      	beq.n	8002066 <__aeabi_dmul+0xde>
 8002038:	2b03      	cmp	r3, #3
 800203a:	d100      	bne.n	800203e <__aeabi_dmul+0xb6>
 800203c:	e203      	b.n	8002446 <__aeabi_dmul+0x4be>
 800203e:	2b01      	cmp	r3, #1
 8002040:	d000      	beq.n	8002044 <__aeabi_dmul+0xbc>
 8002042:	e0cd      	b.n	80021e0 <__aeabi_dmul+0x258>
 8002044:	2200      	movs	r2, #0
 8002046:	2400      	movs	r4, #0
 8002048:	2500      	movs	r5, #0
 800204a:	9b01      	ldr	r3, [sp, #4]
 800204c:	0512      	lsls	r2, r2, #20
 800204e:	4322      	orrs	r2, r4
 8002050:	07db      	lsls	r3, r3, #31
 8002052:	431a      	orrs	r2, r3
 8002054:	0028      	movs	r0, r5
 8002056:	0011      	movs	r1, r2
 8002058:	b007      	add	sp, #28
 800205a:	bcf0      	pop	{r4, r5, r6, r7}
 800205c:	46bb      	mov	fp, r7
 800205e:	46b2      	mov	sl, r6
 8002060:	46a9      	mov	r9, r5
 8002062:	46a0      	mov	r8, r4
 8002064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002066:	2400      	movs	r4, #0
 8002068:	2500      	movs	r5, #0
 800206a:	4aaa      	ldr	r2, [pc, #680]	; (8002314 <__aeabi_dmul+0x38c>)
 800206c:	e7ed      	b.n	800204a <__aeabi_dmul+0xc2>
 800206e:	0c28      	lsrs	r0, r5, #16
 8002070:	042d      	lsls	r5, r5, #16
 8002072:	0c2d      	lsrs	r5, r5, #16
 8002074:	002b      	movs	r3, r5
 8002076:	0c11      	lsrs	r1, r2, #16
 8002078:	0412      	lsls	r2, r2, #16
 800207a:	0c12      	lsrs	r2, r2, #16
 800207c:	4353      	muls	r3, r2
 800207e:	4698      	mov	r8, r3
 8002080:	0013      	movs	r3, r2
 8002082:	002f      	movs	r7, r5
 8002084:	4343      	muls	r3, r0
 8002086:	4699      	mov	r9, r3
 8002088:	434f      	muls	r7, r1
 800208a:	444f      	add	r7, r9
 800208c:	46bb      	mov	fp, r7
 800208e:	4647      	mov	r7, r8
 8002090:	000b      	movs	r3, r1
 8002092:	0c3f      	lsrs	r7, r7, #16
 8002094:	46ba      	mov	sl, r7
 8002096:	4343      	muls	r3, r0
 8002098:	44da      	add	sl, fp
 800209a:	9302      	str	r3, [sp, #8]
 800209c:	45d1      	cmp	r9, sl
 800209e:	d904      	bls.n	80020aa <__aeabi_dmul+0x122>
 80020a0:	2780      	movs	r7, #128	; 0x80
 80020a2:	027f      	lsls	r7, r7, #9
 80020a4:	46b9      	mov	r9, r7
 80020a6:	444b      	add	r3, r9
 80020a8:	9302      	str	r3, [sp, #8]
 80020aa:	4653      	mov	r3, sl
 80020ac:	0c1b      	lsrs	r3, r3, #16
 80020ae:	469b      	mov	fp, r3
 80020b0:	4653      	mov	r3, sl
 80020b2:	041f      	lsls	r7, r3, #16
 80020b4:	4643      	mov	r3, r8
 80020b6:	041b      	lsls	r3, r3, #16
 80020b8:	0c1b      	lsrs	r3, r3, #16
 80020ba:	4698      	mov	r8, r3
 80020bc:	003b      	movs	r3, r7
 80020be:	4443      	add	r3, r8
 80020c0:	9304      	str	r3, [sp, #16]
 80020c2:	0c33      	lsrs	r3, r6, #16
 80020c4:	0436      	lsls	r6, r6, #16
 80020c6:	0c36      	lsrs	r6, r6, #16
 80020c8:	4698      	mov	r8, r3
 80020ca:	0033      	movs	r3, r6
 80020cc:	4343      	muls	r3, r0
 80020ce:	4699      	mov	r9, r3
 80020d0:	4643      	mov	r3, r8
 80020d2:	4343      	muls	r3, r0
 80020d4:	002f      	movs	r7, r5
 80020d6:	469a      	mov	sl, r3
 80020d8:	4643      	mov	r3, r8
 80020da:	4377      	muls	r7, r6
 80020dc:	435d      	muls	r5, r3
 80020de:	0c38      	lsrs	r0, r7, #16
 80020e0:	444d      	add	r5, r9
 80020e2:	1945      	adds	r5, r0, r5
 80020e4:	45a9      	cmp	r9, r5
 80020e6:	d903      	bls.n	80020f0 <__aeabi_dmul+0x168>
 80020e8:	2380      	movs	r3, #128	; 0x80
 80020ea:	025b      	lsls	r3, r3, #9
 80020ec:	4699      	mov	r9, r3
 80020ee:	44ca      	add	sl, r9
 80020f0:	043f      	lsls	r7, r7, #16
 80020f2:	0c28      	lsrs	r0, r5, #16
 80020f4:	0c3f      	lsrs	r7, r7, #16
 80020f6:	042d      	lsls	r5, r5, #16
 80020f8:	19ed      	adds	r5, r5, r7
 80020fa:	0c27      	lsrs	r7, r4, #16
 80020fc:	0424      	lsls	r4, r4, #16
 80020fe:	0c24      	lsrs	r4, r4, #16
 8002100:	0003      	movs	r3, r0
 8002102:	0020      	movs	r0, r4
 8002104:	4350      	muls	r0, r2
 8002106:	437a      	muls	r2, r7
 8002108:	4691      	mov	r9, r2
 800210a:	003a      	movs	r2, r7
 800210c:	4453      	add	r3, sl
 800210e:	9305      	str	r3, [sp, #20]
 8002110:	0c03      	lsrs	r3, r0, #16
 8002112:	469a      	mov	sl, r3
 8002114:	434a      	muls	r2, r1
 8002116:	4361      	muls	r1, r4
 8002118:	4449      	add	r1, r9
 800211a:	4451      	add	r1, sl
 800211c:	44ab      	add	fp, r5
 800211e:	4589      	cmp	r9, r1
 8002120:	d903      	bls.n	800212a <__aeabi_dmul+0x1a2>
 8002122:	2380      	movs	r3, #128	; 0x80
 8002124:	025b      	lsls	r3, r3, #9
 8002126:	4699      	mov	r9, r3
 8002128:	444a      	add	r2, r9
 800212a:	0400      	lsls	r0, r0, #16
 800212c:	0c0b      	lsrs	r3, r1, #16
 800212e:	0c00      	lsrs	r0, r0, #16
 8002130:	0409      	lsls	r1, r1, #16
 8002132:	1809      	adds	r1, r1, r0
 8002134:	0020      	movs	r0, r4
 8002136:	4699      	mov	r9, r3
 8002138:	4643      	mov	r3, r8
 800213a:	4370      	muls	r0, r6
 800213c:	435c      	muls	r4, r3
 800213e:	437e      	muls	r6, r7
 8002140:	435f      	muls	r7, r3
 8002142:	0c03      	lsrs	r3, r0, #16
 8002144:	4698      	mov	r8, r3
 8002146:	19a4      	adds	r4, r4, r6
 8002148:	4444      	add	r4, r8
 800214a:	444a      	add	r2, r9
 800214c:	9703      	str	r7, [sp, #12]
 800214e:	42a6      	cmp	r6, r4
 8002150:	d904      	bls.n	800215c <__aeabi_dmul+0x1d4>
 8002152:	2380      	movs	r3, #128	; 0x80
 8002154:	025b      	lsls	r3, r3, #9
 8002156:	4698      	mov	r8, r3
 8002158:	4447      	add	r7, r8
 800215a:	9703      	str	r7, [sp, #12]
 800215c:	0423      	lsls	r3, r4, #16
 800215e:	9e02      	ldr	r6, [sp, #8]
 8002160:	469a      	mov	sl, r3
 8002162:	9b05      	ldr	r3, [sp, #20]
 8002164:	445e      	add	r6, fp
 8002166:	4698      	mov	r8, r3
 8002168:	42ae      	cmp	r6, r5
 800216a:	41ad      	sbcs	r5, r5
 800216c:	1876      	adds	r6, r6, r1
 800216e:	428e      	cmp	r6, r1
 8002170:	4189      	sbcs	r1, r1
 8002172:	0400      	lsls	r0, r0, #16
 8002174:	0c00      	lsrs	r0, r0, #16
 8002176:	4450      	add	r0, sl
 8002178:	4440      	add	r0, r8
 800217a:	426d      	negs	r5, r5
 800217c:	1947      	adds	r7, r0, r5
 800217e:	46b8      	mov	r8, r7
 8002180:	4693      	mov	fp, r2
 8002182:	4249      	negs	r1, r1
 8002184:	4689      	mov	r9, r1
 8002186:	44c3      	add	fp, r8
 8002188:	44d9      	add	r9, fp
 800218a:	4298      	cmp	r0, r3
 800218c:	4180      	sbcs	r0, r0
 800218e:	45a8      	cmp	r8, r5
 8002190:	41ad      	sbcs	r5, r5
 8002192:	4593      	cmp	fp, r2
 8002194:	4192      	sbcs	r2, r2
 8002196:	4589      	cmp	r9, r1
 8002198:	4189      	sbcs	r1, r1
 800219a:	426d      	negs	r5, r5
 800219c:	4240      	negs	r0, r0
 800219e:	4328      	orrs	r0, r5
 80021a0:	0c24      	lsrs	r4, r4, #16
 80021a2:	4252      	negs	r2, r2
 80021a4:	4249      	negs	r1, r1
 80021a6:	430a      	orrs	r2, r1
 80021a8:	9b03      	ldr	r3, [sp, #12]
 80021aa:	1900      	adds	r0, r0, r4
 80021ac:	1880      	adds	r0, r0, r2
 80021ae:	18c7      	adds	r7, r0, r3
 80021b0:	464b      	mov	r3, r9
 80021b2:	0ddc      	lsrs	r4, r3, #23
 80021b4:	9b04      	ldr	r3, [sp, #16]
 80021b6:	0275      	lsls	r5, r6, #9
 80021b8:	431d      	orrs	r5, r3
 80021ba:	1e6a      	subs	r2, r5, #1
 80021bc:	4195      	sbcs	r5, r2
 80021be:	464b      	mov	r3, r9
 80021c0:	0df6      	lsrs	r6, r6, #23
 80021c2:	027f      	lsls	r7, r7, #9
 80021c4:	4335      	orrs	r5, r6
 80021c6:	025a      	lsls	r2, r3, #9
 80021c8:	433c      	orrs	r4, r7
 80021ca:	4315      	orrs	r5, r2
 80021cc:	01fb      	lsls	r3, r7, #7
 80021ce:	d400      	bmi.n	80021d2 <__aeabi_dmul+0x24a>
 80021d0:	e11c      	b.n	800240c <__aeabi_dmul+0x484>
 80021d2:	2101      	movs	r1, #1
 80021d4:	086a      	lsrs	r2, r5, #1
 80021d6:	400d      	ands	r5, r1
 80021d8:	4315      	orrs	r5, r2
 80021da:	07e2      	lsls	r2, r4, #31
 80021dc:	4315      	orrs	r5, r2
 80021de:	0864      	lsrs	r4, r4, #1
 80021e0:	494f      	ldr	r1, [pc, #316]	; (8002320 <__aeabi_dmul+0x398>)
 80021e2:	4461      	add	r1, ip
 80021e4:	2900      	cmp	r1, #0
 80021e6:	dc00      	bgt.n	80021ea <__aeabi_dmul+0x262>
 80021e8:	e0b0      	b.n	800234c <__aeabi_dmul+0x3c4>
 80021ea:	076b      	lsls	r3, r5, #29
 80021ec:	d009      	beq.n	8002202 <__aeabi_dmul+0x27a>
 80021ee:	220f      	movs	r2, #15
 80021f0:	402a      	ands	r2, r5
 80021f2:	2a04      	cmp	r2, #4
 80021f4:	d005      	beq.n	8002202 <__aeabi_dmul+0x27a>
 80021f6:	1d2a      	adds	r2, r5, #4
 80021f8:	42aa      	cmp	r2, r5
 80021fa:	41ad      	sbcs	r5, r5
 80021fc:	426d      	negs	r5, r5
 80021fe:	1964      	adds	r4, r4, r5
 8002200:	0015      	movs	r5, r2
 8002202:	01e3      	lsls	r3, r4, #7
 8002204:	d504      	bpl.n	8002210 <__aeabi_dmul+0x288>
 8002206:	2180      	movs	r1, #128	; 0x80
 8002208:	4a46      	ldr	r2, [pc, #280]	; (8002324 <__aeabi_dmul+0x39c>)
 800220a:	00c9      	lsls	r1, r1, #3
 800220c:	4014      	ands	r4, r2
 800220e:	4461      	add	r1, ip
 8002210:	4a45      	ldr	r2, [pc, #276]	; (8002328 <__aeabi_dmul+0x3a0>)
 8002212:	4291      	cmp	r1, r2
 8002214:	dd00      	ble.n	8002218 <__aeabi_dmul+0x290>
 8002216:	e726      	b.n	8002066 <__aeabi_dmul+0xde>
 8002218:	0762      	lsls	r2, r4, #29
 800221a:	08ed      	lsrs	r5, r5, #3
 800221c:	0264      	lsls	r4, r4, #9
 800221e:	0549      	lsls	r1, r1, #21
 8002220:	4315      	orrs	r5, r2
 8002222:	0b24      	lsrs	r4, r4, #12
 8002224:	0d4a      	lsrs	r2, r1, #21
 8002226:	e710      	b.n	800204a <__aeabi_dmul+0xc2>
 8002228:	4652      	mov	r2, sl
 800222a:	4332      	orrs	r2, r6
 800222c:	d100      	bne.n	8002230 <__aeabi_dmul+0x2a8>
 800222e:	e07f      	b.n	8002330 <__aeabi_dmul+0x3a8>
 8002230:	2e00      	cmp	r6, #0
 8002232:	d100      	bne.n	8002236 <__aeabi_dmul+0x2ae>
 8002234:	e0dc      	b.n	80023f0 <__aeabi_dmul+0x468>
 8002236:	0030      	movs	r0, r6
 8002238:	f000 fe1e 	bl	8002e78 <__clzsi2>
 800223c:	0002      	movs	r2, r0
 800223e:	3a0b      	subs	r2, #11
 8002240:	231d      	movs	r3, #29
 8002242:	0001      	movs	r1, r0
 8002244:	1a9b      	subs	r3, r3, r2
 8002246:	4652      	mov	r2, sl
 8002248:	3908      	subs	r1, #8
 800224a:	40da      	lsrs	r2, r3
 800224c:	408e      	lsls	r6, r1
 800224e:	4316      	orrs	r6, r2
 8002250:	4652      	mov	r2, sl
 8002252:	408a      	lsls	r2, r1
 8002254:	9b00      	ldr	r3, [sp, #0]
 8002256:	4935      	ldr	r1, [pc, #212]	; (800232c <__aeabi_dmul+0x3a4>)
 8002258:	1a18      	subs	r0, r3, r0
 800225a:	0003      	movs	r3, r0
 800225c:	468c      	mov	ip, r1
 800225e:	4463      	add	r3, ip
 8002260:	2000      	movs	r0, #0
 8002262:	9300      	str	r3, [sp, #0]
 8002264:	e6d3      	b.n	800200e <__aeabi_dmul+0x86>
 8002266:	0025      	movs	r5, r4
 8002268:	4305      	orrs	r5, r0
 800226a:	d04a      	beq.n	8002302 <__aeabi_dmul+0x37a>
 800226c:	2c00      	cmp	r4, #0
 800226e:	d100      	bne.n	8002272 <__aeabi_dmul+0x2ea>
 8002270:	e0b0      	b.n	80023d4 <__aeabi_dmul+0x44c>
 8002272:	0020      	movs	r0, r4
 8002274:	f000 fe00 	bl	8002e78 <__clzsi2>
 8002278:	0001      	movs	r1, r0
 800227a:	0002      	movs	r2, r0
 800227c:	390b      	subs	r1, #11
 800227e:	231d      	movs	r3, #29
 8002280:	0010      	movs	r0, r2
 8002282:	1a5b      	subs	r3, r3, r1
 8002284:	0031      	movs	r1, r6
 8002286:	0035      	movs	r5, r6
 8002288:	3808      	subs	r0, #8
 800228a:	4084      	lsls	r4, r0
 800228c:	40d9      	lsrs	r1, r3
 800228e:	4085      	lsls	r5, r0
 8002290:	430c      	orrs	r4, r1
 8002292:	4826      	ldr	r0, [pc, #152]	; (800232c <__aeabi_dmul+0x3a4>)
 8002294:	1a83      	subs	r3, r0, r2
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	2300      	movs	r3, #0
 800229a:	4699      	mov	r9, r3
 800229c:	469b      	mov	fp, r3
 800229e:	e697      	b.n	8001fd0 <__aeabi_dmul+0x48>
 80022a0:	0005      	movs	r5, r0
 80022a2:	4325      	orrs	r5, r4
 80022a4:	d126      	bne.n	80022f4 <__aeabi_dmul+0x36c>
 80022a6:	2208      	movs	r2, #8
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	2302      	movs	r3, #2
 80022ac:	2400      	movs	r4, #0
 80022ae:	4691      	mov	r9, r2
 80022b0:	469b      	mov	fp, r3
 80022b2:	e68d      	b.n	8001fd0 <__aeabi_dmul+0x48>
 80022b4:	4652      	mov	r2, sl
 80022b6:	9b00      	ldr	r3, [sp, #0]
 80022b8:	4332      	orrs	r2, r6
 80022ba:	d110      	bne.n	80022de <__aeabi_dmul+0x356>
 80022bc:	4915      	ldr	r1, [pc, #84]	; (8002314 <__aeabi_dmul+0x38c>)
 80022be:	2600      	movs	r6, #0
 80022c0:	468c      	mov	ip, r1
 80022c2:	4463      	add	r3, ip
 80022c4:	4649      	mov	r1, r9
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	2302      	movs	r3, #2
 80022ca:	4319      	orrs	r1, r3
 80022cc:	4689      	mov	r9, r1
 80022ce:	2002      	movs	r0, #2
 80022d0:	e69d      	b.n	800200e <__aeabi_dmul+0x86>
 80022d2:	465b      	mov	r3, fp
 80022d4:	9701      	str	r7, [sp, #4]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d000      	beq.n	80022dc <__aeabi_dmul+0x354>
 80022da:	e6ad      	b.n	8002038 <__aeabi_dmul+0xb0>
 80022dc:	e6c3      	b.n	8002066 <__aeabi_dmul+0xde>
 80022de:	4a0d      	ldr	r2, [pc, #52]	; (8002314 <__aeabi_dmul+0x38c>)
 80022e0:	2003      	movs	r0, #3
 80022e2:	4694      	mov	ip, r2
 80022e4:	4463      	add	r3, ip
 80022e6:	464a      	mov	r2, r9
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	2303      	movs	r3, #3
 80022ec:	431a      	orrs	r2, r3
 80022ee:	4691      	mov	r9, r2
 80022f0:	4652      	mov	r2, sl
 80022f2:	e68c      	b.n	800200e <__aeabi_dmul+0x86>
 80022f4:	220c      	movs	r2, #12
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	2303      	movs	r3, #3
 80022fa:	0005      	movs	r5, r0
 80022fc:	4691      	mov	r9, r2
 80022fe:	469b      	mov	fp, r3
 8002300:	e666      	b.n	8001fd0 <__aeabi_dmul+0x48>
 8002302:	2304      	movs	r3, #4
 8002304:	4699      	mov	r9, r3
 8002306:	2300      	movs	r3, #0
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	3301      	adds	r3, #1
 800230c:	2400      	movs	r4, #0
 800230e:	469b      	mov	fp, r3
 8002310:	e65e      	b.n	8001fd0 <__aeabi_dmul+0x48>
 8002312:	46c0      	nop			; (mov r8, r8)
 8002314:	000007ff 	.word	0x000007ff
 8002318:	fffffc01 	.word	0xfffffc01
 800231c:	0800c3bc 	.word	0x0800c3bc
 8002320:	000003ff 	.word	0x000003ff
 8002324:	feffffff 	.word	0xfeffffff
 8002328:	000007fe 	.word	0x000007fe
 800232c:	fffffc0d 	.word	0xfffffc0d
 8002330:	4649      	mov	r1, r9
 8002332:	2301      	movs	r3, #1
 8002334:	4319      	orrs	r1, r3
 8002336:	4689      	mov	r9, r1
 8002338:	2600      	movs	r6, #0
 800233a:	2001      	movs	r0, #1
 800233c:	e667      	b.n	800200e <__aeabi_dmul+0x86>
 800233e:	2300      	movs	r3, #0
 8002340:	2480      	movs	r4, #128	; 0x80
 8002342:	2500      	movs	r5, #0
 8002344:	4a43      	ldr	r2, [pc, #268]	; (8002454 <__aeabi_dmul+0x4cc>)
 8002346:	9301      	str	r3, [sp, #4]
 8002348:	0324      	lsls	r4, r4, #12
 800234a:	e67e      	b.n	800204a <__aeabi_dmul+0xc2>
 800234c:	2001      	movs	r0, #1
 800234e:	1a40      	subs	r0, r0, r1
 8002350:	2838      	cmp	r0, #56	; 0x38
 8002352:	dd00      	ble.n	8002356 <__aeabi_dmul+0x3ce>
 8002354:	e676      	b.n	8002044 <__aeabi_dmul+0xbc>
 8002356:	281f      	cmp	r0, #31
 8002358:	dd5b      	ble.n	8002412 <__aeabi_dmul+0x48a>
 800235a:	221f      	movs	r2, #31
 800235c:	0023      	movs	r3, r4
 800235e:	4252      	negs	r2, r2
 8002360:	1a51      	subs	r1, r2, r1
 8002362:	40cb      	lsrs	r3, r1
 8002364:	0019      	movs	r1, r3
 8002366:	2820      	cmp	r0, #32
 8002368:	d003      	beq.n	8002372 <__aeabi_dmul+0x3ea>
 800236a:	4a3b      	ldr	r2, [pc, #236]	; (8002458 <__aeabi_dmul+0x4d0>)
 800236c:	4462      	add	r2, ip
 800236e:	4094      	lsls	r4, r2
 8002370:	4325      	orrs	r5, r4
 8002372:	1e6a      	subs	r2, r5, #1
 8002374:	4195      	sbcs	r5, r2
 8002376:	002a      	movs	r2, r5
 8002378:	430a      	orrs	r2, r1
 800237a:	2107      	movs	r1, #7
 800237c:	000d      	movs	r5, r1
 800237e:	2400      	movs	r4, #0
 8002380:	4015      	ands	r5, r2
 8002382:	4211      	tst	r1, r2
 8002384:	d05b      	beq.n	800243e <__aeabi_dmul+0x4b6>
 8002386:	210f      	movs	r1, #15
 8002388:	2400      	movs	r4, #0
 800238a:	4011      	ands	r1, r2
 800238c:	2904      	cmp	r1, #4
 800238e:	d053      	beq.n	8002438 <__aeabi_dmul+0x4b0>
 8002390:	1d11      	adds	r1, r2, #4
 8002392:	4291      	cmp	r1, r2
 8002394:	4192      	sbcs	r2, r2
 8002396:	4252      	negs	r2, r2
 8002398:	18a4      	adds	r4, r4, r2
 800239a:	000a      	movs	r2, r1
 800239c:	0223      	lsls	r3, r4, #8
 800239e:	d54b      	bpl.n	8002438 <__aeabi_dmul+0x4b0>
 80023a0:	2201      	movs	r2, #1
 80023a2:	2400      	movs	r4, #0
 80023a4:	2500      	movs	r5, #0
 80023a6:	e650      	b.n	800204a <__aeabi_dmul+0xc2>
 80023a8:	2380      	movs	r3, #128	; 0x80
 80023aa:	031b      	lsls	r3, r3, #12
 80023ac:	421c      	tst	r4, r3
 80023ae:	d009      	beq.n	80023c4 <__aeabi_dmul+0x43c>
 80023b0:	421e      	tst	r6, r3
 80023b2:	d107      	bne.n	80023c4 <__aeabi_dmul+0x43c>
 80023b4:	4333      	orrs	r3, r6
 80023b6:	031c      	lsls	r4, r3, #12
 80023b8:	4643      	mov	r3, r8
 80023ba:	0015      	movs	r5, r2
 80023bc:	0b24      	lsrs	r4, r4, #12
 80023be:	4a25      	ldr	r2, [pc, #148]	; (8002454 <__aeabi_dmul+0x4cc>)
 80023c0:	9301      	str	r3, [sp, #4]
 80023c2:	e642      	b.n	800204a <__aeabi_dmul+0xc2>
 80023c4:	2280      	movs	r2, #128	; 0x80
 80023c6:	0312      	lsls	r2, r2, #12
 80023c8:	4314      	orrs	r4, r2
 80023ca:	0324      	lsls	r4, r4, #12
 80023cc:	4a21      	ldr	r2, [pc, #132]	; (8002454 <__aeabi_dmul+0x4cc>)
 80023ce:	0b24      	lsrs	r4, r4, #12
 80023d0:	9701      	str	r7, [sp, #4]
 80023d2:	e63a      	b.n	800204a <__aeabi_dmul+0xc2>
 80023d4:	f000 fd50 	bl	8002e78 <__clzsi2>
 80023d8:	0001      	movs	r1, r0
 80023da:	0002      	movs	r2, r0
 80023dc:	3115      	adds	r1, #21
 80023de:	3220      	adds	r2, #32
 80023e0:	291c      	cmp	r1, #28
 80023e2:	dc00      	bgt.n	80023e6 <__aeabi_dmul+0x45e>
 80023e4:	e74b      	b.n	800227e <__aeabi_dmul+0x2f6>
 80023e6:	0034      	movs	r4, r6
 80023e8:	3808      	subs	r0, #8
 80023ea:	2500      	movs	r5, #0
 80023ec:	4084      	lsls	r4, r0
 80023ee:	e750      	b.n	8002292 <__aeabi_dmul+0x30a>
 80023f0:	f000 fd42 	bl	8002e78 <__clzsi2>
 80023f4:	0003      	movs	r3, r0
 80023f6:	001a      	movs	r2, r3
 80023f8:	3215      	adds	r2, #21
 80023fa:	3020      	adds	r0, #32
 80023fc:	2a1c      	cmp	r2, #28
 80023fe:	dc00      	bgt.n	8002402 <__aeabi_dmul+0x47a>
 8002400:	e71e      	b.n	8002240 <__aeabi_dmul+0x2b8>
 8002402:	4656      	mov	r6, sl
 8002404:	3b08      	subs	r3, #8
 8002406:	2200      	movs	r2, #0
 8002408:	409e      	lsls	r6, r3
 800240a:	e723      	b.n	8002254 <__aeabi_dmul+0x2cc>
 800240c:	9b00      	ldr	r3, [sp, #0]
 800240e:	469c      	mov	ip, r3
 8002410:	e6e6      	b.n	80021e0 <__aeabi_dmul+0x258>
 8002412:	4912      	ldr	r1, [pc, #72]	; (800245c <__aeabi_dmul+0x4d4>)
 8002414:	0022      	movs	r2, r4
 8002416:	4461      	add	r1, ip
 8002418:	002e      	movs	r6, r5
 800241a:	408d      	lsls	r5, r1
 800241c:	408a      	lsls	r2, r1
 800241e:	40c6      	lsrs	r6, r0
 8002420:	1e69      	subs	r1, r5, #1
 8002422:	418d      	sbcs	r5, r1
 8002424:	4332      	orrs	r2, r6
 8002426:	432a      	orrs	r2, r5
 8002428:	40c4      	lsrs	r4, r0
 800242a:	0753      	lsls	r3, r2, #29
 800242c:	d0b6      	beq.n	800239c <__aeabi_dmul+0x414>
 800242e:	210f      	movs	r1, #15
 8002430:	4011      	ands	r1, r2
 8002432:	2904      	cmp	r1, #4
 8002434:	d1ac      	bne.n	8002390 <__aeabi_dmul+0x408>
 8002436:	e7b1      	b.n	800239c <__aeabi_dmul+0x414>
 8002438:	0765      	lsls	r5, r4, #29
 800243a:	0264      	lsls	r4, r4, #9
 800243c:	0b24      	lsrs	r4, r4, #12
 800243e:	08d2      	lsrs	r2, r2, #3
 8002440:	4315      	orrs	r5, r2
 8002442:	2200      	movs	r2, #0
 8002444:	e601      	b.n	800204a <__aeabi_dmul+0xc2>
 8002446:	2280      	movs	r2, #128	; 0x80
 8002448:	0312      	lsls	r2, r2, #12
 800244a:	4314      	orrs	r4, r2
 800244c:	0324      	lsls	r4, r4, #12
 800244e:	4a01      	ldr	r2, [pc, #4]	; (8002454 <__aeabi_dmul+0x4cc>)
 8002450:	0b24      	lsrs	r4, r4, #12
 8002452:	e5fa      	b.n	800204a <__aeabi_dmul+0xc2>
 8002454:	000007ff 	.word	0x000007ff
 8002458:	0000043e 	.word	0x0000043e
 800245c:	0000041e 	.word	0x0000041e

08002460 <__aeabi_dsub>:
 8002460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002462:	4657      	mov	r7, sl
 8002464:	464e      	mov	r6, r9
 8002466:	4645      	mov	r5, r8
 8002468:	46de      	mov	lr, fp
 800246a:	b5e0      	push	{r5, r6, r7, lr}
 800246c:	001e      	movs	r6, r3
 800246e:	0017      	movs	r7, r2
 8002470:	004a      	lsls	r2, r1, #1
 8002472:	030b      	lsls	r3, r1, #12
 8002474:	0d52      	lsrs	r2, r2, #21
 8002476:	0a5b      	lsrs	r3, r3, #9
 8002478:	4690      	mov	r8, r2
 800247a:	0f42      	lsrs	r2, r0, #29
 800247c:	431a      	orrs	r2, r3
 800247e:	0fcd      	lsrs	r5, r1, #31
 8002480:	4ccd      	ldr	r4, [pc, #820]	; (80027b8 <__aeabi_dsub+0x358>)
 8002482:	0331      	lsls	r1, r6, #12
 8002484:	00c3      	lsls	r3, r0, #3
 8002486:	4694      	mov	ip, r2
 8002488:	0070      	lsls	r0, r6, #1
 800248a:	0f7a      	lsrs	r2, r7, #29
 800248c:	0a49      	lsrs	r1, r1, #9
 800248e:	00ff      	lsls	r7, r7, #3
 8002490:	469a      	mov	sl, r3
 8002492:	46b9      	mov	r9, r7
 8002494:	0d40      	lsrs	r0, r0, #21
 8002496:	0ff6      	lsrs	r6, r6, #31
 8002498:	4311      	orrs	r1, r2
 800249a:	42a0      	cmp	r0, r4
 800249c:	d100      	bne.n	80024a0 <__aeabi_dsub+0x40>
 800249e:	e0b1      	b.n	8002604 <__aeabi_dsub+0x1a4>
 80024a0:	2201      	movs	r2, #1
 80024a2:	4056      	eors	r6, r2
 80024a4:	46b3      	mov	fp, r6
 80024a6:	42b5      	cmp	r5, r6
 80024a8:	d100      	bne.n	80024ac <__aeabi_dsub+0x4c>
 80024aa:	e088      	b.n	80025be <__aeabi_dsub+0x15e>
 80024ac:	4642      	mov	r2, r8
 80024ae:	1a12      	subs	r2, r2, r0
 80024b0:	2a00      	cmp	r2, #0
 80024b2:	dc00      	bgt.n	80024b6 <__aeabi_dsub+0x56>
 80024b4:	e0ae      	b.n	8002614 <__aeabi_dsub+0x1b4>
 80024b6:	2800      	cmp	r0, #0
 80024b8:	d100      	bne.n	80024bc <__aeabi_dsub+0x5c>
 80024ba:	e0c1      	b.n	8002640 <__aeabi_dsub+0x1e0>
 80024bc:	48be      	ldr	r0, [pc, #760]	; (80027b8 <__aeabi_dsub+0x358>)
 80024be:	4580      	cmp	r8, r0
 80024c0:	d100      	bne.n	80024c4 <__aeabi_dsub+0x64>
 80024c2:	e151      	b.n	8002768 <__aeabi_dsub+0x308>
 80024c4:	2080      	movs	r0, #128	; 0x80
 80024c6:	0400      	lsls	r0, r0, #16
 80024c8:	4301      	orrs	r1, r0
 80024ca:	2a38      	cmp	r2, #56	; 0x38
 80024cc:	dd00      	ble.n	80024d0 <__aeabi_dsub+0x70>
 80024ce:	e17b      	b.n	80027c8 <__aeabi_dsub+0x368>
 80024d0:	2a1f      	cmp	r2, #31
 80024d2:	dd00      	ble.n	80024d6 <__aeabi_dsub+0x76>
 80024d4:	e1ee      	b.n	80028b4 <__aeabi_dsub+0x454>
 80024d6:	2020      	movs	r0, #32
 80024d8:	003e      	movs	r6, r7
 80024da:	1a80      	subs	r0, r0, r2
 80024dc:	000c      	movs	r4, r1
 80024de:	40d6      	lsrs	r6, r2
 80024e0:	40d1      	lsrs	r1, r2
 80024e2:	4087      	lsls	r7, r0
 80024e4:	4662      	mov	r2, ip
 80024e6:	4084      	lsls	r4, r0
 80024e8:	1a52      	subs	r2, r2, r1
 80024ea:	1e78      	subs	r0, r7, #1
 80024ec:	4187      	sbcs	r7, r0
 80024ee:	4694      	mov	ip, r2
 80024f0:	4334      	orrs	r4, r6
 80024f2:	4327      	orrs	r7, r4
 80024f4:	1bdc      	subs	r4, r3, r7
 80024f6:	42a3      	cmp	r3, r4
 80024f8:	419b      	sbcs	r3, r3
 80024fa:	4662      	mov	r2, ip
 80024fc:	425b      	negs	r3, r3
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	4699      	mov	r9, r3
 8002502:	464b      	mov	r3, r9
 8002504:	021b      	lsls	r3, r3, #8
 8002506:	d400      	bmi.n	800250a <__aeabi_dsub+0xaa>
 8002508:	e118      	b.n	800273c <__aeabi_dsub+0x2dc>
 800250a:	464b      	mov	r3, r9
 800250c:	0258      	lsls	r0, r3, #9
 800250e:	0a43      	lsrs	r3, r0, #9
 8002510:	4699      	mov	r9, r3
 8002512:	464b      	mov	r3, r9
 8002514:	2b00      	cmp	r3, #0
 8002516:	d100      	bne.n	800251a <__aeabi_dsub+0xba>
 8002518:	e137      	b.n	800278a <__aeabi_dsub+0x32a>
 800251a:	4648      	mov	r0, r9
 800251c:	f000 fcac 	bl	8002e78 <__clzsi2>
 8002520:	0001      	movs	r1, r0
 8002522:	3908      	subs	r1, #8
 8002524:	2320      	movs	r3, #32
 8002526:	0022      	movs	r2, r4
 8002528:	4648      	mov	r0, r9
 800252a:	1a5b      	subs	r3, r3, r1
 800252c:	40da      	lsrs	r2, r3
 800252e:	4088      	lsls	r0, r1
 8002530:	408c      	lsls	r4, r1
 8002532:	4643      	mov	r3, r8
 8002534:	4310      	orrs	r0, r2
 8002536:	4588      	cmp	r8, r1
 8002538:	dd00      	ble.n	800253c <__aeabi_dsub+0xdc>
 800253a:	e136      	b.n	80027aa <__aeabi_dsub+0x34a>
 800253c:	1ac9      	subs	r1, r1, r3
 800253e:	1c4b      	adds	r3, r1, #1
 8002540:	2b1f      	cmp	r3, #31
 8002542:	dd00      	ble.n	8002546 <__aeabi_dsub+0xe6>
 8002544:	e0ea      	b.n	800271c <__aeabi_dsub+0x2bc>
 8002546:	2220      	movs	r2, #32
 8002548:	0026      	movs	r6, r4
 800254a:	1ad2      	subs	r2, r2, r3
 800254c:	0001      	movs	r1, r0
 800254e:	4094      	lsls	r4, r2
 8002550:	40de      	lsrs	r6, r3
 8002552:	40d8      	lsrs	r0, r3
 8002554:	2300      	movs	r3, #0
 8002556:	4091      	lsls	r1, r2
 8002558:	1e62      	subs	r2, r4, #1
 800255a:	4194      	sbcs	r4, r2
 800255c:	4681      	mov	r9, r0
 800255e:	4698      	mov	r8, r3
 8002560:	4331      	orrs	r1, r6
 8002562:	430c      	orrs	r4, r1
 8002564:	0763      	lsls	r3, r4, #29
 8002566:	d009      	beq.n	800257c <__aeabi_dsub+0x11c>
 8002568:	230f      	movs	r3, #15
 800256a:	4023      	ands	r3, r4
 800256c:	2b04      	cmp	r3, #4
 800256e:	d005      	beq.n	800257c <__aeabi_dsub+0x11c>
 8002570:	1d23      	adds	r3, r4, #4
 8002572:	42a3      	cmp	r3, r4
 8002574:	41a4      	sbcs	r4, r4
 8002576:	4264      	negs	r4, r4
 8002578:	44a1      	add	r9, r4
 800257a:	001c      	movs	r4, r3
 800257c:	464b      	mov	r3, r9
 800257e:	021b      	lsls	r3, r3, #8
 8002580:	d400      	bmi.n	8002584 <__aeabi_dsub+0x124>
 8002582:	e0de      	b.n	8002742 <__aeabi_dsub+0x2e2>
 8002584:	4641      	mov	r1, r8
 8002586:	4b8c      	ldr	r3, [pc, #560]	; (80027b8 <__aeabi_dsub+0x358>)
 8002588:	3101      	adds	r1, #1
 800258a:	4299      	cmp	r1, r3
 800258c:	d100      	bne.n	8002590 <__aeabi_dsub+0x130>
 800258e:	e0e7      	b.n	8002760 <__aeabi_dsub+0x300>
 8002590:	464b      	mov	r3, r9
 8002592:	488a      	ldr	r0, [pc, #552]	; (80027bc <__aeabi_dsub+0x35c>)
 8002594:	08e4      	lsrs	r4, r4, #3
 8002596:	4003      	ands	r3, r0
 8002598:	0018      	movs	r0, r3
 800259a:	0549      	lsls	r1, r1, #21
 800259c:	075b      	lsls	r3, r3, #29
 800259e:	0240      	lsls	r0, r0, #9
 80025a0:	4323      	orrs	r3, r4
 80025a2:	0d4a      	lsrs	r2, r1, #21
 80025a4:	0b04      	lsrs	r4, r0, #12
 80025a6:	0512      	lsls	r2, r2, #20
 80025a8:	07ed      	lsls	r5, r5, #31
 80025aa:	4322      	orrs	r2, r4
 80025ac:	432a      	orrs	r2, r5
 80025ae:	0018      	movs	r0, r3
 80025b0:	0011      	movs	r1, r2
 80025b2:	bcf0      	pop	{r4, r5, r6, r7}
 80025b4:	46bb      	mov	fp, r7
 80025b6:	46b2      	mov	sl, r6
 80025b8:	46a9      	mov	r9, r5
 80025ba:	46a0      	mov	r8, r4
 80025bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025be:	4642      	mov	r2, r8
 80025c0:	1a12      	subs	r2, r2, r0
 80025c2:	2a00      	cmp	r2, #0
 80025c4:	dd52      	ble.n	800266c <__aeabi_dsub+0x20c>
 80025c6:	2800      	cmp	r0, #0
 80025c8:	d100      	bne.n	80025cc <__aeabi_dsub+0x16c>
 80025ca:	e09c      	b.n	8002706 <__aeabi_dsub+0x2a6>
 80025cc:	45a0      	cmp	r8, r4
 80025ce:	d100      	bne.n	80025d2 <__aeabi_dsub+0x172>
 80025d0:	e0ca      	b.n	8002768 <__aeabi_dsub+0x308>
 80025d2:	2080      	movs	r0, #128	; 0x80
 80025d4:	0400      	lsls	r0, r0, #16
 80025d6:	4301      	orrs	r1, r0
 80025d8:	2a38      	cmp	r2, #56	; 0x38
 80025da:	dd00      	ble.n	80025de <__aeabi_dsub+0x17e>
 80025dc:	e149      	b.n	8002872 <__aeabi_dsub+0x412>
 80025de:	2a1f      	cmp	r2, #31
 80025e0:	dc00      	bgt.n	80025e4 <__aeabi_dsub+0x184>
 80025e2:	e197      	b.n	8002914 <__aeabi_dsub+0x4b4>
 80025e4:	0010      	movs	r0, r2
 80025e6:	000e      	movs	r6, r1
 80025e8:	3820      	subs	r0, #32
 80025ea:	40c6      	lsrs	r6, r0
 80025ec:	2a20      	cmp	r2, #32
 80025ee:	d004      	beq.n	80025fa <__aeabi_dsub+0x19a>
 80025f0:	2040      	movs	r0, #64	; 0x40
 80025f2:	1a82      	subs	r2, r0, r2
 80025f4:	4091      	lsls	r1, r2
 80025f6:	430f      	orrs	r7, r1
 80025f8:	46b9      	mov	r9, r7
 80025fa:	464c      	mov	r4, r9
 80025fc:	1e62      	subs	r2, r4, #1
 80025fe:	4194      	sbcs	r4, r2
 8002600:	4334      	orrs	r4, r6
 8002602:	e13a      	b.n	800287a <__aeabi_dsub+0x41a>
 8002604:	000a      	movs	r2, r1
 8002606:	433a      	orrs	r2, r7
 8002608:	d028      	beq.n	800265c <__aeabi_dsub+0x1fc>
 800260a:	46b3      	mov	fp, r6
 800260c:	42b5      	cmp	r5, r6
 800260e:	d02b      	beq.n	8002668 <__aeabi_dsub+0x208>
 8002610:	4a6b      	ldr	r2, [pc, #428]	; (80027c0 <__aeabi_dsub+0x360>)
 8002612:	4442      	add	r2, r8
 8002614:	2a00      	cmp	r2, #0
 8002616:	d05d      	beq.n	80026d4 <__aeabi_dsub+0x274>
 8002618:	4642      	mov	r2, r8
 800261a:	4644      	mov	r4, r8
 800261c:	1a82      	subs	r2, r0, r2
 800261e:	2c00      	cmp	r4, #0
 8002620:	d000      	beq.n	8002624 <__aeabi_dsub+0x1c4>
 8002622:	e0f5      	b.n	8002810 <__aeabi_dsub+0x3b0>
 8002624:	4665      	mov	r5, ip
 8002626:	431d      	orrs	r5, r3
 8002628:	d100      	bne.n	800262c <__aeabi_dsub+0x1cc>
 800262a:	e19c      	b.n	8002966 <__aeabi_dsub+0x506>
 800262c:	1e55      	subs	r5, r2, #1
 800262e:	2a01      	cmp	r2, #1
 8002630:	d100      	bne.n	8002634 <__aeabi_dsub+0x1d4>
 8002632:	e1fb      	b.n	8002a2c <__aeabi_dsub+0x5cc>
 8002634:	4c60      	ldr	r4, [pc, #384]	; (80027b8 <__aeabi_dsub+0x358>)
 8002636:	42a2      	cmp	r2, r4
 8002638:	d100      	bne.n	800263c <__aeabi_dsub+0x1dc>
 800263a:	e1bd      	b.n	80029b8 <__aeabi_dsub+0x558>
 800263c:	002a      	movs	r2, r5
 800263e:	e0f0      	b.n	8002822 <__aeabi_dsub+0x3c2>
 8002640:	0008      	movs	r0, r1
 8002642:	4338      	orrs	r0, r7
 8002644:	d100      	bne.n	8002648 <__aeabi_dsub+0x1e8>
 8002646:	e0c3      	b.n	80027d0 <__aeabi_dsub+0x370>
 8002648:	1e50      	subs	r0, r2, #1
 800264a:	2a01      	cmp	r2, #1
 800264c:	d100      	bne.n	8002650 <__aeabi_dsub+0x1f0>
 800264e:	e1a8      	b.n	80029a2 <__aeabi_dsub+0x542>
 8002650:	4c59      	ldr	r4, [pc, #356]	; (80027b8 <__aeabi_dsub+0x358>)
 8002652:	42a2      	cmp	r2, r4
 8002654:	d100      	bne.n	8002658 <__aeabi_dsub+0x1f8>
 8002656:	e087      	b.n	8002768 <__aeabi_dsub+0x308>
 8002658:	0002      	movs	r2, r0
 800265a:	e736      	b.n	80024ca <__aeabi_dsub+0x6a>
 800265c:	2201      	movs	r2, #1
 800265e:	4056      	eors	r6, r2
 8002660:	46b3      	mov	fp, r6
 8002662:	42b5      	cmp	r5, r6
 8002664:	d000      	beq.n	8002668 <__aeabi_dsub+0x208>
 8002666:	e721      	b.n	80024ac <__aeabi_dsub+0x4c>
 8002668:	4a55      	ldr	r2, [pc, #340]	; (80027c0 <__aeabi_dsub+0x360>)
 800266a:	4442      	add	r2, r8
 800266c:	2a00      	cmp	r2, #0
 800266e:	d100      	bne.n	8002672 <__aeabi_dsub+0x212>
 8002670:	e0b5      	b.n	80027de <__aeabi_dsub+0x37e>
 8002672:	4642      	mov	r2, r8
 8002674:	4644      	mov	r4, r8
 8002676:	1a82      	subs	r2, r0, r2
 8002678:	2c00      	cmp	r4, #0
 800267a:	d100      	bne.n	800267e <__aeabi_dsub+0x21e>
 800267c:	e138      	b.n	80028f0 <__aeabi_dsub+0x490>
 800267e:	4e4e      	ldr	r6, [pc, #312]	; (80027b8 <__aeabi_dsub+0x358>)
 8002680:	42b0      	cmp	r0, r6
 8002682:	d100      	bne.n	8002686 <__aeabi_dsub+0x226>
 8002684:	e1de      	b.n	8002a44 <__aeabi_dsub+0x5e4>
 8002686:	2680      	movs	r6, #128	; 0x80
 8002688:	4664      	mov	r4, ip
 800268a:	0436      	lsls	r6, r6, #16
 800268c:	4334      	orrs	r4, r6
 800268e:	46a4      	mov	ip, r4
 8002690:	2a38      	cmp	r2, #56	; 0x38
 8002692:	dd00      	ble.n	8002696 <__aeabi_dsub+0x236>
 8002694:	e196      	b.n	80029c4 <__aeabi_dsub+0x564>
 8002696:	2a1f      	cmp	r2, #31
 8002698:	dd00      	ble.n	800269c <__aeabi_dsub+0x23c>
 800269a:	e224      	b.n	8002ae6 <__aeabi_dsub+0x686>
 800269c:	2620      	movs	r6, #32
 800269e:	1ab4      	subs	r4, r6, r2
 80026a0:	46a2      	mov	sl, r4
 80026a2:	4664      	mov	r4, ip
 80026a4:	4656      	mov	r6, sl
 80026a6:	40b4      	lsls	r4, r6
 80026a8:	46a1      	mov	r9, r4
 80026aa:	001c      	movs	r4, r3
 80026ac:	464e      	mov	r6, r9
 80026ae:	40d4      	lsrs	r4, r2
 80026b0:	4326      	orrs	r6, r4
 80026b2:	0034      	movs	r4, r6
 80026b4:	4656      	mov	r6, sl
 80026b6:	40b3      	lsls	r3, r6
 80026b8:	1e5e      	subs	r6, r3, #1
 80026ba:	41b3      	sbcs	r3, r6
 80026bc:	431c      	orrs	r4, r3
 80026be:	4663      	mov	r3, ip
 80026c0:	40d3      	lsrs	r3, r2
 80026c2:	18c9      	adds	r1, r1, r3
 80026c4:	19e4      	adds	r4, r4, r7
 80026c6:	42bc      	cmp	r4, r7
 80026c8:	41bf      	sbcs	r7, r7
 80026ca:	427f      	negs	r7, r7
 80026cc:	46b9      	mov	r9, r7
 80026ce:	4680      	mov	r8, r0
 80026d0:	4489      	add	r9, r1
 80026d2:	e0d8      	b.n	8002886 <__aeabi_dsub+0x426>
 80026d4:	4640      	mov	r0, r8
 80026d6:	4c3b      	ldr	r4, [pc, #236]	; (80027c4 <__aeabi_dsub+0x364>)
 80026d8:	3001      	adds	r0, #1
 80026da:	4220      	tst	r0, r4
 80026dc:	d000      	beq.n	80026e0 <__aeabi_dsub+0x280>
 80026de:	e0b4      	b.n	800284a <__aeabi_dsub+0x3ea>
 80026e0:	4640      	mov	r0, r8
 80026e2:	2800      	cmp	r0, #0
 80026e4:	d000      	beq.n	80026e8 <__aeabi_dsub+0x288>
 80026e6:	e144      	b.n	8002972 <__aeabi_dsub+0x512>
 80026e8:	4660      	mov	r0, ip
 80026ea:	4318      	orrs	r0, r3
 80026ec:	d100      	bne.n	80026f0 <__aeabi_dsub+0x290>
 80026ee:	e190      	b.n	8002a12 <__aeabi_dsub+0x5b2>
 80026f0:	0008      	movs	r0, r1
 80026f2:	4338      	orrs	r0, r7
 80026f4:	d000      	beq.n	80026f8 <__aeabi_dsub+0x298>
 80026f6:	e1aa      	b.n	8002a4e <__aeabi_dsub+0x5ee>
 80026f8:	4661      	mov	r1, ip
 80026fa:	08db      	lsrs	r3, r3, #3
 80026fc:	0749      	lsls	r1, r1, #29
 80026fe:	430b      	orrs	r3, r1
 8002700:	4661      	mov	r1, ip
 8002702:	08cc      	lsrs	r4, r1, #3
 8002704:	e027      	b.n	8002756 <__aeabi_dsub+0x2f6>
 8002706:	0008      	movs	r0, r1
 8002708:	4338      	orrs	r0, r7
 800270a:	d061      	beq.n	80027d0 <__aeabi_dsub+0x370>
 800270c:	1e50      	subs	r0, r2, #1
 800270e:	2a01      	cmp	r2, #1
 8002710:	d100      	bne.n	8002714 <__aeabi_dsub+0x2b4>
 8002712:	e139      	b.n	8002988 <__aeabi_dsub+0x528>
 8002714:	42a2      	cmp	r2, r4
 8002716:	d027      	beq.n	8002768 <__aeabi_dsub+0x308>
 8002718:	0002      	movs	r2, r0
 800271a:	e75d      	b.n	80025d8 <__aeabi_dsub+0x178>
 800271c:	0002      	movs	r2, r0
 800271e:	391f      	subs	r1, #31
 8002720:	40ca      	lsrs	r2, r1
 8002722:	0011      	movs	r1, r2
 8002724:	2b20      	cmp	r3, #32
 8002726:	d003      	beq.n	8002730 <__aeabi_dsub+0x2d0>
 8002728:	2240      	movs	r2, #64	; 0x40
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	4098      	lsls	r0, r3
 800272e:	4304      	orrs	r4, r0
 8002730:	1e63      	subs	r3, r4, #1
 8002732:	419c      	sbcs	r4, r3
 8002734:	2300      	movs	r3, #0
 8002736:	4699      	mov	r9, r3
 8002738:	4698      	mov	r8, r3
 800273a:	430c      	orrs	r4, r1
 800273c:	0763      	lsls	r3, r4, #29
 800273e:	d000      	beq.n	8002742 <__aeabi_dsub+0x2e2>
 8002740:	e712      	b.n	8002568 <__aeabi_dsub+0x108>
 8002742:	464b      	mov	r3, r9
 8002744:	464a      	mov	r2, r9
 8002746:	08e4      	lsrs	r4, r4, #3
 8002748:	075b      	lsls	r3, r3, #29
 800274a:	4323      	orrs	r3, r4
 800274c:	08d4      	lsrs	r4, r2, #3
 800274e:	4642      	mov	r2, r8
 8002750:	4919      	ldr	r1, [pc, #100]	; (80027b8 <__aeabi_dsub+0x358>)
 8002752:	428a      	cmp	r2, r1
 8002754:	d00e      	beq.n	8002774 <__aeabi_dsub+0x314>
 8002756:	0324      	lsls	r4, r4, #12
 8002758:	0552      	lsls	r2, r2, #21
 800275a:	0b24      	lsrs	r4, r4, #12
 800275c:	0d52      	lsrs	r2, r2, #21
 800275e:	e722      	b.n	80025a6 <__aeabi_dsub+0x146>
 8002760:	000a      	movs	r2, r1
 8002762:	2400      	movs	r4, #0
 8002764:	2300      	movs	r3, #0
 8002766:	e71e      	b.n	80025a6 <__aeabi_dsub+0x146>
 8002768:	08db      	lsrs	r3, r3, #3
 800276a:	4662      	mov	r2, ip
 800276c:	0752      	lsls	r2, r2, #29
 800276e:	4313      	orrs	r3, r2
 8002770:	4662      	mov	r2, ip
 8002772:	08d4      	lsrs	r4, r2, #3
 8002774:	001a      	movs	r2, r3
 8002776:	4322      	orrs	r2, r4
 8002778:	d100      	bne.n	800277c <__aeabi_dsub+0x31c>
 800277a:	e1fc      	b.n	8002b76 <__aeabi_dsub+0x716>
 800277c:	2280      	movs	r2, #128	; 0x80
 800277e:	0312      	lsls	r2, r2, #12
 8002780:	4314      	orrs	r4, r2
 8002782:	0324      	lsls	r4, r4, #12
 8002784:	4a0c      	ldr	r2, [pc, #48]	; (80027b8 <__aeabi_dsub+0x358>)
 8002786:	0b24      	lsrs	r4, r4, #12
 8002788:	e70d      	b.n	80025a6 <__aeabi_dsub+0x146>
 800278a:	0020      	movs	r0, r4
 800278c:	f000 fb74 	bl	8002e78 <__clzsi2>
 8002790:	0001      	movs	r1, r0
 8002792:	3118      	adds	r1, #24
 8002794:	291f      	cmp	r1, #31
 8002796:	dc00      	bgt.n	800279a <__aeabi_dsub+0x33a>
 8002798:	e6c4      	b.n	8002524 <__aeabi_dsub+0xc4>
 800279a:	3808      	subs	r0, #8
 800279c:	4084      	lsls	r4, r0
 800279e:	4643      	mov	r3, r8
 80027a0:	0020      	movs	r0, r4
 80027a2:	2400      	movs	r4, #0
 80027a4:	4588      	cmp	r8, r1
 80027a6:	dc00      	bgt.n	80027aa <__aeabi_dsub+0x34a>
 80027a8:	e6c8      	b.n	800253c <__aeabi_dsub+0xdc>
 80027aa:	4a04      	ldr	r2, [pc, #16]	; (80027bc <__aeabi_dsub+0x35c>)
 80027ac:	1a5b      	subs	r3, r3, r1
 80027ae:	4010      	ands	r0, r2
 80027b0:	4698      	mov	r8, r3
 80027b2:	4681      	mov	r9, r0
 80027b4:	e6d6      	b.n	8002564 <__aeabi_dsub+0x104>
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	000007ff 	.word	0x000007ff
 80027bc:	ff7fffff 	.word	0xff7fffff
 80027c0:	fffff801 	.word	0xfffff801
 80027c4:	000007fe 	.word	0x000007fe
 80027c8:	430f      	orrs	r7, r1
 80027ca:	1e7a      	subs	r2, r7, #1
 80027cc:	4197      	sbcs	r7, r2
 80027ce:	e691      	b.n	80024f4 <__aeabi_dsub+0x94>
 80027d0:	4661      	mov	r1, ip
 80027d2:	08db      	lsrs	r3, r3, #3
 80027d4:	0749      	lsls	r1, r1, #29
 80027d6:	430b      	orrs	r3, r1
 80027d8:	4661      	mov	r1, ip
 80027da:	08cc      	lsrs	r4, r1, #3
 80027dc:	e7b8      	b.n	8002750 <__aeabi_dsub+0x2f0>
 80027de:	4640      	mov	r0, r8
 80027e0:	4cd3      	ldr	r4, [pc, #844]	; (8002b30 <__aeabi_dsub+0x6d0>)
 80027e2:	3001      	adds	r0, #1
 80027e4:	4220      	tst	r0, r4
 80027e6:	d000      	beq.n	80027ea <__aeabi_dsub+0x38a>
 80027e8:	e0a2      	b.n	8002930 <__aeabi_dsub+0x4d0>
 80027ea:	4640      	mov	r0, r8
 80027ec:	2800      	cmp	r0, #0
 80027ee:	d000      	beq.n	80027f2 <__aeabi_dsub+0x392>
 80027f0:	e101      	b.n	80029f6 <__aeabi_dsub+0x596>
 80027f2:	4660      	mov	r0, ip
 80027f4:	4318      	orrs	r0, r3
 80027f6:	d100      	bne.n	80027fa <__aeabi_dsub+0x39a>
 80027f8:	e15e      	b.n	8002ab8 <__aeabi_dsub+0x658>
 80027fa:	0008      	movs	r0, r1
 80027fc:	4338      	orrs	r0, r7
 80027fe:	d000      	beq.n	8002802 <__aeabi_dsub+0x3a2>
 8002800:	e15f      	b.n	8002ac2 <__aeabi_dsub+0x662>
 8002802:	4661      	mov	r1, ip
 8002804:	08db      	lsrs	r3, r3, #3
 8002806:	0749      	lsls	r1, r1, #29
 8002808:	430b      	orrs	r3, r1
 800280a:	4661      	mov	r1, ip
 800280c:	08cc      	lsrs	r4, r1, #3
 800280e:	e7a2      	b.n	8002756 <__aeabi_dsub+0x2f6>
 8002810:	4dc8      	ldr	r5, [pc, #800]	; (8002b34 <__aeabi_dsub+0x6d4>)
 8002812:	42a8      	cmp	r0, r5
 8002814:	d100      	bne.n	8002818 <__aeabi_dsub+0x3b8>
 8002816:	e0cf      	b.n	80029b8 <__aeabi_dsub+0x558>
 8002818:	2580      	movs	r5, #128	; 0x80
 800281a:	4664      	mov	r4, ip
 800281c:	042d      	lsls	r5, r5, #16
 800281e:	432c      	orrs	r4, r5
 8002820:	46a4      	mov	ip, r4
 8002822:	2a38      	cmp	r2, #56	; 0x38
 8002824:	dc56      	bgt.n	80028d4 <__aeabi_dsub+0x474>
 8002826:	2a1f      	cmp	r2, #31
 8002828:	dd00      	ble.n	800282c <__aeabi_dsub+0x3cc>
 800282a:	e0d1      	b.n	80029d0 <__aeabi_dsub+0x570>
 800282c:	2520      	movs	r5, #32
 800282e:	001e      	movs	r6, r3
 8002830:	1aad      	subs	r5, r5, r2
 8002832:	4664      	mov	r4, ip
 8002834:	40ab      	lsls	r3, r5
 8002836:	40ac      	lsls	r4, r5
 8002838:	40d6      	lsrs	r6, r2
 800283a:	1e5d      	subs	r5, r3, #1
 800283c:	41ab      	sbcs	r3, r5
 800283e:	4334      	orrs	r4, r6
 8002840:	4323      	orrs	r3, r4
 8002842:	4664      	mov	r4, ip
 8002844:	40d4      	lsrs	r4, r2
 8002846:	1b09      	subs	r1, r1, r4
 8002848:	e049      	b.n	80028de <__aeabi_dsub+0x47e>
 800284a:	4660      	mov	r0, ip
 800284c:	1bdc      	subs	r4, r3, r7
 800284e:	1a46      	subs	r6, r0, r1
 8002850:	42a3      	cmp	r3, r4
 8002852:	4180      	sbcs	r0, r0
 8002854:	4240      	negs	r0, r0
 8002856:	4681      	mov	r9, r0
 8002858:	0030      	movs	r0, r6
 800285a:	464e      	mov	r6, r9
 800285c:	1b80      	subs	r0, r0, r6
 800285e:	4681      	mov	r9, r0
 8002860:	0200      	lsls	r0, r0, #8
 8002862:	d476      	bmi.n	8002952 <__aeabi_dsub+0x4f2>
 8002864:	464b      	mov	r3, r9
 8002866:	4323      	orrs	r3, r4
 8002868:	d000      	beq.n	800286c <__aeabi_dsub+0x40c>
 800286a:	e652      	b.n	8002512 <__aeabi_dsub+0xb2>
 800286c:	2400      	movs	r4, #0
 800286e:	2500      	movs	r5, #0
 8002870:	e771      	b.n	8002756 <__aeabi_dsub+0x2f6>
 8002872:	4339      	orrs	r1, r7
 8002874:	000c      	movs	r4, r1
 8002876:	1e62      	subs	r2, r4, #1
 8002878:	4194      	sbcs	r4, r2
 800287a:	18e4      	adds	r4, r4, r3
 800287c:	429c      	cmp	r4, r3
 800287e:	419b      	sbcs	r3, r3
 8002880:	425b      	negs	r3, r3
 8002882:	4463      	add	r3, ip
 8002884:	4699      	mov	r9, r3
 8002886:	464b      	mov	r3, r9
 8002888:	021b      	lsls	r3, r3, #8
 800288a:	d400      	bmi.n	800288e <__aeabi_dsub+0x42e>
 800288c:	e756      	b.n	800273c <__aeabi_dsub+0x2dc>
 800288e:	2301      	movs	r3, #1
 8002890:	469c      	mov	ip, r3
 8002892:	4ba8      	ldr	r3, [pc, #672]	; (8002b34 <__aeabi_dsub+0x6d4>)
 8002894:	44e0      	add	r8, ip
 8002896:	4598      	cmp	r8, r3
 8002898:	d038      	beq.n	800290c <__aeabi_dsub+0x4ac>
 800289a:	464b      	mov	r3, r9
 800289c:	48a6      	ldr	r0, [pc, #664]	; (8002b38 <__aeabi_dsub+0x6d8>)
 800289e:	2201      	movs	r2, #1
 80028a0:	4003      	ands	r3, r0
 80028a2:	0018      	movs	r0, r3
 80028a4:	0863      	lsrs	r3, r4, #1
 80028a6:	4014      	ands	r4, r2
 80028a8:	431c      	orrs	r4, r3
 80028aa:	07c3      	lsls	r3, r0, #31
 80028ac:	431c      	orrs	r4, r3
 80028ae:	0843      	lsrs	r3, r0, #1
 80028b0:	4699      	mov	r9, r3
 80028b2:	e657      	b.n	8002564 <__aeabi_dsub+0x104>
 80028b4:	0010      	movs	r0, r2
 80028b6:	000e      	movs	r6, r1
 80028b8:	3820      	subs	r0, #32
 80028ba:	40c6      	lsrs	r6, r0
 80028bc:	2a20      	cmp	r2, #32
 80028be:	d004      	beq.n	80028ca <__aeabi_dsub+0x46a>
 80028c0:	2040      	movs	r0, #64	; 0x40
 80028c2:	1a82      	subs	r2, r0, r2
 80028c4:	4091      	lsls	r1, r2
 80028c6:	430f      	orrs	r7, r1
 80028c8:	46b9      	mov	r9, r7
 80028ca:	464f      	mov	r7, r9
 80028cc:	1e7a      	subs	r2, r7, #1
 80028ce:	4197      	sbcs	r7, r2
 80028d0:	4337      	orrs	r7, r6
 80028d2:	e60f      	b.n	80024f4 <__aeabi_dsub+0x94>
 80028d4:	4662      	mov	r2, ip
 80028d6:	431a      	orrs	r2, r3
 80028d8:	0013      	movs	r3, r2
 80028da:	1e5a      	subs	r2, r3, #1
 80028dc:	4193      	sbcs	r3, r2
 80028de:	1afc      	subs	r4, r7, r3
 80028e0:	42a7      	cmp	r7, r4
 80028e2:	41bf      	sbcs	r7, r7
 80028e4:	427f      	negs	r7, r7
 80028e6:	1bcb      	subs	r3, r1, r7
 80028e8:	4699      	mov	r9, r3
 80028ea:	465d      	mov	r5, fp
 80028ec:	4680      	mov	r8, r0
 80028ee:	e608      	b.n	8002502 <__aeabi_dsub+0xa2>
 80028f0:	4666      	mov	r6, ip
 80028f2:	431e      	orrs	r6, r3
 80028f4:	d100      	bne.n	80028f8 <__aeabi_dsub+0x498>
 80028f6:	e0be      	b.n	8002a76 <__aeabi_dsub+0x616>
 80028f8:	1e56      	subs	r6, r2, #1
 80028fa:	2a01      	cmp	r2, #1
 80028fc:	d100      	bne.n	8002900 <__aeabi_dsub+0x4a0>
 80028fe:	e109      	b.n	8002b14 <__aeabi_dsub+0x6b4>
 8002900:	4c8c      	ldr	r4, [pc, #560]	; (8002b34 <__aeabi_dsub+0x6d4>)
 8002902:	42a2      	cmp	r2, r4
 8002904:	d100      	bne.n	8002908 <__aeabi_dsub+0x4a8>
 8002906:	e119      	b.n	8002b3c <__aeabi_dsub+0x6dc>
 8002908:	0032      	movs	r2, r6
 800290a:	e6c1      	b.n	8002690 <__aeabi_dsub+0x230>
 800290c:	4642      	mov	r2, r8
 800290e:	2400      	movs	r4, #0
 8002910:	2300      	movs	r3, #0
 8002912:	e648      	b.n	80025a6 <__aeabi_dsub+0x146>
 8002914:	2020      	movs	r0, #32
 8002916:	000c      	movs	r4, r1
 8002918:	1a80      	subs	r0, r0, r2
 800291a:	003e      	movs	r6, r7
 800291c:	4087      	lsls	r7, r0
 800291e:	4084      	lsls	r4, r0
 8002920:	40d6      	lsrs	r6, r2
 8002922:	1e78      	subs	r0, r7, #1
 8002924:	4187      	sbcs	r7, r0
 8002926:	40d1      	lsrs	r1, r2
 8002928:	4334      	orrs	r4, r6
 800292a:	433c      	orrs	r4, r7
 800292c:	448c      	add	ip, r1
 800292e:	e7a4      	b.n	800287a <__aeabi_dsub+0x41a>
 8002930:	4a80      	ldr	r2, [pc, #512]	; (8002b34 <__aeabi_dsub+0x6d4>)
 8002932:	4290      	cmp	r0, r2
 8002934:	d100      	bne.n	8002938 <__aeabi_dsub+0x4d8>
 8002936:	e0e9      	b.n	8002b0c <__aeabi_dsub+0x6ac>
 8002938:	19df      	adds	r7, r3, r7
 800293a:	429f      	cmp	r7, r3
 800293c:	419b      	sbcs	r3, r3
 800293e:	4461      	add	r1, ip
 8002940:	425b      	negs	r3, r3
 8002942:	18c9      	adds	r1, r1, r3
 8002944:	07cc      	lsls	r4, r1, #31
 8002946:	087f      	lsrs	r7, r7, #1
 8002948:	084b      	lsrs	r3, r1, #1
 800294a:	4699      	mov	r9, r3
 800294c:	4680      	mov	r8, r0
 800294e:	433c      	orrs	r4, r7
 8002950:	e6f4      	b.n	800273c <__aeabi_dsub+0x2dc>
 8002952:	1afc      	subs	r4, r7, r3
 8002954:	42a7      	cmp	r7, r4
 8002956:	41bf      	sbcs	r7, r7
 8002958:	4663      	mov	r3, ip
 800295a:	427f      	negs	r7, r7
 800295c:	1ac9      	subs	r1, r1, r3
 800295e:	1bcb      	subs	r3, r1, r7
 8002960:	4699      	mov	r9, r3
 8002962:	465d      	mov	r5, fp
 8002964:	e5d5      	b.n	8002512 <__aeabi_dsub+0xb2>
 8002966:	08ff      	lsrs	r7, r7, #3
 8002968:	074b      	lsls	r3, r1, #29
 800296a:	465d      	mov	r5, fp
 800296c:	433b      	orrs	r3, r7
 800296e:	08cc      	lsrs	r4, r1, #3
 8002970:	e6ee      	b.n	8002750 <__aeabi_dsub+0x2f0>
 8002972:	4662      	mov	r2, ip
 8002974:	431a      	orrs	r2, r3
 8002976:	d000      	beq.n	800297a <__aeabi_dsub+0x51a>
 8002978:	e082      	b.n	8002a80 <__aeabi_dsub+0x620>
 800297a:	000b      	movs	r3, r1
 800297c:	433b      	orrs	r3, r7
 800297e:	d11b      	bne.n	80029b8 <__aeabi_dsub+0x558>
 8002980:	2480      	movs	r4, #128	; 0x80
 8002982:	2500      	movs	r5, #0
 8002984:	0324      	lsls	r4, r4, #12
 8002986:	e6f9      	b.n	800277c <__aeabi_dsub+0x31c>
 8002988:	19dc      	adds	r4, r3, r7
 800298a:	429c      	cmp	r4, r3
 800298c:	419b      	sbcs	r3, r3
 800298e:	4461      	add	r1, ip
 8002990:	4689      	mov	r9, r1
 8002992:	425b      	negs	r3, r3
 8002994:	4499      	add	r9, r3
 8002996:	464b      	mov	r3, r9
 8002998:	021b      	lsls	r3, r3, #8
 800299a:	d444      	bmi.n	8002a26 <__aeabi_dsub+0x5c6>
 800299c:	2301      	movs	r3, #1
 800299e:	4698      	mov	r8, r3
 80029a0:	e6cc      	b.n	800273c <__aeabi_dsub+0x2dc>
 80029a2:	1bdc      	subs	r4, r3, r7
 80029a4:	4662      	mov	r2, ip
 80029a6:	42a3      	cmp	r3, r4
 80029a8:	419b      	sbcs	r3, r3
 80029aa:	1a51      	subs	r1, r2, r1
 80029ac:	425b      	negs	r3, r3
 80029ae:	1acb      	subs	r3, r1, r3
 80029b0:	4699      	mov	r9, r3
 80029b2:	2301      	movs	r3, #1
 80029b4:	4698      	mov	r8, r3
 80029b6:	e5a4      	b.n	8002502 <__aeabi_dsub+0xa2>
 80029b8:	08ff      	lsrs	r7, r7, #3
 80029ba:	074b      	lsls	r3, r1, #29
 80029bc:	465d      	mov	r5, fp
 80029be:	433b      	orrs	r3, r7
 80029c0:	08cc      	lsrs	r4, r1, #3
 80029c2:	e6d7      	b.n	8002774 <__aeabi_dsub+0x314>
 80029c4:	4662      	mov	r2, ip
 80029c6:	431a      	orrs	r2, r3
 80029c8:	0014      	movs	r4, r2
 80029ca:	1e63      	subs	r3, r4, #1
 80029cc:	419c      	sbcs	r4, r3
 80029ce:	e679      	b.n	80026c4 <__aeabi_dsub+0x264>
 80029d0:	0015      	movs	r5, r2
 80029d2:	4664      	mov	r4, ip
 80029d4:	3d20      	subs	r5, #32
 80029d6:	40ec      	lsrs	r4, r5
 80029d8:	46a0      	mov	r8, r4
 80029da:	2a20      	cmp	r2, #32
 80029dc:	d005      	beq.n	80029ea <__aeabi_dsub+0x58a>
 80029de:	2540      	movs	r5, #64	; 0x40
 80029e0:	4664      	mov	r4, ip
 80029e2:	1aaa      	subs	r2, r5, r2
 80029e4:	4094      	lsls	r4, r2
 80029e6:	4323      	orrs	r3, r4
 80029e8:	469a      	mov	sl, r3
 80029ea:	4654      	mov	r4, sl
 80029ec:	1e63      	subs	r3, r4, #1
 80029ee:	419c      	sbcs	r4, r3
 80029f0:	4643      	mov	r3, r8
 80029f2:	4323      	orrs	r3, r4
 80029f4:	e773      	b.n	80028de <__aeabi_dsub+0x47e>
 80029f6:	4662      	mov	r2, ip
 80029f8:	431a      	orrs	r2, r3
 80029fa:	d023      	beq.n	8002a44 <__aeabi_dsub+0x5e4>
 80029fc:	000a      	movs	r2, r1
 80029fe:	433a      	orrs	r2, r7
 8002a00:	d000      	beq.n	8002a04 <__aeabi_dsub+0x5a4>
 8002a02:	e0a0      	b.n	8002b46 <__aeabi_dsub+0x6e6>
 8002a04:	4662      	mov	r2, ip
 8002a06:	08db      	lsrs	r3, r3, #3
 8002a08:	0752      	lsls	r2, r2, #29
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	4662      	mov	r2, ip
 8002a0e:	08d4      	lsrs	r4, r2, #3
 8002a10:	e6b0      	b.n	8002774 <__aeabi_dsub+0x314>
 8002a12:	000b      	movs	r3, r1
 8002a14:	433b      	orrs	r3, r7
 8002a16:	d100      	bne.n	8002a1a <__aeabi_dsub+0x5ba>
 8002a18:	e728      	b.n	800286c <__aeabi_dsub+0x40c>
 8002a1a:	08ff      	lsrs	r7, r7, #3
 8002a1c:	074b      	lsls	r3, r1, #29
 8002a1e:	465d      	mov	r5, fp
 8002a20:	433b      	orrs	r3, r7
 8002a22:	08cc      	lsrs	r4, r1, #3
 8002a24:	e697      	b.n	8002756 <__aeabi_dsub+0x2f6>
 8002a26:	2302      	movs	r3, #2
 8002a28:	4698      	mov	r8, r3
 8002a2a:	e736      	b.n	800289a <__aeabi_dsub+0x43a>
 8002a2c:	1afc      	subs	r4, r7, r3
 8002a2e:	42a7      	cmp	r7, r4
 8002a30:	41bf      	sbcs	r7, r7
 8002a32:	4663      	mov	r3, ip
 8002a34:	427f      	negs	r7, r7
 8002a36:	1ac9      	subs	r1, r1, r3
 8002a38:	1bcb      	subs	r3, r1, r7
 8002a3a:	4699      	mov	r9, r3
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	465d      	mov	r5, fp
 8002a40:	4698      	mov	r8, r3
 8002a42:	e55e      	b.n	8002502 <__aeabi_dsub+0xa2>
 8002a44:	074b      	lsls	r3, r1, #29
 8002a46:	08ff      	lsrs	r7, r7, #3
 8002a48:	433b      	orrs	r3, r7
 8002a4a:	08cc      	lsrs	r4, r1, #3
 8002a4c:	e692      	b.n	8002774 <__aeabi_dsub+0x314>
 8002a4e:	1bdc      	subs	r4, r3, r7
 8002a50:	4660      	mov	r0, ip
 8002a52:	42a3      	cmp	r3, r4
 8002a54:	41b6      	sbcs	r6, r6
 8002a56:	1a40      	subs	r0, r0, r1
 8002a58:	4276      	negs	r6, r6
 8002a5a:	1b80      	subs	r0, r0, r6
 8002a5c:	4681      	mov	r9, r0
 8002a5e:	0200      	lsls	r0, r0, #8
 8002a60:	d560      	bpl.n	8002b24 <__aeabi_dsub+0x6c4>
 8002a62:	1afc      	subs	r4, r7, r3
 8002a64:	42a7      	cmp	r7, r4
 8002a66:	41bf      	sbcs	r7, r7
 8002a68:	4663      	mov	r3, ip
 8002a6a:	427f      	negs	r7, r7
 8002a6c:	1ac9      	subs	r1, r1, r3
 8002a6e:	1bcb      	subs	r3, r1, r7
 8002a70:	4699      	mov	r9, r3
 8002a72:	465d      	mov	r5, fp
 8002a74:	e576      	b.n	8002564 <__aeabi_dsub+0x104>
 8002a76:	08ff      	lsrs	r7, r7, #3
 8002a78:	074b      	lsls	r3, r1, #29
 8002a7a:	433b      	orrs	r3, r7
 8002a7c:	08cc      	lsrs	r4, r1, #3
 8002a7e:	e667      	b.n	8002750 <__aeabi_dsub+0x2f0>
 8002a80:	000a      	movs	r2, r1
 8002a82:	08db      	lsrs	r3, r3, #3
 8002a84:	433a      	orrs	r2, r7
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dsub+0x62a>
 8002a88:	e66f      	b.n	800276a <__aeabi_dsub+0x30a>
 8002a8a:	4662      	mov	r2, ip
 8002a8c:	0752      	lsls	r2, r2, #29
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	4662      	mov	r2, ip
 8002a92:	08d4      	lsrs	r4, r2, #3
 8002a94:	2280      	movs	r2, #128	; 0x80
 8002a96:	0312      	lsls	r2, r2, #12
 8002a98:	4214      	tst	r4, r2
 8002a9a:	d007      	beq.n	8002aac <__aeabi_dsub+0x64c>
 8002a9c:	08c8      	lsrs	r0, r1, #3
 8002a9e:	4210      	tst	r0, r2
 8002aa0:	d104      	bne.n	8002aac <__aeabi_dsub+0x64c>
 8002aa2:	465d      	mov	r5, fp
 8002aa4:	0004      	movs	r4, r0
 8002aa6:	08fb      	lsrs	r3, r7, #3
 8002aa8:	0749      	lsls	r1, r1, #29
 8002aaa:	430b      	orrs	r3, r1
 8002aac:	0f5a      	lsrs	r2, r3, #29
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	08db      	lsrs	r3, r3, #3
 8002ab2:	0752      	lsls	r2, r2, #29
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	e65d      	b.n	8002774 <__aeabi_dsub+0x314>
 8002ab8:	074b      	lsls	r3, r1, #29
 8002aba:	08ff      	lsrs	r7, r7, #3
 8002abc:	433b      	orrs	r3, r7
 8002abe:	08cc      	lsrs	r4, r1, #3
 8002ac0:	e649      	b.n	8002756 <__aeabi_dsub+0x2f6>
 8002ac2:	19dc      	adds	r4, r3, r7
 8002ac4:	429c      	cmp	r4, r3
 8002ac6:	419b      	sbcs	r3, r3
 8002ac8:	4461      	add	r1, ip
 8002aca:	4689      	mov	r9, r1
 8002acc:	425b      	negs	r3, r3
 8002ace:	4499      	add	r9, r3
 8002ad0:	464b      	mov	r3, r9
 8002ad2:	021b      	lsls	r3, r3, #8
 8002ad4:	d400      	bmi.n	8002ad8 <__aeabi_dsub+0x678>
 8002ad6:	e631      	b.n	800273c <__aeabi_dsub+0x2dc>
 8002ad8:	464a      	mov	r2, r9
 8002ada:	4b17      	ldr	r3, [pc, #92]	; (8002b38 <__aeabi_dsub+0x6d8>)
 8002adc:	401a      	ands	r2, r3
 8002ade:	2301      	movs	r3, #1
 8002ae0:	4691      	mov	r9, r2
 8002ae2:	4698      	mov	r8, r3
 8002ae4:	e62a      	b.n	800273c <__aeabi_dsub+0x2dc>
 8002ae6:	0016      	movs	r6, r2
 8002ae8:	4664      	mov	r4, ip
 8002aea:	3e20      	subs	r6, #32
 8002aec:	40f4      	lsrs	r4, r6
 8002aee:	46a0      	mov	r8, r4
 8002af0:	2a20      	cmp	r2, #32
 8002af2:	d005      	beq.n	8002b00 <__aeabi_dsub+0x6a0>
 8002af4:	2640      	movs	r6, #64	; 0x40
 8002af6:	4664      	mov	r4, ip
 8002af8:	1ab2      	subs	r2, r6, r2
 8002afa:	4094      	lsls	r4, r2
 8002afc:	4323      	orrs	r3, r4
 8002afe:	469a      	mov	sl, r3
 8002b00:	4654      	mov	r4, sl
 8002b02:	1e63      	subs	r3, r4, #1
 8002b04:	419c      	sbcs	r4, r3
 8002b06:	4643      	mov	r3, r8
 8002b08:	431c      	orrs	r4, r3
 8002b0a:	e5db      	b.n	80026c4 <__aeabi_dsub+0x264>
 8002b0c:	0002      	movs	r2, r0
 8002b0e:	2400      	movs	r4, #0
 8002b10:	2300      	movs	r3, #0
 8002b12:	e548      	b.n	80025a6 <__aeabi_dsub+0x146>
 8002b14:	19dc      	adds	r4, r3, r7
 8002b16:	42bc      	cmp	r4, r7
 8002b18:	41bf      	sbcs	r7, r7
 8002b1a:	4461      	add	r1, ip
 8002b1c:	4689      	mov	r9, r1
 8002b1e:	427f      	negs	r7, r7
 8002b20:	44b9      	add	r9, r7
 8002b22:	e738      	b.n	8002996 <__aeabi_dsub+0x536>
 8002b24:	464b      	mov	r3, r9
 8002b26:	4323      	orrs	r3, r4
 8002b28:	d100      	bne.n	8002b2c <__aeabi_dsub+0x6cc>
 8002b2a:	e69f      	b.n	800286c <__aeabi_dsub+0x40c>
 8002b2c:	e606      	b.n	800273c <__aeabi_dsub+0x2dc>
 8002b2e:	46c0      	nop			; (mov r8, r8)
 8002b30:	000007fe 	.word	0x000007fe
 8002b34:	000007ff 	.word	0x000007ff
 8002b38:	ff7fffff 	.word	0xff7fffff
 8002b3c:	08ff      	lsrs	r7, r7, #3
 8002b3e:	074b      	lsls	r3, r1, #29
 8002b40:	433b      	orrs	r3, r7
 8002b42:	08cc      	lsrs	r4, r1, #3
 8002b44:	e616      	b.n	8002774 <__aeabi_dsub+0x314>
 8002b46:	4662      	mov	r2, ip
 8002b48:	08db      	lsrs	r3, r3, #3
 8002b4a:	0752      	lsls	r2, r2, #29
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	4662      	mov	r2, ip
 8002b50:	08d4      	lsrs	r4, r2, #3
 8002b52:	2280      	movs	r2, #128	; 0x80
 8002b54:	0312      	lsls	r2, r2, #12
 8002b56:	4214      	tst	r4, r2
 8002b58:	d007      	beq.n	8002b6a <__aeabi_dsub+0x70a>
 8002b5a:	08c8      	lsrs	r0, r1, #3
 8002b5c:	4210      	tst	r0, r2
 8002b5e:	d104      	bne.n	8002b6a <__aeabi_dsub+0x70a>
 8002b60:	465d      	mov	r5, fp
 8002b62:	0004      	movs	r4, r0
 8002b64:	08fb      	lsrs	r3, r7, #3
 8002b66:	0749      	lsls	r1, r1, #29
 8002b68:	430b      	orrs	r3, r1
 8002b6a:	0f5a      	lsrs	r2, r3, #29
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	0752      	lsls	r2, r2, #29
 8002b70:	08db      	lsrs	r3, r3, #3
 8002b72:	4313      	orrs	r3, r2
 8002b74:	e5fe      	b.n	8002774 <__aeabi_dsub+0x314>
 8002b76:	2300      	movs	r3, #0
 8002b78:	4a01      	ldr	r2, [pc, #4]	; (8002b80 <__aeabi_dsub+0x720>)
 8002b7a:	001c      	movs	r4, r3
 8002b7c:	e513      	b.n	80025a6 <__aeabi_dsub+0x146>
 8002b7e:	46c0      	nop			; (mov r8, r8)
 8002b80:	000007ff 	.word	0x000007ff

08002b84 <__aeabi_dcmpun>:
 8002b84:	b570      	push	{r4, r5, r6, lr}
 8002b86:	0005      	movs	r5, r0
 8002b88:	480c      	ldr	r0, [pc, #48]	; (8002bbc <__aeabi_dcmpun+0x38>)
 8002b8a:	031c      	lsls	r4, r3, #12
 8002b8c:	0016      	movs	r6, r2
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	030a      	lsls	r2, r1, #12
 8002b92:	0049      	lsls	r1, r1, #1
 8002b94:	0b12      	lsrs	r2, r2, #12
 8002b96:	0d49      	lsrs	r1, r1, #21
 8002b98:	0b24      	lsrs	r4, r4, #12
 8002b9a:	0d5b      	lsrs	r3, r3, #21
 8002b9c:	4281      	cmp	r1, r0
 8002b9e:	d008      	beq.n	8002bb2 <__aeabi_dcmpun+0x2e>
 8002ba0:	4a06      	ldr	r2, [pc, #24]	; (8002bbc <__aeabi_dcmpun+0x38>)
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d103      	bne.n	8002bb0 <__aeabi_dcmpun+0x2c>
 8002ba8:	0020      	movs	r0, r4
 8002baa:	4330      	orrs	r0, r6
 8002bac:	1e43      	subs	r3, r0, #1
 8002bae:	4198      	sbcs	r0, r3
 8002bb0:	bd70      	pop	{r4, r5, r6, pc}
 8002bb2:	2001      	movs	r0, #1
 8002bb4:	432a      	orrs	r2, r5
 8002bb6:	d1fb      	bne.n	8002bb0 <__aeabi_dcmpun+0x2c>
 8002bb8:	e7f2      	b.n	8002ba0 <__aeabi_dcmpun+0x1c>
 8002bba:	46c0      	nop			; (mov r8, r8)
 8002bbc:	000007ff 	.word	0x000007ff

08002bc0 <__aeabi_d2iz>:
 8002bc0:	000a      	movs	r2, r1
 8002bc2:	b530      	push	{r4, r5, lr}
 8002bc4:	4c13      	ldr	r4, [pc, #76]	; (8002c14 <__aeabi_d2iz+0x54>)
 8002bc6:	0053      	lsls	r3, r2, #1
 8002bc8:	0309      	lsls	r1, r1, #12
 8002bca:	0005      	movs	r5, r0
 8002bcc:	0b09      	lsrs	r1, r1, #12
 8002bce:	2000      	movs	r0, #0
 8002bd0:	0d5b      	lsrs	r3, r3, #21
 8002bd2:	0fd2      	lsrs	r2, r2, #31
 8002bd4:	42a3      	cmp	r3, r4
 8002bd6:	dd04      	ble.n	8002be2 <__aeabi_d2iz+0x22>
 8002bd8:	480f      	ldr	r0, [pc, #60]	; (8002c18 <__aeabi_d2iz+0x58>)
 8002bda:	4283      	cmp	r3, r0
 8002bdc:	dd02      	ble.n	8002be4 <__aeabi_d2iz+0x24>
 8002bde:	4b0f      	ldr	r3, [pc, #60]	; (8002c1c <__aeabi_d2iz+0x5c>)
 8002be0:	18d0      	adds	r0, r2, r3
 8002be2:	bd30      	pop	{r4, r5, pc}
 8002be4:	2080      	movs	r0, #128	; 0x80
 8002be6:	0340      	lsls	r0, r0, #13
 8002be8:	4301      	orrs	r1, r0
 8002bea:	480d      	ldr	r0, [pc, #52]	; (8002c20 <__aeabi_d2iz+0x60>)
 8002bec:	1ac0      	subs	r0, r0, r3
 8002bee:	281f      	cmp	r0, #31
 8002bf0:	dd08      	ble.n	8002c04 <__aeabi_d2iz+0x44>
 8002bf2:	480c      	ldr	r0, [pc, #48]	; (8002c24 <__aeabi_d2iz+0x64>)
 8002bf4:	1ac3      	subs	r3, r0, r3
 8002bf6:	40d9      	lsrs	r1, r3
 8002bf8:	000b      	movs	r3, r1
 8002bfa:	4258      	negs	r0, r3
 8002bfc:	2a00      	cmp	r2, #0
 8002bfe:	d1f0      	bne.n	8002be2 <__aeabi_d2iz+0x22>
 8002c00:	0018      	movs	r0, r3
 8002c02:	e7ee      	b.n	8002be2 <__aeabi_d2iz+0x22>
 8002c04:	4c08      	ldr	r4, [pc, #32]	; (8002c28 <__aeabi_d2iz+0x68>)
 8002c06:	40c5      	lsrs	r5, r0
 8002c08:	46a4      	mov	ip, r4
 8002c0a:	4463      	add	r3, ip
 8002c0c:	4099      	lsls	r1, r3
 8002c0e:	000b      	movs	r3, r1
 8002c10:	432b      	orrs	r3, r5
 8002c12:	e7f2      	b.n	8002bfa <__aeabi_d2iz+0x3a>
 8002c14:	000003fe 	.word	0x000003fe
 8002c18:	0000041d 	.word	0x0000041d
 8002c1c:	7fffffff 	.word	0x7fffffff
 8002c20:	00000433 	.word	0x00000433
 8002c24:	00000413 	.word	0x00000413
 8002c28:	fffffbed 	.word	0xfffffbed

08002c2c <__aeabi_i2d>:
 8002c2c:	b570      	push	{r4, r5, r6, lr}
 8002c2e:	2800      	cmp	r0, #0
 8002c30:	d016      	beq.n	8002c60 <__aeabi_i2d+0x34>
 8002c32:	17c3      	asrs	r3, r0, #31
 8002c34:	18c5      	adds	r5, r0, r3
 8002c36:	405d      	eors	r5, r3
 8002c38:	0fc4      	lsrs	r4, r0, #31
 8002c3a:	0028      	movs	r0, r5
 8002c3c:	f000 f91c 	bl	8002e78 <__clzsi2>
 8002c40:	4a11      	ldr	r2, [pc, #68]	; (8002c88 <__aeabi_i2d+0x5c>)
 8002c42:	1a12      	subs	r2, r2, r0
 8002c44:	280a      	cmp	r0, #10
 8002c46:	dc16      	bgt.n	8002c76 <__aeabi_i2d+0x4a>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	002e      	movs	r6, r5
 8002c4c:	3315      	adds	r3, #21
 8002c4e:	409e      	lsls	r6, r3
 8002c50:	230b      	movs	r3, #11
 8002c52:	1a18      	subs	r0, r3, r0
 8002c54:	40c5      	lsrs	r5, r0
 8002c56:	0552      	lsls	r2, r2, #21
 8002c58:	032d      	lsls	r5, r5, #12
 8002c5a:	0b2d      	lsrs	r5, r5, #12
 8002c5c:	0d53      	lsrs	r3, r2, #21
 8002c5e:	e003      	b.n	8002c68 <__aeabi_i2d+0x3c>
 8002c60:	2400      	movs	r4, #0
 8002c62:	2300      	movs	r3, #0
 8002c64:	2500      	movs	r5, #0
 8002c66:	2600      	movs	r6, #0
 8002c68:	051b      	lsls	r3, r3, #20
 8002c6a:	432b      	orrs	r3, r5
 8002c6c:	07e4      	lsls	r4, r4, #31
 8002c6e:	4323      	orrs	r3, r4
 8002c70:	0030      	movs	r0, r6
 8002c72:	0019      	movs	r1, r3
 8002c74:	bd70      	pop	{r4, r5, r6, pc}
 8002c76:	380b      	subs	r0, #11
 8002c78:	4085      	lsls	r5, r0
 8002c7a:	0552      	lsls	r2, r2, #21
 8002c7c:	032d      	lsls	r5, r5, #12
 8002c7e:	2600      	movs	r6, #0
 8002c80:	0b2d      	lsrs	r5, r5, #12
 8002c82:	0d53      	lsrs	r3, r2, #21
 8002c84:	e7f0      	b.n	8002c68 <__aeabi_i2d+0x3c>
 8002c86:	46c0      	nop			; (mov r8, r8)
 8002c88:	0000041e 	.word	0x0000041e

08002c8c <__aeabi_ui2d>:
 8002c8c:	b510      	push	{r4, lr}
 8002c8e:	1e04      	subs	r4, r0, #0
 8002c90:	d010      	beq.n	8002cb4 <__aeabi_ui2d+0x28>
 8002c92:	f000 f8f1 	bl	8002e78 <__clzsi2>
 8002c96:	4b0f      	ldr	r3, [pc, #60]	; (8002cd4 <__aeabi_ui2d+0x48>)
 8002c98:	1a1b      	subs	r3, r3, r0
 8002c9a:	280a      	cmp	r0, #10
 8002c9c:	dc11      	bgt.n	8002cc2 <__aeabi_ui2d+0x36>
 8002c9e:	220b      	movs	r2, #11
 8002ca0:	0021      	movs	r1, r4
 8002ca2:	1a12      	subs	r2, r2, r0
 8002ca4:	40d1      	lsrs	r1, r2
 8002ca6:	3015      	adds	r0, #21
 8002ca8:	030a      	lsls	r2, r1, #12
 8002caa:	055b      	lsls	r3, r3, #21
 8002cac:	4084      	lsls	r4, r0
 8002cae:	0b12      	lsrs	r2, r2, #12
 8002cb0:	0d5b      	lsrs	r3, r3, #21
 8002cb2:	e001      	b.n	8002cb8 <__aeabi_ui2d+0x2c>
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	051b      	lsls	r3, r3, #20
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	0020      	movs	r0, r4
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	bd10      	pop	{r4, pc}
 8002cc2:	0022      	movs	r2, r4
 8002cc4:	380b      	subs	r0, #11
 8002cc6:	4082      	lsls	r2, r0
 8002cc8:	055b      	lsls	r3, r3, #21
 8002cca:	0312      	lsls	r2, r2, #12
 8002ccc:	2400      	movs	r4, #0
 8002cce:	0b12      	lsrs	r2, r2, #12
 8002cd0:	0d5b      	lsrs	r3, r3, #21
 8002cd2:	e7f1      	b.n	8002cb8 <__aeabi_ui2d+0x2c>
 8002cd4:	0000041e 	.word	0x0000041e

08002cd8 <__aeabi_f2d>:
 8002cd8:	b570      	push	{r4, r5, r6, lr}
 8002cda:	0043      	lsls	r3, r0, #1
 8002cdc:	0246      	lsls	r6, r0, #9
 8002cde:	0fc4      	lsrs	r4, r0, #31
 8002ce0:	20fe      	movs	r0, #254	; 0xfe
 8002ce2:	0e1b      	lsrs	r3, r3, #24
 8002ce4:	1c59      	adds	r1, r3, #1
 8002ce6:	0a75      	lsrs	r5, r6, #9
 8002ce8:	4208      	tst	r0, r1
 8002cea:	d00c      	beq.n	8002d06 <__aeabi_f2d+0x2e>
 8002cec:	22e0      	movs	r2, #224	; 0xe0
 8002cee:	0092      	lsls	r2, r2, #2
 8002cf0:	4694      	mov	ip, r2
 8002cf2:	076d      	lsls	r5, r5, #29
 8002cf4:	0b36      	lsrs	r6, r6, #12
 8002cf6:	4463      	add	r3, ip
 8002cf8:	051b      	lsls	r3, r3, #20
 8002cfa:	4333      	orrs	r3, r6
 8002cfc:	07e4      	lsls	r4, r4, #31
 8002cfe:	4323      	orrs	r3, r4
 8002d00:	0028      	movs	r0, r5
 8002d02:	0019      	movs	r1, r3
 8002d04:	bd70      	pop	{r4, r5, r6, pc}
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d114      	bne.n	8002d34 <__aeabi_f2d+0x5c>
 8002d0a:	2d00      	cmp	r5, #0
 8002d0c:	d01b      	beq.n	8002d46 <__aeabi_f2d+0x6e>
 8002d0e:	0028      	movs	r0, r5
 8002d10:	f000 f8b2 	bl	8002e78 <__clzsi2>
 8002d14:	280a      	cmp	r0, #10
 8002d16:	dc1c      	bgt.n	8002d52 <__aeabi_f2d+0x7a>
 8002d18:	230b      	movs	r3, #11
 8002d1a:	002e      	movs	r6, r5
 8002d1c:	1a1b      	subs	r3, r3, r0
 8002d1e:	40de      	lsrs	r6, r3
 8002d20:	0003      	movs	r3, r0
 8002d22:	3315      	adds	r3, #21
 8002d24:	409d      	lsls	r5, r3
 8002d26:	4a0e      	ldr	r2, [pc, #56]	; (8002d60 <__aeabi_f2d+0x88>)
 8002d28:	0336      	lsls	r6, r6, #12
 8002d2a:	1a12      	subs	r2, r2, r0
 8002d2c:	0552      	lsls	r2, r2, #21
 8002d2e:	0b36      	lsrs	r6, r6, #12
 8002d30:	0d53      	lsrs	r3, r2, #21
 8002d32:	e7e1      	b.n	8002cf8 <__aeabi_f2d+0x20>
 8002d34:	2d00      	cmp	r5, #0
 8002d36:	d009      	beq.n	8002d4c <__aeabi_f2d+0x74>
 8002d38:	2280      	movs	r2, #128	; 0x80
 8002d3a:	0b36      	lsrs	r6, r6, #12
 8002d3c:	0312      	lsls	r2, r2, #12
 8002d3e:	4b09      	ldr	r3, [pc, #36]	; (8002d64 <__aeabi_f2d+0x8c>)
 8002d40:	076d      	lsls	r5, r5, #29
 8002d42:	4316      	orrs	r6, r2
 8002d44:	e7d8      	b.n	8002cf8 <__aeabi_f2d+0x20>
 8002d46:	2300      	movs	r3, #0
 8002d48:	2600      	movs	r6, #0
 8002d4a:	e7d5      	b.n	8002cf8 <__aeabi_f2d+0x20>
 8002d4c:	2600      	movs	r6, #0
 8002d4e:	4b05      	ldr	r3, [pc, #20]	; (8002d64 <__aeabi_f2d+0x8c>)
 8002d50:	e7d2      	b.n	8002cf8 <__aeabi_f2d+0x20>
 8002d52:	0003      	movs	r3, r0
 8002d54:	3b0b      	subs	r3, #11
 8002d56:	409d      	lsls	r5, r3
 8002d58:	002e      	movs	r6, r5
 8002d5a:	2500      	movs	r5, #0
 8002d5c:	e7e3      	b.n	8002d26 <__aeabi_f2d+0x4e>
 8002d5e:	46c0      	nop			; (mov r8, r8)
 8002d60:	00000389 	.word	0x00000389
 8002d64:	000007ff 	.word	0x000007ff

08002d68 <__aeabi_d2f>:
 8002d68:	0002      	movs	r2, r0
 8002d6a:	004b      	lsls	r3, r1, #1
 8002d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d6e:	0d5b      	lsrs	r3, r3, #21
 8002d70:	030c      	lsls	r4, r1, #12
 8002d72:	4e3d      	ldr	r6, [pc, #244]	; (8002e68 <__aeabi_d2f+0x100>)
 8002d74:	0a64      	lsrs	r4, r4, #9
 8002d76:	0f40      	lsrs	r0, r0, #29
 8002d78:	1c5f      	adds	r7, r3, #1
 8002d7a:	0fc9      	lsrs	r1, r1, #31
 8002d7c:	4304      	orrs	r4, r0
 8002d7e:	00d5      	lsls	r5, r2, #3
 8002d80:	4237      	tst	r7, r6
 8002d82:	d00a      	beq.n	8002d9a <__aeabi_d2f+0x32>
 8002d84:	4839      	ldr	r0, [pc, #228]	; (8002e6c <__aeabi_d2f+0x104>)
 8002d86:	181e      	adds	r6, r3, r0
 8002d88:	2efe      	cmp	r6, #254	; 0xfe
 8002d8a:	dd16      	ble.n	8002dba <__aeabi_d2f+0x52>
 8002d8c:	20ff      	movs	r0, #255	; 0xff
 8002d8e:	2400      	movs	r4, #0
 8002d90:	05c0      	lsls	r0, r0, #23
 8002d92:	4320      	orrs	r0, r4
 8002d94:	07c9      	lsls	r1, r1, #31
 8002d96:	4308      	orrs	r0, r1
 8002d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d106      	bne.n	8002dac <__aeabi_d2f+0x44>
 8002d9e:	432c      	orrs	r4, r5
 8002da0:	d026      	beq.n	8002df0 <__aeabi_d2f+0x88>
 8002da2:	2205      	movs	r2, #5
 8002da4:	0192      	lsls	r2, r2, #6
 8002da6:	0a54      	lsrs	r4, r2, #9
 8002da8:	b2d8      	uxtb	r0, r3
 8002daa:	e7f1      	b.n	8002d90 <__aeabi_d2f+0x28>
 8002dac:	4325      	orrs	r5, r4
 8002dae:	d0ed      	beq.n	8002d8c <__aeabi_d2f+0x24>
 8002db0:	2080      	movs	r0, #128	; 0x80
 8002db2:	03c0      	lsls	r0, r0, #15
 8002db4:	4304      	orrs	r4, r0
 8002db6:	20ff      	movs	r0, #255	; 0xff
 8002db8:	e7ea      	b.n	8002d90 <__aeabi_d2f+0x28>
 8002dba:	2e00      	cmp	r6, #0
 8002dbc:	dd1b      	ble.n	8002df6 <__aeabi_d2f+0x8e>
 8002dbe:	0192      	lsls	r2, r2, #6
 8002dc0:	1e53      	subs	r3, r2, #1
 8002dc2:	419a      	sbcs	r2, r3
 8002dc4:	00e4      	lsls	r4, r4, #3
 8002dc6:	0f6d      	lsrs	r5, r5, #29
 8002dc8:	4322      	orrs	r2, r4
 8002dca:	432a      	orrs	r2, r5
 8002dcc:	0753      	lsls	r3, r2, #29
 8002dce:	d048      	beq.n	8002e62 <__aeabi_d2f+0xfa>
 8002dd0:	230f      	movs	r3, #15
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	2b04      	cmp	r3, #4
 8002dd6:	d000      	beq.n	8002dda <__aeabi_d2f+0x72>
 8002dd8:	3204      	adds	r2, #4
 8002dda:	2380      	movs	r3, #128	; 0x80
 8002ddc:	04db      	lsls	r3, r3, #19
 8002dde:	4013      	ands	r3, r2
 8002de0:	d03f      	beq.n	8002e62 <__aeabi_d2f+0xfa>
 8002de2:	1c70      	adds	r0, r6, #1
 8002de4:	2efe      	cmp	r6, #254	; 0xfe
 8002de6:	d0d1      	beq.n	8002d8c <__aeabi_d2f+0x24>
 8002de8:	0192      	lsls	r2, r2, #6
 8002dea:	0a54      	lsrs	r4, r2, #9
 8002dec:	b2c0      	uxtb	r0, r0
 8002dee:	e7cf      	b.n	8002d90 <__aeabi_d2f+0x28>
 8002df0:	2000      	movs	r0, #0
 8002df2:	2400      	movs	r4, #0
 8002df4:	e7cc      	b.n	8002d90 <__aeabi_d2f+0x28>
 8002df6:	0032      	movs	r2, r6
 8002df8:	3217      	adds	r2, #23
 8002dfa:	db22      	blt.n	8002e42 <__aeabi_d2f+0xda>
 8002dfc:	2080      	movs	r0, #128	; 0x80
 8002dfe:	0400      	lsls	r0, r0, #16
 8002e00:	4320      	orrs	r0, r4
 8002e02:	241e      	movs	r4, #30
 8002e04:	1ba4      	subs	r4, r4, r6
 8002e06:	2c1f      	cmp	r4, #31
 8002e08:	dd1d      	ble.n	8002e46 <__aeabi_d2f+0xde>
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	4252      	negs	r2, r2
 8002e0e:	1b96      	subs	r6, r2, r6
 8002e10:	0002      	movs	r2, r0
 8002e12:	40f2      	lsrs	r2, r6
 8002e14:	0016      	movs	r6, r2
 8002e16:	2c20      	cmp	r4, #32
 8002e18:	d004      	beq.n	8002e24 <__aeabi_d2f+0xbc>
 8002e1a:	4a15      	ldr	r2, [pc, #84]	; (8002e70 <__aeabi_d2f+0x108>)
 8002e1c:	4694      	mov	ip, r2
 8002e1e:	4463      	add	r3, ip
 8002e20:	4098      	lsls	r0, r3
 8002e22:	4305      	orrs	r5, r0
 8002e24:	002a      	movs	r2, r5
 8002e26:	1e53      	subs	r3, r2, #1
 8002e28:	419a      	sbcs	r2, r3
 8002e2a:	4332      	orrs	r2, r6
 8002e2c:	2600      	movs	r6, #0
 8002e2e:	0753      	lsls	r3, r2, #29
 8002e30:	d1ce      	bne.n	8002dd0 <__aeabi_d2f+0x68>
 8002e32:	2480      	movs	r4, #128	; 0x80
 8002e34:	0013      	movs	r3, r2
 8002e36:	04e4      	lsls	r4, r4, #19
 8002e38:	2001      	movs	r0, #1
 8002e3a:	4023      	ands	r3, r4
 8002e3c:	4222      	tst	r2, r4
 8002e3e:	d1d3      	bne.n	8002de8 <__aeabi_d2f+0x80>
 8002e40:	e7b0      	b.n	8002da4 <__aeabi_d2f+0x3c>
 8002e42:	2300      	movs	r3, #0
 8002e44:	e7ad      	b.n	8002da2 <__aeabi_d2f+0x3a>
 8002e46:	4a0b      	ldr	r2, [pc, #44]	; (8002e74 <__aeabi_d2f+0x10c>)
 8002e48:	4694      	mov	ip, r2
 8002e4a:	002a      	movs	r2, r5
 8002e4c:	40e2      	lsrs	r2, r4
 8002e4e:	0014      	movs	r4, r2
 8002e50:	002a      	movs	r2, r5
 8002e52:	4463      	add	r3, ip
 8002e54:	409a      	lsls	r2, r3
 8002e56:	4098      	lsls	r0, r3
 8002e58:	1e55      	subs	r5, r2, #1
 8002e5a:	41aa      	sbcs	r2, r5
 8002e5c:	4302      	orrs	r2, r0
 8002e5e:	4322      	orrs	r2, r4
 8002e60:	e7e4      	b.n	8002e2c <__aeabi_d2f+0xc4>
 8002e62:	0033      	movs	r3, r6
 8002e64:	e79e      	b.n	8002da4 <__aeabi_d2f+0x3c>
 8002e66:	46c0      	nop			; (mov r8, r8)
 8002e68:	000007fe 	.word	0x000007fe
 8002e6c:	fffffc80 	.word	0xfffffc80
 8002e70:	fffffca2 	.word	0xfffffca2
 8002e74:	fffffc82 	.word	0xfffffc82

08002e78 <__clzsi2>:
 8002e78:	211c      	movs	r1, #28
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	041b      	lsls	r3, r3, #16
 8002e7e:	4298      	cmp	r0, r3
 8002e80:	d301      	bcc.n	8002e86 <__clzsi2+0xe>
 8002e82:	0c00      	lsrs	r0, r0, #16
 8002e84:	3910      	subs	r1, #16
 8002e86:	0a1b      	lsrs	r3, r3, #8
 8002e88:	4298      	cmp	r0, r3
 8002e8a:	d301      	bcc.n	8002e90 <__clzsi2+0x18>
 8002e8c:	0a00      	lsrs	r0, r0, #8
 8002e8e:	3908      	subs	r1, #8
 8002e90:	091b      	lsrs	r3, r3, #4
 8002e92:	4298      	cmp	r0, r3
 8002e94:	d301      	bcc.n	8002e9a <__clzsi2+0x22>
 8002e96:	0900      	lsrs	r0, r0, #4
 8002e98:	3904      	subs	r1, #4
 8002e9a:	a202      	add	r2, pc, #8	; (adr r2, 8002ea4 <__clzsi2+0x2c>)
 8002e9c:	5c10      	ldrb	r0, [r2, r0]
 8002e9e:	1840      	adds	r0, r0, r1
 8002ea0:	4770      	bx	lr
 8002ea2:	46c0      	nop			; (mov r8, r8)
 8002ea4:	02020304 	.word	0x02020304
 8002ea8:	01010101 	.word	0x01010101
	...

08002eb4 <convert_DDmm_to_DDD>:
static void MX_DMA_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */

float convert_DDmm_to_DDD(float DDmm, char *sign){
 8002eb4:	b590      	push	{r4, r7, lr}
 8002eb6:	b087      	sub	sp, #28
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]

    //convert to DDD format
    int DD = ((int)DDmm)/100;
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fe f8b6 	bl	8001030 <__aeabi_f2iz>
 8002ec4:	0003      	movs	r3, r0
 8002ec6:	2164      	movs	r1, #100	; 0x64
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f7fd f9c9 	bl	8000260 <__divsi3>
 8002ece:	0003      	movs	r3, r0
 8002ed0:	613b      	str	r3, [r7, #16]
    float mm = DDmm - DD*100;
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	2264      	movs	r2, #100	; 0x64
 8002ed6:	4353      	muls	r3, r2
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f7fe f8c9 	bl	8001070 <__aeabi_i2f>
 8002ede:	1c03      	adds	r3, r0, #0
 8002ee0:	1c19      	adds	r1, r3, #0
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7fd fef6 	bl	8000cd4 <__aeabi_fsub>
 8002ee8:	1c03      	adds	r3, r0, #0
 8002eea:	60fb      	str	r3, [r7, #12]
    float DDD = DD + mm/60;
 8002eec:	6938      	ldr	r0, [r7, #16]
 8002eee:	f7fe f8bf 	bl	8001070 <__aeabi_i2f>
 8002ef2:	1c04      	adds	r4, r0, #0
 8002ef4:	4912      	ldr	r1, [pc, #72]	; (8002f40 <convert_DDmm_to_DDD+0x8c>)
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	f7fd fd24 	bl	8000944 <__aeabi_fdiv>
 8002efc:	1c03      	adds	r3, r0, #0
 8002efe:	1c19      	adds	r1, r3, #0
 8002f00:	1c20      	adds	r0, r4, #0
 8002f02:	f7fd fb81 	bl	8000608 <__aeabi_fadd>
 8002f06:	1c03      	adds	r3, r0, #0
 8002f08:	617b      	str	r3, [r7, #20]

    //add negative sign if south or west
    if (strcmp(sign,"S") == 0 || strcmp(sign,"W") == 0){
 8002f0a:	4a0e      	ldr	r2, [pc, #56]	; (8002f44 <convert_DDmm_to_DDD+0x90>)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	0011      	movs	r1, r2
 8002f10:	0018      	movs	r0, r3
 8002f12:	f7fd f8f5 	bl	8000100 <strcmp>
 8002f16:	1e03      	subs	r3, r0, #0
 8002f18:	d007      	beq.n	8002f2a <convert_DDmm_to_DDD+0x76>
 8002f1a:	4a0b      	ldr	r2, [pc, #44]	; (8002f48 <convert_DDmm_to_DDD+0x94>)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	0011      	movs	r1, r2
 8002f20:	0018      	movs	r0, r3
 8002f22:	f7fd f8ed 	bl	8000100 <strcmp>
 8002f26:	1e03      	subs	r3, r0, #0
 8002f28:	d104      	bne.n	8002f34 <convert_DDmm_to_DDD+0x80>
        DDD = -DDD;
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	2280      	movs	r2, #128	; 0x80
 8002f2e:	0612      	lsls	r2, r2, #24
 8002f30:	4053      	eors	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
    }

    return DDD;
 8002f34:	697b      	ldr	r3, [r7, #20]
}
 8002f36:	1c18      	adds	r0, r3, #0
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	b007      	add	sp, #28
 8002f3c:	bd90      	pop	{r4, r7, pc}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	42700000 	.word	0x42700000
 8002f44:	0800c150 	.word	0x0800c150
 8002f48:	0800c154 	.word	0x0800c154

08002f4c <m8n_read_location>:

void m8n_read_location(char nmea_raw_data[], char *loc_str[]){
 8002f4c:	b5b0      	push	{r4, r5, r7, lr}
 8002f4e:	b096      	sub	sp, #88	; 0x58
 8002f50:	af02      	add	r7, sp, #8
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]

    const __uint8_t GLL_MSG_LEN = 47;
 8002f56:	244f      	movs	r4, #79	; 0x4f
 8002f58:	193b      	adds	r3, r7, r4
 8002f5a:	222f      	movs	r2, #47	; 0x2f
 8002f5c:	701a      	strb	r2, [r3, #0]
    float latitude, longitude;
    char lat_sign, long_sign;
    char *start_GLL_msg;
    int len_GLL_msg;

    start_GLL_msg = strstr(nmea_raw_data, "GLL");
 8002f5e:	4a83      	ldr	r2, [pc, #524]	; (800316c <m8n_read_location+0x220>)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	0011      	movs	r1, r2
 8002f64:	0018      	movs	r0, r3
 8002f66:	f004 ff5d 	bl	8007e24 <strstr>
 8002f6a:	0003      	movs	r3, r0
 8002f6c:	64bb      	str	r3, [r7, #72]	; 0x48
    len_GLL_msg = strlen(start_GLL_msg);
 8002f6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f70:	0018      	movs	r0, r3
 8002f72:	f7fd f8cf 	bl	8000114 <strlen>
 8002f76:	0003      	movs	r3, r0
 8002f78:	647b      	str	r3, [r7, #68]	; 0x44

    //TODO : check to send **loc_str, like in function sim800_read_sms
    *loc_str = "NO GPS LOCK";
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	4a7c      	ldr	r2, [pc, #496]	; (8003170 <m8n_read_location+0x224>)
 8002f7e:	601a      	str	r2, [r3, #0]

    //message is not valid as does not have minimum length
    if (len_GLL_msg < GLL_MSG_LEN){
 8002f80:	193b      	adds	r3, r7, r4
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f86:	429a      	cmp	r2, r3
 8002f88:	da10      	bge.n	8002fac <m8n_read_location+0x60>
        char sentence[50] = "";
 8002f8a:	2408      	movs	r4, #8
 8002f8c:	193b      	adds	r3, r7, r4
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]
 8002f92:	3304      	adds	r3, #4
 8002f94:	222e      	movs	r2, #46	; 0x2e
 8002f96:	2100      	movs	r1, #0
 8002f98:	0018      	movs	r0, r3
 8002f9a:	f003 ff2e 	bl	8006dfa <memset>
        sprintf(sentence,"NMEA message not valid\r\n");
 8002f9e:	4a75      	ldr	r2, [pc, #468]	; (8003174 <m8n_read_location+0x228>)
 8002fa0:	193b      	adds	r3, r7, r4
 8002fa2:	0011      	movs	r1, r2
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f004 fe9f 	bl	8007ce8 <siprintf>
 8002faa:	e0dc      	b.n	8003166 <m8n_read_location+0x21a>

        return;
    }

    //retreive location parameters from nmea sentence
    sscanf(start_GLL_msg, "GLL,%f,%c,%f,%c,",&latitude, &lat_sign, &longitude, &long_sign);
 8002fac:	233b      	movs	r3, #59	; 0x3b
 8002fae:	18fc      	adds	r4, r7, r3
 8002fb0:	2340      	movs	r3, #64	; 0x40
 8002fb2:	18fa      	adds	r2, r7, r3
 8002fb4:	4970      	ldr	r1, [pc, #448]	; (8003178 <m8n_read_location+0x22c>)
 8002fb6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002fb8:	233a      	movs	r3, #58	; 0x3a
 8002fba:	18fb      	adds	r3, r7, r3
 8002fbc:	9301      	str	r3, [sp, #4]
 8002fbe:	233c      	movs	r3, #60	; 0x3c
 8002fc0:	18fb      	adds	r3, r7, r3
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	0023      	movs	r3, r4
 8002fc6:	f004 feaf 	bl	8007d28 <siscanf>

    //if one of the lat or long is equal to 0, reset lock value and return
    if (latitude == 0 || longitude == 0){
 8002fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fcc:	2100      	movs	r1, #0
 8002fce:	1c18      	adds	r0, r3, #0
 8002fd0:	f7fd fa7c 	bl	80004cc <__aeabi_fcmpeq>
 8002fd4:	1e03      	subs	r3, r0, #0
 8002fd6:	d106      	bne.n	8002fe6 <m8n_read_location+0x9a>
 8002fd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fda:	2100      	movs	r1, #0
 8002fdc:	1c18      	adds	r0, r3, #0
 8002fde:	f7fd fa75 	bl	80004cc <__aeabi_fcmpeq>
 8002fe2:	1e03      	subs	r3, r0, #0
 8002fe4:	d01f      	beq.n	8003026 <m8n_read_location+0xda>
        gps_lock = 0;
 8002fe6:	4b65      	ldr	r3, [pc, #404]	; (800317c <m8n_read_location+0x230>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
        //*loc_str = "";

        char sentence[50] = "";
 8002fec:	2408      	movs	r4, #8
 8002fee:	193b      	adds	r3, r7, r4
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	3304      	adds	r3, #4
 8002ff6:	222e      	movs	r2, #46	; 0x2e
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f003 fefd 	bl	8006dfa <memset>
        sprintf(sentence,"%Inconsistent, lock = %i\r\n",gps_lock);
 8003000:	4b5e      	ldr	r3, [pc, #376]	; (800317c <m8n_read_location+0x230>)
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	495e      	ldr	r1, [pc, #376]	; (8003180 <m8n_read_location+0x234>)
 8003006:	193b      	adds	r3, r7, r4
 8003008:	0018      	movs	r0, r3
 800300a:	f004 fe6d 	bl	8007ce8 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 800300e:	193b      	adds	r3, r7, r4
 8003010:	0018      	movs	r0, r3
 8003012:	f7fd f87f 	bl	8000114 <strlen>
 8003016:	0003      	movs	r3, r0
 8003018:	b29a      	uxth	r2, r3
 800301a:	1939      	adds	r1, r7, r4
 800301c:	4859      	ldr	r0, [pc, #356]	; (8003184 <m8n_read_location+0x238>)
 800301e:	2364      	movs	r3, #100	; 0x64
 8003020:	f002 fdc0 	bl	8005ba4 <HAL_UART_Transmit>
 8003024:	e09f      	b.n	8003166 <m8n_read_location+0x21a>

        return;
    }

    //if one of the lat or long is nan (https://stackoverflow.com/a/570694), reset lock value and return
    else if (latitude != latitude || longitude != longitude){
 8003026:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003028:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800302a:	1c11      	adds	r1, r2, #0
 800302c:	1c18      	adds	r0, r3, #0
 800302e:	f7fd fa4d 	bl	80004cc <__aeabi_fcmpeq>
 8003032:	1e03      	subs	r3, r0, #0
 8003034:	d007      	beq.n	8003046 <m8n_read_location+0xfa>
 8003036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003038:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800303a:	1c11      	adds	r1, r2, #0
 800303c:	1c18      	adds	r0, r3, #0
 800303e:	f7fd fa45 	bl	80004cc <__aeabi_fcmpeq>
 8003042:	1e03      	subs	r3, r0, #0
 8003044:	d11f      	bne.n	8003086 <m8n_read_location+0x13a>
        gps_lock = 0;
 8003046:	4b4d      	ldr	r3, [pc, #308]	; (800317c <m8n_read_location+0x230>)
 8003048:	2200      	movs	r2, #0
 800304a:	601a      	str	r2, [r3, #0]
        //*loc_str = "";

        char sentence[50] = "";
 800304c:	2408      	movs	r4, #8
 800304e:	193b      	adds	r3, r7, r4
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	3304      	adds	r3, #4
 8003056:	222e      	movs	r2, #46	; 0x2e
 8003058:	2100      	movs	r1, #0
 800305a:	0018      	movs	r0, r3
 800305c:	f003 fecd 	bl	8006dfa <memset>
        sprintf(sentence,"%NaN, lock = %i\r\n",gps_lock);
 8003060:	4b46      	ldr	r3, [pc, #280]	; (800317c <m8n_read_location+0x230>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	4948      	ldr	r1, [pc, #288]	; (8003188 <m8n_read_location+0x23c>)
 8003066:	193b      	adds	r3, r7, r4
 8003068:	0018      	movs	r0, r3
 800306a:	f004 fe3d 	bl	8007ce8 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 800306e:	193b      	adds	r3, r7, r4
 8003070:	0018      	movs	r0, r3
 8003072:	f7fd f84f 	bl	8000114 <strlen>
 8003076:	0003      	movs	r3, r0
 8003078:	b29a      	uxth	r2, r3
 800307a:	1939      	adds	r1, r7, r4
 800307c:	4841      	ldr	r0, [pc, #260]	; (8003184 <m8n_read_location+0x238>)
 800307e:	2364      	movs	r3, #100	; 0x64
 8003080:	f002 fd90 	bl	8005ba4 <HAL_UART_Transmit>
 8003084:	e06f      	b.n	8003166 <m8n_read_location+0x21a>

        return;
    }

	//copy location parameters into loc_str under desired format
	sprintf(loc_str, "%f,%f\r\n",convert_DDmm_to_DDD(latitude,&lat_sign),convert_DDmm_to_DDD(longitude,&long_sign));
 8003086:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003088:	223b      	movs	r2, #59	; 0x3b
 800308a:	18ba      	adds	r2, r7, r2
 800308c:	0011      	movs	r1, r2
 800308e:	1c18      	adds	r0, r3, #0
 8003090:	f7ff ff10 	bl	8002eb4 <convert_DDmm_to_DDD>
 8003094:	1c03      	adds	r3, r0, #0
 8003096:	1c18      	adds	r0, r3, #0
 8003098:	f7ff fe1e 	bl	8002cd8 <__aeabi_f2d>
 800309c:	0004      	movs	r4, r0
 800309e:	000d      	movs	r5, r1
 80030a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030a2:	223a      	movs	r2, #58	; 0x3a
 80030a4:	18ba      	adds	r2, r7, r2
 80030a6:	0011      	movs	r1, r2
 80030a8:	1c18      	adds	r0, r3, #0
 80030aa:	f7ff ff03 	bl	8002eb4 <convert_DDmm_to_DDD>
 80030ae:	1c03      	adds	r3, r0, #0
 80030b0:	1c18      	adds	r0, r3, #0
 80030b2:	f7ff fe11 	bl	8002cd8 <__aeabi_f2d>
 80030b6:	0002      	movs	r2, r0
 80030b8:	000b      	movs	r3, r1
 80030ba:	4934      	ldr	r1, [pc, #208]	; (800318c <m8n_read_location+0x240>)
 80030bc:	6838      	ldr	r0, [r7, #0]
 80030be:	9200      	str	r2, [sp, #0]
 80030c0:	9301      	str	r3, [sp, #4]
 80030c2:	0022      	movs	r2, r4
 80030c4:	002b      	movs	r3, r5
 80030c6:	f004 fe0f 	bl	8007ce8 <siprintf>

    //if number of gps lock is still below threshold, increment lock value and return
    if (gps_lock < gps_lock_th){
 80030ca:	4b2c      	ldr	r3, [pc, #176]	; (800317c <m8n_read_location+0x230>)
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	4b30      	ldr	r3, [pc, #192]	; (8003190 <m8n_read_location+0x244>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	da21      	bge.n	800311a <m8n_read_location+0x1ce>
        gps_lock++;
 80030d6:	4b29      	ldr	r3, [pc, #164]	; (800317c <m8n_read_location+0x230>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	1c5a      	adds	r2, r3, #1
 80030dc:	4b27      	ldr	r3, [pc, #156]	; (800317c <m8n_read_location+0x230>)
 80030de:	601a      	str	r2, [r3, #0]

        char sentence[50] = "";
 80030e0:	2408      	movs	r4, #8
 80030e2:	193b      	adds	r3, r7, r4
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	3304      	adds	r3, #4
 80030ea:	222e      	movs	r2, #46	; 0x2e
 80030ec:	2100      	movs	r1, #0
 80030ee:	0018      	movs	r0, r3
 80030f0:	f003 fe83 	bl	8006dfa <memset>
        sprintf(sentence,"%OK, below threshold, lock = %i\r\n",gps_lock);
 80030f4:	4b21      	ldr	r3, [pc, #132]	; (800317c <m8n_read_location+0x230>)
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	4926      	ldr	r1, [pc, #152]	; (8003194 <m8n_read_location+0x248>)
 80030fa:	193b      	adds	r3, r7, r4
 80030fc:	0018      	movs	r0, r3
 80030fe:	f004 fdf3 	bl	8007ce8 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 8003102:	193b      	adds	r3, r7, r4
 8003104:	0018      	movs	r0, r3
 8003106:	f7fd f805 	bl	8000114 <strlen>
 800310a:	0003      	movs	r3, r0
 800310c:	b29a      	uxth	r2, r3
 800310e:	1939      	adds	r1, r7, r4
 8003110:	481c      	ldr	r0, [pc, #112]	; (8003184 <m8n_read_location+0x238>)
 8003112:	2364      	movs	r3, #100	; 0x64
 8003114:	f002 fd46 	bl	8005ba4 <HAL_UART_Transmit>
 8003118:	e025      	b.n	8003166 <m8n_read_location+0x21a>

        return;
    }

    //if nb of consecutive locks is above threshold
    else if (gps_lock >= gps_lock_th){
 800311a:	4b18      	ldr	r3, [pc, #96]	; (800317c <m8n_read_location+0x230>)
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	4b1c      	ldr	r3, [pc, #112]	; (8003190 <m8n_read_location+0x244>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	db1f      	blt.n	8003166 <m8n_read_location+0x21a>
    	gps_lock = gps_lock_th;
 8003126:	4b1a      	ldr	r3, [pc, #104]	; (8003190 <m8n_read_location+0x244>)
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	4b14      	ldr	r3, [pc, #80]	; (800317c <m8n_read_location+0x230>)
 800312c:	601a      	str	r2, [r3, #0]

        char sentence[50] = "";
 800312e:	2408      	movs	r4, #8
 8003130:	193b      	adds	r3, r7, r4
 8003132:	2200      	movs	r2, #0
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	3304      	adds	r3, #4
 8003138:	222e      	movs	r2, #46	; 0x2e
 800313a:	2100      	movs	r1, #0
 800313c:	0018      	movs	r0, r3
 800313e:	f003 fe5c 	bl	8006dfa <memset>
        sprintf(sentence,"All OK, lock = %i\r\n",gps_lock);
 8003142:	4b0e      	ldr	r3, [pc, #56]	; (800317c <m8n_read_location+0x230>)
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	4914      	ldr	r1, [pc, #80]	; (8003198 <m8n_read_location+0x24c>)
 8003148:	193b      	adds	r3, r7, r4
 800314a:	0018      	movs	r0, r3
 800314c:	f004 fdcc 	bl	8007ce8 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 8003150:	193b      	adds	r3, r7, r4
 8003152:	0018      	movs	r0, r3
 8003154:	f7fc ffde 	bl	8000114 <strlen>
 8003158:	0003      	movs	r3, r0
 800315a:	b29a      	uxth	r2, r3
 800315c:	1939      	adds	r1, r7, r4
 800315e:	4809      	ldr	r0, [pc, #36]	; (8003184 <m8n_read_location+0x238>)
 8003160:	2364      	movs	r3, #100	; 0x64
 8003162:	f002 fd1f 	bl	8005ba4 <HAL_UART_Transmit>
        //HAL_UART_Transmit(&huart2, (uint8_t*) *loc_str, strlen(*loc_str), 100);

        return;
    }

}
 8003166:	46bd      	mov	sp, r7
 8003168:	b014      	add	sp, #80	; 0x50
 800316a:	bdb0      	pop	{r4, r5, r7, pc}
 800316c:	0800c158 	.word	0x0800c158
 8003170:	0800c15c 	.word	0x0800c15c
 8003174:	0800c168 	.word	0x0800c168
 8003178:	0800c184 	.word	0x0800c184
 800317c:	200007bc 	.word	0x200007bc
 8003180:	0800c198 	.word	0x0800c198
 8003184:	20000854 	.word	0x20000854
 8003188:	0800c1b4 	.word	0x0800c1b4
 800318c:	0800c1c8 	.word	0x0800c1c8
 8003190:	20000034 	.word	0x20000034
 8003194:	0800c1d0 	.word	0x0800c1d0
 8003198:	0800c1f4 	.word	0x0800c1f4

0800319c <sim800_AT_OK>:

//this function checks that SIM800 GSM module responds OK to the AT command "AT" after a maximum of 10 attempts.
int sim800_AT_OK(uint8_t debug_on){
 800319c:	b5b0      	push	{r4, r5, r7, lr}
 800319e:	b090      	sub	sp, #64	; 0x40
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	0002      	movs	r2, r0
 80031a4:	1dfb      	adds	r3, r7, #7
 80031a6:	701a      	strb	r2, [r3, #0]

	//char ATcommand[80];
	char ATcommand[] = "AT\r\n";
 80031a8:	2338      	movs	r3, #56	; 0x38
 80031aa:	18fb      	adds	r3, r7, r3
 80031ac:	4a48      	ldr	r2, [pc, #288]	; (80032d0 <sim800_AT_OK+0x134>)
 80031ae:	6811      	ldr	r1, [r2, #0]
 80031b0:	6019      	str	r1, [r3, #0]
 80031b2:	7912      	ldrb	r2, [r2, #4]
 80031b4:	711a      	strb	r2, [r3, #4]
	uint8_t buffer[30] = {0};
 80031b6:	2318      	movs	r3, #24
 80031b8:	18fb      	adds	r3, r7, r3
 80031ba:	2200      	movs	r2, #0
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	3304      	adds	r3, #4
 80031c0:	221a      	movs	r2, #26
 80031c2:	2100      	movs	r1, #0
 80031c4:	0018      	movs	r0, r3
 80031c6:	f003 fe18 	bl	8006dfa <memset>
	uint8_t ATisOK = 0;
 80031ca:	233e      	movs	r3, #62	; 0x3e
 80031cc:	18fb      	adds	r3, r7, r3
 80031ce:	2200      	movs	r2, #0
 80031d0:	701a      	strb	r2, [r3, #0]
	uint8_t count = 0;
 80031d2:	233f      	movs	r3, #63	; 0x3f
 80031d4:	18fb      	adds	r3, r7, r3
 80031d6:	2200      	movs	r2, #0
 80031d8:	701a      	strb	r2, [r3, #0]
	uint8_t timeout = 2;
 80031da:	233d      	movs	r3, #61	; 0x3d
 80031dc:	18fb      	adds	r3, r7, r3
 80031de:	2202      	movs	r2, #2
 80031e0:	701a      	strb	r2, [r3, #0]

	while(!ATisOK){
 80031e2:	e068      	b.n	80032b6 <sim800_AT_OK+0x11a>

		if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 80031e4:	1dfb      	adds	r3, r7, #7
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d00c      	beq.n	8003206 <sim800_AT_OK+0x6a>
 80031ec:	2438      	movs	r4, #56	; 0x38
 80031ee:	193b      	adds	r3, r7, r4
 80031f0:	0018      	movs	r0, r3
 80031f2:	f7fc ff8f 	bl	8000114 <strlen>
 80031f6:	0003      	movs	r3, r0
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	23fa      	movs	r3, #250	; 0xfa
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	1939      	adds	r1, r7, r4
 8003200:	4834      	ldr	r0, [pc, #208]	; (80032d4 <sim800_AT_OK+0x138>)
 8003202:	f002 fccf 	bl	8005ba4 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8003206:	2438      	movs	r4, #56	; 0x38
 8003208:	193b      	adds	r3, r7, r4
 800320a:	0018      	movs	r0, r3
 800320c:	f7fc ff82 	bl	8000114 <strlen>
 8003210:	0003      	movs	r3, r0
 8003212:	b29a      	uxth	r2, r3
 8003214:	23fa      	movs	r3, #250	; 0xfa
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	1939      	adds	r1, r7, r4
 800321a:	482f      	ldr	r0, [pc, #188]	; (80032d8 <sim800_AT_OK+0x13c>)
 800321c:	f002 fcc2 	bl	8005ba4 <HAL_UART_Transmit>
		HAL_UART_Receive (&huart3, buffer, 30, 100);
 8003220:	2418      	movs	r4, #24
 8003222:	1939      	adds	r1, r7, r4
 8003224:	482c      	ldr	r0, [pc, #176]	; (80032d8 <sim800_AT_OK+0x13c>)
 8003226:	2364      	movs	r3, #100	; 0x64
 8003228:	221e      	movs	r2, #30
 800322a:	f002 fd67 	bl	8005cfc <HAL_UART_Receive>
		HAL_Delay(1000);
 800322e:	23fa      	movs	r3, #250	; 0xfa
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	0018      	movs	r0, r3
 8003234:	f001 f87a 	bl	800432c <HAL_Delay>

		if(strstr((char *)buffer,"OK")){
 8003238:	4a28      	ldr	r2, [pc, #160]	; (80032dc <sim800_AT_OK+0x140>)
 800323a:	193b      	adds	r3, r7, r4
 800323c:	0011      	movs	r1, r2
 800323e:	0018      	movs	r0, r3
 8003240:	f004 fdf0 	bl	8007e24 <strstr>
 8003244:	1e03      	subs	r3, r0, #0
 8003246:	d01d      	beq.n	8003284 <sim800_AT_OK+0xe8>
			char ok_sim800[] = "SIM800 : OK\r\n";
 8003248:	2108      	movs	r1, #8
 800324a:	187b      	adds	r3, r7, r1
 800324c:	4a24      	ldr	r2, [pc, #144]	; (80032e0 <sim800_AT_OK+0x144>)
 800324e:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003250:	c331      	stmia	r3!, {r0, r4, r5}
 8003252:	8812      	ldrh	r2, [r2, #0]
 8003254:	801a      	strh	r2, [r3, #0]
			if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ok_sim800,strlen(ok_sim800),1000);}
 8003256:	1dfb      	adds	r3, r7, #7
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00c      	beq.n	8003278 <sim800_AT_OK+0xdc>
 800325e:	000c      	movs	r4, r1
 8003260:	187b      	adds	r3, r7, r1
 8003262:	0018      	movs	r0, r3
 8003264:	f7fc ff56 	bl	8000114 <strlen>
 8003268:	0003      	movs	r3, r0
 800326a:	b29a      	uxth	r2, r3
 800326c:	23fa      	movs	r3, #250	; 0xfa
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	1939      	adds	r1, r7, r4
 8003272:	4818      	ldr	r0, [pc, #96]	; (80032d4 <sim800_AT_OK+0x138>)
 8003274:	f002 fc96 	bl	8005ba4 <HAL_UART_Transmit>
			ATisOK = 1;
 8003278:	233e      	movs	r3, #62	; 0x3e
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	2201      	movs	r2, #1
 800327e:	701a      	strb	r2, [r3, #0]
			return 1;
 8003280:	2301      	movs	r3, #1
 8003282:	e020      	b.n	80032c6 <sim800_AT_OK+0x12a>
		}

		HAL_Delay(1000);
 8003284:	23fa      	movs	r3, #250	; 0xfa
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	0018      	movs	r0, r3
 800328a:	f001 f84f 	bl	800432c <HAL_Delay>
		memset(buffer,0,sizeof(buffer));
 800328e:	2318      	movs	r3, #24
 8003290:	18fb      	adds	r3, r7, r3
 8003292:	221e      	movs	r2, #30
 8003294:	2100      	movs	r1, #0
 8003296:	0018      	movs	r0, r3
 8003298:	f003 fdaf 	bl	8006dfa <memset>

		count++;
 800329c:	213f      	movs	r1, #63	; 0x3f
 800329e:	187b      	adds	r3, r7, r1
 80032a0:	781a      	ldrb	r2, [r3, #0]
 80032a2:	187b      	adds	r3, r7, r1
 80032a4:	3201      	adds	r2, #1
 80032a6:	701a      	strb	r2, [r3, #0]
		if (count >= timeout){
 80032a8:	187a      	adds	r2, r7, r1
 80032aa:	233d      	movs	r3, #61	; 0x3d
 80032ac:	18fb      	adds	r3, r7, r3
 80032ae:	7812      	ldrb	r2, [r2, #0]
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d205      	bcs.n	80032c2 <sim800_AT_OK+0x126>
	while(!ATisOK){
 80032b6:	233e      	movs	r3, #62	; 0x3e
 80032b8:	18fb      	adds	r3, r7, r3
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d091      	beq.n	80031e4 <sim800_AT_OK+0x48>
 80032c0:	e000      	b.n	80032c4 <sim800_AT_OK+0x128>
			break;
 80032c2:	46c0      	nop			; (mov r8, r8)
		}
	}

	return 0;
 80032c4:	2300      	movs	r3, #0

}
 80032c6:	0018      	movs	r0, r3
 80032c8:	46bd      	mov	sp, r7
 80032ca:	b010      	add	sp, #64	; 0x40
 80032cc:	bdb0      	pop	{r4, r5, r7, pc}
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	0800c20c 	.word	0x0800c20c
 80032d4:	20000854 	.word	0x20000854
 80032d8:	200008e4 	.word	0x200008e4
 80032dc:	0800c208 	.word	0x0800c208
 80032e0:	0800c214 	.word	0x0800c214

080032e4 <sim800_setup>:

int sim800_setup(uint8_t debug_on){
 80032e4:	b5b0      	push	{r4, r5, r7, lr}
 80032e6:	b09e      	sub	sp, #120	; 0x78
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	0002      	movs	r2, r0
 80032ec:	1dfb      	adds	r3, r7, #7
 80032ee:	701a      	strb	r2, [r3, #0]

	char ATcommand[80];
	uint8_t buffer[30] = {0};
 80032f0:	2308      	movs	r3, #8
 80032f2:	18fb      	adds	r3, r7, r3
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	3304      	adds	r3, #4
 80032fa:	221a      	movs	r2, #26
 80032fc:	2100      	movs	r1, #0
 80032fe:	0018      	movs	r0, r3
 8003300:	f003 fd7b 	bl	8006dfa <memset>

	if (!sim800_AT_OK(1)){
 8003304:	2001      	movs	r0, #1
 8003306:	f7ff ff49 	bl	800319c <sim800_AT_OK>
 800330a:	1e03      	subs	r3, r0, #0
 800330c:	d102      	bne.n	8003314 <sim800_setup+0x30>
		return -1;
 800330e:	2301      	movs	r3, #1
 8003310:	425b      	negs	r3, r3
 8003312:	e069      	b.n	80033e8 <sim800_setup+0x104>
	}

	//going text mode
	sprintf(ATcommand,"AT+CMGF=1\r\n");
 8003314:	4a36      	ldr	r2, [pc, #216]	; (80033f0 <sim800_setup+0x10c>)
 8003316:	2428      	movs	r4, #40	; 0x28
 8003318:	193b      	adds	r3, r7, r4
 800331a:	0011      	movs	r1, r2
 800331c:	0018      	movs	r0, r3
 800331e:	f004 fce3 	bl	8007ce8 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 8003322:	1dfb      	adds	r3, r7, #7
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00b      	beq.n	8003342 <sim800_setup+0x5e>
 800332a:	193b      	adds	r3, r7, r4
 800332c:	0018      	movs	r0, r3
 800332e:	f7fc fef1 	bl	8000114 <strlen>
 8003332:	0003      	movs	r3, r0
 8003334:	b29a      	uxth	r2, r3
 8003336:	23fa      	movs	r3, #250	; 0xfa
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	1939      	adds	r1, r7, r4
 800333c:	482d      	ldr	r0, [pc, #180]	; (80033f4 <sim800_setup+0x110>)
 800333e:	f002 fc31 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8003342:	2428      	movs	r4, #40	; 0x28
 8003344:	193b      	adds	r3, r7, r4
 8003346:	0018      	movs	r0, r3
 8003348:	f7fc fee4 	bl	8000114 <strlen>
 800334c:	0003      	movs	r3, r0
 800334e:	b29a      	uxth	r2, r3
 8003350:	23fa      	movs	r3, #250	; 0xfa
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	1939      	adds	r1, r7, r4
 8003356:	4828      	ldr	r0, [pc, #160]	; (80033f8 <sim800_setup+0x114>)
 8003358:	f002 fc24 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_UART_Receive (&huart3, buffer, 256, 100);
 800335c:	2380      	movs	r3, #128	; 0x80
 800335e:	005a      	lsls	r2, r3, #1
 8003360:	2508      	movs	r5, #8
 8003362:	1979      	adds	r1, r7, r5
 8003364:	4824      	ldr	r0, [pc, #144]	; (80033f8 <sim800_setup+0x114>)
 8003366:	2364      	movs	r3, #100	; 0x64
 8003368:	f002 fcc8 	bl	8005cfc <HAL_UART_Receive>
	HAL_Delay(10);
 800336c:	200a      	movs	r0, #10
 800336e:	f000 ffdd 	bl	800432c <HAL_Delay>
	memset(buffer,0,sizeof(buffer));
 8003372:	197b      	adds	r3, r7, r5
 8003374:	221e      	movs	r2, #30
 8003376:	2100      	movs	r1, #0
 8003378:	0018      	movs	r0, r3
 800337a:	f003 fd3e 	bl	8006dfa <memset>

	//save on sim card only
	sprintf(ATcommand,"AT+CPMS=\"SM\",\"SM\",\"SM\"\r\n");
 800337e:	4a1f      	ldr	r2, [pc, #124]	; (80033fc <sim800_setup+0x118>)
 8003380:	193b      	adds	r3, r7, r4
 8003382:	0011      	movs	r1, r2
 8003384:	0018      	movs	r0, r3
 8003386:	f004 fcaf 	bl	8007ce8 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 800338a:	1dfb      	adds	r3, r7, #7
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d00b      	beq.n	80033aa <sim800_setup+0xc6>
 8003392:	193b      	adds	r3, r7, r4
 8003394:	0018      	movs	r0, r3
 8003396:	f7fc febd 	bl	8000114 <strlen>
 800339a:	0003      	movs	r3, r0
 800339c:	b29a      	uxth	r2, r3
 800339e:	23fa      	movs	r3, #250	; 0xfa
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	1939      	adds	r1, r7, r4
 80033a4:	4813      	ldr	r0, [pc, #76]	; (80033f4 <sim800_setup+0x110>)
 80033a6:	f002 fbfd 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80033aa:	2428      	movs	r4, #40	; 0x28
 80033ac:	193b      	adds	r3, r7, r4
 80033ae:	0018      	movs	r0, r3
 80033b0:	f7fc feb0 	bl	8000114 <strlen>
 80033b4:	0003      	movs	r3, r0
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	23fa      	movs	r3, #250	; 0xfa
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	1939      	adds	r1, r7, r4
 80033be:	480e      	ldr	r0, [pc, #56]	; (80033f8 <sim800_setup+0x114>)
 80033c0:	f002 fbf0 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_UART_Receive (&huart3, buffer, 256, 100);
 80033c4:	2380      	movs	r3, #128	; 0x80
 80033c6:	005a      	lsls	r2, r3, #1
 80033c8:	2408      	movs	r4, #8
 80033ca:	1939      	adds	r1, r7, r4
 80033cc:	480a      	ldr	r0, [pc, #40]	; (80033f8 <sim800_setup+0x114>)
 80033ce:	2364      	movs	r3, #100	; 0x64
 80033d0:	f002 fc94 	bl	8005cfc <HAL_UART_Receive>
	HAL_Delay(10);
 80033d4:	200a      	movs	r0, #10
 80033d6:	f000 ffa9 	bl	800432c <HAL_Delay>
	memset(buffer,0,sizeof(buffer));
 80033da:	193b      	adds	r3, r7, r4
 80033dc:	221e      	movs	r2, #30
 80033de:	2100      	movs	r1, #0
 80033e0:	0018      	movs	r0, r3
 80033e2:	f003 fd0a 	bl	8006dfa <memset>
	sprintf(ATcommand,"AT+CNMI=1,2,0,0,0\r\n");
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
	HAL_Delay(10);
	*/
	return 1;
 80033e6:	2301      	movs	r3, #1
}
 80033e8:	0018      	movs	r0, r3
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b01e      	add	sp, #120	; 0x78
 80033ee:	bdb0      	pop	{r4, r5, r7, pc}
 80033f0:	0800c224 	.word	0x0800c224
 80033f4:	20000854 	.word	0x20000854
 80033f8:	200008e4 	.word	0x200008e4
 80033fc:	0800c230 	.word	0x0800c230

08003400 <sim800_send_sms>:

int sim800_send_sms(char str_to_send[], uint8_t debug_on){
 8003400:	b590      	push	{r4, r7, lr}
 8003402:	b09f      	sub	sp, #124	; 0x7c
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	000a      	movs	r2, r1
 800340a:	1cfb      	adds	r3, r7, #3
 800340c:	701a      	strb	r2, [r3, #0]

	char ATcommand[80];
	uint8_t buffer[30] = {0};
 800340e:	2308      	movs	r3, #8
 8003410:	18fb      	adds	r3, r7, r3
 8003412:	2200      	movs	r2, #0
 8003414:	601a      	str	r2, [r3, #0]
 8003416:	3304      	adds	r3, #4
 8003418:	221a      	movs	r2, #26
 800341a:	2100      	movs	r1, #0
 800341c:	0018      	movs	r0, r3
 800341e:	f003 fcec 	bl	8006dfa <memset>

	if (!sim800_AT_OK(1)){
 8003422:	2001      	movs	r0, #1
 8003424:	f7ff feba 	bl	800319c <sim800_AT_OK>
 8003428:	1e03      	subs	r3, r0, #0
 800342a:	d102      	bne.n	8003432 <sim800_send_sms+0x32>
		return -1;
 800342c:	2301      	movs	r3, #1
 800342e:	425b      	negs	r3, r3
 8003430:	e060      	b.n	80034f4 <sim800_send_sms+0xf4>
	}

	sprintf(ATcommand,"AT+CMGS=\"%s\"\r\n",mobileNumber);
 8003432:	4a32      	ldr	r2, [pc, #200]	; (80034fc <sim800_send_sms+0xfc>)
 8003434:	4932      	ldr	r1, [pc, #200]	; (8003500 <sim800_send_sms+0x100>)
 8003436:	2428      	movs	r4, #40	; 0x28
 8003438:	193b      	adds	r3, r7, r4
 800343a:	0018      	movs	r0, r3
 800343c:	f004 fc54 	bl	8007ce8 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 8003440:	1cfb      	adds	r3, r7, #3
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00b      	beq.n	8003460 <sim800_send_sms+0x60>
 8003448:	193b      	adds	r3, r7, r4
 800344a:	0018      	movs	r0, r3
 800344c:	f7fc fe62 	bl	8000114 <strlen>
 8003450:	0003      	movs	r3, r0
 8003452:	b29a      	uxth	r2, r3
 8003454:	23fa      	movs	r3, #250	; 0xfa
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	1939      	adds	r1, r7, r4
 800345a:	482a      	ldr	r0, [pc, #168]	; (8003504 <sim800_send_sms+0x104>)
 800345c:	f002 fba2 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8003460:	2428      	movs	r4, #40	; 0x28
 8003462:	193b      	adds	r3, r7, r4
 8003464:	0018      	movs	r0, r3
 8003466:	f7fc fe55 	bl	8000114 <strlen>
 800346a:	0003      	movs	r3, r0
 800346c:	b29a      	uxth	r2, r3
 800346e:	23fa      	movs	r3, #250	; 0xfa
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	1939      	adds	r1, r7, r4
 8003474:	4824      	ldr	r0, [pc, #144]	; (8003508 <sim800_send_sms+0x108>)
 8003476:	f002 fb95 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_Delay(10);
 800347a:	200a      	movs	r0, #10
 800347c:	f000 ff56 	bl	800432c <HAL_Delay>

	sprintf(ATcommand,"%s%c",str_to_send,26);//,0x1a);
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	4922      	ldr	r1, [pc, #136]	; (800350c <sim800_send_sms+0x10c>)
 8003484:	1938      	adds	r0, r7, r4
 8003486:	231a      	movs	r3, #26
 8003488:	f004 fc2e 	bl	8007ce8 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 800348c:	1cfb      	adds	r3, r7, #3
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00b      	beq.n	80034ac <sim800_send_sms+0xac>
 8003494:	193b      	adds	r3, r7, r4
 8003496:	0018      	movs	r0, r3
 8003498:	f7fc fe3c 	bl	8000114 <strlen>
 800349c:	0003      	movs	r3, r0
 800349e:	b29a      	uxth	r2, r3
 80034a0:	23fa      	movs	r3, #250	; 0xfa
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	1939      	adds	r1, r7, r4
 80034a6:	4817      	ldr	r0, [pc, #92]	; (8003504 <sim800_send_sms+0x104>)
 80034a8:	f002 fb7c 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80034ac:	2428      	movs	r4, #40	; 0x28
 80034ae:	193b      	adds	r3, r7, r4
 80034b0:	0018      	movs	r0, r3
 80034b2:	f7fc fe2f 	bl	8000114 <strlen>
 80034b6:	0003      	movs	r3, r0
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	23fa      	movs	r3, #250	; 0xfa
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	1939      	adds	r1, r7, r4
 80034c0:	4811      	ldr	r0, [pc, #68]	; (8003508 <sim800_send_sms+0x108>)
 80034c2:	f002 fb6f 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_UART_Receive (&huart3, buffer, 30, 100);
 80034c6:	2408      	movs	r4, #8
 80034c8:	1939      	adds	r1, r7, r4
 80034ca:	480f      	ldr	r0, [pc, #60]	; (8003508 <sim800_send_sms+0x108>)
 80034cc:	2364      	movs	r3, #100	; 0x64
 80034ce:	221e      	movs	r2, #30
 80034d0:	f002 fc14 	bl	8005cfc <HAL_UART_Receive>
	memset(buffer,0,sizeof(buffer));
 80034d4:	193b      	adds	r3, r7, r4
 80034d6:	221e      	movs	r2, #30
 80034d8:	2100      	movs	r1, #0
 80034da:	0018      	movs	r0, r3
 80034dc:	f003 fc8d 	bl	8006dfa <memset>
	HAL_Delay(10);
 80034e0:	200a      	movs	r0, #10
 80034e2:	f000 ff23 	bl	800432c <HAL_Delay>

	//reset the UART, as per note 40
	HAL_Delay(3000);
 80034e6:	4b0a      	ldr	r3, [pc, #40]	; (8003510 <sim800_send_sms+0x110>)
 80034e8:	0018      	movs	r0, r3
 80034ea:	f000 ff1f 	bl	800432c <HAL_Delay>
	MX_USART3_UART_Init();
 80034ee:	f000 fac1 	bl	8003a74 <MX_USART3_UART_Init>

	return 1;
 80034f2:	2301      	movs	r3, #1
}
 80034f4:	0018      	movs	r0, r3
 80034f6:	46bd      	mov	sp, r7
 80034f8:	b01f      	add	sp, #124	; 0x7c
 80034fa:	bd90      	pop	{r4, r7, pc}
 80034fc:	20000038 	.word	0x20000038
 8003500:	0800c24c 	.word	0x0800c24c
 8003504:	20000854 	.word	0x20000854
 8003508:	200008e4 	.word	0x200008e4
 800350c:	0800c25c 	.word	0x0800c25c
 8003510:	00000bb8 	.word	0x00000bb8

08003514 <sim800_read_sms>:

int sim800_read_sms(char** str_to_read, uint8_t debug_on){
 8003514:	b5b0      	push	{r4, r5, r7, lr}
 8003516:	4c54      	ldr	r4, [pc, #336]	; (8003668 <sim800_read_sms+0x154>)
 8003518:	44a5      	add	sp, r4
 800351a:	af00      	add	r7, sp, #0
 800351c:	6078      	str	r0, [r7, #4]
 800351e:	000a      	movs	r2, r1
 8003520:	4b52      	ldr	r3, [pc, #328]	; (800366c <sim800_read_sms+0x158>)
 8003522:	24c6      	movs	r4, #198	; 0xc6
 8003524:	00a4      	lsls	r4, r4, #2
 8003526:	191b      	adds	r3, r3, r4
 8003528:	19db      	adds	r3, r3, r7
 800352a:	701a      	strb	r2, [r3, #0]

	//reset the UART, as per note 40
	HAL_Delay(3000);
 800352c:	4b50      	ldr	r3, [pc, #320]	; (8003670 <sim800_read_sms+0x15c>)
 800352e:	0018      	movs	r0, r3
 8003530:	f000 fefc 	bl	800432c <HAL_Delay>
	MX_USART3_UART_Init();
 8003534:	f000 fa9e 	bl	8003a74 <MX_USART3_UART_Init>

	char ATcommand[80];
	uint8_t buffer[BUFF_SIZE] = {0};
 8003538:	4b4e      	ldr	r3, [pc, #312]	; (8003674 <sim800_read_sms+0x160>)
 800353a:	191b      	adds	r3, r3, r4
 800353c:	19db      	adds	r3, r3, r7
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	3304      	adds	r3, #4
 8003544:	22ae      	movs	r2, #174	; 0xae
 8003546:	0092      	lsls	r2, r2, #2
 8003548:	2100      	movs	r1, #0
 800354a:	0018      	movs	r0, r3
 800354c:	f003 fc55 	bl	8006dfa <memset>

	if (!sim800_AT_OK(1)){
 8003550:	2001      	movs	r0, #1
 8003552:	f7ff fe23 	bl	800319c <sim800_AT_OK>
 8003556:	1e03      	subs	r3, r0, #0
 8003558:	d102      	bne.n	8003560 <sim800_read_sms+0x4c>
		return -1;
 800355a:	2301      	movs	r3, #1
 800355c:	425b      	negs	r3, r3
 800355e:	e07c      	b.n	800365a <sim800_read_sms+0x146>
	}

	//list all sms
	sprintf(ATcommand,"AT+CMGL=\"ALL\"\r\n");//REC UNREAD
 8003560:	4a45      	ldr	r2, [pc, #276]	; (8003678 <sim800_read_sms+0x164>)
 8003562:	24b2      	movs	r4, #178	; 0xb2
 8003564:	00a4      	lsls	r4, r4, #2
 8003566:	193b      	adds	r3, r7, r4
 8003568:	0011      	movs	r1, r2
 800356a:	0018      	movs	r0, r3
 800356c:	f004 fbbc 	bl	8007ce8 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 8003570:	4b3e      	ldr	r3, [pc, #248]	; (800366c <sim800_read_sms+0x158>)
 8003572:	22c6      	movs	r2, #198	; 0xc6
 8003574:	0092      	lsls	r2, r2, #2
 8003576:	189b      	adds	r3, r3, r2
 8003578:	19db      	adds	r3, r3, r7
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00b      	beq.n	8003598 <sim800_read_sms+0x84>
 8003580:	193b      	adds	r3, r7, r4
 8003582:	0018      	movs	r0, r3
 8003584:	f7fc fdc6 	bl	8000114 <strlen>
 8003588:	0003      	movs	r3, r0
 800358a:	b29a      	uxth	r2, r3
 800358c:	23fa      	movs	r3, #250	; 0xfa
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	1939      	adds	r1, r7, r4
 8003592:	483a      	ldr	r0, [pc, #232]	; (800367c <sim800_read_sms+0x168>)
 8003594:	f002 fb06 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),100);
 8003598:	24b2      	movs	r4, #178	; 0xb2
 800359a:	00a4      	lsls	r4, r4, #2
 800359c:	193b      	adds	r3, r7, r4
 800359e:	0018      	movs	r0, r3
 80035a0:	f7fc fdb8 	bl	8000114 <strlen>
 80035a4:	0003      	movs	r3, r0
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	1939      	adds	r1, r7, r4
 80035aa:	4835      	ldr	r0, [pc, #212]	; (8003680 <sim800_read_sms+0x16c>)
 80035ac:	2364      	movs	r3, #100	; 0x64
 80035ae:	f002 faf9 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_UART_Receive (&huart3, buffer, BUFF_SIZE, 5000);
 80035b2:	4c34      	ldr	r4, [pc, #208]	; (8003684 <sim800_read_sms+0x170>)
 80035b4:	23af      	movs	r3, #175	; 0xaf
 80035b6:	009a      	lsls	r2, r3, #2
 80035b8:	250c      	movs	r5, #12
 80035ba:	1979      	adds	r1, r7, r5
 80035bc:	4830      	ldr	r0, [pc, #192]	; (8003680 <sim800_read_sms+0x16c>)
 80035be:	0023      	movs	r3, r4
 80035c0:	f002 fb9c 	bl	8005cfc <HAL_UART_Receive>
	if (debug_on){HAL_UART_Transmit(&huart2, buffer, BUFF_SIZE, 1000);}
 80035c4:	4b29      	ldr	r3, [pc, #164]	; (800366c <sim800_read_sms+0x158>)
 80035c6:	22c6      	movs	r2, #198	; 0xc6
 80035c8:	0092      	lsls	r2, r2, #2
 80035ca:	189b      	adds	r3, r3, r2
 80035cc:	19db      	adds	r3, r3, r7
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d007      	beq.n	80035e4 <sim800_read_sms+0xd0>
 80035d4:	23fa      	movs	r3, #250	; 0xfa
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	22af      	movs	r2, #175	; 0xaf
 80035da:	0092      	lsls	r2, r2, #2
 80035dc:	1979      	adds	r1, r7, r5
 80035de:	4827      	ldr	r0, [pc, #156]	; (800367c <sim800_read_sms+0x168>)
 80035e0:	f002 fae0 	bl	8005ba4 <HAL_UART_Transmit>

	HAL_Delay(1000);
 80035e4:	23fa      	movs	r3, #250	; 0xfa
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	0018      	movs	r0, r3
 80035ea:	f000 fe9f 	bl	800432c <HAL_Delay>

	//allocate memory to the pointer
	*str_to_read = malloc((SMS_SIZE+1)*sizeof(char));
 80035ee:	2007      	movs	r0, #7
 80035f0:	f003 fbe6 	bl	8006dc0 <malloc>
 80035f4:	0003      	movs	r3, r0
 80035f6:	001a      	movs	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	601a      	str	r2, [r3, #0]
	//copy start of sms from buffer into the pointer
	strcpy(*str_to_read,strstr((char*)buffer, "\"\r\n"));
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681c      	ldr	r4, [r3, #0]
 8003600:	4a21      	ldr	r2, [pc, #132]	; (8003688 <sim800_read_sms+0x174>)
 8003602:	250c      	movs	r5, #12
 8003604:	197b      	adds	r3, r7, r5
 8003606:	0011      	movs	r1, r2
 8003608:	0018      	movs	r0, r3
 800360a:	f004 fc0b 	bl	8007e24 <strstr>
 800360e:	0003      	movs	r3, r0
 8003610:	0019      	movs	r1, r3
 8003612:	0020      	movs	r0, r4
 8003614:	f004 fbfe 	bl	8007e14 <strcpy>
	//reset buffer
	memset(buffer,0,sizeof(buffer));
 8003618:	23af      	movs	r3, #175	; 0xaf
 800361a:	009a      	lsls	r2, r3, #2
 800361c:	197b      	adds	r3, r7, r5
 800361e:	2100      	movs	r1, #0
 8003620:	0018      	movs	r0, r3
 8003622:	f003 fbea 	bl	8006dfa <memset>
    //NOTE : https://koor.fr/C/cstring/memmove.wp
	//cut start of sms (remove the \"\r\n" characters)
    memmove(*str_to_read,(*str_to_read)+3,SMS_SIZE);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6818      	ldr	r0, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	3303      	adds	r3, #3
 8003630:	2206      	movs	r2, #6
 8003632:	0019      	movs	r1, r3
 8003634:	f003 fbce 	bl	8006dd4 <memmove>

    if (debug_on){HAL_UART_Transmit(&huart2, (uint8_t*) *str_to_read, SMS_SIZE, 1000);}
 8003638:	4b0c      	ldr	r3, [pc, #48]	; (800366c <sim800_read_sms+0x158>)
 800363a:	22c6      	movs	r2, #198	; 0xc6
 800363c:	0092      	lsls	r2, r2, #2
 800363e:	189b      	adds	r3, r3, r2
 8003640:	19db      	adds	r3, r3, r7
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d007      	beq.n	8003658 <sim800_read_sms+0x144>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6819      	ldr	r1, [r3, #0]
 800364c:	23fa      	movs	r3, #250	; 0xfa
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	480a      	ldr	r0, [pc, #40]	; (800367c <sim800_read_sms+0x168>)
 8003652:	2206      	movs	r2, #6
 8003654:	f002 faa6 	bl	8005ba4 <HAL_UART_Transmit>

	return 1;
 8003658:	2301      	movs	r3, #1
}
 800365a:	0018      	movs	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	23c6      	movs	r3, #198	; 0xc6
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	449d      	add	sp, r3
 8003664:	bdb0      	pop	{r4, r5, r7, pc}
 8003666:	46c0      	nop			; (mov r8, r8)
 8003668:	fffffce8 	.word	0xfffffce8
 800366c:	fffffceb 	.word	0xfffffceb
 8003670:	00000bb8 	.word	0x00000bb8
 8003674:	fffffcf4 	.word	0xfffffcf4
 8003678:	0800c264 	.word	0x0800c264
 800367c:	20000854 	.word	0x20000854
 8003680:	200008e4 	.word	0x200008e4
 8003684:	00001388 	.word	0x00001388
 8003688:	0800c274 	.word	0x0800c274

0800368c <sim800_delete_all_sms>:

int sim800_delete_all_sms(uint8_t debug_on){
 800368c:	b590      	push	{r4, r7, lr}
 800368e:	b09f      	sub	sp, #124	; 0x7c
 8003690:	af00      	add	r7, sp, #0
 8003692:	0002      	movs	r2, r0
 8003694:	1dfb      	adds	r3, r7, #7
 8003696:	701a      	strb	r2, [r3, #0]

	char ATcommand[80];
	uint8_t buffer[30] = {0};
 8003698:	2308      	movs	r3, #8
 800369a:	18fb      	adds	r3, r7, r3
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	3304      	adds	r3, #4
 80036a2:	221a      	movs	r2, #26
 80036a4:	2100      	movs	r1, #0
 80036a6:	0018      	movs	r0, r3
 80036a8:	f003 fba7 	bl	8006dfa <memset>

	if (!sim800_AT_OK(1)){
 80036ac:	2001      	movs	r0, #1
 80036ae:	f7ff fd75 	bl	800319c <sim800_AT_OK>
 80036b2:	1e03      	subs	r3, r0, #0
 80036b4:	d102      	bne.n	80036bc <sim800_delete_all_sms+0x30>
		return -1;
 80036b6:	2301      	movs	r3, #1
 80036b8:	425b      	negs	r3, r3
 80036ba:	e042      	b.n	8003742 <sim800_delete_all_sms+0xb6>
	}

	//list all sms
	sprintf(ATcommand,"AT+CMGDA=\"DEL ALL\"\r\n");
 80036bc:	4a23      	ldr	r2, [pc, #140]	; (800374c <sim800_delete_all_sms+0xc0>)
 80036be:	2428      	movs	r4, #40	; 0x28
 80036c0:	193b      	adds	r3, r7, r4
 80036c2:	0011      	movs	r1, r2
 80036c4:	0018      	movs	r0, r3
 80036c6:	f004 fb0f 	bl	8007ce8 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 80036ca:	1dfb      	adds	r3, r7, #7
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00b      	beq.n	80036ea <sim800_delete_all_sms+0x5e>
 80036d2:	193b      	adds	r3, r7, r4
 80036d4:	0018      	movs	r0, r3
 80036d6:	f7fc fd1d 	bl	8000114 <strlen>
 80036da:	0003      	movs	r3, r0
 80036dc:	b29a      	uxth	r2, r3
 80036de:	23fa      	movs	r3, #250	; 0xfa
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	1939      	adds	r1, r7, r4
 80036e4:	481a      	ldr	r0, [pc, #104]	; (8003750 <sim800_delete_all_sms+0xc4>)
 80036e6:	f002 fa5d 	bl	8005ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80036ea:	2428      	movs	r4, #40	; 0x28
 80036ec:	193b      	adds	r3, r7, r4
 80036ee:	0018      	movs	r0, r3
 80036f0:	f7fc fd10 	bl	8000114 <strlen>
 80036f4:	0003      	movs	r3, r0
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	23fa      	movs	r3, #250	; 0xfa
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	1939      	adds	r1, r7, r4
 80036fe:	4815      	ldr	r0, [pc, #84]	; (8003754 <sim800_delete_all_sms+0xc8>)
 8003700:	f002 fa50 	bl	8005ba4 <HAL_UART_Transmit>
	//sim800 does not always answer to the command (deletes memory with no ack)
	HAL_UART_Receive (&huart3, buffer, 30, 25000);
 8003704:	4b14      	ldr	r3, [pc, #80]	; (8003758 <sim800_delete_all_sms+0xcc>)
 8003706:	2408      	movs	r4, #8
 8003708:	1939      	adds	r1, r7, r4
 800370a:	4812      	ldr	r0, [pc, #72]	; (8003754 <sim800_delete_all_sms+0xc8>)
 800370c:	221e      	movs	r2, #30
 800370e:	f002 faf5 	bl	8005cfc <HAL_UART_Receive>
	if (debug_on){HAL_UART_Transmit(&huart2, buffer, 30, 1000);}
 8003712:	1dfb      	adds	r3, r7, #7
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d006      	beq.n	8003728 <sim800_delete_all_sms+0x9c>
 800371a:	23fa      	movs	r3, #250	; 0xfa
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	1939      	adds	r1, r7, r4
 8003720:	480b      	ldr	r0, [pc, #44]	; (8003750 <sim800_delete_all_sms+0xc4>)
 8003722:	221e      	movs	r2, #30
 8003724:	f002 fa3e 	bl	8005ba4 <HAL_UART_Transmit>

	HAL_Delay(1000);
 8003728:	23fa      	movs	r3, #250	; 0xfa
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	0018      	movs	r0, r3
 800372e:	f000 fdfd 	bl	800432c <HAL_Delay>
	memset(buffer,0,sizeof(buffer));
 8003732:	2308      	movs	r3, #8
 8003734:	18fb      	adds	r3, r7, r3
 8003736:	221e      	movs	r2, #30
 8003738:	2100      	movs	r1, #0
 800373a:	0018      	movs	r0, r3
 800373c:	f003 fb5d 	bl	8006dfa <memset>

	return 1;
 8003740:	2301      	movs	r3, #1
}
 8003742:	0018      	movs	r0, r3
 8003744:	46bd      	mov	sp, r7
 8003746:	b01f      	add	sp, #124	; 0x7c
 8003748:	bd90      	pop	{r4, r7, pc}
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	0800c278 	.word	0x0800c278
 8003750:	20000854 	.word	0x20000854
 8003754:	200008e4 	.word	0x200008e4
 8003758:	000061a8 	.word	0x000061a8

0800375c <watch_conditions>:

	return 1;
}

//this function will check various conditions
uint8_t watch_conditions(){
 800375c:	b580      	push	{r7, lr}
 800375e:	b08e      	sub	sp, #56	; 0x38
 8003760:	af00      	add	r7, sp, #0
	//if we have no purpose to stay awake, go to sleep
	if (send_location_flag == 0){
 8003762:	4b2a      	ldr	r3, [pc, #168]	; (800380c <watch_conditions+0xb0>)
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d11f      	bne.n	80037aa <watch_conditions+0x4e>
	    //NOTE : code for low power mode testing ...
	    char sentence[50] = "";
 800376a:	003b      	movs	r3, r7
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	3304      	adds	r3, #4
 8003772:	222e      	movs	r2, #46	; 0x2e
 8003774:	2100      	movs	r1, #0
 8003776:	0018      	movs	r0, r3
 8003778:	f003 fb3f 	bl	8006dfa <memset>
	    sprintf(sentence,"Entering sleep mode...\r\n");
 800377c:	4a24      	ldr	r2, [pc, #144]	; (8003810 <watch_conditions+0xb4>)
 800377e:	003b      	movs	r3, r7
 8003780:	0011      	movs	r1, r2
 8003782:	0018      	movs	r0, r3
 8003784:	f004 fab0 	bl	8007ce8 <siprintf>
	    HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 8003788:	003b      	movs	r3, r7
 800378a:	0018      	movs	r0, r3
 800378c:	f7fc fcc2 	bl	8000114 <strlen>
 8003790:	0003      	movs	r3, r0
 8003792:	b29a      	uxth	r2, r3
 8003794:	0039      	movs	r1, r7
 8003796:	481f      	ldr	r0, [pc, #124]	; (8003814 <watch_conditions+0xb8>)
 8003798:	2364      	movs	r3, #100	; 0x64
 800379a:	f002 fa03 	bl	8005ba4 <HAL_UART_Transmit>

	    HAL_SuspendTick();
 800379e:	f000 fde9 	bl	8004374 <HAL_SuspendTick>
	    HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80037a2:	2101      	movs	r1, #1
 80037a4:	2000      	movs	r0, #0
 80037a6:	f001 faf3 	bl	8004d90 <HAL_PWR_EnterSLEEPMode>
	}
	//check if flag for sending location is on & that we have a gps lock
	if (send_location_flag == 1 && gps_lock >= gps_lock_th){
 80037aa:	4b18      	ldr	r3, [pc, #96]	; (800380c <watch_conditions+0xb0>)
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d126      	bne.n	8003800 <watch_conditions+0xa4>
 80037b2:	4b19      	ldr	r3, [pc, #100]	; (8003818 <watch_conditions+0xbc>)
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	4b19      	ldr	r3, [pc, #100]	; (800381c <watch_conditions+0xc0>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	db20      	blt.n	8003800 <watch_conditions+0xa4>
		//read sms
		char* sms;
		sim800_read_sms(&sms, 1);
 80037be:	2334      	movs	r3, #52	; 0x34
 80037c0:	18fb      	adds	r3, r7, r3
 80037c2:	2101      	movs	r1, #1
 80037c4:	0018      	movs	r0, r3
 80037c6:	f7ff fea5 	bl	8003514 <sim800_read_sms>
		//if sms content corresponds to a location request
		if(strstr(sms,STD_SMS_SEND_LOCATION)){
 80037ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037cc:	4a14      	ldr	r2, [pc, #80]	; (8003820 <watch_conditions+0xc4>)
 80037ce:	0011      	movs	r1, r2
 80037d0:	0018      	movs	r0, r3
 80037d2:	f004 fb27 	bl	8007e24 <strstr>
 80037d6:	1e03      	subs	r3, r0, #0
 80037d8:	d004      	beq.n	80037e4 <watch_conditions+0x88>
			//send sms back with our location
			sim800_send_sms(loc_str, 1);
 80037da:	4b12      	ldr	r3, [pc, #72]	; (8003824 <watch_conditions+0xc8>)
 80037dc:	2101      	movs	r1, #1
 80037de:	0018      	movs	r0, r3
 80037e0:	f7ff fe0e 	bl	8003400 <sim800_send_sms>
		}
		//delete all sms
		sim800_delete_all_sms(1);
 80037e4:	2001      	movs	r0, #1
 80037e6:	f7ff ff51 	bl	800368c <sim800_delete_all_sms>
		//switch gps off
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80037ea:	2380      	movs	r3, #128	; 0x80
 80037ec:	00d9      	lsls	r1, r3, #3
 80037ee:	23a0      	movs	r3, #160	; 0xa0
 80037f0:	05db      	lsls	r3, r3, #23
 80037f2:	2200      	movs	r2, #0
 80037f4:	0018      	movs	r0, r3
 80037f6:	f001 fa83 	bl	8004d00 <HAL_GPIO_WritePin>
		//reset flag
		send_location_flag = 0;
 80037fa:	4b04      	ldr	r3, [pc, #16]	; (800380c <watch_conditions+0xb0>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	701a      	strb	r2, [r3, #0]
	}
}
 8003800:	46c0      	nop			; (mov r8, r8)
 8003802:	0018      	movs	r0, r3
 8003804:	46bd      	mov	sp, r7
 8003806:	b00e      	add	sp, #56	; 0x38
 8003808:	bd80      	pop	{r7, pc}
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	200007c0 	.word	0x200007c0
 8003810:	0800c2a4 	.word	0x0800c2a4
 8003814:	20000854 	.word	0x20000854
 8003818:	200007bc 	.word	0x200007bc
 800381c:	20000034 	.word	0x20000034
 8003820:	0800c2c0 	.word	0x0800c2c0
 8003824:	20000000 	.word	0x20000000

08003828 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800382e:	f000 fcf7 	bl	8004220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003832:	f000 f83b 	bl	80038ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003836:	f000 f96f 	bl	8003b18 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800383a:	f000 f8cd 	bl	80039d8 <MX_USART2_UART_Init>
  MX_DMA_Init();
 800383e:	f000 f94d 	bl	8003adc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003842:	f000 f87b 	bl	800393c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8003846:	f000 f915 	bl	8003a74 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //setup gsm module
  sim800_setup(1);
 800384a:	2001      	movs	r0, #1
 800384c:	f7ff fd4a 	bl	80032e4 <sim800_setup>

  //NOTE : code for low power mode testing ...
  HAL_UART_Receive_DMA (&huart1, (uint8_t*)UART1_rxBuffer, 700);
 8003850:	23af      	movs	r3, #175	; 0xaf
 8003852:	009a      	lsls	r2, r3, #2
 8003854:	4911      	ldr	r1, [pc, #68]	; (800389c <main+0x74>)
 8003856:	4b12      	ldr	r3, [pc, #72]	; (80038a0 <main+0x78>)
 8003858:	0018      	movs	r0, r3
 800385a:	f002 fb41 	bl	8005ee0 <HAL_UART_Receive_DMA>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	//TODO : write lines below with strcpy and (char*)
	//copy buffer content into char array
	int i = 0;
 800385e:	2300      	movs	r3, #0
 8003860:	607b      	str	r3, [r7, #4]
    for (i=0;i<BUFF_SIZE;i++){
 8003862:	2300      	movs	r3, #0
 8003864:	607b      	str	r3, [r7, #4]
 8003866:	e00b      	b.n	8003880 <main+0x58>
        nmea_raw_data[i] = (char) UART1_rxBuffer[i];
 8003868:	4a0c      	ldr	r2, [pc, #48]	; (800389c <main+0x74>)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	18d3      	adds	r3, r2, r3
 800386e:	7819      	ldrb	r1, [r3, #0]
 8003870:	4a0c      	ldr	r2, [pc, #48]	; (80038a4 <main+0x7c>)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	18d3      	adds	r3, r2, r3
 8003876:	1c0a      	adds	r2, r1, #0
 8003878:	701a      	strb	r2, [r3, #0]
    for (i=0;i<BUFF_SIZE;i++){
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	3301      	adds	r3, #1
 800387e:	607b      	str	r3, [r7, #4]
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	23af      	movs	r3, #175	; 0xaf
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	429a      	cmp	r2, r3
 8003888:	dbee      	blt.n	8003868 <main+0x40>
    }

    //extract location under "DDD,DDD" format
    m8n_read_location(nmea_raw_data, &loc_str);
 800388a:	4a07      	ldr	r2, [pc, #28]	; (80038a8 <main+0x80>)
 800388c:	4b05      	ldr	r3, [pc, #20]	; (80038a4 <main+0x7c>)
 800388e:	0011      	movs	r1, r2
 8003890:	0018      	movs	r0, r3
 8003892:	f7ff fb5b 	bl	8002f4c <m8n_read_location>

    watch_conditions();
 8003896:	f7ff ff61 	bl	800375c <watch_conditions>
  {
 800389a:	e7e0      	b.n	800385e <main+0x36>
 800389c:	20000244 	.word	0x20000244
 80038a0:	200007c4 	.word	0x200007c4
 80038a4:	20000500 	.word	0x20000500
 80038a8:	20000000 	.word	0x20000000

080038ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80038ac:	b590      	push	{r4, r7, lr}
 80038ae:	b093      	sub	sp, #76	; 0x4c
 80038b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80038b2:	2414      	movs	r4, #20
 80038b4:	193b      	adds	r3, r7, r4
 80038b6:	0018      	movs	r0, r3
 80038b8:	2334      	movs	r3, #52	; 0x34
 80038ba:	001a      	movs	r2, r3
 80038bc:	2100      	movs	r1, #0
 80038be:	f003 fa9c 	bl	8006dfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80038c2:	1d3b      	adds	r3, r7, #4
 80038c4:	0018      	movs	r0, r3
 80038c6:	2310      	movs	r3, #16
 80038c8:	001a      	movs	r2, r3
 80038ca:	2100      	movs	r1, #0
 80038cc:	f003 fa95 	bl	8006dfa <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80038d0:	2380      	movs	r3, #128	; 0x80
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	0018      	movs	r0, r3
 80038d6:	f001 fa91 	bl	8004dfc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80038da:	193b      	adds	r3, r7, r4
 80038dc:	2202      	movs	r2, #2
 80038de:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80038e0:	193b      	adds	r3, r7, r4
 80038e2:	2280      	movs	r2, #128	; 0x80
 80038e4:	0052      	lsls	r2, r2, #1
 80038e6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80038e8:	193b      	adds	r3, r7, r4
 80038ea:	2200      	movs	r2, #0
 80038ec:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80038ee:	193b      	adds	r3, r7, r4
 80038f0:	2240      	movs	r2, #64	; 0x40
 80038f2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80038f4:	193b      	adds	r3, r7, r4
 80038f6:	2200      	movs	r2, #0
 80038f8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038fa:	193b      	adds	r3, r7, r4
 80038fc:	0018      	movs	r0, r3
 80038fe:	f001 fb0d 	bl	8004f1c <HAL_RCC_OscConfig>
 8003902:	1e03      	subs	r3, r0, #0
 8003904:	d001      	beq.n	800390a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003906:	f000 fa09 	bl	8003d1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800390a:	1d3b      	adds	r3, r7, #4
 800390c:	2207      	movs	r2, #7
 800390e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003910:	1d3b      	adds	r3, r7, #4
 8003912:	2200      	movs	r2, #0
 8003914:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003916:	1d3b      	adds	r3, r7, #4
 8003918:	2200      	movs	r2, #0
 800391a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800391c:	1d3b      	adds	r3, r7, #4
 800391e:	2200      	movs	r2, #0
 8003920:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003922:	1d3b      	adds	r3, r7, #4
 8003924:	2100      	movs	r1, #0
 8003926:	0018      	movs	r0, r3
 8003928:	f001 fe08 	bl	800553c <HAL_RCC_ClockConfig>
 800392c:	1e03      	subs	r3, r0, #0
 800392e:	d001      	beq.n	8003934 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003930:	f000 f9f4 	bl	8003d1c <Error_Handler>
  }
}
 8003934:	46c0      	nop			; (mov r8, r8)
 8003936:	46bd      	mov	sp, r7
 8003938:	b013      	add	sp, #76	; 0x4c
 800393a:	bd90      	pop	{r4, r7, pc}

0800393c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003940:	4b23      	ldr	r3, [pc, #140]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 8003942:	4a24      	ldr	r2, [pc, #144]	; (80039d4 <MX_USART1_UART_Init+0x98>)
 8003944:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8003946:	4b22      	ldr	r3, [pc, #136]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 8003948:	2296      	movs	r2, #150	; 0x96
 800394a:	0212      	lsls	r2, r2, #8
 800394c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800394e:	4b20      	ldr	r3, [pc, #128]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 8003950:	2200      	movs	r2, #0
 8003952:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003954:	4b1e      	ldr	r3, [pc, #120]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 8003956:	2200      	movs	r2, #0
 8003958:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800395a:	4b1d      	ldr	r3, [pc, #116]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 800395c:	2200      	movs	r2, #0
 800395e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003960:	4b1b      	ldr	r3, [pc, #108]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 8003962:	220c      	movs	r2, #12
 8003964:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003966:	4b1a      	ldr	r3, [pc, #104]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 8003968:	2200      	movs	r2, #0
 800396a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800396c:	4b18      	ldr	r3, [pc, #96]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 800396e:	2200      	movs	r2, #0
 8003970:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003972:	4b17      	ldr	r3, [pc, #92]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 8003974:	2200      	movs	r2, #0
 8003976:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003978:	4b15      	ldr	r3, [pc, #84]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 800397a:	2200      	movs	r2, #0
 800397c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800397e:	4b14      	ldr	r3, [pc, #80]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 8003980:	2200      	movs	r2, #0
 8003982:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003984:	4b12      	ldr	r3, [pc, #72]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 8003986:	0018      	movs	r0, r3
 8003988:	f002 f8b6 	bl	8005af8 <HAL_UART_Init>
 800398c:	1e03      	subs	r3, r0, #0
 800398e:	d001      	beq.n	8003994 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003990:	f000 f9c4 	bl	8003d1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003994:	4b0e      	ldr	r3, [pc, #56]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 8003996:	2100      	movs	r1, #0
 8003998:	0018      	movs	r0, r3
 800399a:	f003 f907 	bl	8006bac <HAL_UARTEx_SetTxFifoThreshold>
 800399e:	1e03      	subs	r3, r0, #0
 80039a0:	d001      	beq.n	80039a6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80039a2:	f000 f9bb 	bl	8003d1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80039a6:	4b0a      	ldr	r3, [pc, #40]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 80039a8:	2100      	movs	r1, #0
 80039aa:	0018      	movs	r0, r3
 80039ac:	f003 f93e 	bl	8006c2c <HAL_UARTEx_SetRxFifoThreshold>
 80039b0:	1e03      	subs	r3, r0, #0
 80039b2:	d001      	beq.n	80039b8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80039b4:	f000 f9b2 	bl	8003d1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80039b8:	4b05      	ldr	r3, [pc, #20]	; (80039d0 <MX_USART1_UART_Init+0x94>)
 80039ba:	0018      	movs	r0, r3
 80039bc:	f003 f8bc 	bl	8006b38 <HAL_UARTEx_DisableFifoMode>
 80039c0:	1e03      	subs	r3, r0, #0
 80039c2:	d001      	beq.n	80039c8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80039c4:	f000 f9aa 	bl	8003d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80039c8:	46c0      	nop			; (mov r8, r8)
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	46c0      	nop			; (mov r8, r8)
 80039d0:	200007c4 	.word	0x200007c4
 80039d4:	40013800 	.word	0x40013800

080039d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039dc:	4b23      	ldr	r3, [pc, #140]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 80039de:	4a24      	ldr	r2, [pc, #144]	; (8003a70 <MX_USART2_UART_Init+0x98>)
 80039e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80039e2:	4b22      	ldr	r3, [pc, #136]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 80039e4:	2296      	movs	r2, #150	; 0x96
 80039e6:	0192      	lsls	r2, r2, #6
 80039e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039ea:	4b20      	ldr	r3, [pc, #128]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039f0:	4b1e      	ldr	r3, [pc, #120]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039f6:	4b1d      	ldr	r3, [pc, #116]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039fc:	4b1b      	ldr	r3, [pc, #108]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 80039fe:	220c      	movs	r2, #12
 8003a00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a02:	4b1a      	ldr	r3, [pc, #104]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a08:	4b18      	ldr	r3, [pc, #96]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a0e:	4b17      	ldr	r3, [pc, #92]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003a14:	4b15      	ldr	r3, [pc, #84]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a1a:	4b14      	ldr	r3, [pc, #80]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a20:	4b12      	ldr	r3, [pc, #72]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 8003a22:	0018      	movs	r0, r3
 8003a24:	f002 f868 	bl	8005af8 <HAL_UART_Init>
 8003a28:	1e03      	subs	r3, r0, #0
 8003a2a:	d001      	beq.n	8003a30 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003a2c:	f000 f976 	bl	8003d1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a30:	4b0e      	ldr	r3, [pc, #56]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 8003a32:	2100      	movs	r1, #0
 8003a34:	0018      	movs	r0, r3
 8003a36:	f003 f8b9 	bl	8006bac <HAL_UARTEx_SetTxFifoThreshold>
 8003a3a:	1e03      	subs	r3, r0, #0
 8003a3c:	d001      	beq.n	8003a42 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003a3e:	f000 f96d 	bl	8003d1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a42:	4b0a      	ldr	r3, [pc, #40]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 8003a44:	2100      	movs	r1, #0
 8003a46:	0018      	movs	r0, r3
 8003a48:	f003 f8f0 	bl	8006c2c <HAL_UARTEx_SetRxFifoThreshold>
 8003a4c:	1e03      	subs	r3, r0, #0
 8003a4e:	d001      	beq.n	8003a54 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003a50:	f000 f964 	bl	8003d1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003a54:	4b05      	ldr	r3, [pc, #20]	; (8003a6c <MX_USART2_UART_Init+0x94>)
 8003a56:	0018      	movs	r0, r3
 8003a58:	f003 f86e 	bl	8006b38 <HAL_UARTEx_DisableFifoMode>
 8003a5c:	1e03      	subs	r3, r0, #0
 8003a5e:	d001      	beq.n	8003a64 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003a60:	f000 f95c 	bl	8003d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a64:	46c0      	nop			; (mov r8, r8)
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	20000854 	.word	0x20000854
 8003a70:	40004400 	.word	0x40004400

08003a74 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003a78:	4b16      	ldr	r3, [pc, #88]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003a7a:	4a17      	ldr	r2, [pc, #92]	; (8003ad8 <MX_USART3_UART_Init+0x64>)
 8003a7c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003a7e:	4b15      	ldr	r3, [pc, #84]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003a80:	2296      	movs	r2, #150	; 0x96
 8003a82:	0192      	lsls	r2, r2, #6
 8003a84:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003a86:	4b13      	ldr	r3, [pc, #76]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003a8c:	4b11      	ldr	r3, [pc, #68]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003a92:	4b10      	ldr	r3, [pc, #64]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003a98:	4b0e      	ldr	r3, [pc, #56]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003a9a:	220c      	movs	r2, #12
 8003a9c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a9e:	4b0d      	ldr	r3, [pc, #52]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003aa4:	4b0b      	ldr	r3, [pc, #44]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003aaa:	4b0a      	ldr	r3, [pc, #40]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003ab0:	4b08      	ldr	r3, [pc, #32]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ab6:	4b07      	ldr	r3, [pc, #28]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003abc:	4b05      	ldr	r3, [pc, #20]	; (8003ad4 <MX_USART3_UART_Init+0x60>)
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f002 f81a 	bl	8005af8 <HAL_UART_Init>
 8003ac4:	1e03      	subs	r3, r0, #0
 8003ac6:	d001      	beq.n	8003acc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003ac8:	f000 f928 	bl	8003d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003acc:	46c0      	nop			; (mov r8, r8)
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	200008e4 	.word	0x200008e4
 8003ad8:	40004800 	.word	0x40004800

08003adc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003ae2:	4b0c      	ldr	r3, [pc, #48]	; (8003b14 <MX_DMA_Init+0x38>)
 8003ae4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ae6:	4b0b      	ldr	r3, [pc, #44]	; (8003b14 <MX_DMA_Init+0x38>)
 8003ae8:	2101      	movs	r1, #1
 8003aea:	430a      	orrs	r2, r1
 8003aec:	639a      	str	r2, [r3, #56]	; 0x38
 8003aee:	4b09      	ldr	r3, [pc, #36]	; (8003b14 <MX_DMA_Init+0x38>)
 8003af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003af2:	2201      	movs	r2, #1
 8003af4:	4013      	ands	r3, r2
 8003af6:	607b      	str	r3, [r7, #4]
 8003af8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003afa:	2200      	movs	r2, #0
 8003afc:	2100      	movs	r1, #0
 8003afe:	2009      	movs	r0, #9
 8003b00:	f000 fd16 	bl	8004530 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003b04:	2009      	movs	r0, #9
 8003b06:	f000 fd28 	bl	800455a <HAL_NVIC_EnableIRQ>

}
 8003b0a:	46c0      	nop			; (mov r8, r8)
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	b002      	add	sp, #8
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	46c0      	nop			; (mov r8, r8)
 8003b14:	40021000 	.word	0x40021000

08003b18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b18:	b590      	push	{r4, r7, lr}
 8003b1a:	b08b      	sub	sp, #44	; 0x2c
 8003b1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b1e:	2414      	movs	r4, #20
 8003b20:	193b      	adds	r3, r7, r4
 8003b22:	0018      	movs	r0, r3
 8003b24:	2314      	movs	r3, #20
 8003b26:	001a      	movs	r2, r3
 8003b28:	2100      	movs	r1, #0
 8003b2a:	f003 f966 	bl	8006dfa <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b2e:	4b48      	ldr	r3, [pc, #288]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b32:	4b47      	ldr	r3, [pc, #284]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b34:	2104      	movs	r1, #4
 8003b36:	430a      	orrs	r2, r1
 8003b38:	635a      	str	r2, [r3, #52]	; 0x34
 8003b3a:	4b45      	ldr	r3, [pc, #276]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b3e:	2204      	movs	r2, #4
 8003b40:	4013      	ands	r3, r2
 8003b42:	613b      	str	r3, [r7, #16]
 8003b44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003b46:	4b42      	ldr	r3, [pc, #264]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b4a:	4b41      	ldr	r3, [pc, #260]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b4c:	2120      	movs	r1, #32
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	635a      	str	r2, [r3, #52]	; 0x34
 8003b52:	4b3f      	ldr	r3, [pc, #252]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b56:	2220      	movs	r2, #32
 8003b58:	4013      	ands	r3, r2
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b5e:	4b3c      	ldr	r3, [pc, #240]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b62:	4b3b      	ldr	r3, [pc, #236]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b64:	2101      	movs	r1, #1
 8003b66:	430a      	orrs	r2, r1
 8003b68:	635a      	str	r2, [r3, #52]	; 0x34
 8003b6a:	4b39      	ldr	r3, [pc, #228]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b6e:	2201      	movs	r2, #1
 8003b70:	4013      	ands	r3, r2
 8003b72:	60bb      	str	r3, [r7, #8]
 8003b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b76:	4b36      	ldr	r3, [pc, #216]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b7a:	4b35      	ldr	r3, [pc, #212]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b7c:	2102      	movs	r1, #2
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	635a      	str	r2, [r3, #52]	; 0x34
 8003b82:	4b33      	ldr	r3, [pc, #204]	; (8003c50 <MX_GPIO_Init+0x138>)
 8003b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b86:	2202      	movs	r2, #2
 8003b88:	4013      	ands	r3, r2
 8003b8a:	607b      	str	r3, [r7, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 8003b8e:	2384      	movs	r3, #132	; 0x84
 8003b90:	00d9      	lsls	r1, r3, #3
 8003b92:	23a0      	movs	r3, #160	; 0xa0
 8003b94:	05db      	lsls	r3, r3, #23
 8003b96:	2200      	movs	r2, #0
 8003b98:	0018      	movs	r0, r3
 8003b9a:	f001 f8b1 	bl	8004d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RING_Pin */
  GPIO_InitStruct.Pin = RING_Pin;
 8003b9e:	193b      	adds	r3, r7, r4
 8003ba0:	2280      	movs	r2, #128	; 0x80
 8003ba2:	0152      	lsls	r2, r2, #5
 8003ba4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003ba6:	193b      	adds	r3, r7, r4
 8003ba8:	2284      	movs	r2, #132	; 0x84
 8003baa:	0392      	lsls	r2, r2, #14
 8003bac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bae:	193b      	adds	r3, r7, r4
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RING_GPIO_Port, &GPIO_InitStruct);
 8003bb4:	193b      	adds	r3, r7, r4
 8003bb6:	4a27      	ldr	r2, [pc, #156]	; (8003c54 <MX_GPIO_Init+0x13c>)
 8003bb8:	0019      	movs	r1, r3
 8003bba:	0010      	movs	r0, r2
 8003bbc:	f000 ff3c 	bl	8004a38 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003bc0:	0021      	movs	r1, r4
 8003bc2:	187b      	adds	r3, r7, r1
 8003bc4:	2280      	movs	r2, #128	; 0x80
 8003bc6:	0192      	lsls	r2, r2, #6
 8003bc8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bca:	187b      	adds	r3, r7, r1
 8003bcc:	2288      	movs	r2, #136	; 0x88
 8003bce:	0352      	lsls	r2, r2, #13
 8003bd0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd2:	000c      	movs	r4, r1
 8003bd4:	193b      	adds	r3, r7, r4
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003bda:	193b      	adds	r3, r7, r4
 8003bdc:	4a1d      	ldr	r2, [pc, #116]	; (8003c54 <MX_GPIO_Init+0x13c>)
 8003bde:	0019      	movs	r1, r3
 8003be0:	0010      	movs	r0, r2
 8003be2:	f000 ff29 	bl	8004a38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003be6:	193b      	adds	r3, r7, r4
 8003be8:	2220      	movs	r2, #32
 8003bea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bec:	193b      	adds	r3, r7, r4
 8003bee:	2201      	movs	r2, #1
 8003bf0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf2:	193b      	adds	r3, r7, r4
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003bf8:	193b      	adds	r3, r7, r4
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003bfe:	193a      	adds	r2, r7, r4
 8003c00:	23a0      	movs	r3, #160	; 0xa0
 8003c02:	05db      	lsls	r3, r3, #23
 8003c04:	0011      	movs	r1, r2
 8003c06:	0018      	movs	r0, r3
 8003c08:	f000 ff16 	bl	8004a38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003c0c:	0021      	movs	r1, r4
 8003c0e:	187b      	adds	r3, r7, r1
 8003c10:	2280      	movs	r2, #128	; 0x80
 8003c12:	00d2      	lsls	r2, r2, #3
 8003c14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c16:	187b      	adds	r3, r7, r1
 8003c18:	2201      	movs	r2, #1
 8003c1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003c1c:	187b      	adds	r3, r7, r1
 8003c1e:	2202      	movs	r2, #2
 8003c20:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c22:	187b      	adds	r3, r7, r1
 8003c24:	2202      	movs	r2, #2
 8003c26:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c28:	187a      	adds	r2, r7, r1
 8003c2a:	23a0      	movs	r3, #160	; 0xa0
 8003c2c:	05db      	lsls	r3, r3, #23
 8003c2e:	0011      	movs	r1, r2
 8003c30:	0018      	movs	r0, r3
 8003c32:	f000 ff01 	bl	8004a38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003c36:	2200      	movs	r2, #0
 8003c38:	2100      	movs	r1, #0
 8003c3a:	2007      	movs	r0, #7
 8003c3c:	f000 fc78 	bl	8004530 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003c40:	2007      	movs	r0, #7
 8003c42:	f000 fc8a 	bl	800455a <HAL_NVIC_EnableIRQ>

}
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	b00b      	add	sp, #44	; 0x2c
 8003c4c:	bd90      	pop	{r4, r7, pc}
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	40021000 	.word	0x40021000
 8003c54:	50000800 	.word	0x50000800

08003c58 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  	//HAL_ResumeTick();

    //char sentence[50] = "";
    //sprintf(sentence,"Wake up from sleep mode by UART...\r\n");
    //HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
}
 8003c60:	46c0      	nop			; (mov r8, r8)
 8003c62:	46bd      	mov	sp, r7
 8003c64:	b002      	add	sp, #8
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <HAL_GPIO_EXTI_Rising_Callback>:


void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	0002      	movs	r2, r0
 8003c70:	1dbb      	adds	r3, r7, #6
 8003c72:	801a      	strh	r2, [r3, #0]

	if(GPIO_Pin == GPIO_PIN_13) {
 8003c74:	1dbb      	adds	r3, r7, #6
 8003c76:	881a      	ldrh	r2, [r3, #0]
 8003c78:	2380      	movs	r3, #128	; 0x80
 8003c7a:	019b      	lsls	r3, r3, #6
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d000      	beq.n	8003c82 <HAL_GPIO_EXTI_Rising_Callback+0x1a>
		//set flag on
		//flag = 1;


  } else {
      __NOP();
 8003c80:	46c0      	nop			; (mov r8, r8)
  }
}
 8003c82:	46c0      	nop			; (mov r8, r8)
 8003c84:	46bd      	mov	sp, r7
 8003c86:	b002      	add	sp, #8
 8003c88:	bd80      	pop	{r7, pc}
	...

08003c8c <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8003c8c:	b590      	push	{r4, r7, lr}
 8003c8e:	b091      	sub	sp, #68	; 0x44
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	0002      	movs	r2, r0
 8003c94:	1dbb      	adds	r3, r7, #6
 8003c96:	801a      	strh	r2, [r3, #0]
  if(GPIO_Pin == GPIO_PIN_12) {
 8003c98:	1dbb      	adds	r3, r7, #6
 8003c9a:	881a      	ldrh	r2, [r3, #0]
 8003c9c:	2380      	movs	r3, #128	; 0x80
 8003c9e:	015b      	lsls	r3, r3, #5
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d12f      	bne.n	8003d04 <HAL_GPIO_EXTI_Falling_Callback+0x78>

	  	//NOTE : code for low power mode testing ...
	  	HAL_ResumeTick();
 8003ca4:	f000 fb74 	bl	8004390 <HAL_ResumeTick>

	    char sentence[50] = "";
 8003ca8:	240c      	movs	r4, #12
 8003caa:	193b      	adds	r3, r7, r4
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	3304      	adds	r3, #4
 8003cb2:	222e      	movs	r2, #46	; 0x2e
 8003cb4:	2100      	movs	r1, #0
 8003cb6:	0018      	movs	r0, r3
 8003cb8:	f003 f89f 	bl	8006dfa <memset>
	    sprintf(sentence,"Wake up from sleep mode by EXTI...\r\n");
 8003cbc:	4a14      	ldr	r2, [pc, #80]	; (8003d10 <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 8003cbe:	193b      	adds	r3, r7, r4
 8003cc0:	0011      	movs	r1, r2
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	f004 f810 	bl	8007ce8 <siprintf>
	    HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 8003cc8:	193b      	adds	r3, r7, r4
 8003cca:	0018      	movs	r0, r3
 8003ccc:	f7fc fa22 	bl	8000114 <strlen>
 8003cd0:	0003      	movs	r3, r0
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	1939      	adds	r1, r7, r4
 8003cd6:	480f      	ldr	r0, [pc, #60]	; (8003d14 <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 8003cd8:	2364      	movs	r3, #100	; 0x64
 8003cda:	f001 ff63 	bl	8005ba4 <HAL_UART_Transmit>

		//switch led on
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8003cde:	23a0      	movs	r3, #160	; 0xa0
 8003ce0:	05db      	lsls	r3, r3, #23
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	2120      	movs	r1, #32
 8003ce6:	0018      	movs	r0, r3
 8003ce8:	f001 f80a 	bl	8004d00 <HAL_GPIO_WritePin>
		//turn gps module on
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8003cec:	2380      	movs	r3, #128	; 0x80
 8003cee:	00d9      	lsls	r1, r3, #3
 8003cf0:	23a0      	movs	r3, #160	; 0xa0
 8003cf2:	05db      	lsls	r3, r3, #23
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	f001 f802 	bl	8004d00 <HAL_GPIO_WritePin>
		//set flag on
		send_location_flag = 1;
 8003cfc:	4b06      	ldr	r3, [pc, #24]	; (8003d18 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 8003cfe:	2201      	movs	r2, #1
 8003d00:	701a      	strb	r2, [r3, #0]


  } else {
      __NOP();
  }
}
 8003d02:	e000      	b.n	8003d06 <HAL_GPIO_EXTI_Falling_Callback+0x7a>
      __NOP();
 8003d04:	46c0      	nop			; (mov r8, r8)
}
 8003d06:	46c0      	nop			; (mov r8, r8)
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	b011      	add	sp, #68	; 0x44
 8003d0c:	bd90      	pop	{r4, r7, pc}
 8003d0e:	46c0      	nop			; (mov r8, r8)
 8003d10:	0800c2c8 	.word	0x0800c2c8
 8003d14:	20000854 	.word	0x20000854
 8003d18:	200007c0 	.word	0x200007c0

08003d1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d20:	b672      	cpsid	i
}
 8003d22:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d24:	e7fe      	b.n	8003d24 <Error_Handler+0x8>
	...

08003d28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d2e:	4b11      	ldr	r3, [pc, #68]	; (8003d74 <HAL_MspInit+0x4c>)
 8003d30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d32:	4b10      	ldr	r3, [pc, #64]	; (8003d74 <HAL_MspInit+0x4c>)
 8003d34:	2101      	movs	r1, #1
 8003d36:	430a      	orrs	r2, r1
 8003d38:	641a      	str	r2, [r3, #64]	; 0x40
 8003d3a:	4b0e      	ldr	r3, [pc, #56]	; (8003d74 <HAL_MspInit+0x4c>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3e:	2201      	movs	r2, #1
 8003d40:	4013      	ands	r3, r2
 8003d42:	607b      	str	r3, [r7, #4]
 8003d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d46:	4b0b      	ldr	r3, [pc, #44]	; (8003d74 <HAL_MspInit+0x4c>)
 8003d48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d4a:	4b0a      	ldr	r3, [pc, #40]	; (8003d74 <HAL_MspInit+0x4c>)
 8003d4c:	2180      	movs	r1, #128	; 0x80
 8003d4e:	0549      	lsls	r1, r1, #21
 8003d50:	430a      	orrs	r2, r1
 8003d52:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d54:	4b07      	ldr	r3, [pc, #28]	; (8003d74 <HAL_MspInit+0x4c>)
 8003d56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d58:	2380      	movs	r3, #128	; 0x80
 8003d5a:	055b      	lsls	r3, r3, #21
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	603b      	str	r3, [r7, #0]
 8003d60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8003d62:	23c0      	movs	r3, #192	; 0xc0
 8003d64:	00db      	lsls	r3, r3, #3
 8003d66:	0018      	movs	r0, r3
 8003d68:	f000 fb20 	bl	80043ac <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d6c:	46c0      	nop			; (mov r8, r8)
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	b002      	add	sp, #8
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40021000 	.word	0x40021000

08003d78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d78:	b590      	push	{r4, r7, lr}
 8003d7a:	b097      	sub	sp, #92	; 0x5c
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d80:	2344      	movs	r3, #68	; 0x44
 8003d82:	18fb      	adds	r3, r7, r3
 8003d84:	0018      	movs	r0, r3
 8003d86:	2314      	movs	r3, #20
 8003d88:	001a      	movs	r2, r3
 8003d8a:	2100      	movs	r1, #0
 8003d8c:	f003 f835 	bl	8006dfa <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d90:	2428      	movs	r4, #40	; 0x28
 8003d92:	193b      	adds	r3, r7, r4
 8003d94:	0018      	movs	r0, r3
 8003d96:	231c      	movs	r3, #28
 8003d98:	001a      	movs	r2, r3
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	f003 f82d 	bl	8006dfa <memset>
  if(huart->Instance==USART1)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a86      	ldr	r2, [pc, #536]	; (8003fc0 <HAL_UART_MspInit+0x248>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d167      	bne.n	8003e7a <HAL_UART_MspInit+0x102>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003daa:	193b      	adds	r3, r7, r4
 8003dac:	2201      	movs	r2, #1
 8003dae:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003db0:	193b      	adds	r3, r7, r4
 8003db2:	2200      	movs	r2, #0
 8003db4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003db6:	193b      	adds	r3, r7, r4
 8003db8:	0018      	movs	r0, r3
 8003dba:	f001 fd69 	bl	8005890 <HAL_RCCEx_PeriphCLKConfig>
 8003dbe:	1e03      	subs	r3, r0, #0
 8003dc0:	d001      	beq.n	8003dc6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003dc2:	f7ff ffab 	bl	8003d1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003dc6:	4b7f      	ldr	r3, [pc, #508]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003dc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dca:	4b7e      	ldr	r3, [pc, #504]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003dcc:	2180      	movs	r1, #128	; 0x80
 8003dce:	01c9      	lsls	r1, r1, #7
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	641a      	str	r2, [r3, #64]	; 0x40
 8003dd4:	4b7b      	ldr	r3, [pc, #492]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003dd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dd8:	2380      	movs	r3, #128	; 0x80
 8003dda:	01db      	lsls	r3, r3, #7
 8003ddc:	4013      	ands	r3, r2
 8003dde:	627b      	str	r3, [r7, #36]	; 0x24
 8003de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003de2:	4b78      	ldr	r3, [pc, #480]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003de4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003de6:	4b77      	ldr	r3, [pc, #476]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003de8:	2104      	movs	r1, #4
 8003dea:	430a      	orrs	r2, r1
 8003dec:	635a      	str	r2, [r3, #52]	; 0x34
 8003dee:	4b75      	ldr	r3, [pc, #468]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df2:	2204      	movs	r2, #4
 8003df4:	4013      	ands	r3, r2
 8003df6:	623b      	str	r3, [r7, #32]
 8003df8:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003dfa:	2144      	movs	r1, #68	; 0x44
 8003dfc:	187b      	adds	r3, r7, r1
 8003dfe:	2230      	movs	r2, #48	; 0x30
 8003e00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e02:	187b      	adds	r3, r7, r1
 8003e04:	2202      	movs	r2, #2
 8003e06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e08:	187b      	adds	r3, r7, r1
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e0e:	187b      	adds	r3, r7, r1
 8003e10:	2200      	movs	r2, #0
 8003e12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003e14:	187b      	adds	r3, r7, r1
 8003e16:	2201      	movs	r2, #1
 8003e18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e1a:	187b      	adds	r3, r7, r1
 8003e1c:	4a6a      	ldr	r2, [pc, #424]	; (8003fc8 <HAL_UART_MspInit+0x250>)
 8003e1e:	0019      	movs	r1, r3
 8003e20:	0010      	movs	r0, r2
 8003e22:	f000 fe09 	bl	8004a38 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8003e26:	4b69      	ldr	r3, [pc, #420]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e28:	4a69      	ldr	r2, [pc, #420]	; (8003fd0 <HAL_UART_MspInit+0x258>)
 8003e2a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003e2c:	4b67      	ldr	r3, [pc, #412]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e2e:	2232      	movs	r2, #50	; 0x32
 8003e30:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e32:	4b66      	ldr	r3, [pc, #408]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e38:	4b64      	ldr	r3, [pc, #400]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e3e:	4b63      	ldr	r3, [pc, #396]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e40:	2280      	movs	r2, #128	; 0x80
 8003e42:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e44:	4b61      	ldr	r3, [pc, #388]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e4a:	4b60      	ldr	r3, [pc, #384]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003e50:	4b5e      	ldr	r3, [pc, #376]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e52:	2220      	movs	r2, #32
 8003e54:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003e56:	4b5d      	ldr	r3, [pc, #372]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003e5c:	4b5b      	ldr	r3, [pc, #364]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f000 fb98 	bl	8004594 <HAL_DMA_Init>
 8003e64:	1e03      	subs	r3, r0, #0
 8003e66:	d001      	beq.n	8003e6c <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8003e68:	f7ff ff58 	bl	8003d1c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a57      	ldr	r2, [pc, #348]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e70:	67da      	str	r2, [r3, #124]	; 0x7c
 8003e72:	4b56      	ldr	r3, [pc, #344]	; (8003fcc <HAL_UART_MspInit+0x254>)
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003e78:	e09e      	b.n	8003fb8 <HAL_UART_MspInit+0x240>
  else if(huart->Instance==USART2)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a55      	ldr	r2, [pc, #340]	; (8003fd4 <HAL_UART_MspInit+0x25c>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d140      	bne.n	8003f06 <HAL_UART_MspInit+0x18e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003e84:	2128      	movs	r1, #40	; 0x28
 8003e86:	187b      	adds	r3, r7, r1
 8003e88:	2202      	movs	r2, #2
 8003e8a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003e8c:	187b      	adds	r3, r7, r1
 8003e8e:	2200      	movs	r2, #0
 8003e90:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e92:	187b      	adds	r3, r7, r1
 8003e94:	0018      	movs	r0, r3
 8003e96:	f001 fcfb 	bl	8005890 <HAL_RCCEx_PeriphCLKConfig>
 8003e9a:	1e03      	subs	r3, r0, #0
 8003e9c:	d001      	beq.n	8003ea2 <HAL_UART_MspInit+0x12a>
      Error_Handler();
 8003e9e:	f7ff ff3d 	bl	8003d1c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ea2:	4b48      	ldr	r3, [pc, #288]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003ea4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ea6:	4b47      	ldr	r3, [pc, #284]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003ea8:	2180      	movs	r1, #128	; 0x80
 8003eaa:	0289      	lsls	r1, r1, #10
 8003eac:	430a      	orrs	r2, r1
 8003eae:	63da      	str	r2, [r3, #60]	; 0x3c
 8003eb0:	4b44      	ldr	r3, [pc, #272]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003eb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003eb4:	2380      	movs	r3, #128	; 0x80
 8003eb6:	029b      	lsls	r3, r3, #10
 8003eb8:	4013      	ands	r3, r2
 8003eba:	61fb      	str	r3, [r7, #28]
 8003ebc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ebe:	4b41      	ldr	r3, [pc, #260]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003ec0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ec2:	4b40      	ldr	r3, [pc, #256]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	635a      	str	r2, [r3, #52]	; 0x34
 8003eca:	4b3e      	ldr	r3, [pc, #248]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ece:	2201      	movs	r2, #1
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
 8003ed4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003ed6:	2144      	movs	r1, #68	; 0x44
 8003ed8:	187b      	adds	r3, r7, r1
 8003eda:	220c      	movs	r2, #12
 8003edc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ede:	187b      	adds	r3, r7, r1
 8003ee0:	2202      	movs	r2, #2
 8003ee2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ee4:	187b      	adds	r3, r7, r1
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eea:	187b      	adds	r3, r7, r1
 8003eec:	2200      	movs	r2, #0
 8003eee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003ef0:	187b      	adds	r3, r7, r1
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ef6:	187a      	adds	r2, r7, r1
 8003ef8:	23a0      	movs	r3, #160	; 0xa0
 8003efa:	05db      	lsls	r3, r3, #23
 8003efc:	0011      	movs	r1, r2
 8003efe:	0018      	movs	r0, r3
 8003f00:	f000 fd9a 	bl	8004a38 <HAL_GPIO_Init>
}
 8003f04:	e058      	b.n	8003fb8 <HAL_UART_MspInit+0x240>
  else if(huart->Instance==USART3)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a33      	ldr	r2, [pc, #204]	; (8003fd8 <HAL_UART_MspInit+0x260>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d153      	bne.n	8003fb8 <HAL_UART_MspInit+0x240>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003f10:	4b2c      	ldr	r3, [pc, #176]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003f12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f14:	4b2b      	ldr	r3, [pc, #172]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003f16:	2180      	movs	r1, #128	; 0x80
 8003f18:	02c9      	lsls	r1, r1, #11
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	63da      	str	r2, [r3, #60]	; 0x3c
 8003f1e:	4b29      	ldr	r3, [pc, #164]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003f20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f22:	2380      	movs	r3, #128	; 0x80
 8003f24:	02db      	lsls	r3, r3, #11
 8003f26:	4013      	ands	r3, r2
 8003f28:	617b      	str	r3, [r7, #20]
 8003f2a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f2c:	4b25      	ldr	r3, [pc, #148]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003f2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f30:	4b24      	ldr	r3, [pc, #144]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003f32:	2104      	movs	r1, #4
 8003f34:	430a      	orrs	r2, r1
 8003f36:	635a      	str	r2, [r3, #52]	; 0x34
 8003f38:	4b22      	ldr	r3, [pc, #136]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003f3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f3c:	2204      	movs	r2, #4
 8003f3e:	4013      	ands	r3, r2
 8003f40:	613b      	str	r3, [r7, #16]
 8003f42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f44:	4b1f      	ldr	r3, [pc, #124]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003f46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f48:	4b1e      	ldr	r3, [pc, #120]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003f4a:	2102      	movs	r1, #2
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	635a      	str	r2, [r3, #52]	; 0x34
 8003f50:	4b1c      	ldr	r3, [pc, #112]	; (8003fc4 <HAL_UART_MspInit+0x24c>)
 8003f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f54:	2202      	movs	r2, #2
 8003f56:	4013      	ands	r3, r2
 8003f58:	60fb      	str	r3, [r7, #12]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003f5c:	2144      	movs	r1, #68	; 0x44
 8003f5e:	187b      	adds	r3, r7, r1
 8003f60:	2280      	movs	r2, #128	; 0x80
 8003f62:	0112      	lsls	r2, r2, #4
 8003f64:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f66:	000c      	movs	r4, r1
 8003f68:	193b      	adds	r3, r7, r4
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f6e:	193b      	adds	r3, r7, r4
 8003f70:	2200      	movs	r2, #0
 8003f72:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f74:	193b      	adds	r3, r7, r4
 8003f76:	2200      	movs	r2, #0
 8003f78:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8003f7a:	193b      	adds	r3, r7, r4
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f80:	193b      	adds	r3, r7, r4
 8003f82:	4a11      	ldr	r2, [pc, #68]	; (8003fc8 <HAL_UART_MspInit+0x250>)
 8003f84:	0019      	movs	r1, r3
 8003f86:	0010      	movs	r0, r2
 8003f88:	f000 fd56 	bl	8004a38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003f8c:	0021      	movs	r1, r4
 8003f8e:	187b      	adds	r3, r7, r1
 8003f90:	2204      	movs	r2, #4
 8003f92:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f94:	187b      	adds	r3, r7, r1
 8003f96:	2202      	movs	r2, #2
 8003f98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f9a:	187b      	adds	r3, r7, r1
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fa0:	187b      	adds	r3, r7, r1
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8003fa6:	187b      	adds	r3, r7, r1
 8003fa8:	2204      	movs	r2, #4
 8003faa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fac:	187b      	adds	r3, r7, r1
 8003fae:	4a0b      	ldr	r2, [pc, #44]	; (8003fdc <HAL_UART_MspInit+0x264>)
 8003fb0:	0019      	movs	r1, r3
 8003fb2:	0010      	movs	r0, r2
 8003fb4:	f000 fd40 	bl	8004a38 <HAL_GPIO_Init>
}
 8003fb8:	46c0      	nop			; (mov r8, r8)
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	b017      	add	sp, #92	; 0x5c
 8003fbe:	bd90      	pop	{r4, r7, pc}
 8003fc0:	40013800 	.word	0x40013800
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	50000800 	.word	0x50000800
 8003fcc:	20000974 	.word	0x20000974
 8003fd0:	40020008 	.word	0x40020008
 8003fd4:	40004400 	.word	0x40004400
 8003fd8:	40004800 	.word	0x40004800
 8003fdc:	50000400 	.word	0x50000400

08003fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003fe4:	e7fe      	b.n	8003fe4 <NMI_Handler+0x4>

08003fe6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fe6:	b580      	push	{r7, lr}
 8003fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fea:	e7fe      	b.n	8003fea <HardFault_Handler+0x4>

08003fec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003ff0:	46c0      	nop			; (mov r8, r8)
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ffa:	46c0      	nop			; (mov r8, r8)
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004004:	f000 f976 	bl	80042f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004008:	46c0      	nop			; (mov r8, r8)
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RING_Pin);
 8004012:	2380      	movs	r3, #128	; 0x80
 8004014:	015b      	lsls	r3, r3, #5
 8004016:	0018      	movs	r0, r3
 8004018:	f000 fe90 	bl	8004d3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800401c:	2380      	movs	r3, #128	; 0x80
 800401e:	019b      	lsls	r3, r3, #6
 8004020:	0018      	movs	r0, r3
 8004022:	f000 fe8b 	bl	8004d3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004026:	46c0      	nop			; (mov r8, r8)
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004030:	4b03      	ldr	r3, [pc, #12]	; (8004040 <DMA1_Channel1_IRQHandler+0x14>)
 8004032:	0018      	movs	r0, r3
 8004034:	f000 fbbe 	bl	80047b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004038:	46c0      	nop			; (mov r8, r8)
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	46c0      	nop			; (mov r8, r8)
 8004040:	20000974 	.word	0x20000974

08004044 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
	return 1;
 8004048:	2301      	movs	r3, #1
}
 800404a:	0018      	movs	r0, r3
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <_kill>:

int _kill(int pid, int sig)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800405a:	f002 fe87 	bl	8006d6c <__errno>
 800405e:	0003      	movs	r3, r0
 8004060:	2216      	movs	r2, #22
 8004062:	601a      	str	r2, [r3, #0]
	return -1;
 8004064:	2301      	movs	r3, #1
 8004066:	425b      	negs	r3, r3
}
 8004068:	0018      	movs	r0, r3
 800406a:	46bd      	mov	sp, r7
 800406c:	b002      	add	sp, #8
 800406e:	bd80      	pop	{r7, pc}

08004070 <_exit>:

void _exit (int status)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004078:	2301      	movs	r3, #1
 800407a:	425a      	negs	r2, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	0011      	movs	r1, r2
 8004080:	0018      	movs	r0, r3
 8004082:	f7ff ffe5 	bl	8004050 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004086:	e7fe      	b.n	8004086 <_exit+0x16>

08004088 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004094:	2300      	movs	r3, #0
 8004096:	617b      	str	r3, [r7, #20]
 8004098:	e00a      	b.n	80040b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800409a:	e000      	b.n	800409e <_read+0x16>
 800409c:	bf00      	nop
 800409e:	0001      	movs	r1, r0
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	1c5a      	adds	r2, r3, #1
 80040a4:	60ba      	str	r2, [r7, #8]
 80040a6:	b2ca      	uxtb	r2, r1
 80040a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	3301      	adds	r3, #1
 80040ae:	617b      	str	r3, [r7, #20]
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	dbf0      	blt.n	800409a <_read+0x12>
	}

return len;
 80040b8:	687b      	ldr	r3, [r7, #4]
}
 80040ba:	0018      	movs	r0, r3
 80040bc:	46bd      	mov	sp, r7
 80040be:	b006      	add	sp, #24
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b086      	sub	sp, #24
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	60f8      	str	r0, [r7, #12]
 80040ca:	60b9      	str	r1, [r7, #8]
 80040cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040ce:	2300      	movs	r3, #0
 80040d0:	617b      	str	r3, [r7, #20]
 80040d2:	e009      	b.n	80040e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	1c5a      	adds	r2, r3, #1
 80040d8:	60ba      	str	r2, [r7, #8]
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	0018      	movs	r0, r3
 80040de:	e000      	b.n	80040e2 <_write+0x20>
 80040e0:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	3301      	adds	r3, #1
 80040e6:	617b      	str	r3, [r7, #20]
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	dbf1      	blt.n	80040d4 <_write+0x12>
	}
	return len;
 80040f0:	687b      	ldr	r3, [r7, #4]
}
 80040f2:	0018      	movs	r0, r3
 80040f4:	46bd      	mov	sp, r7
 80040f6:	b006      	add	sp, #24
 80040f8:	bd80      	pop	{r7, pc}

080040fa <_close>:

int _close(int file)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b082      	sub	sp, #8
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
	return -1;
 8004102:	2301      	movs	r3, #1
 8004104:	425b      	negs	r3, r3
}
 8004106:	0018      	movs	r0, r3
 8004108:	46bd      	mov	sp, r7
 800410a:	b002      	add	sp, #8
 800410c:	bd80      	pop	{r7, pc}

0800410e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b082      	sub	sp, #8
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
 8004116:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	2280      	movs	r2, #128	; 0x80
 800411c:	0192      	lsls	r2, r2, #6
 800411e:	605a      	str	r2, [r3, #4]
	return 0;
 8004120:	2300      	movs	r3, #0
}
 8004122:	0018      	movs	r0, r3
 8004124:	46bd      	mov	sp, r7
 8004126:	b002      	add	sp, #8
 8004128:	bd80      	pop	{r7, pc}

0800412a <_isatty>:

int _isatty(int file)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b082      	sub	sp, #8
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
	return 1;
 8004132:	2301      	movs	r3, #1
}
 8004134:	0018      	movs	r0, r3
 8004136:	46bd      	mov	sp, r7
 8004138:	b002      	add	sp, #8
 800413a:	bd80      	pop	{r7, pc}

0800413c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
	return 0;
 8004148:	2300      	movs	r3, #0
}
 800414a:	0018      	movs	r0, r3
 800414c:	46bd      	mov	sp, r7
 800414e:	b004      	add	sp, #16
 8004150:	bd80      	pop	{r7, pc}
	...

08004154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b086      	sub	sp, #24
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800415c:	4a14      	ldr	r2, [pc, #80]	; (80041b0 <_sbrk+0x5c>)
 800415e:	4b15      	ldr	r3, [pc, #84]	; (80041b4 <_sbrk+0x60>)
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004168:	4b13      	ldr	r3, [pc, #76]	; (80041b8 <_sbrk+0x64>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d102      	bne.n	8004176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004170:	4b11      	ldr	r3, [pc, #68]	; (80041b8 <_sbrk+0x64>)
 8004172:	4a12      	ldr	r2, [pc, #72]	; (80041bc <_sbrk+0x68>)
 8004174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004176:	4b10      	ldr	r3, [pc, #64]	; (80041b8 <_sbrk+0x64>)
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	18d3      	adds	r3, r2, r3
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	429a      	cmp	r2, r3
 8004182:	d207      	bcs.n	8004194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004184:	f002 fdf2 	bl	8006d6c <__errno>
 8004188:	0003      	movs	r3, r0
 800418a:	220c      	movs	r2, #12
 800418c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800418e:	2301      	movs	r3, #1
 8004190:	425b      	negs	r3, r3
 8004192:	e009      	b.n	80041a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004194:	4b08      	ldr	r3, [pc, #32]	; (80041b8 <_sbrk+0x64>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800419a:	4b07      	ldr	r3, [pc, #28]	; (80041b8 <_sbrk+0x64>)
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	18d2      	adds	r2, r2, r3
 80041a2:	4b05      	ldr	r3, [pc, #20]	; (80041b8 <_sbrk+0x64>)
 80041a4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80041a6:	68fb      	ldr	r3, [r7, #12]
}
 80041a8:	0018      	movs	r0, r3
 80041aa:	46bd      	mov	sp, r7
 80041ac:	b006      	add	sp, #24
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	20009000 	.word	0x20009000
 80041b4:	00000400 	.word	0x00000400
 80041b8:	200009d0 	.word	0x200009d0
 80041bc:	200009e8 	.word	0x200009e8

080041c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041c4:	46c0      	nop			; (mov r8, r8)
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
	...

080041cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80041cc:	480d      	ldr	r0, [pc, #52]	; (8004204 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80041ce:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80041d0:	f7ff fff6 	bl	80041c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80041d4:	480c      	ldr	r0, [pc, #48]	; (8004208 <LoopForever+0x6>)
  ldr r1, =_edata
 80041d6:	490d      	ldr	r1, [pc, #52]	; (800420c <LoopForever+0xa>)
  ldr r2, =_sidata
 80041d8:	4a0d      	ldr	r2, [pc, #52]	; (8004210 <LoopForever+0xe>)
  movs r3, #0
 80041da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80041dc:	e002      	b.n	80041e4 <LoopCopyDataInit>

080041de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80041de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80041e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80041e2:	3304      	adds	r3, #4

080041e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80041e8:	d3f9      	bcc.n	80041de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80041ea:	4a0a      	ldr	r2, [pc, #40]	; (8004214 <LoopForever+0x12>)
  ldr r4, =_ebss
 80041ec:	4c0a      	ldr	r4, [pc, #40]	; (8004218 <LoopForever+0x16>)
  movs r3, #0
 80041ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80041f0:	e001      	b.n	80041f6 <LoopFillZerobss>

080041f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80041f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80041f4:	3204      	adds	r2, #4

080041f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80041f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80041f8:	d3fb      	bcc.n	80041f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80041fa:	f002 fdbd 	bl	8006d78 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80041fe:	f7ff fb13 	bl	8003828 <main>

08004202 <LoopForever>:

LoopForever:
  b LoopForever
 8004202:	e7fe      	b.n	8004202 <LoopForever>
  ldr   r0, =_estack
 8004204:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8004208:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800420c:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 8004210:	0800c944 	.word	0x0800c944
  ldr r2, =_sbss
 8004214:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 8004218:	200009e8 	.word	0x200009e8

0800421c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800421c:	e7fe      	b.n	800421c <ADC1_IRQHandler>
	...

08004220 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004226:	1dfb      	adds	r3, r7, #7
 8004228:	2200      	movs	r2, #0
 800422a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800422c:	4b0b      	ldr	r3, [pc, #44]	; (800425c <HAL_Init+0x3c>)
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	4b0a      	ldr	r3, [pc, #40]	; (800425c <HAL_Init+0x3c>)
 8004232:	2180      	movs	r1, #128	; 0x80
 8004234:	0049      	lsls	r1, r1, #1
 8004236:	430a      	orrs	r2, r1
 8004238:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800423a:	2000      	movs	r0, #0
 800423c:	f000 f810 	bl	8004260 <HAL_InitTick>
 8004240:	1e03      	subs	r3, r0, #0
 8004242:	d003      	beq.n	800424c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004244:	1dfb      	adds	r3, r7, #7
 8004246:	2201      	movs	r2, #1
 8004248:	701a      	strb	r2, [r3, #0]
 800424a:	e001      	b.n	8004250 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800424c:	f7ff fd6c 	bl	8003d28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004250:	1dfb      	adds	r3, r7, #7
 8004252:	781b      	ldrb	r3, [r3, #0]
}
 8004254:	0018      	movs	r0, r3
 8004256:	46bd      	mov	sp, r7
 8004258:	b002      	add	sp, #8
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40022000 	.word	0x40022000

08004260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004260:	b590      	push	{r4, r7, lr}
 8004262:	b085      	sub	sp, #20
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004268:	230f      	movs	r3, #15
 800426a:	18fb      	adds	r3, r7, r3
 800426c:	2200      	movs	r2, #0
 800426e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004270:	4b1d      	ldr	r3, [pc, #116]	; (80042e8 <HAL_InitTick+0x88>)
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d02b      	beq.n	80042d0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004278:	4b1c      	ldr	r3, [pc, #112]	; (80042ec <HAL_InitTick+0x8c>)
 800427a:	681c      	ldr	r4, [r3, #0]
 800427c:	4b1a      	ldr	r3, [pc, #104]	; (80042e8 <HAL_InitTick+0x88>)
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	0019      	movs	r1, r3
 8004282:	23fa      	movs	r3, #250	; 0xfa
 8004284:	0098      	lsls	r0, r3, #2
 8004286:	f7fb ff61 	bl	800014c <__udivsi3>
 800428a:	0003      	movs	r3, r0
 800428c:	0019      	movs	r1, r3
 800428e:	0020      	movs	r0, r4
 8004290:	f7fb ff5c 	bl	800014c <__udivsi3>
 8004294:	0003      	movs	r3, r0
 8004296:	0018      	movs	r0, r3
 8004298:	f000 f96f 	bl	800457a <HAL_SYSTICK_Config>
 800429c:	1e03      	subs	r3, r0, #0
 800429e:	d112      	bne.n	80042c6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b03      	cmp	r3, #3
 80042a4:	d80a      	bhi.n	80042bc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042a6:	6879      	ldr	r1, [r7, #4]
 80042a8:	2301      	movs	r3, #1
 80042aa:	425b      	negs	r3, r3
 80042ac:	2200      	movs	r2, #0
 80042ae:	0018      	movs	r0, r3
 80042b0:	f000 f93e 	bl	8004530 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80042b4:	4b0e      	ldr	r3, [pc, #56]	; (80042f0 <HAL_InitTick+0x90>)
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	601a      	str	r2, [r3, #0]
 80042ba:	e00d      	b.n	80042d8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80042bc:	230f      	movs	r3, #15
 80042be:	18fb      	adds	r3, r7, r3
 80042c0:	2201      	movs	r2, #1
 80042c2:	701a      	strb	r2, [r3, #0]
 80042c4:	e008      	b.n	80042d8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80042c6:	230f      	movs	r3, #15
 80042c8:	18fb      	adds	r3, r7, r3
 80042ca:	2201      	movs	r2, #1
 80042cc:	701a      	strb	r2, [r3, #0]
 80042ce:	e003      	b.n	80042d8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80042d0:	230f      	movs	r3, #15
 80042d2:	18fb      	adds	r3, r7, r3
 80042d4:	2201      	movs	r2, #1
 80042d6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80042d8:	230f      	movs	r3, #15
 80042da:	18fb      	adds	r3, r7, r3
 80042dc:	781b      	ldrb	r3, [r3, #0]
}
 80042de:	0018      	movs	r0, r3
 80042e0:	46bd      	mov	sp, r7
 80042e2:	b005      	add	sp, #20
 80042e4:	bd90      	pop	{r4, r7, pc}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	20000050 	.word	0x20000050
 80042ec:	20000048 	.word	0x20000048
 80042f0:	2000004c 	.word	0x2000004c

080042f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80042f8:	4b05      	ldr	r3, [pc, #20]	; (8004310 <HAL_IncTick+0x1c>)
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	001a      	movs	r2, r3
 80042fe:	4b05      	ldr	r3, [pc, #20]	; (8004314 <HAL_IncTick+0x20>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	18d2      	adds	r2, r2, r3
 8004304:	4b03      	ldr	r3, [pc, #12]	; (8004314 <HAL_IncTick+0x20>)
 8004306:	601a      	str	r2, [r3, #0]
}
 8004308:	46c0      	nop			; (mov r8, r8)
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	46c0      	nop			; (mov r8, r8)
 8004310:	20000050 	.word	0x20000050
 8004314:	200009d4 	.word	0x200009d4

08004318 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  return uwTick;
 800431c:	4b02      	ldr	r3, [pc, #8]	; (8004328 <HAL_GetTick+0x10>)
 800431e:	681b      	ldr	r3, [r3, #0]
}
 8004320:	0018      	movs	r0, r3
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	46c0      	nop			; (mov r8, r8)
 8004328:	200009d4 	.word	0x200009d4

0800432c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004334:	f7ff fff0 	bl	8004318 <HAL_GetTick>
 8004338:	0003      	movs	r3, r0
 800433a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	3301      	adds	r3, #1
 8004344:	d005      	beq.n	8004352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004346:	4b0a      	ldr	r3, [pc, #40]	; (8004370 <HAL_Delay+0x44>)
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	001a      	movs	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	189b      	adds	r3, r3, r2
 8004350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004352:	46c0      	nop			; (mov r8, r8)
 8004354:	f7ff ffe0 	bl	8004318 <HAL_GetTick>
 8004358:	0002      	movs	r2, r0
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	429a      	cmp	r2, r3
 8004362:	d8f7      	bhi.n	8004354 <HAL_Delay+0x28>
  {
  }
}
 8004364:	46c0      	nop			; (mov r8, r8)
 8004366:	46c0      	nop			; (mov r8, r8)
 8004368:	46bd      	mov	sp, r7
 800436a:	b004      	add	sp, #16
 800436c:	bd80      	pop	{r7, pc}
 800436e:	46c0      	nop			; (mov r8, r8)
 8004370:	20000050 	.word	0x20000050

08004374 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8004378:	4b04      	ldr	r3, [pc, #16]	; (800438c <HAL_SuspendTick+0x18>)
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	4b03      	ldr	r3, [pc, #12]	; (800438c <HAL_SuspendTick+0x18>)
 800437e:	2102      	movs	r1, #2
 8004380:	438a      	bics	r2, r1
 8004382:	601a      	str	r2, [r3, #0]
}
 8004384:	46c0      	nop			; (mov r8, r8)
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	46c0      	nop			; (mov r8, r8)
 800438c:	e000e010 	.word	0xe000e010

08004390 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004394:	4b04      	ldr	r3, [pc, #16]	; (80043a8 <HAL_ResumeTick+0x18>)
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	4b03      	ldr	r3, [pc, #12]	; (80043a8 <HAL_ResumeTick+0x18>)
 800439a:	2102      	movs	r1, #2
 800439c:	430a      	orrs	r2, r1
 800439e:	601a      	str	r2, [r3, #0]
}
 80043a0:	46c0      	nop			; (mov r8, r8)
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	46c0      	nop			; (mov r8, r8)
 80043a8:	e000e010 	.word	0xe000e010

080043ac <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80043b4:	4b06      	ldr	r3, [pc, #24]	; (80043d0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a06      	ldr	r2, [pc, #24]	; (80043d4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80043ba:	4013      	ands	r3, r2
 80043bc:	0019      	movs	r1, r3
 80043be:	4b04      	ldr	r3, [pc, #16]	; (80043d0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	430a      	orrs	r2, r1
 80043c4:	601a      	str	r2, [r3, #0]
}
 80043c6:	46c0      	nop			; (mov r8, r8)
 80043c8:	46bd      	mov	sp, r7
 80043ca:	b002      	add	sp, #8
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	46c0      	nop			; (mov r8, r8)
 80043d0:	40010000 	.word	0x40010000
 80043d4:	fffff9ff 	.word	0xfffff9ff

080043d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	0002      	movs	r2, r0
 80043e0:	1dfb      	adds	r3, r7, #7
 80043e2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80043e4:	1dfb      	adds	r3, r7, #7
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b7f      	cmp	r3, #127	; 0x7f
 80043ea:	d809      	bhi.n	8004400 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043ec:	1dfb      	adds	r3, r7, #7
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	001a      	movs	r2, r3
 80043f2:	231f      	movs	r3, #31
 80043f4:	401a      	ands	r2, r3
 80043f6:	4b04      	ldr	r3, [pc, #16]	; (8004408 <__NVIC_EnableIRQ+0x30>)
 80043f8:	2101      	movs	r1, #1
 80043fa:	4091      	lsls	r1, r2
 80043fc:	000a      	movs	r2, r1
 80043fe:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004400:	46c0      	nop			; (mov r8, r8)
 8004402:	46bd      	mov	sp, r7
 8004404:	b002      	add	sp, #8
 8004406:	bd80      	pop	{r7, pc}
 8004408:	e000e100 	.word	0xe000e100

0800440c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800440c:	b590      	push	{r4, r7, lr}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	0002      	movs	r2, r0
 8004414:	6039      	str	r1, [r7, #0]
 8004416:	1dfb      	adds	r3, r7, #7
 8004418:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800441a:	1dfb      	adds	r3, r7, #7
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	2b7f      	cmp	r3, #127	; 0x7f
 8004420:	d828      	bhi.n	8004474 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004422:	4a2f      	ldr	r2, [pc, #188]	; (80044e0 <__NVIC_SetPriority+0xd4>)
 8004424:	1dfb      	adds	r3, r7, #7
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	b25b      	sxtb	r3, r3
 800442a:	089b      	lsrs	r3, r3, #2
 800442c:	33c0      	adds	r3, #192	; 0xc0
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	589b      	ldr	r3, [r3, r2]
 8004432:	1dfa      	adds	r2, r7, #7
 8004434:	7812      	ldrb	r2, [r2, #0]
 8004436:	0011      	movs	r1, r2
 8004438:	2203      	movs	r2, #3
 800443a:	400a      	ands	r2, r1
 800443c:	00d2      	lsls	r2, r2, #3
 800443e:	21ff      	movs	r1, #255	; 0xff
 8004440:	4091      	lsls	r1, r2
 8004442:	000a      	movs	r2, r1
 8004444:	43d2      	mvns	r2, r2
 8004446:	401a      	ands	r2, r3
 8004448:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	019b      	lsls	r3, r3, #6
 800444e:	22ff      	movs	r2, #255	; 0xff
 8004450:	401a      	ands	r2, r3
 8004452:	1dfb      	adds	r3, r7, #7
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	0018      	movs	r0, r3
 8004458:	2303      	movs	r3, #3
 800445a:	4003      	ands	r3, r0
 800445c:	00db      	lsls	r3, r3, #3
 800445e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004460:	481f      	ldr	r0, [pc, #124]	; (80044e0 <__NVIC_SetPriority+0xd4>)
 8004462:	1dfb      	adds	r3, r7, #7
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	b25b      	sxtb	r3, r3
 8004468:	089b      	lsrs	r3, r3, #2
 800446a:	430a      	orrs	r2, r1
 800446c:	33c0      	adds	r3, #192	; 0xc0
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004472:	e031      	b.n	80044d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004474:	4a1b      	ldr	r2, [pc, #108]	; (80044e4 <__NVIC_SetPriority+0xd8>)
 8004476:	1dfb      	adds	r3, r7, #7
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	0019      	movs	r1, r3
 800447c:	230f      	movs	r3, #15
 800447e:	400b      	ands	r3, r1
 8004480:	3b08      	subs	r3, #8
 8004482:	089b      	lsrs	r3, r3, #2
 8004484:	3306      	adds	r3, #6
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	18d3      	adds	r3, r2, r3
 800448a:	3304      	adds	r3, #4
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	1dfa      	adds	r2, r7, #7
 8004490:	7812      	ldrb	r2, [r2, #0]
 8004492:	0011      	movs	r1, r2
 8004494:	2203      	movs	r2, #3
 8004496:	400a      	ands	r2, r1
 8004498:	00d2      	lsls	r2, r2, #3
 800449a:	21ff      	movs	r1, #255	; 0xff
 800449c:	4091      	lsls	r1, r2
 800449e:	000a      	movs	r2, r1
 80044a0:	43d2      	mvns	r2, r2
 80044a2:	401a      	ands	r2, r3
 80044a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	019b      	lsls	r3, r3, #6
 80044aa:	22ff      	movs	r2, #255	; 0xff
 80044ac:	401a      	ands	r2, r3
 80044ae:	1dfb      	adds	r3, r7, #7
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	0018      	movs	r0, r3
 80044b4:	2303      	movs	r3, #3
 80044b6:	4003      	ands	r3, r0
 80044b8:	00db      	lsls	r3, r3, #3
 80044ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80044bc:	4809      	ldr	r0, [pc, #36]	; (80044e4 <__NVIC_SetPriority+0xd8>)
 80044be:	1dfb      	adds	r3, r7, #7
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	001c      	movs	r4, r3
 80044c4:	230f      	movs	r3, #15
 80044c6:	4023      	ands	r3, r4
 80044c8:	3b08      	subs	r3, #8
 80044ca:	089b      	lsrs	r3, r3, #2
 80044cc:	430a      	orrs	r2, r1
 80044ce:	3306      	adds	r3, #6
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	18c3      	adds	r3, r0, r3
 80044d4:	3304      	adds	r3, #4
 80044d6:	601a      	str	r2, [r3, #0]
}
 80044d8:	46c0      	nop			; (mov r8, r8)
 80044da:	46bd      	mov	sp, r7
 80044dc:	b003      	add	sp, #12
 80044de:	bd90      	pop	{r4, r7, pc}
 80044e0:	e000e100 	.word	0xe000e100
 80044e4:	e000ed00 	.word	0xe000ed00

080044e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	1e5a      	subs	r2, r3, #1
 80044f4:	2380      	movs	r3, #128	; 0x80
 80044f6:	045b      	lsls	r3, r3, #17
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d301      	bcc.n	8004500 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044fc:	2301      	movs	r3, #1
 80044fe:	e010      	b.n	8004522 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004500:	4b0a      	ldr	r3, [pc, #40]	; (800452c <SysTick_Config+0x44>)
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	3a01      	subs	r2, #1
 8004506:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004508:	2301      	movs	r3, #1
 800450a:	425b      	negs	r3, r3
 800450c:	2103      	movs	r1, #3
 800450e:	0018      	movs	r0, r3
 8004510:	f7ff ff7c 	bl	800440c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004514:	4b05      	ldr	r3, [pc, #20]	; (800452c <SysTick_Config+0x44>)
 8004516:	2200      	movs	r2, #0
 8004518:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800451a:	4b04      	ldr	r3, [pc, #16]	; (800452c <SysTick_Config+0x44>)
 800451c:	2207      	movs	r2, #7
 800451e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004520:	2300      	movs	r3, #0
}
 8004522:	0018      	movs	r0, r3
 8004524:	46bd      	mov	sp, r7
 8004526:	b002      	add	sp, #8
 8004528:	bd80      	pop	{r7, pc}
 800452a:	46c0      	nop			; (mov r8, r8)
 800452c:	e000e010 	.word	0xe000e010

08004530 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	60b9      	str	r1, [r7, #8]
 8004538:	607a      	str	r2, [r7, #4]
 800453a:	210f      	movs	r1, #15
 800453c:	187b      	adds	r3, r7, r1
 800453e:	1c02      	adds	r2, r0, #0
 8004540:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	187b      	adds	r3, r7, r1
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	b25b      	sxtb	r3, r3
 800454a:	0011      	movs	r1, r2
 800454c:	0018      	movs	r0, r3
 800454e:	f7ff ff5d 	bl	800440c <__NVIC_SetPriority>
}
 8004552:	46c0      	nop			; (mov r8, r8)
 8004554:	46bd      	mov	sp, r7
 8004556:	b004      	add	sp, #16
 8004558:	bd80      	pop	{r7, pc}

0800455a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800455a:	b580      	push	{r7, lr}
 800455c:	b082      	sub	sp, #8
 800455e:	af00      	add	r7, sp, #0
 8004560:	0002      	movs	r2, r0
 8004562:	1dfb      	adds	r3, r7, #7
 8004564:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004566:	1dfb      	adds	r3, r7, #7
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	b25b      	sxtb	r3, r3
 800456c:	0018      	movs	r0, r3
 800456e:	f7ff ff33 	bl	80043d8 <__NVIC_EnableIRQ>
}
 8004572:	46c0      	nop			; (mov r8, r8)
 8004574:	46bd      	mov	sp, r7
 8004576:	b002      	add	sp, #8
 8004578:	bd80      	pop	{r7, pc}

0800457a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b082      	sub	sp, #8
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	0018      	movs	r0, r3
 8004586:	f7ff ffaf 	bl	80044e8 <SysTick_Config>
 800458a:	0003      	movs	r3, r0
}
 800458c:	0018      	movs	r0, r3
 800458e:	46bd      	mov	sp, r7
 8004590:	b002      	add	sp, #8
 8004592:	bd80      	pop	{r7, pc}

08004594 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e077      	b.n	8004696 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a3d      	ldr	r2, [pc, #244]	; (80046a0 <HAL_DMA_Init+0x10c>)
 80045ac:	4694      	mov	ip, r2
 80045ae:	4463      	add	r3, ip
 80045b0:	2114      	movs	r1, #20
 80045b2:	0018      	movs	r0, r3
 80045b4:	f7fb fdca 	bl	800014c <__udivsi3>
 80045b8:	0003      	movs	r3, r0
 80045ba:	009a      	lsls	r2, r3, #2
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2225      	movs	r2, #37	; 0x25
 80045c4:	2102      	movs	r1, #2
 80045c6:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4934      	ldr	r1, [pc, #208]	; (80046a4 <HAL_DMA_Init+0x110>)
 80045d4:	400a      	ands	r2, r1
 80045d6:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6819      	ldr	r1, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689a      	ldr	r2, [r3, #8]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	431a      	orrs	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	691b      	ldr	r3, [r3, #16]
 80045ec:	431a      	orrs	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	431a      	orrs	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	431a      	orrs	r2, r3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	431a      	orrs	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	431a      	orrs	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	430a      	orrs	r2, r1
 800460c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	0018      	movs	r0, r3
 8004612:	f000 f9c1 	bl	8004998 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	689a      	ldr	r2, [r3, #8]
 800461a:	2380      	movs	r3, #128	; 0x80
 800461c:	01db      	lsls	r3, r3, #7
 800461e:	429a      	cmp	r2, r3
 8004620:	d102      	bne.n	8004628 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685a      	ldr	r2, [r3, #4]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004630:	213f      	movs	r1, #63	; 0x3f
 8004632:	400a      	ands	r2, r1
 8004634:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800463e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d011      	beq.n	800466c <HAL_DMA_Init+0xd8>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b04      	cmp	r3, #4
 800464e:	d80d      	bhi.n	800466c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	0018      	movs	r0, r3
 8004654:	f000 f9cc 	bl	80049f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800465c:	2200      	movs	r2, #0
 800465e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004668:	605a      	str	r2, [r3, #4]
 800466a:	e008      	b.n	800467e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2225      	movs	r2, #37	; 0x25
 8004688:	2101      	movs	r1, #1
 800468a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2224      	movs	r2, #36	; 0x24
 8004690:	2100      	movs	r1, #0
 8004692:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	0018      	movs	r0, r3
 8004698:	46bd      	mov	sp, r7
 800469a:	b002      	add	sp, #8
 800469c:	bd80      	pop	{r7, pc}
 800469e:	46c0      	nop			; (mov r8, r8)
 80046a0:	bffdfff8 	.word	0xbffdfff8
 80046a4:	ffff800f 	.word	0xffff800f

080046a8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
 80046b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046b6:	2317      	movs	r3, #23
 80046b8:	18fb      	adds	r3, r7, r3
 80046ba:	2200      	movs	r2, #0
 80046bc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2224      	movs	r2, #36	; 0x24
 80046c2:	5c9b      	ldrb	r3, [r3, r2]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d101      	bne.n	80046cc <HAL_DMA_Start_IT+0x24>
 80046c8:	2302      	movs	r3, #2
 80046ca:	e06f      	b.n	80047ac <HAL_DMA_Start_IT+0x104>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2224      	movs	r2, #36	; 0x24
 80046d0:	2101      	movs	r1, #1
 80046d2:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2225      	movs	r2, #37	; 0x25
 80046d8:	5c9b      	ldrb	r3, [r3, r2]
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d157      	bne.n	8004790 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2225      	movs	r2, #37	; 0x25
 80046e4:	2102      	movs	r1, #2
 80046e6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2101      	movs	r1, #1
 80046fa:	438a      	bics	r2, r1
 80046fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	68b9      	ldr	r1, [r7, #8]
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f000 f907 	bl	8004918 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470e:	2b00      	cmp	r3, #0
 8004710:	d008      	beq.n	8004724 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	210e      	movs	r1, #14
 800471e:	430a      	orrs	r2, r1
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	e00f      	b.n	8004744 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2104      	movs	r1, #4
 8004730:	438a      	bics	r2, r1
 8004732:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	210a      	movs	r1, #10
 8004740:	430a      	orrs	r2, r1
 8004742:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	2380      	movs	r3, #128	; 0x80
 800474c:	025b      	lsls	r3, r3, #9
 800474e:	4013      	ands	r3, r2
 8004750:	d008      	beq.n	8004764 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475c:	2180      	movs	r1, #128	; 0x80
 800475e:	0049      	lsls	r1, r1, #1
 8004760:	430a      	orrs	r2, r1
 8004762:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004768:	2b00      	cmp	r3, #0
 800476a:	d008      	beq.n	800477e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004776:	2180      	movs	r1, #128	; 0x80
 8004778:	0049      	lsls	r1, r1, #1
 800477a:	430a      	orrs	r2, r1
 800477c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2101      	movs	r1, #1
 800478a:	430a      	orrs	r2, r1
 800478c:	601a      	str	r2, [r3, #0]
 800478e:	e00a      	b.n	80047a6 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2280      	movs	r2, #128	; 0x80
 8004794:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2224      	movs	r2, #36	; 0x24
 800479a:	2100      	movs	r1, #0
 800479c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800479e:	2317      	movs	r3, #23
 80047a0:	18fb      	adds	r3, r7, r3
 80047a2:	2201      	movs	r2, #1
 80047a4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80047a6:	2317      	movs	r3, #23
 80047a8:	18fb      	adds	r3, r7, r3
 80047aa:	781b      	ldrb	r3, [r3, #0]
}
 80047ac:	0018      	movs	r0, r3
 80047ae:	46bd      	mov	sp, r7
 80047b0:	b006      	add	sp, #24
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80047bc:	4b55      	ldr	r3, [pc, #340]	; (8004914 <HAL_DMA_IRQHandler+0x160>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ce:	221c      	movs	r2, #28
 80047d0:	4013      	ands	r3, r2
 80047d2:	2204      	movs	r2, #4
 80047d4:	409a      	lsls	r2, r3
 80047d6:	0013      	movs	r3, r2
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	4013      	ands	r3, r2
 80047dc:	d027      	beq.n	800482e <HAL_DMA_IRQHandler+0x7a>
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2204      	movs	r2, #4
 80047e2:	4013      	ands	r3, r2
 80047e4:	d023      	beq.n	800482e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2220      	movs	r2, #32
 80047ee:	4013      	ands	r3, r2
 80047f0:	d107      	bne.n	8004802 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2104      	movs	r1, #4
 80047fe:	438a      	bics	r2, r1
 8004800:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8004802:	4b44      	ldr	r3, [pc, #272]	; (8004914 <HAL_DMA_IRQHandler+0x160>)
 8004804:	6859      	ldr	r1, [r3, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	221c      	movs	r2, #28
 800480c:	4013      	ands	r3, r2
 800480e:	2204      	movs	r2, #4
 8004810:	409a      	lsls	r2, r3
 8004812:	4b40      	ldr	r3, [pc, #256]	; (8004914 <HAL_DMA_IRQHandler+0x160>)
 8004814:	430a      	orrs	r2, r1
 8004816:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481c:	2b00      	cmp	r3, #0
 800481e:	d100      	bne.n	8004822 <HAL_DMA_IRQHandler+0x6e>
 8004820:	e073      	b.n	800490a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	0010      	movs	r0, r2
 800482a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800482c:	e06d      	b.n	800490a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004832:	221c      	movs	r2, #28
 8004834:	4013      	ands	r3, r2
 8004836:	2202      	movs	r2, #2
 8004838:	409a      	lsls	r2, r3
 800483a:	0013      	movs	r3, r2
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	4013      	ands	r3, r2
 8004840:	d02e      	beq.n	80048a0 <HAL_DMA_IRQHandler+0xec>
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	2202      	movs	r2, #2
 8004846:	4013      	ands	r3, r2
 8004848:	d02a      	beq.n	80048a0 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2220      	movs	r2, #32
 8004852:	4013      	ands	r3, r2
 8004854:	d10b      	bne.n	800486e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	210a      	movs	r1, #10
 8004862:	438a      	bics	r2, r1
 8004864:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2225      	movs	r2, #37	; 0x25
 800486a:	2101      	movs	r1, #1
 800486c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800486e:	4b29      	ldr	r3, [pc, #164]	; (8004914 <HAL_DMA_IRQHandler+0x160>)
 8004870:	6859      	ldr	r1, [r3, #4]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	221c      	movs	r2, #28
 8004878:	4013      	ands	r3, r2
 800487a:	2202      	movs	r2, #2
 800487c:	409a      	lsls	r2, r3
 800487e:	4b25      	ldr	r3, [pc, #148]	; (8004914 <HAL_DMA_IRQHandler+0x160>)
 8004880:	430a      	orrs	r2, r1
 8004882:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2224      	movs	r2, #36	; 0x24
 8004888:	2100      	movs	r1, #0
 800488a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004890:	2b00      	cmp	r3, #0
 8004892:	d03a      	beq.n	800490a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	0010      	movs	r0, r2
 800489c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800489e:	e034      	b.n	800490a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a4:	221c      	movs	r2, #28
 80048a6:	4013      	ands	r3, r2
 80048a8:	2208      	movs	r2, #8
 80048aa:	409a      	lsls	r2, r3
 80048ac:	0013      	movs	r3, r2
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	4013      	ands	r3, r2
 80048b2:	d02b      	beq.n	800490c <HAL_DMA_IRQHandler+0x158>
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	2208      	movs	r2, #8
 80048b8:	4013      	ands	r3, r2
 80048ba:	d027      	beq.n	800490c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	210e      	movs	r1, #14
 80048c8:	438a      	bics	r2, r1
 80048ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80048cc:	4b11      	ldr	r3, [pc, #68]	; (8004914 <HAL_DMA_IRQHandler+0x160>)
 80048ce:	6859      	ldr	r1, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	221c      	movs	r2, #28
 80048d6:	4013      	ands	r3, r2
 80048d8:	2201      	movs	r2, #1
 80048da:	409a      	lsls	r2, r3
 80048dc:	4b0d      	ldr	r3, [pc, #52]	; (8004914 <HAL_DMA_IRQHandler+0x160>)
 80048de:	430a      	orrs	r2, r1
 80048e0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2225      	movs	r2, #37	; 0x25
 80048ec:	2101      	movs	r1, #1
 80048ee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2224      	movs	r2, #36	; 0x24
 80048f4:	2100      	movs	r1, #0
 80048f6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d005      	beq.n	800490c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	0010      	movs	r0, r2
 8004908:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800490a:	46c0      	nop			; (mov r8, r8)
 800490c:	46c0      	nop			; (mov r8, r8)
}
 800490e:	46bd      	mov	sp, r7
 8004910:	b004      	add	sp, #16
 8004912:	bd80      	pop	{r7, pc}
 8004914:	40020000 	.word	0x40020000

08004918 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
 8004924:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800492e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004934:	2b00      	cmp	r3, #0
 8004936:	d004      	beq.n	8004942 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800493c:	68fa      	ldr	r2, [r7, #12]
 800493e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004940:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004942:	4b14      	ldr	r3, [pc, #80]	; (8004994 <DMA_SetConfig+0x7c>)
 8004944:	6859      	ldr	r1, [r3, #4]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494a:	221c      	movs	r2, #28
 800494c:	4013      	ands	r3, r2
 800494e:	2201      	movs	r2, #1
 8004950:	409a      	lsls	r2, r3
 8004952:	4b10      	ldr	r3, [pc, #64]	; (8004994 <DMA_SetConfig+0x7c>)
 8004954:	430a      	orrs	r2, r1
 8004956:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	683a      	ldr	r2, [r7, #0]
 800495e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	2b10      	cmp	r3, #16
 8004966:	d108      	bne.n	800497a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68ba      	ldr	r2, [r7, #8]
 8004976:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004978:	e007      	b.n	800498a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68ba      	ldr	r2, [r7, #8]
 8004980:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	60da      	str	r2, [r3, #12]
}
 800498a:	46c0      	nop			; (mov r8, r8)
 800498c:	46bd      	mov	sp, r7
 800498e:	b004      	add	sp, #16
 8004990:	bd80      	pop	{r7, pc}
 8004992:	46c0      	nop			; (mov r8, r8)
 8004994:	40020000 	.word	0x40020000

08004998 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a4:	089b      	lsrs	r3, r3, #2
 80049a6:	4a10      	ldr	r2, [pc, #64]	; (80049e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80049a8:	4694      	mov	ip, r2
 80049aa:	4463      	add	r3, ip
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	001a      	movs	r2, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	001a      	movs	r2, r3
 80049ba:	23ff      	movs	r3, #255	; 0xff
 80049bc:	4013      	ands	r3, r2
 80049be:	3b08      	subs	r3, #8
 80049c0:	2114      	movs	r1, #20
 80049c2:	0018      	movs	r0, r3
 80049c4:	f7fb fbc2 	bl	800014c <__udivsi3>
 80049c8:	0003      	movs	r3, r0
 80049ca:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a07      	ldr	r2, [pc, #28]	; (80049ec <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80049d0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	221f      	movs	r2, #31
 80049d6:	4013      	ands	r3, r2
 80049d8:	2201      	movs	r2, #1
 80049da:	409a      	lsls	r2, r3
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80049e0:	46c0      	nop			; (mov r8, r8)
 80049e2:	46bd      	mov	sp, r7
 80049e4:	b004      	add	sp, #16
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	10008200 	.word	0x10008200
 80049ec:	40020880 	.word	0x40020880

080049f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	223f      	movs	r2, #63	; 0x3f
 80049fe:	4013      	ands	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	4a0a      	ldr	r2, [pc, #40]	; (8004a30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004a06:	4694      	mov	ip, r2
 8004a08:	4463      	add	r3, ip
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	001a      	movs	r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a07      	ldr	r2, [pc, #28]	; (8004a34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004a16:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	2203      	movs	r2, #3
 8004a1e:	4013      	ands	r3, r2
 8004a20:	2201      	movs	r2, #1
 8004a22:	409a      	lsls	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	659a      	str	r2, [r3, #88]	; 0x58
}
 8004a28:	46c0      	nop			; (mov r8, r8)
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	b004      	add	sp, #16
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	1000823f 	.word	0x1000823f
 8004a34:	40020940 	.word	0x40020940

08004a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b086      	sub	sp, #24
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a42:	2300      	movs	r3, #0
 8004a44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a46:	e147      	b.n	8004cd8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2101      	movs	r1, #1
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	4091      	lsls	r1, r2
 8004a52:	000a      	movs	r2, r1
 8004a54:	4013      	ands	r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d100      	bne.n	8004a60 <HAL_GPIO_Init+0x28>
 8004a5e:	e138      	b.n	8004cd2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	2203      	movs	r2, #3
 8004a66:	4013      	ands	r3, r2
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d005      	beq.n	8004a78 <HAL_GPIO_Init+0x40>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	2203      	movs	r2, #3
 8004a72:	4013      	ands	r3, r2
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d130      	bne.n	8004ada <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	2203      	movs	r2, #3
 8004a84:	409a      	lsls	r2, r3
 8004a86:	0013      	movs	r3, r2
 8004a88:	43da      	mvns	r2, r3
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	68da      	ldr	r2, [r3, #12]
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	005b      	lsls	r3, r3, #1
 8004a98:	409a      	lsls	r2, r3
 8004a9a:	0013      	movs	r3, r2
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	693a      	ldr	r2, [r7, #16]
 8004aa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004aae:	2201      	movs	r2, #1
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	409a      	lsls	r2, r3
 8004ab4:	0013      	movs	r3, r2
 8004ab6:	43da      	mvns	r2, r3
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	4013      	ands	r3, r2
 8004abc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	091b      	lsrs	r3, r3, #4
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	401a      	ands	r2, r3
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	409a      	lsls	r2, r3
 8004acc:	0013      	movs	r3, r2
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	2203      	movs	r2, #3
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	2b03      	cmp	r3, #3
 8004ae4:	d017      	beq.n	8004b16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	005b      	lsls	r3, r3, #1
 8004af0:	2203      	movs	r2, #3
 8004af2:	409a      	lsls	r2, r3
 8004af4:	0013      	movs	r3, r2
 8004af6:	43da      	mvns	r2, r3
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	4013      	ands	r3, r2
 8004afc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	689a      	ldr	r2, [r3, #8]
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	409a      	lsls	r2, r3
 8004b08:	0013      	movs	r3, r2
 8004b0a:	693a      	ldr	r2, [r7, #16]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	2203      	movs	r2, #3
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d123      	bne.n	8004b6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	08da      	lsrs	r2, r3, #3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	3208      	adds	r2, #8
 8004b2a:	0092      	lsls	r2, r2, #2
 8004b2c:	58d3      	ldr	r3, [r2, r3]
 8004b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	2207      	movs	r2, #7
 8004b34:	4013      	ands	r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	220f      	movs	r2, #15
 8004b3a:	409a      	lsls	r2, r3
 8004b3c:	0013      	movs	r3, r2
 8004b3e:	43da      	mvns	r2, r3
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	4013      	ands	r3, r2
 8004b44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	691a      	ldr	r2, [r3, #16]
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2107      	movs	r1, #7
 8004b4e:	400b      	ands	r3, r1
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	409a      	lsls	r2, r3
 8004b54:	0013      	movs	r3, r2
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	08da      	lsrs	r2, r3, #3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	3208      	adds	r2, #8
 8004b64:	0092      	lsls	r2, r2, #2
 8004b66:	6939      	ldr	r1, [r7, #16]
 8004b68:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	005b      	lsls	r3, r3, #1
 8004b74:	2203      	movs	r2, #3
 8004b76:	409a      	lsls	r2, r3
 8004b78:	0013      	movs	r3, r2
 8004b7a:	43da      	mvns	r2, r3
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2203      	movs	r2, #3
 8004b88:	401a      	ands	r2, r3
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	005b      	lsls	r3, r3, #1
 8004b8e:	409a      	lsls	r2, r3
 8004b90:	0013      	movs	r3, r2
 8004b92:	693a      	ldr	r2, [r7, #16]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	685a      	ldr	r2, [r3, #4]
 8004ba2:	23c0      	movs	r3, #192	; 0xc0
 8004ba4:	029b      	lsls	r3, r3, #10
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	d100      	bne.n	8004bac <HAL_GPIO_Init+0x174>
 8004baa:	e092      	b.n	8004cd2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004bac:	4a50      	ldr	r2, [pc, #320]	; (8004cf0 <HAL_GPIO_Init+0x2b8>)
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	089b      	lsrs	r3, r3, #2
 8004bb2:	3318      	adds	r3, #24
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	589b      	ldr	r3, [r3, r2]
 8004bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	2203      	movs	r2, #3
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	00db      	lsls	r3, r3, #3
 8004bc2:	220f      	movs	r2, #15
 8004bc4:	409a      	lsls	r2, r3
 8004bc6:	0013      	movs	r3, r2
 8004bc8:	43da      	mvns	r2, r3
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	23a0      	movs	r3, #160	; 0xa0
 8004bd4:	05db      	lsls	r3, r3, #23
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d013      	beq.n	8004c02 <HAL_GPIO_Init+0x1ca>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a45      	ldr	r2, [pc, #276]	; (8004cf4 <HAL_GPIO_Init+0x2bc>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d00d      	beq.n	8004bfe <HAL_GPIO_Init+0x1c6>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a44      	ldr	r2, [pc, #272]	; (8004cf8 <HAL_GPIO_Init+0x2c0>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d007      	beq.n	8004bfa <HAL_GPIO_Init+0x1c2>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a43      	ldr	r2, [pc, #268]	; (8004cfc <HAL_GPIO_Init+0x2c4>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d101      	bne.n	8004bf6 <HAL_GPIO_Init+0x1be>
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e006      	b.n	8004c04 <HAL_GPIO_Init+0x1cc>
 8004bf6:	2305      	movs	r3, #5
 8004bf8:	e004      	b.n	8004c04 <HAL_GPIO_Init+0x1cc>
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	e002      	b.n	8004c04 <HAL_GPIO_Init+0x1cc>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e000      	b.n	8004c04 <HAL_GPIO_Init+0x1cc>
 8004c02:	2300      	movs	r3, #0
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	2103      	movs	r1, #3
 8004c08:	400a      	ands	r2, r1
 8004c0a:	00d2      	lsls	r2, r2, #3
 8004c0c:	4093      	lsls	r3, r2
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004c14:	4936      	ldr	r1, [pc, #216]	; (8004cf0 <HAL_GPIO_Init+0x2b8>)
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	089b      	lsrs	r3, r3, #2
 8004c1a:	3318      	adds	r3, #24
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c22:	4b33      	ldr	r3, [pc, #204]	; (8004cf0 <HAL_GPIO_Init+0x2b8>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	43da      	mvns	r2, r3
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	4013      	ands	r3, r2
 8004c30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685a      	ldr	r2, [r3, #4]
 8004c36:	2380      	movs	r3, #128	; 0x80
 8004c38:	035b      	lsls	r3, r3, #13
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	d003      	beq.n	8004c46 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004c46:	4b2a      	ldr	r3, [pc, #168]	; (8004cf0 <HAL_GPIO_Init+0x2b8>)
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004c4c:	4b28      	ldr	r3, [pc, #160]	; (8004cf0 <HAL_GPIO_Init+0x2b8>)
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	43da      	mvns	r2, r3
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	4013      	ands	r3, r2
 8004c5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	2380      	movs	r3, #128	; 0x80
 8004c62:	039b      	lsls	r3, r3, #14
 8004c64:	4013      	ands	r3, r2
 8004c66:	d003      	beq.n	8004c70 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004c68:	693a      	ldr	r2, [r7, #16]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004c70:	4b1f      	ldr	r3, [pc, #124]	; (8004cf0 <HAL_GPIO_Init+0x2b8>)
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004c76:	4a1e      	ldr	r2, [pc, #120]	; (8004cf0 <HAL_GPIO_Init+0x2b8>)
 8004c78:	2384      	movs	r3, #132	; 0x84
 8004c7a:	58d3      	ldr	r3, [r2, r3]
 8004c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	43da      	mvns	r2, r3
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	4013      	ands	r3, r2
 8004c86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	685a      	ldr	r2, [r3, #4]
 8004c8c:	2380      	movs	r3, #128	; 0x80
 8004c8e:	029b      	lsls	r3, r3, #10
 8004c90:	4013      	ands	r3, r2
 8004c92:	d003      	beq.n	8004c9c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004c9c:	4914      	ldr	r1, [pc, #80]	; (8004cf0 <HAL_GPIO_Init+0x2b8>)
 8004c9e:	2284      	movs	r2, #132	; 0x84
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004ca4:	4a12      	ldr	r2, [pc, #72]	; (8004cf0 <HAL_GPIO_Init+0x2b8>)
 8004ca6:	2380      	movs	r3, #128	; 0x80
 8004ca8:	58d3      	ldr	r3, [r2, r3]
 8004caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	43da      	mvns	r2, r3
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	2380      	movs	r3, #128	; 0x80
 8004cbc:	025b      	lsls	r3, r3, #9
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	d003      	beq.n	8004cca <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004cca:	4909      	ldr	r1, [pc, #36]	; (8004cf0 <HAL_GPIO_Init+0x2b8>)
 8004ccc:	2280      	movs	r2, #128	; 0x80
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	40da      	lsrs	r2, r3
 8004ce0:	1e13      	subs	r3, r2, #0
 8004ce2:	d000      	beq.n	8004ce6 <HAL_GPIO_Init+0x2ae>
 8004ce4:	e6b0      	b.n	8004a48 <HAL_GPIO_Init+0x10>
  }
}
 8004ce6:	46c0      	nop			; (mov r8, r8)
 8004ce8:	46c0      	nop			; (mov r8, r8)
 8004cea:	46bd      	mov	sp, r7
 8004cec:	b006      	add	sp, #24
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	40021800 	.word	0x40021800
 8004cf4:	50000400 	.word	0x50000400
 8004cf8:	50000800 	.word	0x50000800
 8004cfc:	50000c00 	.word	0x50000c00

08004d00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	0008      	movs	r0, r1
 8004d0a:	0011      	movs	r1, r2
 8004d0c:	1cbb      	adds	r3, r7, #2
 8004d0e:	1c02      	adds	r2, r0, #0
 8004d10:	801a      	strh	r2, [r3, #0]
 8004d12:	1c7b      	adds	r3, r7, #1
 8004d14:	1c0a      	adds	r2, r1, #0
 8004d16:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d18:	1c7b      	adds	r3, r7, #1
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d004      	beq.n	8004d2a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d20:	1cbb      	adds	r3, r7, #2
 8004d22:	881a      	ldrh	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d28:	e003      	b.n	8004d32 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d2a:	1cbb      	adds	r3, r7, #2
 8004d2c:	881a      	ldrh	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004d32:	46c0      	nop			; (mov r8, r8)
 8004d34:	46bd      	mov	sp, r7
 8004d36:	b002      	add	sp, #8
 8004d38:	bd80      	pop	{r7, pc}
	...

08004d3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	0002      	movs	r2, r0
 8004d44:	1dbb      	adds	r3, r7, #6
 8004d46:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004d48:	4b10      	ldr	r3, [pc, #64]	; (8004d8c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	1dba      	adds	r2, r7, #6
 8004d4e:	8812      	ldrh	r2, [r2, #0]
 8004d50:	4013      	ands	r3, r2
 8004d52:	d008      	beq.n	8004d66 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004d54:	4b0d      	ldr	r3, [pc, #52]	; (8004d8c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004d56:	1dba      	adds	r2, r7, #6
 8004d58:	8812      	ldrh	r2, [r2, #0]
 8004d5a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004d5c:	1dbb      	adds	r3, r7, #6
 8004d5e:	881b      	ldrh	r3, [r3, #0]
 8004d60:	0018      	movs	r0, r3
 8004d62:	f7fe ff81 	bl	8003c68 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004d66:	4b09      	ldr	r3, [pc, #36]	; (8004d8c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	1dba      	adds	r2, r7, #6
 8004d6c:	8812      	ldrh	r2, [r2, #0]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	d008      	beq.n	8004d84 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004d72:	4b06      	ldr	r3, [pc, #24]	; (8004d8c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004d74:	1dba      	adds	r2, r7, #6
 8004d76:	8812      	ldrh	r2, [r2, #0]
 8004d78:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004d7a:	1dbb      	adds	r3, r7, #6
 8004d7c:	881b      	ldrh	r3, [r3, #0]
 8004d7e:	0018      	movs	r0, r3
 8004d80:	f7fe ff84 	bl	8003c8c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004d84:	46c0      	nop			; (mov r8, r8)
 8004d86:	46bd      	mov	sp, r7
 8004d88:	b002      	add	sp, #8
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40021800 	.word	0x40021800

08004d90 <HAL_PWR_EnterSLEEPMode>:
  * @note   When WFI entry is used, tick interrupt have to be disabled if not
  *         desired as the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b082      	sub	sp, #8
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	000a      	movs	r2, r1
 8004d9a:	1cfb      	adds	r3, r7, #3
 8004d9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator != PWR_MAINREGULATOR_ON)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d008      	beq.n	8004db6 <HAL_PWR_EnterSLEEPMode+0x26>
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if ((PWR->SR2 & PWR_SR2_REGLPF) == 0x00u)
 8004da4:	4b13      	ldr	r3, [pc, #76]	; (8004df4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004da6:	695a      	ldr	r2, [r3, #20]
 8004da8:	2380      	movs	r3, #128	; 0x80
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	4013      	ands	r3, r2
 8004dae:	d10c      	bne.n	8004dca <HAL_PWR_EnterSLEEPMode+0x3a>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8004db0:	f000 f864 	bl	8004e7c <HAL_PWREx_EnableLowPowerRunMode>
 8004db4:	e009      	b.n	8004dca <HAL_PWR_EnterSLEEPMode+0x3a>
    }
  }
  else
  {
    /* If in low-power run mode at this point, exit it */
    if ((PWR->SR2 & PWR_SR2_REGLPF) != 0x00u)
 8004db6:	4b0f      	ldr	r3, [pc, #60]	; (8004df4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004db8:	695a      	ldr	r2, [r3, #20]
 8004dba:	2380      	movs	r3, #128	; 0x80
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	d003      	beq.n	8004dca <HAL_PWR_EnterSLEEPMode+0x3a>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8004dc2:	f000 f869 	bl	8004e98 <HAL_PWREx_DisableLowPowerRunMode>
 8004dc6:	1e03      	subs	r3, r0, #0
 8004dc8:	d10f      	bne.n	8004dea <HAL_PWR_EnterSLEEPMode+0x5a>
      }
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004dca:	4b0b      	ldr	r3, [pc, #44]	; (8004df8 <HAL_PWR_EnterSLEEPMode+0x68>)
 8004dcc:	691a      	ldr	r2, [r3, #16]
 8004dce:	4b0a      	ldr	r3, [pc, #40]	; (8004df8 <HAL_PWR_EnterSLEEPMode+0x68>)
 8004dd0:	2104      	movs	r1, #4
 8004dd2:	438a      	bics	r2, r1
 8004dd4:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004dd6:	1cfb      	adds	r3, r7, #3
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d101      	bne.n	8004de2 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004dde:	bf30      	wfi
 8004de0:	e004      	b.n	8004dec <HAL_PWR_EnterSLEEPMode+0x5c>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004de2:	bf40      	sev
    __WFE();
 8004de4:	bf20      	wfe
    __WFE();
 8004de6:	bf20      	wfe
 8004de8:	e000      	b.n	8004dec <HAL_PWR_EnterSLEEPMode+0x5c>
        return ;
 8004dea:	46c0      	nop			; (mov r8, r8)
  }
}
 8004dec:	46bd      	mov	sp, r7
 8004dee:	b002      	add	sp, #8
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	46c0      	nop			; (mov r8, r8)
 8004df4:	40007000 	.word	0x40007000
 8004df8:	e000ed00 	.word	0xe000ed00

08004dfc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004e04:	4b19      	ldr	r3, [pc, #100]	; (8004e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a19      	ldr	r2, [pc, #100]	; (8004e70 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	0019      	movs	r1, r3
 8004e0e:	4b17      	ldr	r3, [pc, #92]	; (8004e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	2380      	movs	r3, #128	; 0x80
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d11f      	bne.n	8004e60 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004e20:	4b14      	ldr	r3, [pc, #80]	; (8004e74 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	0013      	movs	r3, r2
 8004e26:	005b      	lsls	r3, r3, #1
 8004e28:	189b      	adds	r3, r3, r2
 8004e2a:	005b      	lsls	r3, r3, #1
 8004e2c:	4912      	ldr	r1, [pc, #72]	; (8004e78 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004e2e:	0018      	movs	r0, r3
 8004e30:	f7fb f98c 	bl	800014c <__udivsi3>
 8004e34:	0003      	movs	r3, r0
 8004e36:	3301      	adds	r3, #1
 8004e38:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e3a:	e008      	b.n	8004e4e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d003      	beq.n	8004e4a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	3b01      	subs	r3, #1
 8004e46:	60fb      	str	r3, [r7, #12]
 8004e48:	e001      	b.n	8004e4e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e009      	b.n	8004e62 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e4e:	4b07      	ldr	r3, [pc, #28]	; (8004e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e50:	695a      	ldr	r2, [r3, #20]
 8004e52:	2380      	movs	r3, #128	; 0x80
 8004e54:	00db      	lsls	r3, r3, #3
 8004e56:	401a      	ands	r2, r3
 8004e58:	2380      	movs	r3, #128	; 0x80
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d0ed      	beq.n	8004e3c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	0018      	movs	r0, r3
 8004e64:	46bd      	mov	sp, r7
 8004e66:	b004      	add	sp, #16
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	46c0      	nop			; (mov r8, r8)
 8004e6c:	40007000 	.word	0x40007000
 8004e70:	fffff9ff 	.word	0xfffff9ff
 8004e74:	20000048 	.word	0x20000048
 8004e78:	000f4240 	.word	0x000f4240

08004e7c <HAL_PWREx_EnableLowPowerRunMode>:
  *        low power run mode
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004e80:	4b04      	ldr	r3, [pc, #16]	; (8004e94 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	4b03      	ldr	r3, [pc, #12]	; (8004e94 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004e86:	2180      	movs	r1, #128	; 0x80
 8004e88:	01c9      	lsls	r1, r1, #7
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	601a      	str	r2, [r3, #0]
}
 8004e8e:	46c0      	nop			; (mov r8, r8)
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	40007000 	.word	0x40007000

08004e98 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index = ((PWR_REGLPF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004e9e:	4b15      	ldr	r3, [pc, #84]	; (8004ef4 <HAL_PWREx_DisableLowPowerRunMode+0x5c>)
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	0013      	movs	r3, r2
 8004ea4:	005b      	lsls	r3, r3, #1
 8004ea6:	189b      	adds	r3, r3, r2
 8004ea8:	005b      	lsls	r3, r3, #1
 8004eaa:	4913      	ldr	r1, [pc, #76]	; (8004ef8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004eac:	0018      	movs	r0, r3
 8004eae:	f7fb f94d 	bl	800014c <__udivsi3>
 8004eb2:	0003      	movs	r3, r0
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	607b      	str	r3, [r7, #4]

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004eb8:	4b10      	ldr	r3, [pc, #64]	; (8004efc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	4b0f      	ldr	r3, [pc, #60]	; (8004efc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8004ebe:	4910      	ldr	r1, [pc, #64]	; (8004f00 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8004ec0:	400a      	ands	r2, r1
 8004ec2:	601a      	str	r2, [r3, #0]

  /* Wait until REGLPF is reset */
  while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8004ec4:	e008      	b.n	8004ed8 <HAL_PWREx_DisableLowPowerRunMode+0x40>
  {
    if (wait_loop_index != 0U)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <HAL_PWREx_DisableLowPowerRunMode+0x3c>
    {
      wait_loop_index--;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	607b      	str	r3, [r7, #4]
 8004ed2:	e001      	b.n	8004ed8 <HAL_PWREx_DisableLowPowerRunMode+0x40>
    }
    else
    {
      return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e009      	b.n	8004eec <HAL_PWREx_DisableLowPowerRunMode+0x54>
  while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8004ed8:	4b08      	ldr	r3, [pc, #32]	; (8004efc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8004eda:	695a      	ldr	r2, [r3, #20]
 8004edc:	2380      	movs	r3, #128	; 0x80
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	401a      	ands	r2, r3
 8004ee2:	2380      	movs	r3, #128	; 0x80
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d0ed      	beq.n	8004ec6 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
    }
  }

  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	0018      	movs	r0, r3
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	b002      	add	sp, #8
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	20000048 	.word	0x20000048
 8004ef8:	000f4240 	.word	0x000f4240
 8004efc:	40007000 	.word	0x40007000
 8004f00:	ffffbfff 	.word	0xffffbfff

08004f04 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004f08:	4b03      	ldr	r3, [pc, #12]	; (8004f18 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004f0a:	689a      	ldr	r2, [r3, #8]
 8004f0c:	23e0      	movs	r3, #224	; 0xe0
 8004f0e:	01db      	lsls	r3, r3, #7
 8004f10:	4013      	ands	r3, r2
}
 8004f12:	0018      	movs	r0, r3
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	40021000 	.word	0x40021000

08004f1c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b088      	sub	sp, #32
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e2f3      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2201      	movs	r2, #1
 8004f34:	4013      	ands	r3, r2
 8004f36:	d100      	bne.n	8004f3a <HAL_RCC_OscConfig+0x1e>
 8004f38:	e07c      	b.n	8005034 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f3a:	4bc3      	ldr	r3, [pc, #780]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	2238      	movs	r2, #56	; 0x38
 8004f40:	4013      	ands	r3, r2
 8004f42:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f44:	4bc0      	ldr	r3, [pc, #768]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	2203      	movs	r2, #3
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	2b10      	cmp	r3, #16
 8004f52:	d102      	bne.n	8004f5a <HAL_RCC_OscConfig+0x3e>
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	2b03      	cmp	r3, #3
 8004f58:	d002      	beq.n	8004f60 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	d10b      	bne.n	8004f78 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f60:	4bb9      	ldr	r3, [pc, #740]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	2380      	movs	r3, #128	; 0x80
 8004f66:	029b      	lsls	r3, r3, #10
 8004f68:	4013      	ands	r3, r2
 8004f6a:	d062      	beq.n	8005032 <HAL_RCC_OscConfig+0x116>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d15e      	bne.n	8005032 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e2ce      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685a      	ldr	r2, [r3, #4]
 8004f7c:	2380      	movs	r3, #128	; 0x80
 8004f7e:	025b      	lsls	r3, r3, #9
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d107      	bne.n	8004f94 <HAL_RCC_OscConfig+0x78>
 8004f84:	4bb0      	ldr	r3, [pc, #704]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	4baf      	ldr	r3, [pc, #700]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004f8a:	2180      	movs	r1, #128	; 0x80
 8004f8c:	0249      	lsls	r1, r1, #9
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	601a      	str	r2, [r3, #0]
 8004f92:	e020      	b.n	8004fd6 <HAL_RCC_OscConfig+0xba>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	685a      	ldr	r2, [r3, #4]
 8004f98:	23a0      	movs	r3, #160	; 0xa0
 8004f9a:	02db      	lsls	r3, r3, #11
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d10e      	bne.n	8004fbe <HAL_RCC_OscConfig+0xa2>
 8004fa0:	4ba9      	ldr	r3, [pc, #676]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	4ba8      	ldr	r3, [pc, #672]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004fa6:	2180      	movs	r1, #128	; 0x80
 8004fa8:	02c9      	lsls	r1, r1, #11
 8004faa:	430a      	orrs	r2, r1
 8004fac:	601a      	str	r2, [r3, #0]
 8004fae:	4ba6      	ldr	r3, [pc, #664]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	4ba5      	ldr	r3, [pc, #660]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004fb4:	2180      	movs	r1, #128	; 0x80
 8004fb6:	0249      	lsls	r1, r1, #9
 8004fb8:	430a      	orrs	r2, r1
 8004fba:	601a      	str	r2, [r3, #0]
 8004fbc:	e00b      	b.n	8004fd6 <HAL_RCC_OscConfig+0xba>
 8004fbe:	4ba2      	ldr	r3, [pc, #648]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	4ba1      	ldr	r3, [pc, #644]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004fc4:	49a1      	ldr	r1, [pc, #644]	; (800524c <HAL_RCC_OscConfig+0x330>)
 8004fc6:	400a      	ands	r2, r1
 8004fc8:	601a      	str	r2, [r3, #0]
 8004fca:	4b9f      	ldr	r3, [pc, #636]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	4b9e      	ldr	r3, [pc, #632]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004fd0:	499f      	ldr	r1, [pc, #636]	; (8005250 <HAL_RCC_OscConfig+0x334>)
 8004fd2:	400a      	ands	r2, r1
 8004fd4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d014      	beq.n	8005008 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fde:	f7ff f99b 	bl	8004318 <HAL_GetTick>
 8004fe2:	0003      	movs	r3, r0
 8004fe4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fe6:	e008      	b.n	8004ffa <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fe8:	f7ff f996 	bl	8004318 <HAL_GetTick>
 8004fec:	0002      	movs	r2, r0
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b64      	cmp	r3, #100	; 0x64
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e28d      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ffa:	4b93      	ldr	r3, [pc, #588]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	2380      	movs	r3, #128	; 0x80
 8005000:	029b      	lsls	r3, r3, #10
 8005002:	4013      	ands	r3, r2
 8005004:	d0f0      	beq.n	8004fe8 <HAL_RCC_OscConfig+0xcc>
 8005006:	e015      	b.n	8005034 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005008:	f7ff f986 	bl	8004318 <HAL_GetTick>
 800500c:	0003      	movs	r3, r0
 800500e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005010:	e008      	b.n	8005024 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005012:	f7ff f981 	bl	8004318 <HAL_GetTick>
 8005016:	0002      	movs	r2, r0
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	2b64      	cmp	r3, #100	; 0x64
 800501e:	d901      	bls.n	8005024 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e278      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005024:	4b88      	ldr	r3, [pc, #544]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	2380      	movs	r3, #128	; 0x80
 800502a:	029b      	lsls	r3, r3, #10
 800502c:	4013      	ands	r3, r2
 800502e:	d1f0      	bne.n	8005012 <HAL_RCC_OscConfig+0xf6>
 8005030:	e000      	b.n	8005034 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005032:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2202      	movs	r2, #2
 800503a:	4013      	ands	r3, r2
 800503c:	d100      	bne.n	8005040 <HAL_RCC_OscConfig+0x124>
 800503e:	e099      	b.n	8005174 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005040:	4b81      	ldr	r3, [pc, #516]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	2238      	movs	r2, #56	; 0x38
 8005046:	4013      	ands	r3, r2
 8005048:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800504a:	4b7f      	ldr	r3, [pc, #508]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	2203      	movs	r2, #3
 8005050:	4013      	ands	r3, r2
 8005052:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	2b10      	cmp	r3, #16
 8005058:	d102      	bne.n	8005060 <HAL_RCC_OscConfig+0x144>
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	2b02      	cmp	r3, #2
 800505e:	d002      	beq.n	8005066 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d135      	bne.n	80050d2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005066:	4b78      	ldr	r3, [pc, #480]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	2380      	movs	r3, #128	; 0x80
 800506c:	00db      	lsls	r3, r3, #3
 800506e:	4013      	ands	r3, r2
 8005070:	d005      	beq.n	800507e <HAL_RCC_OscConfig+0x162>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d101      	bne.n	800507e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e24b      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800507e:	4b72      	ldr	r3, [pc, #456]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	4a74      	ldr	r2, [pc, #464]	; (8005254 <HAL_RCC_OscConfig+0x338>)
 8005084:	4013      	ands	r3, r2
 8005086:	0019      	movs	r1, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	695b      	ldr	r3, [r3, #20]
 800508c:	021a      	lsls	r2, r3, #8
 800508e:	4b6e      	ldr	r3, [pc, #440]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005090:	430a      	orrs	r2, r1
 8005092:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d112      	bne.n	80050c0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800509a:	4b6b      	ldr	r3, [pc, #428]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a6e      	ldr	r2, [pc, #440]	; (8005258 <HAL_RCC_OscConfig+0x33c>)
 80050a0:	4013      	ands	r3, r2
 80050a2:	0019      	movs	r1, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	691a      	ldr	r2, [r3, #16]
 80050a8:	4b67      	ldr	r3, [pc, #412]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80050aa:	430a      	orrs	r2, r1
 80050ac:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80050ae:	4b66      	ldr	r3, [pc, #408]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	0adb      	lsrs	r3, r3, #11
 80050b4:	2207      	movs	r2, #7
 80050b6:	4013      	ands	r3, r2
 80050b8:	4a68      	ldr	r2, [pc, #416]	; (800525c <HAL_RCC_OscConfig+0x340>)
 80050ba:	40da      	lsrs	r2, r3
 80050bc:	4b68      	ldr	r3, [pc, #416]	; (8005260 <HAL_RCC_OscConfig+0x344>)
 80050be:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80050c0:	4b68      	ldr	r3, [pc, #416]	; (8005264 <HAL_RCC_OscConfig+0x348>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	0018      	movs	r0, r3
 80050c6:	f7ff f8cb 	bl	8004260 <HAL_InitTick>
 80050ca:	1e03      	subs	r3, r0, #0
 80050cc:	d051      	beq.n	8005172 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e221      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68db      	ldr	r3, [r3, #12]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d030      	beq.n	800513c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80050da:	4b5b      	ldr	r3, [pc, #364]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a5e      	ldr	r2, [pc, #376]	; (8005258 <HAL_RCC_OscConfig+0x33c>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	0019      	movs	r1, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	691a      	ldr	r2, [r3, #16]
 80050e8:	4b57      	ldr	r3, [pc, #348]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80050ea:	430a      	orrs	r2, r1
 80050ec:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80050ee:	4b56      	ldr	r3, [pc, #344]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	4b55      	ldr	r3, [pc, #340]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80050f4:	2180      	movs	r1, #128	; 0x80
 80050f6:	0049      	lsls	r1, r1, #1
 80050f8:	430a      	orrs	r2, r1
 80050fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050fc:	f7ff f90c 	bl	8004318 <HAL_GetTick>
 8005100:	0003      	movs	r3, r0
 8005102:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005104:	e008      	b.n	8005118 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005106:	f7ff f907 	bl	8004318 <HAL_GetTick>
 800510a:	0002      	movs	r2, r0
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	2b02      	cmp	r3, #2
 8005112:	d901      	bls.n	8005118 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e1fe      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005118:	4b4b      	ldr	r3, [pc, #300]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	2380      	movs	r3, #128	; 0x80
 800511e:	00db      	lsls	r3, r3, #3
 8005120:	4013      	ands	r3, r2
 8005122:	d0f0      	beq.n	8005106 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005124:	4b48      	ldr	r3, [pc, #288]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	4a4a      	ldr	r2, [pc, #296]	; (8005254 <HAL_RCC_OscConfig+0x338>)
 800512a:	4013      	ands	r3, r2
 800512c:	0019      	movs	r1, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	021a      	lsls	r2, r3, #8
 8005134:	4b44      	ldr	r3, [pc, #272]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005136:	430a      	orrs	r2, r1
 8005138:	605a      	str	r2, [r3, #4]
 800513a:	e01b      	b.n	8005174 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800513c:	4b42      	ldr	r3, [pc, #264]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	4b41      	ldr	r3, [pc, #260]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005142:	4949      	ldr	r1, [pc, #292]	; (8005268 <HAL_RCC_OscConfig+0x34c>)
 8005144:	400a      	ands	r2, r1
 8005146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005148:	f7ff f8e6 	bl	8004318 <HAL_GetTick>
 800514c:	0003      	movs	r3, r0
 800514e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005150:	e008      	b.n	8005164 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005152:	f7ff f8e1 	bl	8004318 <HAL_GetTick>
 8005156:	0002      	movs	r2, r0
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	2b02      	cmp	r3, #2
 800515e:	d901      	bls.n	8005164 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e1d8      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005164:	4b38      	ldr	r3, [pc, #224]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	2380      	movs	r3, #128	; 0x80
 800516a:	00db      	lsls	r3, r3, #3
 800516c:	4013      	ands	r3, r2
 800516e:	d1f0      	bne.n	8005152 <HAL_RCC_OscConfig+0x236>
 8005170:	e000      	b.n	8005174 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005172:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2208      	movs	r2, #8
 800517a:	4013      	ands	r3, r2
 800517c:	d047      	beq.n	800520e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800517e:	4b32      	ldr	r3, [pc, #200]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	2238      	movs	r2, #56	; 0x38
 8005184:	4013      	ands	r3, r2
 8005186:	2b18      	cmp	r3, #24
 8005188:	d10a      	bne.n	80051a0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800518a:	4b2f      	ldr	r3, [pc, #188]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 800518c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800518e:	2202      	movs	r2, #2
 8005190:	4013      	ands	r3, r2
 8005192:	d03c      	beq.n	800520e <HAL_RCC_OscConfig+0x2f2>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	699b      	ldr	r3, [r3, #24]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d138      	bne.n	800520e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e1ba      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d019      	beq.n	80051dc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80051a8:	4b27      	ldr	r3, [pc, #156]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80051aa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80051ac:	4b26      	ldr	r3, [pc, #152]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80051ae:	2101      	movs	r1, #1
 80051b0:	430a      	orrs	r2, r1
 80051b2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b4:	f7ff f8b0 	bl	8004318 <HAL_GetTick>
 80051b8:	0003      	movs	r3, r0
 80051ba:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051bc:	e008      	b.n	80051d0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051be:	f7ff f8ab 	bl	8004318 <HAL_GetTick>
 80051c2:	0002      	movs	r2, r0
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	1ad3      	subs	r3, r2, r3
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d901      	bls.n	80051d0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e1a2      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051d0:	4b1d      	ldr	r3, [pc, #116]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80051d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051d4:	2202      	movs	r2, #2
 80051d6:	4013      	ands	r3, r2
 80051d8:	d0f1      	beq.n	80051be <HAL_RCC_OscConfig+0x2a2>
 80051da:	e018      	b.n	800520e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80051dc:	4b1a      	ldr	r3, [pc, #104]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80051de:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80051e0:	4b19      	ldr	r3, [pc, #100]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 80051e2:	2101      	movs	r1, #1
 80051e4:	438a      	bics	r2, r1
 80051e6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e8:	f7ff f896 	bl	8004318 <HAL_GetTick>
 80051ec:	0003      	movs	r3, r0
 80051ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051f2:	f7ff f891 	bl	8004318 <HAL_GetTick>
 80051f6:	0002      	movs	r2, r0
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e188      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005204:	4b10      	ldr	r3, [pc, #64]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005208:	2202      	movs	r2, #2
 800520a:	4013      	ands	r3, r2
 800520c:	d1f1      	bne.n	80051f2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2204      	movs	r2, #4
 8005214:	4013      	ands	r3, r2
 8005216:	d100      	bne.n	800521a <HAL_RCC_OscConfig+0x2fe>
 8005218:	e0c6      	b.n	80053a8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800521a:	231f      	movs	r3, #31
 800521c:	18fb      	adds	r3, r7, r3
 800521e:	2200      	movs	r2, #0
 8005220:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005222:	4b09      	ldr	r3, [pc, #36]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	2238      	movs	r2, #56	; 0x38
 8005228:	4013      	ands	r3, r2
 800522a:	2b20      	cmp	r3, #32
 800522c:	d11e      	bne.n	800526c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800522e:	4b06      	ldr	r3, [pc, #24]	; (8005248 <HAL_RCC_OscConfig+0x32c>)
 8005230:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005232:	2202      	movs	r2, #2
 8005234:	4013      	ands	r3, r2
 8005236:	d100      	bne.n	800523a <HAL_RCC_OscConfig+0x31e>
 8005238:	e0b6      	b.n	80053a8 <HAL_RCC_OscConfig+0x48c>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d000      	beq.n	8005244 <HAL_RCC_OscConfig+0x328>
 8005242:	e0b1      	b.n	80053a8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e166      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
 8005248:	40021000 	.word	0x40021000
 800524c:	fffeffff 	.word	0xfffeffff
 8005250:	fffbffff 	.word	0xfffbffff
 8005254:	ffff80ff 	.word	0xffff80ff
 8005258:	ffffc7ff 	.word	0xffffc7ff
 800525c:	00f42400 	.word	0x00f42400
 8005260:	20000048 	.word	0x20000048
 8005264:	2000004c 	.word	0x2000004c
 8005268:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800526c:	4bac      	ldr	r3, [pc, #688]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 800526e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005270:	2380      	movs	r3, #128	; 0x80
 8005272:	055b      	lsls	r3, r3, #21
 8005274:	4013      	ands	r3, r2
 8005276:	d101      	bne.n	800527c <HAL_RCC_OscConfig+0x360>
 8005278:	2301      	movs	r3, #1
 800527a:	e000      	b.n	800527e <HAL_RCC_OscConfig+0x362>
 800527c:	2300      	movs	r3, #0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d011      	beq.n	80052a6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005282:	4ba7      	ldr	r3, [pc, #668]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005284:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005286:	4ba6      	ldr	r3, [pc, #664]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005288:	2180      	movs	r1, #128	; 0x80
 800528a:	0549      	lsls	r1, r1, #21
 800528c:	430a      	orrs	r2, r1
 800528e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005290:	4ba3      	ldr	r3, [pc, #652]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005292:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005294:	2380      	movs	r3, #128	; 0x80
 8005296:	055b      	lsls	r3, r3, #21
 8005298:	4013      	ands	r3, r2
 800529a:	60fb      	str	r3, [r7, #12]
 800529c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800529e:	231f      	movs	r3, #31
 80052a0:	18fb      	adds	r3, r7, r3
 80052a2:	2201      	movs	r2, #1
 80052a4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052a6:	4b9f      	ldr	r3, [pc, #636]	; (8005524 <HAL_RCC_OscConfig+0x608>)
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	2380      	movs	r3, #128	; 0x80
 80052ac:	005b      	lsls	r3, r3, #1
 80052ae:	4013      	ands	r3, r2
 80052b0:	d11a      	bne.n	80052e8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052b2:	4b9c      	ldr	r3, [pc, #624]	; (8005524 <HAL_RCC_OscConfig+0x608>)
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	4b9b      	ldr	r3, [pc, #620]	; (8005524 <HAL_RCC_OscConfig+0x608>)
 80052b8:	2180      	movs	r1, #128	; 0x80
 80052ba:	0049      	lsls	r1, r1, #1
 80052bc:	430a      	orrs	r2, r1
 80052be:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80052c0:	f7ff f82a 	bl	8004318 <HAL_GetTick>
 80052c4:	0003      	movs	r3, r0
 80052c6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052c8:	e008      	b.n	80052dc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ca:	f7ff f825 	bl	8004318 <HAL_GetTick>
 80052ce:	0002      	movs	r2, r0
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d901      	bls.n	80052dc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80052d8:	2303      	movs	r3, #3
 80052da:	e11c      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052dc:	4b91      	ldr	r3, [pc, #580]	; (8005524 <HAL_RCC_OscConfig+0x608>)
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	2380      	movs	r3, #128	; 0x80
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	4013      	ands	r3, r2
 80052e6:	d0f0      	beq.n	80052ca <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d106      	bne.n	80052fe <HAL_RCC_OscConfig+0x3e2>
 80052f0:	4b8b      	ldr	r3, [pc, #556]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80052f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052f4:	4b8a      	ldr	r3, [pc, #552]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80052f6:	2101      	movs	r1, #1
 80052f8:	430a      	orrs	r2, r1
 80052fa:	65da      	str	r2, [r3, #92]	; 0x5c
 80052fc:	e01c      	b.n	8005338 <HAL_RCC_OscConfig+0x41c>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	2b05      	cmp	r3, #5
 8005304:	d10c      	bne.n	8005320 <HAL_RCC_OscConfig+0x404>
 8005306:	4b86      	ldr	r3, [pc, #536]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005308:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800530a:	4b85      	ldr	r3, [pc, #532]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 800530c:	2104      	movs	r1, #4
 800530e:	430a      	orrs	r2, r1
 8005310:	65da      	str	r2, [r3, #92]	; 0x5c
 8005312:	4b83      	ldr	r3, [pc, #524]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005314:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005316:	4b82      	ldr	r3, [pc, #520]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005318:	2101      	movs	r1, #1
 800531a:	430a      	orrs	r2, r1
 800531c:	65da      	str	r2, [r3, #92]	; 0x5c
 800531e:	e00b      	b.n	8005338 <HAL_RCC_OscConfig+0x41c>
 8005320:	4b7f      	ldr	r3, [pc, #508]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005322:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005324:	4b7e      	ldr	r3, [pc, #504]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005326:	2101      	movs	r1, #1
 8005328:	438a      	bics	r2, r1
 800532a:	65da      	str	r2, [r3, #92]	; 0x5c
 800532c:	4b7c      	ldr	r3, [pc, #496]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 800532e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005330:	4b7b      	ldr	r3, [pc, #492]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005332:	2104      	movs	r1, #4
 8005334:	438a      	bics	r2, r1
 8005336:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d014      	beq.n	800536a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005340:	f7fe ffea 	bl	8004318 <HAL_GetTick>
 8005344:	0003      	movs	r3, r0
 8005346:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005348:	e009      	b.n	800535e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800534a:	f7fe ffe5 	bl	8004318 <HAL_GetTick>
 800534e:	0002      	movs	r2, r0
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	1ad3      	subs	r3, r2, r3
 8005354:	4a74      	ldr	r2, [pc, #464]	; (8005528 <HAL_RCC_OscConfig+0x60c>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d901      	bls.n	800535e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e0db      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800535e:	4b70      	ldr	r3, [pc, #448]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005362:	2202      	movs	r2, #2
 8005364:	4013      	ands	r3, r2
 8005366:	d0f0      	beq.n	800534a <HAL_RCC_OscConfig+0x42e>
 8005368:	e013      	b.n	8005392 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800536a:	f7fe ffd5 	bl	8004318 <HAL_GetTick>
 800536e:	0003      	movs	r3, r0
 8005370:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005372:	e009      	b.n	8005388 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005374:	f7fe ffd0 	bl	8004318 <HAL_GetTick>
 8005378:	0002      	movs	r2, r0
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	4a6a      	ldr	r2, [pc, #424]	; (8005528 <HAL_RCC_OscConfig+0x60c>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d901      	bls.n	8005388 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005384:	2303      	movs	r3, #3
 8005386:	e0c6      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005388:	4b65      	ldr	r3, [pc, #404]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 800538a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800538c:	2202      	movs	r2, #2
 800538e:	4013      	ands	r3, r2
 8005390:	d1f0      	bne.n	8005374 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005392:	231f      	movs	r3, #31
 8005394:	18fb      	adds	r3, r7, r3
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d105      	bne.n	80053a8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800539c:	4b60      	ldr	r3, [pc, #384]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 800539e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053a0:	4b5f      	ldr	r3, [pc, #380]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80053a2:	4962      	ldr	r1, [pc, #392]	; (800552c <HAL_RCC_OscConfig+0x610>)
 80053a4:	400a      	ands	r2, r1
 80053a6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d100      	bne.n	80053b2 <HAL_RCC_OscConfig+0x496>
 80053b0:	e0b0      	b.n	8005514 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053b2:	4b5b      	ldr	r3, [pc, #364]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	2238      	movs	r2, #56	; 0x38
 80053b8:	4013      	ands	r3, r2
 80053ba:	2b10      	cmp	r3, #16
 80053bc:	d100      	bne.n	80053c0 <HAL_RCC_OscConfig+0x4a4>
 80053be:	e078      	b.n	80054b2 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	69db      	ldr	r3, [r3, #28]
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d153      	bne.n	8005470 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053c8:	4b55      	ldr	r3, [pc, #340]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	4b54      	ldr	r3, [pc, #336]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80053ce:	4958      	ldr	r1, [pc, #352]	; (8005530 <HAL_RCC_OscConfig+0x614>)
 80053d0:	400a      	ands	r2, r1
 80053d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d4:	f7fe ffa0 	bl	8004318 <HAL_GetTick>
 80053d8:	0003      	movs	r3, r0
 80053da:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053dc:	e008      	b.n	80053f0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053de:	f7fe ff9b 	bl	8004318 <HAL_GetTick>
 80053e2:	0002      	movs	r2, r0
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d901      	bls.n	80053f0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e092      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053f0:	4b4b      	ldr	r3, [pc, #300]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	2380      	movs	r3, #128	; 0x80
 80053f6:	049b      	lsls	r3, r3, #18
 80053f8:	4013      	ands	r3, r2
 80053fa:	d1f0      	bne.n	80053de <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053fc:	4b48      	ldr	r3, [pc, #288]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	4a4c      	ldr	r2, [pc, #304]	; (8005534 <HAL_RCC_OscConfig+0x618>)
 8005402:	4013      	ands	r3, r2
 8005404:	0019      	movs	r1, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1a      	ldr	r2, [r3, #32]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005414:	021b      	lsls	r3, r3, #8
 8005416:	431a      	orrs	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541c:	431a      	orrs	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005422:	431a      	orrs	r2, r3
 8005424:	4b3e      	ldr	r3, [pc, #248]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005426:	430a      	orrs	r2, r1
 8005428:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800542a:	4b3d      	ldr	r3, [pc, #244]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	4b3c      	ldr	r3, [pc, #240]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005430:	2180      	movs	r1, #128	; 0x80
 8005432:	0449      	lsls	r1, r1, #17
 8005434:	430a      	orrs	r2, r1
 8005436:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005438:	4b39      	ldr	r3, [pc, #228]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 800543a:	68da      	ldr	r2, [r3, #12]
 800543c:	4b38      	ldr	r3, [pc, #224]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 800543e:	2180      	movs	r1, #128	; 0x80
 8005440:	0549      	lsls	r1, r1, #21
 8005442:	430a      	orrs	r2, r1
 8005444:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005446:	f7fe ff67 	bl	8004318 <HAL_GetTick>
 800544a:	0003      	movs	r3, r0
 800544c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005450:	f7fe ff62 	bl	8004318 <HAL_GetTick>
 8005454:	0002      	movs	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e059      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005462:	4b2f      	ldr	r3, [pc, #188]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	2380      	movs	r3, #128	; 0x80
 8005468:	049b      	lsls	r3, r3, #18
 800546a:	4013      	ands	r3, r2
 800546c:	d0f0      	beq.n	8005450 <HAL_RCC_OscConfig+0x534>
 800546e:	e051      	b.n	8005514 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005470:	4b2b      	ldr	r3, [pc, #172]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	4b2a      	ldr	r3, [pc, #168]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 8005476:	492e      	ldr	r1, [pc, #184]	; (8005530 <HAL_RCC_OscConfig+0x614>)
 8005478:	400a      	ands	r2, r1
 800547a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800547c:	f7fe ff4c 	bl	8004318 <HAL_GetTick>
 8005480:	0003      	movs	r3, r0
 8005482:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005484:	e008      	b.n	8005498 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005486:	f7fe ff47 	bl	8004318 <HAL_GetTick>
 800548a:	0002      	movs	r2, r0
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	2b02      	cmp	r3, #2
 8005492:	d901      	bls.n	8005498 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e03e      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005498:	4b21      	ldr	r3, [pc, #132]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	2380      	movs	r3, #128	; 0x80
 800549e:	049b      	lsls	r3, r3, #18
 80054a0:	4013      	ands	r3, r2
 80054a2:	d1f0      	bne.n	8005486 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80054a4:	4b1e      	ldr	r3, [pc, #120]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80054a6:	68da      	ldr	r2, [r3, #12]
 80054a8:	4b1d      	ldr	r3, [pc, #116]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80054aa:	4923      	ldr	r1, [pc, #140]	; (8005538 <HAL_RCC_OscConfig+0x61c>)
 80054ac:	400a      	ands	r2, r1
 80054ae:	60da      	str	r2, [r3, #12]
 80054b0:	e030      	b.n	8005514 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d101      	bne.n	80054be <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e02b      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80054be:	4b18      	ldr	r3, [pc, #96]	; (8005520 <HAL_RCC_OscConfig+0x604>)
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	2203      	movs	r2, #3
 80054c8:	401a      	ands	r2, r3
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d11e      	bne.n	8005510 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	2270      	movs	r2, #112	; 0x70
 80054d6:	401a      	ands	r2, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054dc:	429a      	cmp	r2, r3
 80054de:	d117      	bne.n	8005510 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054e0:	697a      	ldr	r2, [r7, #20]
 80054e2:	23fe      	movs	r3, #254	; 0xfe
 80054e4:	01db      	lsls	r3, r3, #7
 80054e6:	401a      	ands	r2, r3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ec:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d10e      	bne.n	8005510 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80054f2:	697a      	ldr	r2, [r7, #20]
 80054f4:	23f8      	movs	r3, #248	; 0xf8
 80054f6:	039b      	lsls	r3, r3, #14
 80054f8:	401a      	ands	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054fe:	429a      	cmp	r2, r3
 8005500:	d106      	bne.n	8005510 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	0f5b      	lsrs	r3, r3, #29
 8005506:	075a      	lsls	r2, r3, #29
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800550c:	429a      	cmp	r2, r3
 800550e:	d001      	beq.n	8005514 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e000      	b.n	8005516 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	0018      	movs	r0, r3
 8005518:	46bd      	mov	sp, r7
 800551a:	b008      	add	sp, #32
 800551c:	bd80      	pop	{r7, pc}
 800551e:	46c0      	nop			; (mov r8, r8)
 8005520:	40021000 	.word	0x40021000
 8005524:	40007000 	.word	0x40007000
 8005528:	00001388 	.word	0x00001388
 800552c:	efffffff 	.word	0xefffffff
 8005530:	feffffff 	.word	0xfeffffff
 8005534:	1fc1808c 	.word	0x1fc1808c
 8005538:	effefffc 	.word	0xeffefffc

0800553c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d101      	bne.n	8005550 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e0e9      	b.n	8005724 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005550:	4b76      	ldr	r3, [pc, #472]	; (800572c <HAL_RCC_ClockConfig+0x1f0>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2207      	movs	r2, #7
 8005556:	4013      	ands	r3, r2
 8005558:	683a      	ldr	r2, [r7, #0]
 800555a:	429a      	cmp	r2, r3
 800555c:	d91e      	bls.n	800559c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800555e:	4b73      	ldr	r3, [pc, #460]	; (800572c <HAL_RCC_ClockConfig+0x1f0>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2207      	movs	r2, #7
 8005564:	4393      	bics	r3, r2
 8005566:	0019      	movs	r1, r3
 8005568:	4b70      	ldr	r3, [pc, #448]	; (800572c <HAL_RCC_ClockConfig+0x1f0>)
 800556a:	683a      	ldr	r2, [r7, #0]
 800556c:	430a      	orrs	r2, r1
 800556e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005570:	f7fe fed2 	bl	8004318 <HAL_GetTick>
 8005574:	0003      	movs	r3, r0
 8005576:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005578:	e009      	b.n	800558e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800557a:	f7fe fecd 	bl	8004318 <HAL_GetTick>
 800557e:	0002      	movs	r2, r0
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	4a6a      	ldr	r2, [pc, #424]	; (8005730 <HAL_RCC_ClockConfig+0x1f4>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d901      	bls.n	800558e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e0ca      	b.n	8005724 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800558e:	4b67      	ldr	r3, [pc, #412]	; (800572c <HAL_RCC_ClockConfig+0x1f0>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	2207      	movs	r2, #7
 8005594:	4013      	ands	r3, r2
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	429a      	cmp	r2, r3
 800559a:	d1ee      	bne.n	800557a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2202      	movs	r2, #2
 80055a2:	4013      	ands	r3, r2
 80055a4:	d015      	beq.n	80055d2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	2204      	movs	r2, #4
 80055ac:	4013      	ands	r3, r2
 80055ae:	d006      	beq.n	80055be <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80055b0:	4b60      	ldr	r3, [pc, #384]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 80055b2:	689a      	ldr	r2, [r3, #8]
 80055b4:	4b5f      	ldr	r3, [pc, #380]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 80055b6:	21e0      	movs	r1, #224	; 0xe0
 80055b8:	01c9      	lsls	r1, r1, #7
 80055ba:	430a      	orrs	r2, r1
 80055bc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055be:	4b5d      	ldr	r3, [pc, #372]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	4a5d      	ldr	r2, [pc, #372]	; (8005738 <HAL_RCC_ClockConfig+0x1fc>)
 80055c4:	4013      	ands	r3, r2
 80055c6:	0019      	movs	r1, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	689a      	ldr	r2, [r3, #8]
 80055cc:	4b59      	ldr	r3, [pc, #356]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 80055ce:	430a      	orrs	r2, r1
 80055d0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2201      	movs	r2, #1
 80055d8:	4013      	ands	r3, r2
 80055da:	d057      	beq.n	800568c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d107      	bne.n	80055f4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055e4:	4b53      	ldr	r3, [pc, #332]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	2380      	movs	r3, #128	; 0x80
 80055ea:	029b      	lsls	r3, r3, #10
 80055ec:	4013      	ands	r3, r2
 80055ee:	d12b      	bne.n	8005648 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e097      	b.n	8005724 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d107      	bne.n	800560c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055fc:	4b4d      	ldr	r3, [pc, #308]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	2380      	movs	r3, #128	; 0x80
 8005602:	049b      	lsls	r3, r3, #18
 8005604:	4013      	ands	r3, r2
 8005606:	d11f      	bne.n	8005648 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e08b      	b.n	8005724 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d107      	bne.n	8005624 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005614:	4b47      	ldr	r3, [pc, #284]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	2380      	movs	r3, #128	; 0x80
 800561a:	00db      	lsls	r3, r3, #3
 800561c:	4013      	ands	r3, r2
 800561e:	d113      	bne.n	8005648 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e07f      	b.n	8005724 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	2b03      	cmp	r3, #3
 800562a:	d106      	bne.n	800563a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800562c:	4b41      	ldr	r3, [pc, #260]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 800562e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005630:	2202      	movs	r2, #2
 8005632:	4013      	ands	r3, r2
 8005634:	d108      	bne.n	8005648 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e074      	b.n	8005724 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800563a:	4b3e      	ldr	r3, [pc, #248]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 800563c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800563e:	2202      	movs	r2, #2
 8005640:	4013      	ands	r3, r2
 8005642:	d101      	bne.n	8005648 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e06d      	b.n	8005724 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005648:	4b3a      	ldr	r3, [pc, #232]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	2207      	movs	r2, #7
 800564e:	4393      	bics	r3, r2
 8005650:	0019      	movs	r1, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	4b37      	ldr	r3, [pc, #220]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 8005658:	430a      	orrs	r2, r1
 800565a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800565c:	f7fe fe5c 	bl	8004318 <HAL_GetTick>
 8005660:	0003      	movs	r3, r0
 8005662:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005664:	e009      	b.n	800567a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005666:	f7fe fe57 	bl	8004318 <HAL_GetTick>
 800566a:	0002      	movs	r2, r0
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	4a2f      	ldr	r2, [pc, #188]	; (8005730 <HAL_RCC_ClockConfig+0x1f4>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d901      	bls.n	800567a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e054      	b.n	8005724 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800567a:	4b2e      	ldr	r3, [pc, #184]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	2238      	movs	r2, #56	; 0x38
 8005680:	401a      	ands	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	00db      	lsls	r3, r3, #3
 8005688:	429a      	cmp	r2, r3
 800568a:	d1ec      	bne.n	8005666 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800568c:	4b27      	ldr	r3, [pc, #156]	; (800572c <HAL_RCC_ClockConfig+0x1f0>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2207      	movs	r2, #7
 8005692:	4013      	ands	r3, r2
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	429a      	cmp	r2, r3
 8005698:	d21e      	bcs.n	80056d8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800569a:	4b24      	ldr	r3, [pc, #144]	; (800572c <HAL_RCC_ClockConfig+0x1f0>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2207      	movs	r2, #7
 80056a0:	4393      	bics	r3, r2
 80056a2:	0019      	movs	r1, r3
 80056a4:	4b21      	ldr	r3, [pc, #132]	; (800572c <HAL_RCC_ClockConfig+0x1f0>)
 80056a6:	683a      	ldr	r2, [r7, #0]
 80056a8:	430a      	orrs	r2, r1
 80056aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80056ac:	f7fe fe34 	bl	8004318 <HAL_GetTick>
 80056b0:	0003      	movs	r3, r0
 80056b2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80056b4:	e009      	b.n	80056ca <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056b6:	f7fe fe2f 	bl	8004318 <HAL_GetTick>
 80056ba:	0002      	movs	r2, r0
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	4a1b      	ldr	r2, [pc, #108]	; (8005730 <HAL_RCC_ClockConfig+0x1f4>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e02c      	b.n	8005724 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80056ca:	4b18      	ldr	r3, [pc, #96]	; (800572c <HAL_RCC_ClockConfig+0x1f0>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	2207      	movs	r2, #7
 80056d0:	4013      	ands	r3, r2
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d1ee      	bne.n	80056b6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2204      	movs	r2, #4
 80056de:	4013      	ands	r3, r2
 80056e0:	d009      	beq.n	80056f6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80056e2:	4b14      	ldr	r3, [pc, #80]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	4a15      	ldr	r2, [pc, #84]	; (800573c <HAL_RCC_ClockConfig+0x200>)
 80056e8:	4013      	ands	r3, r2
 80056ea:	0019      	movs	r1, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	68da      	ldr	r2, [r3, #12]
 80056f0:	4b10      	ldr	r3, [pc, #64]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 80056f2:	430a      	orrs	r2, r1
 80056f4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80056f6:	f000 f829 	bl	800574c <HAL_RCC_GetSysClockFreq>
 80056fa:	0001      	movs	r1, r0
 80056fc:	4b0d      	ldr	r3, [pc, #52]	; (8005734 <HAL_RCC_ClockConfig+0x1f8>)
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	0a1b      	lsrs	r3, r3, #8
 8005702:	220f      	movs	r2, #15
 8005704:	401a      	ands	r2, r3
 8005706:	4b0e      	ldr	r3, [pc, #56]	; (8005740 <HAL_RCC_ClockConfig+0x204>)
 8005708:	0092      	lsls	r2, r2, #2
 800570a:	58d3      	ldr	r3, [r2, r3]
 800570c:	221f      	movs	r2, #31
 800570e:	4013      	ands	r3, r2
 8005710:	000a      	movs	r2, r1
 8005712:	40da      	lsrs	r2, r3
 8005714:	4b0b      	ldr	r3, [pc, #44]	; (8005744 <HAL_RCC_ClockConfig+0x208>)
 8005716:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005718:	4b0b      	ldr	r3, [pc, #44]	; (8005748 <HAL_RCC_ClockConfig+0x20c>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	0018      	movs	r0, r3
 800571e:	f7fe fd9f 	bl	8004260 <HAL_InitTick>
 8005722:	0003      	movs	r3, r0
}
 8005724:	0018      	movs	r0, r3
 8005726:	46bd      	mov	sp, r7
 8005728:	b004      	add	sp, #16
 800572a:	bd80      	pop	{r7, pc}
 800572c:	40022000 	.word	0x40022000
 8005730:	00001388 	.word	0x00001388
 8005734:	40021000 	.word	0x40021000
 8005738:	fffff0ff 	.word	0xfffff0ff
 800573c:	ffff8fff 	.word	0xffff8fff
 8005740:	0800c3fc 	.word	0x0800c3fc
 8005744:	20000048 	.word	0x20000048
 8005748:	2000004c 	.word	0x2000004c

0800574c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005752:	4b3c      	ldr	r3, [pc, #240]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	2238      	movs	r2, #56	; 0x38
 8005758:	4013      	ands	r3, r2
 800575a:	d10f      	bne.n	800577c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800575c:	4b39      	ldr	r3, [pc, #228]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	0adb      	lsrs	r3, r3, #11
 8005762:	2207      	movs	r2, #7
 8005764:	4013      	ands	r3, r2
 8005766:	2201      	movs	r2, #1
 8005768:	409a      	lsls	r2, r3
 800576a:	0013      	movs	r3, r2
 800576c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800576e:	6839      	ldr	r1, [r7, #0]
 8005770:	4835      	ldr	r0, [pc, #212]	; (8005848 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005772:	f7fa fceb 	bl	800014c <__udivsi3>
 8005776:	0003      	movs	r3, r0
 8005778:	613b      	str	r3, [r7, #16]
 800577a:	e05d      	b.n	8005838 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800577c:	4b31      	ldr	r3, [pc, #196]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	2238      	movs	r2, #56	; 0x38
 8005782:	4013      	ands	r3, r2
 8005784:	2b08      	cmp	r3, #8
 8005786:	d102      	bne.n	800578e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005788:	4b30      	ldr	r3, [pc, #192]	; (800584c <HAL_RCC_GetSysClockFreq+0x100>)
 800578a:	613b      	str	r3, [r7, #16]
 800578c:	e054      	b.n	8005838 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800578e:	4b2d      	ldr	r3, [pc, #180]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	2238      	movs	r2, #56	; 0x38
 8005794:	4013      	ands	r3, r2
 8005796:	2b10      	cmp	r3, #16
 8005798:	d138      	bne.n	800580c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800579a:	4b2a      	ldr	r3, [pc, #168]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	2203      	movs	r2, #3
 80057a0:	4013      	ands	r3, r2
 80057a2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057a4:	4b27      	ldr	r3, [pc, #156]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	091b      	lsrs	r3, r3, #4
 80057aa:	2207      	movs	r2, #7
 80057ac:	4013      	ands	r3, r2
 80057ae:	3301      	adds	r3, #1
 80057b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2b03      	cmp	r3, #3
 80057b6:	d10d      	bne.n	80057d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057b8:	68b9      	ldr	r1, [r7, #8]
 80057ba:	4824      	ldr	r0, [pc, #144]	; (800584c <HAL_RCC_GetSysClockFreq+0x100>)
 80057bc:	f7fa fcc6 	bl	800014c <__udivsi3>
 80057c0:	0003      	movs	r3, r0
 80057c2:	0019      	movs	r1, r3
 80057c4:	4b1f      	ldr	r3, [pc, #124]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	0a1b      	lsrs	r3, r3, #8
 80057ca:	227f      	movs	r2, #127	; 0x7f
 80057cc:	4013      	ands	r3, r2
 80057ce:	434b      	muls	r3, r1
 80057d0:	617b      	str	r3, [r7, #20]
        break;
 80057d2:	e00d      	b.n	80057f0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80057d4:	68b9      	ldr	r1, [r7, #8]
 80057d6:	481c      	ldr	r0, [pc, #112]	; (8005848 <HAL_RCC_GetSysClockFreq+0xfc>)
 80057d8:	f7fa fcb8 	bl	800014c <__udivsi3>
 80057dc:	0003      	movs	r3, r0
 80057de:	0019      	movs	r1, r3
 80057e0:	4b18      	ldr	r3, [pc, #96]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	0a1b      	lsrs	r3, r3, #8
 80057e6:	227f      	movs	r2, #127	; 0x7f
 80057e8:	4013      	ands	r3, r2
 80057ea:	434b      	muls	r3, r1
 80057ec:	617b      	str	r3, [r7, #20]
        break;
 80057ee:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80057f0:	4b14      	ldr	r3, [pc, #80]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	0f5b      	lsrs	r3, r3, #29
 80057f6:	2207      	movs	r2, #7
 80057f8:	4013      	ands	r3, r2
 80057fa:	3301      	adds	r3, #1
 80057fc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80057fe:	6879      	ldr	r1, [r7, #4]
 8005800:	6978      	ldr	r0, [r7, #20]
 8005802:	f7fa fca3 	bl	800014c <__udivsi3>
 8005806:	0003      	movs	r3, r0
 8005808:	613b      	str	r3, [r7, #16]
 800580a:	e015      	b.n	8005838 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800580c:	4b0d      	ldr	r3, [pc, #52]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	2238      	movs	r2, #56	; 0x38
 8005812:	4013      	ands	r3, r2
 8005814:	2b20      	cmp	r3, #32
 8005816:	d103      	bne.n	8005820 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005818:	2380      	movs	r3, #128	; 0x80
 800581a:	021b      	lsls	r3, r3, #8
 800581c:	613b      	str	r3, [r7, #16]
 800581e:	e00b      	b.n	8005838 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005820:	4b08      	ldr	r3, [pc, #32]	; (8005844 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	2238      	movs	r2, #56	; 0x38
 8005826:	4013      	ands	r3, r2
 8005828:	2b18      	cmp	r3, #24
 800582a:	d103      	bne.n	8005834 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800582c:	23fa      	movs	r3, #250	; 0xfa
 800582e:	01db      	lsls	r3, r3, #7
 8005830:	613b      	str	r3, [r7, #16]
 8005832:	e001      	b.n	8005838 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005834:	2300      	movs	r3, #0
 8005836:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005838:	693b      	ldr	r3, [r7, #16]
}
 800583a:	0018      	movs	r0, r3
 800583c:	46bd      	mov	sp, r7
 800583e:	b006      	add	sp, #24
 8005840:	bd80      	pop	{r7, pc}
 8005842:	46c0      	nop			; (mov r8, r8)
 8005844:	40021000 	.word	0x40021000
 8005848:	00f42400 	.word	0x00f42400
 800584c:	007a1200 	.word	0x007a1200

08005850 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005854:	4b02      	ldr	r3, [pc, #8]	; (8005860 <HAL_RCC_GetHCLKFreq+0x10>)
 8005856:	681b      	ldr	r3, [r3, #0]
}
 8005858:	0018      	movs	r0, r3
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	46c0      	nop			; (mov r8, r8)
 8005860:	20000048 	.word	0x20000048

08005864 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005864:	b5b0      	push	{r4, r5, r7, lr}
 8005866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005868:	f7ff fff2 	bl	8005850 <HAL_RCC_GetHCLKFreq>
 800586c:	0004      	movs	r4, r0
 800586e:	f7ff fb49 	bl	8004f04 <LL_RCC_GetAPB1Prescaler>
 8005872:	0003      	movs	r3, r0
 8005874:	0b1a      	lsrs	r2, r3, #12
 8005876:	4b05      	ldr	r3, [pc, #20]	; (800588c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005878:	0092      	lsls	r2, r2, #2
 800587a:	58d3      	ldr	r3, [r2, r3]
 800587c:	221f      	movs	r2, #31
 800587e:	4013      	ands	r3, r2
 8005880:	40dc      	lsrs	r4, r3
 8005882:	0023      	movs	r3, r4
}
 8005884:	0018      	movs	r0, r3
 8005886:	46bd      	mov	sp, r7
 8005888:	bdb0      	pop	{r4, r5, r7, pc}
 800588a:	46c0      	nop			; (mov r8, r8)
 800588c:	0800c43c 	.word	0x0800c43c

08005890 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b086      	sub	sp, #24
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005898:	2313      	movs	r3, #19
 800589a:	18fb      	adds	r3, r7, r3
 800589c:	2200      	movs	r2, #0
 800589e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80058a0:	2312      	movs	r3, #18
 80058a2:	18fb      	adds	r3, r7, r3
 80058a4:	2200      	movs	r2, #0
 80058a6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	2380      	movs	r3, #128	; 0x80
 80058ae:	029b      	lsls	r3, r3, #10
 80058b0:	4013      	ands	r3, r2
 80058b2:	d100      	bne.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80058b4:	e0a3      	b.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058b6:	2011      	movs	r0, #17
 80058b8:	183b      	adds	r3, r7, r0
 80058ba:	2200      	movs	r2, #0
 80058bc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058be:	4b86      	ldr	r3, [pc, #536]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80058c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058c2:	2380      	movs	r3, #128	; 0x80
 80058c4:	055b      	lsls	r3, r3, #21
 80058c6:	4013      	ands	r3, r2
 80058c8:	d110      	bne.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058ca:	4b83      	ldr	r3, [pc, #524]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80058cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058ce:	4b82      	ldr	r3, [pc, #520]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80058d0:	2180      	movs	r1, #128	; 0x80
 80058d2:	0549      	lsls	r1, r1, #21
 80058d4:	430a      	orrs	r2, r1
 80058d6:	63da      	str	r2, [r3, #60]	; 0x3c
 80058d8:	4b7f      	ldr	r3, [pc, #508]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80058da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058dc:	2380      	movs	r3, #128	; 0x80
 80058de:	055b      	lsls	r3, r3, #21
 80058e0:	4013      	ands	r3, r2
 80058e2:	60bb      	str	r3, [r7, #8]
 80058e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058e6:	183b      	adds	r3, r7, r0
 80058e8:	2201      	movs	r2, #1
 80058ea:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058ec:	4b7b      	ldr	r3, [pc, #492]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	4b7a      	ldr	r3, [pc, #488]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80058f2:	2180      	movs	r1, #128	; 0x80
 80058f4:	0049      	lsls	r1, r1, #1
 80058f6:	430a      	orrs	r2, r1
 80058f8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058fa:	f7fe fd0d 	bl	8004318 <HAL_GetTick>
 80058fe:	0003      	movs	r3, r0
 8005900:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005902:	e00b      	b.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005904:	f7fe fd08 	bl	8004318 <HAL_GetTick>
 8005908:	0002      	movs	r2, r0
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b02      	cmp	r3, #2
 8005910:	d904      	bls.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005912:	2313      	movs	r3, #19
 8005914:	18fb      	adds	r3, r7, r3
 8005916:	2203      	movs	r2, #3
 8005918:	701a      	strb	r2, [r3, #0]
        break;
 800591a:	e005      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800591c:	4b6f      	ldr	r3, [pc, #444]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	2380      	movs	r3, #128	; 0x80
 8005922:	005b      	lsls	r3, r3, #1
 8005924:	4013      	ands	r3, r2
 8005926:	d0ed      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005928:	2313      	movs	r3, #19
 800592a:	18fb      	adds	r3, r7, r3
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d154      	bne.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005932:	4b69      	ldr	r3, [pc, #420]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005934:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005936:	23c0      	movs	r3, #192	; 0xc0
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4013      	ands	r3, r2
 800593c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d019      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	429a      	cmp	r2, r3
 800594c:	d014      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800594e:	4b62      	ldr	r3, [pc, #392]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005952:	4a63      	ldr	r2, [pc, #396]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8005954:	4013      	ands	r3, r2
 8005956:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005958:	4b5f      	ldr	r3, [pc, #380]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800595a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800595c:	4b5e      	ldr	r3, [pc, #376]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800595e:	2180      	movs	r1, #128	; 0x80
 8005960:	0249      	lsls	r1, r1, #9
 8005962:	430a      	orrs	r2, r1
 8005964:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005966:	4b5c      	ldr	r3, [pc, #368]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005968:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800596a:	4b5b      	ldr	r3, [pc, #364]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800596c:	495d      	ldr	r1, [pc, #372]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800596e:	400a      	ands	r2, r1
 8005970:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005972:	4b59      	ldr	r3, [pc, #356]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	2201      	movs	r2, #1
 800597c:	4013      	ands	r3, r2
 800597e:	d016      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005980:	f7fe fcca 	bl	8004318 <HAL_GetTick>
 8005984:	0003      	movs	r3, r0
 8005986:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005988:	e00c      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800598a:	f7fe fcc5 	bl	8004318 <HAL_GetTick>
 800598e:	0002      	movs	r2, r0
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	4a54      	ldr	r2, [pc, #336]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d904      	bls.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800599a:	2313      	movs	r3, #19
 800599c:	18fb      	adds	r3, r7, r3
 800599e:	2203      	movs	r2, #3
 80059a0:	701a      	strb	r2, [r3, #0]
            break;
 80059a2:	e004      	b.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059a4:	4b4c      	ldr	r3, [pc, #304]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059a8:	2202      	movs	r2, #2
 80059aa:	4013      	ands	r3, r2
 80059ac:	d0ed      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80059ae:	2313      	movs	r3, #19
 80059b0:	18fb      	adds	r3, r7, r3
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10a      	bne.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059b8:	4b47      	ldr	r3, [pc, #284]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059bc:	4a48      	ldr	r2, [pc, #288]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80059be:	4013      	ands	r3, r2
 80059c0:	0019      	movs	r1, r3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	699a      	ldr	r2, [r3, #24]
 80059c6:	4b44      	ldr	r3, [pc, #272]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059c8:	430a      	orrs	r2, r1
 80059ca:	65da      	str	r2, [r3, #92]	; 0x5c
 80059cc:	e00c      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80059ce:	2312      	movs	r3, #18
 80059d0:	18fb      	adds	r3, r7, r3
 80059d2:	2213      	movs	r2, #19
 80059d4:	18ba      	adds	r2, r7, r2
 80059d6:	7812      	ldrb	r2, [r2, #0]
 80059d8:	701a      	strb	r2, [r3, #0]
 80059da:	e005      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059dc:	2312      	movs	r3, #18
 80059de:	18fb      	adds	r3, r7, r3
 80059e0:	2213      	movs	r2, #19
 80059e2:	18ba      	adds	r2, r7, r2
 80059e4:	7812      	ldrb	r2, [r2, #0]
 80059e6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059e8:	2311      	movs	r3, #17
 80059ea:	18fb      	adds	r3, r7, r3
 80059ec:	781b      	ldrb	r3, [r3, #0]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d105      	bne.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059f2:	4b39      	ldr	r3, [pc, #228]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059f6:	4b38      	ldr	r3, [pc, #224]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059f8:	493c      	ldr	r1, [pc, #240]	; (8005aec <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80059fa:	400a      	ands	r2, r1
 80059fc:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2201      	movs	r2, #1
 8005a04:	4013      	ands	r3, r2
 8005a06:	d009      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a08:	4b33      	ldr	r3, [pc, #204]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a0c:	2203      	movs	r2, #3
 8005a0e:	4393      	bics	r3, r2
 8005a10:	0019      	movs	r1, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	685a      	ldr	r2, [r3, #4]
 8005a16:	4b30      	ldr	r3, [pc, #192]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2202      	movs	r2, #2
 8005a22:	4013      	ands	r3, r2
 8005a24:	d009      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a26:	4b2c      	ldr	r3, [pc, #176]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a2a:	220c      	movs	r2, #12
 8005a2c:	4393      	bics	r3, r2
 8005a2e:	0019      	movs	r1, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	689a      	ldr	r2, [r3, #8]
 8005a34:	4b28      	ldr	r3, [pc, #160]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a36:	430a      	orrs	r2, r1
 8005a38:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2220      	movs	r2, #32
 8005a40:	4013      	ands	r3, r2
 8005a42:	d009      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a44:	4b24      	ldr	r3, [pc, #144]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a48:	4a29      	ldr	r2, [pc, #164]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	0019      	movs	r1, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68da      	ldr	r2, [r3, #12]
 8005a52:	4b21      	ldr	r3, [pc, #132]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a54:	430a      	orrs	r2, r1
 8005a56:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	2380      	movs	r3, #128	; 0x80
 8005a5e:	01db      	lsls	r3, r3, #7
 8005a60:	4013      	ands	r3, r2
 8005a62:	d015      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a64:	4b1c      	ldr	r3, [pc, #112]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	0899      	lsrs	r1, r3, #2
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	695a      	ldr	r2, [r3, #20]
 8005a70:	4b19      	ldr	r3, [pc, #100]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a72:	430a      	orrs	r2, r1
 8005a74:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	695a      	ldr	r2, [r3, #20]
 8005a7a:	2380      	movs	r3, #128	; 0x80
 8005a7c:	05db      	lsls	r3, r3, #23
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d106      	bne.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005a82:	4b15      	ldr	r3, [pc, #84]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a84:	68da      	ldr	r2, [r3, #12]
 8005a86:	4b14      	ldr	r3, [pc, #80]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a88:	2180      	movs	r1, #128	; 0x80
 8005a8a:	0249      	lsls	r1, r1, #9
 8005a8c:	430a      	orrs	r2, r1
 8005a8e:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	2380      	movs	r3, #128	; 0x80
 8005a96:	011b      	lsls	r3, r3, #4
 8005a98:	4013      	ands	r3, r2
 8005a9a:	d016      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005a9c:	4b0e      	ldr	r3, [pc, #56]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aa0:	4a14      	ldr	r2, [pc, #80]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	0019      	movs	r1, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	691a      	ldr	r2, [r3, #16]
 8005aaa:	4b0b      	ldr	r3, [pc, #44]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005aac:	430a      	orrs	r2, r1
 8005aae:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	691a      	ldr	r2, [r3, #16]
 8005ab4:	2380      	movs	r3, #128	; 0x80
 8005ab6:	01db      	lsls	r3, r3, #7
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d106      	bne.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005abc:	4b06      	ldr	r3, [pc, #24]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005abe:	68da      	ldr	r2, [r3, #12]
 8005ac0:	4b05      	ldr	r3, [pc, #20]	; (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005ac2:	2180      	movs	r1, #128	; 0x80
 8005ac4:	0249      	lsls	r1, r1, #9
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005aca:	2312      	movs	r3, #18
 8005acc:	18fb      	adds	r3, r7, r3
 8005ace:	781b      	ldrb	r3, [r3, #0]
}
 8005ad0:	0018      	movs	r0, r3
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	b006      	add	sp, #24
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	40021000 	.word	0x40021000
 8005adc:	40007000 	.word	0x40007000
 8005ae0:	fffffcff 	.word	0xfffffcff
 8005ae4:	fffeffff 	.word	0xfffeffff
 8005ae8:	00001388 	.word	0x00001388
 8005aec:	efffffff 	.word	0xefffffff
 8005af0:	ffffcfff 	.word	0xffffcfff
 8005af4:	ffff3fff 	.word	0xffff3fff

08005af8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d101      	bne.n	8005b0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e046      	b.n	8005b98 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2284      	movs	r2, #132	; 0x84
 8005b0e:	589b      	ldr	r3, [r3, r2]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d107      	bne.n	8005b24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2280      	movs	r2, #128	; 0x80
 8005b18:	2100      	movs	r1, #0
 8005b1a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	0018      	movs	r0, r3
 8005b20:	f7fe f92a 	bl	8003d78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2284      	movs	r2, #132	; 0x84
 8005b28:	2124      	movs	r1, #36	; 0x24
 8005b2a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2101      	movs	r1, #1
 8005b38:	438a      	bics	r2, r1
 8005b3a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	0018      	movs	r0, r3
 8005b40:	f000 fa4c 	bl	8005fdc <UART_SetConfig>
 8005b44:	0003      	movs	r3, r0
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d101      	bne.n	8005b4e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e024      	b.n	8005b98 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d003      	beq.n	8005b5e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	0018      	movs	r0, r3
 8005b5a:	f000 fbe3 	bl	8006324 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	685a      	ldr	r2, [r3, #4]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	490d      	ldr	r1, [pc, #52]	; (8005ba0 <HAL_UART_Init+0xa8>)
 8005b6a:	400a      	ands	r2, r1
 8005b6c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	212a      	movs	r1, #42	; 0x2a
 8005b7a:	438a      	bics	r2, r1
 8005b7c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2101      	movs	r1, #1
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	0018      	movs	r0, r3
 8005b92:	f000 fc7b 	bl	800648c <UART_CheckIdleState>
 8005b96:	0003      	movs	r3, r0
}
 8005b98:	0018      	movs	r0, r3
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	b002      	add	sp, #8
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	ffffb7ff 	.word	0xffffb7ff

08005ba4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b08a      	sub	sp, #40	; 0x28
 8005ba8:	af02      	add	r7, sp, #8
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	603b      	str	r3, [r7, #0]
 8005bb0:	1dbb      	adds	r3, r7, #6
 8005bb2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2284      	movs	r2, #132	; 0x84
 8005bb8:	589b      	ldr	r3, [r3, r2]
 8005bba:	2b20      	cmp	r3, #32
 8005bbc:	d000      	beq.n	8005bc0 <HAL_UART_Transmit+0x1c>
 8005bbe:	e097      	b.n	8005cf0 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d003      	beq.n	8005bce <HAL_UART_Transmit+0x2a>
 8005bc6:	1dbb      	adds	r3, r7, #6
 8005bc8:	881b      	ldrh	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d101      	bne.n	8005bd2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e08f      	b.n	8005cf2 <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	689a      	ldr	r2, [r3, #8]
 8005bd6:	2380      	movs	r3, #128	; 0x80
 8005bd8:	015b      	lsls	r3, r3, #5
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d109      	bne.n	8005bf2 <HAL_UART_Transmit+0x4e>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d105      	bne.n	8005bf2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	2201      	movs	r2, #1
 8005bea:	4013      	ands	r3, r2
 8005bec:	d001      	beq.n	8005bf2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e07f      	b.n	8005cf2 <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2280      	movs	r2, #128	; 0x80
 8005bf6:	5c9b      	ldrb	r3, [r3, r2]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d101      	bne.n	8005c00 <HAL_UART_Transmit+0x5c>
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	e078      	b.n	8005cf2 <HAL_UART_Transmit+0x14e>
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2280      	movs	r2, #128	; 0x80
 8005c04:	2101      	movs	r1, #1
 8005c06:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	228c      	movs	r2, #140	; 0x8c
 8005c0c:	2100      	movs	r1, #0
 8005c0e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2284      	movs	r2, #132	; 0x84
 8005c14:	2121      	movs	r1, #33	; 0x21
 8005c16:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c18:	f7fe fb7e 	bl	8004318 <HAL_GetTick>
 8005c1c:	0003      	movs	r3, r0
 8005c1e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	1dba      	adds	r2, r7, #6
 8005c24:	2154      	movs	r1, #84	; 0x54
 8005c26:	8812      	ldrh	r2, [r2, #0]
 8005c28:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	1dba      	adds	r2, r7, #6
 8005c2e:	2156      	movs	r1, #86	; 0x56
 8005c30:	8812      	ldrh	r2, [r2, #0]
 8005c32:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	689a      	ldr	r2, [r3, #8]
 8005c38:	2380      	movs	r3, #128	; 0x80
 8005c3a:	015b      	lsls	r3, r3, #5
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d108      	bne.n	8005c52 <HAL_UART_Transmit+0xae>
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d104      	bne.n	8005c52 <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	61bb      	str	r3, [r7, #24]
 8005c50:	e003      	b.n	8005c5a <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c56:	2300      	movs	r3, #0
 8005c58:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2280      	movs	r2, #128	; 0x80
 8005c5e:	2100      	movs	r1, #0
 8005c60:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005c62:	e02c      	b.n	8005cbe <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	68f8      	ldr	r0, [r7, #12]
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	9300      	str	r3, [sp, #0]
 8005c6c:	0013      	movs	r3, r2
 8005c6e:	2200      	movs	r2, #0
 8005c70:	2180      	movs	r1, #128	; 0x80
 8005c72:	f000 fc55 	bl	8006520 <UART_WaitOnFlagUntilTimeout>
 8005c76:	1e03      	subs	r3, r0, #0
 8005c78:	d001      	beq.n	8005c7e <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e039      	b.n	8005cf2 <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8005c7e:	69fb      	ldr	r3, [r7, #28]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10b      	bne.n	8005c9c <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	881b      	ldrh	r3, [r3, #0]
 8005c88:	001a      	movs	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	05d2      	lsls	r2, r2, #23
 8005c90:	0dd2      	lsrs	r2, r2, #23
 8005c92:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	3302      	adds	r3, #2
 8005c98:	61bb      	str	r3, [r7, #24]
 8005c9a:	e007      	b.n	8005cac <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	781a      	ldrb	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2256      	movs	r2, #86	; 0x56
 8005cb0:	5a9b      	ldrh	r3, [r3, r2]
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	b299      	uxth	r1, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2256      	movs	r2, #86	; 0x56
 8005cbc:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2256      	movs	r2, #86	; 0x56
 8005cc2:	5a9b      	ldrh	r3, [r3, r2]
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1cc      	bne.n	8005c64 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	0013      	movs	r3, r2
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	2140      	movs	r1, #64	; 0x40
 8005cd8:	f000 fc22 	bl	8006520 <UART_WaitOnFlagUntilTimeout>
 8005cdc:	1e03      	subs	r3, r0, #0
 8005cde:	d001      	beq.n	8005ce4 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e006      	b.n	8005cf2 <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2284      	movs	r2, #132	; 0x84
 8005ce8:	2120      	movs	r1, #32
 8005cea:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005cec:	2300      	movs	r3, #0
 8005cee:	e000      	b.n	8005cf2 <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8005cf0:	2302      	movs	r3, #2
  }
}
 8005cf2:	0018      	movs	r0, r3
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	b008      	add	sp, #32
 8005cf8:	bd80      	pop	{r7, pc}
	...

08005cfc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b08a      	sub	sp, #40	; 0x28
 8005d00:	af02      	add	r7, sp, #8
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	603b      	str	r3, [r7, #0]
 8005d08:	1dbb      	adds	r3, r7, #6
 8005d0a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2288      	movs	r2, #136	; 0x88
 8005d10:	589b      	ldr	r3, [r3, r2]
 8005d12:	2b20      	cmp	r3, #32
 8005d14:	d000      	beq.n	8005d18 <HAL_UART_Receive+0x1c>
 8005d16:	e0db      	b.n	8005ed0 <HAL_UART_Receive+0x1d4>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d003      	beq.n	8005d26 <HAL_UART_Receive+0x2a>
 8005d1e:	1dbb      	adds	r3, r7, #6
 8005d20:	881b      	ldrh	r3, [r3, #0]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d101      	bne.n	8005d2a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e0d3      	b.n	8005ed2 <HAL_UART_Receive+0x1d6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	689a      	ldr	r2, [r3, #8]
 8005d2e:	2380      	movs	r3, #128	; 0x80
 8005d30:	015b      	lsls	r3, r3, #5
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d109      	bne.n	8005d4a <HAL_UART_Receive+0x4e>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	691b      	ldr	r3, [r3, #16]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d105      	bne.n	8005d4a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	2201      	movs	r2, #1
 8005d42:	4013      	ands	r3, r2
 8005d44:	d001      	beq.n	8005d4a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e0c3      	b.n	8005ed2 <HAL_UART_Receive+0x1d6>
      }
    }

    __HAL_LOCK(huart);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2280      	movs	r2, #128	; 0x80
 8005d4e:	5c9b      	ldrb	r3, [r3, r2]
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d101      	bne.n	8005d58 <HAL_UART_Receive+0x5c>
 8005d54:	2302      	movs	r3, #2
 8005d56:	e0bc      	b.n	8005ed2 <HAL_UART_Receive+0x1d6>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2280      	movs	r2, #128	; 0x80
 8005d5c:	2101      	movs	r1, #1
 8005d5e:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	228c      	movs	r2, #140	; 0x8c
 8005d64:	2100      	movs	r1, #0
 8005d66:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2288      	movs	r2, #136	; 0x88
 8005d6c:	2122      	movs	r1, #34	; 0x22
 8005d6e:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d76:	f7fe facf 	bl	8004318 <HAL_GetTick>
 8005d7a:	0003      	movs	r3, r0
 8005d7c:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	1dba      	adds	r2, r7, #6
 8005d82:	215c      	movs	r1, #92	; 0x5c
 8005d84:	8812      	ldrh	r2, [r2, #0]
 8005d86:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	1dba      	adds	r2, r7, #6
 8005d8c:	215e      	movs	r1, #94	; 0x5e
 8005d8e:	8812      	ldrh	r2, [r2, #0]
 8005d90:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	2380      	movs	r3, #128	; 0x80
 8005d98:	015b      	lsls	r3, r3, #5
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d10d      	bne.n	8005dba <HAL_UART_Receive+0xbe>
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d104      	bne.n	8005db0 <HAL_UART_Receive+0xb4>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2260      	movs	r2, #96	; 0x60
 8005daa:	494c      	ldr	r1, [pc, #304]	; (8005edc <HAL_UART_Receive+0x1e0>)
 8005dac:	5299      	strh	r1, [r3, r2]
 8005dae:	e02e      	b.n	8005e0e <HAL_UART_Receive+0x112>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2260      	movs	r2, #96	; 0x60
 8005db4:	21ff      	movs	r1, #255	; 0xff
 8005db6:	5299      	strh	r1, [r3, r2]
 8005db8:	e029      	b.n	8005e0e <HAL_UART_Receive+0x112>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d10d      	bne.n	8005dde <HAL_UART_Receive+0xe2>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d104      	bne.n	8005dd4 <HAL_UART_Receive+0xd8>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2260      	movs	r2, #96	; 0x60
 8005dce:	21ff      	movs	r1, #255	; 0xff
 8005dd0:	5299      	strh	r1, [r3, r2]
 8005dd2:	e01c      	b.n	8005e0e <HAL_UART_Receive+0x112>
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2260      	movs	r2, #96	; 0x60
 8005dd8:	217f      	movs	r1, #127	; 0x7f
 8005dda:	5299      	strh	r1, [r3, r2]
 8005ddc:	e017      	b.n	8005e0e <HAL_UART_Receive+0x112>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	689a      	ldr	r2, [r3, #8]
 8005de2:	2380      	movs	r3, #128	; 0x80
 8005de4:	055b      	lsls	r3, r3, #21
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d10d      	bne.n	8005e06 <HAL_UART_Receive+0x10a>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	691b      	ldr	r3, [r3, #16]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d104      	bne.n	8005dfc <HAL_UART_Receive+0x100>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2260      	movs	r2, #96	; 0x60
 8005df6:	217f      	movs	r1, #127	; 0x7f
 8005df8:	5299      	strh	r1, [r3, r2]
 8005dfa:	e008      	b.n	8005e0e <HAL_UART_Receive+0x112>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2260      	movs	r2, #96	; 0x60
 8005e00:	213f      	movs	r1, #63	; 0x3f
 8005e02:	5299      	strh	r1, [r3, r2]
 8005e04:	e003      	b.n	8005e0e <HAL_UART_Receive+0x112>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2260      	movs	r2, #96	; 0x60
 8005e0a:	2100      	movs	r1, #0
 8005e0c:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005e0e:	2312      	movs	r3, #18
 8005e10:	18fb      	adds	r3, r7, r3
 8005e12:	68fa      	ldr	r2, [r7, #12]
 8005e14:	2160      	movs	r1, #96	; 0x60
 8005e16:	5a52      	ldrh	r2, [r2, r1]
 8005e18:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	2380      	movs	r3, #128	; 0x80
 8005e20:	015b      	lsls	r3, r3, #5
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d108      	bne.n	8005e38 <HAL_UART_Receive+0x13c>
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d104      	bne.n	8005e38 <HAL_UART_Receive+0x13c>
    {
      pdata8bits  = NULL;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	61bb      	str	r3, [r7, #24]
 8005e36:	e003      	b.n	8005e40 <HAL_UART_Receive+0x144>
    }
    else
    {
      pdata8bits  = pData;
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2280      	movs	r2, #128	; 0x80
 8005e44:	2100      	movs	r1, #0
 8005e46:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005e48:	e036      	b.n	8005eb8 <HAL_UART_Receive+0x1bc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	68f8      	ldr	r0, [r7, #12]
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	9300      	str	r3, [sp, #0]
 8005e52:	0013      	movs	r3, r2
 8005e54:	2200      	movs	r2, #0
 8005e56:	2120      	movs	r1, #32
 8005e58:	f000 fb62 	bl	8006520 <UART_WaitOnFlagUntilTimeout>
 8005e5c:	1e03      	subs	r3, r0, #0
 8005e5e:	d001      	beq.n	8005e64 <HAL_UART_Receive+0x168>
      {
        return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e036      	b.n	8005ed2 <HAL_UART_Receive+0x1d6>
      }
      if (pdata8bits == NULL)
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d10e      	bne.n	8005e88 <HAL_UART_Receive+0x18c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	2212      	movs	r2, #18
 8005e74:	18ba      	adds	r2, r7, r2
 8005e76:	8812      	ldrh	r2, [r2, #0]
 8005e78:	4013      	ands	r3, r2
 8005e7a:	b29a      	uxth	r2, r3
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	3302      	adds	r3, #2
 8005e84:	61bb      	str	r3, [r7, #24]
 8005e86:	e00e      	b.n	8005ea6 <HAL_UART_Receive+0x1aa>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	2212      	movs	r2, #18
 8005e92:	18ba      	adds	r2, r7, r2
 8005e94:	8812      	ldrh	r2, [r2, #0]
 8005e96:	b2d2      	uxtb	r2, r2
 8005e98:	4013      	ands	r3, r2
 8005e9a:	b2da      	uxtb	r2, r3
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	3301      	adds	r3, #1
 8005ea4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	225e      	movs	r2, #94	; 0x5e
 8005eaa:	5a9b      	ldrh	r3, [r3, r2]
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	b299      	uxth	r1, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	225e      	movs	r2, #94	; 0x5e
 8005eb6:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	225e      	movs	r2, #94	; 0x5e
 8005ebc:	5a9b      	ldrh	r3, [r3, r2]
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1c2      	bne.n	8005e4a <HAL_UART_Receive+0x14e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2288      	movs	r2, #136	; 0x88
 8005ec8:	2120      	movs	r1, #32
 8005eca:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	e000      	b.n	8005ed2 <HAL_UART_Receive+0x1d6>
  }
  else
  {
    return HAL_BUSY;
 8005ed0:	2302      	movs	r3, #2
  }
}
 8005ed2:	0018      	movs	r0, r3
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	b008      	add	sp, #32
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	46c0      	nop			; (mov r8, r8)
 8005edc:	000001ff 	.word	0x000001ff

08005ee0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b088      	sub	sp, #32
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	1dbb      	adds	r3, r7, #6
 8005eec:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2288      	movs	r2, #136	; 0x88
 8005ef2:	589b      	ldr	r3, [r3, r2]
 8005ef4:	2b20      	cmp	r3, #32
 8005ef6:	d150      	bne.n	8005f9a <HAL_UART_Receive_DMA+0xba>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d003      	beq.n	8005f06 <HAL_UART_Receive_DMA+0x26>
 8005efe:	1dbb      	adds	r3, r7, #6
 8005f00:	881b      	ldrh	r3, [r3, #0]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d101      	bne.n	8005f0a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e048      	b.n	8005f9c <HAL_UART_Receive_DMA+0xbc>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	689a      	ldr	r2, [r3, #8]
 8005f0e:	2380      	movs	r3, #128	; 0x80
 8005f10:	015b      	lsls	r3, r3, #5
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d109      	bne.n	8005f2a <HAL_UART_Receive_DMA+0x4a>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d105      	bne.n	8005f2a <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	2201      	movs	r2, #1
 8005f22:	4013      	ands	r3, r2
 8005f24:	d001      	beq.n	8005f2a <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e038      	b.n	8005f9c <HAL_UART_Receive_DMA+0xbc>
      }
    }

    __HAL_LOCK(huart);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2280      	movs	r2, #128	; 0x80
 8005f2e:	5c9b      	ldrb	r3, [r3, r2]
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d101      	bne.n	8005f38 <HAL_UART_Receive_DMA+0x58>
 8005f34:	2302      	movs	r3, #2
 8005f36:	e031      	b.n	8005f9c <HAL_UART_Receive_DMA+0xbc>
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2280      	movs	r2, #128	; 0x80
 8005f3c:	2101      	movs	r1, #1
 8005f3e:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2200      	movs	r2, #0
 8005f44:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	2380      	movs	r3, #128	; 0x80
 8005f4e:	041b      	lsls	r3, r3, #16
 8005f50:	4013      	ands	r3, r2
 8005f52:	d019      	beq.n	8005f88 <HAL_UART_Receive_DMA+0xa8>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f54:	f3ef 8310 	mrs	r3, PRIMASK
 8005f58:	613b      	str	r3, [r7, #16]
  return(result);
 8005f5a:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f5c:	61fb      	str	r3, [r7, #28]
 8005f5e:	2301      	movs	r3, #1
 8005f60:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	f383 8810 	msr	PRIMASK, r3
}
 8005f68:	46c0      	nop			; (mov r8, r8)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2180      	movs	r1, #128	; 0x80
 8005f76:	04c9      	lsls	r1, r1, #19
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	601a      	str	r2, [r3, #0]
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	f383 8810 	msr	PRIMASK, r3
}
 8005f86:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005f88:	1dbb      	adds	r3, r7, #6
 8005f8a:	881a      	ldrh	r2, [r3, #0]
 8005f8c:	68b9      	ldr	r1, [r7, #8]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	0018      	movs	r0, r3
 8005f92:	f000 fb8d 	bl	80066b0 <UART_Start_Receive_DMA>
 8005f96:	0003      	movs	r3, r0
 8005f98:	e000      	b.n	8005f9c <HAL_UART_Receive_DMA+0xbc>
  }
  else
  {
    return HAL_BUSY;
 8005f9a:	2302      	movs	r3, #2
  }
}
 8005f9c:	0018      	movs	r0, r3
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	b008      	add	sp, #32
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005fac:	46c0      	nop			; (mov r8, r8)
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	b002      	add	sp, #8
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fbc:	46c0      	nop			; (mov r8, r8)
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	b002      	add	sp, #8
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	000a      	movs	r2, r1
 8005fce:	1cbb      	adds	r3, r7, #2
 8005fd0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fd2:	46c0      	nop			; (mov r8, r8)
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	b002      	add	sp, #8
 8005fd8:	bd80      	pop	{r7, pc}
	...

08005fdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b088      	sub	sp, #32
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fe4:	231a      	movs	r3, #26
 8005fe6:	18fb      	adds	r3, r7, r3
 8005fe8:	2200      	movs	r2, #0
 8005fea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689a      	ldr	r2, [r3, #8]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	431a      	orrs	r2, r3
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	69db      	ldr	r3, [r3, #28]
 8006000:	4313      	orrs	r3, r2
 8006002:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4abc      	ldr	r2, [pc, #752]	; (80062fc <UART_SetConfig+0x320>)
 800600c:	4013      	ands	r3, r2
 800600e:	0019      	movs	r1, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	69fa      	ldr	r2, [r7, #28]
 8006016:	430a      	orrs	r2, r1
 8006018:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	4ab7      	ldr	r2, [pc, #732]	; (8006300 <UART_SetConfig+0x324>)
 8006022:	4013      	ands	r3, r2
 8006024:	0019      	movs	r1, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	68da      	ldr	r2, [r3, #12]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a1b      	ldr	r3, [r3, #32]
 800603c:	69fa      	ldr	r2, [r7, #28]
 800603e:	4313      	orrs	r3, r2
 8006040:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	4aae      	ldr	r2, [pc, #696]	; (8006304 <UART_SetConfig+0x328>)
 800604a:	4013      	ands	r3, r2
 800604c:	0019      	movs	r1, r3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	69fa      	ldr	r2, [r7, #28]
 8006054:	430a      	orrs	r2, r1
 8006056:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800605e:	220f      	movs	r2, #15
 8006060:	4393      	bics	r3, r2
 8006062:	0019      	movs	r1, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	430a      	orrs	r2, r1
 800606e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4aa4      	ldr	r2, [pc, #656]	; (8006308 <UART_SetConfig+0x32c>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d127      	bne.n	80060ca <UART_SetConfig+0xee>
 800607a:	4ba4      	ldr	r3, [pc, #656]	; (800630c <UART_SetConfig+0x330>)
 800607c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800607e:	2203      	movs	r2, #3
 8006080:	4013      	ands	r3, r2
 8006082:	2b03      	cmp	r3, #3
 8006084:	d017      	beq.n	80060b6 <UART_SetConfig+0xda>
 8006086:	d81b      	bhi.n	80060c0 <UART_SetConfig+0xe4>
 8006088:	2b02      	cmp	r3, #2
 800608a:	d00a      	beq.n	80060a2 <UART_SetConfig+0xc6>
 800608c:	d818      	bhi.n	80060c0 <UART_SetConfig+0xe4>
 800608e:	2b00      	cmp	r3, #0
 8006090:	d002      	beq.n	8006098 <UART_SetConfig+0xbc>
 8006092:	2b01      	cmp	r3, #1
 8006094:	d00a      	beq.n	80060ac <UART_SetConfig+0xd0>
 8006096:	e013      	b.n	80060c0 <UART_SetConfig+0xe4>
 8006098:	231b      	movs	r3, #27
 800609a:	18fb      	adds	r3, r7, r3
 800609c:	2200      	movs	r2, #0
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	e058      	b.n	8006154 <UART_SetConfig+0x178>
 80060a2:	231b      	movs	r3, #27
 80060a4:	18fb      	adds	r3, r7, r3
 80060a6:	2202      	movs	r2, #2
 80060a8:	701a      	strb	r2, [r3, #0]
 80060aa:	e053      	b.n	8006154 <UART_SetConfig+0x178>
 80060ac:	231b      	movs	r3, #27
 80060ae:	18fb      	adds	r3, r7, r3
 80060b0:	2204      	movs	r2, #4
 80060b2:	701a      	strb	r2, [r3, #0]
 80060b4:	e04e      	b.n	8006154 <UART_SetConfig+0x178>
 80060b6:	231b      	movs	r3, #27
 80060b8:	18fb      	adds	r3, r7, r3
 80060ba:	2208      	movs	r2, #8
 80060bc:	701a      	strb	r2, [r3, #0]
 80060be:	e049      	b.n	8006154 <UART_SetConfig+0x178>
 80060c0:	231b      	movs	r3, #27
 80060c2:	18fb      	adds	r3, r7, r3
 80060c4:	2210      	movs	r2, #16
 80060c6:	701a      	strb	r2, [r3, #0]
 80060c8:	e044      	b.n	8006154 <UART_SetConfig+0x178>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a90      	ldr	r2, [pc, #576]	; (8006310 <UART_SetConfig+0x334>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d127      	bne.n	8006124 <UART_SetConfig+0x148>
 80060d4:	4b8d      	ldr	r3, [pc, #564]	; (800630c <UART_SetConfig+0x330>)
 80060d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060d8:	220c      	movs	r2, #12
 80060da:	4013      	ands	r3, r2
 80060dc:	2b0c      	cmp	r3, #12
 80060de:	d017      	beq.n	8006110 <UART_SetConfig+0x134>
 80060e0:	d81b      	bhi.n	800611a <UART_SetConfig+0x13e>
 80060e2:	2b08      	cmp	r3, #8
 80060e4:	d00a      	beq.n	80060fc <UART_SetConfig+0x120>
 80060e6:	d818      	bhi.n	800611a <UART_SetConfig+0x13e>
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d002      	beq.n	80060f2 <UART_SetConfig+0x116>
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d00a      	beq.n	8006106 <UART_SetConfig+0x12a>
 80060f0:	e013      	b.n	800611a <UART_SetConfig+0x13e>
 80060f2:	231b      	movs	r3, #27
 80060f4:	18fb      	adds	r3, r7, r3
 80060f6:	2200      	movs	r2, #0
 80060f8:	701a      	strb	r2, [r3, #0]
 80060fa:	e02b      	b.n	8006154 <UART_SetConfig+0x178>
 80060fc:	231b      	movs	r3, #27
 80060fe:	18fb      	adds	r3, r7, r3
 8006100:	2202      	movs	r2, #2
 8006102:	701a      	strb	r2, [r3, #0]
 8006104:	e026      	b.n	8006154 <UART_SetConfig+0x178>
 8006106:	231b      	movs	r3, #27
 8006108:	18fb      	adds	r3, r7, r3
 800610a:	2204      	movs	r2, #4
 800610c:	701a      	strb	r2, [r3, #0]
 800610e:	e021      	b.n	8006154 <UART_SetConfig+0x178>
 8006110:	231b      	movs	r3, #27
 8006112:	18fb      	adds	r3, r7, r3
 8006114:	2208      	movs	r2, #8
 8006116:	701a      	strb	r2, [r3, #0]
 8006118:	e01c      	b.n	8006154 <UART_SetConfig+0x178>
 800611a:	231b      	movs	r3, #27
 800611c:	18fb      	adds	r3, r7, r3
 800611e:	2210      	movs	r2, #16
 8006120:	701a      	strb	r2, [r3, #0]
 8006122:	e017      	b.n	8006154 <UART_SetConfig+0x178>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a7a      	ldr	r2, [pc, #488]	; (8006314 <UART_SetConfig+0x338>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d104      	bne.n	8006138 <UART_SetConfig+0x15c>
 800612e:	231b      	movs	r3, #27
 8006130:	18fb      	adds	r3, r7, r3
 8006132:	2200      	movs	r2, #0
 8006134:	701a      	strb	r2, [r3, #0]
 8006136:	e00d      	b.n	8006154 <UART_SetConfig+0x178>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a76      	ldr	r2, [pc, #472]	; (8006318 <UART_SetConfig+0x33c>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d104      	bne.n	800614c <UART_SetConfig+0x170>
 8006142:	231b      	movs	r3, #27
 8006144:	18fb      	adds	r3, r7, r3
 8006146:	2200      	movs	r2, #0
 8006148:	701a      	strb	r2, [r3, #0]
 800614a:	e003      	b.n	8006154 <UART_SetConfig+0x178>
 800614c:	231b      	movs	r3, #27
 800614e:	18fb      	adds	r3, r7, r3
 8006150:	2210      	movs	r2, #16
 8006152:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	69da      	ldr	r2, [r3, #28]
 8006158:	2380      	movs	r3, #128	; 0x80
 800615a:	021b      	lsls	r3, r3, #8
 800615c:	429a      	cmp	r2, r3
 800615e:	d000      	beq.n	8006162 <UART_SetConfig+0x186>
 8006160:	e065      	b.n	800622e <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8006162:	231b      	movs	r3, #27
 8006164:	18fb      	adds	r3, r7, r3
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	2b08      	cmp	r3, #8
 800616a:	d015      	beq.n	8006198 <UART_SetConfig+0x1bc>
 800616c:	dc18      	bgt.n	80061a0 <UART_SetConfig+0x1c4>
 800616e:	2b04      	cmp	r3, #4
 8006170:	d00d      	beq.n	800618e <UART_SetConfig+0x1b2>
 8006172:	dc15      	bgt.n	80061a0 <UART_SetConfig+0x1c4>
 8006174:	2b00      	cmp	r3, #0
 8006176:	d002      	beq.n	800617e <UART_SetConfig+0x1a2>
 8006178:	2b02      	cmp	r3, #2
 800617a:	d005      	beq.n	8006188 <UART_SetConfig+0x1ac>
 800617c:	e010      	b.n	80061a0 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800617e:	f7ff fb71 	bl	8005864 <HAL_RCC_GetPCLK1Freq>
 8006182:	0003      	movs	r3, r0
 8006184:	617b      	str	r3, [r7, #20]
        break;
 8006186:	e012      	b.n	80061ae <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006188:	4b64      	ldr	r3, [pc, #400]	; (800631c <UART_SetConfig+0x340>)
 800618a:	617b      	str	r3, [r7, #20]
        break;
 800618c:	e00f      	b.n	80061ae <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800618e:	f7ff fadd 	bl	800574c <HAL_RCC_GetSysClockFreq>
 8006192:	0003      	movs	r3, r0
 8006194:	617b      	str	r3, [r7, #20]
        break;
 8006196:	e00a      	b.n	80061ae <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006198:	2380      	movs	r3, #128	; 0x80
 800619a:	021b      	lsls	r3, r3, #8
 800619c:	617b      	str	r3, [r7, #20]
        break;
 800619e:	e006      	b.n	80061ae <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 80061a0:	2300      	movs	r3, #0
 80061a2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80061a4:	231a      	movs	r3, #26
 80061a6:	18fb      	adds	r3, r7, r3
 80061a8:	2201      	movs	r2, #1
 80061aa:	701a      	strb	r2, [r3, #0]
        break;
 80061ac:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d100      	bne.n	80061b6 <UART_SetConfig+0x1da>
 80061b4:	e08d      	b.n	80062d2 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061ba:	4b59      	ldr	r3, [pc, #356]	; (8006320 <UART_SetConfig+0x344>)
 80061bc:	0052      	lsls	r2, r2, #1
 80061be:	5ad3      	ldrh	r3, [r2, r3]
 80061c0:	0019      	movs	r1, r3
 80061c2:	6978      	ldr	r0, [r7, #20]
 80061c4:	f7f9 ffc2 	bl	800014c <__udivsi3>
 80061c8:	0003      	movs	r3, r0
 80061ca:	005a      	lsls	r2, r3, #1
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	085b      	lsrs	r3, r3, #1
 80061d2:	18d2      	adds	r2, r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	0019      	movs	r1, r3
 80061da:	0010      	movs	r0, r2
 80061dc:	f7f9 ffb6 	bl	800014c <__udivsi3>
 80061e0:	0003      	movs	r3, r0
 80061e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	2b0f      	cmp	r3, #15
 80061e8:	d91c      	bls.n	8006224 <UART_SetConfig+0x248>
 80061ea:	693a      	ldr	r2, [r7, #16]
 80061ec:	2380      	movs	r3, #128	; 0x80
 80061ee:	025b      	lsls	r3, r3, #9
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d217      	bcs.n	8006224 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	b29a      	uxth	r2, r3
 80061f8:	200e      	movs	r0, #14
 80061fa:	183b      	adds	r3, r7, r0
 80061fc:	210f      	movs	r1, #15
 80061fe:	438a      	bics	r2, r1
 8006200:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	085b      	lsrs	r3, r3, #1
 8006206:	b29b      	uxth	r3, r3
 8006208:	2207      	movs	r2, #7
 800620a:	4013      	ands	r3, r2
 800620c:	b299      	uxth	r1, r3
 800620e:	183b      	adds	r3, r7, r0
 8006210:	183a      	adds	r2, r7, r0
 8006212:	8812      	ldrh	r2, [r2, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	183a      	adds	r2, r7, r0
 800621e:	8812      	ldrh	r2, [r2, #0]
 8006220:	60da      	str	r2, [r3, #12]
 8006222:	e056      	b.n	80062d2 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8006224:	231a      	movs	r3, #26
 8006226:	18fb      	adds	r3, r7, r3
 8006228:	2201      	movs	r2, #1
 800622a:	701a      	strb	r2, [r3, #0]
 800622c:	e051      	b.n	80062d2 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800622e:	231b      	movs	r3, #27
 8006230:	18fb      	adds	r3, r7, r3
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	2b08      	cmp	r3, #8
 8006236:	d015      	beq.n	8006264 <UART_SetConfig+0x288>
 8006238:	dc18      	bgt.n	800626c <UART_SetConfig+0x290>
 800623a:	2b04      	cmp	r3, #4
 800623c:	d00d      	beq.n	800625a <UART_SetConfig+0x27e>
 800623e:	dc15      	bgt.n	800626c <UART_SetConfig+0x290>
 8006240:	2b00      	cmp	r3, #0
 8006242:	d002      	beq.n	800624a <UART_SetConfig+0x26e>
 8006244:	2b02      	cmp	r3, #2
 8006246:	d005      	beq.n	8006254 <UART_SetConfig+0x278>
 8006248:	e010      	b.n	800626c <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800624a:	f7ff fb0b 	bl	8005864 <HAL_RCC_GetPCLK1Freq>
 800624e:	0003      	movs	r3, r0
 8006250:	617b      	str	r3, [r7, #20]
        break;
 8006252:	e012      	b.n	800627a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006254:	4b31      	ldr	r3, [pc, #196]	; (800631c <UART_SetConfig+0x340>)
 8006256:	617b      	str	r3, [r7, #20]
        break;
 8006258:	e00f      	b.n	800627a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800625a:	f7ff fa77 	bl	800574c <HAL_RCC_GetSysClockFreq>
 800625e:	0003      	movs	r3, r0
 8006260:	617b      	str	r3, [r7, #20]
        break;
 8006262:	e00a      	b.n	800627a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006264:	2380      	movs	r3, #128	; 0x80
 8006266:	021b      	lsls	r3, r3, #8
 8006268:	617b      	str	r3, [r7, #20]
        break;
 800626a:	e006      	b.n	800627a <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800626c:	2300      	movs	r3, #0
 800626e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006270:	231a      	movs	r3, #26
 8006272:	18fb      	adds	r3, r7, r3
 8006274:	2201      	movs	r2, #1
 8006276:	701a      	strb	r2, [r3, #0]
        break;
 8006278:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d028      	beq.n	80062d2 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006284:	4b26      	ldr	r3, [pc, #152]	; (8006320 <UART_SetConfig+0x344>)
 8006286:	0052      	lsls	r2, r2, #1
 8006288:	5ad3      	ldrh	r3, [r2, r3]
 800628a:	0019      	movs	r1, r3
 800628c:	6978      	ldr	r0, [r7, #20]
 800628e:	f7f9 ff5d 	bl	800014c <__udivsi3>
 8006292:	0003      	movs	r3, r0
 8006294:	001a      	movs	r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	085b      	lsrs	r3, r3, #1
 800629c:	18d2      	adds	r2, r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	0019      	movs	r1, r3
 80062a4:	0010      	movs	r0, r2
 80062a6:	f7f9 ff51 	bl	800014c <__udivsi3>
 80062aa:	0003      	movs	r3, r0
 80062ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	2b0f      	cmp	r3, #15
 80062b2:	d90a      	bls.n	80062ca <UART_SetConfig+0x2ee>
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	2380      	movs	r3, #128	; 0x80
 80062b8:	025b      	lsls	r3, r3, #9
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d205      	bcs.n	80062ca <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	b29a      	uxth	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	60da      	str	r2, [r3, #12]
 80062c8:	e003      	b.n	80062d2 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80062ca:	231a      	movs	r3, #26
 80062cc:	18fb      	adds	r3, r7, r3
 80062ce:	2201      	movs	r2, #1
 80062d0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	226a      	movs	r2, #106	; 0x6a
 80062d6:	2101      	movs	r1, #1
 80062d8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2268      	movs	r2, #104	; 0x68
 80062de:	2101      	movs	r1, #1
 80062e0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2200      	movs	r2, #0
 80062ec:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80062ee:	231a      	movs	r3, #26
 80062f0:	18fb      	adds	r3, r7, r3
 80062f2:	781b      	ldrb	r3, [r3, #0]
}
 80062f4:	0018      	movs	r0, r3
 80062f6:	46bd      	mov	sp, r7
 80062f8:	b008      	add	sp, #32
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	cfff69f3 	.word	0xcfff69f3
 8006300:	ffffcfff 	.word	0xffffcfff
 8006304:	11fff4ff 	.word	0x11fff4ff
 8006308:	40013800 	.word	0x40013800
 800630c:	40021000 	.word	0x40021000
 8006310:	40004400 	.word	0x40004400
 8006314:	40004800 	.word	0x40004800
 8006318:	40004c00 	.word	0x40004c00
 800631c:	00f42400 	.word	0x00f42400
 8006320:	0800c45c 	.word	0x0800c45c

08006324 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b082      	sub	sp, #8
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006330:	2201      	movs	r2, #1
 8006332:	4013      	ands	r3, r2
 8006334:	d00b      	beq.n	800634e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	4a4a      	ldr	r2, [pc, #296]	; (8006468 <UART_AdvFeatureConfig+0x144>)
 800633e:	4013      	ands	r3, r2
 8006340:	0019      	movs	r1, r3
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	430a      	orrs	r2, r1
 800634c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006352:	2202      	movs	r2, #2
 8006354:	4013      	ands	r3, r2
 8006356:	d00b      	beq.n	8006370 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	4a43      	ldr	r2, [pc, #268]	; (800646c <UART_AdvFeatureConfig+0x148>)
 8006360:	4013      	ands	r3, r2
 8006362:	0019      	movs	r1, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	430a      	orrs	r2, r1
 800636e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006374:	2204      	movs	r2, #4
 8006376:	4013      	ands	r3, r2
 8006378:	d00b      	beq.n	8006392 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	4a3b      	ldr	r2, [pc, #236]	; (8006470 <UART_AdvFeatureConfig+0x14c>)
 8006382:	4013      	ands	r3, r2
 8006384:	0019      	movs	r1, r3
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	430a      	orrs	r2, r1
 8006390:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006396:	2208      	movs	r2, #8
 8006398:	4013      	ands	r3, r2
 800639a:	d00b      	beq.n	80063b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	4a34      	ldr	r2, [pc, #208]	; (8006474 <UART_AdvFeatureConfig+0x150>)
 80063a4:	4013      	ands	r3, r2
 80063a6:	0019      	movs	r1, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	430a      	orrs	r2, r1
 80063b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063b8:	2210      	movs	r2, #16
 80063ba:	4013      	ands	r3, r2
 80063bc:	d00b      	beq.n	80063d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	4a2c      	ldr	r2, [pc, #176]	; (8006478 <UART_AdvFeatureConfig+0x154>)
 80063c6:	4013      	ands	r3, r2
 80063c8:	0019      	movs	r1, r3
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	430a      	orrs	r2, r1
 80063d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063da:	2220      	movs	r2, #32
 80063dc:	4013      	ands	r3, r2
 80063de:	d00b      	beq.n	80063f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	4a25      	ldr	r2, [pc, #148]	; (800647c <UART_AdvFeatureConfig+0x158>)
 80063e8:	4013      	ands	r3, r2
 80063ea:	0019      	movs	r1, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	430a      	orrs	r2, r1
 80063f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063fc:	2240      	movs	r2, #64	; 0x40
 80063fe:	4013      	ands	r3, r2
 8006400:	d01d      	beq.n	800643e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	4a1d      	ldr	r2, [pc, #116]	; (8006480 <UART_AdvFeatureConfig+0x15c>)
 800640a:	4013      	ands	r3, r2
 800640c:	0019      	movs	r1, r3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	430a      	orrs	r2, r1
 8006418:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800641e:	2380      	movs	r3, #128	; 0x80
 8006420:	035b      	lsls	r3, r3, #13
 8006422:	429a      	cmp	r2, r3
 8006424:	d10b      	bne.n	800643e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	4a15      	ldr	r2, [pc, #84]	; (8006484 <UART_AdvFeatureConfig+0x160>)
 800642e:	4013      	ands	r3, r2
 8006430:	0019      	movs	r1, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	430a      	orrs	r2, r1
 800643c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006442:	2280      	movs	r2, #128	; 0x80
 8006444:	4013      	ands	r3, r2
 8006446:	d00b      	beq.n	8006460 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	4a0e      	ldr	r2, [pc, #56]	; (8006488 <UART_AdvFeatureConfig+0x164>)
 8006450:	4013      	ands	r3, r2
 8006452:	0019      	movs	r1, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	430a      	orrs	r2, r1
 800645e:	605a      	str	r2, [r3, #4]
  }
}
 8006460:	46c0      	nop			; (mov r8, r8)
 8006462:	46bd      	mov	sp, r7
 8006464:	b002      	add	sp, #8
 8006466:	bd80      	pop	{r7, pc}
 8006468:	fffdffff 	.word	0xfffdffff
 800646c:	fffeffff 	.word	0xfffeffff
 8006470:	fffbffff 	.word	0xfffbffff
 8006474:	ffff7fff 	.word	0xffff7fff
 8006478:	ffffefff 	.word	0xffffefff
 800647c:	ffffdfff 	.word	0xffffdfff
 8006480:	ffefffff 	.word	0xffefffff
 8006484:	ff9fffff 	.word	0xff9fffff
 8006488:	fff7ffff 	.word	0xfff7ffff

0800648c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b086      	sub	sp, #24
 8006490:	af02      	add	r7, sp, #8
 8006492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	228c      	movs	r2, #140	; 0x8c
 8006498:	2100      	movs	r1, #0
 800649a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800649c:	f7fd ff3c 	bl	8004318 <HAL_GetTick>
 80064a0:	0003      	movs	r3, r0
 80064a2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2208      	movs	r2, #8
 80064ac:	4013      	ands	r3, r2
 80064ae:	2b08      	cmp	r3, #8
 80064b0:	d10c      	bne.n	80064cc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2280      	movs	r2, #128	; 0x80
 80064b6:	0391      	lsls	r1, r2, #14
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	4a18      	ldr	r2, [pc, #96]	; (800651c <UART_CheckIdleState+0x90>)
 80064bc:	9200      	str	r2, [sp, #0]
 80064be:	2200      	movs	r2, #0
 80064c0:	f000 f82e 	bl	8006520 <UART_WaitOnFlagUntilTimeout>
 80064c4:	1e03      	subs	r3, r0, #0
 80064c6:	d001      	beq.n	80064cc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064c8:	2303      	movs	r3, #3
 80064ca:	e023      	b.n	8006514 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2204      	movs	r2, #4
 80064d4:	4013      	ands	r3, r2
 80064d6:	2b04      	cmp	r3, #4
 80064d8:	d10c      	bne.n	80064f4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2280      	movs	r2, #128	; 0x80
 80064de:	03d1      	lsls	r1, r2, #15
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	4a0e      	ldr	r2, [pc, #56]	; (800651c <UART_CheckIdleState+0x90>)
 80064e4:	9200      	str	r2, [sp, #0]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f000 f81a 	bl	8006520 <UART_WaitOnFlagUntilTimeout>
 80064ec:	1e03      	subs	r3, r0, #0
 80064ee:	d001      	beq.n	80064f4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e00f      	b.n	8006514 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2284      	movs	r2, #132	; 0x84
 80064f8:	2120      	movs	r1, #32
 80064fa:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2288      	movs	r2, #136	; 0x88
 8006500:	2120      	movs	r1, #32
 8006502:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2280      	movs	r2, #128	; 0x80
 800650e:	2100      	movs	r1, #0
 8006510:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	0018      	movs	r0, r3
 8006516:	46bd      	mov	sp, r7
 8006518:	b004      	add	sp, #16
 800651a:	bd80      	pop	{r7, pc}
 800651c:	01ffffff 	.word	0x01ffffff

08006520 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b094      	sub	sp, #80	; 0x50
 8006524:	af00      	add	r7, sp, #0
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	603b      	str	r3, [r7, #0]
 800652c:	1dfb      	adds	r3, r7, #7
 800652e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006530:	e0a7      	b.n	8006682 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006532:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006534:	3301      	adds	r3, #1
 8006536:	d100      	bne.n	800653a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006538:	e0a3      	b.n	8006682 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800653a:	f7fd feed 	bl	8004318 <HAL_GetTick>
 800653e:	0002      	movs	r2, r0
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006546:	429a      	cmp	r2, r3
 8006548:	d302      	bcc.n	8006550 <UART_WaitOnFlagUntilTimeout+0x30>
 800654a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800654c:	2b00      	cmp	r3, #0
 800654e:	d13f      	bne.n	80065d0 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006550:	f3ef 8310 	mrs	r3, PRIMASK
 8006554:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006556:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006558:	647b      	str	r3, [r7, #68]	; 0x44
 800655a:	2301      	movs	r3, #1
 800655c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800655e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006560:	f383 8810 	msr	PRIMASK, r3
}
 8006564:	46c0      	nop			; (mov r8, r8)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	494e      	ldr	r1, [pc, #312]	; (80066ac <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006572:	400a      	ands	r2, r1
 8006574:	601a      	str	r2, [r3, #0]
 8006576:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006578:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800657a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800657c:	f383 8810 	msr	PRIMASK, r3
}
 8006580:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006582:	f3ef 8310 	mrs	r3, PRIMASK
 8006586:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800658a:	643b      	str	r3, [r7, #64]	; 0x40
 800658c:	2301      	movs	r3, #1
 800658e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006592:	f383 8810 	msr	PRIMASK, r3
}
 8006596:	46c0      	nop			; (mov r8, r8)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	689a      	ldr	r2, [r3, #8]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2101      	movs	r1, #1
 80065a4:	438a      	bics	r2, r1
 80065a6:	609a      	str	r2, [r3, #8]
 80065a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065ae:	f383 8810 	msr	PRIMASK, r3
}
 80065b2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2284      	movs	r2, #132	; 0x84
 80065b8:	2120      	movs	r1, #32
 80065ba:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2288      	movs	r2, #136	; 0x88
 80065c0:	2120      	movs	r1, #32
 80065c2:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2280      	movs	r2, #128	; 0x80
 80065c8:	2100      	movs	r1, #0
 80065ca:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80065cc:	2303      	movs	r3, #3
 80065ce:	e069      	b.n	80066a4 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2204      	movs	r2, #4
 80065d8:	4013      	ands	r3, r2
 80065da:	d052      	beq.n	8006682 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	69da      	ldr	r2, [r3, #28]
 80065e2:	2380      	movs	r3, #128	; 0x80
 80065e4:	011b      	lsls	r3, r3, #4
 80065e6:	401a      	ands	r2, r3
 80065e8:	2380      	movs	r3, #128	; 0x80
 80065ea:	011b      	lsls	r3, r3, #4
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d148      	bne.n	8006682 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2280      	movs	r2, #128	; 0x80
 80065f6:	0112      	lsls	r2, r2, #4
 80065f8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065fa:	f3ef 8310 	mrs	r3, PRIMASK
 80065fe:	613b      	str	r3, [r7, #16]
  return(result);
 8006600:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006602:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006604:	2301      	movs	r3, #1
 8006606:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	f383 8810 	msr	PRIMASK, r3
}
 800660e:	46c0      	nop			; (mov r8, r8)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4924      	ldr	r1, [pc, #144]	; (80066ac <UART_WaitOnFlagUntilTimeout+0x18c>)
 800661c:	400a      	ands	r2, r1
 800661e:	601a      	str	r2, [r3, #0]
 8006620:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006622:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	f383 8810 	msr	PRIMASK, r3
}
 800662a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800662c:	f3ef 8310 	mrs	r3, PRIMASK
 8006630:	61fb      	str	r3, [r7, #28]
  return(result);
 8006632:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006634:	64bb      	str	r3, [r7, #72]	; 0x48
 8006636:	2301      	movs	r3, #1
 8006638:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800663a:	6a3b      	ldr	r3, [r7, #32]
 800663c:	f383 8810 	msr	PRIMASK, r3
}
 8006640:	46c0      	nop			; (mov r8, r8)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	689a      	ldr	r2, [r3, #8]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2101      	movs	r1, #1
 800664e:	438a      	bics	r2, r1
 8006650:	609a      	str	r2, [r3, #8]
 8006652:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006654:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006658:	f383 8810 	msr	PRIMASK, r3
}
 800665c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2284      	movs	r2, #132	; 0x84
 8006662:	2120      	movs	r1, #32
 8006664:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2288      	movs	r2, #136	; 0x88
 800666a:	2120      	movs	r1, #32
 800666c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	228c      	movs	r2, #140	; 0x8c
 8006672:	2120      	movs	r1, #32
 8006674:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2280      	movs	r2, #128	; 0x80
 800667a:	2100      	movs	r1, #0
 800667c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800667e:	2303      	movs	r3, #3
 8006680:	e010      	b.n	80066a4 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	69db      	ldr	r3, [r3, #28]
 8006688:	68ba      	ldr	r2, [r7, #8]
 800668a:	4013      	ands	r3, r2
 800668c:	68ba      	ldr	r2, [r7, #8]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	425a      	negs	r2, r3
 8006692:	4153      	adcs	r3, r2
 8006694:	b2db      	uxtb	r3, r3
 8006696:	001a      	movs	r2, r3
 8006698:	1dfb      	adds	r3, r7, #7
 800669a:	781b      	ldrb	r3, [r3, #0]
 800669c:	429a      	cmp	r2, r3
 800669e:	d100      	bne.n	80066a2 <UART_WaitOnFlagUntilTimeout+0x182>
 80066a0:	e747      	b.n	8006532 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066a2:	2300      	movs	r3, #0
}
 80066a4:	0018      	movs	r0, r3
 80066a6:	46bd      	mov	sp, r7
 80066a8:	b014      	add	sp, #80	; 0x50
 80066aa:	bd80      	pop	{r7, pc}
 80066ac:	fffffe5f 	.word	0xfffffe5f

080066b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b090      	sub	sp, #64	; 0x40
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	1dbb      	adds	r3, r7, #6
 80066bc:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	68ba      	ldr	r2, [r7, #8]
 80066c2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	1dba      	adds	r2, r7, #6
 80066c8:	215c      	movs	r1, #92	; 0x5c
 80066ca:	8812      	ldrh	r2, [r2, #0]
 80066cc:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	228c      	movs	r2, #140	; 0x8c
 80066d2:	2100      	movs	r1, #0
 80066d4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2288      	movs	r2, #136	; 0x88
 80066da:	2122      	movs	r1, #34	; 0x22
 80066dc:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d02c      	beq.n	8006740 <UART_Start_Receive_DMA+0x90>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066ea:	4a42      	ldr	r2, [pc, #264]	; (80067f4 <UART_Start_Receive_DMA+0x144>)
 80066ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066f2:	4a41      	ldr	r2, [pc, #260]	; (80067f8 <UART_Start_Receive_DMA+0x148>)
 80066f4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066fa:	4a40      	ldr	r2, [pc, #256]	; (80067fc <UART_Start_Receive_DMA+0x14c>)
 80066fc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006702:	2200      	movs	r2, #0
 8006704:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	3324      	adds	r3, #36	; 0x24
 8006710:	0019      	movs	r1, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006716:	001a      	movs	r2, r3
 8006718:	1dbb      	adds	r3, r7, #6
 800671a:	881b      	ldrh	r3, [r3, #0]
 800671c:	f7fd ffc4 	bl	80046a8 <HAL_DMA_Start_IT>
 8006720:	1e03      	subs	r3, r0, #0
 8006722:	d00d      	beq.n	8006740 <UART_Start_Receive_DMA+0x90>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	228c      	movs	r2, #140	; 0x8c
 8006728:	2110      	movs	r1, #16
 800672a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2280      	movs	r2, #128	; 0x80
 8006730:	2100      	movs	r1, #0
 8006732:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2288      	movs	r2, #136	; 0x88
 8006738:	2120      	movs	r1, #32
 800673a:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e054      	b.n	80067ea <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2280      	movs	r2, #128	; 0x80
 8006744:	2100      	movs	r1, #0
 8006746:	5499      	strb	r1, [r3, r2]

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d019      	beq.n	8006784 <UART_Start_Receive_DMA+0xd4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006750:	f3ef 8310 	mrs	r3, PRIMASK
 8006754:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006756:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006758:	63fb      	str	r3, [r7, #60]	; 0x3c
 800675a:	2301      	movs	r3, #1
 800675c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800675e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006760:	f383 8810 	msr	PRIMASK, r3
}
 8006764:	46c0      	nop			; (mov r8, r8)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2180      	movs	r1, #128	; 0x80
 8006772:	0049      	lsls	r1, r1, #1
 8006774:	430a      	orrs	r2, r1
 8006776:	601a      	str	r2, [r3, #0]
 8006778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800677a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800677c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800677e:	f383 8810 	msr	PRIMASK, r3
}
 8006782:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006784:	f3ef 8310 	mrs	r3, PRIMASK
 8006788:	613b      	str	r3, [r7, #16]
  return(result);
 800678a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678c:	63bb      	str	r3, [r7, #56]	; 0x38
 800678e:	2301      	movs	r3, #1
 8006790:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	f383 8810 	msr	PRIMASK, r3
}
 8006798:	46c0      	nop			; (mov r8, r8)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	689a      	ldr	r2, [r3, #8]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2101      	movs	r1, #1
 80067a6:	430a      	orrs	r2, r1
 80067a8:	609a      	str	r2, [r3, #8]
 80067aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067ae:	69bb      	ldr	r3, [r7, #24]
 80067b0:	f383 8810 	msr	PRIMASK, r3
}
 80067b4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067b6:	f3ef 8310 	mrs	r3, PRIMASK
 80067ba:	61fb      	str	r3, [r7, #28]
  return(result);
 80067bc:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067be:	637b      	str	r3, [r7, #52]	; 0x34
 80067c0:	2301      	movs	r3, #1
 80067c2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067c4:	6a3b      	ldr	r3, [r7, #32]
 80067c6:	f383 8810 	msr	PRIMASK, r3
}
 80067ca:	46c0      	nop			; (mov r8, r8)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	689a      	ldr	r2, [r3, #8]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2140      	movs	r1, #64	; 0x40
 80067d8:	430a      	orrs	r2, r1
 80067da:	609a      	str	r2, [r3, #8]
 80067dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067de:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e2:	f383 8810 	msr	PRIMASK, r3
}
 80067e6:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	0018      	movs	r0, r3
 80067ec:	46bd      	mov	sp, r7
 80067ee:	b010      	add	sp, #64	; 0x40
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	46c0      	nop			; (mov r8, r8)
 80067f4:	0800694d 	.word	0x0800694d
 80067f8:	08006a75 	.word	0x08006a75
 80067fc:	08006ab1 	.word	0x08006ab1

08006800 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b08a      	sub	sp, #40	; 0x28
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006808:	f3ef 8310 	mrs	r3, PRIMASK
 800680c:	60bb      	str	r3, [r7, #8]
  return(result);
 800680e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006810:	627b      	str	r3, [r7, #36]	; 0x24
 8006812:	2301      	movs	r3, #1
 8006814:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f383 8810 	msr	PRIMASK, r3
}
 800681c:	46c0      	nop			; (mov r8, r8)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	21c0      	movs	r1, #192	; 0xc0
 800682a:	438a      	bics	r2, r1
 800682c:	601a      	str	r2, [r3, #0]
 800682e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006830:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	f383 8810 	msr	PRIMASK, r3
}
 8006838:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800683a:	f3ef 8310 	mrs	r3, PRIMASK
 800683e:	617b      	str	r3, [r7, #20]
  return(result);
 8006840:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006842:	623b      	str	r3, [r7, #32]
 8006844:	2301      	movs	r3, #1
 8006846:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	f383 8810 	msr	PRIMASK, r3
}
 800684e:	46c0      	nop			; (mov r8, r8)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689a      	ldr	r2, [r3, #8]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4908      	ldr	r1, [pc, #32]	; (800687c <UART_EndTxTransfer+0x7c>)
 800685c:	400a      	ands	r2, r1
 800685e:	609a      	str	r2, [r3, #8]
 8006860:	6a3b      	ldr	r3, [r7, #32]
 8006862:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006864:	69fb      	ldr	r3, [r7, #28]
 8006866:	f383 8810 	msr	PRIMASK, r3
}
 800686a:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2284      	movs	r2, #132	; 0x84
 8006870:	2120      	movs	r1, #32
 8006872:	5099      	str	r1, [r3, r2]
}
 8006874:	46c0      	nop			; (mov r8, r8)
 8006876:	46bd      	mov	sp, r7
 8006878:	b00a      	add	sp, #40	; 0x28
 800687a:	bd80      	pop	{r7, pc}
 800687c:	ff7fffff 	.word	0xff7fffff

08006880 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b08e      	sub	sp, #56	; 0x38
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006888:	f3ef 8310 	mrs	r3, PRIMASK
 800688c:	617b      	str	r3, [r7, #20]
  return(result);
 800688e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006890:	637b      	str	r3, [r7, #52]	; 0x34
 8006892:	2301      	movs	r3, #1
 8006894:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	f383 8810 	msr	PRIMASK, r3
}
 800689c:	46c0      	nop			; (mov r8, r8)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4926      	ldr	r1, [pc, #152]	; (8006944 <UART_EndRxTransfer+0xc4>)
 80068aa:	400a      	ands	r2, r1
 80068ac:	601a      	str	r2, [r3, #0]
 80068ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	f383 8810 	msr	PRIMASK, r3
}
 80068b8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068ba:	f3ef 8310 	mrs	r3, PRIMASK
 80068be:	623b      	str	r3, [r7, #32]
  return(result);
 80068c0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80068c2:	633b      	str	r3, [r7, #48]	; 0x30
 80068c4:	2301      	movs	r3, #1
 80068c6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ca:	f383 8810 	msr	PRIMASK, r3
}
 80068ce:	46c0      	nop			; (mov r8, r8)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	689a      	ldr	r2, [r3, #8]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	491b      	ldr	r1, [pc, #108]	; (8006948 <UART_EndRxTransfer+0xc8>)
 80068dc:	400a      	ands	r2, r1
 80068de:	609a      	str	r2, [r3, #8]
 80068e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e6:	f383 8810 	msr	PRIMASK, r3
}
 80068ea:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d118      	bne.n	8006926 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068f4:	f3ef 8310 	mrs	r3, PRIMASK
 80068f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80068fa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068fe:	2301      	movs	r3, #1
 8006900:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f383 8810 	msr	PRIMASK, r3
}
 8006908:	46c0      	nop			; (mov r8, r8)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	2110      	movs	r1, #16
 8006916:	438a      	bics	r2, r1
 8006918:	601a      	str	r2, [r3, #0]
 800691a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800691c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	f383 8810 	msr	PRIMASK, r3
}
 8006924:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2288      	movs	r2, #136	; 0x88
 800692a:	2120      	movs	r1, #32
 800692c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	671a      	str	r2, [r3, #112]	; 0x70
}
 800693a:	46c0      	nop			; (mov r8, r8)
 800693c:	46bd      	mov	sp, r7
 800693e:	b00e      	add	sp, #56	; 0x38
 8006940:	bd80      	pop	{r7, pc}
 8006942:	46c0      	nop			; (mov r8, r8)
 8006944:	fffffedf 	.word	0xfffffedf
 8006948:	effffffe 	.word	0xeffffffe

0800694c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b094      	sub	sp, #80	; 0x50
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006958:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2220      	movs	r2, #32
 8006962:	4013      	ands	r3, r2
 8006964:	d16f      	bne.n	8006a46 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8006966:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006968:	225e      	movs	r2, #94	; 0x5e
 800696a:	2100      	movs	r1, #0
 800696c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800696e:	f3ef 8310 	mrs	r3, PRIMASK
 8006972:	61bb      	str	r3, [r7, #24]
  return(result);
 8006974:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006976:	64bb      	str	r3, [r7, #72]	; 0x48
 8006978:	2301      	movs	r3, #1
 800697a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	f383 8810 	msr	PRIMASK, r3
}
 8006982:	46c0      	nop			; (mov r8, r8)
 8006984:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4938      	ldr	r1, [pc, #224]	; (8006a70 <UART_DMAReceiveCplt+0x124>)
 8006990:	400a      	ands	r2, r1
 8006992:	601a      	str	r2, [r3, #0]
 8006994:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006996:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006998:	6a3b      	ldr	r3, [r7, #32]
 800699a:	f383 8810 	msr	PRIMASK, r3
}
 800699e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069a0:	f3ef 8310 	mrs	r3, PRIMASK
 80069a4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80069a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069a8:	647b      	str	r3, [r7, #68]	; 0x44
 80069aa:	2301      	movs	r3, #1
 80069ac:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b0:	f383 8810 	msr	PRIMASK, r3
}
 80069b4:	46c0      	nop			; (mov r8, r8)
 80069b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	689a      	ldr	r2, [r3, #8]
 80069bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2101      	movs	r1, #1
 80069c2:	438a      	bics	r2, r1
 80069c4:	609a      	str	r2, [r3, #8]
 80069c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069cc:	f383 8810 	msr	PRIMASK, r3
}
 80069d0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069d2:	f3ef 8310 	mrs	r3, PRIMASK
 80069d6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80069d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069da:	643b      	str	r3, [r7, #64]	; 0x40
 80069dc:	2301      	movs	r3, #1
 80069de:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069e2:	f383 8810 	msr	PRIMASK, r3
}
 80069e6:	46c0      	nop			; (mov r8, r8)
 80069e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	689a      	ldr	r2, [r3, #8]
 80069ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2140      	movs	r1, #64	; 0x40
 80069f4:	438a      	bics	r2, r1
 80069f6:	609a      	str	r2, [r3, #8]
 80069f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069fa:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069fe:	f383 8810 	msr	PRIMASK, r3
}
 8006a02:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a06:	2288      	movs	r2, #136	; 0x88
 8006a08:	2120      	movs	r1, #32
 8006a0a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d118      	bne.n	8006a46 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a14:	f3ef 8310 	mrs	r3, PRIMASK
 8006a18:	60fb      	str	r3, [r7, #12]
  return(result);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a1e:	2301      	movs	r3, #1
 8006a20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	f383 8810 	msr	PRIMASK, r3
}
 8006a28:	46c0      	nop			; (mov r8, r8)
 8006a2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2110      	movs	r1, #16
 8006a36:	438a      	bics	r2, r1
 8006a38:	601a      	str	r2, [r3, #0]
 8006a3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a3c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f383 8810 	msr	PRIMASK, r3
}
 8006a44:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d108      	bne.n	8006a60 <UART_DMAReceiveCplt+0x114>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a50:	225c      	movs	r2, #92	; 0x5c
 8006a52:	5a9a      	ldrh	r2, [r3, r2]
 8006a54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a56:	0011      	movs	r1, r2
 8006a58:	0018      	movs	r0, r3
 8006a5a:	f7ff fab3 	bl	8005fc4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a5e:	e003      	b.n	8006a68 <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 8006a60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a62:	0018      	movs	r0, r3
 8006a64:	f7fd f8f8 	bl	8003c58 <HAL_UART_RxCpltCallback>
}
 8006a68:	46c0      	nop			; (mov r8, r8)
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	b014      	add	sp, #80	; 0x50
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	fffffeff 	.word	0xfffffeff

08006a74 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a80:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d10a      	bne.n	8006aa0 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	225c      	movs	r2, #92	; 0x5c
 8006a8e:	5a9b      	ldrh	r3, [r3, r2]
 8006a90:	085b      	lsrs	r3, r3, #1
 8006a92:	b29a      	uxth	r2, r3
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	0011      	movs	r1, r2
 8006a98:	0018      	movs	r0, r3
 8006a9a:	f7ff fa93 	bl	8005fc4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a9e:	e003      	b.n	8006aa8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	0018      	movs	r0, r3
 8006aa4:	f7ff fa7e 	bl	8005fa4 <HAL_UART_RxHalfCpltCallback>
}
 8006aa8:	46c0      	nop			; (mov r8, r8)
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	b004      	add	sp, #16
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006abc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	2284      	movs	r2, #132	; 0x84
 8006ac2:	589b      	ldr	r3, [r3, r2]
 8006ac4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	2288      	movs	r2, #136	; 0x88
 8006aca:	589b      	ldr	r3, [r3, r2]
 8006acc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	2280      	movs	r2, #128	; 0x80
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	2b80      	cmp	r3, #128	; 0x80
 8006ada:	d10a      	bne.n	8006af2 <UART_DMAError+0x42>
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	2b21      	cmp	r3, #33	; 0x21
 8006ae0:	d107      	bne.n	8006af2 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	2256      	movs	r2, #86	; 0x56
 8006ae6:	2100      	movs	r1, #0
 8006ae8:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	0018      	movs	r0, r3
 8006aee:	f7ff fe87 	bl	8006800 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	2240      	movs	r2, #64	; 0x40
 8006afa:	4013      	ands	r3, r2
 8006afc:	2b40      	cmp	r3, #64	; 0x40
 8006afe:	d10a      	bne.n	8006b16 <UART_DMAError+0x66>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2b22      	cmp	r3, #34	; 0x22
 8006b04:	d107      	bne.n	8006b16 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	225e      	movs	r2, #94	; 0x5e
 8006b0a:	2100      	movs	r1, #0
 8006b0c:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	0018      	movs	r0, r3
 8006b12:	f7ff feb5 	bl	8006880 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	228c      	movs	r2, #140	; 0x8c
 8006b1a:	589b      	ldr	r3, [r3, r2]
 8006b1c:	2210      	movs	r2, #16
 8006b1e:	431a      	orrs	r2, r3
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	218c      	movs	r1, #140	; 0x8c
 8006b24:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	0018      	movs	r0, r3
 8006b2a:	f7ff fa43 	bl	8005fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b2e:	46c0      	nop			; (mov r8, r8)
 8006b30:	46bd      	mov	sp, r7
 8006b32:	b006      	add	sp, #24
 8006b34:	bd80      	pop	{r7, pc}
	...

08006b38 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2280      	movs	r2, #128	; 0x80
 8006b44:	5c9b      	ldrb	r3, [r3, r2]
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d101      	bne.n	8006b4e <HAL_UARTEx_DisableFifoMode+0x16>
 8006b4a:	2302      	movs	r3, #2
 8006b4c:	e027      	b.n	8006b9e <HAL_UARTEx_DisableFifoMode+0x66>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2280      	movs	r2, #128	; 0x80
 8006b52:	2101      	movs	r1, #1
 8006b54:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2284      	movs	r2, #132	; 0x84
 8006b5a:	2124      	movs	r1, #36	; 0x24
 8006b5c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2101      	movs	r1, #1
 8006b72:	438a      	bics	r2, r1
 8006b74:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	4a0b      	ldr	r2, [pc, #44]	; (8006ba8 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2284      	movs	r2, #132	; 0x84
 8006b90:	2120      	movs	r1, #32
 8006b92:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2280      	movs	r2, #128	; 0x80
 8006b98:	2100      	movs	r1, #0
 8006b9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b9c:	2300      	movs	r3, #0
}
 8006b9e:	0018      	movs	r0, r3
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	b004      	add	sp, #16
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	46c0      	nop			; (mov r8, r8)
 8006ba8:	dfffffff 	.word	0xdfffffff

08006bac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2280      	movs	r2, #128	; 0x80
 8006bba:	5c9b      	ldrb	r3, [r3, r2]
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d101      	bne.n	8006bc4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006bc0:	2302      	movs	r3, #2
 8006bc2:	e02e      	b.n	8006c22 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2280      	movs	r2, #128	; 0x80
 8006bc8:	2101      	movs	r1, #1
 8006bca:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2284      	movs	r2, #132	; 0x84
 8006bd0:	2124      	movs	r1, #36	; 0x24
 8006bd2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2101      	movs	r1, #1
 8006be8:	438a      	bics	r2, r1
 8006bea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	00db      	lsls	r3, r3, #3
 8006bf4:	08d9      	lsrs	r1, r3, #3
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	683a      	ldr	r2, [r7, #0]
 8006bfc:	430a      	orrs	r2, r1
 8006bfe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	0018      	movs	r0, r3
 8006c04:	f000 f854 	bl	8006cb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2284      	movs	r2, #132	; 0x84
 8006c14:	2120      	movs	r1, #32
 8006c16:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2280      	movs	r2, #128	; 0x80
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	0018      	movs	r0, r3
 8006c24:	46bd      	mov	sp, r7
 8006c26:	b004      	add	sp, #16
 8006c28:	bd80      	pop	{r7, pc}
	...

08006c2c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b084      	sub	sp, #16
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2280      	movs	r2, #128	; 0x80
 8006c3a:	5c9b      	ldrb	r3, [r3, r2]
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d101      	bne.n	8006c44 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c40:	2302      	movs	r3, #2
 8006c42:	e02f      	b.n	8006ca4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2280      	movs	r2, #128	; 0x80
 8006c48:	2101      	movs	r1, #1
 8006c4a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2284      	movs	r2, #132	; 0x84
 8006c50:	2124      	movs	r1, #36	; 0x24
 8006c52:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2101      	movs	r1, #1
 8006c68:	438a      	bics	r2, r1
 8006c6a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	4a0e      	ldr	r2, [pc, #56]	; (8006cac <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006c74:	4013      	ands	r3, r2
 8006c76:	0019      	movs	r1, r3
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	683a      	ldr	r2, [r7, #0]
 8006c7e:	430a      	orrs	r2, r1
 8006c80:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	0018      	movs	r0, r3
 8006c86:	f000 f813 	bl	8006cb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2284      	movs	r2, #132	; 0x84
 8006c96:	2120      	movs	r1, #32
 8006c98:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2280      	movs	r2, #128	; 0x80
 8006c9e:	2100      	movs	r1, #0
 8006ca0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	0018      	movs	r0, r3
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	b004      	add	sp, #16
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	f1ffffff 	.word	0xf1ffffff

08006cb0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cb2:	b085      	sub	sp, #20
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d108      	bne.n	8006cd2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	226a      	movs	r2, #106	; 0x6a
 8006cc4:	2101      	movs	r1, #1
 8006cc6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2268      	movs	r2, #104	; 0x68
 8006ccc:	2101      	movs	r1, #1
 8006cce:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006cd0:	e043      	b.n	8006d5a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006cd2:	260f      	movs	r6, #15
 8006cd4:	19bb      	adds	r3, r7, r6
 8006cd6:	2208      	movs	r2, #8
 8006cd8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006cda:	200e      	movs	r0, #14
 8006cdc:	183b      	adds	r3, r7, r0
 8006cde:	2208      	movs	r2, #8
 8006ce0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	0e5b      	lsrs	r3, r3, #25
 8006cea:	b2da      	uxtb	r2, r3
 8006cec:	240d      	movs	r4, #13
 8006cee:	193b      	adds	r3, r7, r4
 8006cf0:	2107      	movs	r1, #7
 8006cf2:	400a      	ands	r2, r1
 8006cf4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	0f5b      	lsrs	r3, r3, #29
 8006cfe:	b2da      	uxtb	r2, r3
 8006d00:	250c      	movs	r5, #12
 8006d02:	197b      	adds	r3, r7, r5
 8006d04:	2107      	movs	r1, #7
 8006d06:	400a      	ands	r2, r1
 8006d08:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d0a:	183b      	adds	r3, r7, r0
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	197a      	adds	r2, r7, r5
 8006d10:	7812      	ldrb	r2, [r2, #0]
 8006d12:	4914      	ldr	r1, [pc, #80]	; (8006d64 <UARTEx_SetNbDataToProcess+0xb4>)
 8006d14:	5c8a      	ldrb	r2, [r1, r2]
 8006d16:	435a      	muls	r2, r3
 8006d18:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d1a:	197b      	adds	r3, r7, r5
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	4a12      	ldr	r2, [pc, #72]	; (8006d68 <UARTEx_SetNbDataToProcess+0xb8>)
 8006d20:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d22:	0019      	movs	r1, r3
 8006d24:	f7f9 fa9c 	bl	8000260 <__divsi3>
 8006d28:	0003      	movs	r3, r0
 8006d2a:	b299      	uxth	r1, r3
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	226a      	movs	r2, #106	; 0x6a
 8006d30:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d32:	19bb      	adds	r3, r7, r6
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	193a      	adds	r2, r7, r4
 8006d38:	7812      	ldrb	r2, [r2, #0]
 8006d3a:	490a      	ldr	r1, [pc, #40]	; (8006d64 <UARTEx_SetNbDataToProcess+0xb4>)
 8006d3c:	5c8a      	ldrb	r2, [r1, r2]
 8006d3e:	435a      	muls	r2, r3
 8006d40:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d42:	193b      	adds	r3, r7, r4
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	4a08      	ldr	r2, [pc, #32]	; (8006d68 <UARTEx_SetNbDataToProcess+0xb8>)
 8006d48:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d4a:	0019      	movs	r1, r3
 8006d4c:	f7f9 fa88 	bl	8000260 <__divsi3>
 8006d50:	0003      	movs	r3, r0
 8006d52:	b299      	uxth	r1, r3
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2268      	movs	r2, #104	; 0x68
 8006d58:	5299      	strh	r1, [r3, r2]
}
 8006d5a:	46c0      	nop			; (mov r8, r8)
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	b005      	add	sp, #20
 8006d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d62:	46c0      	nop			; (mov r8, r8)
 8006d64:	0800c474 	.word	0x0800c474
 8006d68:	0800c47c 	.word	0x0800c47c

08006d6c <__errno>:
 8006d6c:	4b01      	ldr	r3, [pc, #4]	; (8006d74 <__errno+0x8>)
 8006d6e:	6818      	ldr	r0, [r3, #0]
 8006d70:	4770      	bx	lr
 8006d72:	46c0      	nop			; (mov r8, r8)
 8006d74:	20000054 	.word	0x20000054

08006d78 <__libc_init_array>:
 8006d78:	b570      	push	{r4, r5, r6, lr}
 8006d7a:	2600      	movs	r6, #0
 8006d7c:	4d0c      	ldr	r5, [pc, #48]	; (8006db0 <__libc_init_array+0x38>)
 8006d7e:	4c0d      	ldr	r4, [pc, #52]	; (8006db4 <__libc_init_array+0x3c>)
 8006d80:	1b64      	subs	r4, r4, r5
 8006d82:	10a4      	asrs	r4, r4, #2
 8006d84:	42a6      	cmp	r6, r4
 8006d86:	d109      	bne.n	8006d9c <__libc_init_array+0x24>
 8006d88:	2600      	movs	r6, #0
 8006d8a:	f005 f9d3 	bl	800c134 <_init>
 8006d8e:	4d0a      	ldr	r5, [pc, #40]	; (8006db8 <__libc_init_array+0x40>)
 8006d90:	4c0a      	ldr	r4, [pc, #40]	; (8006dbc <__libc_init_array+0x44>)
 8006d92:	1b64      	subs	r4, r4, r5
 8006d94:	10a4      	asrs	r4, r4, #2
 8006d96:	42a6      	cmp	r6, r4
 8006d98:	d105      	bne.n	8006da6 <__libc_init_array+0x2e>
 8006d9a:	bd70      	pop	{r4, r5, r6, pc}
 8006d9c:	00b3      	lsls	r3, r6, #2
 8006d9e:	58eb      	ldr	r3, [r5, r3]
 8006da0:	4798      	blx	r3
 8006da2:	3601      	adds	r6, #1
 8006da4:	e7ee      	b.n	8006d84 <__libc_init_array+0xc>
 8006da6:	00b3      	lsls	r3, r6, #2
 8006da8:	58eb      	ldr	r3, [r5, r3]
 8006daa:	4798      	blx	r3
 8006dac:	3601      	adds	r6, #1
 8006dae:	e7f2      	b.n	8006d96 <__libc_init_array+0x1e>
 8006db0:	0800c93c 	.word	0x0800c93c
 8006db4:	0800c93c 	.word	0x0800c93c
 8006db8:	0800c93c 	.word	0x0800c93c
 8006dbc:	0800c940 	.word	0x0800c940

08006dc0 <malloc>:
 8006dc0:	b510      	push	{r4, lr}
 8006dc2:	4b03      	ldr	r3, [pc, #12]	; (8006dd0 <malloc+0x10>)
 8006dc4:	0001      	movs	r1, r0
 8006dc6:	6818      	ldr	r0, [r3, #0]
 8006dc8:	f000 f88c 	bl	8006ee4 <_malloc_r>
 8006dcc:	bd10      	pop	{r4, pc}
 8006dce:	46c0      	nop			; (mov r8, r8)
 8006dd0:	20000054 	.word	0x20000054

08006dd4 <memmove>:
 8006dd4:	b510      	push	{r4, lr}
 8006dd6:	4288      	cmp	r0, r1
 8006dd8:	d902      	bls.n	8006de0 <memmove+0xc>
 8006dda:	188b      	adds	r3, r1, r2
 8006ddc:	4298      	cmp	r0, r3
 8006dde:	d303      	bcc.n	8006de8 <memmove+0x14>
 8006de0:	2300      	movs	r3, #0
 8006de2:	e007      	b.n	8006df4 <memmove+0x20>
 8006de4:	5c8b      	ldrb	r3, [r1, r2]
 8006de6:	5483      	strb	r3, [r0, r2]
 8006de8:	3a01      	subs	r2, #1
 8006dea:	d2fb      	bcs.n	8006de4 <memmove+0x10>
 8006dec:	bd10      	pop	{r4, pc}
 8006dee:	5ccc      	ldrb	r4, [r1, r3]
 8006df0:	54c4      	strb	r4, [r0, r3]
 8006df2:	3301      	adds	r3, #1
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d1fa      	bne.n	8006dee <memmove+0x1a>
 8006df8:	e7f8      	b.n	8006dec <memmove+0x18>

08006dfa <memset>:
 8006dfa:	0003      	movs	r3, r0
 8006dfc:	1882      	adds	r2, r0, r2
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d100      	bne.n	8006e04 <memset+0xa>
 8006e02:	4770      	bx	lr
 8006e04:	7019      	strb	r1, [r3, #0]
 8006e06:	3301      	adds	r3, #1
 8006e08:	e7f9      	b.n	8006dfe <memset+0x4>
	...

08006e0c <_free_r>:
 8006e0c:	b570      	push	{r4, r5, r6, lr}
 8006e0e:	0005      	movs	r5, r0
 8006e10:	2900      	cmp	r1, #0
 8006e12:	d010      	beq.n	8006e36 <_free_r+0x2a>
 8006e14:	1f0c      	subs	r4, r1, #4
 8006e16:	6823      	ldr	r3, [r4, #0]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	da00      	bge.n	8006e1e <_free_r+0x12>
 8006e1c:	18e4      	adds	r4, r4, r3
 8006e1e:	0028      	movs	r0, r5
 8006e20:	f003 f95a 	bl	800a0d8 <__malloc_lock>
 8006e24:	4a1d      	ldr	r2, [pc, #116]	; (8006e9c <_free_r+0x90>)
 8006e26:	6813      	ldr	r3, [r2, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d105      	bne.n	8006e38 <_free_r+0x2c>
 8006e2c:	6063      	str	r3, [r4, #4]
 8006e2e:	6014      	str	r4, [r2, #0]
 8006e30:	0028      	movs	r0, r5
 8006e32:	f003 f959 	bl	800a0e8 <__malloc_unlock>
 8006e36:	bd70      	pop	{r4, r5, r6, pc}
 8006e38:	42a3      	cmp	r3, r4
 8006e3a:	d908      	bls.n	8006e4e <_free_r+0x42>
 8006e3c:	6821      	ldr	r1, [r4, #0]
 8006e3e:	1860      	adds	r0, r4, r1
 8006e40:	4283      	cmp	r3, r0
 8006e42:	d1f3      	bne.n	8006e2c <_free_r+0x20>
 8006e44:	6818      	ldr	r0, [r3, #0]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	1841      	adds	r1, r0, r1
 8006e4a:	6021      	str	r1, [r4, #0]
 8006e4c:	e7ee      	b.n	8006e2c <_free_r+0x20>
 8006e4e:	001a      	movs	r2, r3
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d001      	beq.n	8006e5a <_free_r+0x4e>
 8006e56:	42a3      	cmp	r3, r4
 8006e58:	d9f9      	bls.n	8006e4e <_free_r+0x42>
 8006e5a:	6811      	ldr	r1, [r2, #0]
 8006e5c:	1850      	adds	r0, r2, r1
 8006e5e:	42a0      	cmp	r0, r4
 8006e60:	d10b      	bne.n	8006e7a <_free_r+0x6e>
 8006e62:	6820      	ldr	r0, [r4, #0]
 8006e64:	1809      	adds	r1, r1, r0
 8006e66:	1850      	adds	r0, r2, r1
 8006e68:	6011      	str	r1, [r2, #0]
 8006e6a:	4283      	cmp	r3, r0
 8006e6c:	d1e0      	bne.n	8006e30 <_free_r+0x24>
 8006e6e:	6818      	ldr	r0, [r3, #0]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	1841      	adds	r1, r0, r1
 8006e74:	6011      	str	r1, [r2, #0]
 8006e76:	6053      	str	r3, [r2, #4]
 8006e78:	e7da      	b.n	8006e30 <_free_r+0x24>
 8006e7a:	42a0      	cmp	r0, r4
 8006e7c:	d902      	bls.n	8006e84 <_free_r+0x78>
 8006e7e:	230c      	movs	r3, #12
 8006e80:	602b      	str	r3, [r5, #0]
 8006e82:	e7d5      	b.n	8006e30 <_free_r+0x24>
 8006e84:	6821      	ldr	r1, [r4, #0]
 8006e86:	1860      	adds	r0, r4, r1
 8006e88:	4283      	cmp	r3, r0
 8006e8a:	d103      	bne.n	8006e94 <_free_r+0x88>
 8006e8c:	6818      	ldr	r0, [r3, #0]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	1841      	adds	r1, r0, r1
 8006e92:	6021      	str	r1, [r4, #0]
 8006e94:	6063      	str	r3, [r4, #4]
 8006e96:	6054      	str	r4, [r2, #4]
 8006e98:	e7ca      	b.n	8006e30 <_free_r+0x24>
 8006e9a:	46c0      	nop			; (mov r8, r8)
 8006e9c:	200009d8 	.word	0x200009d8

08006ea0 <sbrk_aligned>:
 8006ea0:	b570      	push	{r4, r5, r6, lr}
 8006ea2:	4e0f      	ldr	r6, [pc, #60]	; (8006ee0 <sbrk_aligned+0x40>)
 8006ea4:	000d      	movs	r5, r1
 8006ea6:	6831      	ldr	r1, [r6, #0]
 8006ea8:	0004      	movs	r4, r0
 8006eaa:	2900      	cmp	r1, #0
 8006eac:	d102      	bne.n	8006eb4 <sbrk_aligned+0x14>
 8006eae:	f000 ff05 	bl	8007cbc <_sbrk_r>
 8006eb2:	6030      	str	r0, [r6, #0]
 8006eb4:	0029      	movs	r1, r5
 8006eb6:	0020      	movs	r0, r4
 8006eb8:	f000 ff00 	bl	8007cbc <_sbrk_r>
 8006ebc:	1c43      	adds	r3, r0, #1
 8006ebe:	d00a      	beq.n	8006ed6 <sbrk_aligned+0x36>
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	1cc5      	adds	r5, r0, #3
 8006ec4:	439d      	bics	r5, r3
 8006ec6:	42a8      	cmp	r0, r5
 8006ec8:	d007      	beq.n	8006eda <sbrk_aligned+0x3a>
 8006eca:	1a29      	subs	r1, r5, r0
 8006ecc:	0020      	movs	r0, r4
 8006ece:	f000 fef5 	bl	8007cbc <_sbrk_r>
 8006ed2:	1c43      	adds	r3, r0, #1
 8006ed4:	d101      	bne.n	8006eda <sbrk_aligned+0x3a>
 8006ed6:	2501      	movs	r5, #1
 8006ed8:	426d      	negs	r5, r5
 8006eda:	0028      	movs	r0, r5
 8006edc:	bd70      	pop	{r4, r5, r6, pc}
 8006ede:	46c0      	nop			; (mov r8, r8)
 8006ee0:	200009dc 	.word	0x200009dc

08006ee4 <_malloc_r>:
 8006ee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ee6:	2203      	movs	r2, #3
 8006ee8:	1ccb      	adds	r3, r1, #3
 8006eea:	4393      	bics	r3, r2
 8006eec:	3308      	adds	r3, #8
 8006eee:	0006      	movs	r6, r0
 8006ef0:	001f      	movs	r7, r3
 8006ef2:	2b0c      	cmp	r3, #12
 8006ef4:	d232      	bcs.n	8006f5c <_malloc_r+0x78>
 8006ef6:	270c      	movs	r7, #12
 8006ef8:	42b9      	cmp	r1, r7
 8006efa:	d831      	bhi.n	8006f60 <_malloc_r+0x7c>
 8006efc:	0030      	movs	r0, r6
 8006efe:	f003 f8eb 	bl	800a0d8 <__malloc_lock>
 8006f02:	4d32      	ldr	r5, [pc, #200]	; (8006fcc <_malloc_r+0xe8>)
 8006f04:	682b      	ldr	r3, [r5, #0]
 8006f06:	001c      	movs	r4, r3
 8006f08:	2c00      	cmp	r4, #0
 8006f0a:	d12e      	bne.n	8006f6a <_malloc_r+0x86>
 8006f0c:	0039      	movs	r1, r7
 8006f0e:	0030      	movs	r0, r6
 8006f10:	f7ff ffc6 	bl	8006ea0 <sbrk_aligned>
 8006f14:	0004      	movs	r4, r0
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	d11e      	bne.n	8006f58 <_malloc_r+0x74>
 8006f1a:	682c      	ldr	r4, [r5, #0]
 8006f1c:	0025      	movs	r5, r4
 8006f1e:	2d00      	cmp	r5, #0
 8006f20:	d14a      	bne.n	8006fb8 <_malloc_r+0xd4>
 8006f22:	6823      	ldr	r3, [r4, #0]
 8006f24:	0029      	movs	r1, r5
 8006f26:	18e3      	adds	r3, r4, r3
 8006f28:	0030      	movs	r0, r6
 8006f2a:	9301      	str	r3, [sp, #4]
 8006f2c:	f000 fec6 	bl	8007cbc <_sbrk_r>
 8006f30:	9b01      	ldr	r3, [sp, #4]
 8006f32:	4283      	cmp	r3, r0
 8006f34:	d143      	bne.n	8006fbe <_malloc_r+0xda>
 8006f36:	6823      	ldr	r3, [r4, #0]
 8006f38:	3703      	adds	r7, #3
 8006f3a:	1aff      	subs	r7, r7, r3
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	439f      	bics	r7, r3
 8006f40:	3708      	adds	r7, #8
 8006f42:	2f0c      	cmp	r7, #12
 8006f44:	d200      	bcs.n	8006f48 <_malloc_r+0x64>
 8006f46:	270c      	movs	r7, #12
 8006f48:	0039      	movs	r1, r7
 8006f4a:	0030      	movs	r0, r6
 8006f4c:	f7ff ffa8 	bl	8006ea0 <sbrk_aligned>
 8006f50:	1c43      	adds	r3, r0, #1
 8006f52:	d034      	beq.n	8006fbe <_malloc_r+0xda>
 8006f54:	6823      	ldr	r3, [r4, #0]
 8006f56:	19df      	adds	r7, r3, r7
 8006f58:	6027      	str	r7, [r4, #0]
 8006f5a:	e013      	b.n	8006f84 <_malloc_r+0xa0>
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	dacb      	bge.n	8006ef8 <_malloc_r+0x14>
 8006f60:	230c      	movs	r3, #12
 8006f62:	2500      	movs	r5, #0
 8006f64:	6033      	str	r3, [r6, #0]
 8006f66:	0028      	movs	r0, r5
 8006f68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f6a:	6822      	ldr	r2, [r4, #0]
 8006f6c:	1bd1      	subs	r1, r2, r7
 8006f6e:	d420      	bmi.n	8006fb2 <_malloc_r+0xce>
 8006f70:	290b      	cmp	r1, #11
 8006f72:	d917      	bls.n	8006fa4 <_malloc_r+0xc0>
 8006f74:	19e2      	adds	r2, r4, r7
 8006f76:	6027      	str	r7, [r4, #0]
 8006f78:	42a3      	cmp	r3, r4
 8006f7a:	d111      	bne.n	8006fa0 <_malloc_r+0xbc>
 8006f7c:	602a      	str	r2, [r5, #0]
 8006f7e:	6863      	ldr	r3, [r4, #4]
 8006f80:	6011      	str	r1, [r2, #0]
 8006f82:	6053      	str	r3, [r2, #4]
 8006f84:	0030      	movs	r0, r6
 8006f86:	0025      	movs	r5, r4
 8006f88:	f003 f8ae 	bl	800a0e8 <__malloc_unlock>
 8006f8c:	2207      	movs	r2, #7
 8006f8e:	350b      	adds	r5, #11
 8006f90:	1d23      	adds	r3, r4, #4
 8006f92:	4395      	bics	r5, r2
 8006f94:	1aea      	subs	r2, r5, r3
 8006f96:	429d      	cmp	r5, r3
 8006f98:	d0e5      	beq.n	8006f66 <_malloc_r+0x82>
 8006f9a:	1b5b      	subs	r3, r3, r5
 8006f9c:	50a3      	str	r3, [r4, r2]
 8006f9e:	e7e2      	b.n	8006f66 <_malloc_r+0x82>
 8006fa0:	605a      	str	r2, [r3, #4]
 8006fa2:	e7ec      	b.n	8006f7e <_malloc_r+0x9a>
 8006fa4:	6862      	ldr	r2, [r4, #4]
 8006fa6:	42a3      	cmp	r3, r4
 8006fa8:	d101      	bne.n	8006fae <_malloc_r+0xca>
 8006faa:	602a      	str	r2, [r5, #0]
 8006fac:	e7ea      	b.n	8006f84 <_malloc_r+0xa0>
 8006fae:	605a      	str	r2, [r3, #4]
 8006fb0:	e7e8      	b.n	8006f84 <_malloc_r+0xa0>
 8006fb2:	0023      	movs	r3, r4
 8006fb4:	6864      	ldr	r4, [r4, #4]
 8006fb6:	e7a7      	b.n	8006f08 <_malloc_r+0x24>
 8006fb8:	002c      	movs	r4, r5
 8006fba:	686d      	ldr	r5, [r5, #4]
 8006fbc:	e7af      	b.n	8006f1e <_malloc_r+0x3a>
 8006fbe:	230c      	movs	r3, #12
 8006fc0:	0030      	movs	r0, r6
 8006fc2:	6033      	str	r3, [r6, #0]
 8006fc4:	f003 f890 	bl	800a0e8 <__malloc_unlock>
 8006fc8:	e7cd      	b.n	8006f66 <_malloc_r+0x82>
 8006fca:	46c0      	nop			; (mov r8, r8)
 8006fcc:	200009d8 	.word	0x200009d8

08006fd0 <__cvt>:
 8006fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fd2:	001e      	movs	r6, r3
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	0014      	movs	r4, r2
 8006fd8:	b08b      	sub	sp, #44	; 0x2c
 8006fda:	429e      	cmp	r6, r3
 8006fdc:	da04      	bge.n	8006fe8 <__cvt+0x18>
 8006fde:	2180      	movs	r1, #128	; 0x80
 8006fe0:	0609      	lsls	r1, r1, #24
 8006fe2:	1873      	adds	r3, r6, r1
 8006fe4:	001e      	movs	r6, r3
 8006fe6:	232d      	movs	r3, #45	; 0x2d
 8006fe8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006fea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006fec:	7013      	strb	r3, [r2, #0]
 8006fee:	2320      	movs	r3, #32
 8006ff0:	2203      	movs	r2, #3
 8006ff2:	439f      	bics	r7, r3
 8006ff4:	2f46      	cmp	r7, #70	; 0x46
 8006ff6:	d007      	beq.n	8007008 <__cvt+0x38>
 8006ff8:	003b      	movs	r3, r7
 8006ffa:	3b45      	subs	r3, #69	; 0x45
 8006ffc:	4259      	negs	r1, r3
 8006ffe:	414b      	adcs	r3, r1
 8007000:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007002:	3a01      	subs	r2, #1
 8007004:	18cb      	adds	r3, r1, r3
 8007006:	9310      	str	r3, [sp, #64]	; 0x40
 8007008:	ab09      	add	r3, sp, #36	; 0x24
 800700a:	9304      	str	r3, [sp, #16]
 800700c:	ab08      	add	r3, sp, #32
 800700e:	9303      	str	r3, [sp, #12]
 8007010:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007012:	9200      	str	r2, [sp, #0]
 8007014:	9302      	str	r3, [sp, #8]
 8007016:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007018:	0022      	movs	r2, r4
 800701a:	9301      	str	r3, [sp, #4]
 800701c:	0033      	movs	r3, r6
 800701e:	f001 fe8f 	bl	8008d40 <_dtoa_r>
 8007022:	0005      	movs	r5, r0
 8007024:	2f47      	cmp	r7, #71	; 0x47
 8007026:	d102      	bne.n	800702e <__cvt+0x5e>
 8007028:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800702a:	07db      	lsls	r3, r3, #31
 800702c:	d528      	bpl.n	8007080 <__cvt+0xb0>
 800702e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007030:	18eb      	adds	r3, r5, r3
 8007032:	9307      	str	r3, [sp, #28]
 8007034:	2f46      	cmp	r7, #70	; 0x46
 8007036:	d114      	bne.n	8007062 <__cvt+0x92>
 8007038:	782b      	ldrb	r3, [r5, #0]
 800703a:	2b30      	cmp	r3, #48	; 0x30
 800703c:	d10c      	bne.n	8007058 <__cvt+0x88>
 800703e:	2200      	movs	r2, #0
 8007040:	2300      	movs	r3, #0
 8007042:	0020      	movs	r0, r4
 8007044:	0031      	movs	r1, r6
 8007046:	f7f9 fa07 	bl	8000458 <__aeabi_dcmpeq>
 800704a:	2800      	cmp	r0, #0
 800704c:	d104      	bne.n	8007058 <__cvt+0x88>
 800704e:	2301      	movs	r3, #1
 8007050:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007052:	1a9b      	subs	r3, r3, r2
 8007054:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007056:	6013      	str	r3, [r2, #0]
 8007058:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800705a:	9a07      	ldr	r2, [sp, #28]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	18d3      	adds	r3, r2, r3
 8007060:	9307      	str	r3, [sp, #28]
 8007062:	2200      	movs	r2, #0
 8007064:	2300      	movs	r3, #0
 8007066:	0020      	movs	r0, r4
 8007068:	0031      	movs	r1, r6
 800706a:	f7f9 f9f5 	bl	8000458 <__aeabi_dcmpeq>
 800706e:	2800      	cmp	r0, #0
 8007070:	d001      	beq.n	8007076 <__cvt+0xa6>
 8007072:	9b07      	ldr	r3, [sp, #28]
 8007074:	9309      	str	r3, [sp, #36]	; 0x24
 8007076:	2230      	movs	r2, #48	; 0x30
 8007078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800707a:	9907      	ldr	r1, [sp, #28]
 800707c:	428b      	cmp	r3, r1
 800707e:	d306      	bcc.n	800708e <__cvt+0xbe>
 8007080:	0028      	movs	r0, r5
 8007082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007084:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007086:	1b5b      	subs	r3, r3, r5
 8007088:	6013      	str	r3, [r2, #0]
 800708a:	b00b      	add	sp, #44	; 0x2c
 800708c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800708e:	1c59      	adds	r1, r3, #1
 8007090:	9109      	str	r1, [sp, #36]	; 0x24
 8007092:	701a      	strb	r2, [r3, #0]
 8007094:	e7f0      	b.n	8007078 <__cvt+0xa8>

08007096 <__exponent>:
 8007096:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007098:	1c83      	adds	r3, r0, #2
 800709a:	b087      	sub	sp, #28
 800709c:	9303      	str	r3, [sp, #12]
 800709e:	0005      	movs	r5, r0
 80070a0:	000c      	movs	r4, r1
 80070a2:	232b      	movs	r3, #43	; 0x2b
 80070a4:	7002      	strb	r2, [r0, #0]
 80070a6:	2900      	cmp	r1, #0
 80070a8:	da01      	bge.n	80070ae <__exponent+0x18>
 80070aa:	424c      	negs	r4, r1
 80070ac:	3302      	adds	r3, #2
 80070ae:	706b      	strb	r3, [r5, #1]
 80070b0:	2c09      	cmp	r4, #9
 80070b2:	dd31      	ble.n	8007118 <__exponent+0x82>
 80070b4:	270a      	movs	r7, #10
 80070b6:	ab04      	add	r3, sp, #16
 80070b8:	1dde      	adds	r6, r3, #7
 80070ba:	0020      	movs	r0, r4
 80070bc:	0039      	movs	r1, r7
 80070be:	9601      	str	r6, [sp, #4]
 80070c0:	f7f9 f9b4 	bl	800042c <__aeabi_idivmod>
 80070c4:	3e01      	subs	r6, #1
 80070c6:	3130      	adds	r1, #48	; 0x30
 80070c8:	0020      	movs	r0, r4
 80070ca:	7031      	strb	r1, [r6, #0]
 80070cc:	0039      	movs	r1, r7
 80070ce:	9402      	str	r4, [sp, #8]
 80070d0:	f7f9 f8c6 	bl	8000260 <__divsi3>
 80070d4:	9b02      	ldr	r3, [sp, #8]
 80070d6:	0004      	movs	r4, r0
 80070d8:	2b63      	cmp	r3, #99	; 0x63
 80070da:	dcee      	bgt.n	80070ba <__exponent+0x24>
 80070dc:	9b01      	ldr	r3, [sp, #4]
 80070de:	3430      	adds	r4, #48	; 0x30
 80070e0:	1e9a      	subs	r2, r3, #2
 80070e2:	0013      	movs	r3, r2
 80070e4:	9903      	ldr	r1, [sp, #12]
 80070e6:	7014      	strb	r4, [r2, #0]
 80070e8:	a804      	add	r0, sp, #16
 80070ea:	3007      	adds	r0, #7
 80070ec:	4298      	cmp	r0, r3
 80070ee:	d80e      	bhi.n	800710e <__exponent+0x78>
 80070f0:	ab04      	add	r3, sp, #16
 80070f2:	3307      	adds	r3, #7
 80070f4:	2000      	movs	r0, #0
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d804      	bhi.n	8007104 <__exponent+0x6e>
 80070fa:	ab04      	add	r3, sp, #16
 80070fc:	3009      	adds	r0, #9
 80070fe:	18c0      	adds	r0, r0, r3
 8007100:	9b01      	ldr	r3, [sp, #4]
 8007102:	1ac0      	subs	r0, r0, r3
 8007104:	9b03      	ldr	r3, [sp, #12]
 8007106:	1818      	adds	r0, r3, r0
 8007108:	1b40      	subs	r0, r0, r5
 800710a:	b007      	add	sp, #28
 800710c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800710e:	7818      	ldrb	r0, [r3, #0]
 8007110:	3301      	adds	r3, #1
 8007112:	7008      	strb	r0, [r1, #0]
 8007114:	3101      	adds	r1, #1
 8007116:	e7e7      	b.n	80070e8 <__exponent+0x52>
 8007118:	2330      	movs	r3, #48	; 0x30
 800711a:	18e4      	adds	r4, r4, r3
 800711c:	70ab      	strb	r3, [r5, #2]
 800711e:	1d28      	adds	r0, r5, #4
 8007120:	70ec      	strb	r4, [r5, #3]
 8007122:	e7f1      	b.n	8007108 <__exponent+0x72>

08007124 <_printf_float>:
 8007124:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007126:	b095      	sub	sp, #84	; 0x54
 8007128:	000c      	movs	r4, r1
 800712a:	9209      	str	r2, [sp, #36]	; 0x24
 800712c:	001e      	movs	r6, r3
 800712e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8007130:	0007      	movs	r7, r0
 8007132:	f002 ff93 	bl	800a05c <_localeconv_r>
 8007136:	6803      	ldr	r3, [r0, #0]
 8007138:	0018      	movs	r0, r3
 800713a:	930c      	str	r3, [sp, #48]	; 0x30
 800713c:	f7f8 ffea 	bl	8000114 <strlen>
 8007140:	2300      	movs	r3, #0
 8007142:	9312      	str	r3, [sp, #72]	; 0x48
 8007144:	7e23      	ldrb	r3, [r4, #24]
 8007146:	2207      	movs	r2, #7
 8007148:	930a      	str	r3, [sp, #40]	; 0x28
 800714a:	6823      	ldr	r3, [r4, #0]
 800714c:	900e      	str	r0, [sp, #56]	; 0x38
 800714e:	930d      	str	r3, [sp, #52]	; 0x34
 8007150:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007152:	682b      	ldr	r3, [r5, #0]
 8007154:	05c9      	lsls	r1, r1, #23
 8007156:	d547      	bpl.n	80071e8 <_printf_float+0xc4>
 8007158:	189b      	adds	r3, r3, r2
 800715a:	4393      	bics	r3, r2
 800715c:	001a      	movs	r2, r3
 800715e:	3208      	adds	r2, #8
 8007160:	602a      	str	r2, [r5, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	64a2      	str	r2, [r4, #72]	; 0x48
 8007168:	64e3      	str	r3, [r4, #76]	; 0x4c
 800716a:	2201      	movs	r2, #1
 800716c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800716e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8007170:	930b      	str	r3, [sp, #44]	; 0x2c
 8007172:	006b      	lsls	r3, r5, #1
 8007174:	085b      	lsrs	r3, r3, #1
 8007176:	930f      	str	r3, [sp, #60]	; 0x3c
 8007178:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800717a:	4ba7      	ldr	r3, [pc, #668]	; (8007418 <_printf_float+0x2f4>)
 800717c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800717e:	4252      	negs	r2, r2
 8007180:	f7fb fd00 	bl	8002b84 <__aeabi_dcmpun>
 8007184:	2800      	cmp	r0, #0
 8007186:	d131      	bne.n	80071ec <_printf_float+0xc8>
 8007188:	2201      	movs	r2, #1
 800718a:	4ba3      	ldr	r3, [pc, #652]	; (8007418 <_printf_float+0x2f4>)
 800718c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800718e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007190:	4252      	negs	r2, r2
 8007192:	f7f9 f971 	bl	8000478 <__aeabi_dcmple>
 8007196:	2800      	cmp	r0, #0
 8007198:	d128      	bne.n	80071ec <_printf_float+0xc8>
 800719a:	2200      	movs	r2, #0
 800719c:	2300      	movs	r3, #0
 800719e:	0029      	movs	r1, r5
 80071a0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80071a2:	f7f9 f95f 	bl	8000464 <__aeabi_dcmplt>
 80071a6:	2800      	cmp	r0, #0
 80071a8:	d003      	beq.n	80071b2 <_printf_float+0x8e>
 80071aa:	0023      	movs	r3, r4
 80071ac:	222d      	movs	r2, #45	; 0x2d
 80071ae:	3343      	adds	r3, #67	; 0x43
 80071b0:	701a      	strb	r2, [r3, #0]
 80071b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071b4:	4d99      	ldr	r5, [pc, #612]	; (800741c <_printf_float+0x2f8>)
 80071b6:	2b47      	cmp	r3, #71	; 0x47
 80071b8:	d900      	bls.n	80071bc <_printf_float+0x98>
 80071ba:	4d99      	ldr	r5, [pc, #612]	; (8007420 <_printf_float+0x2fc>)
 80071bc:	2303      	movs	r3, #3
 80071be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80071c0:	6123      	str	r3, [r4, #16]
 80071c2:	3301      	adds	r3, #1
 80071c4:	439a      	bics	r2, r3
 80071c6:	2300      	movs	r3, #0
 80071c8:	6022      	str	r2, [r4, #0]
 80071ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80071cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071ce:	0021      	movs	r1, r4
 80071d0:	0038      	movs	r0, r7
 80071d2:	9600      	str	r6, [sp, #0]
 80071d4:	aa13      	add	r2, sp, #76	; 0x4c
 80071d6:	f000 f9e7 	bl	80075a8 <_printf_common>
 80071da:	1c43      	adds	r3, r0, #1
 80071dc:	d000      	beq.n	80071e0 <_printf_float+0xbc>
 80071de:	e0a2      	b.n	8007326 <_printf_float+0x202>
 80071e0:	2001      	movs	r0, #1
 80071e2:	4240      	negs	r0, r0
 80071e4:	b015      	add	sp, #84	; 0x54
 80071e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071e8:	3307      	adds	r3, #7
 80071ea:	e7b6      	b.n	800715a <_printf_float+0x36>
 80071ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80071ee:	002b      	movs	r3, r5
 80071f0:	0010      	movs	r0, r2
 80071f2:	0029      	movs	r1, r5
 80071f4:	f7fb fcc6 	bl	8002b84 <__aeabi_dcmpun>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	d00b      	beq.n	8007214 <_printf_float+0xf0>
 80071fc:	2d00      	cmp	r5, #0
 80071fe:	da03      	bge.n	8007208 <_printf_float+0xe4>
 8007200:	0023      	movs	r3, r4
 8007202:	222d      	movs	r2, #45	; 0x2d
 8007204:	3343      	adds	r3, #67	; 0x43
 8007206:	701a      	strb	r2, [r3, #0]
 8007208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800720a:	4d86      	ldr	r5, [pc, #536]	; (8007424 <_printf_float+0x300>)
 800720c:	2b47      	cmp	r3, #71	; 0x47
 800720e:	d9d5      	bls.n	80071bc <_printf_float+0x98>
 8007210:	4d85      	ldr	r5, [pc, #532]	; (8007428 <_printf_float+0x304>)
 8007212:	e7d3      	b.n	80071bc <_printf_float+0x98>
 8007214:	2220      	movs	r2, #32
 8007216:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007218:	6863      	ldr	r3, [r4, #4]
 800721a:	4391      	bics	r1, r2
 800721c:	910f      	str	r1, [sp, #60]	; 0x3c
 800721e:	1c5a      	adds	r2, r3, #1
 8007220:	d149      	bne.n	80072b6 <_printf_float+0x192>
 8007222:	3307      	adds	r3, #7
 8007224:	6063      	str	r3, [r4, #4]
 8007226:	2380      	movs	r3, #128	; 0x80
 8007228:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800722a:	00db      	lsls	r3, r3, #3
 800722c:	4313      	orrs	r3, r2
 800722e:	2200      	movs	r2, #0
 8007230:	9206      	str	r2, [sp, #24]
 8007232:	aa12      	add	r2, sp, #72	; 0x48
 8007234:	9205      	str	r2, [sp, #20]
 8007236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007238:	a908      	add	r1, sp, #32
 800723a:	9204      	str	r2, [sp, #16]
 800723c:	aa11      	add	r2, sp, #68	; 0x44
 800723e:	9203      	str	r2, [sp, #12]
 8007240:	2223      	movs	r2, #35	; 0x23
 8007242:	6023      	str	r3, [r4, #0]
 8007244:	9301      	str	r3, [sp, #4]
 8007246:	6863      	ldr	r3, [r4, #4]
 8007248:	1852      	adds	r2, r2, r1
 800724a:	9202      	str	r2, [sp, #8]
 800724c:	9300      	str	r3, [sp, #0]
 800724e:	0038      	movs	r0, r7
 8007250:	002b      	movs	r3, r5
 8007252:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007254:	f7ff febc 	bl	8006fd0 <__cvt>
 8007258:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800725a:	0005      	movs	r5, r0
 800725c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800725e:	2b47      	cmp	r3, #71	; 0x47
 8007260:	d108      	bne.n	8007274 <_printf_float+0x150>
 8007262:	1ccb      	adds	r3, r1, #3
 8007264:	db02      	blt.n	800726c <_printf_float+0x148>
 8007266:	6863      	ldr	r3, [r4, #4]
 8007268:	4299      	cmp	r1, r3
 800726a:	dd48      	ble.n	80072fe <_printf_float+0x1da>
 800726c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800726e:	3b02      	subs	r3, #2
 8007270:	b2db      	uxtb	r3, r3
 8007272:	930a      	str	r3, [sp, #40]	; 0x28
 8007274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007276:	2b65      	cmp	r3, #101	; 0x65
 8007278:	d824      	bhi.n	80072c4 <_printf_float+0x1a0>
 800727a:	0020      	movs	r0, r4
 800727c:	001a      	movs	r2, r3
 800727e:	3901      	subs	r1, #1
 8007280:	3050      	adds	r0, #80	; 0x50
 8007282:	9111      	str	r1, [sp, #68]	; 0x44
 8007284:	f7ff ff07 	bl	8007096 <__exponent>
 8007288:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800728a:	900b      	str	r0, [sp, #44]	; 0x2c
 800728c:	1813      	adds	r3, r2, r0
 800728e:	6123      	str	r3, [r4, #16]
 8007290:	2a01      	cmp	r2, #1
 8007292:	dc02      	bgt.n	800729a <_printf_float+0x176>
 8007294:	6822      	ldr	r2, [r4, #0]
 8007296:	07d2      	lsls	r2, r2, #31
 8007298:	d501      	bpl.n	800729e <_printf_float+0x17a>
 800729a:	3301      	adds	r3, #1
 800729c:	6123      	str	r3, [r4, #16]
 800729e:	2323      	movs	r3, #35	; 0x23
 80072a0:	aa08      	add	r2, sp, #32
 80072a2:	189b      	adds	r3, r3, r2
 80072a4:	781b      	ldrb	r3, [r3, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d100      	bne.n	80072ac <_printf_float+0x188>
 80072aa:	e78f      	b.n	80071cc <_printf_float+0xa8>
 80072ac:	0023      	movs	r3, r4
 80072ae:	222d      	movs	r2, #45	; 0x2d
 80072b0:	3343      	adds	r3, #67	; 0x43
 80072b2:	701a      	strb	r2, [r3, #0]
 80072b4:	e78a      	b.n	80071cc <_printf_float+0xa8>
 80072b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072b8:	2a47      	cmp	r2, #71	; 0x47
 80072ba:	d1b4      	bne.n	8007226 <_printf_float+0x102>
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d1b2      	bne.n	8007226 <_printf_float+0x102>
 80072c0:	3301      	adds	r3, #1
 80072c2:	e7af      	b.n	8007224 <_printf_float+0x100>
 80072c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072c6:	2b66      	cmp	r3, #102	; 0x66
 80072c8:	d11b      	bne.n	8007302 <_printf_float+0x1de>
 80072ca:	6863      	ldr	r3, [r4, #4]
 80072cc:	2900      	cmp	r1, #0
 80072ce:	dd0d      	ble.n	80072ec <_printf_float+0x1c8>
 80072d0:	6121      	str	r1, [r4, #16]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d102      	bne.n	80072dc <_printf_float+0x1b8>
 80072d6:	6822      	ldr	r2, [r4, #0]
 80072d8:	07d2      	lsls	r2, r2, #31
 80072da:	d502      	bpl.n	80072e2 <_printf_float+0x1be>
 80072dc:	3301      	adds	r3, #1
 80072de:	1859      	adds	r1, r3, r1
 80072e0:	6121      	str	r1, [r4, #16]
 80072e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80072e4:	65a3      	str	r3, [r4, #88]	; 0x58
 80072e6:	2300      	movs	r3, #0
 80072e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80072ea:	e7d8      	b.n	800729e <_printf_float+0x17a>
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d103      	bne.n	80072f8 <_printf_float+0x1d4>
 80072f0:	2201      	movs	r2, #1
 80072f2:	6821      	ldr	r1, [r4, #0]
 80072f4:	4211      	tst	r1, r2
 80072f6:	d000      	beq.n	80072fa <_printf_float+0x1d6>
 80072f8:	1c9a      	adds	r2, r3, #2
 80072fa:	6122      	str	r2, [r4, #16]
 80072fc:	e7f1      	b.n	80072e2 <_printf_float+0x1be>
 80072fe:	2367      	movs	r3, #103	; 0x67
 8007300:	930a      	str	r3, [sp, #40]	; 0x28
 8007302:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007304:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007306:	4293      	cmp	r3, r2
 8007308:	db06      	blt.n	8007318 <_printf_float+0x1f4>
 800730a:	6822      	ldr	r2, [r4, #0]
 800730c:	6123      	str	r3, [r4, #16]
 800730e:	07d2      	lsls	r2, r2, #31
 8007310:	d5e7      	bpl.n	80072e2 <_printf_float+0x1be>
 8007312:	3301      	adds	r3, #1
 8007314:	6123      	str	r3, [r4, #16]
 8007316:	e7e4      	b.n	80072e2 <_printf_float+0x1be>
 8007318:	2101      	movs	r1, #1
 800731a:	2b00      	cmp	r3, #0
 800731c:	dc01      	bgt.n	8007322 <_printf_float+0x1fe>
 800731e:	1849      	adds	r1, r1, r1
 8007320:	1ac9      	subs	r1, r1, r3
 8007322:	1852      	adds	r2, r2, r1
 8007324:	e7e9      	b.n	80072fa <_printf_float+0x1d6>
 8007326:	6822      	ldr	r2, [r4, #0]
 8007328:	0553      	lsls	r3, r2, #21
 800732a:	d407      	bmi.n	800733c <_printf_float+0x218>
 800732c:	6923      	ldr	r3, [r4, #16]
 800732e:	002a      	movs	r2, r5
 8007330:	0038      	movs	r0, r7
 8007332:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007334:	47b0      	blx	r6
 8007336:	1c43      	adds	r3, r0, #1
 8007338:	d128      	bne.n	800738c <_printf_float+0x268>
 800733a:	e751      	b.n	80071e0 <_printf_float+0xbc>
 800733c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800733e:	2b65      	cmp	r3, #101	; 0x65
 8007340:	d800      	bhi.n	8007344 <_printf_float+0x220>
 8007342:	e0e1      	b.n	8007508 <_printf_float+0x3e4>
 8007344:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007346:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007348:	2200      	movs	r2, #0
 800734a:	2300      	movs	r3, #0
 800734c:	f7f9 f884 	bl	8000458 <__aeabi_dcmpeq>
 8007350:	2800      	cmp	r0, #0
 8007352:	d031      	beq.n	80073b8 <_printf_float+0x294>
 8007354:	2301      	movs	r3, #1
 8007356:	0038      	movs	r0, r7
 8007358:	4a34      	ldr	r2, [pc, #208]	; (800742c <_printf_float+0x308>)
 800735a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800735c:	47b0      	blx	r6
 800735e:	1c43      	adds	r3, r0, #1
 8007360:	d100      	bne.n	8007364 <_printf_float+0x240>
 8007362:	e73d      	b.n	80071e0 <_printf_float+0xbc>
 8007364:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007366:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007368:	4293      	cmp	r3, r2
 800736a:	db02      	blt.n	8007372 <_printf_float+0x24e>
 800736c:	6823      	ldr	r3, [r4, #0]
 800736e:	07db      	lsls	r3, r3, #31
 8007370:	d50c      	bpl.n	800738c <_printf_float+0x268>
 8007372:	0038      	movs	r0, r7
 8007374:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007376:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007378:	9909      	ldr	r1, [sp, #36]	; 0x24
 800737a:	47b0      	blx	r6
 800737c:	2500      	movs	r5, #0
 800737e:	1c43      	adds	r3, r0, #1
 8007380:	d100      	bne.n	8007384 <_printf_float+0x260>
 8007382:	e72d      	b.n	80071e0 <_printf_float+0xbc>
 8007384:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007386:	3b01      	subs	r3, #1
 8007388:	42ab      	cmp	r3, r5
 800738a:	dc0a      	bgt.n	80073a2 <_printf_float+0x27e>
 800738c:	6823      	ldr	r3, [r4, #0]
 800738e:	079b      	lsls	r3, r3, #30
 8007390:	d500      	bpl.n	8007394 <_printf_float+0x270>
 8007392:	e106      	b.n	80075a2 <_printf_float+0x47e>
 8007394:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007396:	68e0      	ldr	r0, [r4, #12]
 8007398:	4298      	cmp	r0, r3
 800739a:	db00      	blt.n	800739e <_printf_float+0x27a>
 800739c:	e722      	b.n	80071e4 <_printf_float+0xc0>
 800739e:	0018      	movs	r0, r3
 80073a0:	e720      	b.n	80071e4 <_printf_float+0xc0>
 80073a2:	0022      	movs	r2, r4
 80073a4:	2301      	movs	r3, #1
 80073a6:	0038      	movs	r0, r7
 80073a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073aa:	321a      	adds	r2, #26
 80073ac:	47b0      	blx	r6
 80073ae:	1c43      	adds	r3, r0, #1
 80073b0:	d100      	bne.n	80073b4 <_printf_float+0x290>
 80073b2:	e715      	b.n	80071e0 <_printf_float+0xbc>
 80073b4:	3501      	adds	r5, #1
 80073b6:	e7e5      	b.n	8007384 <_printf_float+0x260>
 80073b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	dc38      	bgt.n	8007430 <_printf_float+0x30c>
 80073be:	2301      	movs	r3, #1
 80073c0:	0038      	movs	r0, r7
 80073c2:	4a1a      	ldr	r2, [pc, #104]	; (800742c <_printf_float+0x308>)
 80073c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073c6:	47b0      	blx	r6
 80073c8:	1c43      	adds	r3, r0, #1
 80073ca:	d100      	bne.n	80073ce <_printf_float+0x2aa>
 80073cc:	e708      	b.n	80071e0 <_printf_float+0xbc>
 80073ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80073d2:	4313      	orrs	r3, r2
 80073d4:	d102      	bne.n	80073dc <_printf_float+0x2b8>
 80073d6:	6823      	ldr	r3, [r4, #0]
 80073d8:	07db      	lsls	r3, r3, #31
 80073da:	d5d7      	bpl.n	800738c <_printf_float+0x268>
 80073dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073de:	0038      	movs	r0, r7
 80073e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80073e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073e4:	47b0      	blx	r6
 80073e6:	1c43      	adds	r3, r0, #1
 80073e8:	d100      	bne.n	80073ec <_printf_float+0x2c8>
 80073ea:	e6f9      	b.n	80071e0 <_printf_float+0xbc>
 80073ec:	2300      	movs	r3, #0
 80073ee:	930a      	str	r3, [sp, #40]	; 0x28
 80073f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073f4:	425b      	negs	r3, r3
 80073f6:	4293      	cmp	r3, r2
 80073f8:	dc01      	bgt.n	80073fe <_printf_float+0x2da>
 80073fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073fc:	e797      	b.n	800732e <_printf_float+0x20a>
 80073fe:	0022      	movs	r2, r4
 8007400:	2301      	movs	r3, #1
 8007402:	0038      	movs	r0, r7
 8007404:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007406:	321a      	adds	r2, #26
 8007408:	47b0      	blx	r6
 800740a:	1c43      	adds	r3, r0, #1
 800740c:	d100      	bne.n	8007410 <_printf_float+0x2ec>
 800740e:	e6e7      	b.n	80071e0 <_printf_float+0xbc>
 8007410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007412:	3301      	adds	r3, #1
 8007414:	e7eb      	b.n	80073ee <_printf_float+0x2ca>
 8007416:	46c0      	nop			; (mov r8, r8)
 8007418:	7fefffff 	.word	0x7fefffff
 800741c:	0800c488 	.word	0x0800c488
 8007420:	0800c48c 	.word	0x0800c48c
 8007424:	0800c490 	.word	0x0800c490
 8007428:	0800c494 	.word	0x0800c494
 800742c:	0800c889 	.word	0x0800c889
 8007430:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007432:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007434:	920a      	str	r2, [sp, #40]	; 0x28
 8007436:	429a      	cmp	r2, r3
 8007438:	dd00      	ble.n	800743c <_printf_float+0x318>
 800743a:	930a      	str	r3, [sp, #40]	; 0x28
 800743c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800743e:	2b00      	cmp	r3, #0
 8007440:	dc3c      	bgt.n	80074bc <_printf_float+0x398>
 8007442:	2300      	movs	r3, #0
 8007444:	930d      	str	r3, [sp, #52]	; 0x34
 8007446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007448:	43db      	mvns	r3, r3
 800744a:	17db      	asrs	r3, r3, #31
 800744c:	930f      	str	r3, [sp, #60]	; 0x3c
 800744e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007450:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007452:	930b      	str	r3, [sp, #44]	; 0x2c
 8007454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007456:	4013      	ands	r3, r2
 8007458:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800745a:	1ad3      	subs	r3, r2, r3
 800745c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800745e:	4293      	cmp	r3, r2
 8007460:	dc34      	bgt.n	80074cc <_printf_float+0x3a8>
 8007462:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007464:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007466:	4293      	cmp	r3, r2
 8007468:	db3d      	blt.n	80074e6 <_printf_float+0x3c2>
 800746a:	6823      	ldr	r3, [r4, #0]
 800746c:	07db      	lsls	r3, r3, #31
 800746e:	d43a      	bmi.n	80074e6 <_printf_float+0x3c2>
 8007470:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007472:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007474:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007476:	1ad3      	subs	r3, r2, r3
 8007478:	1a52      	subs	r2, r2, r1
 800747a:	920a      	str	r2, [sp, #40]	; 0x28
 800747c:	429a      	cmp	r2, r3
 800747e:	dd00      	ble.n	8007482 <_printf_float+0x35e>
 8007480:	930a      	str	r3, [sp, #40]	; 0x28
 8007482:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007484:	2b00      	cmp	r3, #0
 8007486:	dc36      	bgt.n	80074f6 <_printf_float+0x3d2>
 8007488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800748a:	2500      	movs	r5, #0
 800748c:	43db      	mvns	r3, r3
 800748e:	17db      	asrs	r3, r3, #31
 8007490:	930b      	str	r3, [sp, #44]	; 0x2c
 8007492:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007494:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007496:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007498:	1a9b      	subs	r3, r3, r2
 800749a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800749c:	400a      	ands	r2, r1
 800749e:	1a9b      	subs	r3, r3, r2
 80074a0:	42ab      	cmp	r3, r5
 80074a2:	dc00      	bgt.n	80074a6 <_printf_float+0x382>
 80074a4:	e772      	b.n	800738c <_printf_float+0x268>
 80074a6:	0022      	movs	r2, r4
 80074a8:	2301      	movs	r3, #1
 80074aa:	0038      	movs	r0, r7
 80074ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074ae:	321a      	adds	r2, #26
 80074b0:	47b0      	blx	r6
 80074b2:	1c43      	adds	r3, r0, #1
 80074b4:	d100      	bne.n	80074b8 <_printf_float+0x394>
 80074b6:	e693      	b.n	80071e0 <_printf_float+0xbc>
 80074b8:	3501      	adds	r5, #1
 80074ba:	e7ea      	b.n	8007492 <_printf_float+0x36e>
 80074bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074be:	002a      	movs	r2, r5
 80074c0:	0038      	movs	r0, r7
 80074c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074c4:	47b0      	blx	r6
 80074c6:	1c43      	adds	r3, r0, #1
 80074c8:	d1bb      	bne.n	8007442 <_printf_float+0x31e>
 80074ca:	e689      	b.n	80071e0 <_printf_float+0xbc>
 80074cc:	0022      	movs	r2, r4
 80074ce:	2301      	movs	r3, #1
 80074d0:	0038      	movs	r0, r7
 80074d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074d4:	321a      	adds	r2, #26
 80074d6:	47b0      	blx	r6
 80074d8:	1c43      	adds	r3, r0, #1
 80074da:	d100      	bne.n	80074de <_printf_float+0x3ba>
 80074dc:	e680      	b.n	80071e0 <_printf_float+0xbc>
 80074de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074e0:	3301      	adds	r3, #1
 80074e2:	930d      	str	r3, [sp, #52]	; 0x34
 80074e4:	e7b3      	b.n	800744e <_printf_float+0x32a>
 80074e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074e8:	0038      	movs	r0, r7
 80074ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80074ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074ee:	47b0      	blx	r6
 80074f0:	1c43      	adds	r3, r0, #1
 80074f2:	d1bd      	bne.n	8007470 <_printf_float+0x34c>
 80074f4:	e674      	b.n	80071e0 <_printf_float+0xbc>
 80074f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074f8:	0038      	movs	r0, r7
 80074fa:	18ea      	adds	r2, r5, r3
 80074fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007500:	47b0      	blx	r6
 8007502:	1c43      	adds	r3, r0, #1
 8007504:	d1c0      	bne.n	8007488 <_printf_float+0x364>
 8007506:	e66b      	b.n	80071e0 <_printf_float+0xbc>
 8007508:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800750a:	2b01      	cmp	r3, #1
 800750c:	dc02      	bgt.n	8007514 <_printf_float+0x3f0>
 800750e:	2301      	movs	r3, #1
 8007510:	421a      	tst	r2, r3
 8007512:	d034      	beq.n	800757e <_printf_float+0x45a>
 8007514:	2301      	movs	r3, #1
 8007516:	002a      	movs	r2, r5
 8007518:	0038      	movs	r0, r7
 800751a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800751c:	47b0      	blx	r6
 800751e:	1c43      	adds	r3, r0, #1
 8007520:	d100      	bne.n	8007524 <_printf_float+0x400>
 8007522:	e65d      	b.n	80071e0 <_printf_float+0xbc>
 8007524:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007526:	0038      	movs	r0, r7
 8007528:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800752a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800752c:	47b0      	blx	r6
 800752e:	1c43      	adds	r3, r0, #1
 8007530:	d100      	bne.n	8007534 <_printf_float+0x410>
 8007532:	e655      	b.n	80071e0 <_printf_float+0xbc>
 8007534:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007536:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007538:	2200      	movs	r2, #0
 800753a:	2300      	movs	r3, #0
 800753c:	f7f8 ff8c 	bl	8000458 <__aeabi_dcmpeq>
 8007540:	2800      	cmp	r0, #0
 8007542:	d11a      	bne.n	800757a <_printf_float+0x456>
 8007544:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007546:	1c6a      	adds	r2, r5, #1
 8007548:	3b01      	subs	r3, #1
 800754a:	0038      	movs	r0, r7
 800754c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800754e:	47b0      	blx	r6
 8007550:	1c43      	adds	r3, r0, #1
 8007552:	d10e      	bne.n	8007572 <_printf_float+0x44e>
 8007554:	e644      	b.n	80071e0 <_printf_float+0xbc>
 8007556:	0022      	movs	r2, r4
 8007558:	2301      	movs	r3, #1
 800755a:	0038      	movs	r0, r7
 800755c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800755e:	321a      	adds	r2, #26
 8007560:	47b0      	blx	r6
 8007562:	1c43      	adds	r3, r0, #1
 8007564:	d100      	bne.n	8007568 <_printf_float+0x444>
 8007566:	e63b      	b.n	80071e0 <_printf_float+0xbc>
 8007568:	3501      	adds	r5, #1
 800756a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800756c:	3b01      	subs	r3, #1
 800756e:	42ab      	cmp	r3, r5
 8007570:	dcf1      	bgt.n	8007556 <_printf_float+0x432>
 8007572:	0022      	movs	r2, r4
 8007574:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007576:	3250      	adds	r2, #80	; 0x50
 8007578:	e6da      	b.n	8007330 <_printf_float+0x20c>
 800757a:	2500      	movs	r5, #0
 800757c:	e7f5      	b.n	800756a <_printf_float+0x446>
 800757e:	002a      	movs	r2, r5
 8007580:	e7e3      	b.n	800754a <_printf_float+0x426>
 8007582:	0022      	movs	r2, r4
 8007584:	2301      	movs	r3, #1
 8007586:	0038      	movs	r0, r7
 8007588:	9909      	ldr	r1, [sp, #36]	; 0x24
 800758a:	3219      	adds	r2, #25
 800758c:	47b0      	blx	r6
 800758e:	1c43      	adds	r3, r0, #1
 8007590:	d100      	bne.n	8007594 <_printf_float+0x470>
 8007592:	e625      	b.n	80071e0 <_printf_float+0xbc>
 8007594:	3501      	adds	r5, #1
 8007596:	68e3      	ldr	r3, [r4, #12]
 8007598:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800759a:	1a9b      	subs	r3, r3, r2
 800759c:	42ab      	cmp	r3, r5
 800759e:	dcf0      	bgt.n	8007582 <_printf_float+0x45e>
 80075a0:	e6f8      	b.n	8007394 <_printf_float+0x270>
 80075a2:	2500      	movs	r5, #0
 80075a4:	e7f7      	b.n	8007596 <_printf_float+0x472>
 80075a6:	46c0      	nop			; (mov r8, r8)

080075a8 <_printf_common>:
 80075a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075aa:	0015      	movs	r5, r2
 80075ac:	9301      	str	r3, [sp, #4]
 80075ae:	688a      	ldr	r2, [r1, #8]
 80075b0:	690b      	ldr	r3, [r1, #16]
 80075b2:	000c      	movs	r4, r1
 80075b4:	9000      	str	r0, [sp, #0]
 80075b6:	4293      	cmp	r3, r2
 80075b8:	da00      	bge.n	80075bc <_printf_common+0x14>
 80075ba:	0013      	movs	r3, r2
 80075bc:	0022      	movs	r2, r4
 80075be:	602b      	str	r3, [r5, #0]
 80075c0:	3243      	adds	r2, #67	; 0x43
 80075c2:	7812      	ldrb	r2, [r2, #0]
 80075c4:	2a00      	cmp	r2, #0
 80075c6:	d001      	beq.n	80075cc <_printf_common+0x24>
 80075c8:	3301      	adds	r3, #1
 80075ca:	602b      	str	r3, [r5, #0]
 80075cc:	6823      	ldr	r3, [r4, #0]
 80075ce:	069b      	lsls	r3, r3, #26
 80075d0:	d502      	bpl.n	80075d8 <_printf_common+0x30>
 80075d2:	682b      	ldr	r3, [r5, #0]
 80075d4:	3302      	adds	r3, #2
 80075d6:	602b      	str	r3, [r5, #0]
 80075d8:	6822      	ldr	r2, [r4, #0]
 80075da:	2306      	movs	r3, #6
 80075dc:	0017      	movs	r7, r2
 80075de:	401f      	ands	r7, r3
 80075e0:	421a      	tst	r2, r3
 80075e2:	d027      	beq.n	8007634 <_printf_common+0x8c>
 80075e4:	0023      	movs	r3, r4
 80075e6:	3343      	adds	r3, #67	; 0x43
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	1e5a      	subs	r2, r3, #1
 80075ec:	4193      	sbcs	r3, r2
 80075ee:	6822      	ldr	r2, [r4, #0]
 80075f0:	0692      	lsls	r2, r2, #26
 80075f2:	d430      	bmi.n	8007656 <_printf_common+0xae>
 80075f4:	0022      	movs	r2, r4
 80075f6:	9901      	ldr	r1, [sp, #4]
 80075f8:	9800      	ldr	r0, [sp, #0]
 80075fa:	9e08      	ldr	r6, [sp, #32]
 80075fc:	3243      	adds	r2, #67	; 0x43
 80075fe:	47b0      	blx	r6
 8007600:	1c43      	adds	r3, r0, #1
 8007602:	d025      	beq.n	8007650 <_printf_common+0xa8>
 8007604:	2306      	movs	r3, #6
 8007606:	6820      	ldr	r0, [r4, #0]
 8007608:	682a      	ldr	r2, [r5, #0]
 800760a:	68e1      	ldr	r1, [r4, #12]
 800760c:	2500      	movs	r5, #0
 800760e:	4003      	ands	r3, r0
 8007610:	2b04      	cmp	r3, #4
 8007612:	d103      	bne.n	800761c <_printf_common+0x74>
 8007614:	1a8d      	subs	r5, r1, r2
 8007616:	43eb      	mvns	r3, r5
 8007618:	17db      	asrs	r3, r3, #31
 800761a:	401d      	ands	r5, r3
 800761c:	68a3      	ldr	r3, [r4, #8]
 800761e:	6922      	ldr	r2, [r4, #16]
 8007620:	4293      	cmp	r3, r2
 8007622:	dd01      	ble.n	8007628 <_printf_common+0x80>
 8007624:	1a9b      	subs	r3, r3, r2
 8007626:	18ed      	adds	r5, r5, r3
 8007628:	2700      	movs	r7, #0
 800762a:	42bd      	cmp	r5, r7
 800762c:	d120      	bne.n	8007670 <_printf_common+0xc8>
 800762e:	2000      	movs	r0, #0
 8007630:	e010      	b.n	8007654 <_printf_common+0xac>
 8007632:	3701      	adds	r7, #1
 8007634:	68e3      	ldr	r3, [r4, #12]
 8007636:	682a      	ldr	r2, [r5, #0]
 8007638:	1a9b      	subs	r3, r3, r2
 800763a:	42bb      	cmp	r3, r7
 800763c:	ddd2      	ble.n	80075e4 <_printf_common+0x3c>
 800763e:	0022      	movs	r2, r4
 8007640:	2301      	movs	r3, #1
 8007642:	9901      	ldr	r1, [sp, #4]
 8007644:	9800      	ldr	r0, [sp, #0]
 8007646:	9e08      	ldr	r6, [sp, #32]
 8007648:	3219      	adds	r2, #25
 800764a:	47b0      	blx	r6
 800764c:	1c43      	adds	r3, r0, #1
 800764e:	d1f0      	bne.n	8007632 <_printf_common+0x8a>
 8007650:	2001      	movs	r0, #1
 8007652:	4240      	negs	r0, r0
 8007654:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007656:	2030      	movs	r0, #48	; 0x30
 8007658:	18e1      	adds	r1, r4, r3
 800765a:	3143      	adds	r1, #67	; 0x43
 800765c:	7008      	strb	r0, [r1, #0]
 800765e:	0021      	movs	r1, r4
 8007660:	1c5a      	adds	r2, r3, #1
 8007662:	3145      	adds	r1, #69	; 0x45
 8007664:	7809      	ldrb	r1, [r1, #0]
 8007666:	18a2      	adds	r2, r4, r2
 8007668:	3243      	adds	r2, #67	; 0x43
 800766a:	3302      	adds	r3, #2
 800766c:	7011      	strb	r1, [r2, #0]
 800766e:	e7c1      	b.n	80075f4 <_printf_common+0x4c>
 8007670:	0022      	movs	r2, r4
 8007672:	2301      	movs	r3, #1
 8007674:	9901      	ldr	r1, [sp, #4]
 8007676:	9800      	ldr	r0, [sp, #0]
 8007678:	9e08      	ldr	r6, [sp, #32]
 800767a:	321a      	adds	r2, #26
 800767c:	47b0      	blx	r6
 800767e:	1c43      	adds	r3, r0, #1
 8007680:	d0e6      	beq.n	8007650 <_printf_common+0xa8>
 8007682:	3701      	adds	r7, #1
 8007684:	e7d1      	b.n	800762a <_printf_common+0x82>
	...

08007688 <_printf_i>:
 8007688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800768a:	b08b      	sub	sp, #44	; 0x2c
 800768c:	9206      	str	r2, [sp, #24]
 800768e:	000a      	movs	r2, r1
 8007690:	3243      	adds	r2, #67	; 0x43
 8007692:	9307      	str	r3, [sp, #28]
 8007694:	9005      	str	r0, [sp, #20]
 8007696:	9204      	str	r2, [sp, #16]
 8007698:	7e0a      	ldrb	r2, [r1, #24]
 800769a:	000c      	movs	r4, r1
 800769c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800769e:	2a78      	cmp	r2, #120	; 0x78
 80076a0:	d807      	bhi.n	80076b2 <_printf_i+0x2a>
 80076a2:	2a62      	cmp	r2, #98	; 0x62
 80076a4:	d809      	bhi.n	80076ba <_printf_i+0x32>
 80076a6:	2a00      	cmp	r2, #0
 80076a8:	d100      	bne.n	80076ac <_printf_i+0x24>
 80076aa:	e0c1      	b.n	8007830 <_printf_i+0x1a8>
 80076ac:	2a58      	cmp	r2, #88	; 0x58
 80076ae:	d100      	bne.n	80076b2 <_printf_i+0x2a>
 80076b0:	e08c      	b.n	80077cc <_printf_i+0x144>
 80076b2:	0026      	movs	r6, r4
 80076b4:	3642      	adds	r6, #66	; 0x42
 80076b6:	7032      	strb	r2, [r6, #0]
 80076b8:	e022      	b.n	8007700 <_printf_i+0x78>
 80076ba:	0010      	movs	r0, r2
 80076bc:	3863      	subs	r0, #99	; 0x63
 80076be:	2815      	cmp	r0, #21
 80076c0:	d8f7      	bhi.n	80076b2 <_printf_i+0x2a>
 80076c2:	f7f8 fd39 	bl	8000138 <__gnu_thumb1_case_shi>
 80076c6:	0016      	.short	0x0016
 80076c8:	fff6001f 	.word	0xfff6001f
 80076cc:	fff6fff6 	.word	0xfff6fff6
 80076d0:	001ffff6 	.word	0x001ffff6
 80076d4:	fff6fff6 	.word	0xfff6fff6
 80076d8:	fff6fff6 	.word	0xfff6fff6
 80076dc:	003600a8 	.word	0x003600a8
 80076e0:	fff6009a 	.word	0xfff6009a
 80076e4:	00b9fff6 	.word	0x00b9fff6
 80076e8:	0036fff6 	.word	0x0036fff6
 80076ec:	fff6fff6 	.word	0xfff6fff6
 80076f0:	009e      	.short	0x009e
 80076f2:	0026      	movs	r6, r4
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	3642      	adds	r6, #66	; 0x42
 80076f8:	1d11      	adds	r1, r2, #4
 80076fa:	6019      	str	r1, [r3, #0]
 80076fc:	6813      	ldr	r3, [r2, #0]
 80076fe:	7033      	strb	r3, [r6, #0]
 8007700:	2301      	movs	r3, #1
 8007702:	e0a7      	b.n	8007854 <_printf_i+0x1cc>
 8007704:	6808      	ldr	r0, [r1, #0]
 8007706:	6819      	ldr	r1, [r3, #0]
 8007708:	1d0a      	adds	r2, r1, #4
 800770a:	0605      	lsls	r5, r0, #24
 800770c:	d50b      	bpl.n	8007726 <_printf_i+0x9e>
 800770e:	680d      	ldr	r5, [r1, #0]
 8007710:	601a      	str	r2, [r3, #0]
 8007712:	2d00      	cmp	r5, #0
 8007714:	da03      	bge.n	800771e <_printf_i+0x96>
 8007716:	232d      	movs	r3, #45	; 0x2d
 8007718:	9a04      	ldr	r2, [sp, #16]
 800771a:	426d      	negs	r5, r5
 800771c:	7013      	strb	r3, [r2, #0]
 800771e:	4b61      	ldr	r3, [pc, #388]	; (80078a4 <_printf_i+0x21c>)
 8007720:	270a      	movs	r7, #10
 8007722:	9303      	str	r3, [sp, #12]
 8007724:	e01b      	b.n	800775e <_printf_i+0xd6>
 8007726:	680d      	ldr	r5, [r1, #0]
 8007728:	601a      	str	r2, [r3, #0]
 800772a:	0641      	lsls	r1, r0, #25
 800772c:	d5f1      	bpl.n	8007712 <_printf_i+0x8a>
 800772e:	b22d      	sxth	r5, r5
 8007730:	e7ef      	b.n	8007712 <_printf_i+0x8a>
 8007732:	680d      	ldr	r5, [r1, #0]
 8007734:	6819      	ldr	r1, [r3, #0]
 8007736:	1d08      	adds	r0, r1, #4
 8007738:	6018      	str	r0, [r3, #0]
 800773a:	062e      	lsls	r6, r5, #24
 800773c:	d501      	bpl.n	8007742 <_printf_i+0xba>
 800773e:	680d      	ldr	r5, [r1, #0]
 8007740:	e003      	b.n	800774a <_printf_i+0xc2>
 8007742:	066d      	lsls	r5, r5, #25
 8007744:	d5fb      	bpl.n	800773e <_printf_i+0xb6>
 8007746:	680d      	ldr	r5, [r1, #0]
 8007748:	b2ad      	uxth	r5, r5
 800774a:	4b56      	ldr	r3, [pc, #344]	; (80078a4 <_printf_i+0x21c>)
 800774c:	2708      	movs	r7, #8
 800774e:	9303      	str	r3, [sp, #12]
 8007750:	2a6f      	cmp	r2, #111	; 0x6f
 8007752:	d000      	beq.n	8007756 <_printf_i+0xce>
 8007754:	3702      	adds	r7, #2
 8007756:	0023      	movs	r3, r4
 8007758:	2200      	movs	r2, #0
 800775a:	3343      	adds	r3, #67	; 0x43
 800775c:	701a      	strb	r2, [r3, #0]
 800775e:	6863      	ldr	r3, [r4, #4]
 8007760:	60a3      	str	r3, [r4, #8]
 8007762:	2b00      	cmp	r3, #0
 8007764:	db03      	blt.n	800776e <_printf_i+0xe6>
 8007766:	2204      	movs	r2, #4
 8007768:	6821      	ldr	r1, [r4, #0]
 800776a:	4391      	bics	r1, r2
 800776c:	6021      	str	r1, [r4, #0]
 800776e:	2d00      	cmp	r5, #0
 8007770:	d102      	bne.n	8007778 <_printf_i+0xf0>
 8007772:	9e04      	ldr	r6, [sp, #16]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d00c      	beq.n	8007792 <_printf_i+0x10a>
 8007778:	9e04      	ldr	r6, [sp, #16]
 800777a:	0028      	movs	r0, r5
 800777c:	0039      	movs	r1, r7
 800777e:	f7f8 fd6b 	bl	8000258 <__aeabi_uidivmod>
 8007782:	9b03      	ldr	r3, [sp, #12]
 8007784:	3e01      	subs	r6, #1
 8007786:	5c5b      	ldrb	r3, [r3, r1]
 8007788:	7033      	strb	r3, [r6, #0]
 800778a:	002b      	movs	r3, r5
 800778c:	0005      	movs	r5, r0
 800778e:	429f      	cmp	r7, r3
 8007790:	d9f3      	bls.n	800777a <_printf_i+0xf2>
 8007792:	2f08      	cmp	r7, #8
 8007794:	d109      	bne.n	80077aa <_printf_i+0x122>
 8007796:	6823      	ldr	r3, [r4, #0]
 8007798:	07db      	lsls	r3, r3, #31
 800779a:	d506      	bpl.n	80077aa <_printf_i+0x122>
 800779c:	6863      	ldr	r3, [r4, #4]
 800779e:	6922      	ldr	r2, [r4, #16]
 80077a0:	4293      	cmp	r3, r2
 80077a2:	dc02      	bgt.n	80077aa <_printf_i+0x122>
 80077a4:	2330      	movs	r3, #48	; 0x30
 80077a6:	3e01      	subs	r6, #1
 80077a8:	7033      	strb	r3, [r6, #0]
 80077aa:	9b04      	ldr	r3, [sp, #16]
 80077ac:	1b9b      	subs	r3, r3, r6
 80077ae:	6123      	str	r3, [r4, #16]
 80077b0:	9b07      	ldr	r3, [sp, #28]
 80077b2:	0021      	movs	r1, r4
 80077b4:	9300      	str	r3, [sp, #0]
 80077b6:	9805      	ldr	r0, [sp, #20]
 80077b8:	9b06      	ldr	r3, [sp, #24]
 80077ba:	aa09      	add	r2, sp, #36	; 0x24
 80077bc:	f7ff fef4 	bl	80075a8 <_printf_common>
 80077c0:	1c43      	adds	r3, r0, #1
 80077c2:	d14c      	bne.n	800785e <_printf_i+0x1d6>
 80077c4:	2001      	movs	r0, #1
 80077c6:	4240      	negs	r0, r0
 80077c8:	b00b      	add	sp, #44	; 0x2c
 80077ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077cc:	3145      	adds	r1, #69	; 0x45
 80077ce:	700a      	strb	r2, [r1, #0]
 80077d0:	4a34      	ldr	r2, [pc, #208]	; (80078a4 <_printf_i+0x21c>)
 80077d2:	9203      	str	r2, [sp, #12]
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	6821      	ldr	r1, [r4, #0]
 80077d8:	ca20      	ldmia	r2!, {r5}
 80077da:	601a      	str	r2, [r3, #0]
 80077dc:	0608      	lsls	r0, r1, #24
 80077de:	d516      	bpl.n	800780e <_printf_i+0x186>
 80077e0:	07cb      	lsls	r3, r1, #31
 80077e2:	d502      	bpl.n	80077ea <_printf_i+0x162>
 80077e4:	2320      	movs	r3, #32
 80077e6:	4319      	orrs	r1, r3
 80077e8:	6021      	str	r1, [r4, #0]
 80077ea:	2710      	movs	r7, #16
 80077ec:	2d00      	cmp	r5, #0
 80077ee:	d1b2      	bne.n	8007756 <_printf_i+0xce>
 80077f0:	2320      	movs	r3, #32
 80077f2:	6822      	ldr	r2, [r4, #0]
 80077f4:	439a      	bics	r2, r3
 80077f6:	6022      	str	r2, [r4, #0]
 80077f8:	e7ad      	b.n	8007756 <_printf_i+0xce>
 80077fa:	2220      	movs	r2, #32
 80077fc:	6809      	ldr	r1, [r1, #0]
 80077fe:	430a      	orrs	r2, r1
 8007800:	6022      	str	r2, [r4, #0]
 8007802:	0022      	movs	r2, r4
 8007804:	2178      	movs	r1, #120	; 0x78
 8007806:	3245      	adds	r2, #69	; 0x45
 8007808:	7011      	strb	r1, [r2, #0]
 800780a:	4a27      	ldr	r2, [pc, #156]	; (80078a8 <_printf_i+0x220>)
 800780c:	e7e1      	b.n	80077d2 <_printf_i+0x14a>
 800780e:	0648      	lsls	r0, r1, #25
 8007810:	d5e6      	bpl.n	80077e0 <_printf_i+0x158>
 8007812:	b2ad      	uxth	r5, r5
 8007814:	e7e4      	b.n	80077e0 <_printf_i+0x158>
 8007816:	681a      	ldr	r2, [r3, #0]
 8007818:	680d      	ldr	r5, [r1, #0]
 800781a:	1d10      	adds	r0, r2, #4
 800781c:	6949      	ldr	r1, [r1, #20]
 800781e:	6018      	str	r0, [r3, #0]
 8007820:	6813      	ldr	r3, [r2, #0]
 8007822:	062e      	lsls	r6, r5, #24
 8007824:	d501      	bpl.n	800782a <_printf_i+0x1a2>
 8007826:	6019      	str	r1, [r3, #0]
 8007828:	e002      	b.n	8007830 <_printf_i+0x1a8>
 800782a:	066d      	lsls	r5, r5, #25
 800782c:	d5fb      	bpl.n	8007826 <_printf_i+0x19e>
 800782e:	8019      	strh	r1, [r3, #0]
 8007830:	2300      	movs	r3, #0
 8007832:	9e04      	ldr	r6, [sp, #16]
 8007834:	6123      	str	r3, [r4, #16]
 8007836:	e7bb      	b.n	80077b0 <_printf_i+0x128>
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	1d11      	adds	r1, r2, #4
 800783c:	6019      	str	r1, [r3, #0]
 800783e:	6816      	ldr	r6, [r2, #0]
 8007840:	2100      	movs	r1, #0
 8007842:	0030      	movs	r0, r6
 8007844:	6862      	ldr	r2, [r4, #4]
 8007846:	f002 fc33 	bl	800a0b0 <memchr>
 800784a:	2800      	cmp	r0, #0
 800784c:	d001      	beq.n	8007852 <_printf_i+0x1ca>
 800784e:	1b80      	subs	r0, r0, r6
 8007850:	6060      	str	r0, [r4, #4]
 8007852:	6863      	ldr	r3, [r4, #4]
 8007854:	6123      	str	r3, [r4, #16]
 8007856:	2300      	movs	r3, #0
 8007858:	9a04      	ldr	r2, [sp, #16]
 800785a:	7013      	strb	r3, [r2, #0]
 800785c:	e7a8      	b.n	80077b0 <_printf_i+0x128>
 800785e:	6923      	ldr	r3, [r4, #16]
 8007860:	0032      	movs	r2, r6
 8007862:	9906      	ldr	r1, [sp, #24]
 8007864:	9805      	ldr	r0, [sp, #20]
 8007866:	9d07      	ldr	r5, [sp, #28]
 8007868:	47a8      	blx	r5
 800786a:	1c43      	adds	r3, r0, #1
 800786c:	d0aa      	beq.n	80077c4 <_printf_i+0x13c>
 800786e:	6823      	ldr	r3, [r4, #0]
 8007870:	079b      	lsls	r3, r3, #30
 8007872:	d415      	bmi.n	80078a0 <_printf_i+0x218>
 8007874:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007876:	68e0      	ldr	r0, [r4, #12]
 8007878:	4298      	cmp	r0, r3
 800787a:	daa5      	bge.n	80077c8 <_printf_i+0x140>
 800787c:	0018      	movs	r0, r3
 800787e:	e7a3      	b.n	80077c8 <_printf_i+0x140>
 8007880:	0022      	movs	r2, r4
 8007882:	2301      	movs	r3, #1
 8007884:	9906      	ldr	r1, [sp, #24]
 8007886:	9805      	ldr	r0, [sp, #20]
 8007888:	9e07      	ldr	r6, [sp, #28]
 800788a:	3219      	adds	r2, #25
 800788c:	47b0      	blx	r6
 800788e:	1c43      	adds	r3, r0, #1
 8007890:	d098      	beq.n	80077c4 <_printf_i+0x13c>
 8007892:	3501      	adds	r5, #1
 8007894:	68e3      	ldr	r3, [r4, #12]
 8007896:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007898:	1a9b      	subs	r3, r3, r2
 800789a:	42ab      	cmp	r3, r5
 800789c:	dcf0      	bgt.n	8007880 <_printf_i+0x1f8>
 800789e:	e7e9      	b.n	8007874 <_printf_i+0x1ec>
 80078a0:	2500      	movs	r5, #0
 80078a2:	e7f7      	b.n	8007894 <_printf_i+0x20c>
 80078a4:	0800c498 	.word	0x0800c498
 80078a8:	0800c4a9 	.word	0x0800c4a9

080078ac <_scanf_float>:
 80078ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078ae:	b08b      	sub	sp, #44	; 0x2c
 80078b0:	0015      	movs	r5, r2
 80078b2:	9001      	str	r0, [sp, #4]
 80078b4:	22ae      	movs	r2, #174	; 0xae
 80078b6:	2000      	movs	r0, #0
 80078b8:	9306      	str	r3, [sp, #24]
 80078ba:	688b      	ldr	r3, [r1, #8]
 80078bc:	000e      	movs	r6, r1
 80078be:	1e59      	subs	r1, r3, #1
 80078c0:	0052      	lsls	r2, r2, #1
 80078c2:	9005      	str	r0, [sp, #20]
 80078c4:	4291      	cmp	r1, r2
 80078c6:	d905      	bls.n	80078d4 <_scanf_float+0x28>
 80078c8:	3b5e      	subs	r3, #94	; 0x5e
 80078ca:	3bff      	subs	r3, #255	; 0xff
 80078cc:	9305      	str	r3, [sp, #20]
 80078ce:	235e      	movs	r3, #94	; 0x5e
 80078d0:	33ff      	adds	r3, #255	; 0xff
 80078d2:	60b3      	str	r3, [r6, #8]
 80078d4:	23f0      	movs	r3, #240	; 0xf0
 80078d6:	6832      	ldr	r2, [r6, #0]
 80078d8:	00db      	lsls	r3, r3, #3
 80078da:	4313      	orrs	r3, r2
 80078dc:	6033      	str	r3, [r6, #0]
 80078de:	0033      	movs	r3, r6
 80078e0:	2400      	movs	r4, #0
 80078e2:	331c      	adds	r3, #28
 80078e4:	001f      	movs	r7, r3
 80078e6:	9303      	str	r3, [sp, #12]
 80078e8:	9402      	str	r4, [sp, #8]
 80078ea:	9408      	str	r4, [sp, #32]
 80078ec:	9407      	str	r4, [sp, #28]
 80078ee:	9400      	str	r4, [sp, #0]
 80078f0:	9404      	str	r4, [sp, #16]
 80078f2:	68b2      	ldr	r2, [r6, #8]
 80078f4:	2a00      	cmp	r2, #0
 80078f6:	d00a      	beq.n	800790e <_scanf_float+0x62>
 80078f8:	682b      	ldr	r3, [r5, #0]
 80078fa:	781b      	ldrb	r3, [r3, #0]
 80078fc:	2b4e      	cmp	r3, #78	; 0x4e
 80078fe:	d844      	bhi.n	800798a <_scanf_float+0xde>
 8007900:	0018      	movs	r0, r3
 8007902:	2b40      	cmp	r3, #64	; 0x40
 8007904:	d82c      	bhi.n	8007960 <_scanf_float+0xb4>
 8007906:	382b      	subs	r0, #43	; 0x2b
 8007908:	b2c1      	uxtb	r1, r0
 800790a:	290e      	cmp	r1, #14
 800790c:	d92a      	bls.n	8007964 <_scanf_float+0xb8>
 800790e:	9b00      	ldr	r3, [sp, #0]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d003      	beq.n	800791c <_scanf_float+0x70>
 8007914:	6832      	ldr	r2, [r6, #0]
 8007916:	4ba4      	ldr	r3, [pc, #656]	; (8007ba8 <_scanf_float+0x2fc>)
 8007918:	4013      	ands	r3, r2
 800791a:	6033      	str	r3, [r6, #0]
 800791c:	9b02      	ldr	r3, [sp, #8]
 800791e:	3b01      	subs	r3, #1
 8007920:	2b01      	cmp	r3, #1
 8007922:	d900      	bls.n	8007926 <_scanf_float+0x7a>
 8007924:	e0f9      	b.n	8007b1a <_scanf_float+0x26e>
 8007926:	24be      	movs	r4, #190	; 0xbe
 8007928:	0064      	lsls	r4, r4, #1
 800792a:	9b03      	ldr	r3, [sp, #12]
 800792c:	429f      	cmp	r7, r3
 800792e:	d900      	bls.n	8007932 <_scanf_float+0x86>
 8007930:	e0e9      	b.n	8007b06 <_scanf_float+0x25a>
 8007932:	2301      	movs	r3, #1
 8007934:	9302      	str	r3, [sp, #8]
 8007936:	e185      	b.n	8007c44 <_scanf_float+0x398>
 8007938:	0018      	movs	r0, r3
 800793a:	3861      	subs	r0, #97	; 0x61
 800793c:	280d      	cmp	r0, #13
 800793e:	d8e6      	bhi.n	800790e <_scanf_float+0x62>
 8007940:	f7f8 fbfa 	bl	8000138 <__gnu_thumb1_case_shi>
 8007944:	ffe50083 	.word	0xffe50083
 8007948:	ffe5ffe5 	.word	0xffe5ffe5
 800794c:	00a200b6 	.word	0x00a200b6
 8007950:	ffe5ffe5 	.word	0xffe5ffe5
 8007954:	ffe50089 	.word	0xffe50089
 8007958:	ffe5ffe5 	.word	0xffe5ffe5
 800795c:	0065ffe5 	.word	0x0065ffe5
 8007960:	3841      	subs	r0, #65	; 0x41
 8007962:	e7eb      	b.n	800793c <_scanf_float+0x90>
 8007964:	280e      	cmp	r0, #14
 8007966:	d8d2      	bhi.n	800790e <_scanf_float+0x62>
 8007968:	f7f8 fbe6 	bl	8000138 <__gnu_thumb1_case_shi>
 800796c:	ffd1004b 	.word	0xffd1004b
 8007970:	0098004b 	.word	0x0098004b
 8007974:	0020ffd1 	.word	0x0020ffd1
 8007978:	00400040 	.word	0x00400040
 800797c:	00400040 	.word	0x00400040
 8007980:	00400040 	.word	0x00400040
 8007984:	00400040 	.word	0x00400040
 8007988:	0040      	.short	0x0040
 800798a:	2b6e      	cmp	r3, #110	; 0x6e
 800798c:	d809      	bhi.n	80079a2 <_scanf_float+0xf6>
 800798e:	2b60      	cmp	r3, #96	; 0x60
 8007990:	d8d2      	bhi.n	8007938 <_scanf_float+0x8c>
 8007992:	2b54      	cmp	r3, #84	; 0x54
 8007994:	d07d      	beq.n	8007a92 <_scanf_float+0x1e6>
 8007996:	2b59      	cmp	r3, #89	; 0x59
 8007998:	d1b9      	bne.n	800790e <_scanf_float+0x62>
 800799a:	2c07      	cmp	r4, #7
 800799c:	d1b7      	bne.n	800790e <_scanf_float+0x62>
 800799e:	2408      	movs	r4, #8
 80079a0:	e02c      	b.n	80079fc <_scanf_float+0x150>
 80079a2:	2b74      	cmp	r3, #116	; 0x74
 80079a4:	d075      	beq.n	8007a92 <_scanf_float+0x1e6>
 80079a6:	2b79      	cmp	r3, #121	; 0x79
 80079a8:	d0f7      	beq.n	800799a <_scanf_float+0xee>
 80079aa:	e7b0      	b.n	800790e <_scanf_float+0x62>
 80079ac:	6831      	ldr	r1, [r6, #0]
 80079ae:	05c8      	lsls	r0, r1, #23
 80079b0:	d51c      	bpl.n	80079ec <_scanf_float+0x140>
 80079b2:	2380      	movs	r3, #128	; 0x80
 80079b4:	4399      	bics	r1, r3
 80079b6:	9b00      	ldr	r3, [sp, #0]
 80079b8:	6031      	str	r1, [r6, #0]
 80079ba:	3301      	adds	r3, #1
 80079bc:	9300      	str	r3, [sp, #0]
 80079be:	9b05      	ldr	r3, [sp, #20]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d003      	beq.n	80079cc <_scanf_float+0x120>
 80079c4:	3b01      	subs	r3, #1
 80079c6:	3201      	adds	r2, #1
 80079c8:	9305      	str	r3, [sp, #20]
 80079ca:	60b2      	str	r2, [r6, #8]
 80079cc:	68b3      	ldr	r3, [r6, #8]
 80079ce:	3b01      	subs	r3, #1
 80079d0:	60b3      	str	r3, [r6, #8]
 80079d2:	6933      	ldr	r3, [r6, #16]
 80079d4:	3301      	adds	r3, #1
 80079d6:	6133      	str	r3, [r6, #16]
 80079d8:	686b      	ldr	r3, [r5, #4]
 80079da:	3b01      	subs	r3, #1
 80079dc:	606b      	str	r3, [r5, #4]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	dc00      	bgt.n	80079e4 <_scanf_float+0x138>
 80079e2:	e086      	b.n	8007af2 <_scanf_float+0x246>
 80079e4:	682b      	ldr	r3, [r5, #0]
 80079e6:	3301      	adds	r3, #1
 80079e8:	602b      	str	r3, [r5, #0]
 80079ea:	e782      	b.n	80078f2 <_scanf_float+0x46>
 80079ec:	9a02      	ldr	r2, [sp, #8]
 80079ee:	1912      	adds	r2, r2, r4
 80079f0:	2a00      	cmp	r2, #0
 80079f2:	d18c      	bne.n	800790e <_scanf_float+0x62>
 80079f4:	4a6d      	ldr	r2, [pc, #436]	; (8007bac <_scanf_float+0x300>)
 80079f6:	6831      	ldr	r1, [r6, #0]
 80079f8:	400a      	ands	r2, r1
 80079fa:	6032      	str	r2, [r6, #0]
 80079fc:	703b      	strb	r3, [r7, #0]
 80079fe:	3701      	adds	r7, #1
 8007a00:	e7e4      	b.n	80079cc <_scanf_float+0x120>
 8007a02:	2180      	movs	r1, #128	; 0x80
 8007a04:	6832      	ldr	r2, [r6, #0]
 8007a06:	420a      	tst	r2, r1
 8007a08:	d081      	beq.n	800790e <_scanf_float+0x62>
 8007a0a:	438a      	bics	r2, r1
 8007a0c:	e7f5      	b.n	80079fa <_scanf_float+0x14e>
 8007a0e:	9a02      	ldr	r2, [sp, #8]
 8007a10:	2a00      	cmp	r2, #0
 8007a12:	d10f      	bne.n	8007a34 <_scanf_float+0x188>
 8007a14:	9a00      	ldr	r2, [sp, #0]
 8007a16:	2a00      	cmp	r2, #0
 8007a18:	d10f      	bne.n	8007a3a <_scanf_float+0x18e>
 8007a1a:	6832      	ldr	r2, [r6, #0]
 8007a1c:	21e0      	movs	r1, #224	; 0xe0
 8007a1e:	0010      	movs	r0, r2
 8007a20:	00c9      	lsls	r1, r1, #3
 8007a22:	4008      	ands	r0, r1
 8007a24:	4288      	cmp	r0, r1
 8007a26:	d108      	bne.n	8007a3a <_scanf_float+0x18e>
 8007a28:	4961      	ldr	r1, [pc, #388]	; (8007bb0 <_scanf_float+0x304>)
 8007a2a:	400a      	ands	r2, r1
 8007a2c:	6032      	str	r2, [r6, #0]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	9202      	str	r2, [sp, #8]
 8007a32:	e7e3      	b.n	80079fc <_scanf_float+0x150>
 8007a34:	9a02      	ldr	r2, [sp, #8]
 8007a36:	2a02      	cmp	r2, #2
 8007a38:	d059      	beq.n	8007aee <_scanf_float+0x242>
 8007a3a:	2c01      	cmp	r4, #1
 8007a3c:	d002      	beq.n	8007a44 <_scanf_float+0x198>
 8007a3e:	2c04      	cmp	r4, #4
 8007a40:	d000      	beq.n	8007a44 <_scanf_float+0x198>
 8007a42:	e764      	b.n	800790e <_scanf_float+0x62>
 8007a44:	3401      	adds	r4, #1
 8007a46:	b2e4      	uxtb	r4, r4
 8007a48:	e7d8      	b.n	80079fc <_scanf_float+0x150>
 8007a4a:	9a02      	ldr	r2, [sp, #8]
 8007a4c:	2a01      	cmp	r2, #1
 8007a4e:	d000      	beq.n	8007a52 <_scanf_float+0x1a6>
 8007a50:	e75d      	b.n	800790e <_scanf_float+0x62>
 8007a52:	2202      	movs	r2, #2
 8007a54:	e7ec      	b.n	8007a30 <_scanf_float+0x184>
 8007a56:	2c00      	cmp	r4, #0
 8007a58:	d110      	bne.n	8007a7c <_scanf_float+0x1d0>
 8007a5a:	9a00      	ldr	r2, [sp, #0]
 8007a5c:	2a00      	cmp	r2, #0
 8007a5e:	d000      	beq.n	8007a62 <_scanf_float+0x1b6>
 8007a60:	e758      	b.n	8007914 <_scanf_float+0x68>
 8007a62:	6832      	ldr	r2, [r6, #0]
 8007a64:	21e0      	movs	r1, #224	; 0xe0
 8007a66:	0010      	movs	r0, r2
 8007a68:	00c9      	lsls	r1, r1, #3
 8007a6a:	4008      	ands	r0, r1
 8007a6c:	4288      	cmp	r0, r1
 8007a6e:	d000      	beq.n	8007a72 <_scanf_float+0x1c6>
 8007a70:	e754      	b.n	800791c <_scanf_float+0x70>
 8007a72:	494f      	ldr	r1, [pc, #316]	; (8007bb0 <_scanf_float+0x304>)
 8007a74:	3401      	adds	r4, #1
 8007a76:	400a      	ands	r2, r1
 8007a78:	6032      	str	r2, [r6, #0]
 8007a7a:	e7bf      	b.n	80079fc <_scanf_float+0x150>
 8007a7c:	21fd      	movs	r1, #253	; 0xfd
 8007a7e:	1ee2      	subs	r2, r4, #3
 8007a80:	420a      	tst	r2, r1
 8007a82:	d000      	beq.n	8007a86 <_scanf_float+0x1da>
 8007a84:	e743      	b.n	800790e <_scanf_float+0x62>
 8007a86:	e7dd      	b.n	8007a44 <_scanf_float+0x198>
 8007a88:	2c02      	cmp	r4, #2
 8007a8a:	d000      	beq.n	8007a8e <_scanf_float+0x1e2>
 8007a8c:	e73f      	b.n	800790e <_scanf_float+0x62>
 8007a8e:	2403      	movs	r4, #3
 8007a90:	e7b4      	b.n	80079fc <_scanf_float+0x150>
 8007a92:	2c06      	cmp	r4, #6
 8007a94:	d000      	beq.n	8007a98 <_scanf_float+0x1ec>
 8007a96:	e73a      	b.n	800790e <_scanf_float+0x62>
 8007a98:	2407      	movs	r4, #7
 8007a9a:	e7af      	b.n	80079fc <_scanf_float+0x150>
 8007a9c:	6832      	ldr	r2, [r6, #0]
 8007a9e:	0591      	lsls	r1, r2, #22
 8007aa0:	d400      	bmi.n	8007aa4 <_scanf_float+0x1f8>
 8007aa2:	e734      	b.n	800790e <_scanf_float+0x62>
 8007aa4:	4943      	ldr	r1, [pc, #268]	; (8007bb4 <_scanf_float+0x308>)
 8007aa6:	400a      	ands	r2, r1
 8007aa8:	6032      	str	r2, [r6, #0]
 8007aaa:	9a00      	ldr	r2, [sp, #0]
 8007aac:	9204      	str	r2, [sp, #16]
 8007aae:	e7a5      	b.n	80079fc <_scanf_float+0x150>
 8007ab0:	21a0      	movs	r1, #160	; 0xa0
 8007ab2:	2080      	movs	r0, #128	; 0x80
 8007ab4:	6832      	ldr	r2, [r6, #0]
 8007ab6:	00c9      	lsls	r1, r1, #3
 8007ab8:	4011      	ands	r1, r2
 8007aba:	00c0      	lsls	r0, r0, #3
 8007abc:	4281      	cmp	r1, r0
 8007abe:	d006      	beq.n	8007ace <_scanf_float+0x222>
 8007ac0:	4202      	tst	r2, r0
 8007ac2:	d100      	bne.n	8007ac6 <_scanf_float+0x21a>
 8007ac4:	e723      	b.n	800790e <_scanf_float+0x62>
 8007ac6:	9900      	ldr	r1, [sp, #0]
 8007ac8:	2900      	cmp	r1, #0
 8007aca:	d100      	bne.n	8007ace <_scanf_float+0x222>
 8007acc:	e726      	b.n	800791c <_scanf_float+0x70>
 8007ace:	0591      	lsls	r1, r2, #22
 8007ad0:	d404      	bmi.n	8007adc <_scanf_float+0x230>
 8007ad2:	9900      	ldr	r1, [sp, #0]
 8007ad4:	9804      	ldr	r0, [sp, #16]
 8007ad6:	9708      	str	r7, [sp, #32]
 8007ad8:	1a09      	subs	r1, r1, r0
 8007ada:	9107      	str	r1, [sp, #28]
 8007adc:	4934      	ldr	r1, [pc, #208]	; (8007bb0 <_scanf_float+0x304>)
 8007ade:	400a      	ands	r2, r1
 8007ae0:	21c0      	movs	r1, #192	; 0xc0
 8007ae2:	0049      	lsls	r1, r1, #1
 8007ae4:	430a      	orrs	r2, r1
 8007ae6:	6032      	str	r2, [r6, #0]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	9200      	str	r2, [sp, #0]
 8007aec:	e786      	b.n	80079fc <_scanf_float+0x150>
 8007aee:	2203      	movs	r2, #3
 8007af0:	e79e      	b.n	8007a30 <_scanf_float+0x184>
 8007af2:	23c0      	movs	r3, #192	; 0xc0
 8007af4:	005b      	lsls	r3, r3, #1
 8007af6:	0029      	movs	r1, r5
 8007af8:	58f3      	ldr	r3, [r6, r3]
 8007afa:	9801      	ldr	r0, [sp, #4]
 8007afc:	4798      	blx	r3
 8007afe:	2800      	cmp	r0, #0
 8007b00:	d100      	bne.n	8007b04 <_scanf_float+0x258>
 8007b02:	e6f6      	b.n	80078f2 <_scanf_float+0x46>
 8007b04:	e703      	b.n	800790e <_scanf_float+0x62>
 8007b06:	3f01      	subs	r7, #1
 8007b08:	5933      	ldr	r3, [r6, r4]
 8007b0a:	002a      	movs	r2, r5
 8007b0c:	7839      	ldrb	r1, [r7, #0]
 8007b0e:	9801      	ldr	r0, [sp, #4]
 8007b10:	4798      	blx	r3
 8007b12:	6933      	ldr	r3, [r6, #16]
 8007b14:	3b01      	subs	r3, #1
 8007b16:	6133      	str	r3, [r6, #16]
 8007b18:	e707      	b.n	800792a <_scanf_float+0x7e>
 8007b1a:	1e63      	subs	r3, r4, #1
 8007b1c:	2b06      	cmp	r3, #6
 8007b1e:	d80e      	bhi.n	8007b3e <_scanf_float+0x292>
 8007b20:	9702      	str	r7, [sp, #8]
 8007b22:	2c02      	cmp	r4, #2
 8007b24:	d920      	bls.n	8007b68 <_scanf_float+0x2bc>
 8007b26:	1be3      	subs	r3, r4, r7
 8007b28:	b2db      	uxtb	r3, r3
 8007b2a:	9305      	str	r3, [sp, #20]
 8007b2c:	9b02      	ldr	r3, [sp, #8]
 8007b2e:	9a05      	ldr	r2, [sp, #20]
 8007b30:	189b      	adds	r3, r3, r2
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	2b03      	cmp	r3, #3
 8007b36:	d827      	bhi.n	8007b88 <_scanf_float+0x2dc>
 8007b38:	3c03      	subs	r4, #3
 8007b3a:	b2e4      	uxtb	r4, r4
 8007b3c:	1b3f      	subs	r7, r7, r4
 8007b3e:	6833      	ldr	r3, [r6, #0]
 8007b40:	05da      	lsls	r2, r3, #23
 8007b42:	d554      	bpl.n	8007bee <_scanf_float+0x342>
 8007b44:	055b      	lsls	r3, r3, #21
 8007b46:	d537      	bpl.n	8007bb8 <_scanf_float+0x30c>
 8007b48:	24be      	movs	r4, #190	; 0xbe
 8007b4a:	0064      	lsls	r4, r4, #1
 8007b4c:	9b03      	ldr	r3, [sp, #12]
 8007b4e:	429f      	cmp	r7, r3
 8007b50:	d800      	bhi.n	8007b54 <_scanf_float+0x2a8>
 8007b52:	e6ee      	b.n	8007932 <_scanf_float+0x86>
 8007b54:	3f01      	subs	r7, #1
 8007b56:	5933      	ldr	r3, [r6, r4]
 8007b58:	002a      	movs	r2, r5
 8007b5a:	7839      	ldrb	r1, [r7, #0]
 8007b5c:	9801      	ldr	r0, [sp, #4]
 8007b5e:	4798      	blx	r3
 8007b60:	6933      	ldr	r3, [r6, #16]
 8007b62:	3b01      	subs	r3, #1
 8007b64:	6133      	str	r3, [r6, #16]
 8007b66:	e7f1      	b.n	8007b4c <_scanf_float+0x2a0>
 8007b68:	24be      	movs	r4, #190	; 0xbe
 8007b6a:	0064      	lsls	r4, r4, #1
 8007b6c:	9b03      	ldr	r3, [sp, #12]
 8007b6e:	429f      	cmp	r7, r3
 8007b70:	d800      	bhi.n	8007b74 <_scanf_float+0x2c8>
 8007b72:	e6de      	b.n	8007932 <_scanf_float+0x86>
 8007b74:	3f01      	subs	r7, #1
 8007b76:	5933      	ldr	r3, [r6, r4]
 8007b78:	002a      	movs	r2, r5
 8007b7a:	7839      	ldrb	r1, [r7, #0]
 8007b7c:	9801      	ldr	r0, [sp, #4]
 8007b7e:	4798      	blx	r3
 8007b80:	6933      	ldr	r3, [r6, #16]
 8007b82:	3b01      	subs	r3, #1
 8007b84:	6133      	str	r3, [r6, #16]
 8007b86:	e7f1      	b.n	8007b6c <_scanf_float+0x2c0>
 8007b88:	9b02      	ldr	r3, [sp, #8]
 8007b8a:	002a      	movs	r2, r5
 8007b8c:	3b01      	subs	r3, #1
 8007b8e:	7819      	ldrb	r1, [r3, #0]
 8007b90:	9302      	str	r3, [sp, #8]
 8007b92:	23be      	movs	r3, #190	; 0xbe
 8007b94:	005b      	lsls	r3, r3, #1
 8007b96:	58f3      	ldr	r3, [r6, r3]
 8007b98:	9801      	ldr	r0, [sp, #4]
 8007b9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007b9c:	4798      	blx	r3
 8007b9e:	6933      	ldr	r3, [r6, #16]
 8007ba0:	3b01      	subs	r3, #1
 8007ba2:	6133      	str	r3, [r6, #16]
 8007ba4:	e7c2      	b.n	8007b2c <_scanf_float+0x280>
 8007ba6:	46c0      	nop			; (mov r8, r8)
 8007ba8:	fffffeff 	.word	0xfffffeff
 8007bac:	fffffe7f 	.word	0xfffffe7f
 8007bb0:	fffff87f 	.word	0xfffff87f
 8007bb4:	fffffd7f 	.word	0xfffffd7f
 8007bb8:	6933      	ldr	r3, [r6, #16]
 8007bba:	1e7c      	subs	r4, r7, #1
 8007bbc:	7821      	ldrb	r1, [r4, #0]
 8007bbe:	3b01      	subs	r3, #1
 8007bc0:	6133      	str	r3, [r6, #16]
 8007bc2:	2965      	cmp	r1, #101	; 0x65
 8007bc4:	d00c      	beq.n	8007be0 <_scanf_float+0x334>
 8007bc6:	2945      	cmp	r1, #69	; 0x45
 8007bc8:	d00a      	beq.n	8007be0 <_scanf_float+0x334>
 8007bca:	23be      	movs	r3, #190	; 0xbe
 8007bcc:	005b      	lsls	r3, r3, #1
 8007bce:	58f3      	ldr	r3, [r6, r3]
 8007bd0:	002a      	movs	r2, r5
 8007bd2:	9801      	ldr	r0, [sp, #4]
 8007bd4:	4798      	blx	r3
 8007bd6:	6933      	ldr	r3, [r6, #16]
 8007bd8:	1ebc      	subs	r4, r7, #2
 8007bda:	3b01      	subs	r3, #1
 8007bdc:	7821      	ldrb	r1, [r4, #0]
 8007bde:	6133      	str	r3, [r6, #16]
 8007be0:	23be      	movs	r3, #190	; 0xbe
 8007be2:	005b      	lsls	r3, r3, #1
 8007be4:	002a      	movs	r2, r5
 8007be6:	58f3      	ldr	r3, [r6, r3]
 8007be8:	9801      	ldr	r0, [sp, #4]
 8007bea:	4798      	blx	r3
 8007bec:	0027      	movs	r7, r4
 8007bee:	6832      	ldr	r2, [r6, #0]
 8007bf0:	2310      	movs	r3, #16
 8007bf2:	0011      	movs	r1, r2
 8007bf4:	4019      	ands	r1, r3
 8007bf6:	9102      	str	r1, [sp, #8]
 8007bf8:	421a      	tst	r2, r3
 8007bfa:	d158      	bne.n	8007cae <_scanf_float+0x402>
 8007bfc:	23c0      	movs	r3, #192	; 0xc0
 8007bfe:	7039      	strb	r1, [r7, #0]
 8007c00:	6832      	ldr	r2, [r6, #0]
 8007c02:	00db      	lsls	r3, r3, #3
 8007c04:	4013      	ands	r3, r2
 8007c06:	2280      	movs	r2, #128	; 0x80
 8007c08:	00d2      	lsls	r2, r2, #3
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d11d      	bne.n	8007c4a <_scanf_float+0x39e>
 8007c0e:	9b04      	ldr	r3, [sp, #16]
 8007c10:	9a00      	ldr	r2, [sp, #0]
 8007c12:	9900      	ldr	r1, [sp, #0]
 8007c14:	1a9a      	subs	r2, r3, r2
 8007c16:	428b      	cmp	r3, r1
 8007c18:	d124      	bne.n	8007c64 <_scanf_float+0x3b8>
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	9903      	ldr	r1, [sp, #12]
 8007c1e:	9801      	ldr	r0, [sp, #4]
 8007c20:	f000 ff42 	bl	8008aa8 <_strtod_r>
 8007c24:	9b06      	ldr	r3, [sp, #24]
 8007c26:	000d      	movs	r5, r1
 8007c28:	6831      	ldr	r1, [r6, #0]
 8007c2a:	0004      	movs	r4, r0
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	078a      	lsls	r2, r1, #30
 8007c30:	d525      	bpl.n	8007c7e <_scanf_float+0x3d2>
 8007c32:	1d1a      	adds	r2, r3, #4
 8007c34:	9906      	ldr	r1, [sp, #24]
 8007c36:	600a      	str	r2, [r1, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	601c      	str	r4, [r3, #0]
 8007c3c:	605d      	str	r5, [r3, #4]
 8007c3e:	68f3      	ldr	r3, [r6, #12]
 8007c40:	3301      	adds	r3, #1
 8007c42:	60f3      	str	r3, [r6, #12]
 8007c44:	9802      	ldr	r0, [sp, #8]
 8007c46:	b00b      	add	sp, #44	; 0x2c
 8007c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c4a:	9b07      	ldr	r3, [sp, #28]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d0e4      	beq.n	8007c1a <_scanf_float+0x36e>
 8007c50:	9b08      	ldr	r3, [sp, #32]
 8007c52:	9a02      	ldr	r2, [sp, #8]
 8007c54:	1c59      	adds	r1, r3, #1
 8007c56:	9801      	ldr	r0, [sp, #4]
 8007c58:	230a      	movs	r3, #10
 8007c5a:	f000 ffbb 	bl	8008bd4 <_strtol_r>
 8007c5e:	9b07      	ldr	r3, [sp, #28]
 8007c60:	9f08      	ldr	r7, [sp, #32]
 8007c62:	1ac2      	subs	r2, r0, r3
 8007c64:	0033      	movs	r3, r6
 8007c66:	3370      	adds	r3, #112	; 0x70
 8007c68:	33ff      	adds	r3, #255	; 0xff
 8007c6a:	429f      	cmp	r7, r3
 8007c6c:	d302      	bcc.n	8007c74 <_scanf_float+0x3c8>
 8007c6e:	0037      	movs	r7, r6
 8007c70:	376f      	adds	r7, #111	; 0x6f
 8007c72:	37ff      	adds	r7, #255	; 0xff
 8007c74:	0038      	movs	r0, r7
 8007c76:	490f      	ldr	r1, [pc, #60]	; (8007cb4 <_scanf_float+0x408>)
 8007c78:	f000 f836 	bl	8007ce8 <siprintf>
 8007c7c:	e7cd      	b.n	8007c1a <_scanf_float+0x36e>
 8007c7e:	1d1a      	adds	r2, r3, #4
 8007c80:	0749      	lsls	r1, r1, #29
 8007c82:	d4d7      	bmi.n	8007c34 <_scanf_float+0x388>
 8007c84:	9906      	ldr	r1, [sp, #24]
 8007c86:	0020      	movs	r0, r4
 8007c88:	600a      	str	r2, [r1, #0]
 8007c8a:	681f      	ldr	r7, [r3, #0]
 8007c8c:	0022      	movs	r2, r4
 8007c8e:	002b      	movs	r3, r5
 8007c90:	0029      	movs	r1, r5
 8007c92:	f7fa ff77 	bl	8002b84 <__aeabi_dcmpun>
 8007c96:	2800      	cmp	r0, #0
 8007c98:	d004      	beq.n	8007ca4 <_scanf_float+0x3f8>
 8007c9a:	4807      	ldr	r0, [pc, #28]	; (8007cb8 <_scanf_float+0x40c>)
 8007c9c:	f000 f820 	bl	8007ce0 <nanf>
 8007ca0:	6038      	str	r0, [r7, #0]
 8007ca2:	e7cc      	b.n	8007c3e <_scanf_float+0x392>
 8007ca4:	0020      	movs	r0, r4
 8007ca6:	0029      	movs	r1, r5
 8007ca8:	f7fb f85e 	bl	8002d68 <__aeabi_d2f>
 8007cac:	e7f8      	b.n	8007ca0 <_scanf_float+0x3f4>
 8007cae:	2300      	movs	r3, #0
 8007cb0:	e640      	b.n	8007934 <_scanf_float+0x88>
 8007cb2:	46c0      	nop			; (mov r8, r8)
 8007cb4:	0800c4ba 	.word	0x0800c4ba
 8007cb8:	0800c8db 	.word	0x0800c8db

08007cbc <_sbrk_r>:
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	b570      	push	{r4, r5, r6, lr}
 8007cc0:	4d06      	ldr	r5, [pc, #24]	; (8007cdc <_sbrk_r+0x20>)
 8007cc2:	0004      	movs	r4, r0
 8007cc4:	0008      	movs	r0, r1
 8007cc6:	602b      	str	r3, [r5, #0]
 8007cc8:	f7fc fa44 	bl	8004154 <_sbrk>
 8007ccc:	1c43      	adds	r3, r0, #1
 8007cce:	d103      	bne.n	8007cd8 <_sbrk_r+0x1c>
 8007cd0:	682b      	ldr	r3, [r5, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d000      	beq.n	8007cd8 <_sbrk_r+0x1c>
 8007cd6:	6023      	str	r3, [r4, #0]
 8007cd8:	bd70      	pop	{r4, r5, r6, pc}
 8007cda:	46c0      	nop			; (mov r8, r8)
 8007cdc:	200009e0 	.word	0x200009e0

08007ce0 <nanf>:
 8007ce0:	4800      	ldr	r0, [pc, #0]	; (8007ce4 <nanf+0x4>)
 8007ce2:	4770      	bx	lr
 8007ce4:	7fc00000 	.word	0x7fc00000

08007ce8 <siprintf>:
 8007ce8:	b40e      	push	{r1, r2, r3}
 8007cea:	b500      	push	{lr}
 8007cec:	490b      	ldr	r1, [pc, #44]	; (8007d1c <siprintf+0x34>)
 8007cee:	b09c      	sub	sp, #112	; 0x70
 8007cf0:	ab1d      	add	r3, sp, #116	; 0x74
 8007cf2:	9002      	str	r0, [sp, #8]
 8007cf4:	9006      	str	r0, [sp, #24]
 8007cf6:	9107      	str	r1, [sp, #28]
 8007cf8:	9104      	str	r1, [sp, #16]
 8007cfa:	4809      	ldr	r0, [pc, #36]	; (8007d20 <siprintf+0x38>)
 8007cfc:	4909      	ldr	r1, [pc, #36]	; (8007d24 <siprintf+0x3c>)
 8007cfe:	cb04      	ldmia	r3!, {r2}
 8007d00:	9105      	str	r1, [sp, #20]
 8007d02:	6800      	ldr	r0, [r0, #0]
 8007d04:	a902      	add	r1, sp, #8
 8007d06:	9301      	str	r3, [sp, #4]
 8007d08:	f002 ff4e 	bl	800aba8 <_svfiprintf_r>
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	9a02      	ldr	r2, [sp, #8]
 8007d10:	7013      	strb	r3, [r2, #0]
 8007d12:	b01c      	add	sp, #112	; 0x70
 8007d14:	bc08      	pop	{r3}
 8007d16:	b003      	add	sp, #12
 8007d18:	4718      	bx	r3
 8007d1a:	46c0      	nop			; (mov r8, r8)
 8007d1c:	7fffffff 	.word	0x7fffffff
 8007d20:	20000054 	.word	0x20000054
 8007d24:	ffff0208 	.word	0xffff0208

08007d28 <siscanf>:
 8007d28:	b40e      	push	{r1, r2, r3}
 8007d2a:	b530      	push	{r4, r5, lr}
 8007d2c:	2381      	movs	r3, #129	; 0x81
 8007d2e:	b09c      	sub	sp, #112	; 0x70
 8007d30:	466a      	mov	r2, sp
 8007d32:	ac1f      	add	r4, sp, #124	; 0x7c
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	cc20      	ldmia	r4!, {r5}
 8007d38:	8293      	strh	r3, [r2, #20]
 8007d3a:	9002      	str	r0, [sp, #8]
 8007d3c:	9006      	str	r0, [sp, #24]
 8007d3e:	f7f8 f9e9 	bl	8000114 <strlen>
 8007d42:	4b0b      	ldr	r3, [pc, #44]	; (8007d70 <siscanf+0x48>)
 8007d44:	466a      	mov	r2, sp
 8007d46:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d48:	2300      	movs	r3, #0
 8007d4a:	9003      	str	r0, [sp, #12]
 8007d4c:	9007      	str	r0, [sp, #28]
 8007d4e:	4809      	ldr	r0, [pc, #36]	; (8007d74 <siscanf+0x4c>)
 8007d50:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d52:	9314      	str	r3, [sp, #80]	; 0x50
 8007d54:	3b01      	subs	r3, #1
 8007d56:	82d3      	strh	r3, [r2, #22]
 8007d58:	a902      	add	r1, sp, #8
 8007d5a:	0023      	movs	r3, r4
 8007d5c:	002a      	movs	r2, r5
 8007d5e:	6800      	ldr	r0, [r0, #0]
 8007d60:	9401      	str	r4, [sp, #4]
 8007d62:	f003 f87d 	bl	800ae60 <__ssvfiscanf_r>
 8007d66:	b01c      	add	sp, #112	; 0x70
 8007d68:	bc30      	pop	{r4, r5}
 8007d6a:	bc08      	pop	{r3}
 8007d6c:	b003      	add	sp, #12
 8007d6e:	4718      	bx	r3
 8007d70:	08007da1 	.word	0x08007da1
 8007d74:	20000054 	.word	0x20000054

08007d78 <__sread>:
 8007d78:	b570      	push	{r4, r5, r6, lr}
 8007d7a:	000c      	movs	r4, r1
 8007d7c:	250e      	movs	r5, #14
 8007d7e:	5f49      	ldrsh	r1, [r1, r5]
 8007d80:	f003 fb4e 	bl	800b420 <_read_r>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	db03      	blt.n	8007d90 <__sread+0x18>
 8007d88:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007d8a:	181b      	adds	r3, r3, r0
 8007d8c:	6563      	str	r3, [r4, #84]	; 0x54
 8007d8e:	bd70      	pop	{r4, r5, r6, pc}
 8007d90:	89a3      	ldrh	r3, [r4, #12]
 8007d92:	4a02      	ldr	r2, [pc, #8]	; (8007d9c <__sread+0x24>)
 8007d94:	4013      	ands	r3, r2
 8007d96:	81a3      	strh	r3, [r4, #12]
 8007d98:	e7f9      	b.n	8007d8e <__sread+0x16>
 8007d9a:	46c0      	nop			; (mov r8, r8)
 8007d9c:	ffffefff 	.word	0xffffefff

08007da0 <__seofread>:
 8007da0:	2000      	movs	r0, #0
 8007da2:	4770      	bx	lr

08007da4 <__swrite>:
 8007da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007da6:	001f      	movs	r7, r3
 8007da8:	898b      	ldrh	r3, [r1, #12]
 8007daa:	0005      	movs	r5, r0
 8007dac:	000c      	movs	r4, r1
 8007dae:	0016      	movs	r6, r2
 8007db0:	05db      	lsls	r3, r3, #23
 8007db2:	d505      	bpl.n	8007dc0 <__swrite+0x1c>
 8007db4:	230e      	movs	r3, #14
 8007db6:	5ec9      	ldrsh	r1, [r1, r3]
 8007db8:	2200      	movs	r2, #0
 8007dba:	2302      	movs	r3, #2
 8007dbc:	f002 f952 	bl	800a064 <_lseek_r>
 8007dc0:	89a3      	ldrh	r3, [r4, #12]
 8007dc2:	4a05      	ldr	r2, [pc, #20]	; (8007dd8 <__swrite+0x34>)
 8007dc4:	0028      	movs	r0, r5
 8007dc6:	4013      	ands	r3, r2
 8007dc8:	81a3      	strh	r3, [r4, #12]
 8007dca:	0032      	movs	r2, r6
 8007dcc:	230e      	movs	r3, #14
 8007dce:	5ee1      	ldrsh	r1, [r4, r3]
 8007dd0:	003b      	movs	r3, r7
 8007dd2:	f000 ff03 	bl	8008bdc <_write_r>
 8007dd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dd8:	ffffefff 	.word	0xffffefff

08007ddc <__sseek>:
 8007ddc:	b570      	push	{r4, r5, r6, lr}
 8007dde:	000c      	movs	r4, r1
 8007de0:	250e      	movs	r5, #14
 8007de2:	5f49      	ldrsh	r1, [r1, r5]
 8007de4:	f002 f93e 	bl	800a064 <_lseek_r>
 8007de8:	89a3      	ldrh	r3, [r4, #12]
 8007dea:	1c42      	adds	r2, r0, #1
 8007dec:	d103      	bne.n	8007df6 <__sseek+0x1a>
 8007dee:	4a05      	ldr	r2, [pc, #20]	; (8007e04 <__sseek+0x28>)
 8007df0:	4013      	ands	r3, r2
 8007df2:	81a3      	strh	r3, [r4, #12]
 8007df4:	bd70      	pop	{r4, r5, r6, pc}
 8007df6:	2280      	movs	r2, #128	; 0x80
 8007df8:	0152      	lsls	r2, r2, #5
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	81a3      	strh	r3, [r4, #12]
 8007dfe:	6560      	str	r0, [r4, #84]	; 0x54
 8007e00:	e7f8      	b.n	8007df4 <__sseek+0x18>
 8007e02:	46c0      	nop			; (mov r8, r8)
 8007e04:	ffffefff 	.word	0xffffefff

08007e08 <__sclose>:
 8007e08:	b510      	push	{r4, lr}
 8007e0a:	230e      	movs	r3, #14
 8007e0c:	5ec9      	ldrsh	r1, [r1, r3]
 8007e0e:	f000 fef9 	bl	8008c04 <_close_r>
 8007e12:	bd10      	pop	{r4, pc}

08007e14 <strcpy>:
 8007e14:	0003      	movs	r3, r0
 8007e16:	780a      	ldrb	r2, [r1, #0]
 8007e18:	3101      	adds	r1, #1
 8007e1a:	701a      	strb	r2, [r3, #0]
 8007e1c:	3301      	adds	r3, #1
 8007e1e:	2a00      	cmp	r2, #0
 8007e20:	d1f9      	bne.n	8007e16 <strcpy+0x2>
 8007e22:	4770      	bx	lr

08007e24 <strstr>:
 8007e24:	780a      	ldrb	r2, [r1, #0]
 8007e26:	b530      	push	{r4, r5, lr}
 8007e28:	2a00      	cmp	r2, #0
 8007e2a:	d10c      	bne.n	8007e46 <strstr+0x22>
 8007e2c:	bd30      	pop	{r4, r5, pc}
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d108      	bne.n	8007e44 <strstr+0x20>
 8007e32:	2301      	movs	r3, #1
 8007e34:	5ccc      	ldrb	r4, [r1, r3]
 8007e36:	2c00      	cmp	r4, #0
 8007e38:	d0f8      	beq.n	8007e2c <strstr+0x8>
 8007e3a:	5cc5      	ldrb	r5, [r0, r3]
 8007e3c:	42a5      	cmp	r5, r4
 8007e3e:	d101      	bne.n	8007e44 <strstr+0x20>
 8007e40:	3301      	adds	r3, #1
 8007e42:	e7f7      	b.n	8007e34 <strstr+0x10>
 8007e44:	3001      	adds	r0, #1
 8007e46:	7803      	ldrb	r3, [r0, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1f0      	bne.n	8007e2e <strstr+0xa>
 8007e4c:	0018      	movs	r0, r3
 8007e4e:	e7ed      	b.n	8007e2c <strstr+0x8>

08007e50 <sulp>:
 8007e50:	b570      	push	{r4, r5, r6, lr}
 8007e52:	0016      	movs	r6, r2
 8007e54:	000d      	movs	r5, r1
 8007e56:	f002 fcd3 	bl	800a800 <__ulp>
 8007e5a:	2e00      	cmp	r6, #0
 8007e5c:	d00d      	beq.n	8007e7a <sulp+0x2a>
 8007e5e:	236b      	movs	r3, #107	; 0x6b
 8007e60:	006a      	lsls	r2, r5, #1
 8007e62:	0d52      	lsrs	r2, r2, #21
 8007e64:	1a9b      	subs	r3, r3, r2
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	dd07      	ble.n	8007e7a <sulp+0x2a>
 8007e6a:	2400      	movs	r4, #0
 8007e6c:	4a03      	ldr	r2, [pc, #12]	; (8007e7c <sulp+0x2c>)
 8007e6e:	051b      	lsls	r3, r3, #20
 8007e70:	189d      	adds	r5, r3, r2
 8007e72:	002b      	movs	r3, r5
 8007e74:	0022      	movs	r2, r4
 8007e76:	f7fa f887 	bl	8001f88 <__aeabi_dmul>
 8007e7a:	bd70      	pop	{r4, r5, r6, pc}
 8007e7c:	3ff00000 	.word	0x3ff00000

08007e80 <_strtod_l>:
 8007e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e82:	001d      	movs	r5, r3
 8007e84:	2300      	movs	r3, #0
 8007e86:	b0a5      	sub	sp, #148	; 0x94
 8007e88:	9320      	str	r3, [sp, #128]	; 0x80
 8007e8a:	4bac      	ldr	r3, [pc, #688]	; (800813c <_strtod_l+0x2bc>)
 8007e8c:	9005      	str	r0, [sp, #20]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	9108      	str	r1, [sp, #32]
 8007e92:	0018      	movs	r0, r3
 8007e94:	9307      	str	r3, [sp, #28]
 8007e96:	921b      	str	r2, [sp, #108]	; 0x6c
 8007e98:	f7f8 f93c 	bl	8000114 <strlen>
 8007e9c:	2600      	movs	r6, #0
 8007e9e:	0004      	movs	r4, r0
 8007ea0:	2700      	movs	r7, #0
 8007ea2:	9b08      	ldr	r3, [sp, #32]
 8007ea4:	931f      	str	r3, [sp, #124]	; 0x7c
 8007ea6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007ea8:	7813      	ldrb	r3, [r2, #0]
 8007eaa:	2b2b      	cmp	r3, #43	; 0x2b
 8007eac:	d058      	beq.n	8007f60 <_strtod_l+0xe0>
 8007eae:	d844      	bhi.n	8007f3a <_strtod_l+0xba>
 8007eb0:	2b0d      	cmp	r3, #13
 8007eb2:	d83d      	bhi.n	8007f30 <_strtod_l+0xb0>
 8007eb4:	2b08      	cmp	r3, #8
 8007eb6:	d83d      	bhi.n	8007f34 <_strtod_l+0xb4>
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d047      	beq.n	8007f4c <_strtod_l+0xcc>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	930e      	str	r3, [sp, #56]	; 0x38
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007ec4:	920a      	str	r2, [sp, #40]	; 0x28
 8007ec6:	9306      	str	r3, [sp, #24]
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	2b30      	cmp	r3, #48	; 0x30
 8007ecc:	d000      	beq.n	8007ed0 <_strtod_l+0x50>
 8007ece:	e07f      	b.n	8007fd0 <_strtod_l+0x150>
 8007ed0:	9b06      	ldr	r3, [sp, #24]
 8007ed2:	3220      	adds	r2, #32
 8007ed4:	785b      	ldrb	r3, [r3, #1]
 8007ed6:	4393      	bics	r3, r2
 8007ed8:	2b58      	cmp	r3, #88	; 0x58
 8007eda:	d000      	beq.n	8007ede <_strtod_l+0x5e>
 8007edc:	e06e      	b.n	8007fbc <_strtod_l+0x13c>
 8007ede:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ee0:	9502      	str	r5, [sp, #8]
 8007ee2:	9301      	str	r3, [sp, #4]
 8007ee4:	ab20      	add	r3, sp, #128	; 0x80
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	4a95      	ldr	r2, [pc, #596]	; (8008140 <_strtod_l+0x2c0>)
 8007eea:	ab21      	add	r3, sp, #132	; 0x84
 8007eec:	9805      	ldr	r0, [sp, #20]
 8007eee:	a91f      	add	r1, sp, #124	; 0x7c
 8007ef0:	f001 fdaa 	bl	8009a48 <__gethex>
 8007ef4:	2307      	movs	r3, #7
 8007ef6:	0005      	movs	r5, r0
 8007ef8:	0004      	movs	r4, r0
 8007efa:	401d      	ands	r5, r3
 8007efc:	4218      	tst	r0, r3
 8007efe:	d006      	beq.n	8007f0e <_strtod_l+0x8e>
 8007f00:	2d06      	cmp	r5, #6
 8007f02:	d12f      	bne.n	8007f64 <_strtod_l+0xe4>
 8007f04:	9b06      	ldr	r3, [sp, #24]
 8007f06:	3301      	adds	r3, #1
 8007f08:	931f      	str	r3, [sp, #124]	; 0x7c
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	930e      	str	r3, [sp, #56]	; 0x38
 8007f0e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d002      	beq.n	8007f1a <_strtod_l+0x9a>
 8007f14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f16:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007f18:	601a      	str	r2, [r3, #0]
 8007f1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d01c      	beq.n	8007f5a <_strtod_l+0xda>
 8007f20:	2380      	movs	r3, #128	; 0x80
 8007f22:	0032      	movs	r2, r6
 8007f24:	061b      	lsls	r3, r3, #24
 8007f26:	18fb      	adds	r3, r7, r3
 8007f28:	0010      	movs	r0, r2
 8007f2a:	0019      	movs	r1, r3
 8007f2c:	b025      	add	sp, #148	; 0x94
 8007f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f30:	2b20      	cmp	r3, #32
 8007f32:	d1c3      	bne.n	8007ebc <_strtod_l+0x3c>
 8007f34:	3201      	adds	r2, #1
 8007f36:	921f      	str	r2, [sp, #124]	; 0x7c
 8007f38:	e7b5      	b.n	8007ea6 <_strtod_l+0x26>
 8007f3a:	2b2d      	cmp	r3, #45	; 0x2d
 8007f3c:	d1be      	bne.n	8007ebc <_strtod_l+0x3c>
 8007f3e:	3b2c      	subs	r3, #44	; 0x2c
 8007f40:	930e      	str	r3, [sp, #56]	; 0x38
 8007f42:	1c53      	adds	r3, r2, #1
 8007f44:	931f      	str	r3, [sp, #124]	; 0x7c
 8007f46:	7853      	ldrb	r3, [r2, #1]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d1b9      	bne.n	8007ec0 <_strtod_l+0x40>
 8007f4c:	9b08      	ldr	r3, [sp, #32]
 8007f4e:	931f      	str	r3, [sp, #124]	; 0x7c
 8007f50:	2300      	movs	r3, #0
 8007f52:	930e      	str	r3, [sp, #56]	; 0x38
 8007f54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d1dc      	bne.n	8007f14 <_strtod_l+0x94>
 8007f5a:	0032      	movs	r2, r6
 8007f5c:	003b      	movs	r3, r7
 8007f5e:	e7e3      	b.n	8007f28 <_strtod_l+0xa8>
 8007f60:	2300      	movs	r3, #0
 8007f62:	e7ed      	b.n	8007f40 <_strtod_l+0xc0>
 8007f64:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007f66:	2a00      	cmp	r2, #0
 8007f68:	d007      	beq.n	8007f7a <_strtod_l+0xfa>
 8007f6a:	2135      	movs	r1, #53	; 0x35
 8007f6c:	a822      	add	r0, sp, #136	; 0x88
 8007f6e:	f002 fd48 	bl	800aa02 <__copybits>
 8007f72:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007f74:	9805      	ldr	r0, [sp, #20]
 8007f76:	f002 f903 	bl	800a180 <_Bfree>
 8007f7a:	1e68      	subs	r0, r5, #1
 8007f7c:	2804      	cmp	r0, #4
 8007f7e:	d806      	bhi.n	8007f8e <_strtod_l+0x10e>
 8007f80:	f7f8 f8d0 	bl	8000124 <__gnu_thumb1_case_uqi>
 8007f84:	1816030b 	.word	0x1816030b
 8007f88:	0b          	.byte	0x0b
 8007f89:	00          	.byte	0x00
 8007f8a:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007f8c:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8007f8e:	0723      	lsls	r3, r4, #28
 8007f90:	d5bd      	bpl.n	8007f0e <_strtod_l+0x8e>
 8007f92:	2380      	movs	r3, #128	; 0x80
 8007f94:	061b      	lsls	r3, r3, #24
 8007f96:	431f      	orrs	r7, r3
 8007f98:	e7b9      	b.n	8007f0e <_strtod_l+0x8e>
 8007f9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f9c:	4a69      	ldr	r2, [pc, #420]	; (8008144 <_strtod_l+0x2c4>)
 8007f9e:	496a      	ldr	r1, [pc, #424]	; (8008148 <_strtod_l+0x2c8>)
 8007fa0:	401a      	ands	r2, r3
 8007fa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fa4:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007fa6:	185b      	adds	r3, r3, r1
 8007fa8:	051b      	lsls	r3, r3, #20
 8007faa:	431a      	orrs	r2, r3
 8007fac:	0017      	movs	r7, r2
 8007fae:	e7ee      	b.n	8007f8e <_strtod_l+0x10e>
 8007fb0:	4f66      	ldr	r7, [pc, #408]	; (800814c <_strtod_l+0x2cc>)
 8007fb2:	e7ec      	b.n	8007f8e <_strtod_l+0x10e>
 8007fb4:	2601      	movs	r6, #1
 8007fb6:	4f66      	ldr	r7, [pc, #408]	; (8008150 <_strtod_l+0x2d0>)
 8007fb8:	4276      	negs	r6, r6
 8007fba:	e7e8      	b.n	8007f8e <_strtod_l+0x10e>
 8007fbc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007fbe:	1c5a      	adds	r2, r3, #1
 8007fc0:	921f      	str	r2, [sp, #124]	; 0x7c
 8007fc2:	785b      	ldrb	r3, [r3, #1]
 8007fc4:	2b30      	cmp	r3, #48	; 0x30
 8007fc6:	d0f9      	beq.n	8007fbc <_strtod_l+0x13c>
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d0a0      	beq.n	8007f0e <_strtod_l+0x8e>
 8007fcc:	2301      	movs	r3, #1
 8007fce:	930a      	str	r3, [sp, #40]	; 0x28
 8007fd0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007fd2:	220a      	movs	r2, #10
 8007fd4:	9310      	str	r3, [sp, #64]	; 0x40
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007fda:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fdc:	9309      	str	r3, [sp, #36]	; 0x24
 8007fde:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8007fe0:	7805      	ldrb	r5, [r0, #0]
 8007fe2:	002b      	movs	r3, r5
 8007fe4:	3b30      	subs	r3, #48	; 0x30
 8007fe6:	b2d9      	uxtb	r1, r3
 8007fe8:	2909      	cmp	r1, #9
 8007fea:	d927      	bls.n	800803c <_strtod_l+0x1bc>
 8007fec:	0022      	movs	r2, r4
 8007fee:	9907      	ldr	r1, [sp, #28]
 8007ff0:	f003 fa6c 	bl	800b4cc <strncmp>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	d033      	beq.n	8008060 <_strtod_l+0x1e0>
 8007ff8:	2000      	movs	r0, #0
 8007ffa:	002b      	movs	r3, r5
 8007ffc:	4684      	mov	ip, r0
 8007ffe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008000:	900c      	str	r0, [sp, #48]	; 0x30
 8008002:	9206      	str	r2, [sp, #24]
 8008004:	2220      	movs	r2, #32
 8008006:	0019      	movs	r1, r3
 8008008:	4391      	bics	r1, r2
 800800a:	000a      	movs	r2, r1
 800800c:	2100      	movs	r1, #0
 800800e:	9107      	str	r1, [sp, #28]
 8008010:	2a45      	cmp	r2, #69	; 0x45
 8008012:	d000      	beq.n	8008016 <_strtod_l+0x196>
 8008014:	e0c5      	b.n	80081a2 <_strtod_l+0x322>
 8008016:	9b06      	ldr	r3, [sp, #24]
 8008018:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800801a:	4303      	orrs	r3, r0
 800801c:	4313      	orrs	r3, r2
 800801e:	428b      	cmp	r3, r1
 8008020:	d094      	beq.n	8007f4c <_strtod_l+0xcc>
 8008022:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008024:	9308      	str	r3, [sp, #32]
 8008026:	3301      	adds	r3, #1
 8008028:	931f      	str	r3, [sp, #124]	; 0x7c
 800802a:	9b08      	ldr	r3, [sp, #32]
 800802c:	785b      	ldrb	r3, [r3, #1]
 800802e:	2b2b      	cmp	r3, #43	; 0x2b
 8008030:	d076      	beq.n	8008120 <_strtod_l+0x2a0>
 8008032:	000c      	movs	r4, r1
 8008034:	2b2d      	cmp	r3, #45	; 0x2d
 8008036:	d179      	bne.n	800812c <_strtod_l+0x2ac>
 8008038:	2401      	movs	r4, #1
 800803a:	e072      	b.n	8008122 <_strtod_l+0x2a2>
 800803c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800803e:	2908      	cmp	r1, #8
 8008040:	dc09      	bgt.n	8008056 <_strtod_l+0x1d6>
 8008042:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008044:	4351      	muls	r1, r2
 8008046:	185b      	adds	r3, r3, r1
 8008048:	930b      	str	r3, [sp, #44]	; 0x2c
 800804a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800804c:	3001      	adds	r0, #1
 800804e:	3301      	adds	r3, #1
 8008050:	9309      	str	r3, [sp, #36]	; 0x24
 8008052:	901f      	str	r0, [sp, #124]	; 0x7c
 8008054:	e7c3      	b.n	8007fde <_strtod_l+0x15e>
 8008056:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008058:	4351      	muls	r1, r2
 800805a:	185b      	adds	r3, r3, r1
 800805c:	930f      	str	r3, [sp, #60]	; 0x3c
 800805e:	e7f4      	b.n	800804a <_strtod_l+0x1ca>
 8008060:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008062:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008064:	191c      	adds	r4, r3, r4
 8008066:	941f      	str	r4, [sp, #124]	; 0x7c
 8008068:	7823      	ldrb	r3, [r4, #0]
 800806a:	2a00      	cmp	r2, #0
 800806c:	d039      	beq.n	80080e2 <_strtod_l+0x262>
 800806e:	900c      	str	r0, [sp, #48]	; 0x30
 8008070:	9206      	str	r2, [sp, #24]
 8008072:	001a      	movs	r2, r3
 8008074:	3a30      	subs	r2, #48	; 0x30
 8008076:	2a09      	cmp	r2, #9
 8008078:	d912      	bls.n	80080a0 <_strtod_l+0x220>
 800807a:	2201      	movs	r2, #1
 800807c:	4694      	mov	ip, r2
 800807e:	e7c1      	b.n	8008004 <_strtod_l+0x184>
 8008080:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008082:	3001      	adds	r0, #1
 8008084:	1c5a      	adds	r2, r3, #1
 8008086:	921f      	str	r2, [sp, #124]	; 0x7c
 8008088:	785b      	ldrb	r3, [r3, #1]
 800808a:	2b30      	cmp	r3, #48	; 0x30
 800808c:	d0f8      	beq.n	8008080 <_strtod_l+0x200>
 800808e:	001a      	movs	r2, r3
 8008090:	3a31      	subs	r2, #49	; 0x31
 8008092:	2a08      	cmp	r2, #8
 8008094:	d83f      	bhi.n	8008116 <_strtod_l+0x296>
 8008096:	900c      	str	r0, [sp, #48]	; 0x30
 8008098:	2000      	movs	r0, #0
 800809a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800809c:	9006      	str	r0, [sp, #24]
 800809e:	9210      	str	r2, [sp, #64]	; 0x40
 80080a0:	001a      	movs	r2, r3
 80080a2:	1c41      	adds	r1, r0, #1
 80080a4:	3a30      	subs	r2, #48	; 0x30
 80080a6:	2b30      	cmp	r3, #48	; 0x30
 80080a8:	d015      	beq.n	80080d6 <_strtod_l+0x256>
 80080aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080ac:	185b      	adds	r3, r3, r1
 80080ae:	210a      	movs	r1, #10
 80080b0:	930c      	str	r3, [sp, #48]	; 0x30
 80080b2:	9b06      	ldr	r3, [sp, #24]
 80080b4:	18c4      	adds	r4, r0, r3
 80080b6:	42a3      	cmp	r3, r4
 80080b8:	d115      	bne.n	80080e6 <_strtod_l+0x266>
 80080ba:	9906      	ldr	r1, [sp, #24]
 80080bc:	9b06      	ldr	r3, [sp, #24]
 80080be:	3101      	adds	r1, #1
 80080c0:	1809      	adds	r1, r1, r0
 80080c2:	181b      	adds	r3, r3, r0
 80080c4:	9106      	str	r1, [sp, #24]
 80080c6:	2b08      	cmp	r3, #8
 80080c8:	dc1b      	bgt.n	8008102 <_strtod_l+0x282>
 80080ca:	230a      	movs	r3, #10
 80080cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80080ce:	434b      	muls	r3, r1
 80080d0:	2100      	movs	r1, #0
 80080d2:	18d3      	adds	r3, r2, r3
 80080d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80080d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80080d8:	0008      	movs	r0, r1
 80080da:	1c5a      	adds	r2, r3, #1
 80080dc:	921f      	str	r2, [sp, #124]	; 0x7c
 80080de:	785b      	ldrb	r3, [r3, #1]
 80080e0:	e7c7      	b.n	8008072 <_strtod_l+0x1f2>
 80080e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080e4:	e7d1      	b.n	800808a <_strtod_l+0x20a>
 80080e6:	2b08      	cmp	r3, #8
 80080e8:	dc04      	bgt.n	80080f4 <_strtod_l+0x274>
 80080ea:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80080ec:	434d      	muls	r5, r1
 80080ee:	950b      	str	r5, [sp, #44]	; 0x2c
 80080f0:	3301      	adds	r3, #1
 80080f2:	e7e0      	b.n	80080b6 <_strtod_l+0x236>
 80080f4:	1c5d      	adds	r5, r3, #1
 80080f6:	2d10      	cmp	r5, #16
 80080f8:	dcfa      	bgt.n	80080f0 <_strtod_l+0x270>
 80080fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80080fc:	434d      	muls	r5, r1
 80080fe:	950f      	str	r5, [sp, #60]	; 0x3c
 8008100:	e7f6      	b.n	80080f0 <_strtod_l+0x270>
 8008102:	9b06      	ldr	r3, [sp, #24]
 8008104:	2100      	movs	r1, #0
 8008106:	2b10      	cmp	r3, #16
 8008108:	dce5      	bgt.n	80080d6 <_strtod_l+0x256>
 800810a:	230a      	movs	r3, #10
 800810c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800810e:	4343      	muls	r3, r0
 8008110:	18d3      	adds	r3, r2, r3
 8008112:	930f      	str	r3, [sp, #60]	; 0x3c
 8008114:	e7df      	b.n	80080d6 <_strtod_l+0x256>
 8008116:	2200      	movs	r2, #0
 8008118:	920c      	str	r2, [sp, #48]	; 0x30
 800811a:	9206      	str	r2, [sp, #24]
 800811c:	3201      	adds	r2, #1
 800811e:	e7ad      	b.n	800807c <_strtod_l+0x1fc>
 8008120:	2400      	movs	r4, #0
 8008122:	9b08      	ldr	r3, [sp, #32]
 8008124:	3302      	adds	r3, #2
 8008126:	931f      	str	r3, [sp, #124]	; 0x7c
 8008128:	9b08      	ldr	r3, [sp, #32]
 800812a:	789b      	ldrb	r3, [r3, #2]
 800812c:	001a      	movs	r2, r3
 800812e:	3a30      	subs	r2, #48	; 0x30
 8008130:	2a09      	cmp	r2, #9
 8008132:	d913      	bls.n	800815c <_strtod_l+0x2dc>
 8008134:	9a08      	ldr	r2, [sp, #32]
 8008136:	921f      	str	r2, [sp, #124]	; 0x7c
 8008138:	2200      	movs	r2, #0
 800813a:	e031      	b.n	80081a0 <_strtod_l+0x320>
 800813c:	0800c708 	.word	0x0800c708
 8008140:	0800c4c0 	.word	0x0800c4c0
 8008144:	ffefffff 	.word	0xffefffff
 8008148:	00000433 	.word	0x00000433
 800814c:	7ff00000 	.word	0x7ff00000
 8008150:	7fffffff 	.word	0x7fffffff
 8008154:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008156:	1c5a      	adds	r2, r3, #1
 8008158:	921f      	str	r2, [sp, #124]	; 0x7c
 800815a:	785b      	ldrb	r3, [r3, #1]
 800815c:	2b30      	cmp	r3, #48	; 0x30
 800815e:	d0f9      	beq.n	8008154 <_strtod_l+0x2d4>
 8008160:	2200      	movs	r2, #0
 8008162:	9207      	str	r2, [sp, #28]
 8008164:	001a      	movs	r2, r3
 8008166:	3a31      	subs	r2, #49	; 0x31
 8008168:	2a08      	cmp	r2, #8
 800816a:	d81a      	bhi.n	80081a2 <_strtod_l+0x322>
 800816c:	3b30      	subs	r3, #48	; 0x30
 800816e:	001a      	movs	r2, r3
 8008170:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008172:	9307      	str	r3, [sp, #28]
 8008174:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008176:	1c59      	adds	r1, r3, #1
 8008178:	911f      	str	r1, [sp, #124]	; 0x7c
 800817a:	785b      	ldrb	r3, [r3, #1]
 800817c:	001d      	movs	r5, r3
 800817e:	3d30      	subs	r5, #48	; 0x30
 8008180:	2d09      	cmp	r5, #9
 8008182:	d939      	bls.n	80081f8 <_strtod_l+0x378>
 8008184:	9d07      	ldr	r5, [sp, #28]
 8008186:	1b49      	subs	r1, r1, r5
 8008188:	4db0      	ldr	r5, [pc, #704]	; (800844c <_strtod_l+0x5cc>)
 800818a:	9507      	str	r5, [sp, #28]
 800818c:	2908      	cmp	r1, #8
 800818e:	dc03      	bgt.n	8008198 <_strtod_l+0x318>
 8008190:	9207      	str	r2, [sp, #28]
 8008192:	42aa      	cmp	r2, r5
 8008194:	dd00      	ble.n	8008198 <_strtod_l+0x318>
 8008196:	9507      	str	r5, [sp, #28]
 8008198:	2c00      	cmp	r4, #0
 800819a:	d002      	beq.n	80081a2 <_strtod_l+0x322>
 800819c:	9a07      	ldr	r2, [sp, #28]
 800819e:	4252      	negs	r2, r2
 80081a0:	9207      	str	r2, [sp, #28]
 80081a2:	9a06      	ldr	r2, [sp, #24]
 80081a4:	2a00      	cmp	r2, #0
 80081a6:	d14b      	bne.n	8008240 <_strtod_l+0x3c0>
 80081a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081aa:	4310      	orrs	r0, r2
 80081ac:	d000      	beq.n	80081b0 <_strtod_l+0x330>
 80081ae:	e6ae      	b.n	8007f0e <_strtod_l+0x8e>
 80081b0:	4662      	mov	r2, ip
 80081b2:	2a00      	cmp	r2, #0
 80081b4:	d000      	beq.n	80081b8 <_strtod_l+0x338>
 80081b6:	e6c9      	b.n	8007f4c <_strtod_l+0xcc>
 80081b8:	2b69      	cmp	r3, #105	; 0x69
 80081ba:	d025      	beq.n	8008208 <_strtod_l+0x388>
 80081bc:	dc21      	bgt.n	8008202 <_strtod_l+0x382>
 80081be:	2b49      	cmp	r3, #73	; 0x49
 80081c0:	d022      	beq.n	8008208 <_strtod_l+0x388>
 80081c2:	2b4e      	cmp	r3, #78	; 0x4e
 80081c4:	d000      	beq.n	80081c8 <_strtod_l+0x348>
 80081c6:	e6c1      	b.n	8007f4c <_strtod_l+0xcc>
 80081c8:	49a1      	ldr	r1, [pc, #644]	; (8008450 <_strtod_l+0x5d0>)
 80081ca:	a81f      	add	r0, sp, #124	; 0x7c
 80081cc:	f001 fe8a 	bl	8009ee4 <__match>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	d100      	bne.n	80081d6 <_strtod_l+0x356>
 80081d4:	e6ba      	b.n	8007f4c <_strtod_l+0xcc>
 80081d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80081d8:	781b      	ldrb	r3, [r3, #0]
 80081da:	2b28      	cmp	r3, #40	; 0x28
 80081dc:	d12a      	bne.n	8008234 <_strtod_l+0x3b4>
 80081de:	499d      	ldr	r1, [pc, #628]	; (8008454 <_strtod_l+0x5d4>)
 80081e0:	aa22      	add	r2, sp, #136	; 0x88
 80081e2:	a81f      	add	r0, sp, #124	; 0x7c
 80081e4:	f001 fe92 	bl	8009f0c <__hexnan>
 80081e8:	2805      	cmp	r0, #5
 80081ea:	d123      	bne.n	8008234 <_strtod_l+0x3b4>
 80081ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80081ee:	4a9a      	ldr	r2, [pc, #616]	; (8008458 <_strtod_l+0x5d8>)
 80081f0:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80081f2:	431a      	orrs	r2, r3
 80081f4:	0017      	movs	r7, r2
 80081f6:	e68a      	b.n	8007f0e <_strtod_l+0x8e>
 80081f8:	210a      	movs	r1, #10
 80081fa:	434a      	muls	r2, r1
 80081fc:	18d2      	adds	r2, r2, r3
 80081fe:	3a30      	subs	r2, #48	; 0x30
 8008200:	e7b8      	b.n	8008174 <_strtod_l+0x2f4>
 8008202:	2b6e      	cmp	r3, #110	; 0x6e
 8008204:	d0e0      	beq.n	80081c8 <_strtod_l+0x348>
 8008206:	e6a1      	b.n	8007f4c <_strtod_l+0xcc>
 8008208:	4994      	ldr	r1, [pc, #592]	; (800845c <_strtod_l+0x5dc>)
 800820a:	a81f      	add	r0, sp, #124	; 0x7c
 800820c:	f001 fe6a 	bl	8009ee4 <__match>
 8008210:	2800      	cmp	r0, #0
 8008212:	d100      	bne.n	8008216 <_strtod_l+0x396>
 8008214:	e69a      	b.n	8007f4c <_strtod_l+0xcc>
 8008216:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008218:	4991      	ldr	r1, [pc, #580]	; (8008460 <_strtod_l+0x5e0>)
 800821a:	3b01      	subs	r3, #1
 800821c:	a81f      	add	r0, sp, #124	; 0x7c
 800821e:	931f      	str	r3, [sp, #124]	; 0x7c
 8008220:	f001 fe60 	bl	8009ee4 <__match>
 8008224:	2800      	cmp	r0, #0
 8008226:	d102      	bne.n	800822e <_strtod_l+0x3ae>
 8008228:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800822a:	3301      	adds	r3, #1
 800822c:	931f      	str	r3, [sp, #124]	; 0x7c
 800822e:	2600      	movs	r6, #0
 8008230:	4f89      	ldr	r7, [pc, #548]	; (8008458 <_strtod_l+0x5d8>)
 8008232:	e66c      	b.n	8007f0e <_strtod_l+0x8e>
 8008234:	488b      	ldr	r0, [pc, #556]	; (8008464 <_strtod_l+0x5e4>)
 8008236:	f003 f907 	bl	800b448 <nan>
 800823a:	0006      	movs	r6, r0
 800823c:	000f      	movs	r7, r1
 800823e:	e666      	b.n	8007f0e <_strtod_l+0x8e>
 8008240:	9b07      	ldr	r3, [sp, #28]
 8008242:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008244:	1a9b      	subs	r3, r3, r2
 8008246:	930a      	str	r3, [sp, #40]	; 0x28
 8008248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800824a:	2b00      	cmp	r3, #0
 800824c:	d101      	bne.n	8008252 <_strtod_l+0x3d2>
 800824e:	9b06      	ldr	r3, [sp, #24]
 8008250:	9309      	str	r3, [sp, #36]	; 0x24
 8008252:	9c06      	ldr	r4, [sp, #24]
 8008254:	2c10      	cmp	r4, #16
 8008256:	dd00      	ble.n	800825a <_strtod_l+0x3da>
 8008258:	2410      	movs	r4, #16
 800825a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800825c:	f7fa fd16 	bl	8002c8c <__aeabi_ui2d>
 8008260:	9b06      	ldr	r3, [sp, #24]
 8008262:	0006      	movs	r6, r0
 8008264:	000f      	movs	r7, r1
 8008266:	2b09      	cmp	r3, #9
 8008268:	dd15      	ble.n	8008296 <_strtod_l+0x416>
 800826a:	0022      	movs	r2, r4
 800826c:	4b7e      	ldr	r3, [pc, #504]	; (8008468 <_strtod_l+0x5e8>)
 800826e:	3a09      	subs	r2, #9
 8008270:	00d2      	lsls	r2, r2, #3
 8008272:	189b      	adds	r3, r3, r2
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	f7f9 fe86 	bl	8001f88 <__aeabi_dmul>
 800827c:	0006      	movs	r6, r0
 800827e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8008280:	000f      	movs	r7, r1
 8008282:	f7fa fd03 	bl	8002c8c <__aeabi_ui2d>
 8008286:	0002      	movs	r2, r0
 8008288:	000b      	movs	r3, r1
 800828a:	0030      	movs	r0, r6
 800828c:	0039      	movs	r1, r7
 800828e:	f7f8 ff3d 	bl	800110c <__aeabi_dadd>
 8008292:	0006      	movs	r6, r0
 8008294:	000f      	movs	r7, r1
 8008296:	9b06      	ldr	r3, [sp, #24]
 8008298:	2b0f      	cmp	r3, #15
 800829a:	dc39      	bgt.n	8008310 <_strtod_l+0x490>
 800829c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d100      	bne.n	80082a4 <_strtod_l+0x424>
 80082a2:	e634      	b.n	8007f0e <_strtod_l+0x8e>
 80082a4:	dd24      	ble.n	80082f0 <_strtod_l+0x470>
 80082a6:	2b16      	cmp	r3, #22
 80082a8:	dc09      	bgt.n	80082be <_strtod_l+0x43e>
 80082aa:	496f      	ldr	r1, [pc, #444]	; (8008468 <_strtod_l+0x5e8>)
 80082ac:	00db      	lsls	r3, r3, #3
 80082ae:	18c9      	adds	r1, r1, r3
 80082b0:	0032      	movs	r2, r6
 80082b2:	6808      	ldr	r0, [r1, #0]
 80082b4:	6849      	ldr	r1, [r1, #4]
 80082b6:	003b      	movs	r3, r7
 80082b8:	f7f9 fe66 	bl	8001f88 <__aeabi_dmul>
 80082bc:	e7bd      	b.n	800823a <_strtod_l+0x3ba>
 80082be:	2325      	movs	r3, #37	; 0x25
 80082c0:	9a06      	ldr	r2, [sp, #24]
 80082c2:	1a9b      	subs	r3, r3, r2
 80082c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082c6:	4293      	cmp	r3, r2
 80082c8:	db22      	blt.n	8008310 <_strtod_l+0x490>
 80082ca:	240f      	movs	r4, #15
 80082cc:	9b06      	ldr	r3, [sp, #24]
 80082ce:	4d66      	ldr	r5, [pc, #408]	; (8008468 <_strtod_l+0x5e8>)
 80082d0:	1ae4      	subs	r4, r4, r3
 80082d2:	00e1      	lsls	r1, r4, #3
 80082d4:	1869      	adds	r1, r5, r1
 80082d6:	0032      	movs	r2, r6
 80082d8:	6808      	ldr	r0, [r1, #0]
 80082da:	6849      	ldr	r1, [r1, #4]
 80082dc:	003b      	movs	r3, r7
 80082de:	f7f9 fe53 	bl	8001f88 <__aeabi_dmul>
 80082e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082e4:	1b1c      	subs	r4, r3, r4
 80082e6:	00e4      	lsls	r4, r4, #3
 80082e8:	192c      	adds	r4, r5, r4
 80082ea:	6822      	ldr	r2, [r4, #0]
 80082ec:	6863      	ldr	r3, [r4, #4]
 80082ee:	e7e3      	b.n	80082b8 <_strtod_l+0x438>
 80082f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082f2:	3316      	adds	r3, #22
 80082f4:	db0c      	blt.n	8008310 <_strtod_l+0x490>
 80082f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082f8:	9a07      	ldr	r2, [sp, #28]
 80082fa:	0030      	movs	r0, r6
 80082fc:	1a9a      	subs	r2, r3, r2
 80082fe:	4b5a      	ldr	r3, [pc, #360]	; (8008468 <_strtod_l+0x5e8>)
 8008300:	00d2      	lsls	r2, r2, #3
 8008302:	189b      	adds	r3, r3, r2
 8008304:	0039      	movs	r1, r7
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	f7f9 fa3b 	bl	8001784 <__aeabi_ddiv>
 800830e:	e794      	b.n	800823a <_strtod_l+0x3ba>
 8008310:	9b06      	ldr	r3, [sp, #24]
 8008312:	1b1c      	subs	r4, r3, r4
 8008314:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008316:	18e4      	adds	r4, r4, r3
 8008318:	2c00      	cmp	r4, #0
 800831a:	dd72      	ble.n	8008402 <_strtod_l+0x582>
 800831c:	230f      	movs	r3, #15
 800831e:	0021      	movs	r1, r4
 8008320:	4019      	ands	r1, r3
 8008322:	421c      	tst	r4, r3
 8008324:	d00a      	beq.n	800833c <_strtod_l+0x4bc>
 8008326:	00cb      	lsls	r3, r1, #3
 8008328:	494f      	ldr	r1, [pc, #316]	; (8008468 <_strtod_l+0x5e8>)
 800832a:	0032      	movs	r2, r6
 800832c:	18c9      	adds	r1, r1, r3
 800832e:	6808      	ldr	r0, [r1, #0]
 8008330:	6849      	ldr	r1, [r1, #4]
 8008332:	003b      	movs	r3, r7
 8008334:	f7f9 fe28 	bl	8001f88 <__aeabi_dmul>
 8008338:	0006      	movs	r6, r0
 800833a:	000f      	movs	r7, r1
 800833c:	230f      	movs	r3, #15
 800833e:	439c      	bics	r4, r3
 8008340:	d04a      	beq.n	80083d8 <_strtod_l+0x558>
 8008342:	3326      	adds	r3, #38	; 0x26
 8008344:	33ff      	adds	r3, #255	; 0xff
 8008346:	429c      	cmp	r4, r3
 8008348:	dd22      	ble.n	8008390 <_strtod_l+0x510>
 800834a:	2300      	movs	r3, #0
 800834c:	9306      	str	r3, [sp, #24]
 800834e:	9307      	str	r3, [sp, #28]
 8008350:	930b      	str	r3, [sp, #44]	; 0x2c
 8008352:	9309      	str	r3, [sp, #36]	; 0x24
 8008354:	2322      	movs	r3, #34	; 0x22
 8008356:	2600      	movs	r6, #0
 8008358:	9a05      	ldr	r2, [sp, #20]
 800835a:	4f3f      	ldr	r7, [pc, #252]	; (8008458 <_strtod_l+0x5d8>)
 800835c:	6013      	str	r3, [r2, #0]
 800835e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008360:	42b3      	cmp	r3, r6
 8008362:	d100      	bne.n	8008366 <_strtod_l+0x4e6>
 8008364:	e5d3      	b.n	8007f0e <_strtod_l+0x8e>
 8008366:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008368:	9805      	ldr	r0, [sp, #20]
 800836a:	f001 ff09 	bl	800a180 <_Bfree>
 800836e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008370:	9805      	ldr	r0, [sp, #20]
 8008372:	f001 ff05 	bl	800a180 <_Bfree>
 8008376:	9907      	ldr	r1, [sp, #28]
 8008378:	9805      	ldr	r0, [sp, #20]
 800837a:	f001 ff01 	bl	800a180 <_Bfree>
 800837e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008380:	9805      	ldr	r0, [sp, #20]
 8008382:	f001 fefd 	bl	800a180 <_Bfree>
 8008386:	9906      	ldr	r1, [sp, #24]
 8008388:	9805      	ldr	r0, [sp, #20]
 800838a:	f001 fef9 	bl	800a180 <_Bfree>
 800838e:	e5be      	b.n	8007f0e <_strtod_l+0x8e>
 8008390:	2300      	movs	r3, #0
 8008392:	0030      	movs	r0, r6
 8008394:	0039      	movs	r1, r7
 8008396:	4d35      	ldr	r5, [pc, #212]	; (800846c <_strtod_l+0x5ec>)
 8008398:	1124      	asrs	r4, r4, #4
 800839a:	9308      	str	r3, [sp, #32]
 800839c:	2c01      	cmp	r4, #1
 800839e:	dc1e      	bgt.n	80083de <_strtod_l+0x55e>
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d001      	beq.n	80083a8 <_strtod_l+0x528>
 80083a4:	0006      	movs	r6, r0
 80083a6:	000f      	movs	r7, r1
 80083a8:	4b31      	ldr	r3, [pc, #196]	; (8008470 <_strtod_l+0x5f0>)
 80083aa:	0032      	movs	r2, r6
 80083ac:	18ff      	adds	r7, r7, r3
 80083ae:	9b08      	ldr	r3, [sp, #32]
 80083b0:	00dd      	lsls	r5, r3, #3
 80083b2:	4b2e      	ldr	r3, [pc, #184]	; (800846c <_strtod_l+0x5ec>)
 80083b4:	195d      	adds	r5, r3, r5
 80083b6:	6828      	ldr	r0, [r5, #0]
 80083b8:	6869      	ldr	r1, [r5, #4]
 80083ba:	003b      	movs	r3, r7
 80083bc:	f7f9 fde4 	bl	8001f88 <__aeabi_dmul>
 80083c0:	4b25      	ldr	r3, [pc, #148]	; (8008458 <_strtod_l+0x5d8>)
 80083c2:	4a2c      	ldr	r2, [pc, #176]	; (8008474 <_strtod_l+0x5f4>)
 80083c4:	0006      	movs	r6, r0
 80083c6:	400b      	ands	r3, r1
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d8be      	bhi.n	800834a <_strtod_l+0x4ca>
 80083cc:	4a2a      	ldr	r2, [pc, #168]	; (8008478 <_strtod_l+0x5f8>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d913      	bls.n	80083fa <_strtod_l+0x57a>
 80083d2:	2601      	movs	r6, #1
 80083d4:	4f29      	ldr	r7, [pc, #164]	; (800847c <_strtod_l+0x5fc>)
 80083d6:	4276      	negs	r6, r6
 80083d8:	2300      	movs	r3, #0
 80083da:	9308      	str	r3, [sp, #32]
 80083dc:	e087      	b.n	80084ee <_strtod_l+0x66e>
 80083de:	2201      	movs	r2, #1
 80083e0:	4214      	tst	r4, r2
 80083e2:	d004      	beq.n	80083ee <_strtod_l+0x56e>
 80083e4:	682a      	ldr	r2, [r5, #0]
 80083e6:	686b      	ldr	r3, [r5, #4]
 80083e8:	f7f9 fdce 	bl	8001f88 <__aeabi_dmul>
 80083ec:	2301      	movs	r3, #1
 80083ee:	9a08      	ldr	r2, [sp, #32]
 80083f0:	1064      	asrs	r4, r4, #1
 80083f2:	3201      	adds	r2, #1
 80083f4:	9208      	str	r2, [sp, #32]
 80083f6:	3508      	adds	r5, #8
 80083f8:	e7d0      	b.n	800839c <_strtod_l+0x51c>
 80083fa:	23d4      	movs	r3, #212	; 0xd4
 80083fc:	049b      	lsls	r3, r3, #18
 80083fe:	18cf      	adds	r7, r1, r3
 8008400:	e7ea      	b.n	80083d8 <_strtod_l+0x558>
 8008402:	2c00      	cmp	r4, #0
 8008404:	d0e8      	beq.n	80083d8 <_strtod_l+0x558>
 8008406:	4264      	negs	r4, r4
 8008408:	220f      	movs	r2, #15
 800840a:	0023      	movs	r3, r4
 800840c:	4013      	ands	r3, r2
 800840e:	4214      	tst	r4, r2
 8008410:	d00a      	beq.n	8008428 <_strtod_l+0x5a8>
 8008412:	00da      	lsls	r2, r3, #3
 8008414:	4b14      	ldr	r3, [pc, #80]	; (8008468 <_strtod_l+0x5e8>)
 8008416:	0030      	movs	r0, r6
 8008418:	189b      	adds	r3, r3, r2
 800841a:	0039      	movs	r1, r7
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	f7f9 f9b0 	bl	8001784 <__aeabi_ddiv>
 8008424:	0006      	movs	r6, r0
 8008426:	000f      	movs	r7, r1
 8008428:	1124      	asrs	r4, r4, #4
 800842a:	d0d5      	beq.n	80083d8 <_strtod_l+0x558>
 800842c:	2c1f      	cmp	r4, #31
 800842e:	dd27      	ble.n	8008480 <_strtod_l+0x600>
 8008430:	2300      	movs	r3, #0
 8008432:	9306      	str	r3, [sp, #24]
 8008434:	9307      	str	r3, [sp, #28]
 8008436:	930b      	str	r3, [sp, #44]	; 0x2c
 8008438:	9309      	str	r3, [sp, #36]	; 0x24
 800843a:	2322      	movs	r3, #34	; 0x22
 800843c:	9a05      	ldr	r2, [sp, #20]
 800843e:	2600      	movs	r6, #0
 8008440:	6013      	str	r3, [r2, #0]
 8008442:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008444:	2700      	movs	r7, #0
 8008446:	2b00      	cmp	r3, #0
 8008448:	d18d      	bne.n	8008366 <_strtod_l+0x4e6>
 800844a:	e560      	b.n	8007f0e <_strtod_l+0x8e>
 800844c:	00004e1f 	.word	0x00004e1f
 8008450:	0800c495 	.word	0x0800c495
 8008454:	0800c4d4 	.word	0x0800c4d4
 8008458:	7ff00000 	.word	0x7ff00000
 800845c:	0800c48d 	.word	0x0800c48d
 8008460:	0800c614 	.word	0x0800c614
 8008464:	0800c8db 	.word	0x0800c8db
 8008468:	0800c7a0 	.word	0x0800c7a0
 800846c:	0800c778 	.word	0x0800c778
 8008470:	fcb00000 	.word	0xfcb00000
 8008474:	7ca00000 	.word	0x7ca00000
 8008478:	7c900000 	.word	0x7c900000
 800847c:	7fefffff 	.word	0x7fefffff
 8008480:	2310      	movs	r3, #16
 8008482:	0022      	movs	r2, r4
 8008484:	401a      	ands	r2, r3
 8008486:	9208      	str	r2, [sp, #32]
 8008488:	421c      	tst	r4, r3
 800848a:	d001      	beq.n	8008490 <_strtod_l+0x610>
 800848c:	335a      	adds	r3, #90	; 0x5a
 800848e:	9308      	str	r3, [sp, #32]
 8008490:	0030      	movs	r0, r6
 8008492:	0039      	movs	r1, r7
 8008494:	2300      	movs	r3, #0
 8008496:	4dc5      	ldr	r5, [pc, #788]	; (80087ac <_strtod_l+0x92c>)
 8008498:	2201      	movs	r2, #1
 800849a:	4214      	tst	r4, r2
 800849c:	d004      	beq.n	80084a8 <_strtod_l+0x628>
 800849e:	682a      	ldr	r2, [r5, #0]
 80084a0:	686b      	ldr	r3, [r5, #4]
 80084a2:	f7f9 fd71 	bl	8001f88 <__aeabi_dmul>
 80084a6:	2301      	movs	r3, #1
 80084a8:	1064      	asrs	r4, r4, #1
 80084aa:	3508      	adds	r5, #8
 80084ac:	2c00      	cmp	r4, #0
 80084ae:	d1f3      	bne.n	8008498 <_strtod_l+0x618>
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d001      	beq.n	80084b8 <_strtod_l+0x638>
 80084b4:	0006      	movs	r6, r0
 80084b6:	000f      	movs	r7, r1
 80084b8:	9b08      	ldr	r3, [sp, #32]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00f      	beq.n	80084de <_strtod_l+0x65e>
 80084be:	236b      	movs	r3, #107	; 0x6b
 80084c0:	007a      	lsls	r2, r7, #1
 80084c2:	0d52      	lsrs	r2, r2, #21
 80084c4:	0039      	movs	r1, r7
 80084c6:	1a9b      	subs	r3, r3, r2
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	dd08      	ble.n	80084de <_strtod_l+0x65e>
 80084cc:	2b1f      	cmp	r3, #31
 80084ce:	dc00      	bgt.n	80084d2 <_strtod_l+0x652>
 80084d0:	e124      	b.n	800871c <_strtod_l+0x89c>
 80084d2:	2600      	movs	r6, #0
 80084d4:	2b34      	cmp	r3, #52	; 0x34
 80084d6:	dc00      	bgt.n	80084da <_strtod_l+0x65a>
 80084d8:	e119      	b.n	800870e <_strtod_l+0x88e>
 80084da:	27dc      	movs	r7, #220	; 0xdc
 80084dc:	04bf      	lsls	r7, r7, #18
 80084de:	2200      	movs	r2, #0
 80084e0:	2300      	movs	r3, #0
 80084e2:	0030      	movs	r0, r6
 80084e4:	0039      	movs	r1, r7
 80084e6:	f7f7 ffb7 	bl	8000458 <__aeabi_dcmpeq>
 80084ea:	2800      	cmp	r0, #0
 80084ec:	d1a0      	bne.n	8008430 <_strtod_l+0x5b0>
 80084ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084f2:	9300      	str	r3, [sp, #0]
 80084f4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80084f6:	9b06      	ldr	r3, [sp, #24]
 80084f8:	9805      	ldr	r0, [sp, #20]
 80084fa:	f001 fea9 	bl	800a250 <__s2b>
 80084fe:	900b      	str	r0, [sp, #44]	; 0x2c
 8008500:	2800      	cmp	r0, #0
 8008502:	d100      	bne.n	8008506 <_strtod_l+0x686>
 8008504:	e721      	b.n	800834a <_strtod_l+0x4ca>
 8008506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008508:	9907      	ldr	r1, [sp, #28]
 800850a:	17da      	asrs	r2, r3, #31
 800850c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800850e:	1a5b      	subs	r3, r3, r1
 8008510:	401a      	ands	r2, r3
 8008512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008514:	9215      	str	r2, [sp, #84]	; 0x54
 8008516:	43db      	mvns	r3, r3
 8008518:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800851a:	17db      	asrs	r3, r3, #31
 800851c:	401a      	ands	r2, r3
 800851e:	2300      	movs	r3, #0
 8008520:	921a      	str	r2, [sp, #104]	; 0x68
 8008522:	9306      	str	r3, [sp, #24]
 8008524:	9307      	str	r3, [sp, #28]
 8008526:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008528:	9805      	ldr	r0, [sp, #20]
 800852a:	6859      	ldr	r1, [r3, #4]
 800852c:	f001 fde4 	bl	800a0f8 <_Balloc>
 8008530:	9009      	str	r0, [sp, #36]	; 0x24
 8008532:	2800      	cmp	r0, #0
 8008534:	d100      	bne.n	8008538 <_strtod_l+0x6b8>
 8008536:	e70d      	b.n	8008354 <_strtod_l+0x4d4>
 8008538:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800853a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800853c:	691b      	ldr	r3, [r3, #16]
 800853e:	310c      	adds	r1, #12
 8008540:	1c9a      	adds	r2, r3, #2
 8008542:	0092      	lsls	r2, r2, #2
 8008544:	300c      	adds	r0, #12
 8008546:	930c      	str	r3, [sp, #48]	; 0x30
 8008548:	f001 fdbd 	bl	800a0c6 <memcpy>
 800854c:	ab22      	add	r3, sp, #136	; 0x88
 800854e:	9301      	str	r3, [sp, #4]
 8008550:	ab21      	add	r3, sp, #132	; 0x84
 8008552:	9300      	str	r3, [sp, #0]
 8008554:	0032      	movs	r2, r6
 8008556:	003b      	movs	r3, r7
 8008558:	9805      	ldr	r0, [sp, #20]
 800855a:	9612      	str	r6, [sp, #72]	; 0x48
 800855c:	9713      	str	r7, [sp, #76]	; 0x4c
 800855e:	f002 f9c3 	bl	800a8e8 <__d2b>
 8008562:	9020      	str	r0, [sp, #128]	; 0x80
 8008564:	2800      	cmp	r0, #0
 8008566:	d100      	bne.n	800856a <_strtod_l+0x6ea>
 8008568:	e6f4      	b.n	8008354 <_strtod_l+0x4d4>
 800856a:	2101      	movs	r1, #1
 800856c:	9805      	ldr	r0, [sp, #20]
 800856e:	f001 ff03 	bl	800a378 <__i2b>
 8008572:	9007      	str	r0, [sp, #28]
 8008574:	2800      	cmp	r0, #0
 8008576:	d100      	bne.n	800857a <_strtod_l+0x6fa>
 8008578:	e6ec      	b.n	8008354 <_strtod_l+0x4d4>
 800857a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800857c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800857e:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008580:	1ad4      	subs	r4, r2, r3
 8008582:	2b00      	cmp	r3, #0
 8008584:	db01      	blt.n	800858a <_strtod_l+0x70a>
 8008586:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8008588:	195d      	adds	r5, r3, r5
 800858a:	9908      	ldr	r1, [sp, #32]
 800858c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800858e:	1a5b      	subs	r3, r3, r1
 8008590:	2136      	movs	r1, #54	; 0x36
 8008592:	189b      	adds	r3, r3, r2
 8008594:	1a8a      	subs	r2, r1, r2
 8008596:	4986      	ldr	r1, [pc, #536]	; (80087b0 <_strtod_l+0x930>)
 8008598:	2001      	movs	r0, #1
 800859a:	468c      	mov	ip, r1
 800859c:	2100      	movs	r1, #0
 800859e:	3b01      	subs	r3, #1
 80085a0:	9110      	str	r1, [sp, #64]	; 0x40
 80085a2:	9014      	str	r0, [sp, #80]	; 0x50
 80085a4:	4563      	cmp	r3, ip
 80085a6:	da07      	bge.n	80085b8 <_strtod_l+0x738>
 80085a8:	4661      	mov	r1, ip
 80085aa:	1ac9      	subs	r1, r1, r3
 80085ac:	1a52      	subs	r2, r2, r1
 80085ae:	291f      	cmp	r1, #31
 80085b0:	dd00      	ble.n	80085b4 <_strtod_l+0x734>
 80085b2:	e0b8      	b.n	8008726 <_strtod_l+0x8a6>
 80085b4:	4088      	lsls	r0, r1
 80085b6:	9014      	str	r0, [sp, #80]	; 0x50
 80085b8:	18ab      	adds	r3, r5, r2
 80085ba:	930c      	str	r3, [sp, #48]	; 0x30
 80085bc:	18a4      	adds	r4, r4, r2
 80085be:	9b08      	ldr	r3, [sp, #32]
 80085c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80085c2:	191c      	adds	r4, r3, r4
 80085c4:	002b      	movs	r3, r5
 80085c6:	4295      	cmp	r5, r2
 80085c8:	dd00      	ble.n	80085cc <_strtod_l+0x74c>
 80085ca:	0013      	movs	r3, r2
 80085cc:	42a3      	cmp	r3, r4
 80085ce:	dd00      	ble.n	80085d2 <_strtod_l+0x752>
 80085d0:	0023      	movs	r3, r4
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	dd04      	ble.n	80085e0 <_strtod_l+0x760>
 80085d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80085d8:	1ae4      	subs	r4, r4, r3
 80085da:	1ad2      	subs	r2, r2, r3
 80085dc:	920c      	str	r2, [sp, #48]	; 0x30
 80085de:	1aed      	subs	r5, r5, r3
 80085e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	dd17      	ble.n	8008616 <_strtod_l+0x796>
 80085e6:	001a      	movs	r2, r3
 80085e8:	9907      	ldr	r1, [sp, #28]
 80085ea:	9805      	ldr	r0, [sp, #20]
 80085ec:	f001 ff8a 	bl	800a504 <__pow5mult>
 80085f0:	9007      	str	r0, [sp, #28]
 80085f2:	2800      	cmp	r0, #0
 80085f4:	d100      	bne.n	80085f8 <_strtod_l+0x778>
 80085f6:	e6ad      	b.n	8008354 <_strtod_l+0x4d4>
 80085f8:	0001      	movs	r1, r0
 80085fa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80085fc:	9805      	ldr	r0, [sp, #20]
 80085fe:	f001 fed1 	bl	800a3a4 <__multiply>
 8008602:	900f      	str	r0, [sp, #60]	; 0x3c
 8008604:	2800      	cmp	r0, #0
 8008606:	d100      	bne.n	800860a <_strtod_l+0x78a>
 8008608:	e6a4      	b.n	8008354 <_strtod_l+0x4d4>
 800860a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800860c:	9805      	ldr	r0, [sp, #20]
 800860e:	f001 fdb7 	bl	800a180 <_Bfree>
 8008612:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008614:	9320      	str	r3, [sp, #128]	; 0x80
 8008616:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008618:	2b00      	cmp	r3, #0
 800861a:	dd00      	ble.n	800861e <_strtod_l+0x79e>
 800861c:	e089      	b.n	8008732 <_strtod_l+0x8b2>
 800861e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008620:	2b00      	cmp	r3, #0
 8008622:	dd08      	ble.n	8008636 <_strtod_l+0x7b6>
 8008624:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008626:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008628:	9805      	ldr	r0, [sp, #20]
 800862a:	f001 ff6b 	bl	800a504 <__pow5mult>
 800862e:	9009      	str	r0, [sp, #36]	; 0x24
 8008630:	2800      	cmp	r0, #0
 8008632:	d100      	bne.n	8008636 <_strtod_l+0x7b6>
 8008634:	e68e      	b.n	8008354 <_strtod_l+0x4d4>
 8008636:	2c00      	cmp	r4, #0
 8008638:	dd08      	ble.n	800864c <_strtod_l+0x7cc>
 800863a:	0022      	movs	r2, r4
 800863c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800863e:	9805      	ldr	r0, [sp, #20]
 8008640:	f001 ffbc 	bl	800a5bc <__lshift>
 8008644:	9009      	str	r0, [sp, #36]	; 0x24
 8008646:	2800      	cmp	r0, #0
 8008648:	d100      	bne.n	800864c <_strtod_l+0x7cc>
 800864a:	e683      	b.n	8008354 <_strtod_l+0x4d4>
 800864c:	2d00      	cmp	r5, #0
 800864e:	dd08      	ble.n	8008662 <_strtod_l+0x7e2>
 8008650:	002a      	movs	r2, r5
 8008652:	9907      	ldr	r1, [sp, #28]
 8008654:	9805      	ldr	r0, [sp, #20]
 8008656:	f001 ffb1 	bl	800a5bc <__lshift>
 800865a:	9007      	str	r0, [sp, #28]
 800865c:	2800      	cmp	r0, #0
 800865e:	d100      	bne.n	8008662 <_strtod_l+0x7e2>
 8008660:	e678      	b.n	8008354 <_strtod_l+0x4d4>
 8008662:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008664:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008666:	9805      	ldr	r0, [sp, #20]
 8008668:	f002 f832 	bl	800a6d0 <__mdiff>
 800866c:	9006      	str	r0, [sp, #24]
 800866e:	2800      	cmp	r0, #0
 8008670:	d100      	bne.n	8008674 <_strtod_l+0x7f4>
 8008672:	e66f      	b.n	8008354 <_strtod_l+0x4d4>
 8008674:	2200      	movs	r2, #0
 8008676:	68c3      	ldr	r3, [r0, #12]
 8008678:	9907      	ldr	r1, [sp, #28]
 800867a:	60c2      	str	r2, [r0, #12]
 800867c:	930f      	str	r3, [sp, #60]	; 0x3c
 800867e:	f002 f80b 	bl	800a698 <__mcmp>
 8008682:	2800      	cmp	r0, #0
 8008684:	da5f      	bge.n	8008746 <_strtod_l+0x8c6>
 8008686:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008688:	4333      	orrs	r3, r6
 800868a:	d000      	beq.n	800868e <_strtod_l+0x80e>
 800868c:	e08a      	b.n	80087a4 <_strtod_l+0x924>
 800868e:	033b      	lsls	r3, r7, #12
 8008690:	d000      	beq.n	8008694 <_strtod_l+0x814>
 8008692:	e087      	b.n	80087a4 <_strtod_l+0x924>
 8008694:	22d6      	movs	r2, #214	; 0xd6
 8008696:	4b47      	ldr	r3, [pc, #284]	; (80087b4 <_strtod_l+0x934>)
 8008698:	04d2      	lsls	r2, r2, #19
 800869a:	403b      	ands	r3, r7
 800869c:	4293      	cmp	r3, r2
 800869e:	d800      	bhi.n	80086a2 <_strtod_l+0x822>
 80086a0:	e080      	b.n	80087a4 <_strtod_l+0x924>
 80086a2:	9b06      	ldr	r3, [sp, #24]
 80086a4:	695b      	ldr	r3, [r3, #20]
 80086a6:	930a      	str	r3, [sp, #40]	; 0x28
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d104      	bne.n	80086b6 <_strtod_l+0x836>
 80086ac:	9b06      	ldr	r3, [sp, #24]
 80086ae:	691b      	ldr	r3, [r3, #16]
 80086b0:	930a      	str	r3, [sp, #40]	; 0x28
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	dd76      	ble.n	80087a4 <_strtod_l+0x924>
 80086b6:	9906      	ldr	r1, [sp, #24]
 80086b8:	2201      	movs	r2, #1
 80086ba:	9805      	ldr	r0, [sp, #20]
 80086bc:	f001 ff7e 	bl	800a5bc <__lshift>
 80086c0:	9907      	ldr	r1, [sp, #28]
 80086c2:	9006      	str	r0, [sp, #24]
 80086c4:	f001 ffe8 	bl	800a698 <__mcmp>
 80086c8:	2800      	cmp	r0, #0
 80086ca:	dd6b      	ble.n	80087a4 <_strtod_l+0x924>
 80086cc:	9908      	ldr	r1, [sp, #32]
 80086ce:	003b      	movs	r3, r7
 80086d0:	4a38      	ldr	r2, [pc, #224]	; (80087b4 <_strtod_l+0x934>)
 80086d2:	2900      	cmp	r1, #0
 80086d4:	d100      	bne.n	80086d8 <_strtod_l+0x858>
 80086d6:	e092      	b.n	80087fe <_strtod_l+0x97e>
 80086d8:	0011      	movs	r1, r2
 80086da:	20d6      	movs	r0, #214	; 0xd6
 80086dc:	4039      	ands	r1, r7
 80086de:	04c0      	lsls	r0, r0, #19
 80086e0:	4281      	cmp	r1, r0
 80086e2:	dd00      	ble.n	80086e6 <_strtod_l+0x866>
 80086e4:	e08b      	b.n	80087fe <_strtod_l+0x97e>
 80086e6:	23dc      	movs	r3, #220	; 0xdc
 80086e8:	049b      	lsls	r3, r3, #18
 80086ea:	4299      	cmp	r1, r3
 80086ec:	dc00      	bgt.n	80086f0 <_strtod_l+0x870>
 80086ee:	e6a4      	b.n	800843a <_strtod_l+0x5ba>
 80086f0:	0030      	movs	r0, r6
 80086f2:	0039      	movs	r1, r7
 80086f4:	2200      	movs	r2, #0
 80086f6:	4b30      	ldr	r3, [pc, #192]	; (80087b8 <_strtod_l+0x938>)
 80086f8:	f7f9 fc46 	bl	8001f88 <__aeabi_dmul>
 80086fc:	0006      	movs	r6, r0
 80086fe:	000f      	movs	r7, r1
 8008700:	4308      	orrs	r0, r1
 8008702:	d000      	beq.n	8008706 <_strtod_l+0x886>
 8008704:	e62f      	b.n	8008366 <_strtod_l+0x4e6>
 8008706:	2322      	movs	r3, #34	; 0x22
 8008708:	9a05      	ldr	r2, [sp, #20]
 800870a:	6013      	str	r3, [r2, #0]
 800870c:	e62b      	b.n	8008366 <_strtod_l+0x4e6>
 800870e:	234b      	movs	r3, #75	; 0x4b
 8008710:	1a9a      	subs	r2, r3, r2
 8008712:	3b4c      	subs	r3, #76	; 0x4c
 8008714:	4093      	lsls	r3, r2
 8008716:	4019      	ands	r1, r3
 8008718:	000f      	movs	r7, r1
 800871a:	e6e0      	b.n	80084de <_strtod_l+0x65e>
 800871c:	2201      	movs	r2, #1
 800871e:	4252      	negs	r2, r2
 8008720:	409a      	lsls	r2, r3
 8008722:	4016      	ands	r6, r2
 8008724:	e6db      	b.n	80084de <_strtod_l+0x65e>
 8008726:	4925      	ldr	r1, [pc, #148]	; (80087bc <_strtod_l+0x93c>)
 8008728:	1acb      	subs	r3, r1, r3
 800872a:	0001      	movs	r1, r0
 800872c:	4099      	lsls	r1, r3
 800872e:	9110      	str	r1, [sp, #64]	; 0x40
 8008730:	e741      	b.n	80085b6 <_strtod_l+0x736>
 8008732:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008734:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008736:	9805      	ldr	r0, [sp, #20]
 8008738:	f001 ff40 	bl	800a5bc <__lshift>
 800873c:	9020      	str	r0, [sp, #128]	; 0x80
 800873e:	2800      	cmp	r0, #0
 8008740:	d000      	beq.n	8008744 <_strtod_l+0x8c4>
 8008742:	e76c      	b.n	800861e <_strtod_l+0x79e>
 8008744:	e606      	b.n	8008354 <_strtod_l+0x4d4>
 8008746:	970c      	str	r7, [sp, #48]	; 0x30
 8008748:	2800      	cmp	r0, #0
 800874a:	d176      	bne.n	800883a <_strtod_l+0x9ba>
 800874c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800874e:	033b      	lsls	r3, r7, #12
 8008750:	0b1b      	lsrs	r3, r3, #12
 8008752:	2a00      	cmp	r2, #0
 8008754:	d038      	beq.n	80087c8 <_strtod_l+0x948>
 8008756:	4a1a      	ldr	r2, [pc, #104]	; (80087c0 <_strtod_l+0x940>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d138      	bne.n	80087ce <_strtod_l+0x94e>
 800875c:	2201      	movs	r2, #1
 800875e:	9b08      	ldr	r3, [sp, #32]
 8008760:	4252      	negs	r2, r2
 8008762:	0031      	movs	r1, r6
 8008764:	0010      	movs	r0, r2
 8008766:	2b00      	cmp	r3, #0
 8008768:	d00b      	beq.n	8008782 <_strtod_l+0x902>
 800876a:	24d4      	movs	r4, #212	; 0xd4
 800876c:	4b11      	ldr	r3, [pc, #68]	; (80087b4 <_strtod_l+0x934>)
 800876e:	0010      	movs	r0, r2
 8008770:	403b      	ands	r3, r7
 8008772:	04e4      	lsls	r4, r4, #19
 8008774:	42a3      	cmp	r3, r4
 8008776:	d804      	bhi.n	8008782 <_strtod_l+0x902>
 8008778:	306c      	adds	r0, #108	; 0x6c
 800877a:	0d1b      	lsrs	r3, r3, #20
 800877c:	1ac3      	subs	r3, r0, r3
 800877e:	409a      	lsls	r2, r3
 8008780:	0010      	movs	r0, r2
 8008782:	4281      	cmp	r1, r0
 8008784:	d123      	bne.n	80087ce <_strtod_l+0x94e>
 8008786:	4b0f      	ldr	r3, [pc, #60]	; (80087c4 <_strtod_l+0x944>)
 8008788:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800878a:	429a      	cmp	r2, r3
 800878c:	d102      	bne.n	8008794 <_strtod_l+0x914>
 800878e:	1c4b      	adds	r3, r1, #1
 8008790:	d100      	bne.n	8008794 <_strtod_l+0x914>
 8008792:	e5df      	b.n	8008354 <_strtod_l+0x4d4>
 8008794:	4b07      	ldr	r3, [pc, #28]	; (80087b4 <_strtod_l+0x934>)
 8008796:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008798:	2600      	movs	r6, #0
 800879a:	401a      	ands	r2, r3
 800879c:	0013      	movs	r3, r2
 800879e:	2280      	movs	r2, #128	; 0x80
 80087a0:	0352      	lsls	r2, r2, #13
 80087a2:	189f      	adds	r7, r3, r2
 80087a4:	9b08      	ldr	r3, [sp, #32]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d1a2      	bne.n	80086f0 <_strtod_l+0x870>
 80087aa:	e5dc      	b.n	8008366 <_strtod_l+0x4e6>
 80087ac:	0800c4e8 	.word	0x0800c4e8
 80087b0:	fffffc02 	.word	0xfffffc02
 80087b4:	7ff00000 	.word	0x7ff00000
 80087b8:	39500000 	.word	0x39500000
 80087bc:	fffffbe2 	.word	0xfffffbe2
 80087c0:	000fffff 	.word	0x000fffff
 80087c4:	7fefffff 	.word	0x7fefffff
 80087c8:	4333      	orrs	r3, r6
 80087ca:	d100      	bne.n	80087ce <_strtod_l+0x94e>
 80087cc:	e77e      	b.n	80086cc <_strtod_l+0x84c>
 80087ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d01d      	beq.n	8008810 <_strtod_l+0x990>
 80087d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087d6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80087d8:	4213      	tst	r3, r2
 80087da:	d0e3      	beq.n	80087a4 <_strtod_l+0x924>
 80087dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087de:	0030      	movs	r0, r6
 80087e0:	0039      	movs	r1, r7
 80087e2:	9a08      	ldr	r2, [sp, #32]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d017      	beq.n	8008818 <_strtod_l+0x998>
 80087e8:	f7ff fb32 	bl	8007e50 <sulp>
 80087ec:	0002      	movs	r2, r0
 80087ee:	000b      	movs	r3, r1
 80087f0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80087f2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80087f4:	f7f8 fc8a 	bl	800110c <__aeabi_dadd>
 80087f8:	0006      	movs	r6, r0
 80087fa:	000f      	movs	r7, r1
 80087fc:	e7d2      	b.n	80087a4 <_strtod_l+0x924>
 80087fe:	2601      	movs	r6, #1
 8008800:	4013      	ands	r3, r2
 8008802:	4a99      	ldr	r2, [pc, #612]	; (8008a68 <_strtod_l+0xbe8>)
 8008804:	4276      	negs	r6, r6
 8008806:	189b      	adds	r3, r3, r2
 8008808:	4a98      	ldr	r2, [pc, #608]	; (8008a6c <_strtod_l+0xbec>)
 800880a:	431a      	orrs	r2, r3
 800880c:	0017      	movs	r7, r2
 800880e:	e7c9      	b.n	80087a4 <_strtod_l+0x924>
 8008810:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008812:	4233      	tst	r3, r6
 8008814:	d0c6      	beq.n	80087a4 <_strtod_l+0x924>
 8008816:	e7e1      	b.n	80087dc <_strtod_l+0x95c>
 8008818:	f7ff fb1a 	bl	8007e50 <sulp>
 800881c:	0002      	movs	r2, r0
 800881e:	000b      	movs	r3, r1
 8008820:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008822:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008824:	f7f9 fe1c 	bl	8002460 <__aeabi_dsub>
 8008828:	2200      	movs	r2, #0
 800882a:	2300      	movs	r3, #0
 800882c:	0006      	movs	r6, r0
 800882e:	000f      	movs	r7, r1
 8008830:	f7f7 fe12 	bl	8000458 <__aeabi_dcmpeq>
 8008834:	2800      	cmp	r0, #0
 8008836:	d0b5      	beq.n	80087a4 <_strtod_l+0x924>
 8008838:	e5ff      	b.n	800843a <_strtod_l+0x5ba>
 800883a:	9907      	ldr	r1, [sp, #28]
 800883c:	9806      	ldr	r0, [sp, #24]
 800883e:	f002 f8b7 	bl	800a9b0 <__ratio>
 8008842:	2380      	movs	r3, #128	; 0x80
 8008844:	2200      	movs	r2, #0
 8008846:	05db      	lsls	r3, r3, #23
 8008848:	0004      	movs	r4, r0
 800884a:	000d      	movs	r5, r1
 800884c:	f7f7 fe14 	bl	8000478 <__aeabi_dcmple>
 8008850:	2800      	cmp	r0, #0
 8008852:	d075      	beq.n	8008940 <_strtod_l+0xac0>
 8008854:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008856:	2b00      	cmp	r3, #0
 8008858:	d047      	beq.n	80088ea <_strtod_l+0xa6a>
 800885a:	2300      	movs	r3, #0
 800885c:	4c84      	ldr	r4, [pc, #528]	; (8008a70 <_strtod_l+0xbf0>)
 800885e:	2500      	movs	r5, #0
 8008860:	9310      	str	r3, [sp, #64]	; 0x40
 8008862:	9411      	str	r4, [sp, #68]	; 0x44
 8008864:	4c82      	ldr	r4, [pc, #520]	; (8008a70 <_strtod_l+0xbf0>)
 8008866:	4a83      	ldr	r2, [pc, #524]	; (8008a74 <_strtod_l+0xbf4>)
 8008868:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800886a:	4013      	ands	r3, r2
 800886c:	9314      	str	r3, [sp, #80]	; 0x50
 800886e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008870:	4b81      	ldr	r3, [pc, #516]	; (8008a78 <_strtod_l+0xbf8>)
 8008872:	429a      	cmp	r2, r3
 8008874:	d000      	beq.n	8008878 <_strtod_l+0x9f8>
 8008876:	e0ac      	b.n	80089d2 <_strtod_l+0xb52>
 8008878:	4a80      	ldr	r2, [pc, #512]	; (8008a7c <_strtod_l+0xbfc>)
 800887a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800887c:	4694      	mov	ip, r2
 800887e:	4463      	add	r3, ip
 8008880:	001f      	movs	r7, r3
 8008882:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008884:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008886:	0030      	movs	r0, r6
 8008888:	0039      	movs	r1, r7
 800888a:	920c      	str	r2, [sp, #48]	; 0x30
 800888c:	930d      	str	r3, [sp, #52]	; 0x34
 800888e:	f001 ffb7 	bl	800a800 <__ulp>
 8008892:	0002      	movs	r2, r0
 8008894:	000b      	movs	r3, r1
 8008896:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008898:	990d      	ldr	r1, [sp, #52]	; 0x34
 800889a:	f7f9 fb75 	bl	8001f88 <__aeabi_dmul>
 800889e:	0032      	movs	r2, r6
 80088a0:	003b      	movs	r3, r7
 80088a2:	f7f8 fc33 	bl	800110c <__aeabi_dadd>
 80088a6:	4a73      	ldr	r2, [pc, #460]	; (8008a74 <_strtod_l+0xbf4>)
 80088a8:	4b75      	ldr	r3, [pc, #468]	; (8008a80 <_strtod_l+0xc00>)
 80088aa:	0006      	movs	r6, r0
 80088ac:	400a      	ands	r2, r1
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d95e      	bls.n	8008970 <_strtod_l+0xaf0>
 80088b2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088b4:	4b73      	ldr	r3, [pc, #460]	; (8008a84 <_strtod_l+0xc04>)
 80088b6:	429a      	cmp	r2, r3
 80088b8:	d103      	bne.n	80088c2 <_strtod_l+0xa42>
 80088ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088bc:	3301      	adds	r3, #1
 80088be:	d100      	bne.n	80088c2 <_strtod_l+0xa42>
 80088c0:	e548      	b.n	8008354 <_strtod_l+0x4d4>
 80088c2:	2601      	movs	r6, #1
 80088c4:	4f6f      	ldr	r7, [pc, #444]	; (8008a84 <_strtod_l+0xc04>)
 80088c6:	4276      	negs	r6, r6
 80088c8:	9920      	ldr	r1, [sp, #128]	; 0x80
 80088ca:	9805      	ldr	r0, [sp, #20]
 80088cc:	f001 fc58 	bl	800a180 <_Bfree>
 80088d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088d2:	9805      	ldr	r0, [sp, #20]
 80088d4:	f001 fc54 	bl	800a180 <_Bfree>
 80088d8:	9907      	ldr	r1, [sp, #28]
 80088da:	9805      	ldr	r0, [sp, #20]
 80088dc:	f001 fc50 	bl	800a180 <_Bfree>
 80088e0:	9906      	ldr	r1, [sp, #24]
 80088e2:	9805      	ldr	r0, [sp, #20]
 80088e4:	f001 fc4c 	bl	800a180 <_Bfree>
 80088e8:	e61d      	b.n	8008526 <_strtod_l+0x6a6>
 80088ea:	2e00      	cmp	r6, #0
 80088ec:	d11c      	bne.n	8008928 <_strtod_l+0xaa8>
 80088ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088f0:	031b      	lsls	r3, r3, #12
 80088f2:	d11f      	bne.n	8008934 <_strtod_l+0xab4>
 80088f4:	2200      	movs	r2, #0
 80088f6:	0020      	movs	r0, r4
 80088f8:	0029      	movs	r1, r5
 80088fa:	4b5d      	ldr	r3, [pc, #372]	; (8008a70 <_strtod_l+0xbf0>)
 80088fc:	f7f7 fdb2 	bl	8000464 <__aeabi_dcmplt>
 8008900:	2800      	cmp	r0, #0
 8008902:	d11a      	bne.n	800893a <_strtod_l+0xaba>
 8008904:	0020      	movs	r0, r4
 8008906:	0029      	movs	r1, r5
 8008908:	2200      	movs	r2, #0
 800890a:	4b5f      	ldr	r3, [pc, #380]	; (8008a88 <_strtod_l+0xc08>)
 800890c:	f7f9 fb3c 	bl	8001f88 <__aeabi_dmul>
 8008910:	0005      	movs	r5, r0
 8008912:	000c      	movs	r4, r1
 8008914:	2380      	movs	r3, #128	; 0x80
 8008916:	061b      	lsls	r3, r3, #24
 8008918:	18e3      	adds	r3, r4, r3
 800891a:	951c      	str	r5, [sp, #112]	; 0x70
 800891c:	931d      	str	r3, [sp, #116]	; 0x74
 800891e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008920:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008922:	9210      	str	r2, [sp, #64]	; 0x40
 8008924:	9311      	str	r3, [sp, #68]	; 0x44
 8008926:	e79e      	b.n	8008866 <_strtod_l+0x9e6>
 8008928:	2e01      	cmp	r6, #1
 800892a:	d103      	bne.n	8008934 <_strtod_l+0xab4>
 800892c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800892e:	2b00      	cmp	r3, #0
 8008930:	d100      	bne.n	8008934 <_strtod_l+0xab4>
 8008932:	e582      	b.n	800843a <_strtod_l+0x5ba>
 8008934:	2300      	movs	r3, #0
 8008936:	4c55      	ldr	r4, [pc, #340]	; (8008a8c <_strtod_l+0xc0c>)
 8008938:	e791      	b.n	800885e <_strtod_l+0x9de>
 800893a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800893c:	4c52      	ldr	r4, [pc, #328]	; (8008a88 <_strtod_l+0xc08>)
 800893e:	e7e9      	b.n	8008914 <_strtod_l+0xa94>
 8008940:	2200      	movs	r2, #0
 8008942:	0020      	movs	r0, r4
 8008944:	0029      	movs	r1, r5
 8008946:	4b50      	ldr	r3, [pc, #320]	; (8008a88 <_strtod_l+0xc08>)
 8008948:	f7f9 fb1e 	bl	8001f88 <__aeabi_dmul>
 800894c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800894e:	0005      	movs	r5, r0
 8008950:	000b      	movs	r3, r1
 8008952:	000c      	movs	r4, r1
 8008954:	2a00      	cmp	r2, #0
 8008956:	d107      	bne.n	8008968 <_strtod_l+0xae8>
 8008958:	2280      	movs	r2, #128	; 0x80
 800895a:	0612      	lsls	r2, r2, #24
 800895c:	188b      	adds	r3, r1, r2
 800895e:	9016      	str	r0, [sp, #88]	; 0x58
 8008960:	9317      	str	r3, [sp, #92]	; 0x5c
 8008962:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008964:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008966:	e7dc      	b.n	8008922 <_strtod_l+0xaa2>
 8008968:	0002      	movs	r2, r0
 800896a:	9216      	str	r2, [sp, #88]	; 0x58
 800896c:	9317      	str	r3, [sp, #92]	; 0x5c
 800896e:	e7f8      	b.n	8008962 <_strtod_l+0xae2>
 8008970:	23d4      	movs	r3, #212	; 0xd4
 8008972:	049b      	lsls	r3, r3, #18
 8008974:	18cf      	adds	r7, r1, r3
 8008976:	9b08      	ldr	r3, [sp, #32]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d1a5      	bne.n	80088c8 <_strtod_l+0xa48>
 800897c:	4b3d      	ldr	r3, [pc, #244]	; (8008a74 <_strtod_l+0xbf4>)
 800897e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008980:	403b      	ands	r3, r7
 8008982:	429a      	cmp	r2, r3
 8008984:	d1a0      	bne.n	80088c8 <_strtod_l+0xa48>
 8008986:	0028      	movs	r0, r5
 8008988:	0021      	movs	r1, r4
 800898a:	f7f7 fdeb 	bl	8000564 <__aeabi_d2lz>
 800898e:	f7f7 fe25 	bl	80005dc <__aeabi_l2d>
 8008992:	0002      	movs	r2, r0
 8008994:	000b      	movs	r3, r1
 8008996:	0028      	movs	r0, r5
 8008998:	0021      	movs	r1, r4
 800899a:	f7f9 fd61 	bl	8002460 <__aeabi_dsub>
 800899e:	033b      	lsls	r3, r7, #12
 80089a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80089a2:	0b1b      	lsrs	r3, r3, #12
 80089a4:	4333      	orrs	r3, r6
 80089a6:	4313      	orrs	r3, r2
 80089a8:	0004      	movs	r4, r0
 80089aa:	000d      	movs	r5, r1
 80089ac:	4a38      	ldr	r2, [pc, #224]	; (8008a90 <_strtod_l+0xc10>)
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d055      	beq.n	8008a5e <_strtod_l+0xbde>
 80089b2:	4b38      	ldr	r3, [pc, #224]	; (8008a94 <_strtod_l+0xc14>)
 80089b4:	f7f7 fd56 	bl	8000464 <__aeabi_dcmplt>
 80089b8:	2800      	cmp	r0, #0
 80089ba:	d000      	beq.n	80089be <_strtod_l+0xb3e>
 80089bc:	e4d3      	b.n	8008366 <_strtod_l+0x4e6>
 80089be:	0020      	movs	r0, r4
 80089c0:	0029      	movs	r1, r5
 80089c2:	4a35      	ldr	r2, [pc, #212]	; (8008a98 <_strtod_l+0xc18>)
 80089c4:	4b30      	ldr	r3, [pc, #192]	; (8008a88 <_strtod_l+0xc08>)
 80089c6:	f7f7 fd61 	bl	800048c <__aeabi_dcmpgt>
 80089ca:	2800      	cmp	r0, #0
 80089cc:	d100      	bne.n	80089d0 <_strtod_l+0xb50>
 80089ce:	e77b      	b.n	80088c8 <_strtod_l+0xa48>
 80089d0:	e4c9      	b.n	8008366 <_strtod_l+0x4e6>
 80089d2:	9b08      	ldr	r3, [sp, #32]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d02b      	beq.n	8008a30 <_strtod_l+0xbb0>
 80089d8:	23d4      	movs	r3, #212	; 0xd4
 80089da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80089dc:	04db      	lsls	r3, r3, #19
 80089de:	429a      	cmp	r2, r3
 80089e0:	d826      	bhi.n	8008a30 <_strtod_l+0xbb0>
 80089e2:	0028      	movs	r0, r5
 80089e4:	0021      	movs	r1, r4
 80089e6:	4a2d      	ldr	r2, [pc, #180]	; (8008a9c <_strtod_l+0xc1c>)
 80089e8:	4b2d      	ldr	r3, [pc, #180]	; (8008aa0 <_strtod_l+0xc20>)
 80089ea:	f7f7 fd45 	bl	8000478 <__aeabi_dcmple>
 80089ee:	2800      	cmp	r0, #0
 80089f0:	d017      	beq.n	8008a22 <_strtod_l+0xba2>
 80089f2:	0028      	movs	r0, r5
 80089f4:	0021      	movs	r1, r4
 80089f6:	f7f7 fd97 	bl	8000528 <__aeabi_d2uiz>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	d100      	bne.n	8008a00 <_strtod_l+0xb80>
 80089fe:	3001      	adds	r0, #1
 8008a00:	f7fa f944 	bl	8002c8c <__aeabi_ui2d>
 8008a04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008a06:	0005      	movs	r5, r0
 8008a08:	000b      	movs	r3, r1
 8008a0a:	000c      	movs	r4, r1
 8008a0c:	2a00      	cmp	r2, #0
 8008a0e:	d122      	bne.n	8008a56 <_strtod_l+0xbd6>
 8008a10:	2280      	movs	r2, #128	; 0x80
 8008a12:	0612      	lsls	r2, r2, #24
 8008a14:	188b      	adds	r3, r1, r2
 8008a16:	9018      	str	r0, [sp, #96]	; 0x60
 8008a18:	9319      	str	r3, [sp, #100]	; 0x64
 8008a1a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008a1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a1e:	9210      	str	r2, [sp, #64]	; 0x40
 8008a20:	9311      	str	r3, [sp, #68]	; 0x44
 8008a22:	22d6      	movs	r2, #214	; 0xd6
 8008a24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a26:	04d2      	lsls	r2, r2, #19
 8008a28:	189b      	adds	r3, r3, r2
 8008a2a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008a2c:	1a9b      	subs	r3, r3, r2
 8008a2e:	9311      	str	r3, [sp, #68]	; 0x44
 8008a30:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008a32:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008a34:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8008a36:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8008a38:	f001 fee2 	bl	800a800 <__ulp>
 8008a3c:	0002      	movs	r2, r0
 8008a3e:	000b      	movs	r3, r1
 8008a40:	0030      	movs	r0, r6
 8008a42:	0039      	movs	r1, r7
 8008a44:	f7f9 faa0 	bl	8001f88 <__aeabi_dmul>
 8008a48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a4c:	f7f8 fb5e 	bl	800110c <__aeabi_dadd>
 8008a50:	0006      	movs	r6, r0
 8008a52:	000f      	movs	r7, r1
 8008a54:	e78f      	b.n	8008976 <_strtod_l+0xaf6>
 8008a56:	0002      	movs	r2, r0
 8008a58:	9218      	str	r2, [sp, #96]	; 0x60
 8008a5a:	9319      	str	r3, [sp, #100]	; 0x64
 8008a5c:	e7dd      	b.n	8008a1a <_strtod_l+0xb9a>
 8008a5e:	4b11      	ldr	r3, [pc, #68]	; (8008aa4 <_strtod_l+0xc24>)
 8008a60:	f7f7 fd00 	bl	8000464 <__aeabi_dcmplt>
 8008a64:	e7b1      	b.n	80089ca <_strtod_l+0xb4a>
 8008a66:	46c0      	nop			; (mov r8, r8)
 8008a68:	fff00000 	.word	0xfff00000
 8008a6c:	000fffff 	.word	0x000fffff
 8008a70:	3ff00000 	.word	0x3ff00000
 8008a74:	7ff00000 	.word	0x7ff00000
 8008a78:	7fe00000 	.word	0x7fe00000
 8008a7c:	fcb00000 	.word	0xfcb00000
 8008a80:	7c9fffff 	.word	0x7c9fffff
 8008a84:	7fefffff 	.word	0x7fefffff
 8008a88:	3fe00000 	.word	0x3fe00000
 8008a8c:	bff00000 	.word	0xbff00000
 8008a90:	94a03595 	.word	0x94a03595
 8008a94:	3fdfffff 	.word	0x3fdfffff
 8008a98:	35afe535 	.word	0x35afe535
 8008a9c:	ffc00000 	.word	0xffc00000
 8008aa0:	41dfffff 	.word	0x41dfffff
 8008aa4:	3fcfffff 	.word	0x3fcfffff

08008aa8 <_strtod_r>:
 8008aa8:	b510      	push	{r4, lr}
 8008aaa:	4b02      	ldr	r3, [pc, #8]	; (8008ab4 <_strtod_r+0xc>)
 8008aac:	f7ff f9e8 	bl	8007e80 <_strtod_l>
 8008ab0:	bd10      	pop	{r4, pc}
 8008ab2:	46c0      	nop			; (mov r8, r8)
 8008ab4:	200000bc 	.word	0x200000bc

08008ab8 <_strtol_l.constprop.0>:
 8008ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008aba:	b087      	sub	sp, #28
 8008abc:	001e      	movs	r6, r3
 8008abe:	9005      	str	r0, [sp, #20]
 8008ac0:	9101      	str	r1, [sp, #4]
 8008ac2:	9202      	str	r2, [sp, #8]
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	d045      	beq.n	8008b54 <_strtol_l.constprop.0+0x9c>
 8008ac8:	000b      	movs	r3, r1
 8008aca:	2e24      	cmp	r6, #36	; 0x24
 8008acc:	d842      	bhi.n	8008b54 <_strtol_l.constprop.0+0x9c>
 8008ace:	4a3f      	ldr	r2, [pc, #252]	; (8008bcc <_strtol_l.constprop.0+0x114>)
 8008ad0:	2108      	movs	r1, #8
 8008ad2:	4694      	mov	ip, r2
 8008ad4:	001a      	movs	r2, r3
 8008ad6:	4660      	mov	r0, ip
 8008ad8:	7814      	ldrb	r4, [r2, #0]
 8008ada:	3301      	adds	r3, #1
 8008adc:	5d00      	ldrb	r0, [r0, r4]
 8008ade:	001d      	movs	r5, r3
 8008ae0:	0007      	movs	r7, r0
 8008ae2:	400f      	ands	r7, r1
 8008ae4:	4208      	tst	r0, r1
 8008ae6:	d1f5      	bne.n	8008ad4 <_strtol_l.constprop.0+0x1c>
 8008ae8:	2c2d      	cmp	r4, #45	; 0x2d
 8008aea:	d13a      	bne.n	8008b62 <_strtol_l.constprop.0+0xaa>
 8008aec:	2701      	movs	r7, #1
 8008aee:	781c      	ldrb	r4, [r3, #0]
 8008af0:	1c95      	adds	r5, r2, #2
 8008af2:	2e00      	cmp	r6, #0
 8008af4:	d065      	beq.n	8008bc2 <_strtol_l.constprop.0+0x10a>
 8008af6:	2e10      	cmp	r6, #16
 8008af8:	d109      	bne.n	8008b0e <_strtol_l.constprop.0+0x56>
 8008afa:	2c30      	cmp	r4, #48	; 0x30
 8008afc:	d107      	bne.n	8008b0e <_strtol_l.constprop.0+0x56>
 8008afe:	2220      	movs	r2, #32
 8008b00:	782b      	ldrb	r3, [r5, #0]
 8008b02:	4393      	bics	r3, r2
 8008b04:	2b58      	cmp	r3, #88	; 0x58
 8008b06:	d157      	bne.n	8008bb8 <_strtol_l.constprop.0+0x100>
 8008b08:	2610      	movs	r6, #16
 8008b0a:	786c      	ldrb	r4, [r5, #1]
 8008b0c:	3502      	adds	r5, #2
 8008b0e:	4b30      	ldr	r3, [pc, #192]	; (8008bd0 <_strtol_l.constprop.0+0x118>)
 8008b10:	0031      	movs	r1, r6
 8008b12:	18fb      	adds	r3, r7, r3
 8008b14:	0018      	movs	r0, r3
 8008b16:	9303      	str	r3, [sp, #12]
 8008b18:	f7f7 fb9e 	bl	8000258 <__aeabi_uidivmod>
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	2201      	movs	r2, #1
 8008b20:	4684      	mov	ip, r0
 8008b22:	0018      	movs	r0, r3
 8008b24:	9104      	str	r1, [sp, #16]
 8008b26:	4252      	negs	r2, r2
 8008b28:	0021      	movs	r1, r4
 8008b2a:	3930      	subs	r1, #48	; 0x30
 8008b2c:	2909      	cmp	r1, #9
 8008b2e:	d81d      	bhi.n	8008b6c <_strtol_l.constprop.0+0xb4>
 8008b30:	000c      	movs	r4, r1
 8008b32:	42a6      	cmp	r6, r4
 8008b34:	dd28      	ble.n	8008b88 <_strtol_l.constprop.0+0xd0>
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	db24      	blt.n	8008b84 <_strtol_l.constprop.0+0xcc>
 8008b3a:	0013      	movs	r3, r2
 8008b3c:	4584      	cmp	ip, r0
 8008b3e:	d306      	bcc.n	8008b4e <_strtol_l.constprop.0+0x96>
 8008b40:	d102      	bne.n	8008b48 <_strtol_l.constprop.0+0x90>
 8008b42:	9904      	ldr	r1, [sp, #16]
 8008b44:	42a1      	cmp	r1, r4
 8008b46:	db02      	blt.n	8008b4e <_strtol_l.constprop.0+0x96>
 8008b48:	2301      	movs	r3, #1
 8008b4a:	4370      	muls	r0, r6
 8008b4c:	1820      	adds	r0, r4, r0
 8008b4e:	782c      	ldrb	r4, [r5, #0]
 8008b50:	3501      	adds	r5, #1
 8008b52:	e7e9      	b.n	8008b28 <_strtol_l.constprop.0+0x70>
 8008b54:	f7fe f90a 	bl	8006d6c <__errno>
 8008b58:	2316      	movs	r3, #22
 8008b5a:	6003      	str	r3, [r0, #0]
 8008b5c:	2000      	movs	r0, #0
 8008b5e:	b007      	add	sp, #28
 8008b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b62:	2c2b      	cmp	r4, #43	; 0x2b
 8008b64:	d1c5      	bne.n	8008af2 <_strtol_l.constprop.0+0x3a>
 8008b66:	781c      	ldrb	r4, [r3, #0]
 8008b68:	1c95      	adds	r5, r2, #2
 8008b6a:	e7c2      	b.n	8008af2 <_strtol_l.constprop.0+0x3a>
 8008b6c:	0021      	movs	r1, r4
 8008b6e:	3941      	subs	r1, #65	; 0x41
 8008b70:	2919      	cmp	r1, #25
 8008b72:	d801      	bhi.n	8008b78 <_strtol_l.constprop.0+0xc0>
 8008b74:	3c37      	subs	r4, #55	; 0x37
 8008b76:	e7dc      	b.n	8008b32 <_strtol_l.constprop.0+0x7a>
 8008b78:	0021      	movs	r1, r4
 8008b7a:	3961      	subs	r1, #97	; 0x61
 8008b7c:	2919      	cmp	r1, #25
 8008b7e:	d803      	bhi.n	8008b88 <_strtol_l.constprop.0+0xd0>
 8008b80:	3c57      	subs	r4, #87	; 0x57
 8008b82:	e7d6      	b.n	8008b32 <_strtol_l.constprop.0+0x7a>
 8008b84:	0013      	movs	r3, r2
 8008b86:	e7e2      	b.n	8008b4e <_strtol_l.constprop.0+0x96>
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	da09      	bge.n	8008ba0 <_strtol_l.constprop.0+0xe8>
 8008b8c:	2322      	movs	r3, #34	; 0x22
 8008b8e:	9a05      	ldr	r2, [sp, #20]
 8008b90:	9803      	ldr	r0, [sp, #12]
 8008b92:	6013      	str	r3, [r2, #0]
 8008b94:	9b02      	ldr	r3, [sp, #8]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d0e1      	beq.n	8008b5e <_strtol_l.constprop.0+0xa6>
 8008b9a:	1e6b      	subs	r3, r5, #1
 8008b9c:	9301      	str	r3, [sp, #4]
 8008b9e:	e007      	b.n	8008bb0 <_strtol_l.constprop.0+0xf8>
 8008ba0:	2f00      	cmp	r7, #0
 8008ba2:	d000      	beq.n	8008ba6 <_strtol_l.constprop.0+0xee>
 8008ba4:	4240      	negs	r0, r0
 8008ba6:	9a02      	ldr	r2, [sp, #8]
 8008ba8:	2a00      	cmp	r2, #0
 8008baa:	d0d8      	beq.n	8008b5e <_strtol_l.constprop.0+0xa6>
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1f4      	bne.n	8008b9a <_strtol_l.constprop.0+0xe2>
 8008bb0:	9b02      	ldr	r3, [sp, #8]
 8008bb2:	9a01      	ldr	r2, [sp, #4]
 8008bb4:	601a      	str	r2, [r3, #0]
 8008bb6:	e7d2      	b.n	8008b5e <_strtol_l.constprop.0+0xa6>
 8008bb8:	2430      	movs	r4, #48	; 0x30
 8008bba:	2e00      	cmp	r6, #0
 8008bbc:	d1a7      	bne.n	8008b0e <_strtol_l.constprop.0+0x56>
 8008bbe:	3608      	adds	r6, #8
 8008bc0:	e7a5      	b.n	8008b0e <_strtol_l.constprop.0+0x56>
 8008bc2:	2c30      	cmp	r4, #48	; 0x30
 8008bc4:	d09b      	beq.n	8008afe <_strtol_l.constprop.0+0x46>
 8008bc6:	260a      	movs	r6, #10
 8008bc8:	e7a1      	b.n	8008b0e <_strtol_l.constprop.0+0x56>
 8008bca:	46c0      	nop			; (mov r8, r8)
 8008bcc:	0800c511 	.word	0x0800c511
 8008bd0:	7fffffff 	.word	0x7fffffff

08008bd4 <_strtol_r>:
 8008bd4:	b510      	push	{r4, lr}
 8008bd6:	f7ff ff6f 	bl	8008ab8 <_strtol_l.constprop.0>
 8008bda:	bd10      	pop	{r4, pc}

08008bdc <_write_r>:
 8008bdc:	b570      	push	{r4, r5, r6, lr}
 8008bde:	0004      	movs	r4, r0
 8008be0:	0008      	movs	r0, r1
 8008be2:	0011      	movs	r1, r2
 8008be4:	001a      	movs	r2, r3
 8008be6:	2300      	movs	r3, #0
 8008be8:	4d05      	ldr	r5, [pc, #20]	; (8008c00 <_write_r+0x24>)
 8008bea:	602b      	str	r3, [r5, #0]
 8008bec:	f7fb fa69 	bl	80040c2 <_write>
 8008bf0:	1c43      	adds	r3, r0, #1
 8008bf2:	d103      	bne.n	8008bfc <_write_r+0x20>
 8008bf4:	682b      	ldr	r3, [r5, #0]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d000      	beq.n	8008bfc <_write_r+0x20>
 8008bfa:	6023      	str	r3, [r4, #0]
 8008bfc:	bd70      	pop	{r4, r5, r6, pc}
 8008bfe:	46c0      	nop			; (mov r8, r8)
 8008c00:	200009e0 	.word	0x200009e0

08008c04 <_close_r>:
 8008c04:	2300      	movs	r3, #0
 8008c06:	b570      	push	{r4, r5, r6, lr}
 8008c08:	4d06      	ldr	r5, [pc, #24]	; (8008c24 <_close_r+0x20>)
 8008c0a:	0004      	movs	r4, r0
 8008c0c:	0008      	movs	r0, r1
 8008c0e:	602b      	str	r3, [r5, #0]
 8008c10:	f7fb fa73 	bl	80040fa <_close>
 8008c14:	1c43      	adds	r3, r0, #1
 8008c16:	d103      	bne.n	8008c20 <_close_r+0x1c>
 8008c18:	682b      	ldr	r3, [r5, #0]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d000      	beq.n	8008c20 <_close_r+0x1c>
 8008c1e:	6023      	str	r3, [r4, #0]
 8008c20:	bd70      	pop	{r4, r5, r6, pc}
 8008c22:	46c0      	nop			; (mov r8, r8)
 8008c24:	200009e0 	.word	0x200009e0

08008c28 <quorem>:
 8008c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c2a:	0006      	movs	r6, r0
 8008c2c:	690b      	ldr	r3, [r1, #16]
 8008c2e:	6932      	ldr	r2, [r6, #16]
 8008c30:	b087      	sub	sp, #28
 8008c32:	2000      	movs	r0, #0
 8008c34:	9103      	str	r1, [sp, #12]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	db65      	blt.n	8008d06 <quorem+0xde>
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	009c      	lsls	r4, r3, #2
 8008c3e:	9300      	str	r3, [sp, #0]
 8008c40:	000b      	movs	r3, r1
 8008c42:	3314      	adds	r3, #20
 8008c44:	9305      	str	r3, [sp, #20]
 8008c46:	191b      	adds	r3, r3, r4
 8008c48:	9304      	str	r3, [sp, #16]
 8008c4a:	0033      	movs	r3, r6
 8008c4c:	3314      	adds	r3, #20
 8008c4e:	9302      	str	r3, [sp, #8]
 8008c50:	191c      	adds	r4, r3, r4
 8008c52:	9b04      	ldr	r3, [sp, #16]
 8008c54:	6827      	ldr	r7, [r4, #0]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	0038      	movs	r0, r7
 8008c5a:	1c5d      	adds	r5, r3, #1
 8008c5c:	0029      	movs	r1, r5
 8008c5e:	9301      	str	r3, [sp, #4]
 8008c60:	f7f7 fa74 	bl	800014c <__udivsi3>
 8008c64:	9001      	str	r0, [sp, #4]
 8008c66:	42af      	cmp	r7, r5
 8008c68:	d324      	bcc.n	8008cb4 <quorem+0x8c>
 8008c6a:	2500      	movs	r5, #0
 8008c6c:	46ac      	mov	ip, r5
 8008c6e:	9802      	ldr	r0, [sp, #8]
 8008c70:	9f05      	ldr	r7, [sp, #20]
 8008c72:	cf08      	ldmia	r7!, {r3}
 8008c74:	9a01      	ldr	r2, [sp, #4]
 8008c76:	b299      	uxth	r1, r3
 8008c78:	4351      	muls	r1, r2
 8008c7a:	0c1b      	lsrs	r3, r3, #16
 8008c7c:	4353      	muls	r3, r2
 8008c7e:	1949      	adds	r1, r1, r5
 8008c80:	0c0a      	lsrs	r2, r1, #16
 8008c82:	189b      	adds	r3, r3, r2
 8008c84:	6802      	ldr	r2, [r0, #0]
 8008c86:	b289      	uxth	r1, r1
 8008c88:	b292      	uxth	r2, r2
 8008c8a:	4462      	add	r2, ip
 8008c8c:	1a52      	subs	r2, r2, r1
 8008c8e:	6801      	ldr	r1, [r0, #0]
 8008c90:	0c1d      	lsrs	r5, r3, #16
 8008c92:	0c09      	lsrs	r1, r1, #16
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	1acb      	subs	r3, r1, r3
 8008c98:	1411      	asrs	r1, r2, #16
 8008c9a:	185b      	adds	r3, r3, r1
 8008c9c:	1419      	asrs	r1, r3, #16
 8008c9e:	b292      	uxth	r2, r2
 8008ca0:	041b      	lsls	r3, r3, #16
 8008ca2:	431a      	orrs	r2, r3
 8008ca4:	9b04      	ldr	r3, [sp, #16]
 8008ca6:	468c      	mov	ip, r1
 8008ca8:	c004      	stmia	r0!, {r2}
 8008caa:	42bb      	cmp	r3, r7
 8008cac:	d2e1      	bcs.n	8008c72 <quorem+0x4a>
 8008cae:	6823      	ldr	r3, [r4, #0]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d030      	beq.n	8008d16 <quorem+0xee>
 8008cb4:	0030      	movs	r0, r6
 8008cb6:	9903      	ldr	r1, [sp, #12]
 8008cb8:	f001 fcee 	bl	800a698 <__mcmp>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	db21      	blt.n	8008d04 <quorem+0xdc>
 8008cc0:	0030      	movs	r0, r6
 8008cc2:	2400      	movs	r4, #0
 8008cc4:	9b01      	ldr	r3, [sp, #4]
 8008cc6:	9903      	ldr	r1, [sp, #12]
 8008cc8:	3301      	adds	r3, #1
 8008cca:	9301      	str	r3, [sp, #4]
 8008ccc:	3014      	adds	r0, #20
 8008cce:	3114      	adds	r1, #20
 8008cd0:	6803      	ldr	r3, [r0, #0]
 8008cd2:	c920      	ldmia	r1!, {r5}
 8008cd4:	b29a      	uxth	r2, r3
 8008cd6:	1914      	adds	r4, r2, r4
 8008cd8:	b2aa      	uxth	r2, r5
 8008cda:	1aa2      	subs	r2, r4, r2
 8008cdc:	0c1b      	lsrs	r3, r3, #16
 8008cde:	0c2d      	lsrs	r5, r5, #16
 8008ce0:	1414      	asrs	r4, r2, #16
 8008ce2:	1b5b      	subs	r3, r3, r5
 8008ce4:	191b      	adds	r3, r3, r4
 8008ce6:	141c      	asrs	r4, r3, #16
 8008ce8:	b292      	uxth	r2, r2
 8008cea:	041b      	lsls	r3, r3, #16
 8008cec:	4313      	orrs	r3, r2
 8008cee:	c008      	stmia	r0!, {r3}
 8008cf0:	9b04      	ldr	r3, [sp, #16]
 8008cf2:	428b      	cmp	r3, r1
 8008cf4:	d2ec      	bcs.n	8008cd0 <quorem+0xa8>
 8008cf6:	9b00      	ldr	r3, [sp, #0]
 8008cf8:	9a02      	ldr	r2, [sp, #8]
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	18d3      	adds	r3, r2, r3
 8008cfe:	681a      	ldr	r2, [r3, #0]
 8008d00:	2a00      	cmp	r2, #0
 8008d02:	d015      	beq.n	8008d30 <quorem+0x108>
 8008d04:	9801      	ldr	r0, [sp, #4]
 8008d06:	b007      	add	sp, #28
 8008d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d0a:	6823      	ldr	r3, [r4, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d106      	bne.n	8008d1e <quorem+0xf6>
 8008d10:	9b00      	ldr	r3, [sp, #0]
 8008d12:	3b01      	subs	r3, #1
 8008d14:	9300      	str	r3, [sp, #0]
 8008d16:	9b02      	ldr	r3, [sp, #8]
 8008d18:	3c04      	subs	r4, #4
 8008d1a:	42a3      	cmp	r3, r4
 8008d1c:	d3f5      	bcc.n	8008d0a <quorem+0xe2>
 8008d1e:	9b00      	ldr	r3, [sp, #0]
 8008d20:	6133      	str	r3, [r6, #16]
 8008d22:	e7c7      	b.n	8008cb4 <quorem+0x8c>
 8008d24:	681a      	ldr	r2, [r3, #0]
 8008d26:	2a00      	cmp	r2, #0
 8008d28:	d106      	bne.n	8008d38 <quorem+0x110>
 8008d2a:	9a00      	ldr	r2, [sp, #0]
 8008d2c:	3a01      	subs	r2, #1
 8008d2e:	9200      	str	r2, [sp, #0]
 8008d30:	9a02      	ldr	r2, [sp, #8]
 8008d32:	3b04      	subs	r3, #4
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d3f5      	bcc.n	8008d24 <quorem+0xfc>
 8008d38:	9b00      	ldr	r3, [sp, #0]
 8008d3a:	6133      	str	r3, [r6, #16]
 8008d3c:	e7e2      	b.n	8008d04 <quorem+0xdc>
	...

08008d40 <_dtoa_r>:
 8008d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d42:	b09d      	sub	sp, #116	; 0x74
 8008d44:	9202      	str	r2, [sp, #8]
 8008d46:	9303      	str	r3, [sp, #12]
 8008d48:	9b02      	ldr	r3, [sp, #8]
 8008d4a:	9c03      	ldr	r4, [sp, #12]
 8008d4c:	9308      	str	r3, [sp, #32]
 8008d4e:	9409      	str	r4, [sp, #36]	; 0x24
 8008d50:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008d52:	0007      	movs	r7, r0
 8008d54:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8008d56:	2c00      	cmp	r4, #0
 8008d58:	d10e      	bne.n	8008d78 <_dtoa_r+0x38>
 8008d5a:	2010      	movs	r0, #16
 8008d5c:	f7fe f830 	bl	8006dc0 <malloc>
 8008d60:	1e02      	subs	r2, r0, #0
 8008d62:	6278      	str	r0, [r7, #36]	; 0x24
 8008d64:	d104      	bne.n	8008d70 <_dtoa_r+0x30>
 8008d66:	21ea      	movs	r1, #234	; 0xea
 8008d68:	4bc7      	ldr	r3, [pc, #796]	; (8009088 <_dtoa_r+0x348>)
 8008d6a:	48c8      	ldr	r0, [pc, #800]	; (800908c <_dtoa_r+0x34c>)
 8008d6c:	f002 fc9a 	bl	800b6a4 <__assert_func>
 8008d70:	6044      	str	r4, [r0, #4]
 8008d72:	6084      	str	r4, [r0, #8]
 8008d74:	6004      	str	r4, [r0, #0]
 8008d76:	60c4      	str	r4, [r0, #12]
 8008d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7a:	6819      	ldr	r1, [r3, #0]
 8008d7c:	2900      	cmp	r1, #0
 8008d7e:	d00a      	beq.n	8008d96 <_dtoa_r+0x56>
 8008d80:	685a      	ldr	r2, [r3, #4]
 8008d82:	2301      	movs	r3, #1
 8008d84:	4093      	lsls	r3, r2
 8008d86:	604a      	str	r2, [r1, #4]
 8008d88:	608b      	str	r3, [r1, #8]
 8008d8a:	0038      	movs	r0, r7
 8008d8c:	f001 f9f8 	bl	800a180 <_Bfree>
 8008d90:	2200      	movs	r2, #0
 8008d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d94:	601a      	str	r2, [r3, #0]
 8008d96:	9b03      	ldr	r3, [sp, #12]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	da20      	bge.n	8008dde <_dtoa_r+0x9e>
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	602b      	str	r3, [r5, #0]
 8008da0:	9b03      	ldr	r3, [sp, #12]
 8008da2:	005b      	lsls	r3, r3, #1
 8008da4:	085b      	lsrs	r3, r3, #1
 8008da6:	9309      	str	r3, [sp, #36]	; 0x24
 8008da8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008daa:	4bb9      	ldr	r3, [pc, #740]	; (8009090 <_dtoa_r+0x350>)
 8008dac:	4ab8      	ldr	r2, [pc, #736]	; (8009090 <_dtoa_r+0x350>)
 8008dae:	402b      	ands	r3, r5
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d117      	bne.n	8008de4 <_dtoa_r+0xa4>
 8008db4:	4bb7      	ldr	r3, [pc, #732]	; (8009094 <_dtoa_r+0x354>)
 8008db6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008db8:	0328      	lsls	r0, r5, #12
 8008dba:	6013      	str	r3, [r2, #0]
 8008dbc:	9b02      	ldr	r3, [sp, #8]
 8008dbe:	0b00      	lsrs	r0, r0, #12
 8008dc0:	4318      	orrs	r0, r3
 8008dc2:	d101      	bne.n	8008dc8 <_dtoa_r+0x88>
 8008dc4:	f000 fdbf 	bl	8009946 <_dtoa_r+0xc06>
 8008dc8:	48b3      	ldr	r0, [pc, #716]	; (8009098 <_dtoa_r+0x358>)
 8008dca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008dcc:	9006      	str	r0, [sp, #24]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d002      	beq.n	8008dd8 <_dtoa_r+0x98>
 8008dd2:	4bb2      	ldr	r3, [pc, #712]	; (800909c <_dtoa_r+0x35c>)
 8008dd4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008dd6:	6013      	str	r3, [r2, #0]
 8008dd8:	9806      	ldr	r0, [sp, #24]
 8008dda:	b01d      	add	sp, #116	; 0x74
 8008ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dde:	2300      	movs	r3, #0
 8008de0:	602b      	str	r3, [r5, #0]
 8008de2:	e7e1      	b.n	8008da8 <_dtoa_r+0x68>
 8008de4:	9b08      	ldr	r3, [sp, #32]
 8008de6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008de8:	9312      	str	r3, [sp, #72]	; 0x48
 8008dea:	9413      	str	r4, [sp, #76]	; 0x4c
 8008dec:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008dee:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008df0:	2200      	movs	r2, #0
 8008df2:	2300      	movs	r3, #0
 8008df4:	f7f7 fb30 	bl	8000458 <__aeabi_dcmpeq>
 8008df8:	1e04      	subs	r4, r0, #0
 8008dfa:	d009      	beq.n	8008e10 <_dtoa_r+0xd0>
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008e00:	6013      	str	r3, [r2, #0]
 8008e02:	4ba7      	ldr	r3, [pc, #668]	; (80090a0 <_dtoa_r+0x360>)
 8008e04:	9306      	str	r3, [sp, #24]
 8008e06:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d0e5      	beq.n	8008dd8 <_dtoa_r+0x98>
 8008e0c:	4ba5      	ldr	r3, [pc, #660]	; (80090a4 <_dtoa_r+0x364>)
 8008e0e:	e7e1      	b.n	8008dd4 <_dtoa_r+0x94>
 8008e10:	ab1a      	add	r3, sp, #104	; 0x68
 8008e12:	9301      	str	r3, [sp, #4]
 8008e14:	ab1b      	add	r3, sp, #108	; 0x6c
 8008e16:	9300      	str	r3, [sp, #0]
 8008e18:	0038      	movs	r0, r7
 8008e1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008e1e:	f001 fd63 	bl	800a8e8 <__d2b>
 8008e22:	006e      	lsls	r6, r5, #1
 8008e24:	9005      	str	r0, [sp, #20]
 8008e26:	0d76      	lsrs	r6, r6, #21
 8008e28:	d100      	bne.n	8008e2c <_dtoa_r+0xec>
 8008e2a:	e07c      	b.n	8008f26 <_dtoa_r+0x1e6>
 8008e2c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008e2e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008e30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008e32:	4a9d      	ldr	r2, [pc, #628]	; (80090a8 <_dtoa_r+0x368>)
 8008e34:	031b      	lsls	r3, r3, #12
 8008e36:	0b1b      	lsrs	r3, r3, #12
 8008e38:	431a      	orrs	r2, r3
 8008e3a:	0011      	movs	r1, r2
 8008e3c:	4b9b      	ldr	r3, [pc, #620]	; (80090ac <_dtoa_r+0x36c>)
 8008e3e:	9418      	str	r4, [sp, #96]	; 0x60
 8008e40:	18f6      	adds	r6, r6, r3
 8008e42:	2200      	movs	r2, #0
 8008e44:	4b9a      	ldr	r3, [pc, #616]	; (80090b0 <_dtoa_r+0x370>)
 8008e46:	f7f9 fb0b 	bl	8002460 <__aeabi_dsub>
 8008e4a:	4a9a      	ldr	r2, [pc, #616]	; (80090b4 <_dtoa_r+0x374>)
 8008e4c:	4b9a      	ldr	r3, [pc, #616]	; (80090b8 <_dtoa_r+0x378>)
 8008e4e:	f7f9 f89b 	bl	8001f88 <__aeabi_dmul>
 8008e52:	4a9a      	ldr	r2, [pc, #616]	; (80090bc <_dtoa_r+0x37c>)
 8008e54:	4b9a      	ldr	r3, [pc, #616]	; (80090c0 <_dtoa_r+0x380>)
 8008e56:	f7f8 f959 	bl	800110c <__aeabi_dadd>
 8008e5a:	0004      	movs	r4, r0
 8008e5c:	0030      	movs	r0, r6
 8008e5e:	000d      	movs	r5, r1
 8008e60:	f7f9 fee4 	bl	8002c2c <__aeabi_i2d>
 8008e64:	4a97      	ldr	r2, [pc, #604]	; (80090c4 <_dtoa_r+0x384>)
 8008e66:	4b98      	ldr	r3, [pc, #608]	; (80090c8 <_dtoa_r+0x388>)
 8008e68:	f7f9 f88e 	bl	8001f88 <__aeabi_dmul>
 8008e6c:	0002      	movs	r2, r0
 8008e6e:	000b      	movs	r3, r1
 8008e70:	0020      	movs	r0, r4
 8008e72:	0029      	movs	r1, r5
 8008e74:	f7f8 f94a 	bl	800110c <__aeabi_dadd>
 8008e78:	0004      	movs	r4, r0
 8008e7a:	000d      	movs	r5, r1
 8008e7c:	f7f9 fea0 	bl	8002bc0 <__aeabi_d2iz>
 8008e80:	2200      	movs	r2, #0
 8008e82:	9002      	str	r0, [sp, #8]
 8008e84:	2300      	movs	r3, #0
 8008e86:	0020      	movs	r0, r4
 8008e88:	0029      	movs	r1, r5
 8008e8a:	f7f7 faeb 	bl	8000464 <__aeabi_dcmplt>
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	d00b      	beq.n	8008eaa <_dtoa_r+0x16a>
 8008e92:	9802      	ldr	r0, [sp, #8]
 8008e94:	f7f9 feca 	bl	8002c2c <__aeabi_i2d>
 8008e98:	002b      	movs	r3, r5
 8008e9a:	0022      	movs	r2, r4
 8008e9c:	f7f7 fadc 	bl	8000458 <__aeabi_dcmpeq>
 8008ea0:	4243      	negs	r3, r0
 8008ea2:	4158      	adcs	r0, r3
 8008ea4:	9b02      	ldr	r3, [sp, #8]
 8008ea6:	1a1b      	subs	r3, r3, r0
 8008ea8:	9302      	str	r3, [sp, #8]
 8008eaa:	2301      	movs	r3, #1
 8008eac:	9316      	str	r3, [sp, #88]	; 0x58
 8008eae:	9b02      	ldr	r3, [sp, #8]
 8008eb0:	2b16      	cmp	r3, #22
 8008eb2:	d80f      	bhi.n	8008ed4 <_dtoa_r+0x194>
 8008eb4:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008eb6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008eb8:	00da      	lsls	r2, r3, #3
 8008eba:	4b84      	ldr	r3, [pc, #528]	; (80090cc <_dtoa_r+0x38c>)
 8008ebc:	189b      	adds	r3, r3, r2
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	f7f7 facf 	bl	8000464 <__aeabi_dcmplt>
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	d049      	beq.n	8008f5e <_dtoa_r+0x21e>
 8008eca:	9b02      	ldr	r3, [sp, #8]
 8008ecc:	3b01      	subs	r3, #1
 8008ece:	9302      	str	r3, [sp, #8]
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	9316      	str	r3, [sp, #88]	; 0x58
 8008ed4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008ed6:	1b9e      	subs	r6, r3, r6
 8008ed8:	2300      	movs	r3, #0
 8008eda:	930a      	str	r3, [sp, #40]	; 0x28
 8008edc:	0033      	movs	r3, r6
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	930d      	str	r3, [sp, #52]	; 0x34
 8008ee2:	d504      	bpl.n	8008eee <_dtoa_r+0x1ae>
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	1b9b      	subs	r3, r3, r6
 8008ee8:	930a      	str	r3, [sp, #40]	; 0x28
 8008eea:	2300      	movs	r3, #0
 8008eec:	930d      	str	r3, [sp, #52]	; 0x34
 8008eee:	9b02      	ldr	r3, [sp, #8]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	db36      	blt.n	8008f62 <_dtoa_r+0x222>
 8008ef4:	9a02      	ldr	r2, [sp, #8]
 8008ef6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ef8:	4694      	mov	ip, r2
 8008efa:	4463      	add	r3, ip
 8008efc:	930d      	str	r3, [sp, #52]	; 0x34
 8008efe:	2300      	movs	r3, #0
 8008f00:	9215      	str	r2, [sp, #84]	; 0x54
 8008f02:	930e      	str	r3, [sp, #56]	; 0x38
 8008f04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f06:	2401      	movs	r4, #1
 8008f08:	2b09      	cmp	r3, #9
 8008f0a:	d864      	bhi.n	8008fd6 <_dtoa_r+0x296>
 8008f0c:	2b05      	cmp	r3, #5
 8008f0e:	dd02      	ble.n	8008f16 <_dtoa_r+0x1d6>
 8008f10:	2400      	movs	r4, #0
 8008f12:	3b04      	subs	r3, #4
 8008f14:	9322      	str	r3, [sp, #136]	; 0x88
 8008f16:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f18:	1e98      	subs	r0, r3, #2
 8008f1a:	2803      	cmp	r0, #3
 8008f1c:	d864      	bhi.n	8008fe8 <_dtoa_r+0x2a8>
 8008f1e:	f7f7 f901 	bl	8000124 <__gnu_thumb1_case_uqi>
 8008f22:	3829      	.short	0x3829
 8008f24:	5836      	.short	0x5836
 8008f26:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008f28:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008f2a:	189e      	adds	r6, r3, r2
 8008f2c:	4b68      	ldr	r3, [pc, #416]	; (80090d0 <_dtoa_r+0x390>)
 8008f2e:	18f2      	adds	r2, r6, r3
 8008f30:	2a20      	cmp	r2, #32
 8008f32:	dd0f      	ble.n	8008f54 <_dtoa_r+0x214>
 8008f34:	2340      	movs	r3, #64	; 0x40
 8008f36:	1a9b      	subs	r3, r3, r2
 8008f38:	409d      	lsls	r5, r3
 8008f3a:	4b66      	ldr	r3, [pc, #408]	; (80090d4 <_dtoa_r+0x394>)
 8008f3c:	9802      	ldr	r0, [sp, #8]
 8008f3e:	18f3      	adds	r3, r6, r3
 8008f40:	40d8      	lsrs	r0, r3
 8008f42:	4328      	orrs	r0, r5
 8008f44:	f7f9 fea2 	bl	8002c8c <__aeabi_ui2d>
 8008f48:	2301      	movs	r3, #1
 8008f4a:	4c63      	ldr	r4, [pc, #396]	; (80090d8 <_dtoa_r+0x398>)
 8008f4c:	3e01      	subs	r6, #1
 8008f4e:	1909      	adds	r1, r1, r4
 8008f50:	9318      	str	r3, [sp, #96]	; 0x60
 8008f52:	e776      	b.n	8008e42 <_dtoa_r+0x102>
 8008f54:	2320      	movs	r3, #32
 8008f56:	9802      	ldr	r0, [sp, #8]
 8008f58:	1a9b      	subs	r3, r3, r2
 8008f5a:	4098      	lsls	r0, r3
 8008f5c:	e7f2      	b.n	8008f44 <_dtoa_r+0x204>
 8008f5e:	9016      	str	r0, [sp, #88]	; 0x58
 8008f60:	e7b8      	b.n	8008ed4 <_dtoa_r+0x194>
 8008f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f64:	9a02      	ldr	r2, [sp, #8]
 8008f66:	1a9b      	subs	r3, r3, r2
 8008f68:	930a      	str	r3, [sp, #40]	; 0x28
 8008f6a:	4253      	negs	r3, r2
 8008f6c:	930e      	str	r3, [sp, #56]	; 0x38
 8008f6e:	2300      	movs	r3, #0
 8008f70:	9315      	str	r3, [sp, #84]	; 0x54
 8008f72:	e7c7      	b.n	8008f04 <_dtoa_r+0x1c4>
 8008f74:	2300      	movs	r3, #0
 8008f76:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f7a:	930c      	str	r3, [sp, #48]	; 0x30
 8008f7c:	9307      	str	r3, [sp, #28]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	dc13      	bgt.n	8008faa <_dtoa_r+0x26a>
 8008f82:	2301      	movs	r3, #1
 8008f84:	001a      	movs	r2, r3
 8008f86:	930c      	str	r3, [sp, #48]	; 0x30
 8008f88:	9307      	str	r3, [sp, #28]
 8008f8a:	9223      	str	r2, [sp, #140]	; 0x8c
 8008f8c:	e00d      	b.n	8008faa <_dtoa_r+0x26a>
 8008f8e:	2301      	movs	r3, #1
 8008f90:	e7f1      	b.n	8008f76 <_dtoa_r+0x236>
 8008f92:	2300      	movs	r3, #0
 8008f94:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008f96:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f98:	4694      	mov	ip, r2
 8008f9a:	9b02      	ldr	r3, [sp, #8]
 8008f9c:	4463      	add	r3, ip
 8008f9e:	930c      	str	r3, [sp, #48]	; 0x30
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	9307      	str	r3, [sp, #28]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	dc00      	bgt.n	8008faa <_dtoa_r+0x26a>
 8008fa8:	2301      	movs	r3, #1
 8008faa:	2200      	movs	r2, #0
 8008fac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008fae:	6042      	str	r2, [r0, #4]
 8008fb0:	3204      	adds	r2, #4
 8008fb2:	0015      	movs	r5, r2
 8008fb4:	3514      	adds	r5, #20
 8008fb6:	6841      	ldr	r1, [r0, #4]
 8008fb8:	429d      	cmp	r5, r3
 8008fba:	d919      	bls.n	8008ff0 <_dtoa_r+0x2b0>
 8008fbc:	0038      	movs	r0, r7
 8008fbe:	f001 f89b 	bl	800a0f8 <_Balloc>
 8008fc2:	9006      	str	r0, [sp, #24]
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	d117      	bne.n	8008ff8 <_dtoa_r+0x2b8>
 8008fc8:	21d5      	movs	r1, #213	; 0xd5
 8008fca:	0002      	movs	r2, r0
 8008fcc:	4b43      	ldr	r3, [pc, #268]	; (80090dc <_dtoa_r+0x39c>)
 8008fce:	0049      	lsls	r1, r1, #1
 8008fd0:	e6cb      	b.n	8008d6a <_dtoa_r+0x2a>
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	e7de      	b.n	8008f94 <_dtoa_r+0x254>
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	940f      	str	r4, [sp, #60]	; 0x3c
 8008fda:	9322      	str	r3, [sp, #136]	; 0x88
 8008fdc:	3b01      	subs	r3, #1
 8008fde:	930c      	str	r3, [sp, #48]	; 0x30
 8008fe0:	9307      	str	r3, [sp, #28]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	3313      	adds	r3, #19
 8008fe6:	e7d0      	b.n	8008f8a <_dtoa_r+0x24a>
 8008fe8:	2301      	movs	r3, #1
 8008fea:	930f      	str	r3, [sp, #60]	; 0x3c
 8008fec:	3b02      	subs	r3, #2
 8008fee:	e7f6      	b.n	8008fde <_dtoa_r+0x29e>
 8008ff0:	3101      	adds	r1, #1
 8008ff2:	6041      	str	r1, [r0, #4]
 8008ff4:	0052      	lsls	r2, r2, #1
 8008ff6:	e7dc      	b.n	8008fb2 <_dtoa_r+0x272>
 8008ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ffa:	9a06      	ldr	r2, [sp, #24]
 8008ffc:	601a      	str	r2, [r3, #0]
 8008ffe:	9b07      	ldr	r3, [sp, #28]
 8009000:	2b0e      	cmp	r3, #14
 8009002:	d900      	bls.n	8009006 <_dtoa_r+0x2c6>
 8009004:	e0eb      	b.n	80091de <_dtoa_r+0x49e>
 8009006:	2c00      	cmp	r4, #0
 8009008:	d100      	bne.n	800900c <_dtoa_r+0x2cc>
 800900a:	e0e8      	b.n	80091de <_dtoa_r+0x49e>
 800900c:	9b02      	ldr	r3, [sp, #8]
 800900e:	2b00      	cmp	r3, #0
 8009010:	dd68      	ble.n	80090e4 <_dtoa_r+0x3a4>
 8009012:	001a      	movs	r2, r3
 8009014:	210f      	movs	r1, #15
 8009016:	4b2d      	ldr	r3, [pc, #180]	; (80090cc <_dtoa_r+0x38c>)
 8009018:	400a      	ands	r2, r1
 800901a:	00d2      	lsls	r2, r2, #3
 800901c:	189b      	adds	r3, r3, r2
 800901e:	681d      	ldr	r5, [r3, #0]
 8009020:	685e      	ldr	r6, [r3, #4]
 8009022:	9b02      	ldr	r3, [sp, #8]
 8009024:	111c      	asrs	r4, r3, #4
 8009026:	2302      	movs	r3, #2
 8009028:	9310      	str	r3, [sp, #64]	; 0x40
 800902a:	9b02      	ldr	r3, [sp, #8]
 800902c:	05db      	lsls	r3, r3, #23
 800902e:	d50b      	bpl.n	8009048 <_dtoa_r+0x308>
 8009030:	4b2b      	ldr	r3, [pc, #172]	; (80090e0 <_dtoa_r+0x3a0>)
 8009032:	400c      	ands	r4, r1
 8009034:	6a1a      	ldr	r2, [r3, #32]
 8009036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009038:	9812      	ldr	r0, [sp, #72]	; 0x48
 800903a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800903c:	f7f8 fba2 	bl	8001784 <__aeabi_ddiv>
 8009040:	2303      	movs	r3, #3
 8009042:	9008      	str	r0, [sp, #32]
 8009044:	9109      	str	r1, [sp, #36]	; 0x24
 8009046:	9310      	str	r3, [sp, #64]	; 0x40
 8009048:	4b25      	ldr	r3, [pc, #148]	; (80090e0 <_dtoa_r+0x3a0>)
 800904a:	9314      	str	r3, [sp, #80]	; 0x50
 800904c:	2c00      	cmp	r4, #0
 800904e:	d108      	bne.n	8009062 <_dtoa_r+0x322>
 8009050:	9808      	ldr	r0, [sp, #32]
 8009052:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009054:	002a      	movs	r2, r5
 8009056:	0033      	movs	r3, r6
 8009058:	f7f8 fb94 	bl	8001784 <__aeabi_ddiv>
 800905c:	9008      	str	r0, [sp, #32]
 800905e:	9109      	str	r1, [sp, #36]	; 0x24
 8009060:	e05c      	b.n	800911c <_dtoa_r+0x3dc>
 8009062:	2301      	movs	r3, #1
 8009064:	421c      	tst	r4, r3
 8009066:	d00b      	beq.n	8009080 <_dtoa_r+0x340>
 8009068:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800906a:	0028      	movs	r0, r5
 800906c:	3301      	adds	r3, #1
 800906e:	9310      	str	r3, [sp, #64]	; 0x40
 8009070:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009072:	0031      	movs	r1, r6
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	f7f8 ff86 	bl	8001f88 <__aeabi_dmul>
 800907c:	0005      	movs	r5, r0
 800907e:	000e      	movs	r6, r1
 8009080:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009082:	1064      	asrs	r4, r4, #1
 8009084:	3308      	adds	r3, #8
 8009086:	e7e0      	b.n	800904a <_dtoa_r+0x30a>
 8009088:	0800c61e 	.word	0x0800c61e
 800908c:	0800c635 	.word	0x0800c635
 8009090:	7ff00000 	.word	0x7ff00000
 8009094:	0000270f 	.word	0x0000270f
 8009098:	0800c61a 	.word	0x0800c61a
 800909c:	0800c61d 	.word	0x0800c61d
 80090a0:	0800c889 	.word	0x0800c889
 80090a4:	0800c88a 	.word	0x0800c88a
 80090a8:	3ff00000 	.word	0x3ff00000
 80090ac:	fffffc01 	.word	0xfffffc01
 80090b0:	3ff80000 	.word	0x3ff80000
 80090b4:	636f4361 	.word	0x636f4361
 80090b8:	3fd287a7 	.word	0x3fd287a7
 80090bc:	8b60c8b3 	.word	0x8b60c8b3
 80090c0:	3fc68a28 	.word	0x3fc68a28
 80090c4:	509f79fb 	.word	0x509f79fb
 80090c8:	3fd34413 	.word	0x3fd34413
 80090cc:	0800c7a0 	.word	0x0800c7a0
 80090d0:	00000432 	.word	0x00000432
 80090d4:	00000412 	.word	0x00000412
 80090d8:	fe100000 	.word	0xfe100000
 80090dc:	0800c690 	.word	0x0800c690
 80090e0:	0800c778 	.word	0x0800c778
 80090e4:	2302      	movs	r3, #2
 80090e6:	9310      	str	r3, [sp, #64]	; 0x40
 80090e8:	9b02      	ldr	r3, [sp, #8]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d016      	beq.n	800911c <_dtoa_r+0x3dc>
 80090ee:	9812      	ldr	r0, [sp, #72]	; 0x48
 80090f0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80090f2:	425c      	negs	r4, r3
 80090f4:	230f      	movs	r3, #15
 80090f6:	4ab6      	ldr	r2, [pc, #728]	; (80093d0 <_dtoa_r+0x690>)
 80090f8:	4023      	ands	r3, r4
 80090fa:	00db      	lsls	r3, r3, #3
 80090fc:	18d3      	adds	r3, r2, r3
 80090fe:	681a      	ldr	r2, [r3, #0]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	f7f8 ff41 	bl	8001f88 <__aeabi_dmul>
 8009106:	2601      	movs	r6, #1
 8009108:	2300      	movs	r3, #0
 800910a:	9008      	str	r0, [sp, #32]
 800910c:	9109      	str	r1, [sp, #36]	; 0x24
 800910e:	4db1      	ldr	r5, [pc, #708]	; (80093d4 <_dtoa_r+0x694>)
 8009110:	1124      	asrs	r4, r4, #4
 8009112:	2c00      	cmp	r4, #0
 8009114:	d000      	beq.n	8009118 <_dtoa_r+0x3d8>
 8009116:	e094      	b.n	8009242 <_dtoa_r+0x502>
 8009118:	2b00      	cmp	r3, #0
 800911a:	d19f      	bne.n	800905c <_dtoa_r+0x31c>
 800911c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800911e:	2b00      	cmp	r3, #0
 8009120:	d100      	bne.n	8009124 <_dtoa_r+0x3e4>
 8009122:	e09b      	b.n	800925c <_dtoa_r+0x51c>
 8009124:	9c08      	ldr	r4, [sp, #32]
 8009126:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009128:	2200      	movs	r2, #0
 800912a:	0020      	movs	r0, r4
 800912c:	0029      	movs	r1, r5
 800912e:	4baa      	ldr	r3, [pc, #680]	; (80093d8 <_dtoa_r+0x698>)
 8009130:	f7f7 f998 	bl	8000464 <__aeabi_dcmplt>
 8009134:	2800      	cmp	r0, #0
 8009136:	d100      	bne.n	800913a <_dtoa_r+0x3fa>
 8009138:	e090      	b.n	800925c <_dtoa_r+0x51c>
 800913a:	9b07      	ldr	r3, [sp, #28]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d100      	bne.n	8009142 <_dtoa_r+0x402>
 8009140:	e08c      	b.n	800925c <_dtoa_r+0x51c>
 8009142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009144:	2b00      	cmp	r3, #0
 8009146:	dd46      	ble.n	80091d6 <_dtoa_r+0x496>
 8009148:	9b02      	ldr	r3, [sp, #8]
 800914a:	2200      	movs	r2, #0
 800914c:	0020      	movs	r0, r4
 800914e:	0029      	movs	r1, r5
 8009150:	1e5e      	subs	r6, r3, #1
 8009152:	4ba2      	ldr	r3, [pc, #648]	; (80093dc <_dtoa_r+0x69c>)
 8009154:	f7f8 ff18 	bl	8001f88 <__aeabi_dmul>
 8009158:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800915a:	9008      	str	r0, [sp, #32]
 800915c:	9109      	str	r1, [sp, #36]	; 0x24
 800915e:	3301      	adds	r3, #1
 8009160:	9310      	str	r3, [sp, #64]	; 0x40
 8009162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009164:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009166:	9c08      	ldr	r4, [sp, #32]
 8009168:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800916a:	9314      	str	r3, [sp, #80]	; 0x50
 800916c:	f7f9 fd5e 	bl	8002c2c <__aeabi_i2d>
 8009170:	0022      	movs	r2, r4
 8009172:	002b      	movs	r3, r5
 8009174:	f7f8 ff08 	bl	8001f88 <__aeabi_dmul>
 8009178:	2200      	movs	r2, #0
 800917a:	4b99      	ldr	r3, [pc, #612]	; (80093e0 <_dtoa_r+0x6a0>)
 800917c:	f7f7 ffc6 	bl	800110c <__aeabi_dadd>
 8009180:	9010      	str	r0, [sp, #64]	; 0x40
 8009182:	9111      	str	r1, [sp, #68]	; 0x44
 8009184:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009186:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009188:	9208      	str	r2, [sp, #32]
 800918a:	9309      	str	r3, [sp, #36]	; 0x24
 800918c:	4a95      	ldr	r2, [pc, #596]	; (80093e4 <_dtoa_r+0x6a4>)
 800918e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009190:	4694      	mov	ip, r2
 8009192:	4463      	add	r3, ip
 8009194:	9317      	str	r3, [sp, #92]	; 0x5c
 8009196:	9309      	str	r3, [sp, #36]	; 0x24
 8009198:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800919a:	2b00      	cmp	r3, #0
 800919c:	d161      	bne.n	8009262 <_dtoa_r+0x522>
 800919e:	2200      	movs	r2, #0
 80091a0:	0020      	movs	r0, r4
 80091a2:	0029      	movs	r1, r5
 80091a4:	4b90      	ldr	r3, [pc, #576]	; (80093e8 <_dtoa_r+0x6a8>)
 80091a6:	f7f9 f95b 	bl	8002460 <__aeabi_dsub>
 80091aa:	9a08      	ldr	r2, [sp, #32]
 80091ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80091ae:	0004      	movs	r4, r0
 80091b0:	000d      	movs	r5, r1
 80091b2:	f7f7 f96b 	bl	800048c <__aeabi_dcmpgt>
 80091b6:	2800      	cmp	r0, #0
 80091b8:	d000      	beq.n	80091bc <_dtoa_r+0x47c>
 80091ba:	e2af      	b.n	800971c <_dtoa_r+0x9dc>
 80091bc:	488b      	ldr	r0, [pc, #556]	; (80093ec <_dtoa_r+0x6ac>)
 80091be:	9911      	ldr	r1, [sp, #68]	; 0x44
 80091c0:	4684      	mov	ip, r0
 80091c2:	4461      	add	r1, ip
 80091c4:	000b      	movs	r3, r1
 80091c6:	0020      	movs	r0, r4
 80091c8:	0029      	movs	r1, r5
 80091ca:	9a08      	ldr	r2, [sp, #32]
 80091cc:	f7f7 f94a 	bl	8000464 <__aeabi_dcmplt>
 80091d0:	2800      	cmp	r0, #0
 80091d2:	d000      	beq.n	80091d6 <_dtoa_r+0x496>
 80091d4:	e29f      	b.n	8009716 <_dtoa_r+0x9d6>
 80091d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80091d8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80091da:	9308      	str	r3, [sp, #32]
 80091dc:	9409      	str	r4, [sp, #36]	; 0x24
 80091de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	da00      	bge.n	80091e6 <_dtoa_r+0x4a6>
 80091e4:	e172      	b.n	80094cc <_dtoa_r+0x78c>
 80091e6:	9a02      	ldr	r2, [sp, #8]
 80091e8:	2a0e      	cmp	r2, #14
 80091ea:	dd00      	ble.n	80091ee <_dtoa_r+0x4ae>
 80091ec:	e16e      	b.n	80094cc <_dtoa_r+0x78c>
 80091ee:	4b78      	ldr	r3, [pc, #480]	; (80093d0 <_dtoa_r+0x690>)
 80091f0:	00d2      	lsls	r2, r2, #3
 80091f2:	189b      	adds	r3, r3, r2
 80091f4:	685c      	ldr	r4, [r3, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	930a      	str	r3, [sp, #40]	; 0x28
 80091fa:	940b      	str	r4, [sp, #44]	; 0x2c
 80091fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091fe:	2b00      	cmp	r3, #0
 8009200:	db00      	blt.n	8009204 <_dtoa_r+0x4c4>
 8009202:	e0f7      	b.n	80093f4 <_dtoa_r+0x6b4>
 8009204:	9b07      	ldr	r3, [sp, #28]
 8009206:	2b00      	cmp	r3, #0
 8009208:	dd00      	ble.n	800920c <_dtoa_r+0x4cc>
 800920a:	e0f3      	b.n	80093f4 <_dtoa_r+0x6b4>
 800920c:	d000      	beq.n	8009210 <_dtoa_r+0x4d0>
 800920e:	e282      	b.n	8009716 <_dtoa_r+0x9d6>
 8009210:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009212:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009214:	2200      	movs	r2, #0
 8009216:	4b74      	ldr	r3, [pc, #464]	; (80093e8 <_dtoa_r+0x6a8>)
 8009218:	f7f8 feb6 	bl	8001f88 <__aeabi_dmul>
 800921c:	9a08      	ldr	r2, [sp, #32]
 800921e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009220:	f7f7 f93e 	bl	80004a0 <__aeabi_dcmpge>
 8009224:	9e07      	ldr	r6, [sp, #28]
 8009226:	0035      	movs	r5, r6
 8009228:	2800      	cmp	r0, #0
 800922a:	d000      	beq.n	800922e <_dtoa_r+0x4ee>
 800922c:	e259      	b.n	80096e2 <_dtoa_r+0x9a2>
 800922e:	9b06      	ldr	r3, [sp, #24]
 8009230:	9a06      	ldr	r2, [sp, #24]
 8009232:	3301      	adds	r3, #1
 8009234:	9308      	str	r3, [sp, #32]
 8009236:	2331      	movs	r3, #49	; 0x31
 8009238:	7013      	strb	r3, [r2, #0]
 800923a:	9b02      	ldr	r3, [sp, #8]
 800923c:	3301      	adds	r3, #1
 800923e:	9302      	str	r3, [sp, #8]
 8009240:	e254      	b.n	80096ec <_dtoa_r+0x9ac>
 8009242:	4234      	tst	r4, r6
 8009244:	d007      	beq.n	8009256 <_dtoa_r+0x516>
 8009246:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009248:	3301      	adds	r3, #1
 800924a:	9310      	str	r3, [sp, #64]	; 0x40
 800924c:	682a      	ldr	r2, [r5, #0]
 800924e:	686b      	ldr	r3, [r5, #4]
 8009250:	f7f8 fe9a 	bl	8001f88 <__aeabi_dmul>
 8009254:	0033      	movs	r3, r6
 8009256:	1064      	asrs	r4, r4, #1
 8009258:	3508      	adds	r5, #8
 800925a:	e75a      	b.n	8009112 <_dtoa_r+0x3d2>
 800925c:	9e02      	ldr	r6, [sp, #8]
 800925e:	9b07      	ldr	r3, [sp, #28]
 8009260:	e780      	b.n	8009164 <_dtoa_r+0x424>
 8009262:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009264:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009266:	1e5a      	subs	r2, r3, #1
 8009268:	4b59      	ldr	r3, [pc, #356]	; (80093d0 <_dtoa_r+0x690>)
 800926a:	00d2      	lsls	r2, r2, #3
 800926c:	189b      	adds	r3, r3, r2
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	2900      	cmp	r1, #0
 8009274:	d051      	beq.n	800931a <_dtoa_r+0x5da>
 8009276:	2000      	movs	r0, #0
 8009278:	495d      	ldr	r1, [pc, #372]	; (80093f0 <_dtoa_r+0x6b0>)
 800927a:	f7f8 fa83 	bl	8001784 <__aeabi_ddiv>
 800927e:	9a08      	ldr	r2, [sp, #32]
 8009280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009282:	f7f9 f8ed 	bl	8002460 <__aeabi_dsub>
 8009286:	9a06      	ldr	r2, [sp, #24]
 8009288:	9b06      	ldr	r3, [sp, #24]
 800928a:	4694      	mov	ip, r2
 800928c:	9317      	str	r3, [sp, #92]	; 0x5c
 800928e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009290:	9010      	str	r0, [sp, #64]	; 0x40
 8009292:	9111      	str	r1, [sp, #68]	; 0x44
 8009294:	4463      	add	r3, ip
 8009296:	9319      	str	r3, [sp, #100]	; 0x64
 8009298:	0029      	movs	r1, r5
 800929a:	0020      	movs	r0, r4
 800929c:	f7f9 fc90 	bl	8002bc0 <__aeabi_d2iz>
 80092a0:	9014      	str	r0, [sp, #80]	; 0x50
 80092a2:	f7f9 fcc3 	bl	8002c2c <__aeabi_i2d>
 80092a6:	0002      	movs	r2, r0
 80092a8:	000b      	movs	r3, r1
 80092aa:	0020      	movs	r0, r4
 80092ac:	0029      	movs	r1, r5
 80092ae:	f7f9 f8d7 	bl	8002460 <__aeabi_dsub>
 80092b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80092b4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80092b6:	3301      	adds	r3, #1
 80092b8:	9308      	str	r3, [sp, #32]
 80092ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80092bc:	0004      	movs	r4, r0
 80092be:	3330      	adds	r3, #48	; 0x30
 80092c0:	7013      	strb	r3, [r2, #0]
 80092c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80092c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092c6:	000d      	movs	r5, r1
 80092c8:	f7f7 f8cc 	bl	8000464 <__aeabi_dcmplt>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	d175      	bne.n	80093bc <_dtoa_r+0x67c>
 80092d0:	0022      	movs	r2, r4
 80092d2:	002b      	movs	r3, r5
 80092d4:	2000      	movs	r0, #0
 80092d6:	4940      	ldr	r1, [pc, #256]	; (80093d8 <_dtoa_r+0x698>)
 80092d8:	f7f9 f8c2 	bl	8002460 <__aeabi_dsub>
 80092dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80092de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092e0:	f7f7 f8c0 	bl	8000464 <__aeabi_dcmplt>
 80092e4:	2800      	cmp	r0, #0
 80092e6:	d000      	beq.n	80092ea <_dtoa_r+0x5aa>
 80092e8:	e0d2      	b.n	8009490 <_dtoa_r+0x750>
 80092ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80092ec:	9a08      	ldr	r2, [sp, #32]
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d100      	bne.n	80092f4 <_dtoa_r+0x5b4>
 80092f2:	e770      	b.n	80091d6 <_dtoa_r+0x496>
 80092f4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80092f6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80092f8:	2200      	movs	r2, #0
 80092fa:	4b38      	ldr	r3, [pc, #224]	; (80093dc <_dtoa_r+0x69c>)
 80092fc:	f7f8 fe44 	bl	8001f88 <__aeabi_dmul>
 8009300:	4b36      	ldr	r3, [pc, #216]	; (80093dc <_dtoa_r+0x69c>)
 8009302:	9010      	str	r0, [sp, #64]	; 0x40
 8009304:	9111      	str	r1, [sp, #68]	; 0x44
 8009306:	2200      	movs	r2, #0
 8009308:	0020      	movs	r0, r4
 800930a:	0029      	movs	r1, r5
 800930c:	f7f8 fe3c 	bl	8001f88 <__aeabi_dmul>
 8009310:	9b08      	ldr	r3, [sp, #32]
 8009312:	0004      	movs	r4, r0
 8009314:	000d      	movs	r5, r1
 8009316:	9317      	str	r3, [sp, #92]	; 0x5c
 8009318:	e7be      	b.n	8009298 <_dtoa_r+0x558>
 800931a:	9808      	ldr	r0, [sp, #32]
 800931c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800931e:	f7f8 fe33 	bl	8001f88 <__aeabi_dmul>
 8009322:	9a06      	ldr	r2, [sp, #24]
 8009324:	9b06      	ldr	r3, [sp, #24]
 8009326:	4694      	mov	ip, r2
 8009328:	9308      	str	r3, [sp, #32]
 800932a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800932c:	9010      	str	r0, [sp, #64]	; 0x40
 800932e:	9111      	str	r1, [sp, #68]	; 0x44
 8009330:	4463      	add	r3, ip
 8009332:	9319      	str	r3, [sp, #100]	; 0x64
 8009334:	0029      	movs	r1, r5
 8009336:	0020      	movs	r0, r4
 8009338:	f7f9 fc42 	bl	8002bc0 <__aeabi_d2iz>
 800933c:	9017      	str	r0, [sp, #92]	; 0x5c
 800933e:	f7f9 fc75 	bl	8002c2c <__aeabi_i2d>
 8009342:	0002      	movs	r2, r0
 8009344:	000b      	movs	r3, r1
 8009346:	0020      	movs	r0, r4
 8009348:	0029      	movs	r1, r5
 800934a:	f7f9 f889 	bl	8002460 <__aeabi_dsub>
 800934e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009350:	9a08      	ldr	r2, [sp, #32]
 8009352:	3330      	adds	r3, #48	; 0x30
 8009354:	7013      	strb	r3, [r2, #0]
 8009356:	0013      	movs	r3, r2
 8009358:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800935a:	3301      	adds	r3, #1
 800935c:	0004      	movs	r4, r0
 800935e:	000d      	movs	r5, r1
 8009360:	9308      	str	r3, [sp, #32]
 8009362:	4293      	cmp	r3, r2
 8009364:	d12c      	bne.n	80093c0 <_dtoa_r+0x680>
 8009366:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009368:	9911      	ldr	r1, [sp, #68]	; 0x44
 800936a:	9a06      	ldr	r2, [sp, #24]
 800936c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800936e:	4694      	mov	ip, r2
 8009370:	4463      	add	r3, ip
 8009372:	2200      	movs	r2, #0
 8009374:	9308      	str	r3, [sp, #32]
 8009376:	4b1e      	ldr	r3, [pc, #120]	; (80093f0 <_dtoa_r+0x6b0>)
 8009378:	f7f7 fec8 	bl	800110c <__aeabi_dadd>
 800937c:	0002      	movs	r2, r0
 800937e:	000b      	movs	r3, r1
 8009380:	0020      	movs	r0, r4
 8009382:	0029      	movs	r1, r5
 8009384:	f7f7 f882 	bl	800048c <__aeabi_dcmpgt>
 8009388:	2800      	cmp	r0, #0
 800938a:	d000      	beq.n	800938e <_dtoa_r+0x64e>
 800938c:	e080      	b.n	8009490 <_dtoa_r+0x750>
 800938e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009390:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009392:	2000      	movs	r0, #0
 8009394:	4916      	ldr	r1, [pc, #88]	; (80093f0 <_dtoa_r+0x6b0>)
 8009396:	f7f9 f863 	bl	8002460 <__aeabi_dsub>
 800939a:	0002      	movs	r2, r0
 800939c:	000b      	movs	r3, r1
 800939e:	0020      	movs	r0, r4
 80093a0:	0029      	movs	r1, r5
 80093a2:	f7f7 f85f 	bl	8000464 <__aeabi_dcmplt>
 80093a6:	2800      	cmp	r0, #0
 80093a8:	d100      	bne.n	80093ac <_dtoa_r+0x66c>
 80093aa:	e714      	b.n	80091d6 <_dtoa_r+0x496>
 80093ac:	9b08      	ldr	r3, [sp, #32]
 80093ae:	001a      	movs	r2, r3
 80093b0:	3a01      	subs	r2, #1
 80093b2:	9208      	str	r2, [sp, #32]
 80093b4:	7812      	ldrb	r2, [r2, #0]
 80093b6:	2a30      	cmp	r2, #48	; 0x30
 80093b8:	d0f8      	beq.n	80093ac <_dtoa_r+0x66c>
 80093ba:	9308      	str	r3, [sp, #32]
 80093bc:	9602      	str	r6, [sp, #8]
 80093be:	e055      	b.n	800946c <_dtoa_r+0x72c>
 80093c0:	2200      	movs	r2, #0
 80093c2:	4b06      	ldr	r3, [pc, #24]	; (80093dc <_dtoa_r+0x69c>)
 80093c4:	f7f8 fde0 	bl	8001f88 <__aeabi_dmul>
 80093c8:	0004      	movs	r4, r0
 80093ca:	000d      	movs	r5, r1
 80093cc:	e7b2      	b.n	8009334 <_dtoa_r+0x5f4>
 80093ce:	46c0      	nop			; (mov r8, r8)
 80093d0:	0800c7a0 	.word	0x0800c7a0
 80093d4:	0800c778 	.word	0x0800c778
 80093d8:	3ff00000 	.word	0x3ff00000
 80093dc:	40240000 	.word	0x40240000
 80093e0:	401c0000 	.word	0x401c0000
 80093e4:	fcc00000 	.word	0xfcc00000
 80093e8:	40140000 	.word	0x40140000
 80093ec:	7cc00000 	.word	0x7cc00000
 80093f0:	3fe00000 	.word	0x3fe00000
 80093f4:	9b07      	ldr	r3, [sp, #28]
 80093f6:	9e06      	ldr	r6, [sp, #24]
 80093f8:	3b01      	subs	r3, #1
 80093fa:	199b      	adds	r3, r3, r6
 80093fc:	930c      	str	r3, [sp, #48]	; 0x30
 80093fe:	9c08      	ldr	r4, [sp, #32]
 8009400:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009404:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009406:	0020      	movs	r0, r4
 8009408:	0029      	movs	r1, r5
 800940a:	f7f8 f9bb 	bl	8001784 <__aeabi_ddiv>
 800940e:	f7f9 fbd7 	bl	8002bc0 <__aeabi_d2iz>
 8009412:	9007      	str	r0, [sp, #28]
 8009414:	f7f9 fc0a 	bl	8002c2c <__aeabi_i2d>
 8009418:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800941a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800941c:	f7f8 fdb4 	bl	8001f88 <__aeabi_dmul>
 8009420:	0002      	movs	r2, r0
 8009422:	000b      	movs	r3, r1
 8009424:	0020      	movs	r0, r4
 8009426:	0029      	movs	r1, r5
 8009428:	f7f9 f81a 	bl	8002460 <__aeabi_dsub>
 800942c:	0033      	movs	r3, r6
 800942e:	9a07      	ldr	r2, [sp, #28]
 8009430:	3601      	adds	r6, #1
 8009432:	3230      	adds	r2, #48	; 0x30
 8009434:	701a      	strb	r2, [r3, #0]
 8009436:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009438:	9608      	str	r6, [sp, #32]
 800943a:	429a      	cmp	r2, r3
 800943c:	d139      	bne.n	80094b2 <_dtoa_r+0x772>
 800943e:	0002      	movs	r2, r0
 8009440:	000b      	movs	r3, r1
 8009442:	f7f7 fe63 	bl	800110c <__aeabi_dadd>
 8009446:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009448:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800944a:	0004      	movs	r4, r0
 800944c:	000d      	movs	r5, r1
 800944e:	f7f7 f81d 	bl	800048c <__aeabi_dcmpgt>
 8009452:	2800      	cmp	r0, #0
 8009454:	d11b      	bne.n	800948e <_dtoa_r+0x74e>
 8009456:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009458:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800945a:	0020      	movs	r0, r4
 800945c:	0029      	movs	r1, r5
 800945e:	f7f6 fffb 	bl	8000458 <__aeabi_dcmpeq>
 8009462:	2800      	cmp	r0, #0
 8009464:	d002      	beq.n	800946c <_dtoa_r+0x72c>
 8009466:	9b07      	ldr	r3, [sp, #28]
 8009468:	07db      	lsls	r3, r3, #31
 800946a:	d410      	bmi.n	800948e <_dtoa_r+0x74e>
 800946c:	0038      	movs	r0, r7
 800946e:	9905      	ldr	r1, [sp, #20]
 8009470:	f000 fe86 	bl	800a180 <_Bfree>
 8009474:	2300      	movs	r3, #0
 8009476:	9a08      	ldr	r2, [sp, #32]
 8009478:	9802      	ldr	r0, [sp, #8]
 800947a:	7013      	strb	r3, [r2, #0]
 800947c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800947e:	3001      	adds	r0, #1
 8009480:	6018      	str	r0, [r3, #0]
 8009482:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009484:	2b00      	cmp	r3, #0
 8009486:	d100      	bne.n	800948a <_dtoa_r+0x74a>
 8009488:	e4a6      	b.n	8008dd8 <_dtoa_r+0x98>
 800948a:	601a      	str	r2, [r3, #0]
 800948c:	e4a4      	b.n	8008dd8 <_dtoa_r+0x98>
 800948e:	9e02      	ldr	r6, [sp, #8]
 8009490:	9b08      	ldr	r3, [sp, #32]
 8009492:	9308      	str	r3, [sp, #32]
 8009494:	3b01      	subs	r3, #1
 8009496:	781a      	ldrb	r2, [r3, #0]
 8009498:	2a39      	cmp	r2, #57	; 0x39
 800949a:	d106      	bne.n	80094aa <_dtoa_r+0x76a>
 800949c:	9a06      	ldr	r2, [sp, #24]
 800949e:	429a      	cmp	r2, r3
 80094a0:	d1f7      	bne.n	8009492 <_dtoa_r+0x752>
 80094a2:	2230      	movs	r2, #48	; 0x30
 80094a4:	9906      	ldr	r1, [sp, #24]
 80094a6:	3601      	adds	r6, #1
 80094a8:	700a      	strb	r2, [r1, #0]
 80094aa:	781a      	ldrb	r2, [r3, #0]
 80094ac:	3201      	adds	r2, #1
 80094ae:	701a      	strb	r2, [r3, #0]
 80094b0:	e784      	b.n	80093bc <_dtoa_r+0x67c>
 80094b2:	2200      	movs	r2, #0
 80094b4:	4baa      	ldr	r3, [pc, #680]	; (8009760 <_dtoa_r+0xa20>)
 80094b6:	f7f8 fd67 	bl	8001f88 <__aeabi_dmul>
 80094ba:	2200      	movs	r2, #0
 80094bc:	2300      	movs	r3, #0
 80094be:	0004      	movs	r4, r0
 80094c0:	000d      	movs	r5, r1
 80094c2:	f7f6 ffc9 	bl	8000458 <__aeabi_dcmpeq>
 80094c6:	2800      	cmp	r0, #0
 80094c8:	d09b      	beq.n	8009402 <_dtoa_r+0x6c2>
 80094ca:	e7cf      	b.n	800946c <_dtoa_r+0x72c>
 80094cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80094ce:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80094d0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80094d2:	2d00      	cmp	r5, #0
 80094d4:	d012      	beq.n	80094fc <_dtoa_r+0x7bc>
 80094d6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80094d8:	2a01      	cmp	r2, #1
 80094da:	dc66      	bgt.n	80095aa <_dtoa_r+0x86a>
 80094dc:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80094de:	2a00      	cmp	r2, #0
 80094e0:	d05d      	beq.n	800959e <_dtoa_r+0x85e>
 80094e2:	4aa0      	ldr	r2, [pc, #640]	; (8009764 <_dtoa_r+0xa24>)
 80094e4:	189b      	adds	r3, r3, r2
 80094e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094e8:	2101      	movs	r1, #1
 80094ea:	18d2      	adds	r2, r2, r3
 80094ec:	920a      	str	r2, [sp, #40]	; 0x28
 80094ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80094f0:	0038      	movs	r0, r7
 80094f2:	18d3      	adds	r3, r2, r3
 80094f4:	930d      	str	r3, [sp, #52]	; 0x34
 80094f6:	f000 ff3f 	bl	800a378 <__i2b>
 80094fa:	0005      	movs	r5, r0
 80094fc:	2c00      	cmp	r4, #0
 80094fe:	dd0e      	ble.n	800951e <_dtoa_r+0x7de>
 8009500:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009502:	2b00      	cmp	r3, #0
 8009504:	dd0b      	ble.n	800951e <_dtoa_r+0x7de>
 8009506:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009508:	0023      	movs	r3, r4
 800950a:	4294      	cmp	r4, r2
 800950c:	dd00      	ble.n	8009510 <_dtoa_r+0x7d0>
 800950e:	0013      	movs	r3, r2
 8009510:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009512:	1ae4      	subs	r4, r4, r3
 8009514:	1ad2      	subs	r2, r2, r3
 8009516:	920a      	str	r2, [sp, #40]	; 0x28
 8009518:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800951a:	1ad3      	subs	r3, r2, r3
 800951c:	930d      	str	r3, [sp, #52]	; 0x34
 800951e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009520:	2b00      	cmp	r3, #0
 8009522:	d01f      	beq.n	8009564 <_dtoa_r+0x824>
 8009524:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009526:	2b00      	cmp	r3, #0
 8009528:	d054      	beq.n	80095d4 <_dtoa_r+0x894>
 800952a:	2e00      	cmp	r6, #0
 800952c:	dd11      	ble.n	8009552 <_dtoa_r+0x812>
 800952e:	0029      	movs	r1, r5
 8009530:	0032      	movs	r2, r6
 8009532:	0038      	movs	r0, r7
 8009534:	f000 ffe6 	bl	800a504 <__pow5mult>
 8009538:	9a05      	ldr	r2, [sp, #20]
 800953a:	0001      	movs	r1, r0
 800953c:	0005      	movs	r5, r0
 800953e:	0038      	movs	r0, r7
 8009540:	f000 ff30 	bl	800a3a4 <__multiply>
 8009544:	9905      	ldr	r1, [sp, #20]
 8009546:	9014      	str	r0, [sp, #80]	; 0x50
 8009548:	0038      	movs	r0, r7
 800954a:	f000 fe19 	bl	800a180 <_Bfree>
 800954e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009550:	9305      	str	r3, [sp, #20]
 8009552:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009554:	1b9a      	subs	r2, r3, r6
 8009556:	42b3      	cmp	r3, r6
 8009558:	d004      	beq.n	8009564 <_dtoa_r+0x824>
 800955a:	0038      	movs	r0, r7
 800955c:	9905      	ldr	r1, [sp, #20]
 800955e:	f000 ffd1 	bl	800a504 <__pow5mult>
 8009562:	9005      	str	r0, [sp, #20]
 8009564:	2101      	movs	r1, #1
 8009566:	0038      	movs	r0, r7
 8009568:	f000 ff06 	bl	800a378 <__i2b>
 800956c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800956e:	0006      	movs	r6, r0
 8009570:	2b00      	cmp	r3, #0
 8009572:	dd31      	ble.n	80095d8 <_dtoa_r+0x898>
 8009574:	001a      	movs	r2, r3
 8009576:	0001      	movs	r1, r0
 8009578:	0038      	movs	r0, r7
 800957a:	f000 ffc3 	bl	800a504 <__pow5mult>
 800957e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009580:	0006      	movs	r6, r0
 8009582:	2b01      	cmp	r3, #1
 8009584:	dd2d      	ble.n	80095e2 <_dtoa_r+0x8a2>
 8009586:	2300      	movs	r3, #0
 8009588:	930e      	str	r3, [sp, #56]	; 0x38
 800958a:	6933      	ldr	r3, [r6, #16]
 800958c:	3303      	adds	r3, #3
 800958e:	009b      	lsls	r3, r3, #2
 8009590:	18f3      	adds	r3, r6, r3
 8009592:	6858      	ldr	r0, [r3, #4]
 8009594:	f000 fea8 	bl	800a2e8 <__hi0bits>
 8009598:	2320      	movs	r3, #32
 800959a:	1a18      	subs	r0, r3, r0
 800959c:	e039      	b.n	8009612 <_dtoa_r+0x8d2>
 800959e:	2336      	movs	r3, #54	; 0x36
 80095a0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80095a2:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80095a4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80095a6:	1a9b      	subs	r3, r3, r2
 80095a8:	e79d      	b.n	80094e6 <_dtoa_r+0x7a6>
 80095aa:	9b07      	ldr	r3, [sp, #28]
 80095ac:	1e5e      	subs	r6, r3, #1
 80095ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095b0:	42b3      	cmp	r3, r6
 80095b2:	db07      	blt.n	80095c4 <_dtoa_r+0x884>
 80095b4:	1b9e      	subs	r6, r3, r6
 80095b6:	9b07      	ldr	r3, [sp, #28]
 80095b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	da93      	bge.n	80094e6 <_dtoa_r+0x7a6>
 80095be:	1ae4      	subs	r4, r4, r3
 80095c0:	2300      	movs	r3, #0
 80095c2:	e790      	b.n	80094e6 <_dtoa_r+0x7a6>
 80095c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80095c8:	1af3      	subs	r3, r6, r3
 80095ca:	18d3      	adds	r3, r2, r3
 80095cc:	960e      	str	r6, [sp, #56]	; 0x38
 80095ce:	9315      	str	r3, [sp, #84]	; 0x54
 80095d0:	2600      	movs	r6, #0
 80095d2:	e7f0      	b.n	80095b6 <_dtoa_r+0x876>
 80095d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80095d6:	e7c0      	b.n	800955a <_dtoa_r+0x81a>
 80095d8:	2300      	movs	r3, #0
 80095da:	930e      	str	r3, [sp, #56]	; 0x38
 80095dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80095de:	2b01      	cmp	r3, #1
 80095e0:	dc13      	bgt.n	800960a <_dtoa_r+0x8ca>
 80095e2:	2300      	movs	r3, #0
 80095e4:	930e      	str	r3, [sp, #56]	; 0x38
 80095e6:	9b08      	ldr	r3, [sp, #32]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d10e      	bne.n	800960a <_dtoa_r+0x8ca>
 80095ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ee:	031b      	lsls	r3, r3, #12
 80095f0:	d10b      	bne.n	800960a <_dtoa_r+0x8ca>
 80095f2:	4b5d      	ldr	r3, [pc, #372]	; (8009768 <_dtoa_r+0xa28>)
 80095f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095f6:	4213      	tst	r3, r2
 80095f8:	d007      	beq.n	800960a <_dtoa_r+0x8ca>
 80095fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095fc:	3301      	adds	r3, #1
 80095fe:	930a      	str	r3, [sp, #40]	; 0x28
 8009600:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009602:	3301      	adds	r3, #1
 8009604:	930d      	str	r3, [sp, #52]	; 0x34
 8009606:	2301      	movs	r3, #1
 8009608:	930e      	str	r3, [sp, #56]	; 0x38
 800960a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800960c:	2001      	movs	r0, #1
 800960e:	2b00      	cmp	r3, #0
 8009610:	d1bb      	bne.n	800958a <_dtoa_r+0x84a>
 8009612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009614:	221f      	movs	r2, #31
 8009616:	1818      	adds	r0, r3, r0
 8009618:	0003      	movs	r3, r0
 800961a:	4013      	ands	r3, r2
 800961c:	4210      	tst	r0, r2
 800961e:	d046      	beq.n	80096ae <_dtoa_r+0x96e>
 8009620:	3201      	adds	r2, #1
 8009622:	1ad2      	subs	r2, r2, r3
 8009624:	2a04      	cmp	r2, #4
 8009626:	dd3f      	ble.n	80096a8 <_dtoa_r+0x968>
 8009628:	221c      	movs	r2, #28
 800962a:	1ad3      	subs	r3, r2, r3
 800962c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800962e:	18e4      	adds	r4, r4, r3
 8009630:	18d2      	adds	r2, r2, r3
 8009632:	920a      	str	r2, [sp, #40]	; 0x28
 8009634:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009636:	18d3      	adds	r3, r2, r3
 8009638:	930d      	str	r3, [sp, #52]	; 0x34
 800963a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800963c:	2b00      	cmp	r3, #0
 800963e:	dd05      	ble.n	800964c <_dtoa_r+0x90c>
 8009640:	001a      	movs	r2, r3
 8009642:	0038      	movs	r0, r7
 8009644:	9905      	ldr	r1, [sp, #20]
 8009646:	f000 ffb9 	bl	800a5bc <__lshift>
 800964a:	9005      	str	r0, [sp, #20]
 800964c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800964e:	2b00      	cmp	r3, #0
 8009650:	dd05      	ble.n	800965e <_dtoa_r+0x91e>
 8009652:	0031      	movs	r1, r6
 8009654:	001a      	movs	r2, r3
 8009656:	0038      	movs	r0, r7
 8009658:	f000 ffb0 	bl	800a5bc <__lshift>
 800965c:	0006      	movs	r6, r0
 800965e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009660:	2b00      	cmp	r3, #0
 8009662:	d026      	beq.n	80096b2 <_dtoa_r+0x972>
 8009664:	0031      	movs	r1, r6
 8009666:	9805      	ldr	r0, [sp, #20]
 8009668:	f001 f816 	bl	800a698 <__mcmp>
 800966c:	2800      	cmp	r0, #0
 800966e:	da20      	bge.n	80096b2 <_dtoa_r+0x972>
 8009670:	9b02      	ldr	r3, [sp, #8]
 8009672:	220a      	movs	r2, #10
 8009674:	3b01      	subs	r3, #1
 8009676:	9302      	str	r3, [sp, #8]
 8009678:	0038      	movs	r0, r7
 800967a:	2300      	movs	r3, #0
 800967c:	9905      	ldr	r1, [sp, #20]
 800967e:	f000 fda3 	bl	800a1c8 <__multadd>
 8009682:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009684:	9005      	str	r0, [sp, #20]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d100      	bne.n	800968c <_dtoa_r+0x94c>
 800968a:	e166      	b.n	800995a <_dtoa_r+0xc1a>
 800968c:	2300      	movs	r3, #0
 800968e:	0029      	movs	r1, r5
 8009690:	220a      	movs	r2, #10
 8009692:	0038      	movs	r0, r7
 8009694:	f000 fd98 	bl	800a1c8 <__multadd>
 8009698:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800969a:	0005      	movs	r5, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	dc47      	bgt.n	8009730 <_dtoa_r+0x9f0>
 80096a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80096a2:	2b02      	cmp	r3, #2
 80096a4:	dc0d      	bgt.n	80096c2 <_dtoa_r+0x982>
 80096a6:	e043      	b.n	8009730 <_dtoa_r+0x9f0>
 80096a8:	2a04      	cmp	r2, #4
 80096aa:	d0c6      	beq.n	800963a <_dtoa_r+0x8fa>
 80096ac:	0013      	movs	r3, r2
 80096ae:	331c      	adds	r3, #28
 80096b0:	e7bc      	b.n	800962c <_dtoa_r+0x8ec>
 80096b2:	9b07      	ldr	r3, [sp, #28]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	dc35      	bgt.n	8009724 <_dtoa_r+0x9e4>
 80096b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80096ba:	2b02      	cmp	r3, #2
 80096bc:	dd32      	ble.n	8009724 <_dtoa_r+0x9e4>
 80096be:	9b07      	ldr	r3, [sp, #28]
 80096c0:	930c      	str	r3, [sp, #48]	; 0x30
 80096c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d10c      	bne.n	80096e2 <_dtoa_r+0x9a2>
 80096c8:	0031      	movs	r1, r6
 80096ca:	2205      	movs	r2, #5
 80096cc:	0038      	movs	r0, r7
 80096ce:	f000 fd7b 	bl	800a1c8 <__multadd>
 80096d2:	0006      	movs	r6, r0
 80096d4:	0001      	movs	r1, r0
 80096d6:	9805      	ldr	r0, [sp, #20]
 80096d8:	f000 ffde 	bl	800a698 <__mcmp>
 80096dc:	2800      	cmp	r0, #0
 80096de:	dd00      	ble.n	80096e2 <_dtoa_r+0x9a2>
 80096e0:	e5a5      	b.n	800922e <_dtoa_r+0x4ee>
 80096e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80096e4:	43db      	mvns	r3, r3
 80096e6:	9302      	str	r3, [sp, #8]
 80096e8:	9b06      	ldr	r3, [sp, #24]
 80096ea:	9308      	str	r3, [sp, #32]
 80096ec:	2400      	movs	r4, #0
 80096ee:	0031      	movs	r1, r6
 80096f0:	0038      	movs	r0, r7
 80096f2:	f000 fd45 	bl	800a180 <_Bfree>
 80096f6:	2d00      	cmp	r5, #0
 80096f8:	d100      	bne.n	80096fc <_dtoa_r+0x9bc>
 80096fa:	e6b7      	b.n	800946c <_dtoa_r+0x72c>
 80096fc:	2c00      	cmp	r4, #0
 80096fe:	d005      	beq.n	800970c <_dtoa_r+0x9cc>
 8009700:	42ac      	cmp	r4, r5
 8009702:	d003      	beq.n	800970c <_dtoa_r+0x9cc>
 8009704:	0021      	movs	r1, r4
 8009706:	0038      	movs	r0, r7
 8009708:	f000 fd3a 	bl	800a180 <_Bfree>
 800970c:	0029      	movs	r1, r5
 800970e:	0038      	movs	r0, r7
 8009710:	f000 fd36 	bl	800a180 <_Bfree>
 8009714:	e6aa      	b.n	800946c <_dtoa_r+0x72c>
 8009716:	2600      	movs	r6, #0
 8009718:	0035      	movs	r5, r6
 800971a:	e7e2      	b.n	80096e2 <_dtoa_r+0x9a2>
 800971c:	9602      	str	r6, [sp, #8]
 800971e:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009720:	0035      	movs	r5, r6
 8009722:	e584      	b.n	800922e <_dtoa_r+0x4ee>
 8009724:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009726:	2b00      	cmp	r3, #0
 8009728:	d100      	bne.n	800972c <_dtoa_r+0x9ec>
 800972a:	e0ce      	b.n	80098ca <_dtoa_r+0xb8a>
 800972c:	9b07      	ldr	r3, [sp, #28]
 800972e:	930c      	str	r3, [sp, #48]	; 0x30
 8009730:	2c00      	cmp	r4, #0
 8009732:	dd05      	ble.n	8009740 <_dtoa_r+0xa00>
 8009734:	0029      	movs	r1, r5
 8009736:	0022      	movs	r2, r4
 8009738:	0038      	movs	r0, r7
 800973a:	f000 ff3f 	bl	800a5bc <__lshift>
 800973e:	0005      	movs	r5, r0
 8009740:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009742:	0028      	movs	r0, r5
 8009744:	2b00      	cmp	r3, #0
 8009746:	d022      	beq.n	800978e <_dtoa_r+0xa4e>
 8009748:	0038      	movs	r0, r7
 800974a:	6869      	ldr	r1, [r5, #4]
 800974c:	f000 fcd4 	bl	800a0f8 <_Balloc>
 8009750:	1e04      	subs	r4, r0, #0
 8009752:	d10f      	bne.n	8009774 <_dtoa_r+0xa34>
 8009754:	0002      	movs	r2, r0
 8009756:	4b05      	ldr	r3, [pc, #20]	; (800976c <_dtoa_r+0xa2c>)
 8009758:	4905      	ldr	r1, [pc, #20]	; (8009770 <_dtoa_r+0xa30>)
 800975a:	f7ff fb06 	bl	8008d6a <_dtoa_r+0x2a>
 800975e:	46c0      	nop			; (mov r8, r8)
 8009760:	40240000 	.word	0x40240000
 8009764:	00000433 	.word	0x00000433
 8009768:	7ff00000 	.word	0x7ff00000
 800976c:	0800c690 	.word	0x0800c690
 8009770:	000002ea 	.word	0x000002ea
 8009774:	0029      	movs	r1, r5
 8009776:	692b      	ldr	r3, [r5, #16]
 8009778:	310c      	adds	r1, #12
 800977a:	1c9a      	adds	r2, r3, #2
 800977c:	0092      	lsls	r2, r2, #2
 800977e:	300c      	adds	r0, #12
 8009780:	f000 fca1 	bl	800a0c6 <memcpy>
 8009784:	2201      	movs	r2, #1
 8009786:	0021      	movs	r1, r4
 8009788:	0038      	movs	r0, r7
 800978a:	f000 ff17 	bl	800a5bc <__lshift>
 800978e:	9b06      	ldr	r3, [sp, #24]
 8009790:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009792:	930a      	str	r3, [sp, #40]	; 0x28
 8009794:	3b01      	subs	r3, #1
 8009796:	189b      	adds	r3, r3, r2
 8009798:	2201      	movs	r2, #1
 800979a:	002c      	movs	r4, r5
 800979c:	0005      	movs	r5, r0
 800979e:	9314      	str	r3, [sp, #80]	; 0x50
 80097a0:	9b08      	ldr	r3, [sp, #32]
 80097a2:	4013      	ands	r3, r2
 80097a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80097a6:	0031      	movs	r1, r6
 80097a8:	9805      	ldr	r0, [sp, #20]
 80097aa:	f7ff fa3d 	bl	8008c28 <quorem>
 80097ae:	0003      	movs	r3, r0
 80097b0:	0021      	movs	r1, r4
 80097b2:	3330      	adds	r3, #48	; 0x30
 80097b4:	900d      	str	r0, [sp, #52]	; 0x34
 80097b6:	9805      	ldr	r0, [sp, #20]
 80097b8:	9307      	str	r3, [sp, #28]
 80097ba:	f000 ff6d 	bl	800a698 <__mcmp>
 80097be:	002a      	movs	r2, r5
 80097c0:	900e      	str	r0, [sp, #56]	; 0x38
 80097c2:	0031      	movs	r1, r6
 80097c4:	0038      	movs	r0, r7
 80097c6:	f000 ff83 	bl	800a6d0 <__mdiff>
 80097ca:	68c3      	ldr	r3, [r0, #12]
 80097cc:	9008      	str	r0, [sp, #32]
 80097ce:	9310      	str	r3, [sp, #64]	; 0x40
 80097d0:	2301      	movs	r3, #1
 80097d2:	930c      	str	r3, [sp, #48]	; 0x30
 80097d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d104      	bne.n	80097e4 <_dtoa_r+0xaa4>
 80097da:	0001      	movs	r1, r0
 80097dc:	9805      	ldr	r0, [sp, #20]
 80097de:	f000 ff5b 	bl	800a698 <__mcmp>
 80097e2:	900c      	str	r0, [sp, #48]	; 0x30
 80097e4:	0038      	movs	r0, r7
 80097e6:	9908      	ldr	r1, [sp, #32]
 80097e8:	f000 fcca 	bl	800a180 <_Bfree>
 80097ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097f0:	3301      	adds	r3, #1
 80097f2:	9308      	str	r3, [sp, #32]
 80097f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097f6:	4313      	orrs	r3, r2
 80097f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80097fa:	4313      	orrs	r3, r2
 80097fc:	d10c      	bne.n	8009818 <_dtoa_r+0xad8>
 80097fe:	9b07      	ldr	r3, [sp, #28]
 8009800:	2b39      	cmp	r3, #57	; 0x39
 8009802:	d026      	beq.n	8009852 <_dtoa_r+0xb12>
 8009804:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009806:	2b00      	cmp	r3, #0
 8009808:	dd02      	ble.n	8009810 <_dtoa_r+0xad0>
 800980a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800980c:	3331      	adds	r3, #49	; 0x31
 800980e:	9307      	str	r3, [sp, #28]
 8009810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009812:	9a07      	ldr	r2, [sp, #28]
 8009814:	701a      	strb	r2, [r3, #0]
 8009816:	e76a      	b.n	80096ee <_dtoa_r+0x9ae>
 8009818:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800981a:	2b00      	cmp	r3, #0
 800981c:	db04      	blt.n	8009828 <_dtoa_r+0xae8>
 800981e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009820:	4313      	orrs	r3, r2
 8009822:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009824:	4313      	orrs	r3, r2
 8009826:	d11f      	bne.n	8009868 <_dtoa_r+0xb28>
 8009828:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800982a:	2b00      	cmp	r3, #0
 800982c:	ddf0      	ble.n	8009810 <_dtoa_r+0xad0>
 800982e:	9905      	ldr	r1, [sp, #20]
 8009830:	2201      	movs	r2, #1
 8009832:	0038      	movs	r0, r7
 8009834:	f000 fec2 	bl	800a5bc <__lshift>
 8009838:	0031      	movs	r1, r6
 800983a:	9005      	str	r0, [sp, #20]
 800983c:	f000 ff2c 	bl	800a698 <__mcmp>
 8009840:	2800      	cmp	r0, #0
 8009842:	dc03      	bgt.n	800984c <_dtoa_r+0xb0c>
 8009844:	d1e4      	bne.n	8009810 <_dtoa_r+0xad0>
 8009846:	9b07      	ldr	r3, [sp, #28]
 8009848:	07db      	lsls	r3, r3, #31
 800984a:	d5e1      	bpl.n	8009810 <_dtoa_r+0xad0>
 800984c:	9b07      	ldr	r3, [sp, #28]
 800984e:	2b39      	cmp	r3, #57	; 0x39
 8009850:	d1db      	bne.n	800980a <_dtoa_r+0xaca>
 8009852:	2339      	movs	r3, #57	; 0x39
 8009854:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009856:	7013      	strb	r3, [r2, #0]
 8009858:	9b08      	ldr	r3, [sp, #32]
 800985a:	9308      	str	r3, [sp, #32]
 800985c:	3b01      	subs	r3, #1
 800985e:	781a      	ldrb	r2, [r3, #0]
 8009860:	2a39      	cmp	r2, #57	; 0x39
 8009862:	d068      	beq.n	8009936 <_dtoa_r+0xbf6>
 8009864:	3201      	adds	r2, #1
 8009866:	e7d5      	b.n	8009814 <_dtoa_r+0xad4>
 8009868:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800986a:	2b00      	cmp	r3, #0
 800986c:	dd07      	ble.n	800987e <_dtoa_r+0xb3e>
 800986e:	9b07      	ldr	r3, [sp, #28]
 8009870:	2b39      	cmp	r3, #57	; 0x39
 8009872:	d0ee      	beq.n	8009852 <_dtoa_r+0xb12>
 8009874:	9b07      	ldr	r3, [sp, #28]
 8009876:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009878:	3301      	adds	r3, #1
 800987a:	7013      	strb	r3, [r2, #0]
 800987c:	e737      	b.n	80096ee <_dtoa_r+0x9ae>
 800987e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009880:	9a07      	ldr	r2, [sp, #28]
 8009882:	701a      	strb	r2, [r3, #0]
 8009884:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009886:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009888:	4293      	cmp	r3, r2
 800988a:	d03e      	beq.n	800990a <_dtoa_r+0xbca>
 800988c:	2300      	movs	r3, #0
 800988e:	220a      	movs	r2, #10
 8009890:	9905      	ldr	r1, [sp, #20]
 8009892:	0038      	movs	r0, r7
 8009894:	f000 fc98 	bl	800a1c8 <__multadd>
 8009898:	2300      	movs	r3, #0
 800989a:	9005      	str	r0, [sp, #20]
 800989c:	220a      	movs	r2, #10
 800989e:	0021      	movs	r1, r4
 80098a0:	0038      	movs	r0, r7
 80098a2:	42ac      	cmp	r4, r5
 80098a4:	d106      	bne.n	80098b4 <_dtoa_r+0xb74>
 80098a6:	f000 fc8f 	bl	800a1c8 <__multadd>
 80098aa:	0004      	movs	r4, r0
 80098ac:	0005      	movs	r5, r0
 80098ae:	9b08      	ldr	r3, [sp, #32]
 80098b0:	930a      	str	r3, [sp, #40]	; 0x28
 80098b2:	e778      	b.n	80097a6 <_dtoa_r+0xa66>
 80098b4:	f000 fc88 	bl	800a1c8 <__multadd>
 80098b8:	0029      	movs	r1, r5
 80098ba:	0004      	movs	r4, r0
 80098bc:	2300      	movs	r3, #0
 80098be:	220a      	movs	r2, #10
 80098c0:	0038      	movs	r0, r7
 80098c2:	f000 fc81 	bl	800a1c8 <__multadd>
 80098c6:	0005      	movs	r5, r0
 80098c8:	e7f1      	b.n	80098ae <_dtoa_r+0xb6e>
 80098ca:	9b07      	ldr	r3, [sp, #28]
 80098cc:	930c      	str	r3, [sp, #48]	; 0x30
 80098ce:	2400      	movs	r4, #0
 80098d0:	0031      	movs	r1, r6
 80098d2:	9805      	ldr	r0, [sp, #20]
 80098d4:	f7ff f9a8 	bl	8008c28 <quorem>
 80098d8:	9b06      	ldr	r3, [sp, #24]
 80098da:	3030      	adds	r0, #48	; 0x30
 80098dc:	5518      	strb	r0, [r3, r4]
 80098de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098e0:	3401      	adds	r4, #1
 80098e2:	9007      	str	r0, [sp, #28]
 80098e4:	42a3      	cmp	r3, r4
 80098e6:	dd07      	ble.n	80098f8 <_dtoa_r+0xbb8>
 80098e8:	2300      	movs	r3, #0
 80098ea:	220a      	movs	r2, #10
 80098ec:	0038      	movs	r0, r7
 80098ee:	9905      	ldr	r1, [sp, #20]
 80098f0:	f000 fc6a 	bl	800a1c8 <__multadd>
 80098f4:	9005      	str	r0, [sp, #20]
 80098f6:	e7eb      	b.n	80098d0 <_dtoa_r+0xb90>
 80098f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098fa:	2001      	movs	r0, #1
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	dd00      	ble.n	8009902 <_dtoa_r+0xbc2>
 8009900:	0018      	movs	r0, r3
 8009902:	2400      	movs	r4, #0
 8009904:	9b06      	ldr	r3, [sp, #24]
 8009906:	181b      	adds	r3, r3, r0
 8009908:	9308      	str	r3, [sp, #32]
 800990a:	9905      	ldr	r1, [sp, #20]
 800990c:	2201      	movs	r2, #1
 800990e:	0038      	movs	r0, r7
 8009910:	f000 fe54 	bl	800a5bc <__lshift>
 8009914:	0031      	movs	r1, r6
 8009916:	9005      	str	r0, [sp, #20]
 8009918:	f000 febe 	bl	800a698 <__mcmp>
 800991c:	2800      	cmp	r0, #0
 800991e:	dc9b      	bgt.n	8009858 <_dtoa_r+0xb18>
 8009920:	d102      	bne.n	8009928 <_dtoa_r+0xbe8>
 8009922:	9b07      	ldr	r3, [sp, #28]
 8009924:	07db      	lsls	r3, r3, #31
 8009926:	d497      	bmi.n	8009858 <_dtoa_r+0xb18>
 8009928:	9b08      	ldr	r3, [sp, #32]
 800992a:	9308      	str	r3, [sp, #32]
 800992c:	3b01      	subs	r3, #1
 800992e:	781a      	ldrb	r2, [r3, #0]
 8009930:	2a30      	cmp	r2, #48	; 0x30
 8009932:	d0fa      	beq.n	800992a <_dtoa_r+0xbea>
 8009934:	e6db      	b.n	80096ee <_dtoa_r+0x9ae>
 8009936:	9a06      	ldr	r2, [sp, #24]
 8009938:	429a      	cmp	r2, r3
 800993a:	d18e      	bne.n	800985a <_dtoa_r+0xb1a>
 800993c:	9b02      	ldr	r3, [sp, #8]
 800993e:	3301      	adds	r3, #1
 8009940:	9302      	str	r3, [sp, #8]
 8009942:	2331      	movs	r3, #49	; 0x31
 8009944:	e799      	b.n	800987a <_dtoa_r+0xb3a>
 8009946:	4b09      	ldr	r3, [pc, #36]	; (800996c <_dtoa_r+0xc2c>)
 8009948:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800994a:	9306      	str	r3, [sp, #24]
 800994c:	4b08      	ldr	r3, [pc, #32]	; (8009970 <_dtoa_r+0xc30>)
 800994e:	2a00      	cmp	r2, #0
 8009950:	d001      	beq.n	8009956 <_dtoa_r+0xc16>
 8009952:	f7ff fa3f 	bl	8008dd4 <_dtoa_r+0x94>
 8009956:	f7ff fa3f 	bl	8008dd8 <_dtoa_r+0x98>
 800995a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800995c:	2b00      	cmp	r3, #0
 800995e:	dcb6      	bgt.n	80098ce <_dtoa_r+0xb8e>
 8009960:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009962:	2b02      	cmp	r3, #2
 8009964:	dd00      	ble.n	8009968 <_dtoa_r+0xc28>
 8009966:	e6ac      	b.n	80096c2 <_dtoa_r+0x982>
 8009968:	e7b1      	b.n	80098ce <_dtoa_r+0xb8e>
 800996a:	46c0      	nop			; (mov r8, r8)
 800996c:	0800c611 	.word	0x0800c611
 8009970:	0800c619 	.word	0x0800c619

08009974 <rshift>:
 8009974:	0002      	movs	r2, r0
 8009976:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009978:	6904      	ldr	r4, [r0, #16]
 800997a:	3214      	adds	r2, #20
 800997c:	0013      	movs	r3, r2
 800997e:	b085      	sub	sp, #20
 8009980:	114f      	asrs	r7, r1, #5
 8009982:	42bc      	cmp	r4, r7
 8009984:	dd31      	ble.n	80099ea <rshift+0x76>
 8009986:	00bb      	lsls	r3, r7, #2
 8009988:	18d3      	adds	r3, r2, r3
 800998a:	261f      	movs	r6, #31
 800998c:	9301      	str	r3, [sp, #4]
 800998e:	000b      	movs	r3, r1
 8009990:	00a5      	lsls	r5, r4, #2
 8009992:	4033      	ands	r3, r6
 8009994:	1955      	adds	r5, r2, r5
 8009996:	9302      	str	r3, [sp, #8]
 8009998:	4231      	tst	r1, r6
 800999a:	d10c      	bne.n	80099b6 <rshift+0x42>
 800999c:	0016      	movs	r6, r2
 800999e:	9901      	ldr	r1, [sp, #4]
 80099a0:	428d      	cmp	r5, r1
 80099a2:	d838      	bhi.n	8009a16 <rshift+0xa2>
 80099a4:	9901      	ldr	r1, [sp, #4]
 80099a6:	2300      	movs	r3, #0
 80099a8:	3903      	subs	r1, #3
 80099aa:	428d      	cmp	r5, r1
 80099ac:	d301      	bcc.n	80099b2 <rshift+0x3e>
 80099ae:	1be3      	subs	r3, r4, r7
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	18d3      	adds	r3, r2, r3
 80099b4:	e019      	b.n	80099ea <rshift+0x76>
 80099b6:	2120      	movs	r1, #32
 80099b8:	9b02      	ldr	r3, [sp, #8]
 80099ba:	9e01      	ldr	r6, [sp, #4]
 80099bc:	1acb      	subs	r3, r1, r3
 80099be:	9303      	str	r3, [sp, #12]
 80099c0:	ce02      	ldmia	r6!, {r1}
 80099c2:	9b02      	ldr	r3, [sp, #8]
 80099c4:	4694      	mov	ip, r2
 80099c6:	40d9      	lsrs	r1, r3
 80099c8:	9100      	str	r1, [sp, #0]
 80099ca:	42b5      	cmp	r5, r6
 80099cc:	d816      	bhi.n	80099fc <rshift+0x88>
 80099ce:	9e01      	ldr	r6, [sp, #4]
 80099d0:	2300      	movs	r3, #0
 80099d2:	3601      	adds	r6, #1
 80099d4:	42b5      	cmp	r5, r6
 80099d6:	d302      	bcc.n	80099de <rshift+0x6a>
 80099d8:	1be3      	subs	r3, r4, r7
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	3b04      	subs	r3, #4
 80099de:	9900      	ldr	r1, [sp, #0]
 80099e0:	18d3      	adds	r3, r2, r3
 80099e2:	6019      	str	r1, [r3, #0]
 80099e4:	2900      	cmp	r1, #0
 80099e6:	d000      	beq.n	80099ea <rshift+0x76>
 80099e8:	3304      	adds	r3, #4
 80099ea:	1a99      	subs	r1, r3, r2
 80099ec:	1089      	asrs	r1, r1, #2
 80099ee:	6101      	str	r1, [r0, #16]
 80099f0:	4293      	cmp	r3, r2
 80099f2:	d101      	bne.n	80099f8 <rshift+0x84>
 80099f4:	2300      	movs	r3, #0
 80099f6:	6143      	str	r3, [r0, #20]
 80099f8:	b005      	add	sp, #20
 80099fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099fc:	6833      	ldr	r3, [r6, #0]
 80099fe:	9903      	ldr	r1, [sp, #12]
 8009a00:	408b      	lsls	r3, r1
 8009a02:	9900      	ldr	r1, [sp, #0]
 8009a04:	4319      	orrs	r1, r3
 8009a06:	4663      	mov	r3, ip
 8009a08:	c302      	stmia	r3!, {r1}
 8009a0a:	469c      	mov	ip, r3
 8009a0c:	ce02      	ldmia	r6!, {r1}
 8009a0e:	9b02      	ldr	r3, [sp, #8]
 8009a10:	40d9      	lsrs	r1, r3
 8009a12:	9100      	str	r1, [sp, #0]
 8009a14:	e7d9      	b.n	80099ca <rshift+0x56>
 8009a16:	c908      	ldmia	r1!, {r3}
 8009a18:	c608      	stmia	r6!, {r3}
 8009a1a:	e7c1      	b.n	80099a0 <rshift+0x2c>

08009a1c <__hexdig_fun>:
 8009a1c:	0002      	movs	r2, r0
 8009a1e:	3a30      	subs	r2, #48	; 0x30
 8009a20:	0003      	movs	r3, r0
 8009a22:	2a09      	cmp	r2, #9
 8009a24:	d802      	bhi.n	8009a2c <__hexdig_fun+0x10>
 8009a26:	3b20      	subs	r3, #32
 8009a28:	b2d8      	uxtb	r0, r3
 8009a2a:	4770      	bx	lr
 8009a2c:	0002      	movs	r2, r0
 8009a2e:	3a61      	subs	r2, #97	; 0x61
 8009a30:	2a05      	cmp	r2, #5
 8009a32:	d801      	bhi.n	8009a38 <__hexdig_fun+0x1c>
 8009a34:	3b47      	subs	r3, #71	; 0x47
 8009a36:	e7f7      	b.n	8009a28 <__hexdig_fun+0xc>
 8009a38:	001a      	movs	r2, r3
 8009a3a:	3a41      	subs	r2, #65	; 0x41
 8009a3c:	2000      	movs	r0, #0
 8009a3e:	2a05      	cmp	r2, #5
 8009a40:	d8f3      	bhi.n	8009a2a <__hexdig_fun+0xe>
 8009a42:	3b27      	subs	r3, #39	; 0x27
 8009a44:	e7f0      	b.n	8009a28 <__hexdig_fun+0xc>
	...

08009a48 <__gethex>:
 8009a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a4a:	b08d      	sub	sp, #52	; 0x34
 8009a4c:	930a      	str	r3, [sp, #40]	; 0x28
 8009a4e:	4bbf      	ldr	r3, [pc, #764]	; (8009d4c <__gethex+0x304>)
 8009a50:	9005      	str	r0, [sp, #20]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	9109      	str	r1, [sp, #36]	; 0x24
 8009a56:	0018      	movs	r0, r3
 8009a58:	9202      	str	r2, [sp, #8]
 8009a5a:	9307      	str	r3, [sp, #28]
 8009a5c:	f7f6 fb5a 	bl	8000114 <strlen>
 8009a60:	2202      	movs	r2, #2
 8009a62:	9b07      	ldr	r3, [sp, #28]
 8009a64:	4252      	negs	r2, r2
 8009a66:	181b      	adds	r3, r3, r0
 8009a68:	3b01      	subs	r3, #1
 8009a6a:	781b      	ldrb	r3, [r3, #0]
 8009a6c:	9003      	str	r0, [sp, #12]
 8009a6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a72:	6819      	ldr	r1, [r3, #0]
 8009a74:	1c8b      	adds	r3, r1, #2
 8009a76:	1a52      	subs	r2, r2, r1
 8009a78:	18d1      	adds	r1, r2, r3
 8009a7a:	9301      	str	r3, [sp, #4]
 8009a7c:	9108      	str	r1, [sp, #32]
 8009a7e:	9901      	ldr	r1, [sp, #4]
 8009a80:	3301      	adds	r3, #1
 8009a82:	7808      	ldrb	r0, [r1, #0]
 8009a84:	2830      	cmp	r0, #48	; 0x30
 8009a86:	d0f7      	beq.n	8009a78 <__gethex+0x30>
 8009a88:	f7ff ffc8 	bl	8009a1c <__hexdig_fun>
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	001c      	movs	r4, r3
 8009a90:	9304      	str	r3, [sp, #16]
 8009a92:	4298      	cmp	r0, r3
 8009a94:	d11f      	bne.n	8009ad6 <__gethex+0x8e>
 8009a96:	9a03      	ldr	r2, [sp, #12]
 8009a98:	9907      	ldr	r1, [sp, #28]
 8009a9a:	9801      	ldr	r0, [sp, #4]
 8009a9c:	f001 fd16 	bl	800b4cc <strncmp>
 8009aa0:	0007      	movs	r7, r0
 8009aa2:	42a0      	cmp	r0, r4
 8009aa4:	d000      	beq.n	8009aa8 <__gethex+0x60>
 8009aa6:	e06b      	b.n	8009b80 <__gethex+0x138>
 8009aa8:	9b01      	ldr	r3, [sp, #4]
 8009aaa:	9a03      	ldr	r2, [sp, #12]
 8009aac:	5c98      	ldrb	r0, [r3, r2]
 8009aae:	189d      	adds	r5, r3, r2
 8009ab0:	f7ff ffb4 	bl	8009a1c <__hexdig_fun>
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	9304      	str	r3, [sp, #16]
 8009ab8:	42a0      	cmp	r0, r4
 8009aba:	d030      	beq.n	8009b1e <__gethex+0xd6>
 8009abc:	9501      	str	r5, [sp, #4]
 8009abe:	9b01      	ldr	r3, [sp, #4]
 8009ac0:	7818      	ldrb	r0, [r3, #0]
 8009ac2:	2830      	cmp	r0, #48	; 0x30
 8009ac4:	d009      	beq.n	8009ada <__gethex+0x92>
 8009ac6:	f7ff ffa9 	bl	8009a1c <__hexdig_fun>
 8009aca:	4242      	negs	r2, r0
 8009acc:	4142      	adcs	r2, r0
 8009ace:	2301      	movs	r3, #1
 8009ad0:	002c      	movs	r4, r5
 8009ad2:	9204      	str	r2, [sp, #16]
 8009ad4:	9308      	str	r3, [sp, #32]
 8009ad6:	9d01      	ldr	r5, [sp, #4]
 8009ad8:	e004      	b.n	8009ae4 <__gethex+0x9c>
 8009ada:	9b01      	ldr	r3, [sp, #4]
 8009adc:	3301      	adds	r3, #1
 8009ade:	9301      	str	r3, [sp, #4]
 8009ae0:	e7ed      	b.n	8009abe <__gethex+0x76>
 8009ae2:	3501      	adds	r5, #1
 8009ae4:	7828      	ldrb	r0, [r5, #0]
 8009ae6:	f7ff ff99 	bl	8009a1c <__hexdig_fun>
 8009aea:	1e07      	subs	r7, r0, #0
 8009aec:	d1f9      	bne.n	8009ae2 <__gethex+0x9a>
 8009aee:	0028      	movs	r0, r5
 8009af0:	9a03      	ldr	r2, [sp, #12]
 8009af2:	9907      	ldr	r1, [sp, #28]
 8009af4:	f001 fcea 	bl	800b4cc <strncmp>
 8009af8:	2800      	cmp	r0, #0
 8009afa:	d10e      	bne.n	8009b1a <__gethex+0xd2>
 8009afc:	2c00      	cmp	r4, #0
 8009afe:	d107      	bne.n	8009b10 <__gethex+0xc8>
 8009b00:	9b03      	ldr	r3, [sp, #12]
 8009b02:	18ed      	adds	r5, r5, r3
 8009b04:	002c      	movs	r4, r5
 8009b06:	7828      	ldrb	r0, [r5, #0]
 8009b08:	f7ff ff88 	bl	8009a1c <__hexdig_fun>
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	d102      	bne.n	8009b16 <__gethex+0xce>
 8009b10:	1b64      	subs	r4, r4, r5
 8009b12:	00a7      	lsls	r7, r4, #2
 8009b14:	e003      	b.n	8009b1e <__gethex+0xd6>
 8009b16:	3501      	adds	r5, #1
 8009b18:	e7f5      	b.n	8009b06 <__gethex+0xbe>
 8009b1a:	2c00      	cmp	r4, #0
 8009b1c:	d1f8      	bne.n	8009b10 <__gethex+0xc8>
 8009b1e:	2220      	movs	r2, #32
 8009b20:	782b      	ldrb	r3, [r5, #0]
 8009b22:	002e      	movs	r6, r5
 8009b24:	4393      	bics	r3, r2
 8009b26:	2b50      	cmp	r3, #80	; 0x50
 8009b28:	d11d      	bne.n	8009b66 <__gethex+0x11e>
 8009b2a:	786b      	ldrb	r3, [r5, #1]
 8009b2c:	2b2b      	cmp	r3, #43	; 0x2b
 8009b2e:	d02c      	beq.n	8009b8a <__gethex+0x142>
 8009b30:	2b2d      	cmp	r3, #45	; 0x2d
 8009b32:	d02e      	beq.n	8009b92 <__gethex+0x14a>
 8009b34:	2300      	movs	r3, #0
 8009b36:	1c6e      	adds	r6, r5, #1
 8009b38:	9306      	str	r3, [sp, #24]
 8009b3a:	7830      	ldrb	r0, [r6, #0]
 8009b3c:	f7ff ff6e 	bl	8009a1c <__hexdig_fun>
 8009b40:	1e43      	subs	r3, r0, #1
 8009b42:	b2db      	uxtb	r3, r3
 8009b44:	2b18      	cmp	r3, #24
 8009b46:	d82b      	bhi.n	8009ba0 <__gethex+0x158>
 8009b48:	3810      	subs	r0, #16
 8009b4a:	0004      	movs	r4, r0
 8009b4c:	7870      	ldrb	r0, [r6, #1]
 8009b4e:	f7ff ff65 	bl	8009a1c <__hexdig_fun>
 8009b52:	1e43      	subs	r3, r0, #1
 8009b54:	b2db      	uxtb	r3, r3
 8009b56:	3601      	adds	r6, #1
 8009b58:	2b18      	cmp	r3, #24
 8009b5a:	d91c      	bls.n	8009b96 <__gethex+0x14e>
 8009b5c:	9b06      	ldr	r3, [sp, #24]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d000      	beq.n	8009b64 <__gethex+0x11c>
 8009b62:	4264      	negs	r4, r4
 8009b64:	193f      	adds	r7, r7, r4
 8009b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b68:	601e      	str	r6, [r3, #0]
 8009b6a:	9b04      	ldr	r3, [sp, #16]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d019      	beq.n	8009ba4 <__gethex+0x15c>
 8009b70:	2600      	movs	r6, #0
 8009b72:	9b08      	ldr	r3, [sp, #32]
 8009b74:	42b3      	cmp	r3, r6
 8009b76:	d100      	bne.n	8009b7a <__gethex+0x132>
 8009b78:	3606      	adds	r6, #6
 8009b7a:	0030      	movs	r0, r6
 8009b7c:	b00d      	add	sp, #52	; 0x34
 8009b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b80:	2301      	movs	r3, #1
 8009b82:	2700      	movs	r7, #0
 8009b84:	9d01      	ldr	r5, [sp, #4]
 8009b86:	9304      	str	r3, [sp, #16]
 8009b88:	e7c9      	b.n	8009b1e <__gethex+0xd6>
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	9306      	str	r3, [sp, #24]
 8009b8e:	1cae      	adds	r6, r5, #2
 8009b90:	e7d3      	b.n	8009b3a <__gethex+0xf2>
 8009b92:	2301      	movs	r3, #1
 8009b94:	e7fa      	b.n	8009b8c <__gethex+0x144>
 8009b96:	230a      	movs	r3, #10
 8009b98:	435c      	muls	r4, r3
 8009b9a:	1824      	adds	r4, r4, r0
 8009b9c:	3c10      	subs	r4, #16
 8009b9e:	e7d5      	b.n	8009b4c <__gethex+0x104>
 8009ba0:	002e      	movs	r6, r5
 8009ba2:	e7e0      	b.n	8009b66 <__gethex+0x11e>
 8009ba4:	9b01      	ldr	r3, [sp, #4]
 8009ba6:	9904      	ldr	r1, [sp, #16]
 8009ba8:	1aeb      	subs	r3, r5, r3
 8009baa:	3b01      	subs	r3, #1
 8009bac:	2b07      	cmp	r3, #7
 8009bae:	dc0a      	bgt.n	8009bc6 <__gethex+0x17e>
 8009bb0:	9805      	ldr	r0, [sp, #20]
 8009bb2:	f000 faa1 	bl	800a0f8 <_Balloc>
 8009bb6:	1e04      	subs	r4, r0, #0
 8009bb8:	d108      	bne.n	8009bcc <__gethex+0x184>
 8009bba:	0002      	movs	r2, r0
 8009bbc:	21de      	movs	r1, #222	; 0xde
 8009bbe:	4b64      	ldr	r3, [pc, #400]	; (8009d50 <__gethex+0x308>)
 8009bc0:	4864      	ldr	r0, [pc, #400]	; (8009d54 <__gethex+0x30c>)
 8009bc2:	f001 fd6f 	bl	800b6a4 <__assert_func>
 8009bc6:	3101      	adds	r1, #1
 8009bc8:	105b      	asrs	r3, r3, #1
 8009bca:	e7ef      	b.n	8009bac <__gethex+0x164>
 8009bcc:	0003      	movs	r3, r0
 8009bce:	3314      	adds	r3, #20
 8009bd0:	9304      	str	r3, [sp, #16]
 8009bd2:	9309      	str	r3, [sp, #36]	; 0x24
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	001e      	movs	r6, r3
 8009bd8:	9306      	str	r3, [sp, #24]
 8009bda:	9b01      	ldr	r3, [sp, #4]
 8009bdc:	42ab      	cmp	r3, r5
 8009bde:	d340      	bcc.n	8009c62 <__gethex+0x21a>
 8009be0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009be2:	9b04      	ldr	r3, [sp, #16]
 8009be4:	c540      	stmia	r5!, {r6}
 8009be6:	1aed      	subs	r5, r5, r3
 8009be8:	10ad      	asrs	r5, r5, #2
 8009bea:	0030      	movs	r0, r6
 8009bec:	6125      	str	r5, [r4, #16]
 8009bee:	f000 fb7b 	bl	800a2e8 <__hi0bits>
 8009bf2:	9b02      	ldr	r3, [sp, #8]
 8009bf4:	016d      	lsls	r5, r5, #5
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	1a2e      	subs	r6, r5, r0
 8009bfa:	9301      	str	r3, [sp, #4]
 8009bfc:	429e      	cmp	r6, r3
 8009bfe:	dd5a      	ble.n	8009cb6 <__gethex+0x26e>
 8009c00:	1af6      	subs	r6, r6, r3
 8009c02:	0031      	movs	r1, r6
 8009c04:	0020      	movs	r0, r4
 8009c06:	f000 ff1d 	bl	800aa44 <__any_on>
 8009c0a:	1e05      	subs	r5, r0, #0
 8009c0c:	d016      	beq.n	8009c3c <__gethex+0x1f4>
 8009c0e:	2501      	movs	r5, #1
 8009c10:	211f      	movs	r1, #31
 8009c12:	0028      	movs	r0, r5
 8009c14:	1e73      	subs	r3, r6, #1
 8009c16:	4019      	ands	r1, r3
 8009c18:	4088      	lsls	r0, r1
 8009c1a:	0001      	movs	r1, r0
 8009c1c:	115a      	asrs	r2, r3, #5
 8009c1e:	9804      	ldr	r0, [sp, #16]
 8009c20:	0092      	lsls	r2, r2, #2
 8009c22:	5812      	ldr	r2, [r2, r0]
 8009c24:	420a      	tst	r2, r1
 8009c26:	d009      	beq.n	8009c3c <__gethex+0x1f4>
 8009c28:	42ab      	cmp	r3, r5
 8009c2a:	dd06      	ble.n	8009c3a <__gethex+0x1f2>
 8009c2c:	0020      	movs	r0, r4
 8009c2e:	1eb1      	subs	r1, r6, #2
 8009c30:	f000 ff08 	bl	800aa44 <__any_on>
 8009c34:	3502      	adds	r5, #2
 8009c36:	2800      	cmp	r0, #0
 8009c38:	d100      	bne.n	8009c3c <__gethex+0x1f4>
 8009c3a:	2502      	movs	r5, #2
 8009c3c:	0031      	movs	r1, r6
 8009c3e:	0020      	movs	r0, r4
 8009c40:	f7ff fe98 	bl	8009974 <rshift>
 8009c44:	19bf      	adds	r7, r7, r6
 8009c46:	9b02      	ldr	r3, [sp, #8]
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	9303      	str	r3, [sp, #12]
 8009c4c:	42bb      	cmp	r3, r7
 8009c4e:	da42      	bge.n	8009cd6 <__gethex+0x28e>
 8009c50:	0021      	movs	r1, r4
 8009c52:	9805      	ldr	r0, [sp, #20]
 8009c54:	f000 fa94 	bl	800a180 <_Bfree>
 8009c58:	2300      	movs	r3, #0
 8009c5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009c5c:	26a3      	movs	r6, #163	; 0xa3
 8009c5e:	6013      	str	r3, [r2, #0]
 8009c60:	e78b      	b.n	8009b7a <__gethex+0x132>
 8009c62:	1e6b      	subs	r3, r5, #1
 8009c64:	9308      	str	r3, [sp, #32]
 8009c66:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c68:	781b      	ldrb	r3, [r3, #0]
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d014      	beq.n	8009c98 <__gethex+0x250>
 8009c6e:	9b06      	ldr	r3, [sp, #24]
 8009c70:	2b20      	cmp	r3, #32
 8009c72:	d104      	bne.n	8009c7e <__gethex+0x236>
 8009c74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c76:	c340      	stmia	r3!, {r6}
 8009c78:	2600      	movs	r6, #0
 8009c7a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c7c:	9606      	str	r6, [sp, #24]
 8009c7e:	9b08      	ldr	r3, [sp, #32]
 8009c80:	7818      	ldrb	r0, [r3, #0]
 8009c82:	f7ff fecb 	bl	8009a1c <__hexdig_fun>
 8009c86:	230f      	movs	r3, #15
 8009c88:	4018      	ands	r0, r3
 8009c8a:	9b06      	ldr	r3, [sp, #24]
 8009c8c:	9d08      	ldr	r5, [sp, #32]
 8009c8e:	4098      	lsls	r0, r3
 8009c90:	3304      	adds	r3, #4
 8009c92:	4306      	orrs	r6, r0
 8009c94:	9306      	str	r3, [sp, #24]
 8009c96:	e7a0      	b.n	8009bda <__gethex+0x192>
 8009c98:	2301      	movs	r3, #1
 8009c9a:	9a03      	ldr	r2, [sp, #12]
 8009c9c:	1a9d      	subs	r5, r3, r2
 8009c9e:	9b08      	ldr	r3, [sp, #32]
 8009ca0:	195d      	adds	r5, r3, r5
 8009ca2:	9b01      	ldr	r3, [sp, #4]
 8009ca4:	429d      	cmp	r5, r3
 8009ca6:	d3e2      	bcc.n	8009c6e <__gethex+0x226>
 8009ca8:	0028      	movs	r0, r5
 8009caa:	9907      	ldr	r1, [sp, #28]
 8009cac:	f001 fc0e 	bl	800b4cc <strncmp>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	d1dc      	bne.n	8009c6e <__gethex+0x226>
 8009cb4:	e791      	b.n	8009bda <__gethex+0x192>
 8009cb6:	9b01      	ldr	r3, [sp, #4]
 8009cb8:	2500      	movs	r5, #0
 8009cba:	429e      	cmp	r6, r3
 8009cbc:	dac3      	bge.n	8009c46 <__gethex+0x1fe>
 8009cbe:	1b9e      	subs	r6, r3, r6
 8009cc0:	0021      	movs	r1, r4
 8009cc2:	0032      	movs	r2, r6
 8009cc4:	9805      	ldr	r0, [sp, #20]
 8009cc6:	f000 fc79 	bl	800a5bc <__lshift>
 8009cca:	0003      	movs	r3, r0
 8009ccc:	3314      	adds	r3, #20
 8009cce:	0004      	movs	r4, r0
 8009cd0:	1bbf      	subs	r7, r7, r6
 8009cd2:	9304      	str	r3, [sp, #16]
 8009cd4:	e7b7      	b.n	8009c46 <__gethex+0x1fe>
 8009cd6:	9b02      	ldr	r3, [sp, #8]
 8009cd8:	685e      	ldr	r6, [r3, #4]
 8009cda:	42be      	cmp	r6, r7
 8009cdc:	dd71      	ble.n	8009dc2 <__gethex+0x37a>
 8009cde:	9b01      	ldr	r3, [sp, #4]
 8009ce0:	1bf6      	subs	r6, r6, r7
 8009ce2:	42b3      	cmp	r3, r6
 8009ce4:	dc38      	bgt.n	8009d58 <__gethex+0x310>
 8009ce6:	9b02      	ldr	r3, [sp, #8]
 8009ce8:	68db      	ldr	r3, [r3, #12]
 8009cea:	2b02      	cmp	r3, #2
 8009cec:	d026      	beq.n	8009d3c <__gethex+0x2f4>
 8009cee:	2b03      	cmp	r3, #3
 8009cf0:	d028      	beq.n	8009d44 <__gethex+0x2fc>
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d119      	bne.n	8009d2a <__gethex+0x2e2>
 8009cf6:	9b01      	ldr	r3, [sp, #4]
 8009cf8:	42b3      	cmp	r3, r6
 8009cfa:	d116      	bne.n	8009d2a <__gethex+0x2e2>
 8009cfc:	2b01      	cmp	r3, #1
 8009cfe:	d10d      	bne.n	8009d1c <__gethex+0x2d4>
 8009d00:	9b02      	ldr	r3, [sp, #8]
 8009d02:	2662      	movs	r6, #98	; 0x62
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	9301      	str	r3, [sp, #4]
 8009d08:	9a01      	ldr	r2, [sp, #4]
 8009d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d0c:	601a      	str	r2, [r3, #0]
 8009d0e:	2301      	movs	r3, #1
 8009d10:	9a04      	ldr	r2, [sp, #16]
 8009d12:	6123      	str	r3, [r4, #16]
 8009d14:	6013      	str	r3, [r2, #0]
 8009d16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d18:	601c      	str	r4, [r3, #0]
 8009d1a:	e72e      	b.n	8009b7a <__gethex+0x132>
 8009d1c:	9901      	ldr	r1, [sp, #4]
 8009d1e:	0020      	movs	r0, r4
 8009d20:	3901      	subs	r1, #1
 8009d22:	f000 fe8f 	bl	800aa44 <__any_on>
 8009d26:	2800      	cmp	r0, #0
 8009d28:	d1ea      	bne.n	8009d00 <__gethex+0x2b8>
 8009d2a:	0021      	movs	r1, r4
 8009d2c:	9805      	ldr	r0, [sp, #20]
 8009d2e:	f000 fa27 	bl	800a180 <_Bfree>
 8009d32:	2300      	movs	r3, #0
 8009d34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009d36:	2650      	movs	r6, #80	; 0x50
 8009d38:	6013      	str	r3, [r2, #0]
 8009d3a:	e71e      	b.n	8009b7a <__gethex+0x132>
 8009d3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d1f3      	bne.n	8009d2a <__gethex+0x2e2>
 8009d42:	e7dd      	b.n	8009d00 <__gethex+0x2b8>
 8009d44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d1da      	bne.n	8009d00 <__gethex+0x2b8>
 8009d4a:	e7ee      	b.n	8009d2a <__gethex+0x2e2>
 8009d4c:	0800c708 	.word	0x0800c708
 8009d50:	0800c690 	.word	0x0800c690
 8009d54:	0800c6a1 	.word	0x0800c6a1
 8009d58:	1e77      	subs	r7, r6, #1
 8009d5a:	2d00      	cmp	r5, #0
 8009d5c:	d12f      	bne.n	8009dbe <__gethex+0x376>
 8009d5e:	2f00      	cmp	r7, #0
 8009d60:	d004      	beq.n	8009d6c <__gethex+0x324>
 8009d62:	0039      	movs	r1, r7
 8009d64:	0020      	movs	r0, r4
 8009d66:	f000 fe6d 	bl	800aa44 <__any_on>
 8009d6a:	0005      	movs	r5, r0
 8009d6c:	231f      	movs	r3, #31
 8009d6e:	117a      	asrs	r2, r7, #5
 8009d70:	401f      	ands	r7, r3
 8009d72:	3b1e      	subs	r3, #30
 8009d74:	40bb      	lsls	r3, r7
 8009d76:	9904      	ldr	r1, [sp, #16]
 8009d78:	0092      	lsls	r2, r2, #2
 8009d7a:	5852      	ldr	r2, [r2, r1]
 8009d7c:	421a      	tst	r2, r3
 8009d7e:	d001      	beq.n	8009d84 <__gethex+0x33c>
 8009d80:	2302      	movs	r3, #2
 8009d82:	431d      	orrs	r5, r3
 8009d84:	9b01      	ldr	r3, [sp, #4]
 8009d86:	0031      	movs	r1, r6
 8009d88:	1b9b      	subs	r3, r3, r6
 8009d8a:	2602      	movs	r6, #2
 8009d8c:	0020      	movs	r0, r4
 8009d8e:	9301      	str	r3, [sp, #4]
 8009d90:	f7ff fdf0 	bl	8009974 <rshift>
 8009d94:	9b02      	ldr	r3, [sp, #8]
 8009d96:	685f      	ldr	r7, [r3, #4]
 8009d98:	2d00      	cmp	r5, #0
 8009d9a:	d041      	beq.n	8009e20 <__gethex+0x3d8>
 8009d9c:	9b02      	ldr	r3, [sp, #8]
 8009d9e:	68db      	ldr	r3, [r3, #12]
 8009da0:	2b02      	cmp	r3, #2
 8009da2:	d010      	beq.n	8009dc6 <__gethex+0x37e>
 8009da4:	2b03      	cmp	r3, #3
 8009da6:	d012      	beq.n	8009dce <__gethex+0x386>
 8009da8:	2b01      	cmp	r3, #1
 8009daa:	d106      	bne.n	8009dba <__gethex+0x372>
 8009dac:	07aa      	lsls	r2, r5, #30
 8009dae:	d504      	bpl.n	8009dba <__gethex+0x372>
 8009db0:	9a04      	ldr	r2, [sp, #16]
 8009db2:	6810      	ldr	r0, [r2, #0]
 8009db4:	4305      	orrs	r5, r0
 8009db6:	421d      	tst	r5, r3
 8009db8:	d10c      	bne.n	8009dd4 <__gethex+0x38c>
 8009dba:	2310      	movs	r3, #16
 8009dbc:	e02f      	b.n	8009e1e <__gethex+0x3d6>
 8009dbe:	2501      	movs	r5, #1
 8009dc0:	e7d4      	b.n	8009d6c <__gethex+0x324>
 8009dc2:	2601      	movs	r6, #1
 8009dc4:	e7e8      	b.n	8009d98 <__gethex+0x350>
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009dca:	1a9b      	subs	r3, r3, r2
 8009dcc:	9313      	str	r3, [sp, #76]	; 0x4c
 8009dce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d0f2      	beq.n	8009dba <__gethex+0x372>
 8009dd4:	6923      	ldr	r3, [r4, #16]
 8009dd6:	2000      	movs	r0, #0
 8009dd8:	9303      	str	r3, [sp, #12]
 8009dda:	009b      	lsls	r3, r3, #2
 8009ddc:	9304      	str	r3, [sp, #16]
 8009dde:	0023      	movs	r3, r4
 8009de0:	9a04      	ldr	r2, [sp, #16]
 8009de2:	3314      	adds	r3, #20
 8009de4:	1899      	adds	r1, r3, r2
 8009de6:	681a      	ldr	r2, [r3, #0]
 8009de8:	1c55      	adds	r5, r2, #1
 8009dea:	d01e      	beq.n	8009e2a <__gethex+0x3e2>
 8009dec:	3201      	adds	r2, #1
 8009dee:	601a      	str	r2, [r3, #0]
 8009df0:	0023      	movs	r3, r4
 8009df2:	3314      	adds	r3, #20
 8009df4:	2e02      	cmp	r6, #2
 8009df6:	d140      	bne.n	8009e7a <__gethex+0x432>
 8009df8:	9a02      	ldr	r2, [sp, #8]
 8009dfa:	9901      	ldr	r1, [sp, #4]
 8009dfc:	6812      	ldr	r2, [r2, #0]
 8009dfe:	3a01      	subs	r2, #1
 8009e00:	428a      	cmp	r2, r1
 8009e02:	d10b      	bne.n	8009e1c <__gethex+0x3d4>
 8009e04:	114a      	asrs	r2, r1, #5
 8009e06:	211f      	movs	r1, #31
 8009e08:	9801      	ldr	r0, [sp, #4]
 8009e0a:	0092      	lsls	r2, r2, #2
 8009e0c:	4001      	ands	r1, r0
 8009e0e:	2001      	movs	r0, #1
 8009e10:	0005      	movs	r5, r0
 8009e12:	408d      	lsls	r5, r1
 8009e14:	58d3      	ldr	r3, [r2, r3]
 8009e16:	422b      	tst	r3, r5
 8009e18:	d000      	beq.n	8009e1c <__gethex+0x3d4>
 8009e1a:	2601      	movs	r6, #1
 8009e1c:	2320      	movs	r3, #32
 8009e1e:	431e      	orrs	r6, r3
 8009e20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009e22:	601c      	str	r4, [r3, #0]
 8009e24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e26:	601f      	str	r7, [r3, #0]
 8009e28:	e6a7      	b.n	8009b7a <__gethex+0x132>
 8009e2a:	c301      	stmia	r3!, {r0}
 8009e2c:	4299      	cmp	r1, r3
 8009e2e:	d8da      	bhi.n	8009de6 <__gethex+0x39e>
 8009e30:	9b03      	ldr	r3, [sp, #12]
 8009e32:	68a2      	ldr	r2, [r4, #8]
 8009e34:	4293      	cmp	r3, r2
 8009e36:	db17      	blt.n	8009e68 <__gethex+0x420>
 8009e38:	6863      	ldr	r3, [r4, #4]
 8009e3a:	9805      	ldr	r0, [sp, #20]
 8009e3c:	1c59      	adds	r1, r3, #1
 8009e3e:	f000 f95b 	bl	800a0f8 <_Balloc>
 8009e42:	1e05      	subs	r5, r0, #0
 8009e44:	d103      	bne.n	8009e4e <__gethex+0x406>
 8009e46:	0002      	movs	r2, r0
 8009e48:	2184      	movs	r1, #132	; 0x84
 8009e4a:	4b1c      	ldr	r3, [pc, #112]	; (8009ebc <__gethex+0x474>)
 8009e4c:	e6b8      	b.n	8009bc0 <__gethex+0x178>
 8009e4e:	0021      	movs	r1, r4
 8009e50:	6923      	ldr	r3, [r4, #16]
 8009e52:	310c      	adds	r1, #12
 8009e54:	1c9a      	adds	r2, r3, #2
 8009e56:	0092      	lsls	r2, r2, #2
 8009e58:	300c      	adds	r0, #12
 8009e5a:	f000 f934 	bl	800a0c6 <memcpy>
 8009e5e:	0021      	movs	r1, r4
 8009e60:	9805      	ldr	r0, [sp, #20]
 8009e62:	f000 f98d 	bl	800a180 <_Bfree>
 8009e66:	002c      	movs	r4, r5
 8009e68:	6923      	ldr	r3, [r4, #16]
 8009e6a:	1c5a      	adds	r2, r3, #1
 8009e6c:	6122      	str	r2, [r4, #16]
 8009e6e:	2201      	movs	r2, #1
 8009e70:	3304      	adds	r3, #4
 8009e72:	009b      	lsls	r3, r3, #2
 8009e74:	18e3      	adds	r3, r4, r3
 8009e76:	605a      	str	r2, [r3, #4]
 8009e78:	e7ba      	b.n	8009df0 <__gethex+0x3a8>
 8009e7a:	6922      	ldr	r2, [r4, #16]
 8009e7c:	9903      	ldr	r1, [sp, #12]
 8009e7e:	428a      	cmp	r2, r1
 8009e80:	dd09      	ble.n	8009e96 <__gethex+0x44e>
 8009e82:	2101      	movs	r1, #1
 8009e84:	0020      	movs	r0, r4
 8009e86:	f7ff fd75 	bl	8009974 <rshift>
 8009e8a:	9b02      	ldr	r3, [sp, #8]
 8009e8c:	3701      	adds	r7, #1
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	42bb      	cmp	r3, r7
 8009e92:	dac2      	bge.n	8009e1a <__gethex+0x3d2>
 8009e94:	e6dc      	b.n	8009c50 <__gethex+0x208>
 8009e96:	221f      	movs	r2, #31
 8009e98:	9d01      	ldr	r5, [sp, #4]
 8009e9a:	9901      	ldr	r1, [sp, #4]
 8009e9c:	2601      	movs	r6, #1
 8009e9e:	4015      	ands	r5, r2
 8009ea0:	4211      	tst	r1, r2
 8009ea2:	d0bb      	beq.n	8009e1c <__gethex+0x3d4>
 8009ea4:	9a04      	ldr	r2, [sp, #16]
 8009ea6:	189b      	adds	r3, r3, r2
 8009ea8:	3b04      	subs	r3, #4
 8009eaa:	6818      	ldr	r0, [r3, #0]
 8009eac:	f000 fa1c 	bl	800a2e8 <__hi0bits>
 8009eb0:	2320      	movs	r3, #32
 8009eb2:	1b5d      	subs	r5, r3, r5
 8009eb4:	42a8      	cmp	r0, r5
 8009eb6:	dbe4      	blt.n	8009e82 <__gethex+0x43a>
 8009eb8:	e7b0      	b.n	8009e1c <__gethex+0x3d4>
 8009eba:	46c0      	nop			; (mov r8, r8)
 8009ebc:	0800c690 	.word	0x0800c690

08009ec0 <L_shift>:
 8009ec0:	2308      	movs	r3, #8
 8009ec2:	b570      	push	{r4, r5, r6, lr}
 8009ec4:	2520      	movs	r5, #32
 8009ec6:	1a9a      	subs	r2, r3, r2
 8009ec8:	0092      	lsls	r2, r2, #2
 8009eca:	1aad      	subs	r5, r5, r2
 8009ecc:	6843      	ldr	r3, [r0, #4]
 8009ece:	6806      	ldr	r6, [r0, #0]
 8009ed0:	001c      	movs	r4, r3
 8009ed2:	40ac      	lsls	r4, r5
 8009ed4:	40d3      	lsrs	r3, r2
 8009ed6:	4334      	orrs	r4, r6
 8009ed8:	6004      	str	r4, [r0, #0]
 8009eda:	6043      	str	r3, [r0, #4]
 8009edc:	3004      	adds	r0, #4
 8009ede:	4288      	cmp	r0, r1
 8009ee0:	d3f4      	bcc.n	8009ecc <L_shift+0xc>
 8009ee2:	bd70      	pop	{r4, r5, r6, pc}

08009ee4 <__match>:
 8009ee4:	b530      	push	{r4, r5, lr}
 8009ee6:	6803      	ldr	r3, [r0, #0]
 8009ee8:	780c      	ldrb	r4, [r1, #0]
 8009eea:	3301      	adds	r3, #1
 8009eec:	2c00      	cmp	r4, #0
 8009eee:	d102      	bne.n	8009ef6 <__match+0x12>
 8009ef0:	6003      	str	r3, [r0, #0]
 8009ef2:	2001      	movs	r0, #1
 8009ef4:	bd30      	pop	{r4, r5, pc}
 8009ef6:	781a      	ldrb	r2, [r3, #0]
 8009ef8:	0015      	movs	r5, r2
 8009efa:	3d41      	subs	r5, #65	; 0x41
 8009efc:	2d19      	cmp	r5, #25
 8009efe:	d800      	bhi.n	8009f02 <__match+0x1e>
 8009f00:	3220      	adds	r2, #32
 8009f02:	3101      	adds	r1, #1
 8009f04:	42a2      	cmp	r2, r4
 8009f06:	d0ef      	beq.n	8009ee8 <__match+0x4>
 8009f08:	2000      	movs	r0, #0
 8009f0a:	e7f3      	b.n	8009ef4 <__match+0x10>

08009f0c <__hexnan>:
 8009f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f0e:	680b      	ldr	r3, [r1, #0]
 8009f10:	b08b      	sub	sp, #44	; 0x2c
 8009f12:	9201      	str	r2, [sp, #4]
 8009f14:	9901      	ldr	r1, [sp, #4]
 8009f16:	115a      	asrs	r2, r3, #5
 8009f18:	0092      	lsls	r2, r2, #2
 8009f1a:	188a      	adds	r2, r1, r2
 8009f1c:	9202      	str	r2, [sp, #8]
 8009f1e:	0019      	movs	r1, r3
 8009f20:	221f      	movs	r2, #31
 8009f22:	4011      	ands	r1, r2
 8009f24:	9008      	str	r0, [sp, #32]
 8009f26:	9106      	str	r1, [sp, #24]
 8009f28:	4213      	tst	r3, r2
 8009f2a:	d002      	beq.n	8009f32 <__hexnan+0x26>
 8009f2c:	9b02      	ldr	r3, [sp, #8]
 8009f2e:	3304      	adds	r3, #4
 8009f30:	9302      	str	r3, [sp, #8]
 8009f32:	9b02      	ldr	r3, [sp, #8]
 8009f34:	2500      	movs	r5, #0
 8009f36:	1f1e      	subs	r6, r3, #4
 8009f38:	0037      	movs	r7, r6
 8009f3a:	0034      	movs	r4, r6
 8009f3c:	9b08      	ldr	r3, [sp, #32]
 8009f3e:	6035      	str	r5, [r6, #0]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	9507      	str	r5, [sp, #28]
 8009f44:	9305      	str	r3, [sp, #20]
 8009f46:	9503      	str	r5, [sp, #12]
 8009f48:	9b05      	ldr	r3, [sp, #20]
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	9309      	str	r3, [sp, #36]	; 0x24
 8009f4e:	9b05      	ldr	r3, [sp, #20]
 8009f50:	785b      	ldrb	r3, [r3, #1]
 8009f52:	9304      	str	r3, [sp, #16]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d028      	beq.n	8009faa <__hexnan+0x9e>
 8009f58:	9804      	ldr	r0, [sp, #16]
 8009f5a:	f7ff fd5f 	bl	8009a1c <__hexdig_fun>
 8009f5e:	2800      	cmp	r0, #0
 8009f60:	d154      	bne.n	800a00c <__hexnan+0x100>
 8009f62:	9b04      	ldr	r3, [sp, #16]
 8009f64:	2b20      	cmp	r3, #32
 8009f66:	d819      	bhi.n	8009f9c <__hexnan+0x90>
 8009f68:	9b03      	ldr	r3, [sp, #12]
 8009f6a:	9a07      	ldr	r2, [sp, #28]
 8009f6c:	4293      	cmp	r3, r2
 8009f6e:	dd12      	ble.n	8009f96 <__hexnan+0x8a>
 8009f70:	42bc      	cmp	r4, r7
 8009f72:	d206      	bcs.n	8009f82 <__hexnan+0x76>
 8009f74:	2d07      	cmp	r5, #7
 8009f76:	dc04      	bgt.n	8009f82 <__hexnan+0x76>
 8009f78:	002a      	movs	r2, r5
 8009f7a:	0039      	movs	r1, r7
 8009f7c:	0020      	movs	r0, r4
 8009f7e:	f7ff ff9f 	bl	8009ec0 <L_shift>
 8009f82:	9b01      	ldr	r3, [sp, #4]
 8009f84:	2508      	movs	r5, #8
 8009f86:	429c      	cmp	r4, r3
 8009f88:	d905      	bls.n	8009f96 <__hexnan+0x8a>
 8009f8a:	1f27      	subs	r7, r4, #4
 8009f8c:	2500      	movs	r5, #0
 8009f8e:	003c      	movs	r4, r7
 8009f90:	9b03      	ldr	r3, [sp, #12]
 8009f92:	603d      	str	r5, [r7, #0]
 8009f94:	9307      	str	r3, [sp, #28]
 8009f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f98:	9305      	str	r3, [sp, #20]
 8009f9a:	e7d5      	b.n	8009f48 <__hexnan+0x3c>
 8009f9c:	9b04      	ldr	r3, [sp, #16]
 8009f9e:	2b29      	cmp	r3, #41	; 0x29
 8009fa0:	d159      	bne.n	800a056 <__hexnan+0x14a>
 8009fa2:	9b05      	ldr	r3, [sp, #20]
 8009fa4:	9a08      	ldr	r2, [sp, #32]
 8009fa6:	3302      	adds	r3, #2
 8009fa8:	6013      	str	r3, [r2, #0]
 8009faa:	9b03      	ldr	r3, [sp, #12]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d052      	beq.n	800a056 <__hexnan+0x14a>
 8009fb0:	42bc      	cmp	r4, r7
 8009fb2:	d206      	bcs.n	8009fc2 <__hexnan+0xb6>
 8009fb4:	2d07      	cmp	r5, #7
 8009fb6:	dc04      	bgt.n	8009fc2 <__hexnan+0xb6>
 8009fb8:	002a      	movs	r2, r5
 8009fba:	0039      	movs	r1, r7
 8009fbc:	0020      	movs	r0, r4
 8009fbe:	f7ff ff7f 	bl	8009ec0 <L_shift>
 8009fc2:	9b01      	ldr	r3, [sp, #4]
 8009fc4:	429c      	cmp	r4, r3
 8009fc6:	d935      	bls.n	800a034 <__hexnan+0x128>
 8009fc8:	001a      	movs	r2, r3
 8009fca:	0023      	movs	r3, r4
 8009fcc:	cb02      	ldmia	r3!, {r1}
 8009fce:	c202      	stmia	r2!, {r1}
 8009fd0:	429e      	cmp	r6, r3
 8009fd2:	d2fb      	bcs.n	8009fcc <__hexnan+0xc0>
 8009fd4:	9b02      	ldr	r3, [sp, #8]
 8009fd6:	1c61      	adds	r1, r4, #1
 8009fd8:	1eda      	subs	r2, r3, #3
 8009fda:	2304      	movs	r3, #4
 8009fdc:	4291      	cmp	r1, r2
 8009fde:	d805      	bhi.n	8009fec <__hexnan+0xe0>
 8009fe0:	9b02      	ldr	r3, [sp, #8]
 8009fe2:	3b04      	subs	r3, #4
 8009fe4:	1b1b      	subs	r3, r3, r4
 8009fe6:	089b      	lsrs	r3, r3, #2
 8009fe8:	3301      	adds	r3, #1
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	9a01      	ldr	r2, [sp, #4]
 8009fee:	18d3      	adds	r3, r2, r3
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	c304      	stmia	r3!, {r2}
 8009ff4:	429e      	cmp	r6, r3
 8009ff6:	d2fc      	bcs.n	8009ff2 <__hexnan+0xe6>
 8009ff8:	6833      	ldr	r3, [r6, #0]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d104      	bne.n	800a008 <__hexnan+0xfc>
 8009ffe:	9b01      	ldr	r3, [sp, #4]
 800a000:	429e      	cmp	r6, r3
 800a002:	d126      	bne.n	800a052 <__hexnan+0x146>
 800a004:	2301      	movs	r3, #1
 800a006:	6033      	str	r3, [r6, #0]
 800a008:	2005      	movs	r0, #5
 800a00a:	e025      	b.n	800a058 <__hexnan+0x14c>
 800a00c:	9b03      	ldr	r3, [sp, #12]
 800a00e:	3501      	adds	r5, #1
 800a010:	3301      	adds	r3, #1
 800a012:	9303      	str	r3, [sp, #12]
 800a014:	2d08      	cmp	r5, #8
 800a016:	dd06      	ble.n	800a026 <__hexnan+0x11a>
 800a018:	9b01      	ldr	r3, [sp, #4]
 800a01a:	429c      	cmp	r4, r3
 800a01c:	d9bb      	bls.n	8009f96 <__hexnan+0x8a>
 800a01e:	2300      	movs	r3, #0
 800a020:	2501      	movs	r5, #1
 800a022:	3c04      	subs	r4, #4
 800a024:	6023      	str	r3, [r4, #0]
 800a026:	220f      	movs	r2, #15
 800a028:	6823      	ldr	r3, [r4, #0]
 800a02a:	4010      	ands	r0, r2
 800a02c:	011b      	lsls	r3, r3, #4
 800a02e:	4318      	orrs	r0, r3
 800a030:	6020      	str	r0, [r4, #0]
 800a032:	e7b0      	b.n	8009f96 <__hexnan+0x8a>
 800a034:	9b06      	ldr	r3, [sp, #24]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d0de      	beq.n	8009ff8 <__hexnan+0xec>
 800a03a:	2120      	movs	r1, #32
 800a03c:	9a06      	ldr	r2, [sp, #24]
 800a03e:	9b02      	ldr	r3, [sp, #8]
 800a040:	1a89      	subs	r1, r1, r2
 800a042:	2201      	movs	r2, #1
 800a044:	4252      	negs	r2, r2
 800a046:	40ca      	lsrs	r2, r1
 800a048:	3b04      	subs	r3, #4
 800a04a:	6819      	ldr	r1, [r3, #0]
 800a04c:	400a      	ands	r2, r1
 800a04e:	601a      	str	r2, [r3, #0]
 800a050:	e7d2      	b.n	8009ff8 <__hexnan+0xec>
 800a052:	3e04      	subs	r6, #4
 800a054:	e7d0      	b.n	8009ff8 <__hexnan+0xec>
 800a056:	2004      	movs	r0, #4
 800a058:	b00b      	add	sp, #44	; 0x2c
 800a05a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a05c <_localeconv_r>:
 800a05c:	4800      	ldr	r0, [pc, #0]	; (800a060 <_localeconv_r+0x4>)
 800a05e:	4770      	bx	lr
 800a060:	200001ac 	.word	0x200001ac

0800a064 <_lseek_r>:
 800a064:	b570      	push	{r4, r5, r6, lr}
 800a066:	0004      	movs	r4, r0
 800a068:	0008      	movs	r0, r1
 800a06a:	0011      	movs	r1, r2
 800a06c:	001a      	movs	r2, r3
 800a06e:	2300      	movs	r3, #0
 800a070:	4d05      	ldr	r5, [pc, #20]	; (800a088 <_lseek_r+0x24>)
 800a072:	602b      	str	r3, [r5, #0]
 800a074:	f7fa f862 	bl	800413c <_lseek>
 800a078:	1c43      	adds	r3, r0, #1
 800a07a:	d103      	bne.n	800a084 <_lseek_r+0x20>
 800a07c:	682b      	ldr	r3, [r5, #0]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d000      	beq.n	800a084 <_lseek_r+0x20>
 800a082:	6023      	str	r3, [r4, #0]
 800a084:	bd70      	pop	{r4, r5, r6, pc}
 800a086:	46c0      	nop			; (mov r8, r8)
 800a088:	200009e0 	.word	0x200009e0

0800a08c <__ascii_mbtowc>:
 800a08c:	b082      	sub	sp, #8
 800a08e:	2900      	cmp	r1, #0
 800a090:	d100      	bne.n	800a094 <__ascii_mbtowc+0x8>
 800a092:	a901      	add	r1, sp, #4
 800a094:	1e10      	subs	r0, r2, #0
 800a096:	d006      	beq.n	800a0a6 <__ascii_mbtowc+0x1a>
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d006      	beq.n	800a0aa <__ascii_mbtowc+0x1e>
 800a09c:	7813      	ldrb	r3, [r2, #0]
 800a09e:	600b      	str	r3, [r1, #0]
 800a0a0:	7810      	ldrb	r0, [r2, #0]
 800a0a2:	1e43      	subs	r3, r0, #1
 800a0a4:	4198      	sbcs	r0, r3
 800a0a6:	b002      	add	sp, #8
 800a0a8:	4770      	bx	lr
 800a0aa:	2002      	movs	r0, #2
 800a0ac:	4240      	negs	r0, r0
 800a0ae:	e7fa      	b.n	800a0a6 <__ascii_mbtowc+0x1a>

0800a0b0 <memchr>:
 800a0b0:	b2c9      	uxtb	r1, r1
 800a0b2:	1882      	adds	r2, r0, r2
 800a0b4:	4290      	cmp	r0, r2
 800a0b6:	d101      	bne.n	800a0bc <memchr+0xc>
 800a0b8:	2000      	movs	r0, #0
 800a0ba:	4770      	bx	lr
 800a0bc:	7803      	ldrb	r3, [r0, #0]
 800a0be:	428b      	cmp	r3, r1
 800a0c0:	d0fb      	beq.n	800a0ba <memchr+0xa>
 800a0c2:	3001      	adds	r0, #1
 800a0c4:	e7f6      	b.n	800a0b4 <memchr+0x4>

0800a0c6 <memcpy>:
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	b510      	push	{r4, lr}
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	d100      	bne.n	800a0d0 <memcpy+0xa>
 800a0ce:	bd10      	pop	{r4, pc}
 800a0d0:	5ccc      	ldrb	r4, [r1, r3]
 800a0d2:	54c4      	strb	r4, [r0, r3]
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	e7f8      	b.n	800a0ca <memcpy+0x4>

0800a0d8 <__malloc_lock>:
 800a0d8:	b510      	push	{r4, lr}
 800a0da:	4802      	ldr	r0, [pc, #8]	; (800a0e4 <__malloc_lock+0xc>)
 800a0dc:	f001 fcdf 	bl	800ba9e <__retarget_lock_acquire_recursive>
 800a0e0:	bd10      	pop	{r4, pc}
 800a0e2:	46c0      	nop			; (mov r8, r8)
 800a0e4:	200009e4 	.word	0x200009e4

0800a0e8 <__malloc_unlock>:
 800a0e8:	b510      	push	{r4, lr}
 800a0ea:	4802      	ldr	r0, [pc, #8]	; (800a0f4 <__malloc_unlock+0xc>)
 800a0ec:	f001 fcd8 	bl	800baa0 <__retarget_lock_release_recursive>
 800a0f0:	bd10      	pop	{r4, pc}
 800a0f2:	46c0      	nop			; (mov r8, r8)
 800a0f4:	200009e4 	.word	0x200009e4

0800a0f8 <_Balloc>:
 800a0f8:	b570      	push	{r4, r5, r6, lr}
 800a0fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a0fc:	0006      	movs	r6, r0
 800a0fe:	000c      	movs	r4, r1
 800a100:	2d00      	cmp	r5, #0
 800a102:	d10e      	bne.n	800a122 <_Balloc+0x2a>
 800a104:	2010      	movs	r0, #16
 800a106:	f7fc fe5b 	bl	8006dc0 <malloc>
 800a10a:	1e02      	subs	r2, r0, #0
 800a10c:	6270      	str	r0, [r6, #36]	; 0x24
 800a10e:	d104      	bne.n	800a11a <_Balloc+0x22>
 800a110:	2166      	movs	r1, #102	; 0x66
 800a112:	4b19      	ldr	r3, [pc, #100]	; (800a178 <_Balloc+0x80>)
 800a114:	4819      	ldr	r0, [pc, #100]	; (800a17c <_Balloc+0x84>)
 800a116:	f001 fac5 	bl	800b6a4 <__assert_func>
 800a11a:	6045      	str	r5, [r0, #4]
 800a11c:	6085      	str	r5, [r0, #8]
 800a11e:	6005      	str	r5, [r0, #0]
 800a120:	60c5      	str	r5, [r0, #12]
 800a122:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800a124:	68eb      	ldr	r3, [r5, #12]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d013      	beq.n	800a152 <_Balloc+0x5a>
 800a12a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a12c:	00a2      	lsls	r2, r4, #2
 800a12e:	68db      	ldr	r3, [r3, #12]
 800a130:	189b      	adds	r3, r3, r2
 800a132:	6818      	ldr	r0, [r3, #0]
 800a134:	2800      	cmp	r0, #0
 800a136:	d118      	bne.n	800a16a <_Balloc+0x72>
 800a138:	2101      	movs	r1, #1
 800a13a:	000d      	movs	r5, r1
 800a13c:	40a5      	lsls	r5, r4
 800a13e:	1d6a      	adds	r2, r5, #5
 800a140:	0030      	movs	r0, r6
 800a142:	0092      	lsls	r2, r2, #2
 800a144:	f000 fca1 	bl	800aa8a <_calloc_r>
 800a148:	2800      	cmp	r0, #0
 800a14a:	d00c      	beq.n	800a166 <_Balloc+0x6e>
 800a14c:	6044      	str	r4, [r0, #4]
 800a14e:	6085      	str	r5, [r0, #8]
 800a150:	e00d      	b.n	800a16e <_Balloc+0x76>
 800a152:	2221      	movs	r2, #33	; 0x21
 800a154:	2104      	movs	r1, #4
 800a156:	0030      	movs	r0, r6
 800a158:	f000 fc97 	bl	800aa8a <_calloc_r>
 800a15c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a15e:	60e8      	str	r0, [r5, #12]
 800a160:	68db      	ldr	r3, [r3, #12]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d1e1      	bne.n	800a12a <_Balloc+0x32>
 800a166:	2000      	movs	r0, #0
 800a168:	bd70      	pop	{r4, r5, r6, pc}
 800a16a:	6802      	ldr	r2, [r0, #0]
 800a16c:	601a      	str	r2, [r3, #0]
 800a16e:	2300      	movs	r3, #0
 800a170:	6103      	str	r3, [r0, #16]
 800a172:	60c3      	str	r3, [r0, #12]
 800a174:	e7f8      	b.n	800a168 <_Balloc+0x70>
 800a176:	46c0      	nop			; (mov r8, r8)
 800a178:	0800c61e 	.word	0x0800c61e
 800a17c:	0800c71c 	.word	0x0800c71c

0800a180 <_Bfree>:
 800a180:	b570      	push	{r4, r5, r6, lr}
 800a182:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a184:	0005      	movs	r5, r0
 800a186:	000c      	movs	r4, r1
 800a188:	2e00      	cmp	r6, #0
 800a18a:	d10e      	bne.n	800a1aa <_Bfree+0x2a>
 800a18c:	2010      	movs	r0, #16
 800a18e:	f7fc fe17 	bl	8006dc0 <malloc>
 800a192:	1e02      	subs	r2, r0, #0
 800a194:	6268      	str	r0, [r5, #36]	; 0x24
 800a196:	d104      	bne.n	800a1a2 <_Bfree+0x22>
 800a198:	218a      	movs	r1, #138	; 0x8a
 800a19a:	4b09      	ldr	r3, [pc, #36]	; (800a1c0 <_Bfree+0x40>)
 800a19c:	4809      	ldr	r0, [pc, #36]	; (800a1c4 <_Bfree+0x44>)
 800a19e:	f001 fa81 	bl	800b6a4 <__assert_func>
 800a1a2:	6046      	str	r6, [r0, #4]
 800a1a4:	6086      	str	r6, [r0, #8]
 800a1a6:	6006      	str	r6, [r0, #0]
 800a1a8:	60c6      	str	r6, [r0, #12]
 800a1aa:	2c00      	cmp	r4, #0
 800a1ac:	d007      	beq.n	800a1be <_Bfree+0x3e>
 800a1ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a1b0:	6862      	ldr	r2, [r4, #4]
 800a1b2:	68db      	ldr	r3, [r3, #12]
 800a1b4:	0092      	lsls	r2, r2, #2
 800a1b6:	189b      	adds	r3, r3, r2
 800a1b8:	681a      	ldr	r2, [r3, #0]
 800a1ba:	6022      	str	r2, [r4, #0]
 800a1bc:	601c      	str	r4, [r3, #0]
 800a1be:	bd70      	pop	{r4, r5, r6, pc}
 800a1c0:	0800c61e 	.word	0x0800c61e
 800a1c4:	0800c71c 	.word	0x0800c71c

0800a1c8 <__multadd>:
 800a1c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1ca:	000e      	movs	r6, r1
 800a1cc:	9001      	str	r0, [sp, #4]
 800a1ce:	000c      	movs	r4, r1
 800a1d0:	001d      	movs	r5, r3
 800a1d2:	2000      	movs	r0, #0
 800a1d4:	690f      	ldr	r7, [r1, #16]
 800a1d6:	3614      	adds	r6, #20
 800a1d8:	6833      	ldr	r3, [r6, #0]
 800a1da:	3001      	adds	r0, #1
 800a1dc:	b299      	uxth	r1, r3
 800a1de:	4351      	muls	r1, r2
 800a1e0:	0c1b      	lsrs	r3, r3, #16
 800a1e2:	4353      	muls	r3, r2
 800a1e4:	1949      	adds	r1, r1, r5
 800a1e6:	0c0d      	lsrs	r5, r1, #16
 800a1e8:	195b      	adds	r3, r3, r5
 800a1ea:	0c1d      	lsrs	r5, r3, #16
 800a1ec:	b289      	uxth	r1, r1
 800a1ee:	041b      	lsls	r3, r3, #16
 800a1f0:	185b      	adds	r3, r3, r1
 800a1f2:	c608      	stmia	r6!, {r3}
 800a1f4:	4287      	cmp	r7, r0
 800a1f6:	dcef      	bgt.n	800a1d8 <__multadd+0x10>
 800a1f8:	2d00      	cmp	r5, #0
 800a1fa:	d022      	beq.n	800a242 <__multadd+0x7a>
 800a1fc:	68a3      	ldr	r3, [r4, #8]
 800a1fe:	42bb      	cmp	r3, r7
 800a200:	dc19      	bgt.n	800a236 <__multadd+0x6e>
 800a202:	6863      	ldr	r3, [r4, #4]
 800a204:	9801      	ldr	r0, [sp, #4]
 800a206:	1c59      	adds	r1, r3, #1
 800a208:	f7ff ff76 	bl	800a0f8 <_Balloc>
 800a20c:	1e06      	subs	r6, r0, #0
 800a20e:	d105      	bne.n	800a21c <__multadd+0x54>
 800a210:	0002      	movs	r2, r0
 800a212:	21b5      	movs	r1, #181	; 0xb5
 800a214:	4b0c      	ldr	r3, [pc, #48]	; (800a248 <__multadd+0x80>)
 800a216:	480d      	ldr	r0, [pc, #52]	; (800a24c <__multadd+0x84>)
 800a218:	f001 fa44 	bl	800b6a4 <__assert_func>
 800a21c:	0021      	movs	r1, r4
 800a21e:	6923      	ldr	r3, [r4, #16]
 800a220:	310c      	adds	r1, #12
 800a222:	1c9a      	adds	r2, r3, #2
 800a224:	0092      	lsls	r2, r2, #2
 800a226:	300c      	adds	r0, #12
 800a228:	f7ff ff4d 	bl	800a0c6 <memcpy>
 800a22c:	0021      	movs	r1, r4
 800a22e:	9801      	ldr	r0, [sp, #4]
 800a230:	f7ff ffa6 	bl	800a180 <_Bfree>
 800a234:	0034      	movs	r4, r6
 800a236:	1d3b      	adds	r3, r7, #4
 800a238:	009b      	lsls	r3, r3, #2
 800a23a:	18e3      	adds	r3, r4, r3
 800a23c:	605d      	str	r5, [r3, #4]
 800a23e:	1c7b      	adds	r3, r7, #1
 800a240:	6123      	str	r3, [r4, #16]
 800a242:	0020      	movs	r0, r4
 800a244:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a246:	46c0      	nop			; (mov r8, r8)
 800a248:	0800c690 	.word	0x0800c690
 800a24c:	0800c71c 	.word	0x0800c71c

0800a250 <__s2b>:
 800a250:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a252:	0006      	movs	r6, r0
 800a254:	0018      	movs	r0, r3
 800a256:	000c      	movs	r4, r1
 800a258:	3008      	adds	r0, #8
 800a25a:	2109      	movs	r1, #9
 800a25c:	9301      	str	r3, [sp, #4]
 800a25e:	0015      	movs	r5, r2
 800a260:	f7f5 fffe 	bl	8000260 <__divsi3>
 800a264:	2301      	movs	r3, #1
 800a266:	2100      	movs	r1, #0
 800a268:	4283      	cmp	r3, r0
 800a26a:	db0a      	blt.n	800a282 <__s2b+0x32>
 800a26c:	0030      	movs	r0, r6
 800a26e:	f7ff ff43 	bl	800a0f8 <_Balloc>
 800a272:	1e01      	subs	r1, r0, #0
 800a274:	d108      	bne.n	800a288 <__s2b+0x38>
 800a276:	0002      	movs	r2, r0
 800a278:	4b19      	ldr	r3, [pc, #100]	; (800a2e0 <__s2b+0x90>)
 800a27a:	481a      	ldr	r0, [pc, #104]	; (800a2e4 <__s2b+0x94>)
 800a27c:	31ce      	adds	r1, #206	; 0xce
 800a27e:	f001 fa11 	bl	800b6a4 <__assert_func>
 800a282:	005b      	lsls	r3, r3, #1
 800a284:	3101      	adds	r1, #1
 800a286:	e7ef      	b.n	800a268 <__s2b+0x18>
 800a288:	9b08      	ldr	r3, [sp, #32]
 800a28a:	6143      	str	r3, [r0, #20]
 800a28c:	2301      	movs	r3, #1
 800a28e:	6103      	str	r3, [r0, #16]
 800a290:	2d09      	cmp	r5, #9
 800a292:	dd18      	ble.n	800a2c6 <__s2b+0x76>
 800a294:	0023      	movs	r3, r4
 800a296:	3309      	adds	r3, #9
 800a298:	001f      	movs	r7, r3
 800a29a:	9300      	str	r3, [sp, #0]
 800a29c:	1964      	adds	r4, r4, r5
 800a29e:	783b      	ldrb	r3, [r7, #0]
 800a2a0:	220a      	movs	r2, #10
 800a2a2:	0030      	movs	r0, r6
 800a2a4:	3b30      	subs	r3, #48	; 0x30
 800a2a6:	f7ff ff8f 	bl	800a1c8 <__multadd>
 800a2aa:	3701      	adds	r7, #1
 800a2ac:	0001      	movs	r1, r0
 800a2ae:	42a7      	cmp	r7, r4
 800a2b0:	d1f5      	bne.n	800a29e <__s2b+0x4e>
 800a2b2:	002c      	movs	r4, r5
 800a2b4:	9b00      	ldr	r3, [sp, #0]
 800a2b6:	3c08      	subs	r4, #8
 800a2b8:	191c      	adds	r4, r3, r4
 800a2ba:	002f      	movs	r7, r5
 800a2bc:	9b01      	ldr	r3, [sp, #4]
 800a2be:	429f      	cmp	r7, r3
 800a2c0:	db04      	blt.n	800a2cc <__s2b+0x7c>
 800a2c2:	0008      	movs	r0, r1
 800a2c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a2c6:	2509      	movs	r5, #9
 800a2c8:	340a      	adds	r4, #10
 800a2ca:	e7f6      	b.n	800a2ba <__s2b+0x6a>
 800a2cc:	1b63      	subs	r3, r4, r5
 800a2ce:	5ddb      	ldrb	r3, [r3, r7]
 800a2d0:	220a      	movs	r2, #10
 800a2d2:	0030      	movs	r0, r6
 800a2d4:	3b30      	subs	r3, #48	; 0x30
 800a2d6:	f7ff ff77 	bl	800a1c8 <__multadd>
 800a2da:	3701      	adds	r7, #1
 800a2dc:	0001      	movs	r1, r0
 800a2de:	e7ed      	b.n	800a2bc <__s2b+0x6c>
 800a2e0:	0800c690 	.word	0x0800c690
 800a2e4:	0800c71c 	.word	0x0800c71c

0800a2e8 <__hi0bits>:
 800a2e8:	0003      	movs	r3, r0
 800a2ea:	0c02      	lsrs	r2, r0, #16
 800a2ec:	2000      	movs	r0, #0
 800a2ee:	4282      	cmp	r2, r0
 800a2f0:	d101      	bne.n	800a2f6 <__hi0bits+0xe>
 800a2f2:	041b      	lsls	r3, r3, #16
 800a2f4:	3010      	adds	r0, #16
 800a2f6:	0e1a      	lsrs	r2, r3, #24
 800a2f8:	d101      	bne.n	800a2fe <__hi0bits+0x16>
 800a2fa:	3008      	adds	r0, #8
 800a2fc:	021b      	lsls	r3, r3, #8
 800a2fe:	0f1a      	lsrs	r2, r3, #28
 800a300:	d101      	bne.n	800a306 <__hi0bits+0x1e>
 800a302:	3004      	adds	r0, #4
 800a304:	011b      	lsls	r3, r3, #4
 800a306:	0f9a      	lsrs	r2, r3, #30
 800a308:	d101      	bne.n	800a30e <__hi0bits+0x26>
 800a30a:	3002      	adds	r0, #2
 800a30c:	009b      	lsls	r3, r3, #2
 800a30e:	2b00      	cmp	r3, #0
 800a310:	db03      	blt.n	800a31a <__hi0bits+0x32>
 800a312:	3001      	adds	r0, #1
 800a314:	005b      	lsls	r3, r3, #1
 800a316:	d400      	bmi.n	800a31a <__hi0bits+0x32>
 800a318:	2020      	movs	r0, #32
 800a31a:	4770      	bx	lr

0800a31c <__lo0bits>:
 800a31c:	6803      	ldr	r3, [r0, #0]
 800a31e:	0002      	movs	r2, r0
 800a320:	2107      	movs	r1, #7
 800a322:	0018      	movs	r0, r3
 800a324:	4008      	ands	r0, r1
 800a326:	420b      	tst	r3, r1
 800a328:	d00d      	beq.n	800a346 <__lo0bits+0x2a>
 800a32a:	3906      	subs	r1, #6
 800a32c:	2000      	movs	r0, #0
 800a32e:	420b      	tst	r3, r1
 800a330:	d105      	bne.n	800a33e <__lo0bits+0x22>
 800a332:	3002      	adds	r0, #2
 800a334:	4203      	tst	r3, r0
 800a336:	d003      	beq.n	800a340 <__lo0bits+0x24>
 800a338:	40cb      	lsrs	r3, r1
 800a33a:	0008      	movs	r0, r1
 800a33c:	6013      	str	r3, [r2, #0]
 800a33e:	4770      	bx	lr
 800a340:	089b      	lsrs	r3, r3, #2
 800a342:	6013      	str	r3, [r2, #0]
 800a344:	e7fb      	b.n	800a33e <__lo0bits+0x22>
 800a346:	b299      	uxth	r1, r3
 800a348:	2900      	cmp	r1, #0
 800a34a:	d101      	bne.n	800a350 <__lo0bits+0x34>
 800a34c:	2010      	movs	r0, #16
 800a34e:	0c1b      	lsrs	r3, r3, #16
 800a350:	b2d9      	uxtb	r1, r3
 800a352:	2900      	cmp	r1, #0
 800a354:	d101      	bne.n	800a35a <__lo0bits+0x3e>
 800a356:	3008      	adds	r0, #8
 800a358:	0a1b      	lsrs	r3, r3, #8
 800a35a:	0719      	lsls	r1, r3, #28
 800a35c:	d101      	bne.n	800a362 <__lo0bits+0x46>
 800a35e:	3004      	adds	r0, #4
 800a360:	091b      	lsrs	r3, r3, #4
 800a362:	0799      	lsls	r1, r3, #30
 800a364:	d101      	bne.n	800a36a <__lo0bits+0x4e>
 800a366:	3002      	adds	r0, #2
 800a368:	089b      	lsrs	r3, r3, #2
 800a36a:	07d9      	lsls	r1, r3, #31
 800a36c:	d4e9      	bmi.n	800a342 <__lo0bits+0x26>
 800a36e:	3001      	adds	r0, #1
 800a370:	085b      	lsrs	r3, r3, #1
 800a372:	d1e6      	bne.n	800a342 <__lo0bits+0x26>
 800a374:	2020      	movs	r0, #32
 800a376:	e7e2      	b.n	800a33e <__lo0bits+0x22>

0800a378 <__i2b>:
 800a378:	b510      	push	{r4, lr}
 800a37a:	000c      	movs	r4, r1
 800a37c:	2101      	movs	r1, #1
 800a37e:	f7ff febb 	bl	800a0f8 <_Balloc>
 800a382:	2800      	cmp	r0, #0
 800a384:	d106      	bne.n	800a394 <__i2b+0x1c>
 800a386:	21a0      	movs	r1, #160	; 0xa0
 800a388:	0002      	movs	r2, r0
 800a38a:	4b04      	ldr	r3, [pc, #16]	; (800a39c <__i2b+0x24>)
 800a38c:	4804      	ldr	r0, [pc, #16]	; (800a3a0 <__i2b+0x28>)
 800a38e:	0049      	lsls	r1, r1, #1
 800a390:	f001 f988 	bl	800b6a4 <__assert_func>
 800a394:	2301      	movs	r3, #1
 800a396:	6144      	str	r4, [r0, #20]
 800a398:	6103      	str	r3, [r0, #16]
 800a39a:	bd10      	pop	{r4, pc}
 800a39c:	0800c690 	.word	0x0800c690
 800a3a0:	0800c71c 	.word	0x0800c71c

0800a3a4 <__multiply>:
 800a3a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3a6:	690b      	ldr	r3, [r1, #16]
 800a3a8:	0014      	movs	r4, r2
 800a3aa:	6912      	ldr	r2, [r2, #16]
 800a3ac:	000d      	movs	r5, r1
 800a3ae:	b089      	sub	sp, #36	; 0x24
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	da01      	bge.n	800a3b8 <__multiply+0x14>
 800a3b4:	0025      	movs	r5, r4
 800a3b6:	000c      	movs	r4, r1
 800a3b8:	692f      	ldr	r7, [r5, #16]
 800a3ba:	6926      	ldr	r6, [r4, #16]
 800a3bc:	6869      	ldr	r1, [r5, #4]
 800a3be:	19bb      	adds	r3, r7, r6
 800a3c0:	9302      	str	r3, [sp, #8]
 800a3c2:	68ab      	ldr	r3, [r5, #8]
 800a3c4:	19ba      	adds	r2, r7, r6
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	da00      	bge.n	800a3cc <__multiply+0x28>
 800a3ca:	3101      	adds	r1, #1
 800a3cc:	f7ff fe94 	bl	800a0f8 <_Balloc>
 800a3d0:	9001      	str	r0, [sp, #4]
 800a3d2:	2800      	cmp	r0, #0
 800a3d4:	d106      	bne.n	800a3e4 <__multiply+0x40>
 800a3d6:	215e      	movs	r1, #94	; 0x5e
 800a3d8:	0002      	movs	r2, r0
 800a3da:	4b48      	ldr	r3, [pc, #288]	; (800a4fc <__multiply+0x158>)
 800a3dc:	4848      	ldr	r0, [pc, #288]	; (800a500 <__multiply+0x15c>)
 800a3de:	31ff      	adds	r1, #255	; 0xff
 800a3e0:	f001 f960 	bl	800b6a4 <__assert_func>
 800a3e4:	9b01      	ldr	r3, [sp, #4]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	3314      	adds	r3, #20
 800a3ea:	469c      	mov	ip, r3
 800a3ec:	19bb      	adds	r3, r7, r6
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	4463      	add	r3, ip
 800a3f2:	9303      	str	r3, [sp, #12]
 800a3f4:	4663      	mov	r3, ip
 800a3f6:	9903      	ldr	r1, [sp, #12]
 800a3f8:	428b      	cmp	r3, r1
 800a3fa:	d32c      	bcc.n	800a456 <__multiply+0xb2>
 800a3fc:	002b      	movs	r3, r5
 800a3fe:	0022      	movs	r2, r4
 800a400:	3314      	adds	r3, #20
 800a402:	00bf      	lsls	r7, r7, #2
 800a404:	3214      	adds	r2, #20
 800a406:	9306      	str	r3, [sp, #24]
 800a408:	00b6      	lsls	r6, r6, #2
 800a40a:	19db      	adds	r3, r3, r7
 800a40c:	9304      	str	r3, [sp, #16]
 800a40e:	1993      	adds	r3, r2, r6
 800a410:	9307      	str	r3, [sp, #28]
 800a412:	2304      	movs	r3, #4
 800a414:	9305      	str	r3, [sp, #20]
 800a416:	002b      	movs	r3, r5
 800a418:	9904      	ldr	r1, [sp, #16]
 800a41a:	3315      	adds	r3, #21
 800a41c:	9200      	str	r2, [sp, #0]
 800a41e:	4299      	cmp	r1, r3
 800a420:	d305      	bcc.n	800a42e <__multiply+0x8a>
 800a422:	1b4b      	subs	r3, r1, r5
 800a424:	3b15      	subs	r3, #21
 800a426:	089b      	lsrs	r3, r3, #2
 800a428:	3301      	adds	r3, #1
 800a42a:	009b      	lsls	r3, r3, #2
 800a42c:	9305      	str	r3, [sp, #20]
 800a42e:	9b07      	ldr	r3, [sp, #28]
 800a430:	9a00      	ldr	r2, [sp, #0]
 800a432:	429a      	cmp	r2, r3
 800a434:	d311      	bcc.n	800a45a <__multiply+0xb6>
 800a436:	9b02      	ldr	r3, [sp, #8]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	dd06      	ble.n	800a44a <__multiply+0xa6>
 800a43c:	9b03      	ldr	r3, [sp, #12]
 800a43e:	3b04      	subs	r3, #4
 800a440:	9303      	str	r3, [sp, #12]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	9300      	str	r3, [sp, #0]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d053      	beq.n	800a4f2 <__multiply+0x14e>
 800a44a:	9b01      	ldr	r3, [sp, #4]
 800a44c:	9a02      	ldr	r2, [sp, #8]
 800a44e:	0018      	movs	r0, r3
 800a450:	611a      	str	r2, [r3, #16]
 800a452:	b009      	add	sp, #36	; 0x24
 800a454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a456:	c304      	stmia	r3!, {r2}
 800a458:	e7cd      	b.n	800a3f6 <__multiply+0x52>
 800a45a:	9b00      	ldr	r3, [sp, #0]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	b298      	uxth	r0, r3
 800a460:	2800      	cmp	r0, #0
 800a462:	d01b      	beq.n	800a49c <__multiply+0xf8>
 800a464:	4667      	mov	r7, ip
 800a466:	2400      	movs	r4, #0
 800a468:	9e06      	ldr	r6, [sp, #24]
 800a46a:	ce02      	ldmia	r6!, {r1}
 800a46c:	683a      	ldr	r2, [r7, #0]
 800a46e:	b28b      	uxth	r3, r1
 800a470:	4343      	muls	r3, r0
 800a472:	b292      	uxth	r2, r2
 800a474:	189b      	adds	r3, r3, r2
 800a476:	191b      	adds	r3, r3, r4
 800a478:	0c0c      	lsrs	r4, r1, #16
 800a47a:	4344      	muls	r4, r0
 800a47c:	683a      	ldr	r2, [r7, #0]
 800a47e:	0c11      	lsrs	r1, r2, #16
 800a480:	1861      	adds	r1, r4, r1
 800a482:	0c1c      	lsrs	r4, r3, #16
 800a484:	1909      	adds	r1, r1, r4
 800a486:	0c0c      	lsrs	r4, r1, #16
 800a488:	b29b      	uxth	r3, r3
 800a48a:	0409      	lsls	r1, r1, #16
 800a48c:	430b      	orrs	r3, r1
 800a48e:	c708      	stmia	r7!, {r3}
 800a490:	9b04      	ldr	r3, [sp, #16]
 800a492:	42b3      	cmp	r3, r6
 800a494:	d8e9      	bhi.n	800a46a <__multiply+0xc6>
 800a496:	4663      	mov	r3, ip
 800a498:	9a05      	ldr	r2, [sp, #20]
 800a49a:	509c      	str	r4, [r3, r2]
 800a49c:	9b00      	ldr	r3, [sp, #0]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	0c1e      	lsrs	r6, r3, #16
 800a4a2:	d020      	beq.n	800a4e6 <__multiply+0x142>
 800a4a4:	4663      	mov	r3, ip
 800a4a6:	002c      	movs	r4, r5
 800a4a8:	4660      	mov	r0, ip
 800a4aa:	2700      	movs	r7, #0
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	3414      	adds	r4, #20
 800a4b0:	6822      	ldr	r2, [r4, #0]
 800a4b2:	b29b      	uxth	r3, r3
 800a4b4:	b291      	uxth	r1, r2
 800a4b6:	4371      	muls	r1, r6
 800a4b8:	6802      	ldr	r2, [r0, #0]
 800a4ba:	0c12      	lsrs	r2, r2, #16
 800a4bc:	1889      	adds	r1, r1, r2
 800a4be:	19cf      	adds	r7, r1, r7
 800a4c0:	0439      	lsls	r1, r7, #16
 800a4c2:	430b      	orrs	r3, r1
 800a4c4:	6003      	str	r3, [r0, #0]
 800a4c6:	cc02      	ldmia	r4!, {r1}
 800a4c8:	6843      	ldr	r3, [r0, #4]
 800a4ca:	0c09      	lsrs	r1, r1, #16
 800a4cc:	4371      	muls	r1, r6
 800a4ce:	b29b      	uxth	r3, r3
 800a4d0:	0c3f      	lsrs	r7, r7, #16
 800a4d2:	18cb      	adds	r3, r1, r3
 800a4d4:	9a04      	ldr	r2, [sp, #16]
 800a4d6:	19db      	adds	r3, r3, r7
 800a4d8:	0c1f      	lsrs	r7, r3, #16
 800a4da:	3004      	adds	r0, #4
 800a4dc:	42a2      	cmp	r2, r4
 800a4de:	d8e7      	bhi.n	800a4b0 <__multiply+0x10c>
 800a4e0:	4662      	mov	r2, ip
 800a4e2:	9905      	ldr	r1, [sp, #20]
 800a4e4:	5053      	str	r3, [r2, r1]
 800a4e6:	9b00      	ldr	r3, [sp, #0]
 800a4e8:	3304      	adds	r3, #4
 800a4ea:	9300      	str	r3, [sp, #0]
 800a4ec:	2304      	movs	r3, #4
 800a4ee:	449c      	add	ip, r3
 800a4f0:	e79d      	b.n	800a42e <__multiply+0x8a>
 800a4f2:	9b02      	ldr	r3, [sp, #8]
 800a4f4:	3b01      	subs	r3, #1
 800a4f6:	9302      	str	r3, [sp, #8]
 800a4f8:	e79d      	b.n	800a436 <__multiply+0x92>
 800a4fa:	46c0      	nop			; (mov r8, r8)
 800a4fc:	0800c690 	.word	0x0800c690
 800a500:	0800c71c 	.word	0x0800c71c

0800a504 <__pow5mult>:
 800a504:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a506:	2303      	movs	r3, #3
 800a508:	0015      	movs	r5, r2
 800a50a:	0007      	movs	r7, r0
 800a50c:	000e      	movs	r6, r1
 800a50e:	401a      	ands	r2, r3
 800a510:	421d      	tst	r5, r3
 800a512:	d008      	beq.n	800a526 <__pow5mult+0x22>
 800a514:	4925      	ldr	r1, [pc, #148]	; (800a5ac <__pow5mult+0xa8>)
 800a516:	3a01      	subs	r2, #1
 800a518:	0092      	lsls	r2, r2, #2
 800a51a:	5852      	ldr	r2, [r2, r1]
 800a51c:	2300      	movs	r3, #0
 800a51e:	0031      	movs	r1, r6
 800a520:	f7ff fe52 	bl	800a1c8 <__multadd>
 800a524:	0006      	movs	r6, r0
 800a526:	10ad      	asrs	r5, r5, #2
 800a528:	d03d      	beq.n	800a5a6 <__pow5mult+0xa2>
 800a52a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800a52c:	2c00      	cmp	r4, #0
 800a52e:	d10f      	bne.n	800a550 <__pow5mult+0x4c>
 800a530:	2010      	movs	r0, #16
 800a532:	f7fc fc45 	bl	8006dc0 <malloc>
 800a536:	1e02      	subs	r2, r0, #0
 800a538:	6278      	str	r0, [r7, #36]	; 0x24
 800a53a:	d105      	bne.n	800a548 <__pow5mult+0x44>
 800a53c:	21d7      	movs	r1, #215	; 0xd7
 800a53e:	4b1c      	ldr	r3, [pc, #112]	; (800a5b0 <__pow5mult+0xac>)
 800a540:	481c      	ldr	r0, [pc, #112]	; (800a5b4 <__pow5mult+0xb0>)
 800a542:	0049      	lsls	r1, r1, #1
 800a544:	f001 f8ae 	bl	800b6a4 <__assert_func>
 800a548:	6044      	str	r4, [r0, #4]
 800a54a:	6084      	str	r4, [r0, #8]
 800a54c:	6004      	str	r4, [r0, #0]
 800a54e:	60c4      	str	r4, [r0, #12]
 800a550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a552:	689c      	ldr	r4, [r3, #8]
 800a554:	9301      	str	r3, [sp, #4]
 800a556:	2c00      	cmp	r4, #0
 800a558:	d108      	bne.n	800a56c <__pow5mult+0x68>
 800a55a:	0038      	movs	r0, r7
 800a55c:	4916      	ldr	r1, [pc, #88]	; (800a5b8 <__pow5mult+0xb4>)
 800a55e:	f7ff ff0b 	bl	800a378 <__i2b>
 800a562:	9b01      	ldr	r3, [sp, #4]
 800a564:	0004      	movs	r4, r0
 800a566:	6098      	str	r0, [r3, #8]
 800a568:	2300      	movs	r3, #0
 800a56a:	6003      	str	r3, [r0, #0]
 800a56c:	2301      	movs	r3, #1
 800a56e:	421d      	tst	r5, r3
 800a570:	d00a      	beq.n	800a588 <__pow5mult+0x84>
 800a572:	0031      	movs	r1, r6
 800a574:	0022      	movs	r2, r4
 800a576:	0038      	movs	r0, r7
 800a578:	f7ff ff14 	bl	800a3a4 <__multiply>
 800a57c:	0031      	movs	r1, r6
 800a57e:	9001      	str	r0, [sp, #4]
 800a580:	0038      	movs	r0, r7
 800a582:	f7ff fdfd 	bl	800a180 <_Bfree>
 800a586:	9e01      	ldr	r6, [sp, #4]
 800a588:	106d      	asrs	r5, r5, #1
 800a58a:	d00c      	beq.n	800a5a6 <__pow5mult+0xa2>
 800a58c:	6820      	ldr	r0, [r4, #0]
 800a58e:	2800      	cmp	r0, #0
 800a590:	d107      	bne.n	800a5a2 <__pow5mult+0x9e>
 800a592:	0022      	movs	r2, r4
 800a594:	0021      	movs	r1, r4
 800a596:	0038      	movs	r0, r7
 800a598:	f7ff ff04 	bl	800a3a4 <__multiply>
 800a59c:	2300      	movs	r3, #0
 800a59e:	6020      	str	r0, [r4, #0]
 800a5a0:	6003      	str	r3, [r0, #0]
 800a5a2:	0004      	movs	r4, r0
 800a5a4:	e7e2      	b.n	800a56c <__pow5mult+0x68>
 800a5a6:	0030      	movs	r0, r6
 800a5a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a5aa:	46c0      	nop			; (mov r8, r8)
 800a5ac:	0800c868 	.word	0x0800c868
 800a5b0:	0800c61e 	.word	0x0800c61e
 800a5b4:	0800c71c 	.word	0x0800c71c
 800a5b8:	00000271 	.word	0x00000271

0800a5bc <__lshift>:
 800a5bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5be:	000c      	movs	r4, r1
 800a5c0:	0017      	movs	r7, r2
 800a5c2:	6923      	ldr	r3, [r4, #16]
 800a5c4:	1155      	asrs	r5, r2, #5
 800a5c6:	b087      	sub	sp, #28
 800a5c8:	18eb      	adds	r3, r5, r3
 800a5ca:	9302      	str	r3, [sp, #8]
 800a5cc:	3301      	adds	r3, #1
 800a5ce:	9301      	str	r3, [sp, #4]
 800a5d0:	6849      	ldr	r1, [r1, #4]
 800a5d2:	68a3      	ldr	r3, [r4, #8]
 800a5d4:	9004      	str	r0, [sp, #16]
 800a5d6:	9a01      	ldr	r2, [sp, #4]
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	db10      	blt.n	800a5fe <__lshift+0x42>
 800a5dc:	9804      	ldr	r0, [sp, #16]
 800a5de:	f7ff fd8b 	bl	800a0f8 <_Balloc>
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	0002      	movs	r2, r0
 800a5e6:	0006      	movs	r6, r0
 800a5e8:	0019      	movs	r1, r3
 800a5ea:	3214      	adds	r2, #20
 800a5ec:	4298      	cmp	r0, r3
 800a5ee:	d10c      	bne.n	800a60a <__lshift+0x4e>
 800a5f0:	21da      	movs	r1, #218	; 0xda
 800a5f2:	0002      	movs	r2, r0
 800a5f4:	4b26      	ldr	r3, [pc, #152]	; (800a690 <__lshift+0xd4>)
 800a5f6:	4827      	ldr	r0, [pc, #156]	; (800a694 <__lshift+0xd8>)
 800a5f8:	31ff      	adds	r1, #255	; 0xff
 800a5fa:	f001 f853 	bl	800b6a4 <__assert_func>
 800a5fe:	3101      	adds	r1, #1
 800a600:	005b      	lsls	r3, r3, #1
 800a602:	e7e8      	b.n	800a5d6 <__lshift+0x1a>
 800a604:	0098      	lsls	r0, r3, #2
 800a606:	5011      	str	r1, [r2, r0]
 800a608:	3301      	adds	r3, #1
 800a60a:	42ab      	cmp	r3, r5
 800a60c:	dbfa      	blt.n	800a604 <__lshift+0x48>
 800a60e:	43eb      	mvns	r3, r5
 800a610:	17db      	asrs	r3, r3, #31
 800a612:	401d      	ands	r5, r3
 800a614:	211f      	movs	r1, #31
 800a616:	0023      	movs	r3, r4
 800a618:	0038      	movs	r0, r7
 800a61a:	00ad      	lsls	r5, r5, #2
 800a61c:	1955      	adds	r5, r2, r5
 800a61e:	6922      	ldr	r2, [r4, #16]
 800a620:	3314      	adds	r3, #20
 800a622:	0092      	lsls	r2, r2, #2
 800a624:	4008      	ands	r0, r1
 800a626:	4684      	mov	ip, r0
 800a628:	189a      	adds	r2, r3, r2
 800a62a:	420f      	tst	r7, r1
 800a62c:	d02a      	beq.n	800a684 <__lshift+0xc8>
 800a62e:	3101      	adds	r1, #1
 800a630:	1a09      	subs	r1, r1, r0
 800a632:	9105      	str	r1, [sp, #20]
 800a634:	2100      	movs	r1, #0
 800a636:	9503      	str	r5, [sp, #12]
 800a638:	4667      	mov	r7, ip
 800a63a:	6818      	ldr	r0, [r3, #0]
 800a63c:	40b8      	lsls	r0, r7
 800a63e:	4301      	orrs	r1, r0
 800a640:	9803      	ldr	r0, [sp, #12]
 800a642:	c002      	stmia	r0!, {r1}
 800a644:	cb02      	ldmia	r3!, {r1}
 800a646:	9003      	str	r0, [sp, #12]
 800a648:	9805      	ldr	r0, [sp, #20]
 800a64a:	40c1      	lsrs	r1, r0
 800a64c:	429a      	cmp	r2, r3
 800a64e:	d8f3      	bhi.n	800a638 <__lshift+0x7c>
 800a650:	0020      	movs	r0, r4
 800a652:	3015      	adds	r0, #21
 800a654:	2304      	movs	r3, #4
 800a656:	4282      	cmp	r2, r0
 800a658:	d304      	bcc.n	800a664 <__lshift+0xa8>
 800a65a:	1b13      	subs	r3, r2, r4
 800a65c:	3b15      	subs	r3, #21
 800a65e:	089b      	lsrs	r3, r3, #2
 800a660:	3301      	adds	r3, #1
 800a662:	009b      	lsls	r3, r3, #2
 800a664:	50e9      	str	r1, [r5, r3]
 800a666:	2900      	cmp	r1, #0
 800a668:	d002      	beq.n	800a670 <__lshift+0xb4>
 800a66a:	9b02      	ldr	r3, [sp, #8]
 800a66c:	3302      	adds	r3, #2
 800a66e:	9301      	str	r3, [sp, #4]
 800a670:	9b01      	ldr	r3, [sp, #4]
 800a672:	9804      	ldr	r0, [sp, #16]
 800a674:	3b01      	subs	r3, #1
 800a676:	0021      	movs	r1, r4
 800a678:	6133      	str	r3, [r6, #16]
 800a67a:	f7ff fd81 	bl	800a180 <_Bfree>
 800a67e:	0030      	movs	r0, r6
 800a680:	b007      	add	sp, #28
 800a682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a684:	cb02      	ldmia	r3!, {r1}
 800a686:	c502      	stmia	r5!, {r1}
 800a688:	429a      	cmp	r2, r3
 800a68a:	d8fb      	bhi.n	800a684 <__lshift+0xc8>
 800a68c:	e7f0      	b.n	800a670 <__lshift+0xb4>
 800a68e:	46c0      	nop			; (mov r8, r8)
 800a690:	0800c690 	.word	0x0800c690
 800a694:	0800c71c 	.word	0x0800c71c

0800a698 <__mcmp>:
 800a698:	6902      	ldr	r2, [r0, #16]
 800a69a:	690b      	ldr	r3, [r1, #16]
 800a69c:	b530      	push	{r4, r5, lr}
 800a69e:	0004      	movs	r4, r0
 800a6a0:	1ad0      	subs	r0, r2, r3
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d10d      	bne.n	800a6c2 <__mcmp+0x2a>
 800a6a6:	009b      	lsls	r3, r3, #2
 800a6a8:	3414      	adds	r4, #20
 800a6aa:	3114      	adds	r1, #20
 800a6ac:	18e2      	adds	r2, r4, r3
 800a6ae:	18c9      	adds	r1, r1, r3
 800a6b0:	3a04      	subs	r2, #4
 800a6b2:	3904      	subs	r1, #4
 800a6b4:	6815      	ldr	r5, [r2, #0]
 800a6b6:	680b      	ldr	r3, [r1, #0]
 800a6b8:	429d      	cmp	r5, r3
 800a6ba:	d003      	beq.n	800a6c4 <__mcmp+0x2c>
 800a6bc:	2001      	movs	r0, #1
 800a6be:	429d      	cmp	r5, r3
 800a6c0:	d303      	bcc.n	800a6ca <__mcmp+0x32>
 800a6c2:	bd30      	pop	{r4, r5, pc}
 800a6c4:	4294      	cmp	r4, r2
 800a6c6:	d3f3      	bcc.n	800a6b0 <__mcmp+0x18>
 800a6c8:	e7fb      	b.n	800a6c2 <__mcmp+0x2a>
 800a6ca:	4240      	negs	r0, r0
 800a6cc:	e7f9      	b.n	800a6c2 <__mcmp+0x2a>
	...

0800a6d0 <__mdiff>:
 800a6d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6d2:	000e      	movs	r6, r1
 800a6d4:	0007      	movs	r7, r0
 800a6d6:	0011      	movs	r1, r2
 800a6d8:	0030      	movs	r0, r6
 800a6da:	b087      	sub	sp, #28
 800a6dc:	0014      	movs	r4, r2
 800a6de:	f7ff ffdb 	bl	800a698 <__mcmp>
 800a6e2:	1e05      	subs	r5, r0, #0
 800a6e4:	d110      	bne.n	800a708 <__mdiff+0x38>
 800a6e6:	0001      	movs	r1, r0
 800a6e8:	0038      	movs	r0, r7
 800a6ea:	f7ff fd05 	bl	800a0f8 <_Balloc>
 800a6ee:	1e02      	subs	r2, r0, #0
 800a6f0:	d104      	bne.n	800a6fc <__mdiff+0x2c>
 800a6f2:	4b40      	ldr	r3, [pc, #256]	; (800a7f4 <__mdiff+0x124>)
 800a6f4:	4940      	ldr	r1, [pc, #256]	; (800a7f8 <__mdiff+0x128>)
 800a6f6:	4841      	ldr	r0, [pc, #260]	; (800a7fc <__mdiff+0x12c>)
 800a6f8:	f000 ffd4 	bl	800b6a4 <__assert_func>
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	6145      	str	r5, [r0, #20]
 800a700:	6103      	str	r3, [r0, #16]
 800a702:	0010      	movs	r0, r2
 800a704:	b007      	add	sp, #28
 800a706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a708:	2301      	movs	r3, #1
 800a70a:	9301      	str	r3, [sp, #4]
 800a70c:	2800      	cmp	r0, #0
 800a70e:	db04      	blt.n	800a71a <__mdiff+0x4a>
 800a710:	0023      	movs	r3, r4
 800a712:	0034      	movs	r4, r6
 800a714:	001e      	movs	r6, r3
 800a716:	2300      	movs	r3, #0
 800a718:	9301      	str	r3, [sp, #4]
 800a71a:	0038      	movs	r0, r7
 800a71c:	6861      	ldr	r1, [r4, #4]
 800a71e:	f7ff fceb 	bl	800a0f8 <_Balloc>
 800a722:	1e02      	subs	r2, r0, #0
 800a724:	d103      	bne.n	800a72e <__mdiff+0x5e>
 800a726:	2190      	movs	r1, #144	; 0x90
 800a728:	4b32      	ldr	r3, [pc, #200]	; (800a7f4 <__mdiff+0x124>)
 800a72a:	0089      	lsls	r1, r1, #2
 800a72c:	e7e3      	b.n	800a6f6 <__mdiff+0x26>
 800a72e:	9b01      	ldr	r3, [sp, #4]
 800a730:	2700      	movs	r7, #0
 800a732:	60c3      	str	r3, [r0, #12]
 800a734:	6920      	ldr	r0, [r4, #16]
 800a736:	3414      	adds	r4, #20
 800a738:	9401      	str	r4, [sp, #4]
 800a73a:	9b01      	ldr	r3, [sp, #4]
 800a73c:	0084      	lsls	r4, r0, #2
 800a73e:	191b      	adds	r3, r3, r4
 800a740:	0034      	movs	r4, r6
 800a742:	9302      	str	r3, [sp, #8]
 800a744:	6933      	ldr	r3, [r6, #16]
 800a746:	3414      	adds	r4, #20
 800a748:	0099      	lsls	r1, r3, #2
 800a74a:	1863      	adds	r3, r4, r1
 800a74c:	9303      	str	r3, [sp, #12]
 800a74e:	0013      	movs	r3, r2
 800a750:	3314      	adds	r3, #20
 800a752:	469c      	mov	ip, r3
 800a754:	9305      	str	r3, [sp, #20]
 800a756:	9b01      	ldr	r3, [sp, #4]
 800a758:	9304      	str	r3, [sp, #16]
 800a75a:	9b04      	ldr	r3, [sp, #16]
 800a75c:	cc02      	ldmia	r4!, {r1}
 800a75e:	cb20      	ldmia	r3!, {r5}
 800a760:	9304      	str	r3, [sp, #16]
 800a762:	b2ab      	uxth	r3, r5
 800a764:	19df      	adds	r7, r3, r7
 800a766:	b28b      	uxth	r3, r1
 800a768:	1afb      	subs	r3, r7, r3
 800a76a:	0c09      	lsrs	r1, r1, #16
 800a76c:	0c2d      	lsrs	r5, r5, #16
 800a76e:	1a6d      	subs	r5, r5, r1
 800a770:	1419      	asrs	r1, r3, #16
 800a772:	186d      	adds	r5, r5, r1
 800a774:	4661      	mov	r1, ip
 800a776:	142f      	asrs	r7, r5, #16
 800a778:	b29b      	uxth	r3, r3
 800a77a:	042d      	lsls	r5, r5, #16
 800a77c:	432b      	orrs	r3, r5
 800a77e:	c108      	stmia	r1!, {r3}
 800a780:	9b03      	ldr	r3, [sp, #12]
 800a782:	468c      	mov	ip, r1
 800a784:	42a3      	cmp	r3, r4
 800a786:	d8e8      	bhi.n	800a75a <__mdiff+0x8a>
 800a788:	0031      	movs	r1, r6
 800a78a:	9c03      	ldr	r4, [sp, #12]
 800a78c:	3115      	adds	r1, #21
 800a78e:	2304      	movs	r3, #4
 800a790:	428c      	cmp	r4, r1
 800a792:	d304      	bcc.n	800a79e <__mdiff+0xce>
 800a794:	1ba3      	subs	r3, r4, r6
 800a796:	3b15      	subs	r3, #21
 800a798:	089b      	lsrs	r3, r3, #2
 800a79a:	3301      	adds	r3, #1
 800a79c:	009b      	lsls	r3, r3, #2
 800a79e:	9901      	ldr	r1, [sp, #4]
 800a7a0:	18cc      	adds	r4, r1, r3
 800a7a2:	9905      	ldr	r1, [sp, #20]
 800a7a4:	0026      	movs	r6, r4
 800a7a6:	18cb      	adds	r3, r1, r3
 800a7a8:	469c      	mov	ip, r3
 800a7aa:	9902      	ldr	r1, [sp, #8]
 800a7ac:	428e      	cmp	r6, r1
 800a7ae:	d310      	bcc.n	800a7d2 <__mdiff+0x102>
 800a7b0:	9e02      	ldr	r6, [sp, #8]
 800a7b2:	1ee1      	subs	r1, r4, #3
 800a7b4:	2500      	movs	r5, #0
 800a7b6:	428e      	cmp	r6, r1
 800a7b8:	d304      	bcc.n	800a7c4 <__mdiff+0xf4>
 800a7ba:	0031      	movs	r1, r6
 800a7bc:	3103      	adds	r1, #3
 800a7be:	1b0c      	subs	r4, r1, r4
 800a7c0:	08a4      	lsrs	r4, r4, #2
 800a7c2:	00a5      	lsls	r5, r4, #2
 800a7c4:	195b      	adds	r3, r3, r5
 800a7c6:	3b04      	subs	r3, #4
 800a7c8:	6819      	ldr	r1, [r3, #0]
 800a7ca:	2900      	cmp	r1, #0
 800a7cc:	d00f      	beq.n	800a7ee <__mdiff+0x11e>
 800a7ce:	6110      	str	r0, [r2, #16]
 800a7d0:	e797      	b.n	800a702 <__mdiff+0x32>
 800a7d2:	ce02      	ldmia	r6!, {r1}
 800a7d4:	b28d      	uxth	r5, r1
 800a7d6:	19ed      	adds	r5, r5, r7
 800a7d8:	0c0f      	lsrs	r7, r1, #16
 800a7da:	1429      	asrs	r1, r5, #16
 800a7dc:	1879      	adds	r1, r7, r1
 800a7de:	140f      	asrs	r7, r1, #16
 800a7e0:	b2ad      	uxth	r5, r5
 800a7e2:	0409      	lsls	r1, r1, #16
 800a7e4:	430d      	orrs	r5, r1
 800a7e6:	4661      	mov	r1, ip
 800a7e8:	c120      	stmia	r1!, {r5}
 800a7ea:	468c      	mov	ip, r1
 800a7ec:	e7dd      	b.n	800a7aa <__mdiff+0xda>
 800a7ee:	3801      	subs	r0, #1
 800a7f0:	e7e9      	b.n	800a7c6 <__mdiff+0xf6>
 800a7f2:	46c0      	nop			; (mov r8, r8)
 800a7f4:	0800c690 	.word	0x0800c690
 800a7f8:	00000232 	.word	0x00000232
 800a7fc:	0800c71c 	.word	0x0800c71c

0800a800 <__ulp>:
 800a800:	4b0f      	ldr	r3, [pc, #60]	; (800a840 <__ulp+0x40>)
 800a802:	4019      	ands	r1, r3
 800a804:	4b0f      	ldr	r3, [pc, #60]	; (800a844 <__ulp+0x44>)
 800a806:	18c9      	adds	r1, r1, r3
 800a808:	2900      	cmp	r1, #0
 800a80a:	dd04      	ble.n	800a816 <__ulp+0x16>
 800a80c:	2200      	movs	r2, #0
 800a80e:	000b      	movs	r3, r1
 800a810:	0010      	movs	r0, r2
 800a812:	0019      	movs	r1, r3
 800a814:	4770      	bx	lr
 800a816:	4249      	negs	r1, r1
 800a818:	2200      	movs	r2, #0
 800a81a:	2300      	movs	r3, #0
 800a81c:	1509      	asrs	r1, r1, #20
 800a81e:	2913      	cmp	r1, #19
 800a820:	dc04      	bgt.n	800a82c <__ulp+0x2c>
 800a822:	2080      	movs	r0, #128	; 0x80
 800a824:	0300      	lsls	r0, r0, #12
 800a826:	4108      	asrs	r0, r1
 800a828:	0003      	movs	r3, r0
 800a82a:	e7f1      	b.n	800a810 <__ulp+0x10>
 800a82c:	3914      	subs	r1, #20
 800a82e:	2001      	movs	r0, #1
 800a830:	291e      	cmp	r1, #30
 800a832:	dc02      	bgt.n	800a83a <__ulp+0x3a>
 800a834:	2080      	movs	r0, #128	; 0x80
 800a836:	0600      	lsls	r0, r0, #24
 800a838:	40c8      	lsrs	r0, r1
 800a83a:	0002      	movs	r2, r0
 800a83c:	e7e8      	b.n	800a810 <__ulp+0x10>
 800a83e:	46c0      	nop			; (mov r8, r8)
 800a840:	7ff00000 	.word	0x7ff00000
 800a844:	fcc00000 	.word	0xfcc00000

0800a848 <__b2d>:
 800a848:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a84a:	0006      	movs	r6, r0
 800a84c:	6903      	ldr	r3, [r0, #16]
 800a84e:	3614      	adds	r6, #20
 800a850:	009b      	lsls	r3, r3, #2
 800a852:	18f3      	adds	r3, r6, r3
 800a854:	1f1d      	subs	r5, r3, #4
 800a856:	682c      	ldr	r4, [r5, #0]
 800a858:	000f      	movs	r7, r1
 800a85a:	0020      	movs	r0, r4
 800a85c:	9301      	str	r3, [sp, #4]
 800a85e:	f7ff fd43 	bl	800a2e8 <__hi0bits>
 800a862:	2320      	movs	r3, #32
 800a864:	1a1b      	subs	r3, r3, r0
 800a866:	491f      	ldr	r1, [pc, #124]	; (800a8e4 <__b2d+0x9c>)
 800a868:	603b      	str	r3, [r7, #0]
 800a86a:	280a      	cmp	r0, #10
 800a86c:	dc16      	bgt.n	800a89c <__b2d+0x54>
 800a86e:	230b      	movs	r3, #11
 800a870:	0027      	movs	r7, r4
 800a872:	1a1b      	subs	r3, r3, r0
 800a874:	40df      	lsrs	r7, r3
 800a876:	4339      	orrs	r1, r7
 800a878:	469c      	mov	ip, r3
 800a87a:	000b      	movs	r3, r1
 800a87c:	2100      	movs	r1, #0
 800a87e:	42ae      	cmp	r6, r5
 800a880:	d202      	bcs.n	800a888 <__b2d+0x40>
 800a882:	9901      	ldr	r1, [sp, #4]
 800a884:	3908      	subs	r1, #8
 800a886:	6809      	ldr	r1, [r1, #0]
 800a888:	3015      	adds	r0, #21
 800a88a:	4084      	lsls	r4, r0
 800a88c:	4660      	mov	r0, ip
 800a88e:	40c1      	lsrs	r1, r0
 800a890:	430c      	orrs	r4, r1
 800a892:	0022      	movs	r2, r4
 800a894:	0010      	movs	r0, r2
 800a896:	0019      	movs	r1, r3
 800a898:	b003      	add	sp, #12
 800a89a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a89c:	2700      	movs	r7, #0
 800a89e:	42ae      	cmp	r6, r5
 800a8a0:	d202      	bcs.n	800a8a8 <__b2d+0x60>
 800a8a2:	9d01      	ldr	r5, [sp, #4]
 800a8a4:	3d08      	subs	r5, #8
 800a8a6:	682f      	ldr	r7, [r5, #0]
 800a8a8:	230b      	movs	r3, #11
 800a8aa:	425b      	negs	r3, r3
 800a8ac:	469c      	mov	ip, r3
 800a8ae:	4484      	add	ip, r0
 800a8b0:	280b      	cmp	r0, #11
 800a8b2:	d013      	beq.n	800a8dc <__b2d+0x94>
 800a8b4:	4663      	mov	r3, ip
 800a8b6:	2020      	movs	r0, #32
 800a8b8:	409c      	lsls	r4, r3
 800a8ba:	1ac0      	subs	r0, r0, r3
 800a8bc:	003b      	movs	r3, r7
 800a8be:	40c3      	lsrs	r3, r0
 800a8c0:	431c      	orrs	r4, r3
 800a8c2:	4321      	orrs	r1, r4
 800a8c4:	000b      	movs	r3, r1
 800a8c6:	2100      	movs	r1, #0
 800a8c8:	42b5      	cmp	r5, r6
 800a8ca:	d901      	bls.n	800a8d0 <__b2d+0x88>
 800a8cc:	3d04      	subs	r5, #4
 800a8ce:	6829      	ldr	r1, [r5, #0]
 800a8d0:	4664      	mov	r4, ip
 800a8d2:	40c1      	lsrs	r1, r0
 800a8d4:	40a7      	lsls	r7, r4
 800a8d6:	430f      	orrs	r7, r1
 800a8d8:	003a      	movs	r2, r7
 800a8da:	e7db      	b.n	800a894 <__b2d+0x4c>
 800a8dc:	4321      	orrs	r1, r4
 800a8de:	000b      	movs	r3, r1
 800a8e0:	e7fa      	b.n	800a8d8 <__b2d+0x90>
 800a8e2:	46c0      	nop			; (mov r8, r8)
 800a8e4:	3ff00000 	.word	0x3ff00000

0800a8e8 <__d2b>:
 800a8e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8ea:	2101      	movs	r1, #1
 800a8ec:	0014      	movs	r4, r2
 800a8ee:	001e      	movs	r6, r3
 800a8f0:	9f08      	ldr	r7, [sp, #32]
 800a8f2:	f7ff fc01 	bl	800a0f8 <_Balloc>
 800a8f6:	1e05      	subs	r5, r0, #0
 800a8f8:	d105      	bne.n	800a906 <__d2b+0x1e>
 800a8fa:	0002      	movs	r2, r0
 800a8fc:	4b26      	ldr	r3, [pc, #152]	; (800a998 <__d2b+0xb0>)
 800a8fe:	4927      	ldr	r1, [pc, #156]	; (800a99c <__d2b+0xb4>)
 800a900:	4827      	ldr	r0, [pc, #156]	; (800a9a0 <__d2b+0xb8>)
 800a902:	f000 fecf 	bl	800b6a4 <__assert_func>
 800a906:	0333      	lsls	r3, r6, #12
 800a908:	0076      	lsls	r6, r6, #1
 800a90a:	0b1b      	lsrs	r3, r3, #12
 800a90c:	0d76      	lsrs	r6, r6, #21
 800a90e:	d124      	bne.n	800a95a <__d2b+0x72>
 800a910:	9301      	str	r3, [sp, #4]
 800a912:	2c00      	cmp	r4, #0
 800a914:	d027      	beq.n	800a966 <__d2b+0x7e>
 800a916:	4668      	mov	r0, sp
 800a918:	9400      	str	r4, [sp, #0]
 800a91a:	f7ff fcff 	bl	800a31c <__lo0bits>
 800a91e:	9c00      	ldr	r4, [sp, #0]
 800a920:	2800      	cmp	r0, #0
 800a922:	d01e      	beq.n	800a962 <__d2b+0x7a>
 800a924:	9b01      	ldr	r3, [sp, #4]
 800a926:	2120      	movs	r1, #32
 800a928:	001a      	movs	r2, r3
 800a92a:	1a09      	subs	r1, r1, r0
 800a92c:	408a      	lsls	r2, r1
 800a92e:	40c3      	lsrs	r3, r0
 800a930:	4322      	orrs	r2, r4
 800a932:	616a      	str	r2, [r5, #20]
 800a934:	9301      	str	r3, [sp, #4]
 800a936:	9c01      	ldr	r4, [sp, #4]
 800a938:	61ac      	str	r4, [r5, #24]
 800a93a:	1e63      	subs	r3, r4, #1
 800a93c:	419c      	sbcs	r4, r3
 800a93e:	3401      	adds	r4, #1
 800a940:	612c      	str	r4, [r5, #16]
 800a942:	2e00      	cmp	r6, #0
 800a944:	d018      	beq.n	800a978 <__d2b+0x90>
 800a946:	4b17      	ldr	r3, [pc, #92]	; (800a9a4 <__d2b+0xbc>)
 800a948:	18f6      	adds	r6, r6, r3
 800a94a:	2335      	movs	r3, #53	; 0x35
 800a94c:	1836      	adds	r6, r6, r0
 800a94e:	1a18      	subs	r0, r3, r0
 800a950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a952:	603e      	str	r6, [r7, #0]
 800a954:	6018      	str	r0, [r3, #0]
 800a956:	0028      	movs	r0, r5
 800a958:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a95a:	2280      	movs	r2, #128	; 0x80
 800a95c:	0352      	lsls	r2, r2, #13
 800a95e:	4313      	orrs	r3, r2
 800a960:	e7d6      	b.n	800a910 <__d2b+0x28>
 800a962:	616c      	str	r4, [r5, #20]
 800a964:	e7e7      	b.n	800a936 <__d2b+0x4e>
 800a966:	a801      	add	r0, sp, #4
 800a968:	f7ff fcd8 	bl	800a31c <__lo0bits>
 800a96c:	2401      	movs	r4, #1
 800a96e:	9b01      	ldr	r3, [sp, #4]
 800a970:	612c      	str	r4, [r5, #16]
 800a972:	616b      	str	r3, [r5, #20]
 800a974:	3020      	adds	r0, #32
 800a976:	e7e4      	b.n	800a942 <__d2b+0x5a>
 800a978:	4b0b      	ldr	r3, [pc, #44]	; (800a9a8 <__d2b+0xc0>)
 800a97a:	18c0      	adds	r0, r0, r3
 800a97c:	4b0b      	ldr	r3, [pc, #44]	; (800a9ac <__d2b+0xc4>)
 800a97e:	6038      	str	r0, [r7, #0]
 800a980:	18e3      	adds	r3, r4, r3
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	18eb      	adds	r3, r5, r3
 800a986:	6958      	ldr	r0, [r3, #20]
 800a988:	f7ff fcae 	bl	800a2e8 <__hi0bits>
 800a98c:	0164      	lsls	r4, r4, #5
 800a98e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a990:	1a24      	subs	r4, r4, r0
 800a992:	601c      	str	r4, [r3, #0]
 800a994:	e7df      	b.n	800a956 <__d2b+0x6e>
 800a996:	46c0      	nop			; (mov r8, r8)
 800a998:	0800c690 	.word	0x0800c690
 800a99c:	0000030a 	.word	0x0000030a
 800a9a0:	0800c71c 	.word	0x0800c71c
 800a9a4:	fffffbcd 	.word	0xfffffbcd
 800a9a8:	fffffbce 	.word	0xfffffbce
 800a9ac:	3fffffff 	.word	0x3fffffff

0800a9b0 <__ratio>:
 800a9b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9b2:	b087      	sub	sp, #28
 800a9b4:	000f      	movs	r7, r1
 800a9b6:	a904      	add	r1, sp, #16
 800a9b8:	0006      	movs	r6, r0
 800a9ba:	f7ff ff45 	bl	800a848 <__b2d>
 800a9be:	9000      	str	r0, [sp, #0]
 800a9c0:	9101      	str	r1, [sp, #4]
 800a9c2:	9c00      	ldr	r4, [sp, #0]
 800a9c4:	9d01      	ldr	r5, [sp, #4]
 800a9c6:	0038      	movs	r0, r7
 800a9c8:	a905      	add	r1, sp, #20
 800a9ca:	f7ff ff3d 	bl	800a848 <__b2d>
 800a9ce:	9002      	str	r0, [sp, #8]
 800a9d0:	9103      	str	r1, [sp, #12]
 800a9d2:	9a02      	ldr	r2, [sp, #8]
 800a9d4:	9b03      	ldr	r3, [sp, #12]
 800a9d6:	6931      	ldr	r1, [r6, #16]
 800a9d8:	6938      	ldr	r0, [r7, #16]
 800a9da:	9e05      	ldr	r6, [sp, #20]
 800a9dc:	1a08      	subs	r0, r1, r0
 800a9de:	9904      	ldr	r1, [sp, #16]
 800a9e0:	0140      	lsls	r0, r0, #5
 800a9e2:	1b89      	subs	r1, r1, r6
 800a9e4:	1841      	adds	r1, r0, r1
 800a9e6:	0508      	lsls	r0, r1, #20
 800a9e8:	2900      	cmp	r1, #0
 800a9ea:	dd07      	ble.n	800a9fc <__ratio+0x4c>
 800a9ec:	9901      	ldr	r1, [sp, #4]
 800a9ee:	1845      	adds	r5, r0, r1
 800a9f0:	0020      	movs	r0, r4
 800a9f2:	0029      	movs	r1, r5
 800a9f4:	f7f6 fec6 	bl	8001784 <__aeabi_ddiv>
 800a9f8:	b007      	add	sp, #28
 800a9fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9fc:	9903      	ldr	r1, [sp, #12]
 800a9fe:	1a0b      	subs	r3, r1, r0
 800aa00:	e7f6      	b.n	800a9f0 <__ratio+0x40>

0800aa02 <__copybits>:
 800aa02:	b570      	push	{r4, r5, r6, lr}
 800aa04:	0014      	movs	r4, r2
 800aa06:	0005      	movs	r5, r0
 800aa08:	3901      	subs	r1, #1
 800aa0a:	6913      	ldr	r3, [r2, #16]
 800aa0c:	1149      	asrs	r1, r1, #5
 800aa0e:	3101      	adds	r1, #1
 800aa10:	0089      	lsls	r1, r1, #2
 800aa12:	3414      	adds	r4, #20
 800aa14:	009b      	lsls	r3, r3, #2
 800aa16:	1841      	adds	r1, r0, r1
 800aa18:	18e3      	adds	r3, r4, r3
 800aa1a:	42a3      	cmp	r3, r4
 800aa1c:	d80d      	bhi.n	800aa3a <__copybits+0x38>
 800aa1e:	0014      	movs	r4, r2
 800aa20:	3411      	adds	r4, #17
 800aa22:	2500      	movs	r5, #0
 800aa24:	429c      	cmp	r4, r3
 800aa26:	d803      	bhi.n	800aa30 <__copybits+0x2e>
 800aa28:	1a9b      	subs	r3, r3, r2
 800aa2a:	3b11      	subs	r3, #17
 800aa2c:	089b      	lsrs	r3, r3, #2
 800aa2e:	009d      	lsls	r5, r3, #2
 800aa30:	2300      	movs	r3, #0
 800aa32:	1940      	adds	r0, r0, r5
 800aa34:	4281      	cmp	r1, r0
 800aa36:	d803      	bhi.n	800aa40 <__copybits+0x3e>
 800aa38:	bd70      	pop	{r4, r5, r6, pc}
 800aa3a:	cc40      	ldmia	r4!, {r6}
 800aa3c:	c540      	stmia	r5!, {r6}
 800aa3e:	e7ec      	b.n	800aa1a <__copybits+0x18>
 800aa40:	c008      	stmia	r0!, {r3}
 800aa42:	e7f7      	b.n	800aa34 <__copybits+0x32>

0800aa44 <__any_on>:
 800aa44:	0002      	movs	r2, r0
 800aa46:	6900      	ldr	r0, [r0, #16]
 800aa48:	b510      	push	{r4, lr}
 800aa4a:	3214      	adds	r2, #20
 800aa4c:	114b      	asrs	r3, r1, #5
 800aa4e:	4298      	cmp	r0, r3
 800aa50:	db13      	blt.n	800aa7a <__any_on+0x36>
 800aa52:	dd0c      	ble.n	800aa6e <__any_on+0x2a>
 800aa54:	241f      	movs	r4, #31
 800aa56:	0008      	movs	r0, r1
 800aa58:	4020      	ands	r0, r4
 800aa5a:	4221      	tst	r1, r4
 800aa5c:	d007      	beq.n	800aa6e <__any_on+0x2a>
 800aa5e:	0099      	lsls	r1, r3, #2
 800aa60:	588c      	ldr	r4, [r1, r2]
 800aa62:	0021      	movs	r1, r4
 800aa64:	40c1      	lsrs	r1, r0
 800aa66:	4081      	lsls	r1, r0
 800aa68:	2001      	movs	r0, #1
 800aa6a:	428c      	cmp	r4, r1
 800aa6c:	d104      	bne.n	800aa78 <__any_on+0x34>
 800aa6e:	009b      	lsls	r3, r3, #2
 800aa70:	18d3      	adds	r3, r2, r3
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d803      	bhi.n	800aa7e <__any_on+0x3a>
 800aa76:	2000      	movs	r0, #0
 800aa78:	bd10      	pop	{r4, pc}
 800aa7a:	0003      	movs	r3, r0
 800aa7c:	e7f7      	b.n	800aa6e <__any_on+0x2a>
 800aa7e:	3b04      	subs	r3, #4
 800aa80:	6819      	ldr	r1, [r3, #0]
 800aa82:	2900      	cmp	r1, #0
 800aa84:	d0f5      	beq.n	800aa72 <__any_on+0x2e>
 800aa86:	2001      	movs	r0, #1
 800aa88:	e7f6      	b.n	800aa78 <__any_on+0x34>

0800aa8a <_calloc_r>:
 800aa8a:	b570      	push	{r4, r5, r6, lr}
 800aa8c:	0c13      	lsrs	r3, r2, #16
 800aa8e:	0c0d      	lsrs	r5, r1, #16
 800aa90:	d11e      	bne.n	800aad0 <_calloc_r+0x46>
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d10c      	bne.n	800aab0 <_calloc_r+0x26>
 800aa96:	b289      	uxth	r1, r1
 800aa98:	b294      	uxth	r4, r2
 800aa9a:	434c      	muls	r4, r1
 800aa9c:	0021      	movs	r1, r4
 800aa9e:	f7fc fa21 	bl	8006ee4 <_malloc_r>
 800aaa2:	1e05      	subs	r5, r0, #0
 800aaa4:	d01b      	beq.n	800aade <_calloc_r+0x54>
 800aaa6:	0022      	movs	r2, r4
 800aaa8:	2100      	movs	r1, #0
 800aaaa:	f7fc f9a6 	bl	8006dfa <memset>
 800aaae:	e016      	b.n	800aade <_calloc_r+0x54>
 800aab0:	1c1d      	adds	r5, r3, #0
 800aab2:	1c0b      	adds	r3, r1, #0
 800aab4:	b292      	uxth	r2, r2
 800aab6:	b289      	uxth	r1, r1
 800aab8:	b29c      	uxth	r4, r3
 800aaba:	4351      	muls	r1, r2
 800aabc:	b2ab      	uxth	r3, r5
 800aabe:	4363      	muls	r3, r4
 800aac0:	0c0c      	lsrs	r4, r1, #16
 800aac2:	191c      	adds	r4, r3, r4
 800aac4:	0c22      	lsrs	r2, r4, #16
 800aac6:	d107      	bne.n	800aad8 <_calloc_r+0x4e>
 800aac8:	0424      	lsls	r4, r4, #16
 800aaca:	b289      	uxth	r1, r1
 800aacc:	430c      	orrs	r4, r1
 800aace:	e7e5      	b.n	800aa9c <_calloc_r+0x12>
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d101      	bne.n	800aad8 <_calloc_r+0x4e>
 800aad4:	1c13      	adds	r3, r2, #0
 800aad6:	e7ed      	b.n	800aab4 <_calloc_r+0x2a>
 800aad8:	230c      	movs	r3, #12
 800aada:	2500      	movs	r5, #0
 800aadc:	6003      	str	r3, [r0, #0]
 800aade:	0028      	movs	r0, r5
 800aae0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800aae4 <__ssputs_r>:
 800aae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aae6:	688e      	ldr	r6, [r1, #8]
 800aae8:	b085      	sub	sp, #20
 800aaea:	0007      	movs	r7, r0
 800aaec:	000c      	movs	r4, r1
 800aaee:	9203      	str	r2, [sp, #12]
 800aaf0:	9301      	str	r3, [sp, #4]
 800aaf2:	429e      	cmp	r6, r3
 800aaf4:	d83c      	bhi.n	800ab70 <__ssputs_r+0x8c>
 800aaf6:	2390      	movs	r3, #144	; 0x90
 800aaf8:	898a      	ldrh	r2, [r1, #12]
 800aafa:	00db      	lsls	r3, r3, #3
 800aafc:	421a      	tst	r2, r3
 800aafe:	d034      	beq.n	800ab6a <__ssputs_r+0x86>
 800ab00:	6909      	ldr	r1, [r1, #16]
 800ab02:	6823      	ldr	r3, [r4, #0]
 800ab04:	6960      	ldr	r0, [r4, #20]
 800ab06:	1a5b      	subs	r3, r3, r1
 800ab08:	9302      	str	r3, [sp, #8]
 800ab0a:	2303      	movs	r3, #3
 800ab0c:	4343      	muls	r3, r0
 800ab0e:	0fdd      	lsrs	r5, r3, #31
 800ab10:	18ed      	adds	r5, r5, r3
 800ab12:	9b01      	ldr	r3, [sp, #4]
 800ab14:	9802      	ldr	r0, [sp, #8]
 800ab16:	3301      	adds	r3, #1
 800ab18:	181b      	adds	r3, r3, r0
 800ab1a:	106d      	asrs	r5, r5, #1
 800ab1c:	42ab      	cmp	r3, r5
 800ab1e:	d900      	bls.n	800ab22 <__ssputs_r+0x3e>
 800ab20:	001d      	movs	r5, r3
 800ab22:	0553      	lsls	r3, r2, #21
 800ab24:	d532      	bpl.n	800ab8c <__ssputs_r+0xa8>
 800ab26:	0029      	movs	r1, r5
 800ab28:	0038      	movs	r0, r7
 800ab2a:	f7fc f9db 	bl	8006ee4 <_malloc_r>
 800ab2e:	1e06      	subs	r6, r0, #0
 800ab30:	d109      	bne.n	800ab46 <__ssputs_r+0x62>
 800ab32:	230c      	movs	r3, #12
 800ab34:	603b      	str	r3, [r7, #0]
 800ab36:	2340      	movs	r3, #64	; 0x40
 800ab38:	2001      	movs	r0, #1
 800ab3a:	89a2      	ldrh	r2, [r4, #12]
 800ab3c:	4240      	negs	r0, r0
 800ab3e:	4313      	orrs	r3, r2
 800ab40:	81a3      	strh	r3, [r4, #12]
 800ab42:	b005      	add	sp, #20
 800ab44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab46:	9a02      	ldr	r2, [sp, #8]
 800ab48:	6921      	ldr	r1, [r4, #16]
 800ab4a:	f7ff fabc 	bl	800a0c6 <memcpy>
 800ab4e:	89a3      	ldrh	r3, [r4, #12]
 800ab50:	4a14      	ldr	r2, [pc, #80]	; (800aba4 <__ssputs_r+0xc0>)
 800ab52:	401a      	ands	r2, r3
 800ab54:	2380      	movs	r3, #128	; 0x80
 800ab56:	4313      	orrs	r3, r2
 800ab58:	81a3      	strh	r3, [r4, #12]
 800ab5a:	9b02      	ldr	r3, [sp, #8]
 800ab5c:	6126      	str	r6, [r4, #16]
 800ab5e:	18f6      	adds	r6, r6, r3
 800ab60:	6026      	str	r6, [r4, #0]
 800ab62:	6165      	str	r5, [r4, #20]
 800ab64:	9e01      	ldr	r6, [sp, #4]
 800ab66:	1aed      	subs	r5, r5, r3
 800ab68:	60a5      	str	r5, [r4, #8]
 800ab6a:	9b01      	ldr	r3, [sp, #4]
 800ab6c:	429e      	cmp	r6, r3
 800ab6e:	d900      	bls.n	800ab72 <__ssputs_r+0x8e>
 800ab70:	9e01      	ldr	r6, [sp, #4]
 800ab72:	0032      	movs	r2, r6
 800ab74:	9903      	ldr	r1, [sp, #12]
 800ab76:	6820      	ldr	r0, [r4, #0]
 800ab78:	f7fc f92c 	bl	8006dd4 <memmove>
 800ab7c:	68a3      	ldr	r3, [r4, #8]
 800ab7e:	2000      	movs	r0, #0
 800ab80:	1b9b      	subs	r3, r3, r6
 800ab82:	60a3      	str	r3, [r4, #8]
 800ab84:	6823      	ldr	r3, [r4, #0]
 800ab86:	199e      	adds	r6, r3, r6
 800ab88:	6026      	str	r6, [r4, #0]
 800ab8a:	e7da      	b.n	800ab42 <__ssputs_r+0x5e>
 800ab8c:	002a      	movs	r2, r5
 800ab8e:	0038      	movs	r0, r7
 800ab90:	f000 ff87 	bl	800baa2 <_realloc_r>
 800ab94:	1e06      	subs	r6, r0, #0
 800ab96:	d1e0      	bne.n	800ab5a <__ssputs_r+0x76>
 800ab98:	0038      	movs	r0, r7
 800ab9a:	6921      	ldr	r1, [r4, #16]
 800ab9c:	f7fc f936 	bl	8006e0c <_free_r>
 800aba0:	e7c7      	b.n	800ab32 <__ssputs_r+0x4e>
 800aba2:	46c0      	nop			; (mov r8, r8)
 800aba4:	fffffb7f 	.word	0xfffffb7f

0800aba8 <_svfiprintf_r>:
 800aba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abaa:	b0a1      	sub	sp, #132	; 0x84
 800abac:	9003      	str	r0, [sp, #12]
 800abae:	001d      	movs	r5, r3
 800abb0:	898b      	ldrh	r3, [r1, #12]
 800abb2:	000f      	movs	r7, r1
 800abb4:	0016      	movs	r6, r2
 800abb6:	061b      	lsls	r3, r3, #24
 800abb8:	d511      	bpl.n	800abde <_svfiprintf_r+0x36>
 800abba:	690b      	ldr	r3, [r1, #16]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d10e      	bne.n	800abde <_svfiprintf_r+0x36>
 800abc0:	2140      	movs	r1, #64	; 0x40
 800abc2:	f7fc f98f 	bl	8006ee4 <_malloc_r>
 800abc6:	6038      	str	r0, [r7, #0]
 800abc8:	6138      	str	r0, [r7, #16]
 800abca:	2800      	cmp	r0, #0
 800abcc:	d105      	bne.n	800abda <_svfiprintf_r+0x32>
 800abce:	230c      	movs	r3, #12
 800abd0:	9a03      	ldr	r2, [sp, #12]
 800abd2:	3801      	subs	r0, #1
 800abd4:	6013      	str	r3, [r2, #0]
 800abd6:	b021      	add	sp, #132	; 0x84
 800abd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abda:	2340      	movs	r3, #64	; 0x40
 800abdc:	617b      	str	r3, [r7, #20]
 800abde:	2300      	movs	r3, #0
 800abe0:	ac08      	add	r4, sp, #32
 800abe2:	6163      	str	r3, [r4, #20]
 800abe4:	3320      	adds	r3, #32
 800abe6:	7663      	strb	r3, [r4, #25]
 800abe8:	3310      	adds	r3, #16
 800abea:	76a3      	strb	r3, [r4, #26]
 800abec:	9507      	str	r5, [sp, #28]
 800abee:	0035      	movs	r5, r6
 800abf0:	782b      	ldrb	r3, [r5, #0]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d001      	beq.n	800abfa <_svfiprintf_r+0x52>
 800abf6:	2b25      	cmp	r3, #37	; 0x25
 800abf8:	d147      	bne.n	800ac8a <_svfiprintf_r+0xe2>
 800abfa:	1bab      	subs	r3, r5, r6
 800abfc:	9305      	str	r3, [sp, #20]
 800abfe:	42b5      	cmp	r5, r6
 800ac00:	d00c      	beq.n	800ac1c <_svfiprintf_r+0x74>
 800ac02:	0032      	movs	r2, r6
 800ac04:	0039      	movs	r1, r7
 800ac06:	9803      	ldr	r0, [sp, #12]
 800ac08:	f7ff ff6c 	bl	800aae4 <__ssputs_r>
 800ac0c:	1c43      	adds	r3, r0, #1
 800ac0e:	d100      	bne.n	800ac12 <_svfiprintf_r+0x6a>
 800ac10:	e0ae      	b.n	800ad70 <_svfiprintf_r+0x1c8>
 800ac12:	6962      	ldr	r2, [r4, #20]
 800ac14:	9b05      	ldr	r3, [sp, #20]
 800ac16:	4694      	mov	ip, r2
 800ac18:	4463      	add	r3, ip
 800ac1a:	6163      	str	r3, [r4, #20]
 800ac1c:	782b      	ldrb	r3, [r5, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d100      	bne.n	800ac24 <_svfiprintf_r+0x7c>
 800ac22:	e0a5      	b.n	800ad70 <_svfiprintf_r+0x1c8>
 800ac24:	2201      	movs	r2, #1
 800ac26:	2300      	movs	r3, #0
 800ac28:	4252      	negs	r2, r2
 800ac2a:	6062      	str	r2, [r4, #4]
 800ac2c:	a904      	add	r1, sp, #16
 800ac2e:	3254      	adds	r2, #84	; 0x54
 800ac30:	1852      	adds	r2, r2, r1
 800ac32:	1c6e      	adds	r6, r5, #1
 800ac34:	6023      	str	r3, [r4, #0]
 800ac36:	60e3      	str	r3, [r4, #12]
 800ac38:	60a3      	str	r3, [r4, #8]
 800ac3a:	7013      	strb	r3, [r2, #0]
 800ac3c:	65a3      	str	r3, [r4, #88]	; 0x58
 800ac3e:	2205      	movs	r2, #5
 800ac40:	7831      	ldrb	r1, [r6, #0]
 800ac42:	4854      	ldr	r0, [pc, #336]	; (800ad94 <_svfiprintf_r+0x1ec>)
 800ac44:	f7ff fa34 	bl	800a0b0 <memchr>
 800ac48:	1c75      	adds	r5, r6, #1
 800ac4a:	2800      	cmp	r0, #0
 800ac4c:	d11f      	bne.n	800ac8e <_svfiprintf_r+0xe6>
 800ac4e:	6822      	ldr	r2, [r4, #0]
 800ac50:	06d3      	lsls	r3, r2, #27
 800ac52:	d504      	bpl.n	800ac5e <_svfiprintf_r+0xb6>
 800ac54:	2353      	movs	r3, #83	; 0x53
 800ac56:	a904      	add	r1, sp, #16
 800ac58:	185b      	adds	r3, r3, r1
 800ac5a:	2120      	movs	r1, #32
 800ac5c:	7019      	strb	r1, [r3, #0]
 800ac5e:	0713      	lsls	r3, r2, #28
 800ac60:	d504      	bpl.n	800ac6c <_svfiprintf_r+0xc4>
 800ac62:	2353      	movs	r3, #83	; 0x53
 800ac64:	a904      	add	r1, sp, #16
 800ac66:	185b      	adds	r3, r3, r1
 800ac68:	212b      	movs	r1, #43	; 0x2b
 800ac6a:	7019      	strb	r1, [r3, #0]
 800ac6c:	7833      	ldrb	r3, [r6, #0]
 800ac6e:	2b2a      	cmp	r3, #42	; 0x2a
 800ac70:	d016      	beq.n	800aca0 <_svfiprintf_r+0xf8>
 800ac72:	0035      	movs	r5, r6
 800ac74:	2100      	movs	r1, #0
 800ac76:	200a      	movs	r0, #10
 800ac78:	68e3      	ldr	r3, [r4, #12]
 800ac7a:	782a      	ldrb	r2, [r5, #0]
 800ac7c:	1c6e      	adds	r6, r5, #1
 800ac7e:	3a30      	subs	r2, #48	; 0x30
 800ac80:	2a09      	cmp	r2, #9
 800ac82:	d94e      	bls.n	800ad22 <_svfiprintf_r+0x17a>
 800ac84:	2900      	cmp	r1, #0
 800ac86:	d111      	bne.n	800acac <_svfiprintf_r+0x104>
 800ac88:	e017      	b.n	800acba <_svfiprintf_r+0x112>
 800ac8a:	3501      	adds	r5, #1
 800ac8c:	e7b0      	b.n	800abf0 <_svfiprintf_r+0x48>
 800ac8e:	4b41      	ldr	r3, [pc, #260]	; (800ad94 <_svfiprintf_r+0x1ec>)
 800ac90:	6822      	ldr	r2, [r4, #0]
 800ac92:	1ac0      	subs	r0, r0, r3
 800ac94:	2301      	movs	r3, #1
 800ac96:	4083      	lsls	r3, r0
 800ac98:	4313      	orrs	r3, r2
 800ac9a:	002e      	movs	r6, r5
 800ac9c:	6023      	str	r3, [r4, #0]
 800ac9e:	e7ce      	b.n	800ac3e <_svfiprintf_r+0x96>
 800aca0:	9b07      	ldr	r3, [sp, #28]
 800aca2:	1d19      	adds	r1, r3, #4
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	9107      	str	r1, [sp, #28]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	db01      	blt.n	800acb0 <_svfiprintf_r+0x108>
 800acac:	930b      	str	r3, [sp, #44]	; 0x2c
 800acae:	e004      	b.n	800acba <_svfiprintf_r+0x112>
 800acb0:	425b      	negs	r3, r3
 800acb2:	60e3      	str	r3, [r4, #12]
 800acb4:	2302      	movs	r3, #2
 800acb6:	4313      	orrs	r3, r2
 800acb8:	6023      	str	r3, [r4, #0]
 800acba:	782b      	ldrb	r3, [r5, #0]
 800acbc:	2b2e      	cmp	r3, #46	; 0x2e
 800acbe:	d10a      	bne.n	800acd6 <_svfiprintf_r+0x12e>
 800acc0:	786b      	ldrb	r3, [r5, #1]
 800acc2:	2b2a      	cmp	r3, #42	; 0x2a
 800acc4:	d135      	bne.n	800ad32 <_svfiprintf_r+0x18a>
 800acc6:	9b07      	ldr	r3, [sp, #28]
 800acc8:	3502      	adds	r5, #2
 800acca:	1d1a      	adds	r2, r3, #4
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	9207      	str	r2, [sp, #28]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	db2b      	blt.n	800ad2c <_svfiprintf_r+0x184>
 800acd4:	9309      	str	r3, [sp, #36]	; 0x24
 800acd6:	4e30      	ldr	r6, [pc, #192]	; (800ad98 <_svfiprintf_r+0x1f0>)
 800acd8:	2203      	movs	r2, #3
 800acda:	0030      	movs	r0, r6
 800acdc:	7829      	ldrb	r1, [r5, #0]
 800acde:	f7ff f9e7 	bl	800a0b0 <memchr>
 800ace2:	2800      	cmp	r0, #0
 800ace4:	d006      	beq.n	800acf4 <_svfiprintf_r+0x14c>
 800ace6:	2340      	movs	r3, #64	; 0x40
 800ace8:	1b80      	subs	r0, r0, r6
 800acea:	4083      	lsls	r3, r0
 800acec:	6822      	ldr	r2, [r4, #0]
 800acee:	3501      	adds	r5, #1
 800acf0:	4313      	orrs	r3, r2
 800acf2:	6023      	str	r3, [r4, #0]
 800acf4:	7829      	ldrb	r1, [r5, #0]
 800acf6:	2206      	movs	r2, #6
 800acf8:	4828      	ldr	r0, [pc, #160]	; (800ad9c <_svfiprintf_r+0x1f4>)
 800acfa:	1c6e      	adds	r6, r5, #1
 800acfc:	7621      	strb	r1, [r4, #24]
 800acfe:	f7ff f9d7 	bl	800a0b0 <memchr>
 800ad02:	2800      	cmp	r0, #0
 800ad04:	d03c      	beq.n	800ad80 <_svfiprintf_r+0x1d8>
 800ad06:	4b26      	ldr	r3, [pc, #152]	; (800ada0 <_svfiprintf_r+0x1f8>)
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d125      	bne.n	800ad58 <_svfiprintf_r+0x1b0>
 800ad0c:	2207      	movs	r2, #7
 800ad0e:	9b07      	ldr	r3, [sp, #28]
 800ad10:	3307      	adds	r3, #7
 800ad12:	4393      	bics	r3, r2
 800ad14:	3308      	adds	r3, #8
 800ad16:	9307      	str	r3, [sp, #28]
 800ad18:	6963      	ldr	r3, [r4, #20]
 800ad1a:	9a04      	ldr	r2, [sp, #16]
 800ad1c:	189b      	adds	r3, r3, r2
 800ad1e:	6163      	str	r3, [r4, #20]
 800ad20:	e765      	b.n	800abee <_svfiprintf_r+0x46>
 800ad22:	4343      	muls	r3, r0
 800ad24:	0035      	movs	r5, r6
 800ad26:	2101      	movs	r1, #1
 800ad28:	189b      	adds	r3, r3, r2
 800ad2a:	e7a6      	b.n	800ac7a <_svfiprintf_r+0xd2>
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	425b      	negs	r3, r3
 800ad30:	e7d0      	b.n	800acd4 <_svfiprintf_r+0x12c>
 800ad32:	2300      	movs	r3, #0
 800ad34:	200a      	movs	r0, #10
 800ad36:	001a      	movs	r2, r3
 800ad38:	3501      	adds	r5, #1
 800ad3a:	6063      	str	r3, [r4, #4]
 800ad3c:	7829      	ldrb	r1, [r5, #0]
 800ad3e:	1c6e      	adds	r6, r5, #1
 800ad40:	3930      	subs	r1, #48	; 0x30
 800ad42:	2909      	cmp	r1, #9
 800ad44:	d903      	bls.n	800ad4e <_svfiprintf_r+0x1a6>
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d0c5      	beq.n	800acd6 <_svfiprintf_r+0x12e>
 800ad4a:	9209      	str	r2, [sp, #36]	; 0x24
 800ad4c:	e7c3      	b.n	800acd6 <_svfiprintf_r+0x12e>
 800ad4e:	4342      	muls	r2, r0
 800ad50:	0035      	movs	r5, r6
 800ad52:	2301      	movs	r3, #1
 800ad54:	1852      	adds	r2, r2, r1
 800ad56:	e7f1      	b.n	800ad3c <_svfiprintf_r+0x194>
 800ad58:	ab07      	add	r3, sp, #28
 800ad5a:	9300      	str	r3, [sp, #0]
 800ad5c:	003a      	movs	r2, r7
 800ad5e:	0021      	movs	r1, r4
 800ad60:	4b10      	ldr	r3, [pc, #64]	; (800ada4 <_svfiprintf_r+0x1fc>)
 800ad62:	9803      	ldr	r0, [sp, #12]
 800ad64:	f7fc f9de 	bl	8007124 <_printf_float>
 800ad68:	9004      	str	r0, [sp, #16]
 800ad6a:	9b04      	ldr	r3, [sp, #16]
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	d1d3      	bne.n	800ad18 <_svfiprintf_r+0x170>
 800ad70:	89bb      	ldrh	r3, [r7, #12]
 800ad72:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ad74:	065b      	lsls	r3, r3, #25
 800ad76:	d400      	bmi.n	800ad7a <_svfiprintf_r+0x1d2>
 800ad78:	e72d      	b.n	800abd6 <_svfiprintf_r+0x2e>
 800ad7a:	2001      	movs	r0, #1
 800ad7c:	4240      	negs	r0, r0
 800ad7e:	e72a      	b.n	800abd6 <_svfiprintf_r+0x2e>
 800ad80:	ab07      	add	r3, sp, #28
 800ad82:	9300      	str	r3, [sp, #0]
 800ad84:	003a      	movs	r2, r7
 800ad86:	0021      	movs	r1, r4
 800ad88:	4b06      	ldr	r3, [pc, #24]	; (800ada4 <_svfiprintf_r+0x1fc>)
 800ad8a:	9803      	ldr	r0, [sp, #12]
 800ad8c:	f7fc fc7c 	bl	8007688 <_printf_i>
 800ad90:	e7ea      	b.n	800ad68 <_svfiprintf_r+0x1c0>
 800ad92:	46c0      	nop			; (mov r8, r8)
 800ad94:	0800c874 	.word	0x0800c874
 800ad98:	0800c87a 	.word	0x0800c87a
 800ad9c:	0800c87e 	.word	0x0800c87e
 800ada0:	08007125 	.word	0x08007125
 800ada4:	0800aae5 	.word	0x0800aae5

0800ada8 <_sungetc_r>:
 800ada8:	b570      	push	{r4, r5, r6, lr}
 800adaa:	0014      	movs	r4, r2
 800adac:	1c4b      	adds	r3, r1, #1
 800adae:	d103      	bne.n	800adb8 <_sungetc_r+0x10>
 800adb0:	2501      	movs	r5, #1
 800adb2:	426d      	negs	r5, r5
 800adb4:	0028      	movs	r0, r5
 800adb6:	bd70      	pop	{r4, r5, r6, pc}
 800adb8:	8993      	ldrh	r3, [r2, #12]
 800adba:	2220      	movs	r2, #32
 800adbc:	4393      	bics	r3, r2
 800adbe:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800adc0:	81a3      	strh	r3, [r4, #12]
 800adc2:	b2ce      	uxtb	r6, r1
 800adc4:	6863      	ldr	r3, [r4, #4]
 800adc6:	b2cd      	uxtb	r5, r1
 800adc8:	2a00      	cmp	r2, #0
 800adca:	d010      	beq.n	800adee <_sungetc_r+0x46>
 800adcc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800adce:	429a      	cmp	r2, r3
 800add0:	dd07      	ble.n	800ade2 <_sungetc_r+0x3a>
 800add2:	6823      	ldr	r3, [r4, #0]
 800add4:	3b01      	subs	r3, #1
 800add6:	6023      	str	r3, [r4, #0]
 800add8:	701e      	strb	r6, [r3, #0]
 800adda:	6863      	ldr	r3, [r4, #4]
 800addc:	3301      	adds	r3, #1
 800adde:	6063      	str	r3, [r4, #4]
 800ade0:	e7e8      	b.n	800adb4 <_sungetc_r+0xc>
 800ade2:	0021      	movs	r1, r4
 800ade4:	f000 fc12 	bl	800b60c <__submore>
 800ade8:	2800      	cmp	r0, #0
 800adea:	d0f2      	beq.n	800add2 <_sungetc_r+0x2a>
 800adec:	e7e0      	b.n	800adb0 <_sungetc_r+0x8>
 800adee:	6921      	ldr	r1, [r4, #16]
 800adf0:	6822      	ldr	r2, [r4, #0]
 800adf2:	2900      	cmp	r1, #0
 800adf4:	d007      	beq.n	800ae06 <_sungetc_r+0x5e>
 800adf6:	4291      	cmp	r1, r2
 800adf8:	d205      	bcs.n	800ae06 <_sungetc_r+0x5e>
 800adfa:	1e51      	subs	r1, r2, #1
 800adfc:	7808      	ldrb	r0, [r1, #0]
 800adfe:	42a8      	cmp	r0, r5
 800ae00:	d101      	bne.n	800ae06 <_sungetc_r+0x5e>
 800ae02:	6021      	str	r1, [r4, #0]
 800ae04:	e7ea      	b.n	800addc <_sungetc_r+0x34>
 800ae06:	6423      	str	r3, [r4, #64]	; 0x40
 800ae08:	0023      	movs	r3, r4
 800ae0a:	3344      	adds	r3, #68	; 0x44
 800ae0c:	6363      	str	r3, [r4, #52]	; 0x34
 800ae0e:	2303      	movs	r3, #3
 800ae10:	63a3      	str	r3, [r4, #56]	; 0x38
 800ae12:	0023      	movs	r3, r4
 800ae14:	3346      	adds	r3, #70	; 0x46
 800ae16:	63e2      	str	r2, [r4, #60]	; 0x3c
 800ae18:	701e      	strb	r6, [r3, #0]
 800ae1a:	6023      	str	r3, [r4, #0]
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	e7de      	b.n	800adde <_sungetc_r+0x36>

0800ae20 <__ssrefill_r>:
 800ae20:	b510      	push	{r4, lr}
 800ae22:	000c      	movs	r4, r1
 800ae24:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ae26:	2900      	cmp	r1, #0
 800ae28:	d00e      	beq.n	800ae48 <__ssrefill_r+0x28>
 800ae2a:	0023      	movs	r3, r4
 800ae2c:	3344      	adds	r3, #68	; 0x44
 800ae2e:	4299      	cmp	r1, r3
 800ae30:	d001      	beq.n	800ae36 <__ssrefill_r+0x16>
 800ae32:	f7fb ffeb 	bl	8006e0c <_free_r>
 800ae36:	2000      	movs	r0, #0
 800ae38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ae3a:	6360      	str	r0, [r4, #52]	; 0x34
 800ae3c:	6063      	str	r3, [r4, #4]
 800ae3e:	4283      	cmp	r3, r0
 800ae40:	d002      	beq.n	800ae48 <__ssrefill_r+0x28>
 800ae42:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	bd10      	pop	{r4, pc}
 800ae48:	6923      	ldr	r3, [r4, #16]
 800ae4a:	2001      	movs	r0, #1
 800ae4c:	6023      	str	r3, [r4, #0]
 800ae4e:	2300      	movs	r3, #0
 800ae50:	89a2      	ldrh	r2, [r4, #12]
 800ae52:	6063      	str	r3, [r4, #4]
 800ae54:	3320      	adds	r3, #32
 800ae56:	4313      	orrs	r3, r2
 800ae58:	81a3      	strh	r3, [r4, #12]
 800ae5a:	4240      	negs	r0, r0
 800ae5c:	e7f3      	b.n	800ae46 <__ssrefill_r+0x26>
	...

0800ae60 <__ssvfiscanf_r>:
 800ae60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae62:	4cb8      	ldr	r4, [pc, #736]	; (800b144 <__ssvfiscanf_r+0x2e4>)
 800ae64:	0006      	movs	r6, r0
 800ae66:	44a5      	add	sp, r4
 800ae68:	000c      	movs	r4, r1
 800ae6a:	2100      	movs	r1, #0
 800ae6c:	9146      	str	r1, [sp, #280]	; 0x118
 800ae6e:	9147      	str	r1, [sp, #284]	; 0x11c
 800ae70:	a903      	add	r1, sp, #12
 800ae72:	9148      	str	r1, [sp, #288]	; 0x120
 800ae74:	21be      	movs	r1, #190	; 0xbe
 800ae76:	48b4      	ldr	r0, [pc, #720]	; (800b148 <__ssvfiscanf_r+0x2e8>)
 800ae78:	0049      	lsls	r1, r1, #1
 800ae7a:	ad43      	add	r5, sp, #268	; 0x10c
 800ae7c:	5068      	str	r0, [r5, r1]
 800ae7e:	25c0      	movs	r5, #192	; 0xc0
 800ae80:	49b2      	ldr	r1, [pc, #712]	; (800b14c <__ssvfiscanf_r+0x2ec>)
 800ae82:	006d      	lsls	r5, r5, #1
 800ae84:	a843      	add	r0, sp, #268	; 0x10c
 800ae86:	5141      	str	r1, [r0, r5]
 800ae88:	9302      	str	r3, [sp, #8]
 800ae8a:	7813      	ldrb	r3, [r2, #0]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d100      	bne.n	800ae92 <__ssvfiscanf_r+0x32>
 800ae90:	e155      	b.n	800b13e <__ssvfiscanf_r+0x2de>
 800ae92:	49af      	ldr	r1, [pc, #700]	; (800b150 <__ssvfiscanf_r+0x2f0>)
 800ae94:	2508      	movs	r5, #8
 800ae96:	5cc8      	ldrb	r0, [r1, r3]
 800ae98:	2108      	movs	r1, #8
 800ae9a:	1c57      	adds	r7, r2, #1
 800ae9c:	4001      	ands	r1, r0
 800ae9e:	4228      	tst	r0, r5
 800aea0:	d020      	beq.n	800aee4 <__ssvfiscanf_r+0x84>
 800aea2:	6863      	ldr	r3, [r4, #4]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	dd12      	ble.n	800aece <__ssvfiscanf_r+0x6e>
 800aea8:	6823      	ldr	r3, [r4, #0]
 800aeaa:	49a9      	ldr	r1, [pc, #676]	; (800b150 <__ssvfiscanf_r+0x2f0>)
 800aeac:	781a      	ldrb	r2, [r3, #0]
 800aeae:	5c8a      	ldrb	r2, [r1, r2]
 800aeb0:	2108      	movs	r1, #8
 800aeb2:	420a      	tst	r2, r1
 800aeb4:	d101      	bne.n	800aeba <__ssvfiscanf_r+0x5a>
 800aeb6:	003a      	movs	r2, r7
 800aeb8:	e7e7      	b.n	800ae8a <__ssvfiscanf_r+0x2a>
 800aeba:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800aebc:	3301      	adds	r3, #1
 800aebe:	9200      	str	r2, [sp, #0]
 800aec0:	3201      	adds	r2, #1
 800aec2:	9247      	str	r2, [sp, #284]	; 0x11c
 800aec4:	6862      	ldr	r2, [r4, #4]
 800aec6:	6023      	str	r3, [r4, #0]
 800aec8:	3a01      	subs	r2, #1
 800aeca:	6062      	str	r2, [r4, #4]
 800aecc:	e7e9      	b.n	800aea2 <__ssvfiscanf_r+0x42>
 800aece:	22c0      	movs	r2, #192	; 0xc0
 800aed0:	ab43      	add	r3, sp, #268	; 0x10c
 800aed2:	0052      	lsls	r2, r2, #1
 800aed4:	589b      	ldr	r3, [r3, r2]
 800aed6:	0021      	movs	r1, r4
 800aed8:	0030      	movs	r0, r6
 800aeda:	9300      	str	r3, [sp, #0]
 800aedc:	4798      	blx	r3
 800aede:	2800      	cmp	r0, #0
 800aee0:	d0e2      	beq.n	800aea8 <__ssvfiscanf_r+0x48>
 800aee2:	e7e8      	b.n	800aeb6 <__ssvfiscanf_r+0x56>
 800aee4:	001d      	movs	r5, r3
 800aee6:	2b25      	cmp	r3, #37	; 0x25
 800aee8:	d164      	bne.n	800afb4 <__ssvfiscanf_r+0x154>
 800aeea:	9145      	str	r1, [sp, #276]	; 0x114
 800aeec:	9143      	str	r1, [sp, #268]	; 0x10c
 800aeee:	7853      	ldrb	r3, [r2, #1]
 800aef0:	2b2a      	cmp	r3, #42	; 0x2a
 800aef2:	d102      	bne.n	800aefa <__ssvfiscanf_r+0x9a>
 800aef4:	3b1a      	subs	r3, #26
 800aef6:	9343      	str	r3, [sp, #268]	; 0x10c
 800aef8:	1c97      	adds	r7, r2, #2
 800aefa:	003d      	movs	r5, r7
 800aefc:	220a      	movs	r2, #10
 800aefe:	7829      	ldrb	r1, [r5, #0]
 800af00:	1c6b      	adds	r3, r5, #1
 800af02:	9300      	str	r3, [sp, #0]
 800af04:	000b      	movs	r3, r1
 800af06:	3b30      	subs	r3, #48	; 0x30
 800af08:	2b09      	cmp	r3, #9
 800af0a:	d91f      	bls.n	800af4c <__ssvfiscanf_r+0xec>
 800af0c:	4f91      	ldr	r7, [pc, #580]	; (800b154 <__ssvfiscanf_r+0x2f4>)
 800af0e:	2203      	movs	r2, #3
 800af10:	0038      	movs	r0, r7
 800af12:	f7ff f8cd 	bl	800a0b0 <memchr>
 800af16:	2800      	cmp	r0, #0
 800af18:	d007      	beq.n	800af2a <__ssvfiscanf_r+0xca>
 800af1a:	2301      	movs	r3, #1
 800af1c:	1bc0      	subs	r0, r0, r7
 800af1e:	4083      	lsls	r3, r0
 800af20:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800af22:	9d00      	ldr	r5, [sp, #0]
 800af24:	4313      	orrs	r3, r2
 800af26:	9201      	str	r2, [sp, #4]
 800af28:	9343      	str	r3, [sp, #268]	; 0x10c
 800af2a:	1c6f      	adds	r7, r5, #1
 800af2c:	782d      	ldrb	r5, [r5, #0]
 800af2e:	2d78      	cmp	r5, #120	; 0x78
 800af30:	d807      	bhi.n	800af42 <__ssvfiscanf_r+0xe2>
 800af32:	2d57      	cmp	r5, #87	; 0x57
 800af34:	d812      	bhi.n	800af5c <__ssvfiscanf_r+0xfc>
 800af36:	2d25      	cmp	r5, #37	; 0x25
 800af38:	d03c      	beq.n	800afb4 <__ssvfiscanf_r+0x154>
 800af3a:	d836      	bhi.n	800afaa <__ssvfiscanf_r+0x14a>
 800af3c:	2d00      	cmp	r5, #0
 800af3e:	d100      	bne.n	800af42 <__ssvfiscanf_r+0xe2>
 800af40:	e0fa      	b.n	800b138 <__ssvfiscanf_r+0x2d8>
 800af42:	2303      	movs	r3, #3
 800af44:	9349      	str	r3, [sp, #292]	; 0x124
 800af46:	3307      	adds	r3, #7
 800af48:	9344      	str	r3, [sp, #272]	; 0x110
 800af4a:	e06d      	b.n	800b028 <__ssvfiscanf_r+0x1c8>
 800af4c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800af4e:	9d00      	ldr	r5, [sp, #0]
 800af50:	9301      	str	r3, [sp, #4]
 800af52:	4353      	muls	r3, r2
 800af54:	3b30      	subs	r3, #48	; 0x30
 800af56:	185b      	adds	r3, r3, r1
 800af58:	9345      	str	r3, [sp, #276]	; 0x114
 800af5a:	e7d0      	b.n	800aefe <__ssvfiscanf_r+0x9e>
 800af5c:	0028      	movs	r0, r5
 800af5e:	3858      	subs	r0, #88	; 0x58
 800af60:	2820      	cmp	r0, #32
 800af62:	d8ee      	bhi.n	800af42 <__ssvfiscanf_r+0xe2>
 800af64:	f7f5 f8e8 	bl	8000138 <__gnu_thumb1_case_shi>
 800af68:	ffed0051 	.word	0xffed0051
 800af6c:	0087ffed 	.word	0x0087ffed
 800af70:	ffedffed 	.word	0xffedffed
 800af74:	ffedffed 	.word	0xffedffed
 800af78:	ffedffed 	.word	0xffedffed
 800af7c:	0095ffed 	.word	0x0095ffed
 800af80:	0024007d 	.word	0x0024007d
 800af84:	00240024 	.word	0x00240024
 800af88:	007fffed 	.word	0x007fffed
 800af8c:	ffedffed 	.word	0xffedffed
 800af90:	ffedffed 	.word	0xffedffed
 800af94:	0083009f 	.word	0x0083009f
 800af98:	ffed004b 	.word	0xffed004b
 800af9c:	009dffed 	.word	0x009dffed
 800afa0:	007dffed 	.word	0x007dffed
 800afa4:	ffedffed 	.word	0xffedffed
 800afa8:	0051      	.short	0x0051
 800afaa:	3d45      	subs	r5, #69	; 0x45
 800afac:	2d02      	cmp	r5, #2
 800afae:	d8c8      	bhi.n	800af42 <__ssvfiscanf_r+0xe2>
 800afb0:	2305      	movs	r3, #5
 800afb2:	e06c      	b.n	800b08e <__ssvfiscanf_r+0x22e>
 800afb4:	6863      	ldr	r3, [r4, #4]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	dd0e      	ble.n	800afd8 <__ssvfiscanf_r+0x178>
 800afba:	6823      	ldr	r3, [r4, #0]
 800afbc:	781a      	ldrb	r2, [r3, #0]
 800afbe:	42aa      	cmp	r2, r5
 800afc0:	d000      	beq.n	800afc4 <__ssvfiscanf_r+0x164>
 800afc2:	e0bc      	b.n	800b13e <__ssvfiscanf_r+0x2de>
 800afc4:	3301      	adds	r3, #1
 800afc6:	6862      	ldr	r2, [r4, #4]
 800afc8:	6023      	str	r3, [r4, #0]
 800afca:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800afcc:	3a01      	subs	r2, #1
 800afce:	9300      	str	r3, [sp, #0]
 800afd0:	3301      	adds	r3, #1
 800afd2:	6062      	str	r2, [r4, #4]
 800afd4:	9347      	str	r3, [sp, #284]	; 0x11c
 800afd6:	e76e      	b.n	800aeb6 <__ssvfiscanf_r+0x56>
 800afd8:	22c0      	movs	r2, #192	; 0xc0
 800afda:	ab43      	add	r3, sp, #268	; 0x10c
 800afdc:	0052      	lsls	r2, r2, #1
 800afde:	589b      	ldr	r3, [r3, r2]
 800afe0:	0021      	movs	r1, r4
 800afe2:	0030      	movs	r0, r6
 800afe4:	9300      	str	r3, [sp, #0]
 800afe6:	4798      	blx	r3
 800afe8:	2800      	cmp	r0, #0
 800afea:	d0e6      	beq.n	800afba <__ssvfiscanf_r+0x15a>
 800afec:	9846      	ldr	r0, [sp, #280]	; 0x118
 800afee:	2800      	cmp	r0, #0
 800aff0:	d000      	beq.n	800aff4 <__ssvfiscanf_r+0x194>
 800aff2:	e09d      	b.n	800b130 <__ssvfiscanf_r+0x2d0>
 800aff4:	3801      	subs	r0, #1
 800aff6:	23a5      	movs	r3, #165	; 0xa5
 800aff8:	009b      	lsls	r3, r3, #2
 800affa:	449d      	add	sp, r3
 800affc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800affe:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b000:	9300      	str	r3, [sp, #0]
 800b002:	2320      	movs	r3, #32
 800b004:	9a00      	ldr	r2, [sp, #0]
 800b006:	4313      	orrs	r3, r2
 800b008:	9343      	str	r3, [sp, #268]	; 0x10c
 800b00a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b00c:	9300      	str	r3, [sp, #0]
 800b00e:	2380      	movs	r3, #128	; 0x80
 800b010:	9a00      	ldr	r2, [sp, #0]
 800b012:	009b      	lsls	r3, r3, #2
 800b014:	4313      	orrs	r3, r2
 800b016:	9343      	str	r3, [sp, #268]	; 0x10c
 800b018:	2310      	movs	r3, #16
 800b01a:	9344      	str	r3, [sp, #272]	; 0x110
 800b01c:	236e      	movs	r3, #110	; 0x6e
 800b01e:	42ab      	cmp	r3, r5
 800b020:	41ad      	sbcs	r5, r5
 800b022:	426d      	negs	r5, r5
 800b024:	3503      	adds	r5, #3
 800b026:	9549      	str	r5, [sp, #292]	; 0x124
 800b028:	6863      	ldr	r3, [r4, #4]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	dd4a      	ble.n	800b0c4 <__ssvfiscanf_r+0x264>
 800b02e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b030:	9300      	str	r3, [sp, #0]
 800b032:	065b      	lsls	r3, r3, #25
 800b034:	d406      	bmi.n	800b044 <__ssvfiscanf_r+0x1e4>
 800b036:	6823      	ldr	r3, [r4, #0]
 800b038:	4945      	ldr	r1, [pc, #276]	; (800b150 <__ssvfiscanf_r+0x2f0>)
 800b03a:	781a      	ldrb	r2, [r3, #0]
 800b03c:	5c8a      	ldrb	r2, [r1, r2]
 800b03e:	2108      	movs	r1, #8
 800b040:	420a      	tst	r2, r1
 800b042:	d14a      	bne.n	800b0da <__ssvfiscanf_r+0x27a>
 800b044:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800b046:	2b02      	cmp	r3, #2
 800b048:	dc5e      	bgt.n	800b108 <__ssvfiscanf_r+0x2a8>
 800b04a:	0022      	movs	r2, r4
 800b04c:	0030      	movs	r0, r6
 800b04e:	ab02      	add	r3, sp, #8
 800b050:	a943      	add	r1, sp, #268	; 0x10c
 800b052:	f000 f883 	bl	800b15c <_scanf_chars>
 800b056:	2801      	cmp	r0, #1
 800b058:	d071      	beq.n	800b13e <__ssvfiscanf_r+0x2de>
 800b05a:	2802      	cmp	r0, #2
 800b05c:	d000      	beq.n	800b060 <__ssvfiscanf_r+0x200>
 800b05e:	e72a      	b.n	800aeb6 <__ssvfiscanf_r+0x56>
 800b060:	e7c4      	b.n	800afec <__ssvfiscanf_r+0x18c>
 800b062:	230a      	movs	r3, #10
 800b064:	e7d9      	b.n	800b01a <__ssvfiscanf_r+0x1ba>
 800b066:	2300      	movs	r3, #0
 800b068:	2503      	movs	r5, #3
 800b06a:	9344      	str	r3, [sp, #272]	; 0x110
 800b06c:	e7db      	b.n	800b026 <__ssvfiscanf_r+0x1c6>
 800b06e:	2308      	movs	r3, #8
 800b070:	2504      	movs	r5, #4
 800b072:	9344      	str	r3, [sp, #272]	; 0x110
 800b074:	e7d7      	b.n	800b026 <__ssvfiscanf_r+0x1c6>
 800b076:	0039      	movs	r1, r7
 800b078:	a803      	add	r0, sp, #12
 800b07a:	f000 f9eb 	bl	800b454 <__sccl>
 800b07e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b080:	0007      	movs	r7, r0
 800b082:	9300      	str	r3, [sp, #0]
 800b084:	2340      	movs	r3, #64	; 0x40
 800b086:	9a00      	ldr	r2, [sp, #0]
 800b088:	4313      	orrs	r3, r2
 800b08a:	9343      	str	r3, [sp, #268]	; 0x10c
 800b08c:	2301      	movs	r3, #1
 800b08e:	9349      	str	r3, [sp, #292]	; 0x124
 800b090:	e7ca      	b.n	800b028 <__ssvfiscanf_r+0x1c8>
 800b092:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b094:	9300      	str	r3, [sp, #0]
 800b096:	2340      	movs	r3, #64	; 0x40
 800b098:	9a00      	ldr	r2, [sp, #0]
 800b09a:	4313      	orrs	r3, r2
 800b09c:	9343      	str	r3, [sp, #268]	; 0x10c
 800b09e:	2300      	movs	r3, #0
 800b0a0:	e7f5      	b.n	800b08e <__ssvfiscanf_r+0x22e>
 800b0a2:	2302      	movs	r3, #2
 800b0a4:	e7f3      	b.n	800b08e <__ssvfiscanf_r+0x22e>
 800b0a6:	9843      	ldr	r0, [sp, #268]	; 0x10c
 800b0a8:	06c3      	lsls	r3, r0, #27
 800b0aa:	d500      	bpl.n	800b0ae <__ssvfiscanf_r+0x24e>
 800b0ac:	e703      	b.n	800aeb6 <__ssvfiscanf_r+0x56>
 800b0ae:	9b02      	ldr	r3, [sp, #8]
 800b0b0:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800b0b2:	1d19      	adds	r1, r3, #4
 800b0b4:	9102      	str	r1, [sp, #8]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	07c5      	lsls	r5, r0, #31
 800b0ba:	d501      	bpl.n	800b0c0 <__ssvfiscanf_r+0x260>
 800b0bc:	801a      	strh	r2, [r3, #0]
 800b0be:	e6fa      	b.n	800aeb6 <__ssvfiscanf_r+0x56>
 800b0c0:	601a      	str	r2, [r3, #0]
 800b0c2:	e6f8      	b.n	800aeb6 <__ssvfiscanf_r+0x56>
 800b0c4:	22c0      	movs	r2, #192	; 0xc0
 800b0c6:	ab43      	add	r3, sp, #268	; 0x10c
 800b0c8:	0052      	lsls	r2, r2, #1
 800b0ca:	589b      	ldr	r3, [r3, r2]
 800b0cc:	0021      	movs	r1, r4
 800b0ce:	0030      	movs	r0, r6
 800b0d0:	9300      	str	r3, [sp, #0]
 800b0d2:	4798      	blx	r3
 800b0d4:	2800      	cmp	r0, #0
 800b0d6:	d0aa      	beq.n	800b02e <__ssvfiscanf_r+0x1ce>
 800b0d8:	e788      	b.n	800afec <__ssvfiscanf_r+0x18c>
 800b0da:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800b0dc:	9200      	str	r2, [sp, #0]
 800b0de:	3201      	adds	r2, #1
 800b0e0:	9247      	str	r2, [sp, #284]	; 0x11c
 800b0e2:	6862      	ldr	r2, [r4, #4]
 800b0e4:	3a01      	subs	r2, #1
 800b0e6:	6062      	str	r2, [r4, #4]
 800b0e8:	2a00      	cmp	r2, #0
 800b0ea:	dd02      	ble.n	800b0f2 <__ssvfiscanf_r+0x292>
 800b0ec:	3301      	adds	r3, #1
 800b0ee:	6023      	str	r3, [r4, #0]
 800b0f0:	e7a1      	b.n	800b036 <__ssvfiscanf_r+0x1d6>
 800b0f2:	22c0      	movs	r2, #192	; 0xc0
 800b0f4:	ab43      	add	r3, sp, #268	; 0x10c
 800b0f6:	0052      	lsls	r2, r2, #1
 800b0f8:	589b      	ldr	r3, [r3, r2]
 800b0fa:	0021      	movs	r1, r4
 800b0fc:	0030      	movs	r0, r6
 800b0fe:	9300      	str	r3, [sp, #0]
 800b100:	4798      	blx	r3
 800b102:	2800      	cmp	r0, #0
 800b104:	d097      	beq.n	800b036 <__ssvfiscanf_r+0x1d6>
 800b106:	e771      	b.n	800afec <__ssvfiscanf_r+0x18c>
 800b108:	2b04      	cmp	r3, #4
 800b10a:	dc06      	bgt.n	800b11a <__ssvfiscanf_r+0x2ba>
 800b10c:	0022      	movs	r2, r4
 800b10e:	0030      	movs	r0, r6
 800b110:	ab02      	add	r3, sp, #8
 800b112:	a943      	add	r1, sp, #268	; 0x10c
 800b114:	f000 f880 	bl	800b218 <_scanf_i>
 800b118:	e79d      	b.n	800b056 <__ssvfiscanf_r+0x1f6>
 800b11a:	4b0f      	ldr	r3, [pc, #60]	; (800b158 <__ssvfiscanf_r+0x2f8>)
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d100      	bne.n	800b122 <__ssvfiscanf_r+0x2c2>
 800b120:	e6c9      	b.n	800aeb6 <__ssvfiscanf_r+0x56>
 800b122:	0022      	movs	r2, r4
 800b124:	0030      	movs	r0, r6
 800b126:	ab02      	add	r3, sp, #8
 800b128:	a943      	add	r1, sp, #268	; 0x10c
 800b12a:	f7fc fbbf 	bl	80078ac <_scanf_float>
 800b12e:	e792      	b.n	800b056 <__ssvfiscanf_r+0x1f6>
 800b130:	89a3      	ldrh	r3, [r4, #12]
 800b132:	065b      	lsls	r3, r3, #25
 800b134:	d400      	bmi.n	800b138 <__ssvfiscanf_r+0x2d8>
 800b136:	e75e      	b.n	800aff6 <__ssvfiscanf_r+0x196>
 800b138:	2001      	movs	r0, #1
 800b13a:	4240      	negs	r0, r0
 800b13c:	e75b      	b.n	800aff6 <__ssvfiscanf_r+0x196>
 800b13e:	9846      	ldr	r0, [sp, #280]	; 0x118
 800b140:	e759      	b.n	800aff6 <__ssvfiscanf_r+0x196>
 800b142:	46c0      	nop			; (mov r8, r8)
 800b144:	fffffd6c 	.word	0xfffffd6c
 800b148:	0800ada9 	.word	0x0800ada9
 800b14c:	0800ae21 	.word	0x0800ae21
 800b150:	0800c511 	.word	0x0800c511
 800b154:	0800c87a 	.word	0x0800c87a
 800b158:	080078ad 	.word	0x080078ad

0800b15c <_scanf_chars>:
 800b15c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b15e:	0015      	movs	r5, r2
 800b160:	688a      	ldr	r2, [r1, #8]
 800b162:	000c      	movs	r4, r1
 800b164:	9001      	str	r0, [sp, #4]
 800b166:	2a00      	cmp	r2, #0
 800b168:	d105      	bne.n	800b176 <_scanf_chars+0x1a>
 800b16a:	6989      	ldr	r1, [r1, #24]
 800b16c:	3201      	adds	r2, #1
 800b16e:	2900      	cmp	r1, #0
 800b170:	d000      	beq.n	800b174 <_scanf_chars+0x18>
 800b172:	3a02      	subs	r2, #2
 800b174:	60a2      	str	r2, [r4, #8]
 800b176:	6822      	ldr	r2, [r4, #0]
 800b178:	06d2      	lsls	r2, r2, #27
 800b17a:	d403      	bmi.n	800b184 <_scanf_chars+0x28>
 800b17c:	681a      	ldr	r2, [r3, #0]
 800b17e:	1d11      	adds	r1, r2, #4
 800b180:	6019      	str	r1, [r3, #0]
 800b182:	6817      	ldr	r7, [r2, #0]
 800b184:	2600      	movs	r6, #0
 800b186:	69a0      	ldr	r0, [r4, #24]
 800b188:	2800      	cmp	r0, #0
 800b18a:	d013      	beq.n	800b1b4 <_scanf_chars+0x58>
 800b18c:	2801      	cmp	r0, #1
 800b18e:	d108      	bne.n	800b1a2 <_scanf_chars+0x46>
 800b190:	682b      	ldr	r3, [r5, #0]
 800b192:	6962      	ldr	r2, [r4, #20]
 800b194:	781b      	ldrb	r3, [r3, #0]
 800b196:	5cd3      	ldrb	r3, [r2, r3]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d10b      	bne.n	800b1b4 <_scanf_chars+0x58>
 800b19c:	2e00      	cmp	r6, #0
 800b19e:	d038      	beq.n	800b212 <_scanf_chars+0xb6>
 800b1a0:	e026      	b.n	800b1f0 <_scanf_chars+0x94>
 800b1a2:	2802      	cmp	r0, #2
 800b1a4:	d124      	bne.n	800b1f0 <_scanf_chars+0x94>
 800b1a6:	682b      	ldr	r3, [r5, #0]
 800b1a8:	4a1a      	ldr	r2, [pc, #104]	; (800b214 <_scanf_chars+0xb8>)
 800b1aa:	781b      	ldrb	r3, [r3, #0]
 800b1ac:	5cd3      	ldrb	r3, [r2, r3]
 800b1ae:	2208      	movs	r2, #8
 800b1b0:	4213      	tst	r3, r2
 800b1b2:	d11d      	bne.n	800b1f0 <_scanf_chars+0x94>
 800b1b4:	2210      	movs	r2, #16
 800b1b6:	6823      	ldr	r3, [r4, #0]
 800b1b8:	3601      	adds	r6, #1
 800b1ba:	4213      	tst	r3, r2
 800b1bc:	d103      	bne.n	800b1c6 <_scanf_chars+0x6a>
 800b1be:	682b      	ldr	r3, [r5, #0]
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	703b      	strb	r3, [r7, #0]
 800b1c4:	3701      	adds	r7, #1
 800b1c6:	682a      	ldr	r2, [r5, #0]
 800b1c8:	686b      	ldr	r3, [r5, #4]
 800b1ca:	3201      	adds	r2, #1
 800b1cc:	602a      	str	r2, [r5, #0]
 800b1ce:	68a2      	ldr	r2, [r4, #8]
 800b1d0:	3b01      	subs	r3, #1
 800b1d2:	3a01      	subs	r2, #1
 800b1d4:	606b      	str	r3, [r5, #4]
 800b1d6:	60a2      	str	r2, [r4, #8]
 800b1d8:	2a00      	cmp	r2, #0
 800b1da:	d009      	beq.n	800b1f0 <_scanf_chars+0x94>
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	dcd2      	bgt.n	800b186 <_scanf_chars+0x2a>
 800b1e0:	23c0      	movs	r3, #192	; 0xc0
 800b1e2:	005b      	lsls	r3, r3, #1
 800b1e4:	0029      	movs	r1, r5
 800b1e6:	58e3      	ldr	r3, [r4, r3]
 800b1e8:	9801      	ldr	r0, [sp, #4]
 800b1ea:	4798      	blx	r3
 800b1ec:	2800      	cmp	r0, #0
 800b1ee:	d0ca      	beq.n	800b186 <_scanf_chars+0x2a>
 800b1f0:	6822      	ldr	r2, [r4, #0]
 800b1f2:	2310      	movs	r3, #16
 800b1f4:	0011      	movs	r1, r2
 800b1f6:	4019      	ands	r1, r3
 800b1f8:	421a      	tst	r2, r3
 800b1fa:	d106      	bne.n	800b20a <_scanf_chars+0xae>
 800b1fc:	68e3      	ldr	r3, [r4, #12]
 800b1fe:	3301      	adds	r3, #1
 800b200:	60e3      	str	r3, [r4, #12]
 800b202:	69a3      	ldr	r3, [r4, #24]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d000      	beq.n	800b20a <_scanf_chars+0xae>
 800b208:	7039      	strb	r1, [r7, #0]
 800b20a:	2000      	movs	r0, #0
 800b20c:	6923      	ldr	r3, [r4, #16]
 800b20e:	199e      	adds	r6, r3, r6
 800b210:	6126      	str	r6, [r4, #16]
 800b212:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b214:	0800c511 	.word	0x0800c511

0800b218 <_scanf_i>:
 800b218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b21a:	000c      	movs	r4, r1
 800b21c:	b08d      	sub	sp, #52	; 0x34
 800b21e:	9302      	str	r3, [sp, #8]
 800b220:	4b79      	ldr	r3, [pc, #484]	; (800b408 <_scanf_i+0x1f0>)
 800b222:	0016      	movs	r6, r2
 800b224:	9005      	str	r0, [sp, #20]
 800b226:	aa09      	add	r2, sp, #36	; 0x24
 800b228:	cb23      	ldmia	r3!, {r0, r1, r5}
 800b22a:	c223      	stmia	r2!, {r0, r1, r5}
 800b22c:	4b77      	ldr	r3, [pc, #476]	; (800b40c <_scanf_i+0x1f4>)
 800b22e:	9306      	str	r3, [sp, #24]
 800b230:	69a3      	ldr	r3, [r4, #24]
 800b232:	2b03      	cmp	r3, #3
 800b234:	d001      	beq.n	800b23a <_scanf_i+0x22>
 800b236:	4b76      	ldr	r3, [pc, #472]	; (800b410 <_scanf_i+0x1f8>)
 800b238:	9306      	str	r3, [sp, #24]
 800b23a:	22ae      	movs	r2, #174	; 0xae
 800b23c:	2000      	movs	r0, #0
 800b23e:	68a3      	ldr	r3, [r4, #8]
 800b240:	0052      	lsls	r2, r2, #1
 800b242:	1e59      	subs	r1, r3, #1
 800b244:	9004      	str	r0, [sp, #16]
 800b246:	4291      	cmp	r1, r2
 800b248:	d905      	bls.n	800b256 <_scanf_i+0x3e>
 800b24a:	3b5e      	subs	r3, #94	; 0x5e
 800b24c:	3bff      	subs	r3, #255	; 0xff
 800b24e:	9304      	str	r3, [sp, #16]
 800b250:	235e      	movs	r3, #94	; 0x5e
 800b252:	33ff      	adds	r3, #255	; 0xff
 800b254:	60a3      	str	r3, [r4, #8]
 800b256:	0023      	movs	r3, r4
 800b258:	331c      	adds	r3, #28
 800b25a:	9301      	str	r3, [sp, #4]
 800b25c:	23d0      	movs	r3, #208	; 0xd0
 800b25e:	2700      	movs	r7, #0
 800b260:	6822      	ldr	r2, [r4, #0]
 800b262:	011b      	lsls	r3, r3, #4
 800b264:	4313      	orrs	r3, r2
 800b266:	6023      	str	r3, [r4, #0]
 800b268:	9b01      	ldr	r3, [sp, #4]
 800b26a:	9303      	str	r3, [sp, #12]
 800b26c:	6833      	ldr	r3, [r6, #0]
 800b26e:	a809      	add	r0, sp, #36	; 0x24
 800b270:	7819      	ldrb	r1, [r3, #0]
 800b272:	00bb      	lsls	r3, r7, #2
 800b274:	2202      	movs	r2, #2
 800b276:	5818      	ldr	r0, [r3, r0]
 800b278:	f7fe ff1a 	bl	800a0b0 <memchr>
 800b27c:	2800      	cmp	r0, #0
 800b27e:	d02b      	beq.n	800b2d8 <_scanf_i+0xc0>
 800b280:	2f01      	cmp	r7, #1
 800b282:	d162      	bne.n	800b34a <_scanf_i+0x132>
 800b284:	6863      	ldr	r3, [r4, #4]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d106      	bne.n	800b298 <_scanf_i+0x80>
 800b28a:	3308      	adds	r3, #8
 800b28c:	6822      	ldr	r2, [r4, #0]
 800b28e:	6063      	str	r3, [r4, #4]
 800b290:	33f9      	adds	r3, #249	; 0xf9
 800b292:	33ff      	adds	r3, #255	; 0xff
 800b294:	4313      	orrs	r3, r2
 800b296:	6023      	str	r3, [r4, #0]
 800b298:	4b5e      	ldr	r3, [pc, #376]	; (800b414 <_scanf_i+0x1fc>)
 800b29a:	6822      	ldr	r2, [r4, #0]
 800b29c:	4013      	ands	r3, r2
 800b29e:	6023      	str	r3, [r4, #0]
 800b2a0:	68a3      	ldr	r3, [r4, #8]
 800b2a2:	1e5a      	subs	r2, r3, #1
 800b2a4:	60a2      	str	r2, [r4, #8]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d016      	beq.n	800b2d8 <_scanf_i+0xc0>
 800b2aa:	6833      	ldr	r3, [r6, #0]
 800b2ac:	1c5a      	adds	r2, r3, #1
 800b2ae:	6032      	str	r2, [r6, #0]
 800b2b0:	781b      	ldrb	r3, [r3, #0]
 800b2b2:	9a03      	ldr	r2, [sp, #12]
 800b2b4:	7013      	strb	r3, [r2, #0]
 800b2b6:	6873      	ldr	r3, [r6, #4]
 800b2b8:	1c55      	adds	r5, r2, #1
 800b2ba:	3b01      	subs	r3, #1
 800b2bc:	6073      	str	r3, [r6, #4]
 800b2be:	9503      	str	r5, [sp, #12]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	dc09      	bgt.n	800b2d8 <_scanf_i+0xc0>
 800b2c4:	23c0      	movs	r3, #192	; 0xc0
 800b2c6:	005b      	lsls	r3, r3, #1
 800b2c8:	58e3      	ldr	r3, [r4, r3]
 800b2ca:	0031      	movs	r1, r6
 800b2cc:	9805      	ldr	r0, [sp, #20]
 800b2ce:	9307      	str	r3, [sp, #28]
 800b2d0:	4798      	blx	r3
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	d000      	beq.n	800b2d8 <_scanf_i+0xc0>
 800b2d6:	e081      	b.n	800b3dc <_scanf_i+0x1c4>
 800b2d8:	3701      	adds	r7, #1
 800b2da:	2f03      	cmp	r7, #3
 800b2dc:	d1c6      	bne.n	800b26c <_scanf_i+0x54>
 800b2de:	6863      	ldr	r3, [r4, #4]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d101      	bne.n	800b2e8 <_scanf_i+0xd0>
 800b2e4:	330a      	adds	r3, #10
 800b2e6:	6063      	str	r3, [r4, #4]
 800b2e8:	2110      	movs	r1, #16
 800b2ea:	2700      	movs	r7, #0
 800b2ec:	6863      	ldr	r3, [r4, #4]
 800b2ee:	6960      	ldr	r0, [r4, #20]
 800b2f0:	1ac9      	subs	r1, r1, r3
 800b2f2:	4b49      	ldr	r3, [pc, #292]	; (800b418 <_scanf_i+0x200>)
 800b2f4:	18c9      	adds	r1, r1, r3
 800b2f6:	f000 f8ad 	bl	800b454 <__sccl>
 800b2fa:	9d03      	ldr	r5, [sp, #12]
 800b2fc:	68a3      	ldr	r3, [r4, #8]
 800b2fe:	6822      	ldr	r2, [r4, #0]
 800b300:	9303      	str	r3, [sp, #12]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d041      	beq.n	800b38a <_scanf_i+0x172>
 800b306:	6831      	ldr	r1, [r6, #0]
 800b308:	6963      	ldr	r3, [r4, #20]
 800b30a:	7808      	ldrb	r0, [r1, #0]
 800b30c:	5c1b      	ldrb	r3, [r3, r0]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d03b      	beq.n	800b38a <_scanf_i+0x172>
 800b312:	2830      	cmp	r0, #48	; 0x30
 800b314:	d129      	bne.n	800b36a <_scanf_i+0x152>
 800b316:	2380      	movs	r3, #128	; 0x80
 800b318:	011b      	lsls	r3, r3, #4
 800b31a:	421a      	tst	r2, r3
 800b31c:	d025      	beq.n	800b36a <_scanf_i+0x152>
 800b31e:	9b04      	ldr	r3, [sp, #16]
 800b320:	3701      	adds	r7, #1
 800b322:	2b00      	cmp	r3, #0
 800b324:	d005      	beq.n	800b332 <_scanf_i+0x11a>
 800b326:	001a      	movs	r2, r3
 800b328:	9b03      	ldr	r3, [sp, #12]
 800b32a:	3a01      	subs	r2, #1
 800b32c:	3301      	adds	r3, #1
 800b32e:	9204      	str	r2, [sp, #16]
 800b330:	60a3      	str	r3, [r4, #8]
 800b332:	6873      	ldr	r3, [r6, #4]
 800b334:	3b01      	subs	r3, #1
 800b336:	6073      	str	r3, [r6, #4]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	dd1d      	ble.n	800b378 <_scanf_i+0x160>
 800b33c:	6833      	ldr	r3, [r6, #0]
 800b33e:	3301      	adds	r3, #1
 800b340:	6033      	str	r3, [r6, #0]
 800b342:	68a3      	ldr	r3, [r4, #8]
 800b344:	3b01      	subs	r3, #1
 800b346:	60a3      	str	r3, [r4, #8]
 800b348:	e7d8      	b.n	800b2fc <_scanf_i+0xe4>
 800b34a:	2f02      	cmp	r7, #2
 800b34c:	d1a8      	bne.n	800b2a0 <_scanf_i+0x88>
 800b34e:	21c0      	movs	r1, #192	; 0xc0
 800b350:	2380      	movs	r3, #128	; 0x80
 800b352:	6822      	ldr	r2, [r4, #0]
 800b354:	00c9      	lsls	r1, r1, #3
 800b356:	4011      	ands	r1, r2
 800b358:	009b      	lsls	r3, r3, #2
 800b35a:	4299      	cmp	r1, r3
 800b35c:	d1bf      	bne.n	800b2de <_scanf_i+0xc6>
 800b35e:	3bf1      	subs	r3, #241	; 0xf1
 800b360:	3bff      	subs	r3, #255	; 0xff
 800b362:	6063      	str	r3, [r4, #4]
 800b364:	33f0      	adds	r3, #240	; 0xf0
 800b366:	4313      	orrs	r3, r2
 800b368:	e799      	b.n	800b29e <_scanf_i+0x86>
 800b36a:	4b2c      	ldr	r3, [pc, #176]	; (800b41c <_scanf_i+0x204>)
 800b36c:	4013      	ands	r3, r2
 800b36e:	6023      	str	r3, [r4, #0]
 800b370:	780b      	ldrb	r3, [r1, #0]
 800b372:	702b      	strb	r3, [r5, #0]
 800b374:	3501      	adds	r5, #1
 800b376:	e7dc      	b.n	800b332 <_scanf_i+0x11a>
 800b378:	23c0      	movs	r3, #192	; 0xc0
 800b37a:	005b      	lsls	r3, r3, #1
 800b37c:	58e3      	ldr	r3, [r4, r3]
 800b37e:	0031      	movs	r1, r6
 800b380:	9805      	ldr	r0, [sp, #20]
 800b382:	9303      	str	r3, [sp, #12]
 800b384:	4798      	blx	r3
 800b386:	2800      	cmp	r0, #0
 800b388:	d0db      	beq.n	800b342 <_scanf_i+0x12a>
 800b38a:	6823      	ldr	r3, [r4, #0]
 800b38c:	05db      	lsls	r3, r3, #23
 800b38e:	d50e      	bpl.n	800b3ae <_scanf_i+0x196>
 800b390:	9b01      	ldr	r3, [sp, #4]
 800b392:	429d      	cmp	r5, r3
 800b394:	d907      	bls.n	800b3a6 <_scanf_i+0x18e>
 800b396:	23be      	movs	r3, #190	; 0xbe
 800b398:	3d01      	subs	r5, #1
 800b39a:	005b      	lsls	r3, r3, #1
 800b39c:	0032      	movs	r2, r6
 800b39e:	7829      	ldrb	r1, [r5, #0]
 800b3a0:	58e3      	ldr	r3, [r4, r3]
 800b3a2:	9805      	ldr	r0, [sp, #20]
 800b3a4:	4798      	blx	r3
 800b3a6:	9b01      	ldr	r3, [sp, #4]
 800b3a8:	2001      	movs	r0, #1
 800b3aa:	429d      	cmp	r5, r3
 800b3ac:	d029      	beq.n	800b402 <_scanf_i+0x1ea>
 800b3ae:	6821      	ldr	r1, [r4, #0]
 800b3b0:	2310      	movs	r3, #16
 800b3b2:	000a      	movs	r2, r1
 800b3b4:	401a      	ands	r2, r3
 800b3b6:	4219      	tst	r1, r3
 800b3b8:	d11c      	bne.n	800b3f4 <_scanf_i+0x1dc>
 800b3ba:	702a      	strb	r2, [r5, #0]
 800b3bc:	6863      	ldr	r3, [r4, #4]
 800b3be:	9901      	ldr	r1, [sp, #4]
 800b3c0:	9805      	ldr	r0, [sp, #20]
 800b3c2:	9e06      	ldr	r6, [sp, #24]
 800b3c4:	47b0      	blx	r6
 800b3c6:	9b02      	ldr	r3, [sp, #8]
 800b3c8:	6821      	ldr	r1, [r4, #0]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	068a      	lsls	r2, r1, #26
 800b3ce:	d507      	bpl.n	800b3e0 <_scanf_i+0x1c8>
 800b3d0:	1d1a      	adds	r2, r3, #4
 800b3d2:	9902      	ldr	r1, [sp, #8]
 800b3d4:	600a      	str	r2, [r1, #0]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	6018      	str	r0, [r3, #0]
 800b3da:	e008      	b.n	800b3ee <_scanf_i+0x1d6>
 800b3dc:	2700      	movs	r7, #0
 800b3de:	e7d4      	b.n	800b38a <_scanf_i+0x172>
 800b3e0:	1d1a      	adds	r2, r3, #4
 800b3e2:	07ce      	lsls	r6, r1, #31
 800b3e4:	d5f5      	bpl.n	800b3d2 <_scanf_i+0x1ba>
 800b3e6:	9902      	ldr	r1, [sp, #8]
 800b3e8:	600a      	str	r2, [r1, #0]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	8018      	strh	r0, [r3, #0]
 800b3ee:	68e3      	ldr	r3, [r4, #12]
 800b3f0:	3301      	adds	r3, #1
 800b3f2:	60e3      	str	r3, [r4, #12]
 800b3f4:	2000      	movs	r0, #0
 800b3f6:	9b01      	ldr	r3, [sp, #4]
 800b3f8:	1aed      	subs	r5, r5, r3
 800b3fa:	6923      	ldr	r3, [r4, #16]
 800b3fc:	19ef      	adds	r7, r5, r7
 800b3fe:	19df      	adds	r7, r3, r7
 800b400:	6127      	str	r7, [r4, #16]
 800b402:	b00d      	add	sp, #52	; 0x34
 800b404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b406:	46c0      	nop			; (mov r8, r8)
 800b408:	0800c2f0 	.word	0x0800c2f0
 800b40c:	08008bd5 	.word	0x08008bd5
 800b410:	0800b605 	.word	0x0800b605
 800b414:	fffffaff 	.word	0xfffffaff
 800b418:	0800c88e 	.word	0x0800c88e
 800b41c:	fffff6ff 	.word	0xfffff6ff

0800b420 <_read_r>:
 800b420:	b570      	push	{r4, r5, r6, lr}
 800b422:	0004      	movs	r4, r0
 800b424:	0008      	movs	r0, r1
 800b426:	0011      	movs	r1, r2
 800b428:	001a      	movs	r2, r3
 800b42a:	2300      	movs	r3, #0
 800b42c:	4d05      	ldr	r5, [pc, #20]	; (800b444 <_read_r+0x24>)
 800b42e:	602b      	str	r3, [r5, #0]
 800b430:	f7f8 fe2a 	bl	8004088 <_read>
 800b434:	1c43      	adds	r3, r0, #1
 800b436:	d103      	bne.n	800b440 <_read_r+0x20>
 800b438:	682b      	ldr	r3, [r5, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d000      	beq.n	800b440 <_read_r+0x20>
 800b43e:	6023      	str	r3, [r4, #0]
 800b440:	bd70      	pop	{r4, r5, r6, pc}
 800b442:	46c0      	nop			; (mov r8, r8)
 800b444:	200009e0 	.word	0x200009e0

0800b448 <nan>:
 800b448:	2000      	movs	r0, #0
 800b44a:	4901      	ldr	r1, [pc, #4]	; (800b450 <nan+0x8>)
 800b44c:	4770      	bx	lr
 800b44e:	46c0      	nop			; (mov r8, r8)
 800b450:	7ff80000 	.word	0x7ff80000

0800b454 <__sccl>:
 800b454:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b456:	780b      	ldrb	r3, [r1, #0]
 800b458:	0004      	movs	r4, r0
 800b45a:	2b5e      	cmp	r3, #94	; 0x5e
 800b45c:	d00c      	beq.n	800b478 <__sccl+0x24>
 800b45e:	1c48      	adds	r0, r1, #1
 800b460:	2100      	movs	r1, #0
 800b462:	0022      	movs	r2, r4
 800b464:	1c65      	adds	r5, r4, #1
 800b466:	35ff      	adds	r5, #255	; 0xff
 800b468:	7011      	strb	r1, [r2, #0]
 800b46a:	3201      	adds	r2, #1
 800b46c:	42aa      	cmp	r2, r5
 800b46e:	d1fb      	bne.n	800b468 <__sccl+0x14>
 800b470:	2b00      	cmp	r3, #0
 800b472:	d105      	bne.n	800b480 <__sccl+0x2c>
 800b474:	3801      	subs	r0, #1
 800b476:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b478:	784b      	ldrb	r3, [r1, #1]
 800b47a:	1c88      	adds	r0, r1, #2
 800b47c:	2101      	movs	r1, #1
 800b47e:	e7f0      	b.n	800b462 <__sccl+0xe>
 800b480:	2201      	movs	r2, #1
 800b482:	262d      	movs	r6, #45	; 0x2d
 800b484:	4051      	eors	r1, r2
 800b486:	0002      	movs	r2, r0
 800b488:	54e1      	strb	r1, [r4, r3]
 800b48a:	7815      	ldrb	r5, [r2, #0]
 800b48c:	1c50      	adds	r0, r2, #1
 800b48e:	2d2d      	cmp	r5, #45	; 0x2d
 800b490:	d009      	beq.n	800b4a6 <__sccl+0x52>
 800b492:	2d5d      	cmp	r5, #93	; 0x5d
 800b494:	d0ef      	beq.n	800b476 <__sccl+0x22>
 800b496:	2d00      	cmp	r5, #0
 800b498:	d101      	bne.n	800b49e <__sccl+0x4a>
 800b49a:	0010      	movs	r0, r2
 800b49c:	e7eb      	b.n	800b476 <__sccl+0x22>
 800b49e:	002b      	movs	r3, r5
 800b4a0:	e7f1      	b.n	800b486 <__sccl+0x32>
 800b4a2:	0033      	movs	r3, r6
 800b4a4:	e7ef      	b.n	800b486 <__sccl+0x32>
 800b4a6:	7855      	ldrb	r5, [r2, #1]
 800b4a8:	2d5d      	cmp	r5, #93	; 0x5d
 800b4aa:	d0fa      	beq.n	800b4a2 <__sccl+0x4e>
 800b4ac:	42ab      	cmp	r3, r5
 800b4ae:	dcf8      	bgt.n	800b4a2 <__sccl+0x4e>
 800b4b0:	0018      	movs	r0, r3
 800b4b2:	3202      	adds	r2, #2
 800b4b4:	3001      	adds	r0, #1
 800b4b6:	5421      	strb	r1, [r4, r0]
 800b4b8:	4285      	cmp	r5, r0
 800b4ba:	dcfb      	bgt.n	800b4b4 <__sccl+0x60>
 800b4bc:	2000      	movs	r0, #0
 800b4be:	1c5f      	adds	r7, r3, #1
 800b4c0:	42ab      	cmp	r3, r5
 800b4c2:	da01      	bge.n	800b4c8 <__sccl+0x74>
 800b4c4:	1ae8      	subs	r0, r5, r3
 800b4c6:	3801      	subs	r0, #1
 800b4c8:	183b      	adds	r3, r7, r0
 800b4ca:	e7de      	b.n	800b48a <__sccl+0x36>

0800b4cc <strncmp>:
 800b4cc:	b530      	push	{r4, r5, lr}
 800b4ce:	0005      	movs	r5, r0
 800b4d0:	1e10      	subs	r0, r2, #0
 800b4d2:	d008      	beq.n	800b4e6 <strncmp+0x1a>
 800b4d4:	2400      	movs	r4, #0
 800b4d6:	3a01      	subs	r2, #1
 800b4d8:	5d2b      	ldrb	r3, [r5, r4]
 800b4da:	5d08      	ldrb	r0, [r1, r4]
 800b4dc:	4283      	cmp	r3, r0
 800b4de:	d101      	bne.n	800b4e4 <strncmp+0x18>
 800b4e0:	4294      	cmp	r4, r2
 800b4e2:	d101      	bne.n	800b4e8 <strncmp+0x1c>
 800b4e4:	1a18      	subs	r0, r3, r0
 800b4e6:	bd30      	pop	{r4, r5, pc}
 800b4e8:	3401      	adds	r4, #1
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d1f4      	bne.n	800b4d8 <strncmp+0xc>
 800b4ee:	e7f9      	b.n	800b4e4 <strncmp+0x18>

0800b4f0 <_strtoul_l.constprop.0>:
 800b4f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4f2:	b087      	sub	sp, #28
 800b4f4:	9202      	str	r2, [sp, #8]
 800b4f6:	4a42      	ldr	r2, [pc, #264]	; (800b600 <_strtoul_l.constprop.0+0x110>)
 800b4f8:	001e      	movs	r6, r3
 800b4fa:	9101      	str	r1, [sp, #4]
 800b4fc:	000b      	movs	r3, r1
 800b4fe:	4694      	mov	ip, r2
 800b500:	2108      	movs	r1, #8
 800b502:	9005      	str	r0, [sp, #20]
 800b504:	001a      	movs	r2, r3
 800b506:	4660      	mov	r0, ip
 800b508:	7814      	ldrb	r4, [r2, #0]
 800b50a:	3301      	adds	r3, #1
 800b50c:	5d00      	ldrb	r0, [r0, r4]
 800b50e:	001d      	movs	r5, r3
 800b510:	0007      	movs	r7, r0
 800b512:	400f      	ands	r7, r1
 800b514:	4208      	tst	r0, r1
 800b516:	d1f5      	bne.n	800b504 <_strtoul_l.constprop.0+0x14>
 800b518:	2c2d      	cmp	r4, #45	; 0x2d
 800b51a:	d13a      	bne.n	800b592 <_strtoul_l.constprop.0+0xa2>
 800b51c:	2701      	movs	r7, #1
 800b51e:	781c      	ldrb	r4, [r3, #0]
 800b520:	1c95      	adds	r5, r2, #2
 800b522:	2e00      	cmp	r6, #0
 800b524:	d067      	beq.n	800b5f6 <_strtoul_l.constprop.0+0x106>
 800b526:	2e10      	cmp	r6, #16
 800b528:	d109      	bne.n	800b53e <_strtoul_l.constprop.0+0x4e>
 800b52a:	2c30      	cmp	r4, #48	; 0x30
 800b52c:	d107      	bne.n	800b53e <_strtoul_l.constprop.0+0x4e>
 800b52e:	2220      	movs	r2, #32
 800b530:	782b      	ldrb	r3, [r5, #0]
 800b532:	4393      	bics	r3, r2
 800b534:	2b58      	cmp	r3, #88	; 0x58
 800b536:	d159      	bne.n	800b5ec <_strtoul_l.constprop.0+0xfc>
 800b538:	2610      	movs	r6, #16
 800b53a:	786c      	ldrb	r4, [r5, #1]
 800b53c:	3502      	adds	r5, #2
 800b53e:	2001      	movs	r0, #1
 800b540:	0031      	movs	r1, r6
 800b542:	4240      	negs	r0, r0
 800b544:	f7f4 fe02 	bl	800014c <__udivsi3>
 800b548:	9003      	str	r0, [sp, #12]
 800b54a:	2001      	movs	r0, #1
 800b54c:	0031      	movs	r1, r6
 800b54e:	4240      	negs	r0, r0
 800b550:	f7f4 fe82 	bl	8000258 <__aeabi_uidivmod>
 800b554:	2300      	movs	r3, #0
 800b556:	9104      	str	r1, [sp, #16]
 800b558:	2101      	movs	r1, #1
 800b55a:	2201      	movs	r2, #1
 800b55c:	0018      	movs	r0, r3
 800b55e:	468c      	mov	ip, r1
 800b560:	4252      	negs	r2, r2
 800b562:	0021      	movs	r1, r4
 800b564:	3930      	subs	r1, #48	; 0x30
 800b566:	2909      	cmp	r1, #9
 800b568:	d818      	bhi.n	800b59c <_strtoul_l.constprop.0+0xac>
 800b56a:	000c      	movs	r4, r1
 800b56c:	42a6      	cmp	r6, r4
 800b56e:	dd23      	ble.n	800b5b8 <_strtoul_l.constprop.0+0xc8>
 800b570:	2b00      	cmp	r3, #0
 800b572:	db1f      	blt.n	800b5b4 <_strtoul_l.constprop.0+0xc4>
 800b574:	9903      	ldr	r1, [sp, #12]
 800b576:	0013      	movs	r3, r2
 800b578:	4281      	cmp	r1, r0
 800b57a:	d307      	bcc.n	800b58c <_strtoul_l.constprop.0+0x9c>
 800b57c:	d103      	bne.n	800b586 <_strtoul_l.constprop.0+0x96>
 800b57e:	9904      	ldr	r1, [sp, #16]
 800b580:	0013      	movs	r3, r2
 800b582:	42a1      	cmp	r1, r4
 800b584:	db02      	blt.n	800b58c <_strtoul_l.constprop.0+0x9c>
 800b586:	4663      	mov	r3, ip
 800b588:	4370      	muls	r0, r6
 800b58a:	1820      	adds	r0, r4, r0
 800b58c:	782c      	ldrb	r4, [r5, #0]
 800b58e:	3501      	adds	r5, #1
 800b590:	e7e7      	b.n	800b562 <_strtoul_l.constprop.0+0x72>
 800b592:	2c2b      	cmp	r4, #43	; 0x2b
 800b594:	d1c5      	bne.n	800b522 <_strtoul_l.constprop.0+0x32>
 800b596:	781c      	ldrb	r4, [r3, #0]
 800b598:	1c95      	adds	r5, r2, #2
 800b59a:	e7c2      	b.n	800b522 <_strtoul_l.constprop.0+0x32>
 800b59c:	0021      	movs	r1, r4
 800b59e:	3941      	subs	r1, #65	; 0x41
 800b5a0:	2919      	cmp	r1, #25
 800b5a2:	d801      	bhi.n	800b5a8 <_strtoul_l.constprop.0+0xb8>
 800b5a4:	3c37      	subs	r4, #55	; 0x37
 800b5a6:	e7e1      	b.n	800b56c <_strtoul_l.constprop.0+0x7c>
 800b5a8:	0021      	movs	r1, r4
 800b5aa:	3961      	subs	r1, #97	; 0x61
 800b5ac:	2919      	cmp	r1, #25
 800b5ae:	d803      	bhi.n	800b5b8 <_strtoul_l.constprop.0+0xc8>
 800b5b0:	3c57      	subs	r4, #87	; 0x57
 800b5b2:	e7db      	b.n	800b56c <_strtoul_l.constprop.0+0x7c>
 800b5b4:	0013      	movs	r3, r2
 800b5b6:	e7e9      	b.n	800b58c <_strtoul_l.constprop.0+0x9c>
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	da09      	bge.n	800b5d0 <_strtoul_l.constprop.0+0xe0>
 800b5bc:	2322      	movs	r3, #34	; 0x22
 800b5be:	2001      	movs	r0, #1
 800b5c0:	9a05      	ldr	r2, [sp, #20]
 800b5c2:	4240      	negs	r0, r0
 800b5c4:	6013      	str	r3, [r2, #0]
 800b5c6:	9b02      	ldr	r3, [sp, #8]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d109      	bne.n	800b5e0 <_strtoul_l.constprop.0+0xf0>
 800b5cc:	b007      	add	sp, #28
 800b5ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5d0:	2f00      	cmp	r7, #0
 800b5d2:	d000      	beq.n	800b5d6 <_strtoul_l.constprop.0+0xe6>
 800b5d4:	4240      	negs	r0, r0
 800b5d6:	9a02      	ldr	r2, [sp, #8]
 800b5d8:	2a00      	cmp	r2, #0
 800b5da:	d0f7      	beq.n	800b5cc <_strtoul_l.constprop.0+0xdc>
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d001      	beq.n	800b5e4 <_strtoul_l.constprop.0+0xf4>
 800b5e0:	1e6b      	subs	r3, r5, #1
 800b5e2:	9301      	str	r3, [sp, #4]
 800b5e4:	9b02      	ldr	r3, [sp, #8]
 800b5e6:	9a01      	ldr	r2, [sp, #4]
 800b5e8:	601a      	str	r2, [r3, #0]
 800b5ea:	e7ef      	b.n	800b5cc <_strtoul_l.constprop.0+0xdc>
 800b5ec:	2430      	movs	r4, #48	; 0x30
 800b5ee:	2e00      	cmp	r6, #0
 800b5f0:	d1a5      	bne.n	800b53e <_strtoul_l.constprop.0+0x4e>
 800b5f2:	3608      	adds	r6, #8
 800b5f4:	e7a3      	b.n	800b53e <_strtoul_l.constprop.0+0x4e>
 800b5f6:	2c30      	cmp	r4, #48	; 0x30
 800b5f8:	d099      	beq.n	800b52e <_strtoul_l.constprop.0+0x3e>
 800b5fa:	260a      	movs	r6, #10
 800b5fc:	e79f      	b.n	800b53e <_strtoul_l.constprop.0+0x4e>
 800b5fe:	46c0      	nop			; (mov r8, r8)
 800b600:	0800c511 	.word	0x0800c511

0800b604 <_strtoul_r>:
 800b604:	b510      	push	{r4, lr}
 800b606:	f7ff ff73 	bl	800b4f0 <_strtoul_l.constprop.0>
 800b60a:	bd10      	pop	{r4, pc}

0800b60c <__submore>:
 800b60c:	000b      	movs	r3, r1
 800b60e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b610:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 800b612:	3344      	adds	r3, #68	; 0x44
 800b614:	000c      	movs	r4, r1
 800b616:	429d      	cmp	r5, r3
 800b618:	d11c      	bne.n	800b654 <__submore+0x48>
 800b61a:	2680      	movs	r6, #128	; 0x80
 800b61c:	00f6      	lsls	r6, r6, #3
 800b61e:	0031      	movs	r1, r6
 800b620:	f7fb fc60 	bl	8006ee4 <_malloc_r>
 800b624:	2800      	cmp	r0, #0
 800b626:	d102      	bne.n	800b62e <__submore+0x22>
 800b628:	2001      	movs	r0, #1
 800b62a:	4240      	negs	r0, r0
 800b62c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b62e:	0023      	movs	r3, r4
 800b630:	6360      	str	r0, [r4, #52]	; 0x34
 800b632:	63a6      	str	r6, [r4, #56]	; 0x38
 800b634:	3346      	adds	r3, #70	; 0x46
 800b636:	781a      	ldrb	r2, [r3, #0]
 800b638:	4b10      	ldr	r3, [pc, #64]	; (800b67c <__submore+0x70>)
 800b63a:	54c2      	strb	r2, [r0, r3]
 800b63c:	0023      	movs	r3, r4
 800b63e:	3345      	adds	r3, #69	; 0x45
 800b640:	781a      	ldrb	r2, [r3, #0]
 800b642:	4b0f      	ldr	r3, [pc, #60]	; (800b680 <__submore+0x74>)
 800b644:	54c2      	strb	r2, [r0, r3]
 800b646:	782a      	ldrb	r2, [r5, #0]
 800b648:	4b0e      	ldr	r3, [pc, #56]	; (800b684 <__submore+0x78>)
 800b64a:	54c2      	strb	r2, [r0, r3]
 800b64c:	18c0      	adds	r0, r0, r3
 800b64e:	6020      	str	r0, [r4, #0]
 800b650:	2000      	movs	r0, #0
 800b652:	e7eb      	b.n	800b62c <__submore+0x20>
 800b654:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 800b656:	0029      	movs	r1, r5
 800b658:	0073      	lsls	r3, r6, #1
 800b65a:	001a      	movs	r2, r3
 800b65c:	9301      	str	r3, [sp, #4]
 800b65e:	f000 fa20 	bl	800baa2 <_realloc_r>
 800b662:	1e05      	subs	r5, r0, #0
 800b664:	d0e0      	beq.n	800b628 <__submore+0x1c>
 800b666:	1987      	adds	r7, r0, r6
 800b668:	0001      	movs	r1, r0
 800b66a:	0032      	movs	r2, r6
 800b66c:	0038      	movs	r0, r7
 800b66e:	f7fe fd2a 	bl	800a0c6 <memcpy>
 800b672:	9b01      	ldr	r3, [sp, #4]
 800b674:	6027      	str	r7, [r4, #0]
 800b676:	6365      	str	r5, [r4, #52]	; 0x34
 800b678:	63a3      	str	r3, [r4, #56]	; 0x38
 800b67a:	e7e9      	b.n	800b650 <__submore+0x44>
 800b67c:	000003ff 	.word	0x000003ff
 800b680:	000003fe 	.word	0x000003fe
 800b684:	000003fd 	.word	0x000003fd

0800b688 <__ascii_wctomb>:
 800b688:	0003      	movs	r3, r0
 800b68a:	1e08      	subs	r0, r1, #0
 800b68c:	d005      	beq.n	800b69a <__ascii_wctomb+0x12>
 800b68e:	2aff      	cmp	r2, #255	; 0xff
 800b690:	d904      	bls.n	800b69c <__ascii_wctomb+0x14>
 800b692:	228a      	movs	r2, #138	; 0x8a
 800b694:	2001      	movs	r0, #1
 800b696:	601a      	str	r2, [r3, #0]
 800b698:	4240      	negs	r0, r0
 800b69a:	4770      	bx	lr
 800b69c:	2001      	movs	r0, #1
 800b69e:	700a      	strb	r2, [r1, #0]
 800b6a0:	e7fb      	b.n	800b69a <__ascii_wctomb+0x12>
	...

0800b6a4 <__assert_func>:
 800b6a4:	b530      	push	{r4, r5, lr}
 800b6a6:	0014      	movs	r4, r2
 800b6a8:	001a      	movs	r2, r3
 800b6aa:	4b09      	ldr	r3, [pc, #36]	; (800b6d0 <__assert_func+0x2c>)
 800b6ac:	0005      	movs	r5, r0
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	b085      	sub	sp, #20
 800b6b2:	68d8      	ldr	r0, [r3, #12]
 800b6b4:	4b07      	ldr	r3, [pc, #28]	; (800b6d4 <__assert_func+0x30>)
 800b6b6:	2c00      	cmp	r4, #0
 800b6b8:	d101      	bne.n	800b6be <__assert_func+0x1a>
 800b6ba:	4b07      	ldr	r3, [pc, #28]	; (800b6d8 <__assert_func+0x34>)
 800b6bc:	001c      	movs	r4, r3
 800b6be:	9301      	str	r3, [sp, #4]
 800b6c0:	9100      	str	r1, [sp, #0]
 800b6c2:	002b      	movs	r3, r5
 800b6c4:	4905      	ldr	r1, [pc, #20]	; (800b6dc <__assert_func+0x38>)
 800b6c6:	9402      	str	r4, [sp, #8]
 800b6c8:	f000 f9b8 	bl	800ba3c <fiprintf>
 800b6cc:	f000 fc48 	bl	800bf60 <abort>
 800b6d0:	20000054 	.word	0x20000054
 800b6d4:	0800c8a0 	.word	0x0800c8a0
 800b6d8:	0800c8db 	.word	0x0800c8db
 800b6dc:	0800c8ad 	.word	0x0800c8ad

0800b6e0 <__sflush_r>:
 800b6e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6e2:	898b      	ldrh	r3, [r1, #12]
 800b6e4:	0005      	movs	r5, r0
 800b6e6:	000c      	movs	r4, r1
 800b6e8:	071a      	lsls	r2, r3, #28
 800b6ea:	d45f      	bmi.n	800b7ac <__sflush_r+0xcc>
 800b6ec:	684a      	ldr	r2, [r1, #4]
 800b6ee:	2a00      	cmp	r2, #0
 800b6f0:	dc04      	bgt.n	800b6fc <__sflush_r+0x1c>
 800b6f2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800b6f4:	2a00      	cmp	r2, #0
 800b6f6:	dc01      	bgt.n	800b6fc <__sflush_r+0x1c>
 800b6f8:	2000      	movs	r0, #0
 800b6fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b6fc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b6fe:	2f00      	cmp	r7, #0
 800b700:	d0fa      	beq.n	800b6f8 <__sflush_r+0x18>
 800b702:	2200      	movs	r2, #0
 800b704:	2180      	movs	r1, #128	; 0x80
 800b706:	682e      	ldr	r6, [r5, #0]
 800b708:	602a      	str	r2, [r5, #0]
 800b70a:	001a      	movs	r2, r3
 800b70c:	0149      	lsls	r1, r1, #5
 800b70e:	400a      	ands	r2, r1
 800b710:	420b      	tst	r3, r1
 800b712:	d034      	beq.n	800b77e <__sflush_r+0x9e>
 800b714:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b716:	89a3      	ldrh	r3, [r4, #12]
 800b718:	075b      	lsls	r3, r3, #29
 800b71a:	d506      	bpl.n	800b72a <__sflush_r+0x4a>
 800b71c:	6863      	ldr	r3, [r4, #4]
 800b71e:	1ac0      	subs	r0, r0, r3
 800b720:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b722:	2b00      	cmp	r3, #0
 800b724:	d001      	beq.n	800b72a <__sflush_r+0x4a>
 800b726:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b728:	1ac0      	subs	r0, r0, r3
 800b72a:	0002      	movs	r2, r0
 800b72c:	6a21      	ldr	r1, [r4, #32]
 800b72e:	2300      	movs	r3, #0
 800b730:	0028      	movs	r0, r5
 800b732:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b734:	47b8      	blx	r7
 800b736:	89a1      	ldrh	r1, [r4, #12]
 800b738:	1c43      	adds	r3, r0, #1
 800b73a:	d106      	bne.n	800b74a <__sflush_r+0x6a>
 800b73c:	682b      	ldr	r3, [r5, #0]
 800b73e:	2b1d      	cmp	r3, #29
 800b740:	d831      	bhi.n	800b7a6 <__sflush_r+0xc6>
 800b742:	4a2c      	ldr	r2, [pc, #176]	; (800b7f4 <__sflush_r+0x114>)
 800b744:	40da      	lsrs	r2, r3
 800b746:	07d3      	lsls	r3, r2, #31
 800b748:	d52d      	bpl.n	800b7a6 <__sflush_r+0xc6>
 800b74a:	2300      	movs	r3, #0
 800b74c:	6063      	str	r3, [r4, #4]
 800b74e:	6923      	ldr	r3, [r4, #16]
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	04cb      	lsls	r3, r1, #19
 800b754:	d505      	bpl.n	800b762 <__sflush_r+0x82>
 800b756:	1c43      	adds	r3, r0, #1
 800b758:	d102      	bne.n	800b760 <__sflush_r+0x80>
 800b75a:	682b      	ldr	r3, [r5, #0]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d100      	bne.n	800b762 <__sflush_r+0x82>
 800b760:	6560      	str	r0, [r4, #84]	; 0x54
 800b762:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b764:	602e      	str	r6, [r5, #0]
 800b766:	2900      	cmp	r1, #0
 800b768:	d0c6      	beq.n	800b6f8 <__sflush_r+0x18>
 800b76a:	0023      	movs	r3, r4
 800b76c:	3344      	adds	r3, #68	; 0x44
 800b76e:	4299      	cmp	r1, r3
 800b770:	d002      	beq.n	800b778 <__sflush_r+0x98>
 800b772:	0028      	movs	r0, r5
 800b774:	f7fb fb4a 	bl	8006e0c <_free_r>
 800b778:	2000      	movs	r0, #0
 800b77a:	6360      	str	r0, [r4, #52]	; 0x34
 800b77c:	e7bd      	b.n	800b6fa <__sflush_r+0x1a>
 800b77e:	2301      	movs	r3, #1
 800b780:	0028      	movs	r0, r5
 800b782:	6a21      	ldr	r1, [r4, #32]
 800b784:	47b8      	blx	r7
 800b786:	1c43      	adds	r3, r0, #1
 800b788:	d1c5      	bne.n	800b716 <__sflush_r+0x36>
 800b78a:	682b      	ldr	r3, [r5, #0]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d0c2      	beq.n	800b716 <__sflush_r+0x36>
 800b790:	2b1d      	cmp	r3, #29
 800b792:	d001      	beq.n	800b798 <__sflush_r+0xb8>
 800b794:	2b16      	cmp	r3, #22
 800b796:	d101      	bne.n	800b79c <__sflush_r+0xbc>
 800b798:	602e      	str	r6, [r5, #0]
 800b79a:	e7ad      	b.n	800b6f8 <__sflush_r+0x18>
 800b79c:	2340      	movs	r3, #64	; 0x40
 800b79e:	89a2      	ldrh	r2, [r4, #12]
 800b7a0:	4313      	orrs	r3, r2
 800b7a2:	81a3      	strh	r3, [r4, #12]
 800b7a4:	e7a9      	b.n	800b6fa <__sflush_r+0x1a>
 800b7a6:	2340      	movs	r3, #64	; 0x40
 800b7a8:	430b      	orrs	r3, r1
 800b7aa:	e7fa      	b.n	800b7a2 <__sflush_r+0xc2>
 800b7ac:	690f      	ldr	r7, [r1, #16]
 800b7ae:	2f00      	cmp	r7, #0
 800b7b0:	d0a2      	beq.n	800b6f8 <__sflush_r+0x18>
 800b7b2:	680a      	ldr	r2, [r1, #0]
 800b7b4:	600f      	str	r7, [r1, #0]
 800b7b6:	1bd2      	subs	r2, r2, r7
 800b7b8:	9201      	str	r2, [sp, #4]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	079b      	lsls	r3, r3, #30
 800b7be:	d100      	bne.n	800b7c2 <__sflush_r+0xe2>
 800b7c0:	694a      	ldr	r2, [r1, #20]
 800b7c2:	60a2      	str	r2, [r4, #8]
 800b7c4:	9b01      	ldr	r3, [sp, #4]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	dc00      	bgt.n	800b7cc <__sflush_r+0xec>
 800b7ca:	e795      	b.n	800b6f8 <__sflush_r+0x18>
 800b7cc:	003a      	movs	r2, r7
 800b7ce:	0028      	movs	r0, r5
 800b7d0:	9b01      	ldr	r3, [sp, #4]
 800b7d2:	6a21      	ldr	r1, [r4, #32]
 800b7d4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b7d6:	47b0      	blx	r6
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	dc06      	bgt.n	800b7ea <__sflush_r+0x10a>
 800b7dc:	2340      	movs	r3, #64	; 0x40
 800b7de:	2001      	movs	r0, #1
 800b7e0:	89a2      	ldrh	r2, [r4, #12]
 800b7e2:	4240      	negs	r0, r0
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	81a3      	strh	r3, [r4, #12]
 800b7e8:	e787      	b.n	800b6fa <__sflush_r+0x1a>
 800b7ea:	9b01      	ldr	r3, [sp, #4]
 800b7ec:	183f      	adds	r7, r7, r0
 800b7ee:	1a1b      	subs	r3, r3, r0
 800b7f0:	9301      	str	r3, [sp, #4]
 800b7f2:	e7e7      	b.n	800b7c4 <__sflush_r+0xe4>
 800b7f4:	20400001 	.word	0x20400001

0800b7f8 <_fflush_r>:
 800b7f8:	690b      	ldr	r3, [r1, #16]
 800b7fa:	b570      	push	{r4, r5, r6, lr}
 800b7fc:	0005      	movs	r5, r0
 800b7fe:	000c      	movs	r4, r1
 800b800:	2b00      	cmp	r3, #0
 800b802:	d102      	bne.n	800b80a <_fflush_r+0x12>
 800b804:	2500      	movs	r5, #0
 800b806:	0028      	movs	r0, r5
 800b808:	bd70      	pop	{r4, r5, r6, pc}
 800b80a:	2800      	cmp	r0, #0
 800b80c:	d004      	beq.n	800b818 <_fflush_r+0x20>
 800b80e:	6983      	ldr	r3, [r0, #24]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d101      	bne.n	800b818 <_fflush_r+0x20>
 800b814:	f000 f892 	bl	800b93c <__sinit>
 800b818:	4b14      	ldr	r3, [pc, #80]	; (800b86c <_fflush_r+0x74>)
 800b81a:	429c      	cmp	r4, r3
 800b81c:	d11b      	bne.n	800b856 <_fflush_r+0x5e>
 800b81e:	686c      	ldr	r4, [r5, #4]
 800b820:	220c      	movs	r2, #12
 800b822:	5ea3      	ldrsh	r3, [r4, r2]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d0ed      	beq.n	800b804 <_fflush_r+0xc>
 800b828:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b82a:	07d2      	lsls	r2, r2, #31
 800b82c:	d404      	bmi.n	800b838 <_fflush_r+0x40>
 800b82e:	059b      	lsls	r3, r3, #22
 800b830:	d402      	bmi.n	800b838 <_fflush_r+0x40>
 800b832:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b834:	f000 f933 	bl	800ba9e <__retarget_lock_acquire_recursive>
 800b838:	0028      	movs	r0, r5
 800b83a:	0021      	movs	r1, r4
 800b83c:	f7ff ff50 	bl	800b6e0 <__sflush_r>
 800b840:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b842:	0005      	movs	r5, r0
 800b844:	07db      	lsls	r3, r3, #31
 800b846:	d4de      	bmi.n	800b806 <_fflush_r+0xe>
 800b848:	89a3      	ldrh	r3, [r4, #12]
 800b84a:	059b      	lsls	r3, r3, #22
 800b84c:	d4db      	bmi.n	800b806 <_fflush_r+0xe>
 800b84e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b850:	f000 f926 	bl	800baa0 <__retarget_lock_release_recursive>
 800b854:	e7d7      	b.n	800b806 <_fflush_r+0xe>
 800b856:	4b06      	ldr	r3, [pc, #24]	; (800b870 <_fflush_r+0x78>)
 800b858:	429c      	cmp	r4, r3
 800b85a:	d101      	bne.n	800b860 <_fflush_r+0x68>
 800b85c:	68ac      	ldr	r4, [r5, #8]
 800b85e:	e7df      	b.n	800b820 <_fflush_r+0x28>
 800b860:	4b04      	ldr	r3, [pc, #16]	; (800b874 <_fflush_r+0x7c>)
 800b862:	429c      	cmp	r4, r3
 800b864:	d1dc      	bne.n	800b820 <_fflush_r+0x28>
 800b866:	68ec      	ldr	r4, [r5, #12]
 800b868:	e7da      	b.n	800b820 <_fflush_r+0x28>
 800b86a:	46c0      	nop			; (mov r8, r8)
 800b86c:	0800c8fc 	.word	0x0800c8fc
 800b870:	0800c91c 	.word	0x0800c91c
 800b874:	0800c8dc 	.word	0x0800c8dc

0800b878 <std>:
 800b878:	2300      	movs	r3, #0
 800b87a:	b510      	push	{r4, lr}
 800b87c:	0004      	movs	r4, r0
 800b87e:	6003      	str	r3, [r0, #0]
 800b880:	6043      	str	r3, [r0, #4]
 800b882:	6083      	str	r3, [r0, #8]
 800b884:	8181      	strh	r1, [r0, #12]
 800b886:	6643      	str	r3, [r0, #100]	; 0x64
 800b888:	0019      	movs	r1, r3
 800b88a:	81c2      	strh	r2, [r0, #14]
 800b88c:	6103      	str	r3, [r0, #16]
 800b88e:	6143      	str	r3, [r0, #20]
 800b890:	6183      	str	r3, [r0, #24]
 800b892:	2208      	movs	r2, #8
 800b894:	305c      	adds	r0, #92	; 0x5c
 800b896:	f7fb fab0 	bl	8006dfa <memset>
 800b89a:	4b05      	ldr	r3, [pc, #20]	; (800b8b0 <std+0x38>)
 800b89c:	6224      	str	r4, [r4, #32]
 800b89e:	6263      	str	r3, [r4, #36]	; 0x24
 800b8a0:	4b04      	ldr	r3, [pc, #16]	; (800b8b4 <std+0x3c>)
 800b8a2:	62a3      	str	r3, [r4, #40]	; 0x28
 800b8a4:	4b04      	ldr	r3, [pc, #16]	; (800b8b8 <std+0x40>)
 800b8a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b8a8:	4b04      	ldr	r3, [pc, #16]	; (800b8bc <std+0x44>)
 800b8aa:	6323      	str	r3, [r4, #48]	; 0x30
 800b8ac:	bd10      	pop	{r4, pc}
 800b8ae:	46c0      	nop			; (mov r8, r8)
 800b8b0:	08007d79 	.word	0x08007d79
 800b8b4:	08007da5 	.word	0x08007da5
 800b8b8:	08007ddd 	.word	0x08007ddd
 800b8bc:	08007e09 	.word	0x08007e09

0800b8c0 <_cleanup_r>:
 800b8c0:	b510      	push	{r4, lr}
 800b8c2:	4902      	ldr	r1, [pc, #8]	; (800b8cc <_cleanup_r+0xc>)
 800b8c4:	f000 f8ca 	bl	800ba5c <_fwalk_reent>
 800b8c8:	bd10      	pop	{r4, pc}
 800b8ca:	46c0      	nop			; (mov r8, r8)
 800b8cc:	0800b7f9 	.word	0x0800b7f9

0800b8d0 <__sfmoreglue>:
 800b8d0:	b570      	push	{r4, r5, r6, lr}
 800b8d2:	2568      	movs	r5, #104	; 0x68
 800b8d4:	1e4a      	subs	r2, r1, #1
 800b8d6:	4355      	muls	r5, r2
 800b8d8:	000e      	movs	r6, r1
 800b8da:	0029      	movs	r1, r5
 800b8dc:	3174      	adds	r1, #116	; 0x74
 800b8de:	f7fb fb01 	bl	8006ee4 <_malloc_r>
 800b8e2:	1e04      	subs	r4, r0, #0
 800b8e4:	d008      	beq.n	800b8f8 <__sfmoreglue+0x28>
 800b8e6:	2100      	movs	r1, #0
 800b8e8:	002a      	movs	r2, r5
 800b8ea:	6001      	str	r1, [r0, #0]
 800b8ec:	6046      	str	r6, [r0, #4]
 800b8ee:	300c      	adds	r0, #12
 800b8f0:	60a0      	str	r0, [r4, #8]
 800b8f2:	3268      	adds	r2, #104	; 0x68
 800b8f4:	f7fb fa81 	bl	8006dfa <memset>
 800b8f8:	0020      	movs	r0, r4
 800b8fa:	bd70      	pop	{r4, r5, r6, pc}

0800b8fc <__sfp_lock_acquire>:
 800b8fc:	b510      	push	{r4, lr}
 800b8fe:	4802      	ldr	r0, [pc, #8]	; (800b908 <__sfp_lock_acquire+0xc>)
 800b900:	f000 f8cd 	bl	800ba9e <__retarget_lock_acquire_recursive>
 800b904:	bd10      	pop	{r4, pc}
 800b906:	46c0      	nop			; (mov r8, r8)
 800b908:	200009e5 	.word	0x200009e5

0800b90c <__sfp_lock_release>:
 800b90c:	b510      	push	{r4, lr}
 800b90e:	4802      	ldr	r0, [pc, #8]	; (800b918 <__sfp_lock_release+0xc>)
 800b910:	f000 f8c6 	bl	800baa0 <__retarget_lock_release_recursive>
 800b914:	bd10      	pop	{r4, pc}
 800b916:	46c0      	nop			; (mov r8, r8)
 800b918:	200009e5 	.word	0x200009e5

0800b91c <__sinit_lock_acquire>:
 800b91c:	b510      	push	{r4, lr}
 800b91e:	4802      	ldr	r0, [pc, #8]	; (800b928 <__sinit_lock_acquire+0xc>)
 800b920:	f000 f8bd 	bl	800ba9e <__retarget_lock_acquire_recursive>
 800b924:	bd10      	pop	{r4, pc}
 800b926:	46c0      	nop			; (mov r8, r8)
 800b928:	200009e6 	.word	0x200009e6

0800b92c <__sinit_lock_release>:
 800b92c:	b510      	push	{r4, lr}
 800b92e:	4802      	ldr	r0, [pc, #8]	; (800b938 <__sinit_lock_release+0xc>)
 800b930:	f000 f8b6 	bl	800baa0 <__retarget_lock_release_recursive>
 800b934:	bd10      	pop	{r4, pc}
 800b936:	46c0      	nop			; (mov r8, r8)
 800b938:	200009e6 	.word	0x200009e6

0800b93c <__sinit>:
 800b93c:	b513      	push	{r0, r1, r4, lr}
 800b93e:	0004      	movs	r4, r0
 800b940:	f7ff ffec 	bl	800b91c <__sinit_lock_acquire>
 800b944:	69a3      	ldr	r3, [r4, #24]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d002      	beq.n	800b950 <__sinit+0x14>
 800b94a:	f7ff ffef 	bl	800b92c <__sinit_lock_release>
 800b94e:	bd13      	pop	{r0, r1, r4, pc}
 800b950:	64a3      	str	r3, [r4, #72]	; 0x48
 800b952:	64e3      	str	r3, [r4, #76]	; 0x4c
 800b954:	6523      	str	r3, [r4, #80]	; 0x50
 800b956:	4b13      	ldr	r3, [pc, #76]	; (800b9a4 <__sinit+0x68>)
 800b958:	4a13      	ldr	r2, [pc, #76]	; (800b9a8 <__sinit+0x6c>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	62a2      	str	r2, [r4, #40]	; 0x28
 800b95e:	9301      	str	r3, [sp, #4]
 800b960:	42a3      	cmp	r3, r4
 800b962:	d101      	bne.n	800b968 <__sinit+0x2c>
 800b964:	2301      	movs	r3, #1
 800b966:	61a3      	str	r3, [r4, #24]
 800b968:	0020      	movs	r0, r4
 800b96a:	f000 f81f 	bl	800b9ac <__sfp>
 800b96e:	6060      	str	r0, [r4, #4]
 800b970:	0020      	movs	r0, r4
 800b972:	f000 f81b 	bl	800b9ac <__sfp>
 800b976:	60a0      	str	r0, [r4, #8]
 800b978:	0020      	movs	r0, r4
 800b97a:	f000 f817 	bl	800b9ac <__sfp>
 800b97e:	2200      	movs	r2, #0
 800b980:	2104      	movs	r1, #4
 800b982:	60e0      	str	r0, [r4, #12]
 800b984:	6860      	ldr	r0, [r4, #4]
 800b986:	f7ff ff77 	bl	800b878 <std>
 800b98a:	2201      	movs	r2, #1
 800b98c:	2109      	movs	r1, #9
 800b98e:	68a0      	ldr	r0, [r4, #8]
 800b990:	f7ff ff72 	bl	800b878 <std>
 800b994:	2202      	movs	r2, #2
 800b996:	2112      	movs	r1, #18
 800b998:	68e0      	ldr	r0, [r4, #12]
 800b99a:	f7ff ff6d 	bl	800b878 <std>
 800b99e:	2301      	movs	r3, #1
 800b9a0:	61a3      	str	r3, [r4, #24]
 800b9a2:	e7d2      	b.n	800b94a <__sinit+0xe>
 800b9a4:	0800c484 	.word	0x0800c484
 800b9a8:	0800b8c1 	.word	0x0800b8c1

0800b9ac <__sfp>:
 800b9ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ae:	0007      	movs	r7, r0
 800b9b0:	f7ff ffa4 	bl	800b8fc <__sfp_lock_acquire>
 800b9b4:	4b1f      	ldr	r3, [pc, #124]	; (800ba34 <__sfp+0x88>)
 800b9b6:	681e      	ldr	r6, [r3, #0]
 800b9b8:	69b3      	ldr	r3, [r6, #24]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d102      	bne.n	800b9c4 <__sfp+0x18>
 800b9be:	0030      	movs	r0, r6
 800b9c0:	f7ff ffbc 	bl	800b93c <__sinit>
 800b9c4:	3648      	adds	r6, #72	; 0x48
 800b9c6:	68b4      	ldr	r4, [r6, #8]
 800b9c8:	6873      	ldr	r3, [r6, #4]
 800b9ca:	3b01      	subs	r3, #1
 800b9cc:	d504      	bpl.n	800b9d8 <__sfp+0x2c>
 800b9ce:	6833      	ldr	r3, [r6, #0]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d022      	beq.n	800ba1a <__sfp+0x6e>
 800b9d4:	6836      	ldr	r6, [r6, #0]
 800b9d6:	e7f6      	b.n	800b9c6 <__sfp+0x1a>
 800b9d8:	220c      	movs	r2, #12
 800b9da:	5ea5      	ldrsh	r5, [r4, r2]
 800b9dc:	2d00      	cmp	r5, #0
 800b9de:	d11a      	bne.n	800ba16 <__sfp+0x6a>
 800b9e0:	0020      	movs	r0, r4
 800b9e2:	4b15      	ldr	r3, [pc, #84]	; (800ba38 <__sfp+0x8c>)
 800b9e4:	3058      	adds	r0, #88	; 0x58
 800b9e6:	60e3      	str	r3, [r4, #12]
 800b9e8:	6665      	str	r5, [r4, #100]	; 0x64
 800b9ea:	f000 f857 	bl	800ba9c <__retarget_lock_init_recursive>
 800b9ee:	f7ff ff8d 	bl	800b90c <__sfp_lock_release>
 800b9f2:	0020      	movs	r0, r4
 800b9f4:	2208      	movs	r2, #8
 800b9f6:	0029      	movs	r1, r5
 800b9f8:	6025      	str	r5, [r4, #0]
 800b9fa:	60a5      	str	r5, [r4, #8]
 800b9fc:	6065      	str	r5, [r4, #4]
 800b9fe:	6125      	str	r5, [r4, #16]
 800ba00:	6165      	str	r5, [r4, #20]
 800ba02:	61a5      	str	r5, [r4, #24]
 800ba04:	305c      	adds	r0, #92	; 0x5c
 800ba06:	f7fb f9f8 	bl	8006dfa <memset>
 800ba0a:	6365      	str	r5, [r4, #52]	; 0x34
 800ba0c:	63a5      	str	r5, [r4, #56]	; 0x38
 800ba0e:	64a5      	str	r5, [r4, #72]	; 0x48
 800ba10:	64e5      	str	r5, [r4, #76]	; 0x4c
 800ba12:	0020      	movs	r0, r4
 800ba14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba16:	3468      	adds	r4, #104	; 0x68
 800ba18:	e7d7      	b.n	800b9ca <__sfp+0x1e>
 800ba1a:	2104      	movs	r1, #4
 800ba1c:	0038      	movs	r0, r7
 800ba1e:	f7ff ff57 	bl	800b8d0 <__sfmoreglue>
 800ba22:	1e04      	subs	r4, r0, #0
 800ba24:	6030      	str	r0, [r6, #0]
 800ba26:	d1d5      	bne.n	800b9d4 <__sfp+0x28>
 800ba28:	f7ff ff70 	bl	800b90c <__sfp_lock_release>
 800ba2c:	230c      	movs	r3, #12
 800ba2e:	603b      	str	r3, [r7, #0]
 800ba30:	e7ef      	b.n	800ba12 <__sfp+0x66>
 800ba32:	46c0      	nop			; (mov r8, r8)
 800ba34:	0800c484 	.word	0x0800c484
 800ba38:	ffff0001 	.word	0xffff0001

0800ba3c <fiprintf>:
 800ba3c:	b40e      	push	{r1, r2, r3}
 800ba3e:	b503      	push	{r0, r1, lr}
 800ba40:	0001      	movs	r1, r0
 800ba42:	ab03      	add	r3, sp, #12
 800ba44:	4804      	ldr	r0, [pc, #16]	; (800ba58 <fiprintf+0x1c>)
 800ba46:	cb04      	ldmia	r3!, {r2}
 800ba48:	6800      	ldr	r0, [r0, #0]
 800ba4a:	9301      	str	r3, [sp, #4]
 800ba4c:	f000 f880 	bl	800bb50 <_vfiprintf_r>
 800ba50:	b002      	add	sp, #8
 800ba52:	bc08      	pop	{r3}
 800ba54:	b003      	add	sp, #12
 800ba56:	4718      	bx	r3
 800ba58:	20000054 	.word	0x20000054

0800ba5c <_fwalk_reent>:
 800ba5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba5e:	0004      	movs	r4, r0
 800ba60:	0006      	movs	r6, r0
 800ba62:	2700      	movs	r7, #0
 800ba64:	9101      	str	r1, [sp, #4]
 800ba66:	3448      	adds	r4, #72	; 0x48
 800ba68:	6863      	ldr	r3, [r4, #4]
 800ba6a:	68a5      	ldr	r5, [r4, #8]
 800ba6c:	9300      	str	r3, [sp, #0]
 800ba6e:	9b00      	ldr	r3, [sp, #0]
 800ba70:	3b01      	subs	r3, #1
 800ba72:	9300      	str	r3, [sp, #0]
 800ba74:	d504      	bpl.n	800ba80 <_fwalk_reent+0x24>
 800ba76:	6824      	ldr	r4, [r4, #0]
 800ba78:	2c00      	cmp	r4, #0
 800ba7a:	d1f5      	bne.n	800ba68 <_fwalk_reent+0xc>
 800ba7c:	0038      	movs	r0, r7
 800ba7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba80:	89ab      	ldrh	r3, [r5, #12]
 800ba82:	2b01      	cmp	r3, #1
 800ba84:	d908      	bls.n	800ba98 <_fwalk_reent+0x3c>
 800ba86:	220e      	movs	r2, #14
 800ba88:	5eab      	ldrsh	r3, [r5, r2]
 800ba8a:	3301      	adds	r3, #1
 800ba8c:	d004      	beq.n	800ba98 <_fwalk_reent+0x3c>
 800ba8e:	0029      	movs	r1, r5
 800ba90:	0030      	movs	r0, r6
 800ba92:	9b01      	ldr	r3, [sp, #4]
 800ba94:	4798      	blx	r3
 800ba96:	4307      	orrs	r7, r0
 800ba98:	3568      	adds	r5, #104	; 0x68
 800ba9a:	e7e8      	b.n	800ba6e <_fwalk_reent+0x12>

0800ba9c <__retarget_lock_init_recursive>:
 800ba9c:	4770      	bx	lr

0800ba9e <__retarget_lock_acquire_recursive>:
 800ba9e:	4770      	bx	lr

0800baa0 <__retarget_lock_release_recursive>:
 800baa0:	4770      	bx	lr

0800baa2 <_realloc_r>:
 800baa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800baa4:	0007      	movs	r7, r0
 800baa6:	000e      	movs	r6, r1
 800baa8:	0014      	movs	r4, r2
 800baaa:	2900      	cmp	r1, #0
 800baac:	d105      	bne.n	800baba <_realloc_r+0x18>
 800baae:	0011      	movs	r1, r2
 800bab0:	f7fb fa18 	bl	8006ee4 <_malloc_r>
 800bab4:	0005      	movs	r5, r0
 800bab6:	0028      	movs	r0, r5
 800bab8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800baba:	2a00      	cmp	r2, #0
 800babc:	d103      	bne.n	800bac6 <_realloc_r+0x24>
 800babe:	f7fb f9a5 	bl	8006e0c <_free_r>
 800bac2:	0025      	movs	r5, r4
 800bac4:	e7f7      	b.n	800bab6 <_realloc_r+0x14>
 800bac6:	f000 fabf 	bl	800c048 <_malloc_usable_size_r>
 800baca:	9001      	str	r0, [sp, #4]
 800bacc:	4284      	cmp	r4, r0
 800bace:	d803      	bhi.n	800bad8 <_realloc_r+0x36>
 800bad0:	0035      	movs	r5, r6
 800bad2:	0843      	lsrs	r3, r0, #1
 800bad4:	42a3      	cmp	r3, r4
 800bad6:	d3ee      	bcc.n	800bab6 <_realloc_r+0x14>
 800bad8:	0021      	movs	r1, r4
 800bada:	0038      	movs	r0, r7
 800badc:	f7fb fa02 	bl	8006ee4 <_malloc_r>
 800bae0:	1e05      	subs	r5, r0, #0
 800bae2:	d0e8      	beq.n	800bab6 <_realloc_r+0x14>
 800bae4:	9b01      	ldr	r3, [sp, #4]
 800bae6:	0022      	movs	r2, r4
 800bae8:	429c      	cmp	r4, r3
 800baea:	d900      	bls.n	800baee <_realloc_r+0x4c>
 800baec:	001a      	movs	r2, r3
 800baee:	0031      	movs	r1, r6
 800baf0:	0028      	movs	r0, r5
 800baf2:	f7fe fae8 	bl	800a0c6 <memcpy>
 800baf6:	0031      	movs	r1, r6
 800baf8:	0038      	movs	r0, r7
 800bafa:	f7fb f987 	bl	8006e0c <_free_r>
 800bafe:	e7da      	b.n	800bab6 <_realloc_r+0x14>

0800bb00 <__sfputc_r>:
 800bb00:	6893      	ldr	r3, [r2, #8]
 800bb02:	b510      	push	{r4, lr}
 800bb04:	3b01      	subs	r3, #1
 800bb06:	6093      	str	r3, [r2, #8]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	da04      	bge.n	800bb16 <__sfputc_r+0x16>
 800bb0c:	6994      	ldr	r4, [r2, #24]
 800bb0e:	42a3      	cmp	r3, r4
 800bb10:	db07      	blt.n	800bb22 <__sfputc_r+0x22>
 800bb12:	290a      	cmp	r1, #10
 800bb14:	d005      	beq.n	800bb22 <__sfputc_r+0x22>
 800bb16:	6813      	ldr	r3, [r2, #0]
 800bb18:	1c58      	adds	r0, r3, #1
 800bb1a:	6010      	str	r0, [r2, #0]
 800bb1c:	7019      	strb	r1, [r3, #0]
 800bb1e:	0008      	movs	r0, r1
 800bb20:	bd10      	pop	{r4, pc}
 800bb22:	f000 f94f 	bl	800bdc4 <__swbuf_r>
 800bb26:	0001      	movs	r1, r0
 800bb28:	e7f9      	b.n	800bb1e <__sfputc_r+0x1e>

0800bb2a <__sfputs_r>:
 800bb2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb2c:	0006      	movs	r6, r0
 800bb2e:	000f      	movs	r7, r1
 800bb30:	0014      	movs	r4, r2
 800bb32:	18d5      	adds	r5, r2, r3
 800bb34:	42ac      	cmp	r4, r5
 800bb36:	d101      	bne.n	800bb3c <__sfputs_r+0x12>
 800bb38:	2000      	movs	r0, #0
 800bb3a:	e007      	b.n	800bb4c <__sfputs_r+0x22>
 800bb3c:	7821      	ldrb	r1, [r4, #0]
 800bb3e:	003a      	movs	r2, r7
 800bb40:	0030      	movs	r0, r6
 800bb42:	f7ff ffdd 	bl	800bb00 <__sfputc_r>
 800bb46:	3401      	adds	r4, #1
 800bb48:	1c43      	adds	r3, r0, #1
 800bb4a:	d1f3      	bne.n	800bb34 <__sfputs_r+0xa>
 800bb4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bb50 <_vfiprintf_r>:
 800bb50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb52:	b0a1      	sub	sp, #132	; 0x84
 800bb54:	0006      	movs	r6, r0
 800bb56:	000c      	movs	r4, r1
 800bb58:	001f      	movs	r7, r3
 800bb5a:	9203      	str	r2, [sp, #12]
 800bb5c:	2800      	cmp	r0, #0
 800bb5e:	d004      	beq.n	800bb6a <_vfiprintf_r+0x1a>
 800bb60:	6983      	ldr	r3, [r0, #24]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d101      	bne.n	800bb6a <_vfiprintf_r+0x1a>
 800bb66:	f7ff fee9 	bl	800b93c <__sinit>
 800bb6a:	4b8e      	ldr	r3, [pc, #568]	; (800bda4 <_vfiprintf_r+0x254>)
 800bb6c:	429c      	cmp	r4, r3
 800bb6e:	d11c      	bne.n	800bbaa <_vfiprintf_r+0x5a>
 800bb70:	6874      	ldr	r4, [r6, #4]
 800bb72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb74:	07db      	lsls	r3, r3, #31
 800bb76:	d405      	bmi.n	800bb84 <_vfiprintf_r+0x34>
 800bb78:	89a3      	ldrh	r3, [r4, #12]
 800bb7a:	059b      	lsls	r3, r3, #22
 800bb7c:	d402      	bmi.n	800bb84 <_vfiprintf_r+0x34>
 800bb7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb80:	f7ff ff8d 	bl	800ba9e <__retarget_lock_acquire_recursive>
 800bb84:	89a3      	ldrh	r3, [r4, #12]
 800bb86:	071b      	lsls	r3, r3, #28
 800bb88:	d502      	bpl.n	800bb90 <_vfiprintf_r+0x40>
 800bb8a:	6923      	ldr	r3, [r4, #16]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d11d      	bne.n	800bbcc <_vfiprintf_r+0x7c>
 800bb90:	0021      	movs	r1, r4
 800bb92:	0030      	movs	r0, r6
 800bb94:	f000 f96c 	bl	800be70 <__swsetup_r>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	d017      	beq.n	800bbcc <_vfiprintf_r+0x7c>
 800bb9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb9e:	07db      	lsls	r3, r3, #31
 800bba0:	d50d      	bpl.n	800bbbe <_vfiprintf_r+0x6e>
 800bba2:	2001      	movs	r0, #1
 800bba4:	4240      	negs	r0, r0
 800bba6:	b021      	add	sp, #132	; 0x84
 800bba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbaa:	4b7f      	ldr	r3, [pc, #508]	; (800bda8 <_vfiprintf_r+0x258>)
 800bbac:	429c      	cmp	r4, r3
 800bbae:	d101      	bne.n	800bbb4 <_vfiprintf_r+0x64>
 800bbb0:	68b4      	ldr	r4, [r6, #8]
 800bbb2:	e7de      	b.n	800bb72 <_vfiprintf_r+0x22>
 800bbb4:	4b7d      	ldr	r3, [pc, #500]	; (800bdac <_vfiprintf_r+0x25c>)
 800bbb6:	429c      	cmp	r4, r3
 800bbb8:	d1db      	bne.n	800bb72 <_vfiprintf_r+0x22>
 800bbba:	68f4      	ldr	r4, [r6, #12]
 800bbbc:	e7d9      	b.n	800bb72 <_vfiprintf_r+0x22>
 800bbbe:	89a3      	ldrh	r3, [r4, #12]
 800bbc0:	059b      	lsls	r3, r3, #22
 800bbc2:	d4ee      	bmi.n	800bba2 <_vfiprintf_r+0x52>
 800bbc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbc6:	f7ff ff6b 	bl	800baa0 <__retarget_lock_release_recursive>
 800bbca:	e7ea      	b.n	800bba2 <_vfiprintf_r+0x52>
 800bbcc:	2300      	movs	r3, #0
 800bbce:	ad08      	add	r5, sp, #32
 800bbd0:	616b      	str	r3, [r5, #20]
 800bbd2:	3320      	adds	r3, #32
 800bbd4:	766b      	strb	r3, [r5, #25]
 800bbd6:	3310      	adds	r3, #16
 800bbd8:	76ab      	strb	r3, [r5, #26]
 800bbda:	9707      	str	r7, [sp, #28]
 800bbdc:	9f03      	ldr	r7, [sp, #12]
 800bbde:	783b      	ldrb	r3, [r7, #0]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d001      	beq.n	800bbe8 <_vfiprintf_r+0x98>
 800bbe4:	2b25      	cmp	r3, #37	; 0x25
 800bbe6:	d14e      	bne.n	800bc86 <_vfiprintf_r+0x136>
 800bbe8:	9b03      	ldr	r3, [sp, #12]
 800bbea:	1afb      	subs	r3, r7, r3
 800bbec:	9305      	str	r3, [sp, #20]
 800bbee:	9b03      	ldr	r3, [sp, #12]
 800bbf0:	429f      	cmp	r7, r3
 800bbf2:	d00d      	beq.n	800bc10 <_vfiprintf_r+0xc0>
 800bbf4:	9b05      	ldr	r3, [sp, #20]
 800bbf6:	0021      	movs	r1, r4
 800bbf8:	0030      	movs	r0, r6
 800bbfa:	9a03      	ldr	r2, [sp, #12]
 800bbfc:	f7ff ff95 	bl	800bb2a <__sfputs_r>
 800bc00:	1c43      	adds	r3, r0, #1
 800bc02:	d100      	bne.n	800bc06 <_vfiprintf_r+0xb6>
 800bc04:	e0b5      	b.n	800bd72 <_vfiprintf_r+0x222>
 800bc06:	696a      	ldr	r2, [r5, #20]
 800bc08:	9b05      	ldr	r3, [sp, #20]
 800bc0a:	4694      	mov	ip, r2
 800bc0c:	4463      	add	r3, ip
 800bc0e:	616b      	str	r3, [r5, #20]
 800bc10:	783b      	ldrb	r3, [r7, #0]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d100      	bne.n	800bc18 <_vfiprintf_r+0xc8>
 800bc16:	e0ac      	b.n	800bd72 <_vfiprintf_r+0x222>
 800bc18:	2201      	movs	r2, #1
 800bc1a:	1c7b      	adds	r3, r7, #1
 800bc1c:	9303      	str	r3, [sp, #12]
 800bc1e:	2300      	movs	r3, #0
 800bc20:	4252      	negs	r2, r2
 800bc22:	606a      	str	r2, [r5, #4]
 800bc24:	a904      	add	r1, sp, #16
 800bc26:	3254      	adds	r2, #84	; 0x54
 800bc28:	1852      	adds	r2, r2, r1
 800bc2a:	602b      	str	r3, [r5, #0]
 800bc2c:	60eb      	str	r3, [r5, #12]
 800bc2e:	60ab      	str	r3, [r5, #8]
 800bc30:	7013      	strb	r3, [r2, #0]
 800bc32:	65ab      	str	r3, [r5, #88]	; 0x58
 800bc34:	9b03      	ldr	r3, [sp, #12]
 800bc36:	2205      	movs	r2, #5
 800bc38:	7819      	ldrb	r1, [r3, #0]
 800bc3a:	485d      	ldr	r0, [pc, #372]	; (800bdb0 <_vfiprintf_r+0x260>)
 800bc3c:	f7fe fa38 	bl	800a0b0 <memchr>
 800bc40:	9b03      	ldr	r3, [sp, #12]
 800bc42:	1c5f      	adds	r7, r3, #1
 800bc44:	2800      	cmp	r0, #0
 800bc46:	d120      	bne.n	800bc8a <_vfiprintf_r+0x13a>
 800bc48:	682a      	ldr	r2, [r5, #0]
 800bc4a:	06d3      	lsls	r3, r2, #27
 800bc4c:	d504      	bpl.n	800bc58 <_vfiprintf_r+0x108>
 800bc4e:	2353      	movs	r3, #83	; 0x53
 800bc50:	a904      	add	r1, sp, #16
 800bc52:	185b      	adds	r3, r3, r1
 800bc54:	2120      	movs	r1, #32
 800bc56:	7019      	strb	r1, [r3, #0]
 800bc58:	0713      	lsls	r3, r2, #28
 800bc5a:	d504      	bpl.n	800bc66 <_vfiprintf_r+0x116>
 800bc5c:	2353      	movs	r3, #83	; 0x53
 800bc5e:	a904      	add	r1, sp, #16
 800bc60:	185b      	adds	r3, r3, r1
 800bc62:	212b      	movs	r1, #43	; 0x2b
 800bc64:	7019      	strb	r1, [r3, #0]
 800bc66:	9b03      	ldr	r3, [sp, #12]
 800bc68:	781b      	ldrb	r3, [r3, #0]
 800bc6a:	2b2a      	cmp	r3, #42	; 0x2a
 800bc6c:	d016      	beq.n	800bc9c <_vfiprintf_r+0x14c>
 800bc6e:	2100      	movs	r1, #0
 800bc70:	68eb      	ldr	r3, [r5, #12]
 800bc72:	9f03      	ldr	r7, [sp, #12]
 800bc74:	783a      	ldrb	r2, [r7, #0]
 800bc76:	1c78      	adds	r0, r7, #1
 800bc78:	3a30      	subs	r2, #48	; 0x30
 800bc7a:	4684      	mov	ip, r0
 800bc7c:	2a09      	cmp	r2, #9
 800bc7e:	d94f      	bls.n	800bd20 <_vfiprintf_r+0x1d0>
 800bc80:	2900      	cmp	r1, #0
 800bc82:	d111      	bne.n	800bca8 <_vfiprintf_r+0x158>
 800bc84:	e017      	b.n	800bcb6 <_vfiprintf_r+0x166>
 800bc86:	3701      	adds	r7, #1
 800bc88:	e7a9      	b.n	800bbde <_vfiprintf_r+0x8e>
 800bc8a:	4b49      	ldr	r3, [pc, #292]	; (800bdb0 <_vfiprintf_r+0x260>)
 800bc8c:	682a      	ldr	r2, [r5, #0]
 800bc8e:	1ac0      	subs	r0, r0, r3
 800bc90:	2301      	movs	r3, #1
 800bc92:	4083      	lsls	r3, r0
 800bc94:	4313      	orrs	r3, r2
 800bc96:	602b      	str	r3, [r5, #0]
 800bc98:	9703      	str	r7, [sp, #12]
 800bc9a:	e7cb      	b.n	800bc34 <_vfiprintf_r+0xe4>
 800bc9c:	9b07      	ldr	r3, [sp, #28]
 800bc9e:	1d19      	adds	r1, r3, #4
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	9107      	str	r1, [sp, #28]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	db01      	blt.n	800bcac <_vfiprintf_r+0x15c>
 800bca8:	930b      	str	r3, [sp, #44]	; 0x2c
 800bcaa:	e004      	b.n	800bcb6 <_vfiprintf_r+0x166>
 800bcac:	425b      	negs	r3, r3
 800bcae:	60eb      	str	r3, [r5, #12]
 800bcb0:	2302      	movs	r3, #2
 800bcb2:	4313      	orrs	r3, r2
 800bcb4:	602b      	str	r3, [r5, #0]
 800bcb6:	783b      	ldrb	r3, [r7, #0]
 800bcb8:	2b2e      	cmp	r3, #46	; 0x2e
 800bcba:	d10a      	bne.n	800bcd2 <_vfiprintf_r+0x182>
 800bcbc:	787b      	ldrb	r3, [r7, #1]
 800bcbe:	2b2a      	cmp	r3, #42	; 0x2a
 800bcc0:	d137      	bne.n	800bd32 <_vfiprintf_r+0x1e2>
 800bcc2:	9b07      	ldr	r3, [sp, #28]
 800bcc4:	3702      	adds	r7, #2
 800bcc6:	1d1a      	adds	r2, r3, #4
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	9207      	str	r2, [sp, #28]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	db2d      	blt.n	800bd2c <_vfiprintf_r+0x1dc>
 800bcd0:	9309      	str	r3, [sp, #36]	; 0x24
 800bcd2:	2203      	movs	r2, #3
 800bcd4:	7839      	ldrb	r1, [r7, #0]
 800bcd6:	4837      	ldr	r0, [pc, #220]	; (800bdb4 <_vfiprintf_r+0x264>)
 800bcd8:	f7fe f9ea 	bl	800a0b0 <memchr>
 800bcdc:	2800      	cmp	r0, #0
 800bcde:	d007      	beq.n	800bcf0 <_vfiprintf_r+0x1a0>
 800bce0:	4b34      	ldr	r3, [pc, #208]	; (800bdb4 <_vfiprintf_r+0x264>)
 800bce2:	682a      	ldr	r2, [r5, #0]
 800bce4:	1ac0      	subs	r0, r0, r3
 800bce6:	2340      	movs	r3, #64	; 0x40
 800bce8:	4083      	lsls	r3, r0
 800bcea:	4313      	orrs	r3, r2
 800bcec:	3701      	adds	r7, #1
 800bcee:	602b      	str	r3, [r5, #0]
 800bcf0:	7839      	ldrb	r1, [r7, #0]
 800bcf2:	1c7b      	adds	r3, r7, #1
 800bcf4:	2206      	movs	r2, #6
 800bcf6:	4830      	ldr	r0, [pc, #192]	; (800bdb8 <_vfiprintf_r+0x268>)
 800bcf8:	9303      	str	r3, [sp, #12]
 800bcfa:	7629      	strb	r1, [r5, #24]
 800bcfc:	f7fe f9d8 	bl	800a0b0 <memchr>
 800bd00:	2800      	cmp	r0, #0
 800bd02:	d045      	beq.n	800bd90 <_vfiprintf_r+0x240>
 800bd04:	4b2d      	ldr	r3, [pc, #180]	; (800bdbc <_vfiprintf_r+0x26c>)
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d127      	bne.n	800bd5a <_vfiprintf_r+0x20a>
 800bd0a:	2207      	movs	r2, #7
 800bd0c:	9b07      	ldr	r3, [sp, #28]
 800bd0e:	3307      	adds	r3, #7
 800bd10:	4393      	bics	r3, r2
 800bd12:	3308      	adds	r3, #8
 800bd14:	9307      	str	r3, [sp, #28]
 800bd16:	696b      	ldr	r3, [r5, #20]
 800bd18:	9a04      	ldr	r2, [sp, #16]
 800bd1a:	189b      	adds	r3, r3, r2
 800bd1c:	616b      	str	r3, [r5, #20]
 800bd1e:	e75d      	b.n	800bbdc <_vfiprintf_r+0x8c>
 800bd20:	210a      	movs	r1, #10
 800bd22:	434b      	muls	r3, r1
 800bd24:	4667      	mov	r7, ip
 800bd26:	189b      	adds	r3, r3, r2
 800bd28:	3909      	subs	r1, #9
 800bd2a:	e7a3      	b.n	800bc74 <_vfiprintf_r+0x124>
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	425b      	negs	r3, r3
 800bd30:	e7ce      	b.n	800bcd0 <_vfiprintf_r+0x180>
 800bd32:	2300      	movs	r3, #0
 800bd34:	001a      	movs	r2, r3
 800bd36:	3701      	adds	r7, #1
 800bd38:	606b      	str	r3, [r5, #4]
 800bd3a:	7839      	ldrb	r1, [r7, #0]
 800bd3c:	1c78      	adds	r0, r7, #1
 800bd3e:	3930      	subs	r1, #48	; 0x30
 800bd40:	4684      	mov	ip, r0
 800bd42:	2909      	cmp	r1, #9
 800bd44:	d903      	bls.n	800bd4e <_vfiprintf_r+0x1fe>
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d0c3      	beq.n	800bcd2 <_vfiprintf_r+0x182>
 800bd4a:	9209      	str	r2, [sp, #36]	; 0x24
 800bd4c:	e7c1      	b.n	800bcd2 <_vfiprintf_r+0x182>
 800bd4e:	230a      	movs	r3, #10
 800bd50:	435a      	muls	r2, r3
 800bd52:	4667      	mov	r7, ip
 800bd54:	1852      	adds	r2, r2, r1
 800bd56:	3b09      	subs	r3, #9
 800bd58:	e7ef      	b.n	800bd3a <_vfiprintf_r+0x1ea>
 800bd5a:	ab07      	add	r3, sp, #28
 800bd5c:	9300      	str	r3, [sp, #0]
 800bd5e:	0022      	movs	r2, r4
 800bd60:	0029      	movs	r1, r5
 800bd62:	0030      	movs	r0, r6
 800bd64:	4b16      	ldr	r3, [pc, #88]	; (800bdc0 <_vfiprintf_r+0x270>)
 800bd66:	f7fb f9dd 	bl	8007124 <_printf_float>
 800bd6a:	9004      	str	r0, [sp, #16]
 800bd6c:	9b04      	ldr	r3, [sp, #16]
 800bd6e:	3301      	adds	r3, #1
 800bd70:	d1d1      	bne.n	800bd16 <_vfiprintf_r+0x1c6>
 800bd72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd74:	07db      	lsls	r3, r3, #31
 800bd76:	d405      	bmi.n	800bd84 <_vfiprintf_r+0x234>
 800bd78:	89a3      	ldrh	r3, [r4, #12]
 800bd7a:	059b      	lsls	r3, r3, #22
 800bd7c:	d402      	bmi.n	800bd84 <_vfiprintf_r+0x234>
 800bd7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd80:	f7ff fe8e 	bl	800baa0 <__retarget_lock_release_recursive>
 800bd84:	89a3      	ldrh	r3, [r4, #12]
 800bd86:	065b      	lsls	r3, r3, #25
 800bd88:	d500      	bpl.n	800bd8c <_vfiprintf_r+0x23c>
 800bd8a:	e70a      	b.n	800bba2 <_vfiprintf_r+0x52>
 800bd8c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800bd8e:	e70a      	b.n	800bba6 <_vfiprintf_r+0x56>
 800bd90:	ab07      	add	r3, sp, #28
 800bd92:	9300      	str	r3, [sp, #0]
 800bd94:	0022      	movs	r2, r4
 800bd96:	0029      	movs	r1, r5
 800bd98:	0030      	movs	r0, r6
 800bd9a:	4b09      	ldr	r3, [pc, #36]	; (800bdc0 <_vfiprintf_r+0x270>)
 800bd9c:	f7fb fc74 	bl	8007688 <_printf_i>
 800bda0:	e7e3      	b.n	800bd6a <_vfiprintf_r+0x21a>
 800bda2:	46c0      	nop			; (mov r8, r8)
 800bda4:	0800c8fc 	.word	0x0800c8fc
 800bda8:	0800c91c 	.word	0x0800c91c
 800bdac:	0800c8dc 	.word	0x0800c8dc
 800bdb0:	0800c874 	.word	0x0800c874
 800bdb4:	0800c87a 	.word	0x0800c87a
 800bdb8:	0800c87e 	.word	0x0800c87e
 800bdbc:	08007125 	.word	0x08007125
 800bdc0:	0800bb2b 	.word	0x0800bb2b

0800bdc4 <__swbuf_r>:
 800bdc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdc6:	0005      	movs	r5, r0
 800bdc8:	000e      	movs	r6, r1
 800bdca:	0014      	movs	r4, r2
 800bdcc:	2800      	cmp	r0, #0
 800bdce:	d004      	beq.n	800bdda <__swbuf_r+0x16>
 800bdd0:	6983      	ldr	r3, [r0, #24]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d101      	bne.n	800bdda <__swbuf_r+0x16>
 800bdd6:	f7ff fdb1 	bl	800b93c <__sinit>
 800bdda:	4b22      	ldr	r3, [pc, #136]	; (800be64 <__swbuf_r+0xa0>)
 800bddc:	429c      	cmp	r4, r3
 800bdde:	d12e      	bne.n	800be3e <__swbuf_r+0x7a>
 800bde0:	686c      	ldr	r4, [r5, #4]
 800bde2:	69a3      	ldr	r3, [r4, #24]
 800bde4:	60a3      	str	r3, [r4, #8]
 800bde6:	89a3      	ldrh	r3, [r4, #12]
 800bde8:	071b      	lsls	r3, r3, #28
 800bdea:	d532      	bpl.n	800be52 <__swbuf_r+0x8e>
 800bdec:	6923      	ldr	r3, [r4, #16]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d02f      	beq.n	800be52 <__swbuf_r+0x8e>
 800bdf2:	6823      	ldr	r3, [r4, #0]
 800bdf4:	6922      	ldr	r2, [r4, #16]
 800bdf6:	b2f7      	uxtb	r7, r6
 800bdf8:	1a98      	subs	r0, r3, r2
 800bdfa:	6963      	ldr	r3, [r4, #20]
 800bdfc:	b2f6      	uxtb	r6, r6
 800bdfe:	4283      	cmp	r3, r0
 800be00:	dc05      	bgt.n	800be0e <__swbuf_r+0x4a>
 800be02:	0021      	movs	r1, r4
 800be04:	0028      	movs	r0, r5
 800be06:	f7ff fcf7 	bl	800b7f8 <_fflush_r>
 800be0a:	2800      	cmp	r0, #0
 800be0c:	d127      	bne.n	800be5e <__swbuf_r+0x9a>
 800be0e:	68a3      	ldr	r3, [r4, #8]
 800be10:	3001      	adds	r0, #1
 800be12:	3b01      	subs	r3, #1
 800be14:	60a3      	str	r3, [r4, #8]
 800be16:	6823      	ldr	r3, [r4, #0]
 800be18:	1c5a      	adds	r2, r3, #1
 800be1a:	6022      	str	r2, [r4, #0]
 800be1c:	701f      	strb	r7, [r3, #0]
 800be1e:	6963      	ldr	r3, [r4, #20]
 800be20:	4283      	cmp	r3, r0
 800be22:	d004      	beq.n	800be2e <__swbuf_r+0x6a>
 800be24:	89a3      	ldrh	r3, [r4, #12]
 800be26:	07db      	lsls	r3, r3, #31
 800be28:	d507      	bpl.n	800be3a <__swbuf_r+0x76>
 800be2a:	2e0a      	cmp	r6, #10
 800be2c:	d105      	bne.n	800be3a <__swbuf_r+0x76>
 800be2e:	0021      	movs	r1, r4
 800be30:	0028      	movs	r0, r5
 800be32:	f7ff fce1 	bl	800b7f8 <_fflush_r>
 800be36:	2800      	cmp	r0, #0
 800be38:	d111      	bne.n	800be5e <__swbuf_r+0x9a>
 800be3a:	0030      	movs	r0, r6
 800be3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be3e:	4b0a      	ldr	r3, [pc, #40]	; (800be68 <__swbuf_r+0xa4>)
 800be40:	429c      	cmp	r4, r3
 800be42:	d101      	bne.n	800be48 <__swbuf_r+0x84>
 800be44:	68ac      	ldr	r4, [r5, #8]
 800be46:	e7cc      	b.n	800bde2 <__swbuf_r+0x1e>
 800be48:	4b08      	ldr	r3, [pc, #32]	; (800be6c <__swbuf_r+0xa8>)
 800be4a:	429c      	cmp	r4, r3
 800be4c:	d1c9      	bne.n	800bde2 <__swbuf_r+0x1e>
 800be4e:	68ec      	ldr	r4, [r5, #12]
 800be50:	e7c7      	b.n	800bde2 <__swbuf_r+0x1e>
 800be52:	0021      	movs	r1, r4
 800be54:	0028      	movs	r0, r5
 800be56:	f000 f80b 	bl	800be70 <__swsetup_r>
 800be5a:	2800      	cmp	r0, #0
 800be5c:	d0c9      	beq.n	800bdf2 <__swbuf_r+0x2e>
 800be5e:	2601      	movs	r6, #1
 800be60:	4276      	negs	r6, r6
 800be62:	e7ea      	b.n	800be3a <__swbuf_r+0x76>
 800be64:	0800c8fc 	.word	0x0800c8fc
 800be68:	0800c91c 	.word	0x0800c91c
 800be6c:	0800c8dc 	.word	0x0800c8dc

0800be70 <__swsetup_r>:
 800be70:	4b37      	ldr	r3, [pc, #220]	; (800bf50 <__swsetup_r+0xe0>)
 800be72:	b570      	push	{r4, r5, r6, lr}
 800be74:	681d      	ldr	r5, [r3, #0]
 800be76:	0006      	movs	r6, r0
 800be78:	000c      	movs	r4, r1
 800be7a:	2d00      	cmp	r5, #0
 800be7c:	d005      	beq.n	800be8a <__swsetup_r+0x1a>
 800be7e:	69ab      	ldr	r3, [r5, #24]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d102      	bne.n	800be8a <__swsetup_r+0x1a>
 800be84:	0028      	movs	r0, r5
 800be86:	f7ff fd59 	bl	800b93c <__sinit>
 800be8a:	4b32      	ldr	r3, [pc, #200]	; (800bf54 <__swsetup_r+0xe4>)
 800be8c:	429c      	cmp	r4, r3
 800be8e:	d10f      	bne.n	800beb0 <__swsetup_r+0x40>
 800be90:	686c      	ldr	r4, [r5, #4]
 800be92:	230c      	movs	r3, #12
 800be94:	5ee2      	ldrsh	r2, [r4, r3]
 800be96:	b293      	uxth	r3, r2
 800be98:	0711      	lsls	r1, r2, #28
 800be9a:	d42d      	bmi.n	800bef8 <__swsetup_r+0x88>
 800be9c:	06d9      	lsls	r1, r3, #27
 800be9e:	d411      	bmi.n	800bec4 <__swsetup_r+0x54>
 800bea0:	2309      	movs	r3, #9
 800bea2:	2001      	movs	r0, #1
 800bea4:	6033      	str	r3, [r6, #0]
 800bea6:	3337      	adds	r3, #55	; 0x37
 800bea8:	4313      	orrs	r3, r2
 800beaa:	81a3      	strh	r3, [r4, #12]
 800beac:	4240      	negs	r0, r0
 800beae:	bd70      	pop	{r4, r5, r6, pc}
 800beb0:	4b29      	ldr	r3, [pc, #164]	; (800bf58 <__swsetup_r+0xe8>)
 800beb2:	429c      	cmp	r4, r3
 800beb4:	d101      	bne.n	800beba <__swsetup_r+0x4a>
 800beb6:	68ac      	ldr	r4, [r5, #8]
 800beb8:	e7eb      	b.n	800be92 <__swsetup_r+0x22>
 800beba:	4b28      	ldr	r3, [pc, #160]	; (800bf5c <__swsetup_r+0xec>)
 800bebc:	429c      	cmp	r4, r3
 800bebe:	d1e8      	bne.n	800be92 <__swsetup_r+0x22>
 800bec0:	68ec      	ldr	r4, [r5, #12]
 800bec2:	e7e6      	b.n	800be92 <__swsetup_r+0x22>
 800bec4:	075b      	lsls	r3, r3, #29
 800bec6:	d513      	bpl.n	800bef0 <__swsetup_r+0x80>
 800bec8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800beca:	2900      	cmp	r1, #0
 800becc:	d008      	beq.n	800bee0 <__swsetup_r+0x70>
 800bece:	0023      	movs	r3, r4
 800bed0:	3344      	adds	r3, #68	; 0x44
 800bed2:	4299      	cmp	r1, r3
 800bed4:	d002      	beq.n	800bedc <__swsetup_r+0x6c>
 800bed6:	0030      	movs	r0, r6
 800bed8:	f7fa ff98 	bl	8006e0c <_free_r>
 800bedc:	2300      	movs	r3, #0
 800bede:	6363      	str	r3, [r4, #52]	; 0x34
 800bee0:	2224      	movs	r2, #36	; 0x24
 800bee2:	89a3      	ldrh	r3, [r4, #12]
 800bee4:	4393      	bics	r3, r2
 800bee6:	81a3      	strh	r3, [r4, #12]
 800bee8:	2300      	movs	r3, #0
 800beea:	6063      	str	r3, [r4, #4]
 800beec:	6923      	ldr	r3, [r4, #16]
 800beee:	6023      	str	r3, [r4, #0]
 800bef0:	2308      	movs	r3, #8
 800bef2:	89a2      	ldrh	r2, [r4, #12]
 800bef4:	4313      	orrs	r3, r2
 800bef6:	81a3      	strh	r3, [r4, #12]
 800bef8:	6923      	ldr	r3, [r4, #16]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d10b      	bne.n	800bf16 <__swsetup_r+0xa6>
 800befe:	21a0      	movs	r1, #160	; 0xa0
 800bf00:	2280      	movs	r2, #128	; 0x80
 800bf02:	89a3      	ldrh	r3, [r4, #12]
 800bf04:	0089      	lsls	r1, r1, #2
 800bf06:	0092      	lsls	r2, r2, #2
 800bf08:	400b      	ands	r3, r1
 800bf0a:	4293      	cmp	r3, r2
 800bf0c:	d003      	beq.n	800bf16 <__swsetup_r+0xa6>
 800bf0e:	0021      	movs	r1, r4
 800bf10:	0030      	movs	r0, r6
 800bf12:	f000 f855 	bl	800bfc0 <__smakebuf_r>
 800bf16:	220c      	movs	r2, #12
 800bf18:	5ea3      	ldrsh	r3, [r4, r2]
 800bf1a:	2001      	movs	r0, #1
 800bf1c:	001a      	movs	r2, r3
 800bf1e:	b299      	uxth	r1, r3
 800bf20:	4002      	ands	r2, r0
 800bf22:	4203      	tst	r3, r0
 800bf24:	d00f      	beq.n	800bf46 <__swsetup_r+0xd6>
 800bf26:	2200      	movs	r2, #0
 800bf28:	60a2      	str	r2, [r4, #8]
 800bf2a:	6962      	ldr	r2, [r4, #20]
 800bf2c:	4252      	negs	r2, r2
 800bf2e:	61a2      	str	r2, [r4, #24]
 800bf30:	2000      	movs	r0, #0
 800bf32:	6922      	ldr	r2, [r4, #16]
 800bf34:	4282      	cmp	r2, r0
 800bf36:	d1ba      	bne.n	800beae <__swsetup_r+0x3e>
 800bf38:	060a      	lsls	r2, r1, #24
 800bf3a:	d5b8      	bpl.n	800beae <__swsetup_r+0x3e>
 800bf3c:	2240      	movs	r2, #64	; 0x40
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	81a3      	strh	r3, [r4, #12]
 800bf42:	3801      	subs	r0, #1
 800bf44:	e7b3      	b.n	800beae <__swsetup_r+0x3e>
 800bf46:	0788      	lsls	r0, r1, #30
 800bf48:	d400      	bmi.n	800bf4c <__swsetup_r+0xdc>
 800bf4a:	6962      	ldr	r2, [r4, #20]
 800bf4c:	60a2      	str	r2, [r4, #8]
 800bf4e:	e7ef      	b.n	800bf30 <__swsetup_r+0xc0>
 800bf50:	20000054 	.word	0x20000054
 800bf54:	0800c8fc 	.word	0x0800c8fc
 800bf58:	0800c91c 	.word	0x0800c91c
 800bf5c:	0800c8dc 	.word	0x0800c8dc

0800bf60 <abort>:
 800bf60:	2006      	movs	r0, #6
 800bf62:	b510      	push	{r4, lr}
 800bf64:	f000 f8a2 	bl	800c0ac <raise>
 800bf68:	2001      	movs	r0, #1
 800bf6a:	f7f8 f881 	bl	8004070 <_exit>
	...

0800bf70 <__swhatbuf_r>:
 800bf70:	b570      	push	{r4, r5, r6, lr}
 800bf72:	000e      	movs	r6, r1
 800bf74:	001d      	movs	r5, r3
 800bf76:	230e      	movs	r3, #14
 800bf78:	5ec9      	ldrsh	r1, [r1, r3]
 800bf7a:	0014      	movs	r4, r2
 800bf7c:	b096      	sub	sp, #88	; 0x58
 800bf7e:	2900      	cmp	r1, #0
 800bf80:	da08      	bge.n	800bf94 <__swhatbuf_r+0x24>
 800bf82:	220c      	movs	r2, #12
 800bf84:	5eb3      	ldrsh	r3, [r6, r2]
 800bf86:	2200      	movs	r2, #0
 800bf88:	602a      	str	r2, [r5, #0]
 800bf8a:	061b      	lsls	r3, r3, #24
 800bf8c:	d411      	bmi.n	800bfb2 <__swhatbuf_r+0x42>
 800bf8e:	2380      	movs	r3, #128	; 0x80
 800bf90:	00db      	lsls	r3, r3, #3
 800bf92:	e00f      	b.n	800bfb4 <__swhatbuf_r+0x44>
 800bf94:	466a      	mov	r2, sp
 800bf96:	f000 f8a9 	bl	800c0ec <_fstat_r>
 800bf9a:	2800      	cmp	r0, #0
 800bf9c:	dbf1      	blt.n	800bf82 <__swhatbuf_r+0x12>
 800bf9e:	23f0      	movs	r3, #240	; 0xf0
 800bfa0:	9901      	ldr	r1, [sp, #4]
 800bfa2:	021b      	lsls	r3, r3, #8
 800bfa4:	4019      	ands	r1, r3
 800bfa6:	4b05      	ldr	r3, [pc, #20]	; (800bfbc <__swhatbuf_r+0x4c>)
 800bfa8:	18c9      	adds	r1, r1, r3
 800bfaa:	424b      	negs	r3, r1
 800bfac:	4159      	adcs	r1, r3
 800bfae:	6029      	str	r1, [r5, #0]
 800bfb0:	e7ed      	b.n	800bf8e <__swhatbuf_r+0x1e>
 800bfb2:	2340      	movs	r3, #64	; 0x40
 800bfb4:	2000      	movs	r0, #0
 800bfb6:	6023      	str	r3, [r4, #0]
 800bfb8:	b016      	add	sp, #88	; 0x58
 800bfba:	bd70      	pop	{r4, r5, r6, pc}
 800bfbc:	ffffe000 	.word	0xffffe000

0800bfc0 <__smakebuf_r>:
 800bfc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfc2:	2602      	movs	r6, #2
 800bfc4:	898b      	ldrh	r3, [r1, #12]
 800bfc6:	0005      	movs	r5, r0
 800bfc8:	000c      	movs	r4, r1
 800bfca:	4233      	tst	r3, r6
 800bfcc:	d006      	beq.n	800bfdc <__smakebuf_r+0x1c>
 800bfce:	0023      	movs	r3, r4
 800bfd0:	3347      	adds	r3, #71	; 0x47
 800bfd2:	6023      	str	r3, [r4, #0]
 800bfd4:	6123      	str	r3, [r4, #16]
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	6163      	str	r3, [r4, #20]
 800bfda:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800bfdc:	466a      	mov	r2, sp
 800bfde:	ab01      	add	r3, sp, #4
 800bfe0:	f7ff ffc6 	bl	800bf70 <__swhatbuf_r>
 800bfe4:	9900      	ldr	r1, [sp, #0]
 800bfe6:	0007      	movs	r7, r0
 800bfe8:	0028      	movs	r0, r5
 800bfea:	f7fa ff7b 	bl	8006ee4 <_malloc_r>
 800bfee:	2800      	cmp	r0, #0
 800bff0:	d108      	bne.n	800c004 <__smakebuf_r+0x44>
 800bff2:	220c      	movs	r2, #12
 800bff4:	5ea3      	ldrsh	r3, [r4, r2]
 800bff6:	059a      	lsls	r2, r3, #22
 800bff8:	d4ef      	bmi.n	800bfda <__smakebuf_r+0x1a>
 800bffa:	2203      	movs	r2, #3
 800bffc:	4393      	bics	r3, r2
 800bffe:	431e      	orrs	r6, r3
 800c000:	81a6      	strh	r6, [r4, #12]
 800c002:	e7e4      	b.n	800bfce <__smakebuf_r+0xe>
 800c004:	4b0f      	ldr	r3, [pc, #60]	; (800c044 <__smakebuf_r+0x84>)
 800c006:	62ab      	str	r3, [r5, #40]	; 0x28
 800c008:	2380      	movs	r3, #128	; 0x80
 800c00a:	89a2      	ldrh	r2, [r4, #12]
 800c00c:	6020      	str	r0, [r4, #0]
 800c00e:	4313      	orrs	r3, r2
 800c010:	81a3      	strh	r3, [r4, #12]
 800c012:	9b00      	ldr	r3, [sp, #0]
 800c014:	6120      	str	r0, [r4, #16]
 800c016:	6163      	str	r3, [r4, #20]
 800c018:	9b01      	ldr	r3, [sp, #4]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d00d      	beq.n	800c03a <__smakebuf_r+0x7a>
 800c01e:	0028      	movs	r0, r5
 800c020:	230e      	movs	r3, #14
 800c022:	5ee1      	ldrsh	r1, [r4, r3]
 800c024:	f000 f874 	bl	800c110 <_isatty_r>
 800c028:	2800      	cmp	r0, #0
 800c02a:	d006      	beq.n	800c03a <__smakebuf_r+0x7a>
 800c02c:	2203      	movs	r2, #3
 800c02e:	89a3      	ldrh	r3, [r4, #12]
 800c030:	4393      	bics	r3, r2
 800c032:	001a      	movs	r2, r3
 800c034:	2301      	movs	r3, #1
 800c036:	4313      	orrs	r3, r2
 800c038:	81a3      	strh	r3, [r4, #12]
 800c03a:	89a0      	ldrh	r0, [r4, #12]
 800c03c:	4307      	orrs	r7, r0
 800c03e:	81a7      	strh	r7, [r4, #12]
 800c040:	e7cb      	b.n	800bfda <__smakebuf_r+0x1a>
 800c042:	46c0      	nop			; (mov r8, r8)
 800c044:	0800b8c1 	.word	0x0800b8c1

0800c048 <_malloc_usable_size_r>:
 800c048:	1f0b      	subs	r3, r1, #4
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	1f18      	subs	r0, r3, #4
 800c04e:	2b00      	cmp	r3, #0
 800c050:	da01      	bge.n	800c056 <_malloc_usable_size_r+0xe>
 800c052:	580b      	ldr	r3, [r1, r0]
 800c054:	18c0      	adds	r0, r0, r3
 800c056:	4770      	bx	lr

0800c058 <_raise_r>:
 800c058:	b570      	push	{r4, r5, r6, lr}
 800c05a:	0004      	movs	r4, r0
 800c05c:	000d      	movs	r5, r1
 800c05e:	291f      	cmp	r1, #31
 800c060:	d904      	bls.n	800c06c <_raise_r+0x14>
 800c062:	2316      	movs	r3, #22
 800c064:	6003      	str	r3, [r0, #0]
 800c066:	2001      	movs	r0, #1
 800c068:	4240      	negs	r0, r0
 800c06a:	bd70      	pop	{r4, r5, r6, pc}
 800c06c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d004      	beq.n	800c07c <_raise_r+0x24>
 800c072:	008a      	lsls	r2, r1, #2
 800c074:	189b      	adds	r3, r3, r2
 800c076:	681a      	ldr	r2, [r3, #0]
 800c078:	2a00      	cmp	r2, #0
 800c07a:	d108      	bne.n	800c08e <_raise_r+0x36>
 800c07c:	0020      	movs	r0, r4
 800c07e:	f000 f831 	bl	800c0e4 <_getpid_r>
 800c082:	002a      	movs	r2, r5
 800c084:	0001      	movs	r1, r0
 800c086:	0020      	movs	r0, r4
 800c088:	f000 f81a 	bl	800c0c0 <_kill_r>
 800c08c:	e7ed      	b.n	800c06a <_raise_r+0x12>
 800c08e:	2000      	movs	r0, #0
 800c090:	2a01      	cmp	r2, #1
 800c092:	d0ea      	beq.n	800c06a <_raise_r+0x12>
 800c094:	1c51      	adds	r1, r2, #1
 800c096:	d103      	bne.n	800c0a0 <_raise_r+0x48>
 800c098:	2316      	movs	r3, #22
 800c09a:	3001      	adds	r0, #1
 800c09c:	6023      	str	r3, [r4, #0]
 800c09e:	e7e4      	b.n	800c06a <_raise_r+0x12>
 800c0a0:	2400      	movs	r4, #0
 800c0a2:	0028      	movs	r0, r5
 800c0a4:	601c      	str	r4, [r3, #0]
 800c0a6:	4790      	blx	r2
 800c0a8:	0020      	movs	r0, r4
 800c0aa:	e7de      	b.n	800c06a <_raise_r+0x12>

0800c0ac <raise>:
 800c0ac:	b510      	push	{r4, lr}
 800c0ae:	4b03      	ldr	r3, [pc, #12]	; (800c0bc <raise+0x10>)
 800c0b0:	0001      	movs	r1, r0
 800c0b2:	6818      	ldr	r0, [r3, #0]
 800c0b4:	f7ff ffd0 	bl	800c058 <_raise_r>
 800c0b8:	bd10      	pop	{r4, pc}
 800c0ba:	46c0      	nop			; (mov r8, r8)
 800c0bc:	20000054 	.word	0x20000054

0800c0c0 <_kill_r>:
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	b570      	push	{r4, r5, r6, lr}
 800c0c4:	4d06      	ldr	r5, [pc, #24]	; (800c0e0 <_kill_r+0x20>)
 800c0c6:	0004      	movs	r4, r0
 800c0c8:	0008      	movs	r0, r1
 800c0ca:	0011      	movs	r1, r2
 800c0cc:	602b      	str	r3, [r5, #0]
 800c0ce:	f7f7 ffbf 	bl	8004050 <_kill>
 800c0d2:	1c43      	adds	r3, r0, #1
 800c0d4:	d103      	bne.n	800c0de <_kill_r+0x1e>
 800c0d6:	682b      	ldr	r3, [r5, #0]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d000      	beq.n	800c0de <_kill_r+0x1e>
 800c0dc:	6023      	str	r3, [r4, #0]
 800c0de:	bd70      	pop	{r4, r5, r6, pc}
 800c0e0:	200009e0 	.word	0x200009e0

0800c0e4 <_getpid_r>:
 800c0e4:	b510      	push	{r4, lr}
 800c0e6:	f7f7 ffad 	bl	8004044 <_getpid>
 800c0ea:	bd10      	pop	{r4, pc}

0800c0ec <_fstat_r>:
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	b570      	push	{r4, r5, r6, lr}
 800c0f0:	4d06      	ldr	r5, [pc, #24]	; (800c10c <_fstat_r+0x20>)
 800c0f2:	0004      	movs	r4, r0
 800c0f4:	0008      	movs	r0, r1
 800c0f6:	0011      	movs	r1, r2
 800c0f8:	602b      	str	r3, [r5, #0]
 800c0fa:	f7f8 f808 	bl	800410e <_fstat>
 800c0fe:	1c43      	adds	r3, r0, #1
 800c100:	d103      	bne.n	800c10a <_fstat_r+0x1e>
 800c102:	682b      	ldr	r3, [r5, #0]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d000      	beq.n	800c10a <_fstat_r+0x1e>
 800c108:	6023      	str	r3, [r4, #0]
 800c10a:	bd70      	pop	{r4, r5, r6, pc}
 800c10c:	200009e0 	.word	0x200009e0

0800c110 <_isatty_r>:
 800c110:	2300      	movs	r3, #0
 800c112:	b570      	push	{r4, r5, r6, lr}
 800c114:	4d06      	ldr	r5, [pc, #24]	; (800c130 <_isatty_r+0x20>)
 800c116:	0004      	movs	r4, r0
 800c118:	0008      	movs	r0, r1
 800c11a:	602b      	str	r3, [r5, #0]
 800c11c:	f7f8 f805 	bl	800412a <_isatty>
 800c120:	1c43      	adds	r3, r0, #1
 800c122:	d103      	bne.n	800c12c <_isatty_r+0x1c>
 800c124:	682b      	ldr	r3, [r5, #0]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d000      	beq.n	800c12c <_isatty_r+0x1c>
 800c12a:	6023      	str	r3, [r4, #0]
 800c12c:	bd70      	pop	{r4, r5, r6, pc}
 800c12e:	46c0      	nop			; (mov r8, r8)
 800c130:	200009e0 	.word	0x200009e0

0800c134 <_init>:
 800c134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c136:	46c0      	nop			; (mov r8, r8)
 800c138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c13a:	bc08      	pop	{r3}
 800c13c:	469e      	mov	lr, r3
 800c13e:	4770      	bx	lr

0800c140 <_fini>:
 800c140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c142:	46c0      	nop			; (mov r8, r8)
 800c144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c146:	bc08      	pop	{r3}
 800c148:	469e      	mov	lr, r3
 800c14a:	4770      	bx	lr
