<stg><name>unpackComplex</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="t_last" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="t_last" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eos, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dst, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="64" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %imag_V_last_V, i8 %imag_V_keep_V, i64 %imag_V_data_V, void @empty_10, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="64" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %real_V_last_V, i8 %real_V_keep_V, i64 %real_V_data_V, void @empty_10, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln31 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb:1 %t_last = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %eos

]]></Node>
<StgValue><ssdm name="t_last"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
bb:2 %dst_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %dst

]]></Node>
<StgValue><ssdm name="dst_read"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="63" op_0_bw="128">
<![CDATA[
bb:3 %trunc_ln145 = trunc i128 %dst_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="63" op_0_bw="63" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb:4 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i128.i32.i32, i128 %dst_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
bb:5 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dst_read, i32

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb:6 %p_Result_s = partselect i11 @_ssdm_op_PartSelect.i11.i128.i32.i32, i128 %dst_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="11">
<![CDATA[
bb:7 %zext_ln311 = zext i11 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="52" op_0_bw="128">
<![CDATA[
bb:8 %trunc_ln315 = trunc i128 %dst_read

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
bb:11 %icmp_ln323 = icmp_eq  i63 %trunc_ln145, i63

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %sh_amt = sub i12, i12 %zext_ln311

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="12">
<![CDATA[
:1 %trunc_ln326 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %icmp_ln327 = icmp_eq  i11 %p_Result_s, i11

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln327 = br i1 %icmp_ln327, void, void %bb2.i26

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %icmp_ln329 = icmp_sgt  i12 %sh_amt, i12

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln329 = br i1 %icmp_ln329, void, void

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %sh_amt_1 = sub i10, i10 %trunc_ln326

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %sh_amt_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %icmp_ln330 = icmp_slt  i12 %sh_amt, i12

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="1"/>
<literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="12">
<![CDATA[
bb3.i32:0 %trunc_ln331 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
bb1.i21:3 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dst_read, i32

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb1.i21:4 %p_Result_4 = partselect i11 @_ssdm_op_PartSelect.i11.i128.i32.i32, i128 %dst_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="11">
<![CDATA[
bb1.i21:5 %zext_ln311_1 = zext i11 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln311_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="52" op_0_bw="52" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb1.i21:6 %p_Result_5 = partselect i52 @_ssdm_op_PartSelect.i52.i128.i32.i32, i128 %dst_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
bb1.i21:9 %icmp_ln323_1 = icmp_eq  i63 %trunc_ln, i63

]]></Node>
<StgValue><ssdm name="icmp_ln323_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %sh_amt_2 = sub i12, i12 %zext_ln311_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="12">
<![CDATA[
:1 %trunc_ln326_1 = trunc i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="trunc_ln326_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %icmp_ln327_1 = icmp_eq  i11 %p_Result_4, i11

]]></Node>
<StgValue><ssdm name="icmp_ln327_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln327 = br i1 %icmp_ln327_1, void, void %bb2.i

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %icmp_ln329_1 = icmp_sgt  i12 %sh_amt_2, i12

]]></Node>
<StgValue><ssdm name="icmp_ln329_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln329 = br i1 %icmp_ln329_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %sh_amt_3 = sub i10, i10 %trunc_ln326_1

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %sh_amt_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %icmp_ln330_1 = icmp_slt  i12 %sh_amt_2, i12

]]></Node>
<StgValue><ssdm name="icmp_ln330_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="1"/>
<literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="12">
<![CDATA[
bb3.i:0 %trunc_ln331_1 = trunc i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="trunc_ln331_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln48 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
bb:9 %p_Result_8 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln315

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="54" op_0_bw="53">
<![CDATA[
bb:10 %zext_ln320 = zext i53 %p_Result_8

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:12 %br_ln323 = br i1 %icmp_ln323, void, void %bb1.i21

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln337 = icmp_eq  i4 %tmp, i4

]]></Node>
<StgValue><ssdm name="icmp_ln337"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln337 = br i1 %icmp_ln337, void %bb1.i21, void %bb5.i39

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="0"/>
<literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="53">
<![CDATA[
bb5.i39:0 %zext_ln338 = zext i53 %p_Result_8

]]></Node>
<StgValue><ssdm name="zext_ln338"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="0"/>
<literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="10">
<![CDATA[
bb5.i39:1 %zext_ln339 = zext i10 %sh_amt_1

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="0"/>
<literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb5.i39:2 %shl_ln339 = shl i64 %zext_ln338, i64 %zext_ln339

]]></Node>
<StgValue><ssdm name="shl_ln339"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="0"/>
<literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
bb5.i39:3 %br_ln340 = br void %bb1.i21

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln330 = br i1 %icmp_ln330, void %bb1.i21, void %bb3.i32

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="1"/>
<literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="54" op_0_bw="6">
<![CDATA[
bb3.i32:1 %zext_ln331 = zext i6 %trunc_ln331

]]></Node>
<StgValue><ssdm name="zext_ln331"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="1"/>
<literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
bb3.i32:2 %lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331

]]></Node>
<StgValue><ssdm name="lshr_ln331"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="1"/>
<literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="54">
<![CDATA[
bb3.i32:3 %zext_ln331_1 = zext i54 %lshr_ln331

]]></Node>
<StgValue><ssdm name="zext_ln331_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="0"/>
<literal name="icmp_ln329" val="1"/>
<literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
bb3.i32:4 %br_ln332 = br void %bb1.i21

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="53">
<![CDATA[
bb2.i26:0 %zext_ln328 = zext i53 %p_Result_8

]]></Node>
<StgValue><ssdm name="zext_ln328"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
bb2.i26:1 %br_ln329 = br void %bb1.i21

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
bb1.i21:7 %p_Result_10 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %p_Result_5

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="54" op_0_bw="53">
<![CDATA[
bb1.i21:8 %zext_ln320_1 = zext i53 %p_Result_10

]]></Node>
<StgValue><ssdm name="zext_ln320_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1.i21:10 %br_ln323 = br i1 %icmp_ln323_1, void, void %bb1.i

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln337_1 = icmp_eq  i4 %tmp_2, i4

]]></Node>
<StgValue><ssdm name="icmp_ln337_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln337 = br i1 %icmp_ln337_1, void %bb1.i, void %bb5.i

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="0"/>
<literal name="icmp_ln337_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="53">
<![CDATA[
bb5.i:0 %zext_ln338_1 = zext i53 %p_Result_10

]]></Node>
<StgValue><ssdm name="zext_ln338_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="0"/>
<literal name="icmp_ln337_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="10">
<![CDATA[
bb5.i:1 %zext_ln339_1 = zext i10 %sh_amt_3

]]></Node>
<StgValue><ssdm name="zext_ln339_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="0"/>
<literal name="icmp_ln337_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb5.i:2 %shl_ln339_1 = shl i64 %zext_ln338_1, i64 %zext_ln339_1

]]></Node>
<StgValue><ssdm name="shl_ln339_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="0"/>
<literal name="icmp_ln337_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
bb5.i:3 %br_ln340 = br void %bb1.i

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln330 = br i1 %icmp_ln330_1, void %bb1.i, void %bb3.i

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="1"/>
<literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="54" op_0_bw="6">
<![CDATA[
bb3.i:1 %zext_ln331_2 = zext i6 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="zext_ln331_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="1"/>
<literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
bb3.i:2 %lshr_ln331_1 = lshr i54 %zext_ln320_1, i54 %zext_ln331_2

]]></Node>
<StgValue><ssdm name="lshr_ln331_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="1"/>
<literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="54">
<![CDATA[
bb3.i:3 %zext_ln331_3 = zext i54 %lshr_ln331_1

]]></Node>
<StgValue><ssdm name="zext_ln331_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="0"/>
<literal name="icmp_ln329_1" val="1"/>
<literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
bb3.i:4 %br_ln332 = br void %bb1.i

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="53">
<![CDATA[
bb2.i:0 %zext_ln328_1 = zext i53 %p_Result_10

]]></Node>
<StgValue><ssdm name="zext_ln328_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
bb2.i:1 %br_ln329 = br void %bb1.i

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0">
<![CDATA[
bb1.i21:0 %ref_tmp6_0 = phi i64 %zext_ln328, void %bb2.i26, i64 %zext_ln331_1, void %bb3.i32, i64 %shl_ln339, void %bb5.i39, i64, void %bb, i64, void, i64, void

]]></Node>
<StgValue><ssdm name="ref_tmp6_0"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb1.i21:1 %sub_ln455 = sub i64, i64 %ref_tmp6_0

]]></Node>
<StgValue><ssdm name="sub_ln455"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i21:2 %r_out_data_V = select i1 %p_Result_7, i64 %sub_ln455, i64 %ref_tmp6_0

]]></Node>
<StgValue><ssdm name="r_out_data_V"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0">
<![CDATA[
bb1.i:0 %ref_tmp10_0 = phi i64 %zext_ln328_1, void %bb2.i, i64 %zext_ln331_3, void %bb3.i, i64 %shl_ln339_1, void %bb5.i, i64, void %bb1.i21, i64, void, i64, void

]]></Node>
<StgValue><ssdm name="ref_tmp10_0"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb1.i:1 %sub_ln455_1 = sub i64, i64 %ref_tmp10_0

]]></Node>
<StgValue><ssdm name="sub_ln455_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:2 %i_out_data_V = select i1 %p_Result_9, i64 %sub_ln455_1, i64 %ref_tmp10_0

]]></Node>
<StgValue><ssdm name="i_out_data_V"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1">
<![CDATA[
bb1.i:3 %write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %real_V_data_V, i8 %real_V_keep_V, i1 %real_V_last_V, i64 %r_out_data_V, i8, i1 %t_last

]]></Node>
<StgValue><ssdm name="write_ln648"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1">
<![CDATA[
bb1.i:4 %write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %imag_V_data_V, i8 %imag_V_keep_V, i1 %imag_V_last_V, i64 %i_out_data_V, i8, i1 %t_last

]]></Node>
<StgValue><ssdm name="write_ln648"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1.i:5 %br_ln45 = br i1 %t_last, void, void

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1">
<![CDATA[
bb1.i:3 %write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %real_V_data_V, i8 %real_V_keep_V, i1 %real_V_last_V, i64 %r_out_data_V, i8, i1 %t_last

]]></Node>
<StgValue><ssdm name="write_ln648"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1">
<![CDATA[
bb1.i:4 %write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %imag_V_data_V, i8 %imag_V_keep_V, i1 %imag_V_last_V, i64 %i_out_data_V, i8, i1 %t_last

]]></Node>
<StgValue><ssdm name="write_ln648"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
:0 %ret_ln49 = ret

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
