// Seed: 3425357890
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_5;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri id_6,
    input supply1 id_7
);
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9
  );
endmodule
module module_2 (
    input wand id_0,
    output supply1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input wire id_4
    , id_16,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    input tri id_8,
    output logic id_9,
    input uwire id_10,
    output uwire id_11
    , id_17,
    input tri1 id_12,
    input uwire id_13,
    input tri0 id_14
);
  wire id_18;
  wire id_19;
  assign id_11 = 1'b0;
  assign id_3  = 1;
  module_0(
      id_19, id_19, id_17, id_18
  ); id_20(
      .id_0(id_6)
  );
  initial begin
    id_9 <= 1;
  end
  id_21 :
  assert property (@(1 or posedge !id_16 or id_21) 1)
  else;
  id_22(
      .id_0(id_8),
      .id_1(1),
      .id_2(1'h0),
      .id_3(id_13),
      .id_4(id_2),
      .id_5(id_11 ? id_13 : 1),
      .id_6(id_8),
      .id_7(1),
      .id_8(id_18)
  );
  wire id_23 = id_23;
endmodule
