circuit LongCal :
  module LongCal :
    input clock : Clock
    input reset : UInt<1>
    input io_key_in : UInt<4>
    output io_value_valid : UInt<1>
    output io_value_bits : UInt<32>

    node _T = geq(io_key_in, UInt<4>("ha")) @[LongCal.scala 19:27]
    node _T_1 = leq(io_key_in, UInt<4>("hc")) @[LongCal.scala 19:48]
    node _T_2 = and(_T, _T_1) @[LongCal.scala 19:35]
    node _T_3 = lt(io_key_in, UInt<4>("ha")) @[LongCal.scala 20:22]
    node _T_4 = eq(io_key_in, UInt<4>("hf")) @[LongCal.scala 21:24]
    node _T_5 = eq(io_key_in, UInt<4>("hd")) @[LongCal.scala 22:27]
    node _T_6 = eq(io_key_in, UInt<4>("he")) @[LongCal.scala 23:25]
    reg in_buffer : UInt<4>, clock with :
      reset => (UInt<1>("h0"), in_buffer) @[LongCal.scala 26:28]
    reg src1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), src1) @[LongCal.scala 27:23]
    reg op : UInt<2>, clock with :
      reset => (UInt<1>("h0"), op) @[LongCal.scala 28:21]
    reg src2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), src2) @[LongCal.scala 29:23]
    reg regSrc : UInt<1>, clock with :
      reset => (UInt<1>("h0"), regSrc) @[LongCal.scala 30:25]
    reg regSrc1Neg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), regSrc1Neg) @[LongCal.scala 31:29]
    reg regSrc2Neg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), regSrc2Neg) @[LongCal.scala 32:29]
    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[LongCal.scala 38:24]
    node _T_7 = eq(UInt<3>("h0"), state) @[Conditional.scala 37:30]
    node negStart = _T_5
    node _GEN_0 = mux(negStart, UInt<3>("h5"), UInt<3>("h1")) @[LongCal.scala 44:27 LongCal.scala 44:35 LongCal.scala 45:32]
    node _T_8 = eq(UInt<3>("h1"), state) @[Conditional.scala 37:30]
    node operator = _T_2
    node _GEN_1 = mux(operator, UInt<3>("h2"), state) @[LongCal.scala 51:33 LongCal.scala 51:40 LongCal.scala 38:24]
    node equal = _T_4
    node _GEN_2 = mux(equal, UInt<3>("h4"), _GEN_1) @[LongCal.scala 50:29 LongCal.scala 50:36]
    node negEnd = _T_6
    node _GEN_3 = mux(negEnd, UInt<3>("h6"), _GEN_2) @[LongCal.scala 49:25 LongCal.scala 49:33]
    node _T_9 = eq(UInt<3>("h5"), state) @[Conditional.scala 37:30]
    node _T_10 = eq(regSrc, UInt<1>("h0")) @[LongCal.scala 55:37]
    node _T_11 = mux(_T_10, UInt<3>("h1"), UInt<3>("h3")) @[LongCal.scala 55:36]
    node _GEN_4 = mux(equal, UInt<3>("h4"), state) @[LongCal.scala 56:30 LongCal.scala 56:37 LongCal.scala 38:24]
    node num = _T_3
    node _GEN_5 = mux(num, _T_11, _GEN_4) @[LongCal.scala 55:22 LongCal.scala 55:30]
    node _T_12 = eq(UInt<3>("h6"), state) @[Conditional.scala 37:30]
    node _T_13 = eq(UInt<3>("h2"), state) @[Conditional.scala 37:30]
    node _GEN_6 = mux(negStart, UInt<3>("h5"), state) @[LongCal.scala 67:33 LongCal.scala 67:40 LongCal.scala 38:24]
    node _GEN_7 = mux(num, UInt<3>("h3"), _GEN_6) @[LongCal.scala 65:23 LongCal.scala 65:30]
    node _T_14 = eq(UInt<3>("h3"), state) @[Conditional.scala 37:30]
    node _GEN_8 = mux(negEnd, UInt<3>("h6"), state) @[LongCal.scala 73:31 LongCal.scala 73:38 LongCal.scala 38:24]
    node _GEN_9 = mux(equal, UInt<3>("h4"), _GEN_8) @[LongCal.scala 72:30 LongCal.scala 72:37]
    node _GEN_10 = mux(operator, UInt<3>("h2"), _GEN_9) @[LongCal.scala 71:28 LongCal.scala 71:35]
    node _T_15 = eq(UInt<3>("h4"), state) @[Conditional.scala 37:30]
    node _GEN_11 = mux(_T_15, UInt<3>("h0"), state) @[Conditional.scala 39:67 LongCal.scala 75:27 LongCal.scala 38:24]
    node _GEN_12 = mux(_T_14, _GEN_10, _GEN_11) @[Conditional.scala 39:67]
    node _GEN_13 = mux(_T_13, _GEN_7, _GEN_12) @[Conditional.scala 39:67]
    node _GEN_14 = mux(_T_12, _GEN_2, _GEN_13) @[Conditional.scala 39:67]
    node _GEN_15 = mux(_T_9, _GEN_5, _GEN_14) @[Conditional.scala 39:67]
    node _GEN_16 = mux(_T_8, _GEN_3, _GEN_15) @[Conditional.scala 39:67]
    node _GEN_17 = mux(_T_7, _GEN_0, _GEN_16) @[Conditional.scala 40:58]
    node _T_16 = eq(state, UInt<3>("h1")) @[LongCal.scala 79:16]
    node _T_17 = dshl(src1, UInt<2>("h3")) @[LongCal.scala 79:40]
    node _T_18 = dshl(src1, UInt<1>("h1")) @[LongCal.scala 79:54]
    node _T_19 = add(_T_17, _T_18) @[LongCal.scala 79:47]
    node _T_20 = tail(_T_19, 1) @[LongCal.scala 79:47]
    node _T_21 = add(_T_20, in_buffer) @[LongCal.scala 79:61]
    node _T_22 = tail(_T_21, 1) @[LongCal.scala 79:61]
    node _GEN_18 = mux(_T_16, _T_22, src1) @[LongCal.scala 79:26 LongCal.scala 79:32 LongCal.scala 27:23]
    node _T_23 = eq(state, UInt<3>("h3")) @[LongCal.scala 80:16]
    node _T_24 = dshl(src2, UInt<2>("h3")) @[LongCal.scala 80:40]
    node _T_25 = dshl(src2, UInt<1>("h1")) @[LongCal.scala 80:54]
    node _T_26 = add(_T_24, _T_25) @[LongCal.scala 80:47]
    node _T_27 = tail(_T_26, 1) @[LongCal.scala 80:47]
    node _T_28 = add(_T_27, in_buffer) @[LongCal.scala 80:61]
    node _T_29 = tail(_T_28, 1) @[LongCal.scala 80:61]
    node _GEN_19 = mux(_T_23, _T_29, src2) @[LongCal.scala 80:26 LongCal.scala 80:32 LongCal.scala 29:23]
    node _T_30 = eq(state, UInt<3>("h5")) @[LongCal.scala 81:16]
    node _T_31 = eq(regSrc, UInt<1>("h0")) @[LongCal.scala 83:14]
    node _GEN_20 = mux(_T_31, UInt<1>("h1"), regSrc1Neg) @[LongCal.scala 83:23 LongCal.scala 83:35 LongCal.scala 31:29]
    node _GEN_21 = mux(_T_31, regSrc2Neg, UInt<1>("h1")) @[LongCal.scala 83:23 LongCal.scala 32:29 LongCal.scala 84:31]
    node _GEN_22 = mux(_T_30, _GEN_20, regSrc1Neg) @[LongCal.scala 81:30 LongCal.scala 31:29]
    node _GEN_23 = mux(_T_30, _GEN_21, regSrc2Neg) @[LongCal.scala 81:30 LongCal.scala 32:29]
    node _T_32 = eq(state, UInt<3>("h6")) @[LongCal.scala 86:16]
    node _T_33 = eq(regSrc, UInt<1>("h0")) @[LongCal.scala 88:14]
    node _T_34 = not(src1) @[LongCal.scala 89:21]
    node _T_35 = add(_T_34, UInt<1>("h1")) @[LongCal.scala 89:27]
    node _T_36 = tail(_T_35, 1) @[LongCal.scala 89:27]
    node _T_37 = not(src2) @[LongCal.scala 92:21]
    node _T_38 = add(_T_37, UInt<1>("h1")) @[LongCal.scala 92:27]
    node _T_39 = tail(_T_38, 1) @[LongCal.scala 92:27]
    node _GEN_24 = mux(_T_33, _T_36, _GEN_18) @[LongCal.scala 88:22 LongCal.scala 89:18]
    node _GEN_25 = mux(_T_33, UInt<1>("h0"), _GEN_22) @[LongCal.scala 88:22 LongCal.scala 90:24]
    node _GEN_26 = mux(_T_33, _GEN_19, _T_39) @[LongCal.scala 88:22 LongCal.scala 92:18]
    node _GEN_27 = mux(_T_33, _GEN_23, UInt<1>("h0")) @[LongCal.scala 88:22 LongCal.scala 93:24]
    node _GEN_28 = mux(_T_32, _GEN_24, _GEN_18) @[LongCal.scala 86:28]
    node _GEN_29 = mux(_T_32, _GEN_25, _GEN_22) @[LongCal.scala 86:28]
    node _GEN_30 = mux(_T_32, _GEN_26, _GEN_19) @[LongCal.scala 86:28]
    node _GEN_31 = mux(_T_32, _GEN_27, _GEN_23) @[LongCal.scala 86:28]
    node _T_40 = eq(state, UInt<3>("h2")) @[LongCal.scala 96:16]
    node _T_41 = sub(in_buffer, UInt<4>("ha")) @[LongCal.scala 99:25]
    node _T_42 = tail(_T_41, 1) @[LongCal.scala 99:25]
    node _T_43 = add(src1, src2) @[LongCal.scala 103:30]
    node _T_44 = tail(_T_43, 1) @[LongCal.scala 103:30]
    node _T_45 = sub(src1, src2) @[LongCal.scala 104:30]
    node _T_46 = tail(_T_45, 1) @[LongCal.scala 104:30]
    node _T_47 = eq(UInt<1>("h0"), op) @[Mux.scala 80:60]
    node _T_48 = mux(_T_47, _T_44, UInt<1>("h0")) @[Mux.scala 80:57]
    node _T_49 = eq(UInt<1>("h1"), op) @[Mux.scala 80:60]
    node _T_50 = mux(_T_49, _T_46, _T_48) @[Mux.scala 80:57]
    node _GEN_32 = mux(regSrc, _T_50, _GEN_28) @[LongCal.scala 101:21 LongCal.scala 102:18]
    node _GEN_33 = mux(regSrc, UInt<1>("h0"), _GEN_30) @[LongCal.scala 101:21 LongCal.scala 106:18]
    node _GEN_34 = mux(_T_40, UInt<1>("h1"), regSrc) @[LongCal.scala 96:24 LongCal.scala 98:16 LongCal.scala 30:25]
    node _GEN_35 = mux(_T_40, _T_42, op) @[LongCal.scala 96:24 LongCal.scala 99:12 LongCal.scala 28:21]
    node _GEN_36 = mux(_T_40, _GEN_32, _GEN_28) @[LongCal.scala 96:24]
    node _GEN_37 = mux(_T_40, _GEN_33, _GEN_30) @[LongCal.scala 96:24]
    node _T_51 = eq(state, UInt<3>("h4")) @[LongCal.scala 110:16]
    node _GEN_38 = mux(_T_51, UInt<1>("h0"), _GEN_36) @[LongCal.scala 110:27 LongCal.scala 112:14]
    node _GEN_39 = mux(_T_51, UInt<1>("h0"), _GEN_37) @[LongCal.scala 110:27 LongCal.scala 113:14]
    node _GEN_40 = mux(_T_51, UInt<1>("h0"), _GEN_35) @[LongCal.scala 110:27 LongCal.scala 114:12]
    node _GEN_41 = mux(_T_51, UInt<1>("h0"), io_key_in) @[LongCal.scala 110:27 LongCal.scala 115:19 LongCal.scala 26:28]
    node _GEN_42 = mux(_T_51, UInt<1>("h0"), _GEN_29) @[LongCal.scala 110:27 LongCal.scala 116:20]
    node _GEN_43 = mux(_T_51, UInt<1>("h0"), _GEN_31) @[LongCal.scala 110:27 LongCal.scala 117:20]
    node _GEN_44 = mux(_T_51, UInt<1>("h0"), _GEN_34) @[LongCal.scala 110:27 LongCal.scala 118:16]
    node _T_52 = eq(state, UInt<3>("h4")) @[LongCal.scala 121:33]
    node _T_53 = mux(_T_52, UInt<1>("h1"), UInt<1>("h0")) @[LongCal.scala 121:26]
    node _T_54 = add(src1, src2) @[LongCal.scala 122:26]
    node _T_55 = tail(_T_54, 1) @[LongCal.scala 122:26]
    io_value_valid <= _T_53 @[LongCal.scala 121:20]
    io_value_bits <= _T_55 @[LongCal.scala 122:19]
    in_buffer <= _GEN_41
    src1 <= mux(reset, UInt<32>("h0"), bits(_GEN_38, 31, 0)) @[LongCal.scala 27:23 LongCal.scala 27:23]
    op <= mux(reset, UInt<2>("h0"), bits(_GEN_40, 1, 0)) @[LongCal.scala 28:21 LongCal.scala 28:21]
    src2 <= mux(reset, UInt<32>("h0"), bits(_GEN_39, 31, 0)) @[LongCal.scala 29:23 LongCal.scala 29:23]
    regSrc <= mux(reset, UInt<1>("h0"), _GEN_44) @[LongCal.scala 30:25 LongCal.scala 30:25]
    regSrc1Neg <= mux(reset, UInt<1>("h0"), _GEN_42) @[LongCal.scala 31:29 LongCal.scala 31:29]
    regSrc2Neg <= mux(reset, UInt<1>("h0"), _GEN_43) @[LongCal.scala 32:29 LongCal.scala 32:29]
    state <= mux(reset, UInt<3>("h0"), _GEN_17) @[LongCal.scala 38:24 LongCal.scala 38:24]
