INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/UART_module/UART_module.srcs/sources_1/new/UART_TX_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/UART_module/UART_module.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
