read -sv run_verilog_mid/adder_32b_10_94_43944028b4dffa80957af993aa9ec948.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_94_43944028b4dffa80957af993aa9ec948_yosys.v
