<InterfaceSummary>
<RtlPorts>
<name>a1_V</name>
<CType>
<TypeName>ap_int 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>10</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>a2_V</name>
<CType>
<TypeName>ap_int 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>10</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>a3_V</name>
<CType>
<TypeName>ap_int 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>10</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>a4_V</name>
<CType>
<TypeName>ap_int 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>10</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>b1_V</name>
<CType>
<TypeName>ap_int 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>10</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>b2_V</name>
<CType>
<TypeName>ap_int 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>10</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>b3_V</name>
<CType>
<TypeName>ap_int 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>10</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>b4_V</name>
<CType>
<TypeName>ap_int 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>10</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>sigma_V</name>
<CType>
<TypeName>ap_int 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>10</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

