{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 25 19:58:13 2018 " "Info: Processing started: Fri May 25 19:58:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPMAR -c CPMAR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPMAR -c CPMAR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "LOAD4 CPMAR 13.324 ns Longest " "Info: Longest tpd from source pin \"LOAD4\" to destination pin \"CPMAR\" is 13.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns LOAD4 1 PIN PIN_43 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_43; Fanout = 1; PIN Node = 'LOAD4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD4 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 208 -16 152 224 "LOAD4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.535 ns) + CELL(0.521 ns) 6.980 ns inst5~189 2 COMB LCCOMB_X1_Y8_N12 1 " "Info: 2: + IC(5.535 ns) + CELL(0.521 ns) = 6.980 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 1; COMB Node = 'inst5~189'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { LOAD4 inst5~189 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 192 360 424 272 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 7.449 ns inst5~190 3 COMB LCCOMB_X1_Y8_N22 1 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 7.449 ns; Loc. = LCCOMB_X1_Y8_N22; Fanout = 1; COMB Node = 'inst5~190'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { inst5~189 inst5~190 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 192 360 424 272 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 8.268 ns inst1 4 COMB LCCOMB_X1_Y8_N18 2 " "Info: 4: + IC(0.298 ns) + CELL(0.521 ns) = 8.268 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 2; COMB Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { inst5~190 inst1 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 160 480 544 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 8.748 ns inst4~148 5 COMB LCCOMB_X1_Y8_N28 1 " "Info: 5: + IC(0.302 ns) + CELL(0.178 ns) = 8.748 ns; Loc. = LCCOMB_X1_Y8_N28; Fanout = 1; COMB Node = 'inst4~148'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { inst1 inst4~148 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 9.210 ns inst4~150 6 COMB LCCOMB_X1_Y8_N24 1 " "Info: 6: + IC(0.284 ns) + CELL(0.178 ns) = 9.210 ns; Loc. = LCCOMB_X1_Y8_N24; Fanout = 1; COMB Node = 'inst4~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { inst4~148 inst4~150 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(2.900 ns) 13.324 ns CPMAR 7 PIN PIN_44 0 " "Info: 7: + IC(1.214 ns) + CELL(2.900 ns) = 13.324 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'CPMAR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.114 ns" { inst4~150 CPMAR } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 208 776 952 224 "CPMAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.400 ns ( 40.53 % ) " "Info: Total cell delay = 5.400 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.924 ns ( 59.47 % ) " "Info: Total interconnect delay = 7.924 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.324 ns" { LOAD4 inst5~189 inst5~190 inst1 inst4~148 inst4~150 CPMAR } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.324 ns" { LOAD4 {} LOAD4~combout {} inst5~189 {} inst5~190 {} inst1 {} inst4~148 {} inst4~150 {} CPMAR {} } { 0.000ns 0.000ns 5.535ns 0.291ns 0.298ns 0.302ns 0.284ns 1.214ns } { 0.000ns 0.924ns 0.521ns 0.178ns 0.521ns 0.178ns 0.178ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 25 19:58:13 2018 " "Info: Processing ended: Fri May 25 19:58:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
