<stg><name>Conv2d</name>


<trans_list>

<trans id="103" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="16" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %indvars_iv5 = phi i3 [ %add_ln28, %6 ], [ 3, %0 ]

]]></Node>
<StgValue><ssdm name="indvars_iv5"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %col = phi i2 [ %i, %6 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="2">
<![CDATA[
:2  %col_cast6 = zext i2 %col to i3

]]></Node>
<StgValue><ssdm name="col_cast6"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="2">
<![CDATA[
:3  %col_cast5 = zext i2 %col to i5

]]></Node>
<StgValue><ssdm name="col_cast5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="2">
<![CDATA[
:4  %col_cast = zext i2 %col to i4

]]></Node>
<StgValue><ssdm name="col_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %icmp_ln28 = icmp eq i3 %indvars_iv5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %i = add i2 %col, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln28, label %7, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1.preheader:0  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %col, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="4">
<![CDATA[
.preheader1.preheader:1  %zext_ln30_8 = zext i4 %shl_ln to i5

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1.preheader:2  %sub_ln30 = sub i5 %zext_ln30_8, %col_cast5

]]></Node>
<StgValue><ssdm name="sub_ln30"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:3  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %indvars_iv = phi i3 [ %add_ln29, %5 ], [ 3, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:1  %row = phi i2 [ %j, %5 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="2">
<![CDATA[
.preheader1:2  %zext_ln32 = zext i2 %row to i5

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="2">
<![CDATA[
.preheader1:3  %zext_ln32_10 = zext i2 %row to i3

]]></Node>
<StgValue><ssdm name="zext_ln32_10"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="2">
<![CDATA[
.preheader1:4  %zext_ln32_11 = zext i2 %row to i9

]]></Node>
<StgValue><ssdm name="zext_ln32_11"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:5  %empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:6  %icmp_ln29 = icmp eq i3 %indvars_iv, -2

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:7  %j = add i2 %row, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:8  br i1 %icmp_ln29, label %6, label %2

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln30 = add i5 %sub_ln30, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln30 = sext i5 %add_ln30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln30 = zext i32 %sext_ln30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_matrix_addr = getelementptr [9 x float]* %out_matrix, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="out_matrix_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store float 0.000000e+00, float* %out_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln28 = add i3 %indvars_iv5, 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty_162 = phi float [ 0.000000e+00, %2 ], [ %empty_164, %4 ]

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %col_0 = phi i3 [ %col_cast6, %2 ], [ %col_7, %4 ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="3">
<![CDATA[
:2  %col_0_cast2 = zext i3 %col_0 to i4

]]></Node>
<StgValue><ssdm name="col_0_cast2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %icmp_ln31 = icmp eq i3 %col_0, %indvars_iv5

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln31, label %5, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %shl_ln2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %col_0, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:1  %zext_ln33_3 = zext i8 %shl_ln2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %shl_ln33_9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %col_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln33_9"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %zext_ln33_4 = zext i4 %shl_ln33_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:4  %sub_ln33_9 = sub i9 %zext_ln33_3, %zext_ln33_4

]]></Node>
<StgValue><ssdm name="sub_ln33_9"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:5  %sub_ln33 = sub i4 %col_0_cast2, %col_cast

]]></Node>
<StgValue><ssdm name="sub_ln33"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader.preheader:6  %shl_ln33_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %sub_ln33, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln33_s"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.preheader:7  %shl_ln33_1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %sub_ln33, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln33_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="6">
<![CDATA[
.preheader.preheader:8  %sext_ln33 = sext i6 %shl_ln33_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:9  %sub_ln33_10 = sub i9 %shl_ln33_s, %sext_ln33

]]></Node>
<StgValue><ssdm name="sub_ln33_10"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:10  %sub_ln33_5 = sub i9 %sub_ln33_10, %zext_ln32_11

]]></Node>
<StgValue><ssdm name="sub_ln33_5"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln29 = add i3 %indvars_iv, 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %empty_164 = phi float [ %tmp_s, %hls_label_0 ], [ %empty_162, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:1  %row_0 = phi i3 [ %row_7, %hls_label_0 ], [ %zext_ln32_10, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="3">
<![CDATA[
.preheader:2  %row_0_cast = zext i3 %row_0 to i9

]]></Node>
<StgValue><ssdm name="row_0_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %icmp_ln32 = icmp eq i3 %row_0, %indvars_iv

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln32, label %4, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:2  %add_ln33 = add i9 %sub_ln33_9, %row_0_cast

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:3  %sext_ln33_3 = sext i9 %add_ln33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln33_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:4  %zext_ln33 = zext i32 %sext_ln33_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:5  %input_matrix_addr = getelementptr [900 x float]* %input_matrix, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="input_matrix_addr"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0:6  %input_matrix_load = load float* %input_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:7  %add_ln33_2 = add i9 %row_0_cast, %sub_ln33_5

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:8  %sext_ln33_1 = sext i9 %add_ln33_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln33_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:9  %kernel_addr = getelementptr [784 x float]* %kernel, i64 0, i64 %sext_ln33_1

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0:10  %kernel_load = load float* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0:15  %row_7 = add i3 %row_0, 1

]]></Node>
<StgValue><ssdm name="row_7"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %col_7 = add i3 %col_0, 1

]]></Node>
<StgValue><ssdm name="col_7"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0:6  %input_matrix_load = load float* %input_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0:10  %kernel_load = load float* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %tmp = fmul float %input_matrix_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %tmp = fmul float %input_matrix_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %tmp = fmul float %input_matrix_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %tmp = fmul float %input_matrix_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="93" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %tmp_s = fadd float %empty_164, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="94" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %tmp_s = fadd float %empty_164, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="95" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %tmp_s = fadd float %empty_164, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="96" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %tmp_s = fadd float %empty_164, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %tmp_s = fadd float %empty_164, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
hls_label_0:13  store float %tmp_s, float* %out_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:14  %empty_166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:16  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="123" name="input_matrix" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="out_matrix" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="126" from="add_ln28" to="indvars_iv5" fromId="47" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln28" to="indvars_iv5" fromId="48" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="129" from="StgValue_128" to="indvars_iv5" fromId="128" toId="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="br_ln28" to="indvars_iv5" fromId="17" toId="18">
</dataflow>
<dataflow id="131" from="i" to="col" fromId="25" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="br_ln28" to="col" fromId="48" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="134" from="StgValue_133" to="col" fromId="133" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="br_ln28" to="col" fromId="17" toId="19">
</dataflow>
<dataflow id="136" from="col" to="col_cast6" fromId="19" toId="20">
</dataflow>
<dataflow id="137" from="col" to="col_cast5" fromId="19" toId="21">
</dataflow>
<dataflow id="138" from="col" to="col_cast" fromId="19" toId="22">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="139" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_141" to="empty" fromId="141" toId="23">
</dataflow>
<dataflow id="143" from="StgValue_141" to="empty" fromId="141" toId="23">
</dataflow>
<dataflow id="144" from="StgValue_141" to="empty" fromId="141" toId="23">
</dataflow>
<dataflow id="145" from="indvars_iv5" to="icmp_ln28" fromId="18" toId="24">
</dataflow>
<dataflow id="147" from="StgValue_146" to="icmp_ln28" fromId="146" toId="24">
</dataflow>
<dataflow id="148" from="col" to="i" fromId="19" toId="25">
</dataflow>
<dataflow id="150" from="StgValue_149" to="i" fromId="149" toId="25">
</dataflow>
<dataflow id="151" from="icmp_ln28" to="br_ln28" fromId="24" toId="26">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln" fromId="152" toId="27">
</dataflow>
<dataflow id="154" from="col" to="shl_ln" fromId="19" toId="27">
</dataflow>
<dataflow id="155" from="StgValue_133" to="shl_ln" fromId="133" toId="27">
</dataflow>
<dataflow id="156" from="shl_ln" to="zext_ln30_8" fromId="27" toId="28">
</dataflow>
<dataflow id="157" from="zext_ln30_8" to="sub_ln30" fromId="28" toId="29">
</dataflow>
<dataflow id="158" from="col_cast5" to="sub_ln30" fromId="21" toId="29">
</dataflow>
<dataflow id="159" from="add_ln29" to="indvars_iv" fromId="67" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="br_ln29" to="indvars_iv" fromId="68" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="161" from="StgValue_128" to="indvars_iv" fromId="128" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="br_ln32" to="indvars_iv" fromId="30" toId="32">
</dataflow>
<dataflow id="163" from="j" to="row" fromId="39" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="br_ln29" to="row" fromId="68" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="165" from="StgValue_133" to="row" fromId="133" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="br_ln32" to="row" fromId="30" toId="33">
</dataflow>
<dataflow id="167" from="row" to="zext_ln32" fromId="33" toId="34">
</dataflow>
<dataflow id="168" from="row" to="zext_ln32_10" fromId="33" toId="35">
</dataflow>
<dataflow id="169" from="row" to="zext_ln32_11" fromId="33" toId="36">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="empty_161" fromId="139" toId="37">
</dataflow>
<dataflow id="171" from="StgValue_141" to="empty_161" fromId="141" toId="37">
</dataflow>
<dataflow id="172" from="StgValue_141" to="empty_161" fromId="141" toId="37">
</dataflow>
<dataflow id="173" from="StgValue_141" to="empty_161" fromId="141" toId="37">
</dataflow>
<dataflow id="174" from="indvars_iv" to="icmp_ln29" fromId="32" toId="38">
</dataflow>
<dataflow id="175" from="StgValue_146" to="icmp_ln29" fromId="146" toId="38">
</dataflow>
<dataflow id="176" from="row" to="j" fromId="33" toId="39">
</dataflow>
<dataflow id="177" from="StgValue_149" to="j" fromId="149" toId="39">
</dataflow>
<dataflow id="178" from="icmp_ln29" to="br_ln29" fromId="38" toId="40">
</dataflow>
<dataflow id="179" from="sub_ln30" to="add_ln30" fromId="29" toId="41">
</dataflow>
<dataflow id="180" from="zext_ln32" to="add_ln30" fromId="34" toId="41">
</dataflow>
<dataflow id="181" from="add_ln30" to="sext_ln30" fromId="41" toId="42">
</dataflow>
<dataflow id="182" from="sext_ln30" to="zext_ln30" fromId="42" toId="43">
</dataflow>
<dataflow id="183" from="out_matrix" to="out_matrix_addr" fromId="125" toId="44">
</dataflow>
<dataflow id="185" from="StgValue_184" to="out_matrix_addr" fromId="184" toId="44">
</dataflow>
<dataflow id="186" from="zext_ln30" to="out_matrix_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="188" from="StgValue_187" to="store_ln30" fromId="187" toId="45">
</dataflow>
<dataflow id="189" from="out_matrix_addr" to="store_ln30" fromId="44" toId="45">
</dataflow>
<dataflow id="190" from="indvars_iv5" to="add_ln28" fromId="18" toId="47">
</dataflow>
<dataflow id="192" from="StgValue_191" to="add_ln28" fromId="191" toId="47">
</dataflow>
<dataflow id="193" from="StgValue_187" to="empty_162" fromId="187" toId="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="br_ln31" to="empty_162" fromId="46" toId="49">
</dataflow>
<dataflow id="195" from="empty_164" to="empty_162" fromId="69" toId="49">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="br_ln31" to="empty_162" fromId="86" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="197" from="col_cast6" to="col_0" fromId="20" toId="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="br_ln31" to="col_0" fromId="46" toId="50">
</dataflow>
<dataflow id="199" from="col_7" to="col_0" fromId="85" toId="50">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="200" from="br_ln31" to="col_0" fromId="86" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="201" from="col_0" to="col_0_cast2" fromId="50" toId="51">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopTripCount" to="empty_163" fromId="139" toId="52">
</dataflow>
<dataflow id="203" from="StgValue_141" to="empty_163" fromId="141" toId="52">
</dataflow>
<dataflow id="204" from="StgValue_141" to="empty_163" fromId="141" toId="52">
</dataflow>
<dataflow id="205" from="StgValue_141" to="empty_163" fromId="141" toId="52">
</dataflow>
<dataflow id="206" from="col_0" to="icmp_ln31" fromId="50" toId="53">
</dataflow>
<dataflow id="207" from="indvars_iv5" to="icmp_ln31" fromId="18" toId="53">
</dataflow>
<dataflow id="208" from="icmp_ln31" to="br_ln31" fromId="53" toId="54">
</dataflow>
<dataflow id="210" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="shl_ln2" fromId="209" toId="55">
</dataflow>
<dataflow id="211" from="col_0" to="shl_ln2" fromId="50" toId="55">
</dataflow>
<dataflow id="213" from="StgValue_212" to="shl_ln2" fromId="212" toId="55">
</dataflow>
<dataflow id="214" from="shl_ln2" to="zext_ln33_3" fromId="55" toId="56">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="shl_ln33_9" fromId="215" toId="57">
</dataflow>
<dataflow id="217" from="col_0" to="shl_ln33_9" fromId="50" toId="57">
</dataflow>
<dataflow id="219" from="StgValue_218" to="shl_ln33_9" fromId="218" toId="57">
</dataflow>
<dataflow id="220" from="shl_ln33_9" to="zext_ln33_4" fromId="57" toId="58">
</dataflow>
<dataflow id="221" from="zext_ln33_3" to="sub_ln33_9" fromId="56" toId="59">
</dataflow>
<dataflow id="222" from="zext_ln33_4" to="sub_ln33_9" fromId="58" toId="59">
</dataflow>
<dataflow id="223" from="col_0_cast2" to="sub_ln33" fromId="51" toId="60">
</dataflow>
<dataflow id="224" from="col_cast" to="sub_ln33" fromId="22" toId="60">
</dataflow>
<dataflow id="226" from="_ssdm_op_BitConcatenate.i9.i4.i5" to="shl_ln33_s" fromId="225" toId="61">
</dataflow>
<dataflow id="227" from="sub_ln33" to="shl_ln33_s" fromId="60" toId="61">
</dataflow>
<dataflow id="228" from="StgValue_212" to="shl_ln33_s" fromId="212" toId="61">
</dataflow>
<dataflow id="230" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="shl_ln33_1" fromId="229" toId="62">
</dataflow>
<dataflow id="231" from="sub_ln33" to="shl_ln33_1" fromId="60" toId="62">
</dataflow>
<dataflow id="232" from="StgValue_133" to="shl_ln33_1" fromId="133" toId="62">
</dataflow>
<dataflow id="233" from="shl_ln33_1" to="sext_ln33" fromId="62" toId="63">
</dataflow>
<dataflow id="234" from="shl_ln33_s" to="sub_ln33_10" fromId="61" toId="64">
</dataflow>
<dataflow id="235" from="sext_ln33" to="sub_ln33_10" fromId="63" toId="64">
</dataflow>
<dataflow id="236" from="sub_ln33_10" to="sub_ln33_5" fromId="64" toId="65">
</dataflow>
<dataflow id="237" from="zext_ln32_11" to="sub_ln33_5" fromId="36" toId="65">
</dataflow>
<dataflow id="238" from="indvars_iv" to="add_ln29" fromId="32" toId="67">
</dataflow>
<dataflow id="239" from="StgValue_191" to="add_ln29" fromId="191" toId="67">
</dataflow>
<dataflow id="240" from="tmp_s" to="empty_164" fromId="97" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="br_ln32" to="empty_164" fromId="102" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="242" from="empty_162" to="empty_164" fromId="49" toId="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="br_ln32" to="empty_164" fromId="66" toId="69">
</dataflow>
<dataflow id="244" from="row_7" to="row_0" fromId="84" toId="70">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="br_ln32" to="row_0" fromId="102" toId="70">
<BackEdge/>
</dataflow>
<dataflow id="246" from="zext_ln32_10" to="row_0" fromId="35" toId="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="br_ln32" to="row_0" fromId="66" toId="70">
</dataflow>
<dataflow id="248" from="row_0" to="row_0_cast" fromId="70" toId="71">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecLoopTripCount" to="empty_165" fromId="139" toId="72">
</dataflow>
<dataflow id="250" from="StgValue_141" to="empty_165" fromId="141" toId="72">
</dataflow>
<dataflow id="251" from="StgValue_141" to="empty_165" fromId="141" toId="72">
</dataflow>
<dataflow id="252" from="StgValue_141" to="empty_165" fromId="141" toId="72">
</dataflow>
<dataflow id="253" from="row_0" to="icmp_ln32" fromId="70" toId="73">
</dataflow>
<dataflow id="254" from="indvars_iv" to="icmp_ln32" fromId="32" toId="73">
</dataflow>
<dataflow id="255" from="icmp_ln32" to="br_ln32" fromId="73" toId="74">
</dataflow>
<dataflow id="256" from="sub_ln33_9" to="add_ln33" fromId="59" toId="75">
</dataflow>
<dataflow id="257" from="row_0_cast" to="add_ln33" fromId="71" toId="75">
</dataflow>
<dataflow id="258" from="add_ln33" to="sext_ln33_3" fromId="75" toId="76">
</dataflow>
<dataflow id="259" from="sext_ln33_3" to="zext_ln33" fromId="76" toId="77">
</dataflow>
<dataflow id="260" from="input_matrix" to="input_matrix_addr" fromId="123" toId="78">
</dataflow>
<dataflow id="261" from="StgValue_184" to="input_matrix_addr" fromId="184" toId="78">
</dataflow>
<dataflow id="262" from="zext_ln33" to="input_matrix_addr" fromId="77" toId="78">
</dataflow>
<dataflow id="263" from="input_matrix_addr" to="input_matrix_load" fromId="78" toId="79">
</dataflow>
<dataflow id="264" from="row_0_cast" to="add_ln33_2" fromId="71" toId="80">
</dataflow>
<dataflow id="265" from="sub_ln33_5" to="add_ln33_2" fromId="65" toId="80">
</dataflow>
<dataflow id="266" from="add_ln33_2" to="sext_ln33_1" fromId="80" toId="81">
</dataflow>
<dataflow id="267" from="kernel" to="kernel_addr" fromId="124" toId="82">
</dataflow>
<dataflow id="268" from="StgValue_184" to="kernel_addr" fromId="184" toId="82">
</dataflow>
<dataflow id="269" from="sext_ln33_1" to="kernel_addr" fromId="81" toId="82">
</dataflow>
<dataflow id="270" from="kernel_addr" to="kernel_load" fromId="82" toId="83">
</dataflow>
<dataflow id="271" from="row_0" to="row_7" fromId="70" toId="84">
</dataflow>
<dataflow id="272" from="StgValue_191" to="row_7" fromId="191" toId="84">
</dataflow>
<dataflow id="273" from="col_0" to="col_7" fromId="50" toId="85">
</dataflow>
<dataflow id="274" from="StgValue_191" to="col_7" fromId="191" toId="85">
</dataflow>
<dataflow id="275" from="input_matrix_addr" to="input_matrix_load" fromId="78" toId="87">
</dataflow>
<dataflow id="276" from="kernel_addr" to="kernel_load" fromId="82" toId="88">
</dataflow>
<dataflow id="277" from="input_matrix_load" to="tmp" fromId="87" toId="89">
</dataflow>
<dataflow id="278" from="kernel_load" to="tmp" fromId="88" toId="89">
</dataflow>
<dataflow id="279" from="input_matrix_load" to="tmp" fromId="87" toId="90">
</dataflow>
<dataflow id="280" from="kernel_load" to="tmp" fromId="88" toId="90">
</dataflow>
<dataflow id="281" from="input_matrix_load" to="tmp" fromId="87" toId="91">
</dataflow>
<dataflow id="282" from="kernel_load" to="tmp" fromId="88" toId="91">
</dataflow>
<dataflow id="283" from="input_matrix_load" to="tmp" fromId="87" toId="92">
</dataflow>
<dataflow id="284" from="kernel_load" to="tmp" fromId="88" toId="92">
</dataflow>
<dataflow id="285" from="empty_164" to="tmp_s" fromId="69" toId="93">
</dataflow>
<dataflow id="286" from="tmp" to="tmp_s" fromId="92" toId="93">
</dataflow>
<dataflow id="287" from="empty_164" to="tmp_s" fromId="69" toId="94">
</dataflow>
<dataflow id="288" from="tmp" to="tmp_s" fromId="92" toId="94">
</dataflow>
<dataflow id="289" from="empty_164" to="tmp_s" fromId="69" toId="95">
</dataflow>
<dataflow id="290" from="tmp" to="tmp_s" fromId="92" toId="95">
</dataflow>
<dataflow id="291" from="empty_164" to="tmp_s" fromId="69" toId="96">
</dataflow>
<dataflow id="292" from="tmp" to="tmp_s" fromId="92" toId="96">
</dataflow>
<dataflow id="293" from="empty_164" to="tmp_s" fromId="69" toId="97">
</dataflow>
<dataflow id="294" from="tmp" to="tmp_s" fromId="92" toId="97">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecRegionBegin" to="tmp_5" fromId="295" toId="98">
</dataflow>
<dataflow id="298" from="p_str" to="tmp_5" fromId="297" toId="98">
</dataflow>
<dataflow id="300" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="299" toId="99">
</dataflow>
<dataflow id="302" from="p_str1" to="specloopname_ln33" fromId="301" toId="99">
</dataflow>
<dataflow id="303" from="tmp_s" to="store_ln33" fromId="97" toId="100">
</dataflow>
<dataflow id="304" from="out_matrix_addr" to="store_ln33" fromId="44" toId="100">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecRegionEnd" to="empty_166" fromId="305" toId="101">
</dataflow>
<dataflow id="307" from="p_str" to="empty_166" fromId="297" toId="101">
</dataflow>
<dataflow id="308" from="tmp_5" to="empty_166" fromId="98" toId="101">
</dataflow>
<dataflow id="309" from="icmp_ln28" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="310" from="icmp_ln29" to="StgValue_3" fromId="38" toId="3">
</dataflow>
<dataflow id="311" from="icmp_ln31" to="StgValue_4" fromId="53" toId="4">
</dataflow>
<dataflow id="312" from="icmp_ln32" to="StgValue_5" fromId="73" toId="5">
</dataflow>
</dataflows>


</stg>
