

================================================================
== Vivado HLS Report for 'i_max_pooling2'
================================================================
* Date:           Sun Oct 30 00:20:25 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21349|  21349|  21349|  21349|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  21348|  21348|      3558|          -|          -|     6|    no    |
        | + Loop 1.1              |   3556|   3556|       254|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1          |    252|    252|        18|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1      |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |      6|      6|         3|          -|          -|     2|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    352|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|     181|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     247|    698|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U18  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln48_1_fu_428_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln48_2_fu_363_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln48_3_fu_437_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln48_fu_354_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln50_1_fu_402_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln50_fu_283_p2     |     +    |      0|  0|  15|           9|           9|
    |c_fu_185_p2            |     +    |      0|  0|  12|           3|           1|
    |h_fu_265_p2            |     +    |      0|  0|  13|           4|           1|
    |i_fu_348_p2            |     +    |      0|  0|  10|           2|           1|
    |j_fu_422_p2            |     +    |      0|  0|  10|           2|           1|
    |w_fu_324_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln48_1_fu_392_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln48_fu_215_p2     |     -    |      0|  0|  15|           9|           9|
    |sub_ln50_1_fu_312_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln50_fu_249_p2     |     -    |      0|  0|  15|           8|           8|
    |and_ln48_1_fu_524_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln48_fu_518_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln40_fu_179_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln41_fu_259_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln42_fu_318_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln45_fu_342_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln47_fu_416_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln48_1_fu_488_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln48_2_fu_500_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln48_3_fu_506_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln48_fu_482_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln48_1_fu_512_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln48_fu_494_p2      |    or    |      0|  0|   2|           1|           1|
    |max_value_fu_530_p3    |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 352|         195|         160|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_0_reg_92           |   9|          2|    3|          6|
    |h_0_reg_103          |   9|          2|    4|          8|
    |i_0_reg_139          |   9|          2|    2|          4|
    |j_0_reg_162          |   9|          2|    2|          4|
    |max_value_0_reg_126  |   9|          2|   32|         64|
    |max_value_1_reg_150  |   9|          2|   32|         64|
    |w_0_reg_114          |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 107|         23|   80|        167|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_0_reg_92           |   3|   0|    3|          0|
    |c_reg_540            |   3|   0|    3|          0|
    |h_0_reg_103          |   4|   0|    4|          0|
    |h_reg_558            |   4|   0|    4|          0|
    |i_0_reg_139          |   2|   0|    2|          0|
    |i_reg_589            |   2|   0|    2|          0|
    |input_load_reg_612   |  32|   0|   32|          0|
    |j_0_reg_162          |   2|   0|    2|          0|
    |j_reg_602            |   2|   0|    2|          0|
    |max_value_0_reg_126  |  32|   0|   32|          0|
    |max_value_1_reg_150  |  32|   0|   32|          0|
    |sext_ln48_reg_545    |   8|   0|   10|          2|
    |sext_ln50_reg_550    |   8|   0|    9|          1|
    |shl_ln48_1_reg_581   |   4|   0|    5|          1|
    |shl_ln_reg_563       |   4|   0|    5|          1|
    |sub_ln48_1_reg_594   |  12|   0|   14|          2|
    |sub_ln50_1_reg_568   |  11|   0|   12|          1|
    |w_0_reg_114          |   4|   0|    4|          0|
    |w_reg_576            |   4|   0|    4|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 181|   0|  189|          8|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|input_r_address0   | out |   13|  ap_memory |     input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r    |     array    |
|output_r_address0  | out |   11|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

