{
  "group": 6,
  "totalCards": 231,
  "sections": [
    {
      "section": "Detailed Study Guide",
      "subsections": [
        {
          "subsection": "General",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-Detailed-Study-Guide--Detailed-Study-Guide",
              "title": "Detailed Study Guide",
              "front": "Detailed Study Guide",
              "back": "1. [Introduction to I/O Systems](#introduction-to-io-systems)\n2. [I/O Module Structure and Functions](#io-module-structure-and-functions)\n3. [External Devices](#external-devices)\n4. [I/O Techniques](#io-techniques)\n5. [I/O Mapping and Addressing](#io-mapping-and-addressing)\n6. [Interrupt-Driven I/O](#interrupt-driven-io)\n7. [Direct Memory Access (DMA)](#direct-memory-access-dma)\n8. [I/O Controllers and Interfaces](#io-controllers-and-interfaces)\n9. [External Interconnection Standards](#external-interconnection-standards)\n10. [Evolution of I/O Function](#evolution-of-io-function)\n11. [Key Concepts Summary](#key-concepts-summary)\n12. [Practice Problems and Examples](#practice-problems-and-examples)",
              "type": "list",
              "section": "Detailed Study Guide",
              "subsection": ""
            }
          ]
        }
      ]
    },
    {
      "section": "Introduction to I/O Systems",
      "subsections": [
        {
          "subsection": "Why I/O Modules are Needed",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-Introduction-to-I-O-Systems-Why-I-O-Modules-are-Needed-Problem",
              "title": "Problem",
              "front": "Problem",
              "back": "Why not connect peripherals directly to system bus?",
              "type": "definition",
              "section": "Introduction to I/O Systems",
              "subsection": "Why I/O Modules are Needed"
            },
            {
              "id": "6-Introduction-to-I-O-Systems-Why-I-O-Modules-are-Needed-Reasons",
              "title": "Reasons",
              "front": "Reasons",
              "back": "1. **Wide Variety of Peripherals:**\n2. Different methods of operation\n3. Different data formats\n4. Different speeds\n5. **Impractical** to incorporate control logic within processor\n6. **Speed Mismatch:**\n7. **Peripherals often slower** than memory/processor\n8. Impractical to use high-speed system bus directly\n9. Would waste bus bandwidth\n10. **Some Peripherals Faster:**\n11. Some devices faster than memory/processor\n12. Mismatch leads to inefficiencies if not managed\n13. **Data Format Differences:**\n14. Peripherals use different data formats\n15. Different word lengths\n16. Need conversion/translation",
              "type": "list",
              "section": "Introduction to I/O Systems",
              "subsection": "Why I/O Modules are Needed"
            },
            {
              "id": "6-Introduction-to-I-O-Systems-Why-I-O-Modules-are-Needed-Solution",
              "title": "Solution",
              "front": "Solution",
              "back": "**I/O Module** required to interface between processor/memory and peripherals.",
              "type": "definition",
              "section": "Introduction to I/O Systems",
              "subsection": "Why I/O Modules are Needed"
            }
          ]
        },
        {
          "subsection": "I/O Module Purpose",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-Introduction-to-I-O-Systems-I-O-Module-Purpose-Two-Major-Functions",
              "title": "Two Major Functions",
              "front": "Two Major Functions",
              "back": "1. **Interface to Processor and Memory:**\n2. Via system bus or central switch\n3. Handles communication with CPU\n4. Manages data transfer to/from memory\n5. **Interface to Peripheral Devices:**\n6. Via data links\n7. Handles device-specific protocols\n8. Manages device control and status",
              "type": "list",
              "section": "Introduction to I/O Systems",
              "subsection": "I/O Module Purpose"
            },
            {
              "id": "6-Introduction-to-I-O-Systems-I-O-Module-Purpose-Result",
              "title": "Result",
              "front": "Result",
              "back": "I/O module acts as **translator** and **buffer** between system and peripherals.",
              "type": "definition",
              "section": "Introduction to I/O Systems",
              "subsection": "I/O Module Purpose"
            }
          ]
        }
      ]
    },
    {
      "section": "I/O Module Structure and Functions",
      "subsections": [
        {
          "subsection": "Generic I/O Module Model",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-I-O-Module-Structure-and-Functions-Generic-I-O-Module-Model-Components",
              "title": "Components",
              "front": "Components",
              "back": "1. **Address Lines:** Identify I/O module and device\n2. **Data Lines:** Transfer data\n3. **Control Lines:** Control and timing signals\n4. **Links to Peripheral Devices:** Device-specific interfaces",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Generic I/O Module Model"
            }
          ]
        },
        {
          "subsection": "Major Functions of I/O Module",
          "cardCount": 32,
          "cards": [
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-1--Control-and-Timing",
              "title": "1. Control and Timing",
              "front": "1. Control and Timing",
              "back": "",
              "type": "concept",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Coordinate flow of traffic between internal resources and external devices.",
              "type": "definition",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Responsibilities",
              "title": "Responsibilities",
              "front": "Responsibilities",
              "back": "1. Coordinate processor and I/O module interactions\n2. Manage shared resources (bus, memory)\n3. Handle timing of operations",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Example-Sequence",
              "title": "Example Sequence",
              "front": "Example Sequence",
              "back": "1. Processor interrogates I/O module (check device status)\n2. I/O module returns device status\n3. If device ready, processor requests data transfer\n4. I/O module obtains data from external device\n5. Data transferred from I/O module to processor",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Bus-Arbitration",
              "title": "Bus Arbitration",
              "front": "Bus Arbitration",
              "back": "1. Each interaction may involve bus arbitration\n2. Multiple devices competing for bus access\n3. I/O module must coordinate with bus controller",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-2--Processor-Communication",
              "title": "2. Processor Communication",
              "front": "2. Processor Communication",
              "back": "",
              "type": "concept",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Enable communication between processor and I/O module.",
              "type": "definition",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Components",
              "title": "Components",
              "front": "Components",
              "back": "",
              "type": "definition",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Command-Decoding",
              "title": "Command Decoding",
              "front": "Command Decoding",
              "back": "1. I/O module accepts commands from processor\n2. Commands sent as signals on control bus\n3. Example: Disk drive commands (READ SECTOR, WRITE SECTOR, SEEK)",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Data-Exchange",
              "title": "Data Exchange",
              "front": "Data Exchange",
              "back": "1. Data exchanged over data bus\n2. Bidirectional communication\n3. Handles data format conversion",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Status-Reporting",
              "title": "Status Reporting",
              "front": "Status Reporting",
              "back": "1. **Critical:** Peripherals are slow\n2. I/O module reports status to processor\n3. Common status signals:\n4. **BUSY:** Module working on previous command\n5. **READY:** Module ready for new command\n6. Processor can check status before proceeding",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Address-Recognition",
              "title": "Address Recognition",
              "front": "Address Recognition",
              "back": "1. Each I/O device has unique address\n2. I/O module recognizes address for its peripherals\n3. Similar to memory addressing",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-3--Device-Communication",
              "title": "3. Device Communication",
              "front": "3. Device Communication",
              "back": "",
              "type": "concept",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Enable communication between I/O module and external device.",
              "type": "definition",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Components",
              "title": "Components",
              "front": "Components",
              "back": "1. **Commands:** I/O module sends commands to device\n2. **Status Information:** Device reports status to I/O module\n3. **Data:** Actual data transfer",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Device-Specific",
              "title": "Device-Specific",
              "front": "Device-Specific",
              "back": "1. Each device type has different protocol\n2. I/O module handles device-specific communication\n3. Abstracts device details from processor",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-4--Data-Buffering",
              "title": "4. Data Buffering",
              "front": "4. Data Buffering",
              "back": "",
              "type": "concept",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Balance speed differences between device and memory.",
              "type": "definition",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Problem",
              "title": "Problem",
              "front": "Problem",
              "back": "1. **Memory/Processor:** Very high transfer rates\n2. **Peripherals:** Often much slower (orders of magnitude)",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Solution---Buffering",
              "title": "Solution - Buffering",
              "front": "Solution - Buffering",
              "back": "",
              "type": "definition",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-From-Memory-to-Device",
              "title": "From Memory to Device",
              "front": "From Memory to Device",
              "back": "1. Data sent from memory in rapid burst\n2. **Buffered in I/O module**\n3. Sent to device at device's slower rate",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-From-Device-to-Memory",
              "title": "From Device to Memory",
              "front": "From Device to Memory",
              "back": "1. Data received from device slowly\n2. **Buffered in I/O module**\n3. Prevents tying up memory in slow transfer\n4. Can accumulate data before transferring to memory",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Speed-Matching",
              "title": "Speed Matching",
              "front": "Speed Matching",
              "back": "1. I/O module must operate at **both** device and memory speeds\n2. Handles speed conversion\n3. Prevents bottlenecks",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Fast-Devices",
              "title": "Fast Devices",
              "front": "Fast Devices",
              "back": "1. Some devices faster than memory\n2. I/O module buffers to prevent memory bottleneck\n3. Manages high-speed data streams",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-5--Error-Detection",
              "title": "5. Error Detection",
              "front": "5. Error Detection",
              "back": "",
              "type": "concept",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Detect and report errors to processor.",
              "type": "definition",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Error-Types",
              "title": "Error Types",
              "front": "Error Types",
              "back": "",
              "type": "definition",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-1--Mechanical-Electrical-Malfunctions",
              "title": "1. Mechanical/Electrical Malfunctions",
              "front": "1. Mechanical/Electrical Malfunctions",
              "back": "1. Reported by device itself\n2. Examples:\n3. Paper jam (printer)\n4. Bad disk track\n5. Device failure",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-2--Transmission-Errors",
              "title": "2. Transmission Errors",
              "front": "2. Transmission Errors",
              "back": "1. Unintentional changes to bit pattern\n2. During transmission from device to I/O module\n3. Need error detection codes",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Error-Detection-Methods",
              "title": "Error Detection Methods",
              "front": "Error Detection Methods",
              "back": "",
              "type": "definition",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Parity-Bit",
              "title": "Parity Bit",
              "front": "Parity Bit",
              "back": "1. Simple example: Parity bit on each character\n2. Example: IRA character code (7 bits) + 1 parity bit\n3. **Even parity:** Total number of 1s is even\n4. **Odd parity:** Total number of 1s is odd\n5. I/O module checks parity on receipt\n6. Detects single-bit errors",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-More-Advanced",
              "title": "More Advanced",
              "front": "More Advanced",
              "back": "1. CRC (Cyclic Redundancy Check)\n2. Checksums\n3. Error-correcting codes",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "Major Functions of I/O Module"
            }
          ]
        },
        {
          "subsection": "I/O Module Block Diagram",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-I-O-Module-Structure-and-Functions-I-O-Module-Block-Diagram-Internal-Structure",
              "title": "Internal Structure",
              "front": "Internal Structure",
              "back": "Interface to System Bus: ├── Address Lines ├── Data Lines └── Control Lines I/O Module: ├── Data Registers ├── Status/Control Registers ├── I/O Logic │ ├── Address Recognition │ ├── Command Decoding │ └── Status Reporting └── Device Interface Logic Interface to External Device: ├── Data Lines ├── Status Lines └── Control Lines",
              "type": "definition",
              "section": "I/O Module Structure and Functions",
              "subsection": "I/O Module Block Diagram"
            },
            {
              "id": "6-I-O-Module-Structure-and-Functions-I-O-Module-Block-Diagram-Registers",
              "title": "Registers",
              "front": "Registers",
              "back": "1. **Data Registers:** Hold data being transferred\n2. **Status/Control Registers:** Device status and control information",
              "type": "list",
              "section": "I/O Module Structure and Functions",
              "subsection": "I/O Module Block Diagram"
            }
          ]
        }
      ]
    },
    {
      "section": "External Devices",
      "subsections": [
        {
          "subsection": "What are External Devices?",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-External-Devices-What-are-External-Devices--Definition",
              "title": "Definition",
              "front": "Definition",
              "back": "Provide means of exchanging data between external environment and computer.",
              "type": "definition",
              "section": "External Devices",
              "subsection": "What are External Devices?"
            },
            {
              "id": "6-External-Devices-What-are-External-Devices--Connection",
              "title": "Connection",
              "front": "Connection",
              "back": "Attached to computer by link to I/O module.",
              "type": "definition",
              "section": "External Devices",
              "subsection": "What are External Devices?"
            },
            {
              "id": "6-External-Devices-What-are-External-Devices--Link-Purpose",
              "title": "Link Purpose",
              "front": "Link Purpose",
              "back": "Exchange control, status, and data between I/O module and external device.",
              "type": "definition",
              "section": "External Devices",
              "subsection": "What are External Devices?"
            }
          ]
        },
        {
          "subsection": "Categories of External Devices",
          "cardCount": 12,
          "cards": [
            {
              "id": "6-External-Devices-Categories-of-External-Devices-1--Human-Readable",
              "title": "1. Human Readable",
              "front": "1. Human Readable",
              "back": "",
              "type": "concept",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Suitable for communicating with computer user.",
              "type": "definition",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-Examples",
              "title": "Examples",
              "front": "Examples",
              "back": "1. **Video display terminals:** Monitors, screens\n2. **Printers:** Output devices\n3. **Keyboards:** Input devices\n4. **Mice:** Input devices",
              "type": "list",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. Designed for human interaction\n2. Text, graphics, audio output\n3. Human-readable input",
              "type": "list",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-2--Machine-Readable",
              "title": "2. Machine Readable",
              "front": "2. Machine Readable",
              "back": "",
              "type": "concept",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Suitable for communicating with equipment.",
              "type": "definition",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-Examples",
              "title": "Examples",
              "front": "Examples",
              "back": "1. **Magnetic disk and tape systems:** Storage devices\n2. **Sensors:** Environmental sensors, temperature, pressure\n3. **Actuators:** Motors, valves, switches",
              "type": "list",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. Designed for machine-to-machine communication\n2. Binary data formats\n3. Automated operation",
              "type": "list",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-3--Communication",
              "title": "3. Communication",
              "front": "3. Communication",
              "back": "",
              "type": "concept",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Suitable for communicating with remote devices.",
              "type": "definition",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-Examples",
              "title": "Examples",
              "front": "Examples",
              "back": "1. **Terminals:** Remote terminals\n2. **Machine readable devices:** Remote equipment\n3. **Other computers:** Network communication",
              "type": "list",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            },
            {
              "id": "6-External-Devices-Categories-of-External-Devices-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. Network connectivity\n2. Remote access\n3. Protocol-based communication",
              "type": "list",
              "section": "External Devices",
              "subsection": "Categories of External Devices"
            }
          ]
        },
        {
          "subsection": "Block Diagram of External Device",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-External-Devices-Block-Diagram-of-External-Device-Components",
              "title": "Components",
              "front": "Components",
              "back": "1. **Transducer:**\n2. Converts between physical world and electrical signals\n3. Input: Physical → Electrical\n4. Output: Electrical → Physical\n5. **Buffer:**\n6. Temporary storage\n7. Holds data during transfer\n8. Speed matching\n9. **Control Logic:**\n10. Device control functions\n11. Interprets control signals\n12. Manages device operation",
              "type": "list",
              "section": "External Devices",
              "subsection": "Block Diagram of External Device"
            },
            {
              "id": "6-External-Devices-Block-Diagram-of-External-Device-Signals",
              "title": "Signals",
              "front": "Signals",
              "back": "1. **Control signals from I/O module:** Determine device function\n2. **Status signals to I/O module:** Indicate device state\n3. **Data bits:** To and from I/O module\n4. **Data to/from environment:** Device-specific data",
              "type": "list",
              "section": "External Devices",
              "subsection": "Block Diagram of External Device"
            }
          ]
        }
      ]
    },
    {
      "section": "I/O Techniques",
      "subsections": [
        {
          "subsection": "Three I/O Techniques",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-I-O-Techniques-Three-I-O-Techniques-Classification",
              "title": "Classification",
              "front": "Classification",
              "back": "1. **Programmed I/O**\n2. No interrupts\n3. I/O-to-memory transfer through processor\n4. **Interrupt-Driven I/O**\n5. Use of interrupts\n6. I/O-to-memory transfer through processor\n7. **Direct Memory Access (DMA)**\n8. Use of interrupts\n9. Direct I/O-to-memory transfer",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Three I/O Techniques"
            },
            {
              "id": "6-I-O-Techniques-Three-I-O-Techniques-Key-Difference",
              "title": "Key Difference",
              "front": "Key Difference",
              "back": "Role of processor in data transfer.",
              "type": "definition",
              "section": "I/O Techniques",
              "subsection": "Three I/O Techniques"
            }
          ]
        },
        {
          "subsection": "Programmed I/O",
          "cardCount": 11,
          "cards": [
            {
              "id": "6-I-O-Techniques-Programmed-I-O-Concept",
              "title": "Concept",
              "front": "Concept",
              "back": "",
              "type": "concept",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            },
            {
              "id": "6-I-O-Techniques-Programmed-I-O-Definition",
              "title": "Definition",
              "front": "Definition",
              "back": "Processor directly controls I/O operation.",
              "type": "definition",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            },
            {
              "id": "6-I-O-Techniques-Programmed-I-O-Process",
              "title": "Process",
              "front": "Process",
              "back": "1. Processor executes I/O instruction\n2. Issues command to I/O module\n3. I/O module performs action\n4. Sets status bits in status register\n5. **Processor must periodically check status**\n6. Processor waits until operation complete",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            },
            {
              "id": "6-I-O-Techniques-Programmed-I-O-Key-Characteristic",
              "title": "Key Characteristic",
              "front": "Key Characteristic",
              "back": "**I/O module does NOT interrupt processor.**",
              "type": "definition",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            },
            {
              "id": "6-I-O-Techniques-Programmed-I-O-Processor-Responsibility",
              "title": "Processor Responsibility",
              "front": "Processor Responsibility",
              "back": "1. Must check status repeatedly\n2. Waits for I/O completion\n3. Cannot do other work while waiting",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            },
            {
              "id": "6-I-O-Techniques-Programmed-I-O-I-O-Commands",
              "title": "I/O Commands",
              "front": "I/O Commands",
              "back": "",
              "type": "concept",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            },
            {
              "id": "6-I-O-Techniques-Programmed-I-O-Four-Types-of-I-O-Commands",
              "title": "Four Types of I/O Commands",
              "front": "Four Types of I/O Commands",
              "back": "1. **Control:**\n2. Activate peripheral\n3. Tell device what to do\n4. Example: Start printer, seek disk track\n5. **Test:**\n6. Test status conditions\n7. Check I/O module and peripheral status\n8. Example: Check if device ready, check for errors\n9. **Read:**\n10. I/O module obtains data from peripheral\n11. Places data in internal buffer\n12. Processor reads from buffer\n13. **Write:**\n14. I/O module takes data from data bus\n15. Transmits data to peripheral\n16. Processor writes to I/O module",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            },
            {
              "id": "6-I-O-Techniques-Programmed-I-O-Programmed-I-O-Flow",
              "title": "Programmed I/O Flow",
              "front": "Programmed I/O Flow",
              "back": "",
              "type": "concept",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            },
            {
              "id": "6-I-O-Techniques-Programmed-I-O-Input-of-Block-of-Data",
              "title": "Input of Block of Data",
              "front": "Input of Block of Data",
              "back": "1. Issue Read command to I/O module\n2. Read status of I/O module\n3. Check if ready\n4. If not ready: Loop back to step 2\n5. If ready: Continue\n6. Read word from I/O module\n7. Write word into memory\n8. Check if done\n9. If not done: Go to step 1 (next word)\n10. If done: Next instruction",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            },
            {
              "id": "6-I-O-Techniques-Programmed-I-O-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. **CPU waits:** Processor tied up during I/O\n2. **Polling:** Must check status repeatedly\n3. **Inefficient:** Wastes processor time\n4. **Simple:** Easy to implement",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            },
            {
              "id": "6-I-O-Techniques-Programmed-I-O-Drawbacks",
              "title": "Drawbacks",
              "front": "Drawbacks",
              "back": "1. Processor cannot do other work\n2. Wastes CPU cycles checking status\n3. Slow for slow devices",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Programmed I/O"
            }
          ]
        },
        {
          "subsection": "Interrupt-Driven I/O",
          "cardCount": 9,
          "cards": [
            {
              "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Concept",
              "title": "Concept",
              "front": "Concept",
              "back": "",
              "type": "concept",
              "section": "I/O Techniques",
              "subsection": "Interrupt-Driven I/O"
            },
            {
              "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Definition",
              "title": "Definition",
              "front": "Definition",
              "back": "I/O module interrupts processor when ready.",
              "type": "definition",
              "section": "I/O Techniques",
              "subsection": "Interrupt-Driven I/O"
            },
            {
              "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Process",
              "title": "Process",
              "front": "Process",
              "back": "1. Processor issues I/O command\n2. **Processor continues executing other instructions**\n3. I/O module works on I/O operation\n4. When ready, I/O module **interrupts processor**\n5. Processor handles interrupt\n6. Executes data transfer\n7. Resumes former processing",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Interrupt-Driven I/O"
            },
            {
              "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Key-Advantage",
              "title": "Key Advantage",
              "front": "Key Advantage",
              "back": "**Processor can do other work while waiting.**",
              "type": "definition",
              "section": "I/O Techniques",
              "subsection": "Interrupt-Driven I/O"
            },
            {
              "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Interrupt-Driven-I-O-Flow",
              "title": "Interrupt-Driven I/O Flow",
              "front": "Interrupt-Driven I/O Flow",
              "back": "",
              "type": "concept",
              "section": "I/O Techniques",
              "subsection": "Interrupt-Driven I/O"
            },
            {
              "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Input-of-Block-of-Data",
              "title": "Input of Block of Data",
              "front": "Input of Block of Data",
              "back": "1. Issue Read command to I/O module\n2. Do something else (other instructions)\n3. Interrupt occurs (I/O module ready)\n4. Read status of I/O module\n5. Check for error condition\n6. Read word from I/O module\n7. Write word into memory\n8. Check if done\n9. If not done: Go to step 1\n10. If done: Return to interrupted program",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Interrupt-Driven I/O"
            },
            {
              "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. **CPU not waiting:** Can do other work\n2. **Asynchronous:** I/O happens in background\n3. **Efficient:** Better CPU utilization\n4. **More complex:** Requires interrupt handling",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Interrupt-Driven I/O"
            },
            {
              "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Advantages",
              "title": "Advantages",
              "front": "Advantages",
              "back": "1. Better CPU utilization\n2. Can handle multiple I/O operations\n3. More responsive system",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Interrupt-Driven I/O"
            },
            {
              "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Drawbacks",
              "title": "Drawbacks",
              "front": "Drawbacks",
              "back": "1. Still involves processor in each transfer\n2. Interrupt overhead\n3. More complex than programmed I/O",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Interrupt-Driven I/O"
            }
          ]
        },
        {
          "subsection": "Direct Memory Access (DMA)",
          "cardCount": 9,
          "cards": [
            {
              "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Concept",
              "title": "Concept",
              "front": "Concept",
              "back": "",
              "type": "concept",
              "section": "I/O Techniques",
              "subsection": "Direct Memory Access (DMA)"
            },
            {
              "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Definition",
              "title": "Definition",
              "front": "Definition",
              "back": "I/O module and memory exchange data directly without processor involvement.",
              "type": "definition",
              "section": "I/O Techniques",
              "subsection": "Direct Memory Access (DMA)"
            },
            {
              "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Process",
              "title": "Process",
              "front": "Process",
              "back": "1. Processor issues block read command to DMA module\n2. **Processor continues executing other instructions**\n3. DMA module transfers entire block directly to/from memory\n4. DMA module interrupts processor when complete",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Direct Memory Access (DMA)"
            },
            {
              "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Key-Advantage",
              "title": "Key Advantage",
              "front": "Key Advantage",
              "back": "**Processor only involved at start and end.**",
              "type": "definition",
              "section": "I/O Techniques",
              "subsection": "Direct Memory Access (DMA)"
            },
            {
              "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--DMA-Flow",
              "title": "DMA Flow",
              "front": "DMA Flow",
              "back": "",
              "type": "concept",
              "section": "I/O Techniques",
              "subsection": "Direct Memory Access (DMA)"
            },
            {
              "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Input-of-Block-of-Data",
              "title": "Input of Block of Data",
              "front": "Input of Block of Data",
              "back": "1. Issue Read block command to DMA module\n2. Do something else (other instructions)\n3. DMA transfers data directly to memory\n4. Interrupt occurs (DMA complete)\n5. Read status of DMA module\n6. Check for error condition\n7. Next instruction",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Direct Memory Access (DMA)"
            },
            {
              "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. **Minimal CPU involvement:** Only at start and end\n2. **Direct transfer:** I/O to memory, bypassing CPU\n3. **Very efficient:** Best for large transfers\n4. **Most complex:** Requires DMA controller",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Direct Memory Access (DMA)"
            },
            {
              "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Advantages",
              "title": "Advantages",
              "front": "Advantages",
              "back": "1. **Maximum efficiency:** CPU free during transfer\n2. **High throughput:** Can transfer large blocks\n3. **Best for bulk data:** Disk, network transfers",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Direct Memory Access (DMA)"
            },
            {
              "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Drawbacks",
              "title": "Drawbacks",
              "front": "Drawbacks",
              "back": "1. Most complex implementation\n2. Requires DMA controller hardware\n3. Bus arbitration needed",
              "type": "list",
              "section": "I/O Techniques",
              "subsection": "Direct Memory Access (DMA)"
            }
          ]
        },
        {
          "subsection": "Comparison of I/O Techniques",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-I-O-Techniques-Comparison-of-I-O-Techniques-Evolution",
              "title": "Evolution",
              "front": "Evolution",
              "back": "Programmed → Interrupt-Driven → DMA (increasing efficiency and complexity)",
              "type": "definition",
              "section": "I/O Techniques",
              "subsection": "Comparison of I/O Techniques"
            }
          ]
        }
      ]
    },
    {
      "section": "I/O Mapping and Addressing",
      "subsections": [
        {
          "subsection": "The Addressing Problem",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-I-O-Mapping-and-Addressing-The-Addressing-Problem-Question",
              "title": "Question",
              "front": "Question",
              "back": "How does processor identify I/O devices?",
              "type": "definition",
              "section": "I/O Mapping and Addressing",
              "subsection": "The Addressing Problem"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-The-Addressing-Problem-Answer",
              "title": "Answer",
              "front": "Answer",
              "back": "Two modes of addressing when processor, memory, and I/O share common bus.",
              "type": "definition",
              "section": "I/O Mapping and Addressing",
              "subsection": "The Addressing Problem"
            }
          ]
        },
        {
          "subsection": "Memory-Mapped I/O",
          "cardCount": 6,
          "cards": [
            {
              "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Concept",
              "title": "Concept",
              "front": "Concept",
              "back": "I/O devices and memory locations share **single address space**.",
              "type": "definition",
              "section": "I/O Mapping and Addressing",
              "subsection": "Memory-Mapped I/O"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. I/O looks just like memory read/write\n2. **No special commands** for I/O\n3. Processor uses **same machine instructions** for memory and I/O\n4. Status and data registers treated as memory locations",
              "type": "list",
              "section": "I/O Mapping and Addressing",
              "subsection": "Memory-Mapped I/O"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Address-Space",
              "title": "Address Space",
              "front": "Address Space",
              "back": "1. Combined total of memory and I/O addresses\n2. Example: 10 address lines → 2^10 = 1024 locations\n3. Can be any combination (e.g., 512 memory + 512 I/O)",
              "type": "list",
              "section": "I/O Mapping and Addressing",
              "subsection": "Memory-Mapped I/O"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Advantages",
              "title": "Advantages",
              "front": "Advantages",
              "back": "1. **Large selection of memory access commands available**\n2. Can use all memory instructions (load, store, arithmetic)\n3. Simpler instruction set\n4. Flexible addressing",
              "type": "list",
              "section": "I/O Mapping and Addressing",
              "subsection": "Memory-Mapped I/O"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Disadvantages",
              "title": "Disadvantages",
              "front": "Disadvantages",
              "back": "1. **Reduces memory address space**\n2. Memory and I/O compete for addresses\n3. Need to reserve address space for I/O",
              "type": "list",
              "section": "I/O Mapping and Addressing",
              "subsection": "Memory-Mapped I/O"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Example",
              "title": "Example",
              "front": "Example",
              "back": "Address 516: Keyboard input data register Address 517: Keyboard input status register Load AC, 517 ; Get status Branch if Sign = 0, 202 ; Loop until ready Load AC, 516 ; Load data byte",
              "type": "definition",
              "section": "I/O Mapping and Addressing",
              "subsection": "Memory-Mapped I/O"
            }
          ]
        },
        {
          "subsection": "Isolated I/O (Port-Mapped I/O)",
          "cardCount": 6,
          "cards": [
            {
              "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Concept",
              "title": "Concept",
              "front": "Concept",
              "back": "**Separate address spaces** for memory and I/O.",
              "type": "definition",
              "section": "I/O Mapping and Addressing",
              "subsection": "Isolated I/O (Port-Mapped I/O)"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. Need **I/O or memory select lines** on bus\n2. **Special commands** for I/O (IN, OUT, Test I/O)\n3. Limited set of I/O instructions\n4. I/O addresses separate from memory addresses",
              "type": "list",
              "section": "I/O Mapping and Addressing",
              "subsection": "Isolated I/O (Port-Mapped I/O)"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Address-Space",
              "title": "Address Space",
              "front": "Address Space",
              "back": "1. Memory: Full address space (e.g., 1024 locations)\n2. I/O: Separate address space (e.g., 1024 I/O ports)\n3. **Total:** More addressable locations",
              "type": "list",
              "section": "I/O Mapping and Addressing",
              "subsection": "Isolated I/O (Port-Mapped I/O)"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Advantages",
              "title": "Advantages",
              "front": "Advantages",
              "back": "1. **Full memory address space** available\n2. Memory and I/O don't compete\n3. Clear separation",
              "type": "list",
              "section": "I/O Mapping and Addressing",
              "subsection": "Isolated I/O (Port-Mapped I/O)"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Disadvantages",
              "title": "Disadvantages",
              "front": "Disadvantages",
              "back": "1. **Limited set of I/O instructions**\n2. Special instructions needed\n3. Less flexible than memory-mapped",
              "type": "list",
              "section": "I/O Mapping and Addressing",
              "subsection": "Isolated I/O (Port-Mapped I/O)"
            },
            {
              "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Example",
              "title": "Example",
              "front": "Example",
              "back": "Load I/O, 5 ; Initiate keyboard read Test I/O, 5 ; Check for completion Branch Not Ready, 201 ; Loop until complete In, 5 ; Load data byte",
              "type": "definition",
              "section": "I/O Mapping and Addressing",
              "subsection": "Isolated I/O (Port-Mapped I/O)"
            }
          ]
        },
        {
          "subsection": "Comparison",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-I-O-Mapping-and-Addressing-Comparison-Modern-Practice",
              "title": "Modern Practice",
              "front": "Modern Practice",
              "back": "Most systems use **memory-mapped I/O** for flexibility.",
              "type": "definition",
              "section": "I/O Mapping and Addressing",
              "subsection": "Comparison"
            }
          ]
        }
      ]
    },
    {
      "section": "Interrupt-Driven I/O",
      "subsections": [
        {
          "subsection": "Why Interrupt-Driven I/O?",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-Interrupt-Driven-I-O-Why-Interrupt-Driven-I-O--Problem-with-Programmed-I-O",
              "title": "Problem with Programmed I/O",
              "front": "Problem with Programmed I/O",
              "back": "1. Processor must wait long time for I/O module\n2. Wastes processor time\n3. Inefficient",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Why Interrupt-Driven I/O?"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Why-Interrupt-Driven-I-O--Solution",
              "title": "Solution",
              "front": "Solution",
              "back": "1. Processor issues I/O command\n2. Goes on to do other useful work\n3. I/O module interrupts when ready\n4. Processor handles transfer and resumes",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Why Interrupt-Driven I/O?"
            }
          ]
        },
        {
          "subsection": "Simple Interrupt Processing",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-Interrupt-Driven-I-O-Simple-Interrupt-Processing-Hardware-Steps",
              "title": "Hardware Steps",
              "front": "Hardware Steps",
              "back": "1. Device controller issues interrupt\n2. Processor finishes current instruction\n3. Processor signals acknowledgment\n4. Processor pushes PSW and PC onto control stack",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Simple Interrupt Processing"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Simple-Interrupt-Processing-Software-Steps",
              "title": "Software Steps",
              "front": "Software Steps",
              "back": "1. Save remainder of process state information\n2. Process interrupt\n3. Restore process state information\n4. Restore old PSW and PC",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Simple Interrupt Processing"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Simple-Interrupt-Processing-Result",
              "title": "Result",
              "front": "Result",
              "back": "Processor loads new PC value based on interrupt, executes interrupt service routine, then returns.",
              "type": "definition",
              "section": "Interrupt-Driven I/O",
              "subsection": "Simple Interrupt Processing"
            }
          ]
        },
        {
          "subsection": "Changes During Interrupt",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-Interrupt-Driven-I-O-Changes-During-Interrupt-Before-Interrupt",
              "title": "Before Interrupt",
              "front": "Before Interrupt",
              "back": "1. Program Counter: N\n2. Stack Pointer: T\n3. General Registers: Various values\n4. User's Program executing",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Changes During Interrupt"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Changes-During-Interrupt-After-Interrupt",
              "title": "After Interrupt",
              "front": "After Interrupt",
              "back": "1. Program Counter: Y (interrupt service routine)\n2. Stack Pointer: T - M (pushed values)\n3. General Registers: Saved on stack\n4. Interrupt Service Routine executing",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Changes During Interrupt"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Changes-During-Interrupt-Return-from-Interrupt",
              "title": "Return from Interrupt",
              "front": "Return from Interrupt",
              "back": "1. Restore PC, PSW, registers from stack\n2. Resume user program at instruction N+1",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Changes During Interrupt"
            }
          ]
        },
        {
          "subsection": "Design Issues",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-Interrupt-Driven-I-O-Design-Issues-Two-Key-Questions",
              "title": "Two Key Questions",
              "front": "Two Key Questions",
              "back": "1. **Device Identification:**\n2. How does processor determine which device issued interrupt?\n3. Multiple I/O modules may interrupt\n4. **Priority:**\n5. If multiple interrupts occur, which to process first?\n6. Need priority system",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Design Issues"
            }
          ]
        },
        {
          "subsection": "Device Identification Techniques",
          "cardCount": 22,
          "cards": [
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Four-Categories",
              "title": "Four Categories",
              "front": "Four Categories",
              "back": "",
              "type": "definition",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-1--Multiple-Interrupt-Lines",
              "title": "1. Multiple Interrupt Lines",
              "front": "1. Multiple Interrupt Lines",
              "back": "",
              "type": "concept",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Concept",
              "title": "Concept",
              "front": "Concept",
              "back": "Separate interrupt line for each I/O module.",
              "type": "definition",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. Most straightforward approach\n2. Processor knows device from interrupt line\n3. **Problem:** Limited number of interrupt lines\n4. Even with multiple lines, each line may have multiple modules",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Use",
              "title": "Use",
              "front": "Use",
              "back": "Simple systems, few devices",
              "type": "definition",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-2--Daisy-Chain--Hardware-Poll--Vectored-",
              "title": "2. Daisy Chain (Hardware Poll, Vectored)",
              "front": "2. Daisy Chain (Hardware Poll, Vectored)",
              "back": "",
              "type": "concept",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Concept",
              "title": "Concept",
              "front": "Concept",
              "back": "Interrupt acknowledge line daisy-chained through modules.",
              "type": "definition",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Process",
              "title": "Process",
              "front": "Process",
              "back": "1. Processor detects interrupt\n2. Processor responds on interrupt acknowledge line\n3. Signal passes through daisy chain\n4. First requesting module responds\n5. Module places **vector** (address/identifier) on data lines\n6. Processor uses vector to identify device",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Vector",
              "title": "Vector",
              "front": "Vector",
              "back": "1. Address of I/O module or unique identifier\n2. **Vectored interrupt:** Processor uses vector as pointer to service routine\n3. Avoids need for general interrupt service routine first",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Advantages",
              "title": "Advantages",
              "front": "Advantages",
              "back": "1. Automatic device identification\n2. Fast (hardware-based)\n3. Vectored interrupts efficient",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Disadvantages",
              "title": "Disadvantages",
              "front": "Disadvantages",
              "back": "1. Fixed priority (order in chain)\n2. More complex hardware",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-3--Bus-Arbitration--Vectored-",
              "title": "3. Bus Arbitration (Vectored)",
              "front": "3. Bus Arbitration (Vectored)",
              "back": "",
              "type": "concept",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Concept",
              "title": "Concept",
              "front": "Concept",
              "back": "I/O module must gain control of bus before raising interrupt.",
              "type": "definition",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Process",
              "title": "Process",
              "front": "Process",
              "back": "1. I/O module requests bus control\n2. Gains bus control\n3. Raises interrupt request line\n4. Processor detects interrupt\n5. Processor responds on interrupt acknowledge\n6. Requesting module places vector on data lines",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Advantages",
              "title": "Advantages",
              "front": "Advantages",
              "back": "1. Flexible priority (bus arbitration)\n2. Vectored interrupts\n3. Works with bus-based systems",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Disadvantages",
              "title": "Disadvantages",
              "front": "Disadvantages",
              "back": "1. Requires bus arbitration\n2. More complex",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-4--Software-Poll",
              "title": "4. Software Poll",
              "front": "4. Software Poll",
              "back": "",
              "type": "concept",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Concept",
              "title": "Concept",
              "front": "Concept",
              "back": "Processor branches to interrupt service routine that polls each I/O module.",
              "type": "definition",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Process",
              "title": "Process",
              "front": "Process",
              "back": "1. Processor detects interrupt\n2. Branches to general interrupt service routine\n3. Routine polls each I/O module\n4. Determines which module caused interrupt\n5. Branches to specific device service routine",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Advantages",
              "title": "Advantages",
              "front": "Advantages",
              "back": "1. Simple hardware\n2. Flexible (software-controlled)\n3. No special hardware needed",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Disadvantages",
              "title": "Disadvantages",
              "front": "Disadvantages",
              "back": "1. **Time consuming:** Must check each module\n2. Slower than hardware methods\n3. Higher interrupt latency",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Use",
              "title": "Use",
              "front": "Use",
              "back": "Systems with many devices, when hardware cost is concern",
              "type": "definition",
              "section": "Interrupt-Driven I/O",
              "subsection": "Device Identification Techniques"
            }
          ]
        },
        {
          "subsection": "Priority Handling",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-Interrupt-Driven-I-O-Priority-Handling-Problem",
              "title": "Problem",
              "front": "Problem",
              "back": "Multiple interrupts may occur simultaneously.",
              "type": "definition",
              "section": "Interrupt-Driven I/O",
              "subsection": "Priority Handling"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Priority-Handling-Solutions",
              "title": "Solutions",
              "front": "Solutions",
              "back": "1. **Fixed Priority:**\n2. Each device has fixed priority\n3. Higher priority interrupts lower priority\n4. Simple but inflexible\n5. **Programmable Priority:**\n6. Priority can be changed\n7. More flexible\n8. Requires priority controller\n9. **Nested Interrupts:**\n10. Higher priority can interrupt lower priority\n11. Requires interrupt masking\n12. More complex",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Priority Handling"
            },
            {
              "id": "6-Interrupt-Driven-I-O-Priority-Handling-Interrupt-Masking",
              "title": "Interrupt Masking",
              "front": "Interrupt Masking",
              "back": "1. Processor can disable interrupts\n2. Critical sections protected\n3. Interrupt enable/disable flags",
              "type": "list",
              "section": "Interrupt-Driven I/O",
              "subsection": "Priority Handling"
            }
          ]
        }
      ]
    },
    {
      "section": "Direct Memory Access (DMA)",
      "subsections": [
        {
          "subsection": "Why DMA?",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-Direct-Memory-Access--DMA--Why-DMA--Drawbacks-of-Programmed-and-Interrupt-Driven-I-O",
              "title": "Drawbacks of Programmed and Interrupt-Driven I/O",
              "front": "Drawbacks of Programmed and Interrupt-Driven I/O",
              "back": "1. **Transfer Rate Limited:**\n2. Limited by speed processor can test and service device\n3. Processor bottleneck\n4. **Processor Tied Up:**\n5. Processor involved in managing transfer\n6. Multiple instructions per I/O transfer\n7. Wastes processor cycles",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "Why DMA?"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--Why-DMA--Solution",
              "title": "Solution",
              "front": "Solution",
              "back": "**Direct Memory Access (DMA)** for large data volumes.",
              "type": "definition",
              "section": "Direct Memory Access (DMA)",
              "subsection": "Why DMA?"
            }
          ]
        },
        {
          "subsection": "DMA Concept",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Concept-Definition",
              "title": "Definition",
              "front": "Definition",
              "back": "I/O module transfers data directly to/from memory without processor involvement.",
              "type": "definition",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Concept"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Concept-Key-Points",
              "title": "Key Points",
              "front": "Key Points",
              "back": "1. Processor only involved at **start and end**\n2. DMA controller handles transfer\n3. Data bypasses processor\n4. Very efficient for large transfers",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Concept"
            }
          ]
        },
        {
          "subsection": "DMA Block Diagram",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Block-Diagram-Components",
              "title": "Components",
              "front": "Components",
              "back": "1. **Data Count Register:**\n2. Number of bytes/words to transfer\n3. Decremented during transfer\n4. Interrupts when reaches zero\n5. **Data Register:**\n6. Temporary data storage\n7. For some DMA configurations\n8. **Address Register:**\n9. Memory address for transfer\n10. Incremented during transfer\n11. **Control Logic:**\n12. Manages DMA operation\n13. Handles bus requests\n14. Coordinates transfer",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Block Diagram"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Block-Diagram-Signals",
              "title": "Signals",
              "front": "Signals",
              "back": "1. **Request to DMA:** Device requests DMA transfer\n2. **Acknowledge from DMA:** DMA acknowledges request\n3. **Read/Write:** Control signals\n4. **Interrupt:** Signal completion",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Block Diagram"
            }
          ]
        },
        {
          "subsection": "DMA Operation",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Operation-Process",
              "title": "Process",
              "front": "Process",
              "back": "1. **Initialization (Processor):**\n2. Processor sets up DMA:\n3. Starting memory address\n4. Number of bytes to transfer\n5. Direction (read/write)\n6. Processor issues DMA command\n7. **Transfer (DMA Controller):**\n8. DMA controller requests bus\n9. Gains bus control\n10. Transfers data directly:\n11. Read from I/O device\n12. Write to memory (or vice versa)\n13. Increments address, decrements count\n14. Continues until complete\n15. **Completion (DMA Controller):**\n16. DMA controller interrupts processor\n17. Signals completion\n18. Processor checks status",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Operation"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Operation-Key",
              "title": "Key",
              "front": "Key",
              "back": "Processor free during entire transfer!",
              "type": "definition",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Operation"
            }
          ]
        },
        {
          "subsection": "DMA Breakpoints",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Breakpoints-DMA-Breakpoints",
              "title": "DMA Breakpoints",
              "front": "DMA Breakpoints",
              "back": "1. Can interrupt during instruction cycle\n2. Typically between:\n3. Instruction fetch and decode\n4. Operand fetch and execute\n5. Execute and store result",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Breakpoints"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Breakpoints-Interrupt-Breakpoints",
              "title": "Interrupt Breakpoints",
              "front": "Interrupt Breakpoints",
              "back": "1. Typically only between instructions\n2. Must complete current instruction",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Breakpoints"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Breakpoints-DMA-More-Flexible",
              "title": "DMA More Flexible",
              "front": "DMA More Flexible",
              "back": "1. Can interrupt during instruction execution\n2. Steals bus cycles\n3. Processor may need to wait for DMA",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Breakpoints"
            }
          ]
        },
        {
          "subsection": "DMA Configurations",
          "cardCount": 9,
          "cards": [
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-1--Single-Bus--Detached-DMA",
              "title": "1. Single-Bus, Detached DMA",
              "front": "1. Single-Bus, Detached DMA",
              "back": "",
              "type": "concept",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Configurations"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Structure",
              "title": "Structure",
              "front": "Structure",
              "back": "Processor ──┐ ├── System Bus ── Memory DMA ────────┘ I/O ────────┘",
              "type": "definition",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Configurations"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. DMA on system bus\n2. Competes with processor for bus\n3. Bus arbitration needed\n4. Simple but may cause contention",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Configurations"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-2--Single-Bus--Integrated-DMA-I-O",
              "title": "2. Single-Bus, Integrated DMA-I/O",
              "front": "2. Single-Bus, Integrated DMA-I/O",
              "back": "",
              "type": "concept",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Configurations"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Structure",
              "title": "Structure",
              "front": "Structure",
              "back": "Processor ──┐ ├── System Bus ── Memory DMA+I/O ────┘",
              "type": "definition",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Configurations"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. DMA integrated with I/O module\n2. Still on system bus\n3. More efficient (no separate DMA module)\n4. Common configuration",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Configurations"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-3--I-O-Bus",
              "title": "3. I/O Bus",
              "front": "3. I/O Bus",
              "back": "",
              "type": "concept",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Configurations"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Structure",
              "title": "Structure",
              "front": "Structure",
              "back": "Processor ── System Bus ── Memory DMA Controller I/O Bus ── I/O ── I/O ── I/O",
              "type": "definition",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Configurations"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. Separate I/O bus\n2. DMA controller bridges buses\n3. Reduces system bus load\n4. More complex but better performance",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Configurations"
            }
          ]
        },
        {
          "subsection": "Fly-By DMA Controller",
          "cardCount": 4,
          "cards": [
            {
              "id": "6-Direct-Memory-Access--DMA--Fly-By-DMA-Controller-Concept",
              "title": "Concept",
              "front": "Concept",
              "back": "Data does **not** pass through DMA chip.",
              "type": "definition",
              "section": "Direct Memory Access (DMA)",
              "subsection": "Fly-By DMA Controller"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--Fly-By-DMA-Controller-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. DMA only between I/O port and memory\n2. **Not** between two I/O ports\n3. **Not** between two memory locations\n4. Data flows directly: I/O ↔ Memory",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "Fly-By DMA Controller"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--Fly-By-DMA-Controller-Memory-to-Memory",
              "title": "Memory-to-Memory",
              "front": "Memory-to-Memory",
              "back": "1. Can do via register\n2. Less efficient\n3. Requires two transfers",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "Fly-By DMA Controller"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--Fly-By-DMA-Controller-Example--Intel-8237",
              "title": "Example: Intel 8237",
              "front": "Example: Intel 8237",
              "back": "1. Contains four DMA channels\n2. Each channel programmed independently\n3. Any one channel active at a time\n4. Fly-by operation",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "Fly-By DMA Controller"
            }
          ]
        },
        {
          "subsection": "DMA Usage Example",
          "cardCount": 4,
          "cards": [
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Usage-Example-Intel-8237-DMA-Controller",
              "title": "Intel 8237 DMA Controller",
              "front": "Intel 8237 DMA Controller",
              "back": "",
              "type": "definition",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Usage Example"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Usage-Example-Signals",
              "title": "Signals",
              "front": "Signals",
              "back": "1. **DREQ:** DMA request (from device)\n2. **HRQ:** Hold request (to processor)\n3. **HLDA:** Hold acknowledge (from processor)\n4. **DACK:** DMA acknowledge (to device)",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Usage Example"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Usage-Example-Control-Bus-Signals",
              "title": "Control Bus Signals",
              "front": "Control Bus Signals",
              "back": "1. **IOR:** I/O read\n2. **IOW:** I/O write\n3. **MEMR:** Memory read\n4. **MEMW:** Memory write",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Usage Example"
            },
            {
              "id": "6-Direct-Memory-Access--DMA--DMA-Usage-Example-Operation",
              "title": "Operation",
              "front": "Operation",
              "back": "1. Device requests DMA (DREQ)\n2. DMA requests bus (HRQ)\n3. Processor acknowledges (HLDA)\n4. DMA transfers data using control signals\n5. DMA completes, releases bus",
              "type": "list",
              "section": "Direct Memory Access (DMA)",
              "subsection": "DMA Usage Example"
            }
          ]
        }
      ]
    },
    {
      "section": "I/O Controllers and Interfaces",
      "subsections": [
        {
          "subsection": "82C59A Programmable Interrupt Controller (PIC)",
          "cardCount": 5,
          "cards": [
            {
              "id": "6-I-O-Controllers-and-Interfaces-82C59A-Programmable-Interrupt-Controller--PIC--Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Manage multiple interrupt sources.",
              "type": "definition",
              "section": "I/O Controllers and Interfaces",
              "subsection": "82C59A Programmable Interrupt Controller (PIC)"
            },
            {
              "id": "6-I-O-Controllers-and-Interfaces-82C59A-Programmable-Interrupt-Controller--PIC--Features",
              "title": "Features",
              "front": "Features",
              "back": "1. **8 interrupt request lines (IR0-IR7)**\n2. Priority management\n3. Interrupt vector generation\n4. Cascading support",
              "type": "list",
              "section": "I/O Controllers and Interfaces",
              "subsection": "82C59A Programmable Interrupt Controller (PIC)"
            },
            {
              "id": "6-I-O-Controllers-and-Interfaces-82C59A-Programmable-Interrupt-Controller--PIC--Cascading",
              "title": "Cascading",
              "front": "Cascading",
              "back": "1. Multiple PICs can be cascaded\n2. Master PIC connects to processor\n3. Slave PICs connect to master\n4. Example: 1 master + 3 slaves = 32 interrupt lines",
              "type": "list",
              "section": "I/O Controllers and Interfaces",
              "subsection": "82C59A Programmable Interrupt Controller (PIC)"
            },
            {
              "id": "6-I-O-Controllers-and-Interfaces-82C59A-Programmable-Interrupt-Controller--PIC--Configuration",
              "title": "Configuration",
              "front": "Configuration",
              "back": "Master 82C59A ── Processor (INTR) ├── IR0-IR7 (8 devices) ├── Slave 82C59A (via IR) │ └── IR0-IR7 (8 devices) ├── Slave 82C59A (via IR) │ └── IR0-IR7 (8 devices) └── Slave 82C59A (via IR) └── IR0-IR7 (8 devices)",
              "type": "definition",
              "section": "I/O Controllers and Interfaces",
              "subsection": "82C59A Programmable Interrupt Controller (PIC)"
            },
            {
              "id": "6-I-O-Controllers-and-Interfaces-82C59A-Programmable-Interrupt-Controller--PIC--Total",
              "title": "Total",
              "front": "Total",
              "back": "Up to 64 interrupt sources (with cascading)",
              "type": "definition",
              "section": "I/O Controllers and Interfaces",
              "subsection": "82C59A Programmable Interrupt Controller (PIC)"
            }
          ]
        },
        {
          "subsection": "8255A Programmable Peripheral Interface (PPI)",
          "cardCount": 5,
          "cards": [
            {
              "id": "6-I-O-Controllers-and-Interfaces-8255A-Programmable-Peripheral-Interface--PPI--Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Interface to parallel I/O devices.",
              "type": "definition",
              "section": "I/O Controllers and Interfaces",
              "subsection": "8255A Programmable Peripheral Interface (PPI)"
            },
            {
              "id": "6-I-O-Controllers-and-Interfaces-8255A-Programmable-Peripheral-Interface--PPI--Features",
              "title": "Features",
              "front": "Features",
              "back": "1. **Three 8-bit ports:** Port A, Port B, Port C\n2. **Port C split:** Upper (PC7-PC4) and Lower (PC3-PC0)\n3. **Multiple modes:** Input, output, bidirectional\n4. **Handshaking:** Control signals for device communication",
              "type": "list",
              "section": "I/O Controllers and Interfaces",
              "subsection": "8255A Programmable Peripheral Interface (PPI)"
            },
            {
              "id": "6-I-O-Controllers-and-Interfaces-8255A-Programmable-Peripheral-Interface--PPI--Ports",
              "title": "Ports",
              "front": "Ports",
              "back": "1. **Port A:** 8-bit I/O port (Group A)\n2. **Port B:** 8-bit I/O port (Group B)\n3. **Port C:** 8-bit I/O port or control signals",
              "type": "list",
              "section": "I/O Controllers and Interfaces",
              "subsection": "8255A Programmable Peripheral Interface (PPI)"
            },
            {
              "id": "6-I-O-Controllers-and-Interfaces-8255A-Programmable-Peripheral-Interface--PPI--Modes",
              "title": "Modes",
              "front": "Modes",
              "back": "1. **Mode 0:** Basic input/output\n2. **Mode 1:** Handshaking I/O\n3. **Mode 2:** Bidirectional bus",
              "type": "list",
              "section": "I/O Controllers and Interfaces",
              "subsection": "8255A Programmable Peripheral Interface (PPI)"
            },
            {
              "id": "6-I-O-Controllers-and-Interfaces-8255A-Programmable-Peripheral-Interface--PPI--Applications",
              "title": "Applications",
              "front": "Applications",
              "back": "1. Keyboard interfaces\n2. Display interfaces\n3. Parallel printer interfaces\n4. General-purpose I/O\n5. Port A: Keyboard input\n6. Port B: Display output\n7. Port C: Control signals (data ready, acknowledge)",
              "type": "list",
              "section": "I/O Controllers and Interfaces",
              "subsection": "8255A Programmable Peripheral Interface (PPI)"
            }
          ]
        }
      ]
    },
    {
      "section": "External Interconnection Standards",
      "subsections": [
        {
          "subsection": "Universal Serial Bus (USB)",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-External-Interconnection-Standards-Universal-Serial-Bus--USB--Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Widely used for peripheral connections.",
              "type": "definition",
              "section": "External Interconnection Standards",
              "subsection": "Universal Serial Bus (USB)"
            },
            {
              "id": "6-External-Interconnection-Standards-Universal-Serial-Bus--USB--Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. **Default interface** for slower speed devices (keyboard, mouse)\n2. **Commonly used** for high-speed I/O (printers, disk drives, network adapters)\n3. **Multiple generations:** USB 1.0, 2.0, 3.0, 3.1, 3.2, USB-C\n4. **Hot-pluggable:** Connect/disconnect without powering down\n5. **Automatic configuration:** Plug and play",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "Universal Serial Bus (USB)"
            },
            {
              "id": "6-External-Interconnection-Standards-Universal-Serial-Bus--USB--Advantages",
              "title": "Advantages",
              "front": "Advantages",
              "back": "1. Universal standard\n2. Easy to use\n3. Hot-pluggable\n4. Power delivery (USB-C)",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "Universal Serial Bus (USB)"
            }
          ]
        },
        {
          "subsection": "FireWire Serial Bus",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-External-Interconnection-Standards-FireWire-Serial-Bus-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "High-speed I/O for smaller systems.",
              "type": "definition",
              "section": "External Interconnection Standards",
              "subsection": "FireWire Serial Bus"
            },
            {
              "id": "6-External-Interconnection-Standards-FireWire-Serial-Bus-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. Alternative to SCSI for personal computers\n2. **Daisy chain configuration:** Up to 63 devices\n3. **Hot plugging:** Connect/disconnect without power down\n4. **Automatic configuration**\n5. High I/O rates",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "FireWire Serial Bus"
            },
            {
              "id": "6-External-Interconnection-Standards-FireWire-Serial-Bus-Use-Cases",
              "title": "Use Cases",
              "front": "Use Cases",
              "back": "1. Video capture\n2. External storage\n3. Professional audio/video equipment",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "FireWire Serial Bus"
            }
          ]
        },
        {
          "subsection": "SCSI (Small Computer System Interface)",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-External-Interconnection-Standards-SCSI--Small-Computer-System-Interface--Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Standard for connecting peripheral devices.",
              "type": "definition",
              "section": "External Interconnection Standards",
              "subsection": "SCSI (Small Computer System Interface)"
            },
            {
              "id": "6-External-Interconnection-Standards-SCSI--Small-Computer-System-Interface--Status",
              "title": "Status",
              "front": "Status",
              "back": "1. **Once common** for disks, modems, printers\n2. **Lost popularity** to USB and FireWire in smaller systems\n3. **High-speed versions** remain popular for enterprise systems\n4. Used in some mainframes",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "SCSI (Small Computer System Interface)"
            },
            {
              "id": "6-External-Interconnection-Standards-SCSI--Small-Computer-System-Interface--Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. High performance\n2. Multiple device support\n3. More complex than USB",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "SCSI (Small Computer System Interface)"
            }
          ]
        },
        {
          "subsection": "Thunderbolt",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-External-Interconnection-Standards-Thunderbolt-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Fastest peripheral connection technology.",
              "type": "definition",
              "section": "External Interconnection Standards",
              "subsection": "Thunderbolt"
            },
            {
              "id": "6-External-Interconnection-Standards-Thunderbolt-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. **Developed by Intel** with Apple collaboration\n2. **Combines:** Data, video, audio, and power\n3. **Single high-speed connection**\n4. Very high data rates",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "Thunderbolt"
            },
            {
              "id": "6-External-Interconnection-Standards-Thunderbolt-Applications",
              "title": "Applications",
              "front": "Applications",
              "back": "1. Hard drives\n2. RAID arrays\n3. Video-capture boxes\n4. Network interfaces",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "Thunderbolt"
            }
          ]
        },
        {
          "subsection": "InfiniBand",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-External-Interconnection-Standards-InfiniBand-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "High-end server market I/O specification.",
              "type": "definition",
              "section": "External Interconnection Standards",
              "subsection": "InfiniBand"
            },
            {
              "id": "6-External-Interconnection-Standards-InfiniBand-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. **Heavily used** by IBM zEnterprise mainframes\n2. **Architecture** for data flow among processors and I/O devices\n3. **Storage area networking:** Popular for SAN\n4. **Central fabric:** Switches and links\n5. Very high performance",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "InfiniBand"
            },
            {
              "id": "6-External-Interconnection-Standards-InfiniBand-Use-Cases",
              "title": "Use Cases",
              "front": "Use Cases",
              "back": "1. Enterprise servers\n2. Storage area networks\n3. High-performance computing",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "InfiniBand"
            }
          ]
        },
        {
          "subsection": "SATA (Serial Advanced Technology Attachment)",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-External-Interconnection-Standards-SATA--Serial-Advanced-Technology-Attachment--Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Interface for disk storage systems.",
              "type": "definition",
              "section": "External Interconnection Standards",
              "subsection": "SATA (Serial Advanced Technology Attachment)"
            },
            {
              "id": "6-External-Interconnection-Standards-SATA--Serial-Advanced-Technology-Attachment--Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. **Data rates:** Up to 6 Gbps\n2. **Maximum per device:** 300 Mbps\n3. **Widely used:** Desktop computers, industrial, embedded\n4. Replaced parallel ATA (PATA)",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "SATA (Serial Advanced Technology Attachment)"
            },
            {
              "id": "6-External-Interconnection-Standards-SATA--Serial-Advanced-Technology-Attachment--Generations",
              "title": "Generations",
              "front": "Generations",
              "back": "1. SATA 1.0: 1.5 Gbps\n2. SATA 2.0: 3 Gbps\n3. SATA 3.0: 6 Gbps",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "SATA (Serial Advanced Technology Attachment)"
            }
          ]
        },
        {
          "subsection": "PCI Express",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-External-Interconnection-Standards-PCI-Express-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "High-speed bus system for peripherals.",
              "type": "definition",
              "section": "External Interconnection Standards",
              "subsection": "PCI Express"
            },
            {
              "id": "6-External-Interconnection-Standards-PCI-Express-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. **Wide variety** of device types and speeds\n2. **Point-to-point** connections\n3. **Scalable:** x1, x4, x8, x16 lanes\n4. Very high bandwidth",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "PCI Express"
            },
            {
              "id": "6-External-Interconnection-Standards-PCI-Express-Applications",
              "title": "Applications",
              "front": "Applications",
              "back": "1. Graphics cards\n2. Network adapters\n3. Storage controllers\n4. High-speed peripherals",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "PCI Express"
            }
          ]
        },
        {
          "subsection": "Ethernet",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-External-Interconnection-Standards-Ethernet-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Predominant wired networking technology.",
              "type": "definition",
              "section": "External Interconnection Standards",
              "subsection": "Ethernet"
            },
            {
              "id": "6-External-Interconnection-Standards-Ethernet-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. **Data rates:** Up to 100 Gbps\n2. **Distances:** Few meters to tens of kilometers\n3. **Widely used:** Local area networks\n4. **Standard:** IEEE 802.3",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "Ethernet"
            },
            {
              "id": "6-External-Interconnection-Standards-Ethernet-Evolution",
              "title": "Evolution",
              "front": "Evolution",
              "back": "1. 10 Mbps → 100 Mbps → 1 Gbps → 10 Gbps → 100 Gbps",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "Ethernet"
            }
          ]
        },
        {
          "subsection": "WiFi",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-External-Interconnection-Standards-WiFi-Purpose",
              "title": "Purpose",
              "front": "Purpose",
              "back": "Predominant wireless Internet access technology.",
              "type": "definition",
              "section": "External Interconnection Standards",
              "subsection": "WiFi"
            },
            {
              "id": "6-External-Interconnection-Standards-WiFi-Characteristics",
              "title": "Characteristics",
              "front": "Characteristics",
              "back": "1. **IEEE 802.11** standards\n2. **Multiple versions:** 802.11a/b/g/n/ac/ax\n3. **Increasing speeds** with each generation\n4. **Public hotspots:** Free Internet access",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "WiFi"
            },
            {
              "id": "6-External-Interconnection-Standards-WiFi-Evolution",
              "title": "Evolution",
              "front": "Evolution",
              "back": "1. 802.11: 2 Mbps\n2. 802.11b: 11 Mbps\n3. 802.11g: 54 Mbps\n4. 802.11n: 600 Mbps\n5. 802.11ac: 6.77 Gbps\n6. 802.11ax (WiFi 6): Higher speeds",
              "type": "list",
              "section": "External Interconnection Standards",
              "subsection": "WiFi"
            }
          ]
        }
      ]
    },
    {
      "section": "Evolution of I/O Function",
      "subsections": [
        {
          "subsection": "Six Stages of Evolution",
          "cardCount": 7,
          "cards": [
            {
              "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-1--CPU-Direct-Control",
              "title": "1. CPU Direct Control",
              "front": "1. CPU Direct Control",
              "back": "1. CPU directly controls peripheral device\n2. Simplest but least efficient\n3. CPU tied up during I/O",
              "type": "list",
              "section": "Evolution of I/O Function",
              "subsection": "Six Stages of Evolution"
            },
            {
              "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-2--Controller-I-O-Module-Added--Programmed-I-O-",
              "title": "2. Controller/I/O Module Added (Programmed I/O)",
              "front": "2. Controller/I/O Module Added (Programmed I/O)",
              "back": "1. I/O module added\n2. CPU uses programmed I/O without interrupts\n3. CPU still waits for I/O\n4. Better than direct control",
              "type": "list",
              "section": "Evolution of I/O Function",
              "subsection": "Six Stages of Evolution"
            },
            {
              "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-3--Interrupts-Employed",
              "title": "3. Interrupts Employed",
              "front": "3. Interrupts Employed",
              "back": "1. Same configuration as stage 2\n2. But now interrupts are used\n3. CPU need not wait\n4. **Increases efficiency**",
              "type": "list",
              "section": "Evolution of I/O Function",
              "subsection": "Six Stages of Evolution"
            },
            {
              "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-4--DMA-Added",
              "title": "4. DMA Added",
              "front": "4. DMA Added",
              "back": "1. I/O module given direct access to memory\n2. Can move block of data without CPU involvement\n3. CPU only involved at beginning and end\n4. **Much more efficient** for large transfers",
              "type": "list",
              "section": "Evolution of I/O Function",
              "subsection": "Six Stages of Evolution"
            },
            {
              "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-5--I-O-Module-as-Processor",
              "title": "5. I/O Module as Processor",
              "front": "5. I/O Module as Processor",
              "back": "1. I/O module enhanced to become processor\n2. Specialized instruction set for I/O\n3. Can execute I/O programs\n4. **Reduces CPU involvement further**",
              "type": "list",
              "section": "Evolution of I/O Function",
              "subsection": "Six Stages of Evolution"
            },
            {
              "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-6--I-O-Module-with-Local-Memory",
              "title": "6. I/O Module with Local Memory",
              "front": "6. I/O Module with Local Memory",
              "back": "1. I/O module has local memory\n2. Computer in its own right\n3. Large set of I/O devices controlled with minimal CPU involvement\n4. **Maximum efficiency**",
              "type": "list",
              "section": "Evolution of I/O Function",
              "subsection": "Six Stages of Evolution"
            },
            {
              "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-Trend",
              "title": "Trend",
              "front": "Trend",
              "back": "Increasing autonomy of I/O modules, reducing CPU involvement.",
              "type": "definition",
              "section": "Evolution of I/O Function",
              "subsection": "Six Stages of Evolution"
            }
          ]
        }
      ]
    },
    {
      "section": "Key Concepts Summary",
      "subsections": [
        {
          "subsection": "I/O Module Functions",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-Key-Concepts-Summary-I-O-Module-Functions-I-O-Module-Functions",
              "title": "I/O Module Functions",
              "front": "I/O Module Functions",
              "back": "1. **Control and Timing:** Coordinate traffic flow\n2. **Processor Communication:** Commands, data, status\n3. **Device Communication:** Device-specific protocols\n4. **Data Buffering:** Speed matching\n5. **Error Detection:** Detect and report errors",
              "type": "list",
              "section": "Key Concepts Summary",
              "subsection": "I/O Module Functions"
            }
          ]
        },
        {
          "subsection": "I/O Techniques",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-Key-Concepts-Summary-I-O-Techniques-I-O-Techniques",
              "title": "I/O Techniques",
              "front": "I/O Techniques",
              "back": "1. **Programmed I/O:** CPU waits, simple but inefficient\n2. **Interrupt-Driven I/O:** CPU does other work, more efficient\n3. **DMA:** Direct memory access, most efficient for large transfers",
              "type": "list",
              "section": "Key Concepts Summary",
              "subsection": "I/O Techniques"
            }
          ]
        },
        {
          "subsection": "I/O Addressing",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-Key-Concepts-Summary-I-O-Addressing-I-O-Addressing",
              "title": "I/O Addressing",
              "front": "I/O Addressing",
              "back": "1. **Memory-Mapped I/O:** Shared address space, flexible\n2. **Isolated I/O:** Separate address spaces, full memory space",
              "type": "list",
              "section": "Key Concepts Summary",
              "subsection": "I/O Addressing"
            }
          ]
        },
        {
          "subsection": "Interrupts",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-Key-Concepts-Summary-Interrupts-Interrupts",
              "title": "Interrupts",
              "front": "Interrupts",
              "back": "1. **Device Identification:** Multiple lines, daisy chain, bus arbitration, software poll\n2. **Priority:** Fixed or programmable, nested interrupts\n3. **Processing:** Save state, service interrupt, restore state",
              "type": "list",
              "section": "Key Concepts Summary",
              "subsection": "Interrupts"
            }
          ]
        },
        {
          "subsection": "DMA",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-Key-Concepts-Summary-DMA-DMA",
              "title": "DMA",
              "front": "DMA",
              "back": "1. **Purpose:** Direct I/O-to-memory transfer\n2. **Operation:** CPU sets up, DMA transfers, CPU notified\n3. **Configurations:** Single bus, integrated, I/O bus\n4. **Fly-by:** Data doesn't pass through DMA chip",
              "type": "list",
              "section": "Key Concepts Summary",
              "subsection": "DMA"
            }
          ]
        },
        {
          "subsection": "Evolution",
          "cardCount": 1,
          "cards": [
            {
              "id": "6-Key-Concepts-Summary-Evolution-Evolution",
              "title": "Evolution",
              "front": "Evolution",
              "back": "1. **Trend:** Increasing I/O module autonomy\n2. **Goal:** Reduce CPU involvement\n3. **Result:** Better system efficiency",
              "type": "list",
              "section": "Key Concepts Summary",
              "subsection": "Evolution"
            }
          ]
        }
      ]
    },
    {
      "section": "Practice Problems and Examples",
      "subsections": [
        {
          "subsection": "Problem 1: I/O Technique Selection",
          "cardCount": 2,
          "cards": [
            {
              "id": "6-Practice-Problems-and-Examples-Problem-1--I-O-Technique-Selection-Question",
              "title": "Question",
              "front": "Question",
              "back": "Which I/O technique is best for: a) Reading a single byte from keyboard b) Transferring 1 MB file from disk to memory c) Checking printer status",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 1: I/O Technique Selection"
            },
            {
              "id": "6-Practice-Problems-and-Examples-Problem-1--I-O-Technique-Selection-Solution",
              "title": "Solution",
              "front": "Solution",
              "back": "a) **Interrupt-Driven I/O:** Small transfer, device-initiated b) **DMA:** Large transfer, needs efficiency c) **Programmed I/O:** Simple status check",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 1: I/O Technique Selection"
            }
          ]
        },
        {
          "subsection": "Problem 2: Memory-Mapped I/O Address Space",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-Practice-Problems-and-Examples-Problem-2--Memory-Mapped-I-O-Address-Space-Question",
              "title": "Question",
              "front": "Question",
              "back": "System has 16-bit address bus, uses memory-mapped I/O. If 48 KB memory, how many I/O addresses available?",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 2: Memory-Mapped I/O Address Space"
            },
            {
              "id": "6-Practice-Problems-and-Examples-Problem-2--Memory-Mapped-I-O-Address-Space-Solution",
              "title": "Solution",
              "front": "Solution",
              "back": "Total address space: 2^16 = 64 KB Memory: 48 KB = 48,000 bytes I/O addresses: 64 KB - 48 KB = 16 KB = 16,384 addresses",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 2: Memory-Mapped I/O Address Space"
            },
            {
              "id": "6-Practice-Problems-and-Examples-Problem-2--Memory-Mapped-I-O-Address-Space-Answer",
              "title": "Answer",
              "front": "Answer",
              "back": "16,384 I/O addresses",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 2: Memory-Mapped I/O Address Space"
            }
          ]
        },
        {
          "subsection": "Problem 3: DMA Transfer Time",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-Practice-Problems-and-Examples-Problem-3--DMA-Transfer-Time-Question",
              "title": "Question",
              "front": "Question",
              "back": "DMA transfers 64 KB block. Memory access time 100 ns, I/O device rate 10 MB/s. How long does transfer take?",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 3: DMA Transfer Time"
            },
            {
              "id": "6-Practice-Problems-and-Examples-Problem-3--DMA-Transfer-Time-Solution",
              "title": "Solution",
              "front": "Solution",
              "back": "Data size: 64 KB = 65,536 bytes I/O device rate: 10 MB/s = 10,000,000 bytes/s Transfer time = 65,536 / 10,000,000 = 0.0065536 s = 6.55 ms",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 3: DMA Transfer Time"
            },
            {
              "id": "6-Practice-Problems-and-Examples-Problem-3--DMA-Transfer-Time-Answer",
              "title": "Answer",
              "front": "Answer",
              "back": "6.55 ms (CPU free during this time)",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 3: DMA Transfer Time"
            }
          ]
        },
        {
          "subsection": "Problem 4: Interrupt Overhead",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-Practice-Problems-and-Examples-Problem-4--Interrupt-Overhead-Question",
              "title": "Question",
              "front": "Question",
              "back": "Interrupt service routine takes 50 cycles. System has 1000 interrupts/second. What is interrupt overhead?",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 4: Interrupt Overhead"
            },
            {
              "id": "6-Practice-Problems-and-Examples-Problem-4--Interrupt-Overhead-Solution",
              "title": "Solution",
              "front": "Solution",
              "back": "Interrupts per second: 1000 Cycles per interrupt: 50 Total cycles per second: 1000 × 50 = 50,000 cycles If CPU runs at 1 GHz (1,000,000,000 cycles/s): Overhead = 50,000 / 1,000,000,000 = 0.00005 = 0.005%",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 4: Interrupt Overhead"
            },
            {
              "id": "6-Practice-Problems-and-Examples-Problem-4--Interrupt-Overhead-Answer",
              "title": "Answer",
              "front": "Answer",
              "back": "0.005% CPU overhead",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 4: Interrupt Overhead"
            }
          ]
        },
        {
          "subsection": "Problem 5: Programmed vs. Interrupt-Driven I/O",
          "cardCount": 3,
          "cards": [
            {
              "id": "6-Practice-Problems-and-Examples-Problem-5--Programmed-vs--Interrupt-Driven-I-O-Question",
              "title": "Question",
              "front": "Question",
              "back": "Device transfers 1 byte every 10 ms. Programmed I/O: CPU checks every 1 μs. Interrupt-driven: 100 cycle overhead per interrupt. Which is more efficient?",
              "type": "definition",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 5: Programmed vs. Interrupt-Driven I/O"
            },
            {
              "id": "6-Practice-Problems-and-Examples-Problem-5--Programmed-vs--Interrupt-Driven-I-O-Solution",
              "title": "Solution",
              "front": "Solution",
              "back": "1. Checks every 1 μs\n2. 10 ms = 10,000 μs\n3. Number of checks: 10,000\n4. Wastes 10,000 checks\n5. One interrupt per byte\n6. 100 cycles overhead\n7. CPU free for 10 ms - interrupt time\n8. Much more efficient",
              "type": "list",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 5: Programmed vs. Interrupt-Driven I/O"
            },
            {
              "id": "6-Practice-Problems-and-Examples-Problem-5--Programmed-vs--Interrupt-Driven-I-O-Answer",
              "title": "Answer",
              "front": "Answer",
              "back": "1. **Understand the Evolution:**\n2. Why each technique developed\n3. Trade-offs between techniques\n4. When to use each\n5. **Master DMA Concepts:**\n6. How DMA works\n7. When DMA is beneficial\n8. DMA configurations\n9. **Compare Techniques:**\n10. Programmed vs. Interrupt vs. DMA\n11. Memory-mapped vs. Isolated I/O\n12. Different device identification methods\n13. **Understand Interrupts:**\n14. Interrupt processing flow\n15. Device identification\n16. Priority handling\n17. **Know Standards:**\n18. Common I/O standards\n19. Their characteristics\n20. When each is used\n21. **I/O modules** bridge processor/memory and peripherals\n22. **Three I/O techniques** provide different efficiency levels\n23. **Interrupts** enable asynchronous I/O\n24. **DMA** provides maximum efficiency for large transfers\n25. **I/O standards** enable device connectivity\n26. I/O is often the system bottleneck\n27. I/O design impacts overall performance\n28. I/O completes the communication picture\n29. Modern systems rely heavily on efficient I/O",
              "type": "list",
              "section": "Practice Problems and Examples",
              "subsection": "Problem 5: Programmed vs. Interrupt-Driven I/O"
            }
          ]
        }
      ]
    }
  ],
  "allCards": [
    {
      "id": "6-Detailed-Study-Guide--Detailed-Study-Guide",
      "title": "Detailed Study Guide",
      "front": "Detailed Study Guide",
      "back": "1. [Introduction to I/O Systems](#introduction-to-io-systems)\n2. [I/O Module Structure and Functions](#io-module-structure-and-functions)\n3. [External Devices](#external-devices)\n4. [I/O Techniques](#io-techniques)\n5. [I/O Mapping and Addressing](#io-mapping-and-addressing)\n6. [Interrupt-Driven I/O](#interrupt-driven-io)\n7. [Direct Memory Access (DMA)](#direct-memory-access-dma)\n8. [I/O Controllers and Interfaces](#io-controllers-and-interfaces)\n9. [External Interconnection Standards](#external-interconnection-standards)\n10. [Evolution of I/O Function](#evolution-of-io-function)\n11. [Key Concepts Summary](#key-concepts-summary)\n12. [Practice Problems and Examples](#practice-problems-and-examples)",
      "type": "list",
      "section": "Detailed Study Guide",
      "subsection": ""
    },
    {
      "id": "6-Introduction-to-I-O-Systems-Why-I-O-Modules-are-Needed-Problem",
      "title": "Problem",
      "front": "Problem",
      "back": "Why not connect peripherals directly to system bus?",
      "type": "definition",
      "section": "Introduction to I/O Systems",
      "subsection": "Why I/O Modules are Needed"
    },
    {
      "id": "6-Introduction-to-I-O-Systems-Why-I-O-Modules-are-Needed-Reasons",
      "title": "Reasons",
      "front": "Reasons",
      "back": "1. **Wide Variety of Peripherals:**\n2. Different methods of operation\n3. Different data formats\n4. Different speeds\n5. **Impractical** to incorporate control logic within processor\n6. **Speed Mismatch:**\n7. **Peripherals often slower** than memory/processor\n8. Impractical to use high-speed system bus directly\n9. Would waste bus bandwidth\n10. **Some Peripherals Faster:**\n11. Some devices faster than memory/processor\n12. Mismatch leads to inefficiencies if not managed\n13. **Data Format Differences:**\n14. Peripherals use different data formats\n15. Different word lengths\n16. Need conversion/translation",
      "type": "list",
      "section": "Introduction to I/O Systems",
      "subsection": "Why I/O Modules are Needed"
    },
    {
      "id": "6-Introduction-to-I-O-Systems-Why-I-O-Modules-are-Needed-Solution",
      "title": "Solution",
      "front": "Solution",
      "back": "**I/O Module** required to interface between processor/memory and peripherals.",
      "type": "definition",
      "section": "Introduction to I/O Systems",
      "subsection": "Why I/O Modules are Needed"
    },
    {
      "id": "6-Introduction-to-I-O-Systems-I-O-Module-Purpose-Two-Major-Functions",
      "title": "Two Major Functions",
      "front": "Two Major Functions",
      "back": "1. **Interface to Processor and Memory:**\n2. Via system bus or central switch\n3. Handles communication with CPU\n4. Manages data transfer to/from memory\n5. **Interface to Peripheral Devices:**\n6. Via data links\n7. Handles device-specific protocols\n8. Manages device control and status",
      "type": "list",
      "section": "Introduction to I/O Systems",
      "subsection": "I/O Module Purpose"
    },
    {
      "id": "6-Introduction-to-I-O-Systems-I-O-Module-Purpose-Result",
      "title": "Result",
      "front": "Result",
      "back": "I/O module acts as **translator** and **buffer** between system and peripherals.",
      "type": "definition",
      "section": "Introduction to I/O Systems",
      "subsection": "I/O Module Purpose"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Generic-I-O-Module-Model-Components",
      "title": "Components",
      "front": "Components",
      "back": "1. **Address Lines:** Identify I/O module and device\n2. **Data Lines:** Transfer data\n3. **Control Lines:** Control and timing signals\n4. **Links to Peripheral Devices:** Device-specific interfaces",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Generic I/O Module Model"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-1--Control-and-Timing",
      "title": "1. Control and Timing",
      "front": "1. Control and Timing",
      "back": "",
      "type": "concept",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Coordinate flow of traffic between internal resources and external devices.",
      "type": "definition",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Responsibilities",
      "title": "Responsibilities",
      "front": "Responsibilities",
      "back": "1. Coordinate processor and I/O module interactions\n2. Manage shared resources (bus, memory)\n3. Handle timing of operations",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Example-Sequence",
      "title": "Example Sequence",
      "front": "Example Sequence",
      "back": "1. Processor interrogates I/O module (check device status)\n2. I/O module returns device status\n3. If device ready, processor requests data transfer\n4. I/O module obtains data from external device\n5. Data transferred from I/O module to processor",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Bus-Arbitration",
      "title": "Bus Arbitration",
      "front": "Bus Arbitration",
      "back": "1. Each interaction may involve bus arbitration\n2. Multiple devices competing for bus access\n3. I/O module must coordinate with bus controller",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-2--Processor-Communication",
      "title": "2. Processor Communication",
      "front": "2. Processor Communication",
      "back": "",
      "type": "concept",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Enable communication between processor and I/O module.",
      "type": "definition",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Components",
      "title": "Components",
      "front": "Components",
      "back": "",
      "type": "definition",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Command-Decoding",
      "title": "Command Decoding",
      "front": "Command Decoding",
      "back": "1. I/O module accepts commands from processor\n2. Commands sent as signals on control bus\n3. Example: Disk drive commands (READ SECTOR, WRITE SECTOR, SEEK)",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Data-Exchange",
      "title": "Data Exchange",
      "front": "Data Exchange",
      "back": "1. Data exchanged over data bus\n2. Bidirectional communication\n3. Handles data format conversion",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Status-Reporting",
      "title": "Status Reporting",
      "front": "Status Reporting",
      "back": "1. **Critical:** Peripherals are slow\n2. I/O module reports status to processor\n3. Common status signals:\n4. **BUSY:** Module working on previous command\n5. **READY:** Module ready for new command\n6. Processor can check status before proceeding",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Address-Recognition",
      "title": "Address Recognition",
      "front": "Address Recognition",
      "back": "1. Each I/O device has unique address\n2. I/O module recognizes address for its peripherals\n3. Similar to memory addressing",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-3--Device-Communication",
      "title": "3. Device Communication",
      "front": "3. Device Communication",
      "back": "",
      "type": "concept",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Enable communication between I/O module and external device.",
      "type": "definition",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Components",
      "title": "Components",
      "front": "Components",
      "back": "1. **Commands:** I/O module sends commands to device\n2. **Status Information:** Device reports status to I/O module\n3. **Data:** Actual data transfer",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Device-Specific",
      "title": "Device-Specific",
      "front": "Device-Specific",
      "back": "1. Each device type has different protocol\n2. I/O module handles device-specific communication\n3. Abstracts device details from processor",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-4--Data-Buffering",
      "title": "4. Data Buffering",
      "front": "4. Data Buffering",
      "back": "",
      "type": "concept",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Balance speed differences between device and memory.",
      "type": "definition",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Problem",
      "title": "Problem",
      "front": "Problem",
      "back": "1. **Memory/Processor:** Very high transfer rates\n2. **Peripherals:** Often much slower (orders of magnitude)",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Solution---Buffering",
      "title": "Solution - Buffering",
      "front": "Solution - Buffering",
      "back": "",
      "type": "definition",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-From-Memory-to-Device",
      "title": "From Memory to Device",
      "front": "From Memory to Device",
      "back": "1. Data sent from memory in rapid burst\n2. **Buffered in I/O module**\n3. Sent to device at device's slower rate",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-From-Device-to-Memory",
      "title": "From Device to Memory",
      "front": "From Device to Memory",
      "back": "1. Data received from device slowly\n2. **Buffered in I/O module**\n3. Prevents tying up memory in slow transfer\n4. Can accumulate data before transferring to memory",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Speed-Matching",
      "title": "Speed Matching",
      "front": "Speed Matching",
      "back": "1. I/O module must operate at **both** device and memory speeds\n2. Handles speed conversion\n3. Prevents bottlenecks",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Fast-Devices",
      "title": "Fast Devices",
      "front": "Fast Devices",
      "back": "1. Some devices faster than memory\n2. I/O module buffers to prevent memory bottleneck\n3. Manages high-speed data streams",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-5--Error-Detection",
      "title": "5. Error Detection",
      "front": "5. Error Detection",
      "back": "",
      "type": "concept",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Detect and report errors to processor.",
      "type": "definition",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Error-Types",
      "title": "Error Types",
      "front": "Error Types",
      "back": "",
      "type": "definition",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-1--Mechanical-Electrical-Malfunctions",
      "title": "1. Mechanical/Electrical Malfunctions",
      "front": "1. Mechanical/Electrical Malfunctions",
      "back": "1. Reported by device itself\n2. Examples:\n3. Paper jam (printer)\n4. Bad disk track\n5. Device failure",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-2--Transmission-Errors",
      "title": "2. Transmission Errors",
      "front": "2. Transmission Errors",
      "back": "1. Unintentional changes to bit pattern\n2. During transmission from device to I/O module\n3. Need error detection codes",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Error-Detection-Methods",
      "title": "Error Detection Methods",
      "front": "Error Detection Methods",
      "back": "",
      "type": "definition",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-Parity-Bit",
      "title": "Parity Bit",
      "front": "Parity Bit",
      "back": "1. Simple example: Parity bit on each character\n2. Example: IRA character code (7 bits) + 1 parity bit\n3. **Even parity:** Total number of 1s is even\n4. **Odd parity:** Total number of 1s is odd\n5. I/O module checks parity on receipt\n6. Detects single-bit errors",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-Major-Functions-of-I-O-Module-More-Advanced",
      "title": "More Advanced",
      "front": "More Advanced",
      "back": "1. CRC (Cyclic Redundancy Check)\n2. Checksums\n3. Error-correcting codes",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "Major Functions of I/O Module"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-I-O-Module-Block-Diagram-Internal-Structure",
      "title": "Internal Structure",
      "front": "Internal Structure",
      "back": "Interface to System Bus: ├── Address Lines ├── Data Lines └── Control Lines I/O Module: ├── Data Registers ├── Status/Control Registers ├── I/O Logic │ ├── Address Recognition │ ├── Command Decoding │ └── Status Reporting └── Device Interface Logic Interface to External Device: ├── Data Lines ├── Status Lines └── Control Lines",
      "type": "definition",
      "section": "I/O Module Structure and Functions",
      "subsection": "I/O Module Block Diagram"
    },
    {
      "id": "6-I-O-Module-Structure-and-Functions-I-O-Module-Block-Diagram-Registers",
      "title": "Registers",
      "front": "Registers",
      "back": "1. **Data Registers:** Hold data being transferred\n2. **Status/Control Registers:** Device status and control information",
      "type": "list",
      "section": "I/O Module Structure and Functions",
      "subsection": "I/O Module Block Diagram"
    },
    {
      "id": "6-External-Devices-What-are-External-Devices--Definition",
      "title": "Definition",
      "front": "Definition",
      "back": "Provide means of exchanging data between external environment and computer.",
      "type": "definition",
      "section": "External Devices",
      "subsection": "What are External Devices?"
    },
    {
      "id": "6-External-Devices-What-are-External-Devices--Connection",
      "title": "Connection",
      "front": "Connection",
      "back": "Attached to computer by link to I/O module.",
      "type": "definition",
      "section": "External Devices",
      "subsection": "What are External Devices?"
    },
    {
      "id": "6-External-Devices-What-are-External-Devices--Link-Purpose",
      "title": "Link Purpose",
      "front": "Link Purpose",
      "back": "Exchange control, status, and data between I/O module and external device.",
      "type": "definition",
      "section": "External Devices",
      "subsection": "What are External Devices?"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-1--Human-Readable",
      "title": "1. Human Readable",
      "front": "1. Human Readable",
      "back": "",
      "type": "concept",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Suitable for communicating with computer user.",
      "type": "definition",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-Examples",
      "title": "Examples",
      "front": "Examples",
      "back": "1. **Video display terminals:** Monitors, screens\n2. **Printers:** Output devices\n3. **Keyboards:** Input devices\n4. **Mice:** Input devices",
      "type": "list",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. Designed for human interaction\n2. Text, graphics, audio output\n3. Human-readable input",
      "type": "list",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-2--Machine-Readable",
      "title": "2. Machine Readable",
      "front": "2. Machine Readable",
      "back": "",
      "type": "concept",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Suitable for communicating with equipment.",
      "type": "definition",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-Examples",
      "title": "Examples",
      "front": "Examples",
      "back": "1. **Magnetic disk and tape systems:** Storage devices\n2. **Sensors:** Environmental sensors, temperature, pressure\n3. **Actuators:** Motors, valves, switches",
      "type": "list",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. Designed for machine-to-machine communication\n2. Binary data formats\n3. Automated operation",
      "type": "list",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-3--Communication",
      "title": "3. Communication",
      "front": "3. Communication",
      "back": "",
      "type": "concept",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Suitable for communicating with remote devices.",
      "type": "definition",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-Examples",
      "title": "Examples",
      "front": "Examples",
      "back": "1. **Terminals:** Remote terminals\n2. **Machine readable devices:** Remote equipment\n3. **Other computers:** Network communication",
      "type": "list",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Categories-of-External-Devices-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. Network connectivity\n2. Remote access\n3. Protocol-based communication",
      "type": "list",
      "section": "External Devices",
      "subsection": "Categories of External Devices"
    },
    {
      "id": "6-External-Devices-Block-Diagram-of-External-Device-Components",
      "title": "Components",
      "front": "Components",
      "back": "1. **Transducer:**\n2. Converts between physical world and electrical signals\n3. Input: Physical → Electrical\n4. Output: Electrical → Physical\n5. **Buffer:**\n6. Temporary storage\n7. Holds data during transfer\n8. Speed matching\n9. **Control Logic:**\n10. Device control functions\n11. Interprets control signals\n12. Manages device operation",
      "type": "list",
      "section": "External Devices",
      "subsection": "Block Diagram of External Device"
    },
    {
      "id": "6-External-Devices-Block-Diagram-of-External-Device-Signals",
      "title": "Signals",
      "front": "Signals",
      "back": "1. **Control signals from I/O module:** Determine device function\n2. **Status signals to I/O module:** Indicate device state\n3. **Data bits:** To and from I/O module\n4. **Data to/from environment:** Device-specific data",
      "type": "list",
      "section": "External Devices",
      "subsection": "Block Diagram of External Device"
    },
    {
      "id": "6-I-O-Techniques-Three-I-O-Techniques-Classification",
      "title": "Classification",
      "front": "Classification",
      "back": "1. **Programmed I/O**\n2. No interrupts\n3. I/O-to-memory transfer through processor\n4. **Interrupt-Driven I/O**\n5. Use of interrupts\n6. I/O-to-memory transfer through processor\n7. **Direct Memory Access (DMA)**\n8. Use of interrupts\n9. Direct I/O-to-memory transfer",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Three I/O Techniques"
    },
    {
      "id": "6-I-O-Techniques-Three-I-O-Techniques-Key-Difference",
      "title": "Key Difference",
      "front": "Key Difference",
      "back": "Role of processor in data transfer.",
      "type": "definition",
      "section": "I/O Techniques",
      "subsection": "Three I/O Techniques"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-Concept",
      "title": "Concept",
      "front": "Concept",
      "back": "",
      "type": "concept",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-Definition",
      "title": "Definition",
      "front": "Definition",
      "back": "Processor directly controls I/O operation.",
      "type": "definition",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-Process",
      "title": "Process",
      "front": "Process",
      "back": "1. Processor executes I/O instruction\n2. Issues command to I/O module\n3. I/O module performs action\n4. Sets status bits in status register\n5. **Processor must periodically check status**\n6. Processor waits until operation complete",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-Key-Characteristic",
      "title": "Key Characteristic",
      "front": "Key Characteristic",
      "back": "**I/O module does NOT interrupt processor.**",
      "type": "definition",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-Processor-Responsibility",
      "title": "Processor Responsibility",
      "front": "Processor Responsibility",
      "back": "1. Must check status repeatedly\n2. Waits for I/O completion\n3. Cannot do other work while waiting",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-I-O-Commands",
      "title": "I/O Commands",
      "front": "I/O Commands",
      "back": "",
      "type": "concept",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-Four-Types-of-I-O-Commands",
      "title": "Four Types of I/O Commands",
      "front": "Four Types of I/O Commands",
      "back": "1. **Control:**\n2. Activate peripheral\n3. Tell device what to do\n4. Example: Start printer, seek disk track\n5. **Test:**\n6. Test status conditions\n7. Check I/O module and peripheral status\n8. Example: Check if device ready, check for errors\n9. **Read:**\n10. I/O module obtains data from peripheral\n11. Places data in internal buffer\n12. Processor reads from buffer\n13. **Write:**\n14. I/O module takes data from data bus\n15. Transmits data to peripheral\n16. Processor writes to I/O module",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-Programmed-I-O-Flow",
      "title": "Programmed I/O Flow",
      "front": "Programmed I/O Flow",
      "back": "",
      "type": "concept",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-Input-of-Block-of-Data",
      "title": "Input of Block of Data",
      "front": "Input of Block of Data",
      "back": "1. Issue Read command to I/O module\n2. Read status of I/O module\n3. Check if ready\n4. If not ready: Loop back to step 2\n5. If ready: Continue\n6. Read word from I/O module\n7. Write word into memory\n8. Check if done\n9. If not done: Go to step 1 (next word)\n10. If done: Next instruction",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. **CPU waits:** Processor tied up during I/O\n2. **Polling:** Must check status repeatedly\n3. **Inefficient:** Wastes processor time\n4. **Simple:** Easy to implement",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Programmed-I-O-Drawbacks",
      "title": "Drawbacks",
      "front": "Drawbacks",
      "back": "1. Processor cannot do other work\n2. Wastes CPU cycles checking status\n3. Slow for slow devices",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Programmed I/O"
    },
    {
      "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Concept",
      "title": "Concept",
      "front": "Concept",
      "back": "",
      "type": "concept",
      "section": "I/O Techniques",
      "subsection": "Interrupt-Driven I/O"
    },
    {
      "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Definition",
      "title": "Definition",
      "front": "Definition",
      "back": "I/O module interrupts processor when ready.",
      "type": "definition",
      "section": "I/O Techniques",
      "subsection": "Interrupt-Driven I/O"
    },
    {
      "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Process",
      "title": "Process",
      "front": "Process",
      "back": "1. Processor issues I/O command\n2. **Processor continues executing other instructions**\n3. I/O module works on I/O operation\n4. When ready, I/O module **interrupts processor**\n5. Processor handles interrupt\n6. Executes data transfer\n7. Resumes former processing",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Interrupt-Driven I/O"
    },
    {
      "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Key-Advantage",
      "title": "Key Advantage",
      "front": "Key Advantage",
      "back": "**Processor can do other work while waiting.**",
      "type": "definition",
      "section": "I/O Techniques",
      "subsection": "Interrupt-Driven I/O"
    },
    {
      "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Interrupt-Driven-I-O-Flow",
      "title": "Interrupt-Driven I/O Flow",
      "front": "Interrupt-Driven I/O Flow",
      "back": "",
      "type": "concept",
      "section": "I/O Techniques",
      "subsection": "Interrupt-Driven I/O"
    },
    {
      "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Input-of-Block-of-Data",
      "title": "Input of Block of Data",
      "front": "Input of Block of Data",
      "back": "1. Issue Read command to I/O module\n2. Do something else (other instructions)\n3. Interrupt occurs (I/O module ready)\n4. Read status of I/O module\n5. Check for error condition\n6. Read word from I/O module\n7. Write word into memory\n8. Check if done\n9. If not done: Go to step 1\n10. If done: Return to interrupted program",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Interrupt-Driven I/O"
    },
    {
      "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. **CPU not waiting:** Can do other work\n2. **Asynchronous:** I/O happens in background\n3. **Efficient:** Better CPU utilization\n4. **More complex:** Requires interrupt handling",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Interrupt-Driven I/O"
    },
    {
      "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Advantages",
      "title": "Advantages",
      "front": "Advantages",
      "back": "1. Better CPU utilization\n2. Can handle multiple I/O operations\n3. More responsive system",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Interrupt-Driven I/O"
    },
    {
      "id": "6-I-O-Techniques-Interrupt-Driven-I-O-Drawbacks",
      "title": "Drawbacks",
      "front": "Drawbacks",
      "back": "1. Still involves processor in each transfer\n2. Interrupt overhead\n3. More complex than programmed I/O",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Interrupt-Driven I/O"
    },
    {
      "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Concept",
      "title": "Concept",
      "front": "Concept",
      "back": "",
      "type": "concept",
      "section": "I/O Techniques",
      "subsection": "Direct Memory Access (DMA)"
    },
    {
      "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Definition",
      "title": "Definition",
      "front": "Definition",
      "back": "I/O module and memory exchange data directly without processor involvement.",
      "type": "definition",
      "section": "I/O Techniques",
      "subsection": "Direct Memory Access (DMA)"
    },
    {
      "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Process",
      "title": "Process",
      "front": "Process",
      "back": "1. Processor issues block read command to DMA module\n2. **Processor continues executing other instructions**\n3. DMA module transfers entire block directly to/from memory\n4. DMA module interrupts processor when complete",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Direct Memory Access (DMA)"
    },
    {
      "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Key-Advantage",
      "title": "Key Advantage",
      "front": "Key Advantage",
      "back": "**Processor only involved at start and end.**",
      "type": "definition",
      "section": "I/O Techniques",
      "subsection": "Direct Memory Access (DMA)"
    },
    {
      "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--DMA-Flow",
      "title": "DMA Flow",
      "front": "DMA Flow",
      "back": "",
      "type": "concept",
      "section": "I/O Techniques",
      "subsection": "Direct Memory Access (DMA)"
    },
    {
      "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Input-of-Block-of-Data",
      "title": "Input of Block of Data",
      "front": "Input of Block of Data",
      "back": "1. Issue Read block command to DMA module\n2. Do something else (other instructions)\n3. DMA transfers data directly to memory\n4. Interrupt occurs (DMA complete)\n5. Read status of DMA module\n6. Check for error condition\n7. Next instruction",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Direct Memory Access (DMA)"
    },
    {
      "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. **Minimal CPU involvement:** Only at start and end\n2. **Direct transfer:** I/O to memory, bypassing CPU\n3. **Very efficient:** Best for large transfers\n4. **Most complex:** Requires DMA controller",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Direct Memory Access (DMA)"
    },
    {
      "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Advantages",
      "title": "Advantages",
      "front": "Advantages",
      "back": "1. **Maximum efficiency:** CPU free during transfer\n2. **High throughput:** Can transfer large blocks\n3. **Best for bulk data:** Disk, network transfers",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Direct Memory Access (DMA)"
    },
    {
      "id": "6-I-O-Techniques-Direct-Memory-Access--DMA--Drawbacks",
      "title": "Drawbacks",
      "front": "Drawbacks",
      "back": "1. Most complex implementation\n2. Requires DMA controller hardware\n3. Bus arbitration needed",
      "type": "list",
      "section": "I/O Techniques",
      "subsection": "Direct Memory Access (DMA)"
    },
    {
      "id": "6-I-O-Techniques-Comparison-of-I-O-Techniques-Evolution",
      "title": "Evolution",
      "front": "Evolution",
      "back": "Programmed → Interrupt-Driven → DMA (increasing efficiency and complexity)",
      "type": "definition",
      "section": "I/O Techniques",
      "subsection": "Comparison of I/O Techniques"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-The-Addressing-Problem-Question",
      "title": "Question",
      "front": "Question",
      "back": "How does processor identify I/O devices?",
      "type": "definition",
      "section": "I/O Mapping and Addressing",
      "subsection": "The Addressing Problem"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-The-Addressing-Problem-Answer",
      "title": "Answer",
      "front": "Answer",
      "back": "Two modes of addressing when processor, memory, and I/O share common bus.",
      "type": "definition",
      "section": "I/O Mapping and Addressing",
      "subsection": "The Addressing Problem"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Concept",
      "title": "Concept",
      "front": "Concept",
      "back": "I/O devices and memory locations share **single address space**.",
      "type": "definition",
      "section": "I/O Mapping and Addressing",
      "subsection": "Memory-Mapped I/O"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. I/O looks just like memory read/write\n2. **No special commands** for I/O\n3. Processor uses **same machine instructions** for memory and I/O\n4. Status and data registers treated as memory locations",
      "type": "list",
      "section": "I/O Mapping and Addressing",
      "subsection": "Memory-Mapped I/O"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Address-Space",
      "title": "Address Space",
      "front": "Address Space",
      "back": "1. Combined total of memory and I/O addresses\n2. Example: 10 address lines → 2^10 = 1024 locations\n3. Can be any combination (e.g., 512 memory + 512 I/O)",
      "type": "list",
      "section": "I/O Mapping and Addressing",
      "subsection": "Memory-Mapped I/O"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Advantages",
      "title": "Advantages",
      "front": "Advantages",
      "back": "1. **Large selection of memory access commands available**\n2. Can use all memory instructions (load, store, arithmetic)\n3. Simpler instruction set\n4. Flexible addressing",
      "type": "list",
      "section": "I/O Mapping and Addressing",
      "subsection": "Memory-Mapped I/O"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Disadvantages",
      "title": "Disadvantages",
      "front": "Disadvantages",
      "back": "1. **Reduces memory address space**\n2. Memory and I/O compete for addresses\n3. Need to reserve address space for I/O",
      "type": "list",
      "section": "I/O Mapping and Addressing",
      "subsection": "Memory-Mapped I/O"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Memory-Mapped-I-O-Example",
      "title": "Example",
      "front": "Example",
      "back": "Address 516: Keyboard input data register Address 517: Keyboard input status register Load AC, 517 ; Get status Branch if Sign = 0, 202 ; Loop until ready Load AC, 516 ; Load data byte",
      "type": "definition",
      "section": "I/O Mapping and Addressing",
      "subsection": "Memory-Mapped I/O"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Concept",
      "title": "Concept",
      "front": "Concept",
      "back": "**Separate address spaces** for memory and I/O.",
      "type": "definition",
      "section": "I/O Mapping and Addressing",
      "subsection": "Isolated I/O (Port-Mapped I/O)"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. Need **I/O or memory select lines** on bus\n2. **Special commands** for I/O (IN, OUT, Test I/O)\n3. Limited set of I/O instructions\n4. I/O addresses separate from memory addresses",
      "type": "list",
      "section": "I/O Mapping and Addressing",
      "subsection": "Isolated I/O (Port-Mapped I/O)"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Address-Space",
      "title": "Address Space",
      "front": "Address Space",
      "back": "1. Memory: Full address space (e.g., 1024 locations)\n2. I/O: Separate address space (e.g., 1024 I/O ports)\n3. **Total:** More addressable locations",
      "type": "list",
      "section": "I/O Mapping and Addressing",
      "subsection": "Isolated I/O (Port-Mapped I/O)"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Advantages",
      "title": "Advantages",
      "front": "Advantages",
      "back": "1. **Full memory address space** available\n2. Memory and I/O don't compete\n3. Clear separation",
      "type": "list",
      "section": "I/O Mapping and Addressing",
      "subsection": "Isolated I/O (Port-Mapped I/O)"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Disadvantages",
      "title": "Disadvantages",
      "front": "Disadvantages",
      "back": "1. **Limited set of I/O instructions**\n2. Special instructions needed\n3. Less flexible than memory-mapped",
      "type": "list",
      "section": "I/O Mapping and Addressing",
      "subsection": "Isolated I/O (Port-Mapped I/O)"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Isolated-I-O--Port-Mapped-I-O--Example",
      "title": "Example",
      "front": "Example",
      "back": "Load I/O, 5 ; Initiate keyboard read Test I/O, 5 ; Check for completion Branch Not Ready, 201 ; Loop until complete In, 5 ; Load data byte",
      "type": "definition",
      "section": "I/O Mapping and Addressing",
      "subsection": "Isolated I/O (Port-Mapped I/O)"
    },
    {
      "id": "6-I-O-Mapping-and-Addressing-Comparison-Modern-Practice",
      "title": "Modern Practice",
      "front": "Modern Practice",
      "back": "Most systems use **memory-mapped I/O** for flexibility.",
      "type": "definition",
      "section": "I/O Mapping and Addressing",
      "subsection": "Comparison"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Why-Interrupt-Driven-I-O--Problem-with-Programmed-I-O",
      "title": "Problem with Programmed I/O",
      "front": "Problem with Programmed I/O",
      "back": "1. Processor must wait long time for I/O module\n2. Wastes processor time\n3. Inefficient",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Why Interrupt-Driven I/O?"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Why-Interrupt-Driven-I-O--Solution",
      "title": "Solution",
      "front": "Solution",
      "back": "1. Processor issues I/O command\n2. Goes on to do other useful work\n3. I/O module interrupts when ready\n4. Processor handles transfer and resumes",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Why Interrupt-Driven I/O?"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Simple-Interrupt-Processing-Hardware-Steps",
      "title": "Hardware Steps",
      "front": "Hardware Steps",
      "back": "1. Device controller issues interrupt\n2. Processor finishes current instruction\n3. Processor signals acknowledgment\n4. Processor pushes PSW and PC onto control stack",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Simple Interrupt Processing"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Simple-Interrupt-Processing-Software-Steps",
      "title": "Software Steps",
      "front": "Software Steps",
      "back": "1. Save remainder of process state information\n2. Process interrupt\n3. Restore process state information\n4. Restore old PSW and PC",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Simple Interrupt Processing"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Simple-Interrupt-Processing-Result",
      "title": "Result",
      "front": "Result",
      "back": "Processor loads new PC value based on interrupt, executes interrupt service routine, then returns.",
      "type": "definition",
      "section": "Interrupt-Driven I/O",
      "subsection": "Simple Interrupt Processing"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Changes-During-Interrupt-Before-Interrupt",
      "title": "Before Interrupt",
      "front": "Before Interrupt",
      "back": "1. Program Counter: N\n2. Stack Pointer: T\n3. General Registers: Various values\n4. User's Program executing",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Changes During Interrupt"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Changes-During-Interrupt-After-Interrupt",
      "title": "After Interrupt",
      "front": "After Interrupt",
      "back": "1. Program Counter: Y (interrupt service routine)\n2. Stack Pointer: T - M (pushed values)\n3. General Registers: Saved on stack\n4. Interrupt Service Routine executing",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Changes During Interrupt"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Changes-During-Interrupt-Return-from-Interrupt",
      "title": "Return from Interrupt",
      "front": "Return from Interrupt",
      "back": "1. Restore PC, PSW, registers from stack\n2. Resume user program at instruction N+1",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Changes During Interrupt"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Design-Issues-Two-Key-Questions",
      "title": "Two Key Questions",
      "front": "Two Key Questions",
      "back": "1. **Device Identification:**\n2. How does processor determine which device issued interrupt?\n3. Multiple I/O modules may interrupt\n4. **Priority:**\n5. If multiple interrupts occur, which to process first?\n6. Need priority system",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Design Issues"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Four-Categories",
      "title": "Four Categories",
      "front": "Four Categories",
      "back": "",
      "type": "definition",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-1--Multiple-Interrupt-Lines",
      "title": "1. Multiple Interrupt Lines",
      "front": "1. Multiple Interrupt Lines",
      "back": "",
      "type": "concept",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Concept",
      "title": "Concept",
      "front": "Concept",
      "back": "Separate interrupt line for each I/O module.",
      "type": "definition",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. Most straightforward approach\n2. Processor knows device from interrupt line\n3. **Problem:** Limited number of interrupt lines\n4. Even with multiple lines, each line may have multiple modules",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Use",
      "title": "Use",
      "front": "Use",
      "back": "Simple systems, few devices",
      "type": "definition",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-2--Daisy-Chain--Hardware-Poll--Vectored-",
      "title": "2. Daisy Chain (Hardware Poll, Vectored)",
      "front": "2. Daisy Chain (Hardware Poll, Vectored)",
      "back": "",
      "type": "concept",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Concept",
      "title": "Concept",
      "front": "Concept",
      "back": "Interrupt acknowledge line daisy-chained through modules.",
      "type": "definition",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Process",
      "title": "Process",
      "front": "Process",
      "back": "1. Processor detects interrupt\n2. Processor responds on interrupt acknowledge line\n3. Signal passes through daisy chain\n4. First requesting module responds\n5. Module places **vector** (address/identifier) on data lines\n6. Processor uses vector to identify device",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Vector",
      "title": "Vector",
      "front": "Vector",
      "back": "1. Address of I/O module or unique identifier\n2. **Vectored interrupt:** Processor uses vector as pointer to service routine\n3. Avoids need for general interrupt service routine first",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Advantages",
      "title": "Advantages",
      "front": "Advantages",
      "back": "1. Automatic device identification\n2. Fast (hardware-based)\n3. Vectored interrupts efficient",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Disadvantages",
      "title": "Disadvantages",
      "front": "Disadvantages",
      "back": "1. Fixed priority (order in chain)\n2. More complex hardware",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-3--Bus-Arbitration--Vectored-",
      "title": "3. Bus Arbitration (Vectored)",
      "front": "3. Bus Arbitration (Vectored)",
      "back": "",
      "type": "concept",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Concept",
      "title": "Concept",
      "front": "Concept",
      "back": "I/O module must gain control of bus before raising interrupt.",
      "type": "definition",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Process",
      "title": "Process",
      "front": "Process",
      "back": "1. I/O module requests bus control\n2. Gains bus control\n3. Raises interrupt request line\n4. Processor detects interrupt\n5. Processor responds on interrupt acknowledge\n6. Requesting module places vector on data lines",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Advantages",
      "title": "Advantages",
      "front": "Advantages",
      "back": "1. Flexible priority (bus arbitration)\n2. Vectored interrupts\n3. Works with bus-based systems",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Disadvantages",
      "title": "Disadvantages",
      "front": "Disadvantages",
      "back": "1. Requires bus arbitration\n2. More complex",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-4--Software-Poll",
      "title": "4. Software Poll",
      "front": "4. Software Poll",
      "back": "",
      "type": "concept",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Concept",
      "title": "Concept",
      "front": "Concept",
      "back": "Processor branches to interrupt service routine that polls each I/O module.",
      "type": "definition",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Process",
      "title": "Process",
      "front": "Process",
      "back": "1. Processor detects interrupt\n2. Branches to general interrupt service routine\n3. Routine polls each I/O module\n4. Determines which module caused interrupt\n5. Branches to specific device service routine",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Advantages",
      "title": "Advantages",
      "front": "Advantages",
      "back": "1. Simple hardware\n2. Flexible (software-controlled)\n3. No special hardware needed",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Disadvantages",
      "title": "Disadvantages",
      "front": "Disadvantages",
      "back": "1. **Time consuming:** Must check each module\n2. Slower than hardware methods\n3. Higher interrupt latency",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Device-Identification-Techniques-Use",
      "title": "Use",
      "front": "Use",
      "back": "Systems with many devices, when hardware cost is concern",
      "type": "definition",
      "section": "Interrupt-Driven I/O",
      "subsection": "Device Identification Techniques"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Priority-Handling-Problem",
      "title": "Problem",
      "front": "Problem",
      "back": "Multiple interrupts may occur simultaneously.",
      "type": "definition",
      "section": "Interrupt-Driven I/O",
      "subsection": "Priority Handling"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Priority-Handling-Solutions",
      "title": "Solutions",
      "front": "Solutions",
      "back": "1. **Fixed Priority:**\n2. Each device has fixed priority\n3. Higher priority interrupts lower priority\n4. Simple but inflexible\n5. **Programmable Priority:**\n6. Priority can be changed\n7. More flexible\n8. Requires priority controller\n9. **Nested Interrupts:**\n10. Higher priority can interrupt lower priority\n11. Requires interrupt masking\n12. More complex",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Priority Handling"
    },
    {
      "id": "6-Interrupt-Driven-I-O-Priority-Handling-Interrupt-Masking",
      "title": "Interrupt Masking",
      "front": "Interrupt Masking",
      "back": "1. Processor can disable interrupts\n2. Critical sections protected\n3. Interrupt enable/disable flags",
      "type": "list",
      "section": "Interrupt-Driven I/O",
      "subsection": "Priority Handling"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--Why-DMA--Drawbacks-of-Programmed-and-Interrupt-Driven-I-O",
      "title": "Drawbacks of Programmed and Interrupt-Driven I/O",
      "front": "Drawbacks of Programmed and Interrupt-Driven I/O",
      "back": "1. **Transfer Rate Limited:**\n2. Limited by speed processor can test and service device\n3. Processor bottleneck\n4. **Processor Tied Up:**\n5. Processor involved in managing transfer\n6. Multiple instructions per I/O transfer\n7. Wastes processor cycles",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "Why DMA?"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--Why-DMA--Solution",
      "title": "Solution",
      "front": "Solution",
      "back": "**Direct Memory Access (DMA)** for large data volumes.",
      "type": "definition",
      "section": "Direct Memory Access (DMA)",
      "subsection": "Why DMA?"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Concept-Definition",
      "title": "Definition",
      "front": "Definition",
      "back": "I/O module transfers data directly to/from memory without processor involvement.",
      "type": "definition",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Concept"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Concept-Key-Points",
      "title": "Key Points",
      "front": "Key Points",
      "back": "1. Processor only involved at **start and end**\n2. DMA controller handles transfer\n3. Data bypasses processor\n4. Very efficient for large transfers",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Concept"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Block-Diagram-Components",
      "title": "Components",
      "front": "Components",
      "back": "1. **Data Count Register:**\n2. Number of bytes/words to transfer\n3. Decremented during transfer\n4. Interrupts when reaches zero\n5. **Data Register:**\n6. Temporary data storage\n7. For some DMA configurations\n8. **Address Register:**\n9. Memory address for transfer\n10. Incremented during transfer\n11. **Control Logic:**\n12. Manages DMA operation\n13. Handles bus requests\n14. Coordinates transfer",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Block Diagram"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Block-Diagram-Signals",
      "title": "Signals",
      "front": "Signals",
      "back": "1. **Request to DMA:** Device requests DMA transfer\n2. **Acknowledge from DMA:** DMA acknowledges request\n3. **Read/Write:** Control signals\n4. **Interrupt:** Signal completion",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Block Diagram"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Operation-Process",
      "title": "Process",
      "front": "Process",
      "back": "1. **Initialization (Processor):**\n2. Processor sets up DMA:\n3. Starting memory address\n4. Number of bytes to transfer\n5. Direction (read/write)\n6. Processor issues DMA command\n7. **Transfer (DMA Controller):**\n8. DMA controller requests bus\n9. Gains bus control\n10. Transfers data directly:\n11. Read from I/O device\n12. Write to memory (or vice versa)\n13. Increments address, decrements count\n14. Continues until complete\n15. **Completion (DMA Controller):**\n16. DMA controller interrupts processor\n17. Signals completion\n18. Processor checks status",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Operation"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Operation-Key",
      "title": "Key",
      "front": "Key",
      "back": "Processor free during entire transfer!",
      "type": "definition",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Operation"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Breakpoints-DMA-Breakpoints",
      "title": "DMA Breakpoints",
      "front": "DMA Breakpoints",
      "back": "1. Can interrupt during instruction cycle\n2. Typically between:\n3. Instruction fetch and decode\n4. Operand fetch and execute\n5. Execute and store result",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Breakpoints"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Breakpoints-Interrupt-Breakpoints",
      "title": "Interrupt Breakpoints",
      "front": "Interrupt Breakpoints",
      "back": "1. Typically only between instructions\n2. Must complete current instruction",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Breakpoints"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Breakpoints-DMA-More-Flexible",
      "title": "DMA More Flexible",
      "front": "DMA More Flexible",
      "back": "1. Can interrupt during instruction execution\n2. Steals bus cycles\n3. Processor may need to wait for DMA",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Breakpoints"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-1--Single-Bus--Detached-DMA",
      "title": "1. Single-Bus, Detached DMA",
      "front": "1. Single-Bus, Detached DMA",
      "back": "",
      "type": "concept",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Configurations"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Structure",
      "title": "Structure",
      "front": "Structure",
      "back": "Processor ──┐ ├── System Bus ── Memory DMA ────────┘ I/O ────────┘",
      "type": "definition",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Configurations"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. DMA on system bus\n2. Competes with processor for bus\n3. Bus arbitration needed\n4. Simple but may cause contention",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Configurations"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-2--Single-Bus--Integrated-DMA-I-O",
      "title": "2. Single-Bus, Integrated DMA-I/O",
      "front": "2. Single-Bus, Integrated DMA-I/O",
      "back": "",
      "type": "concept",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Configurations"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Structure",
      "title": "Structure",
      "front": "Structure",
      "back": "Processor ──┐ ├── System Bus ── Memory DMA+I/O ────┘",
      "type": "definition",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Configurations"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. DMA integrated with I/O module\n2. Still on system bus\n3. More efficient (no separate DMA module)\n4. Common configuration",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Configurations"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-3--I-O-Bus",
      "title": "3. I/O Bus",
      "front": "3. I/O Bus",
      "back": "",
      "type": "concept",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Configurations"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Structure",
      "title": "Structure",
      "front": "Structure",
      "back": "Processor ── System Bus ── Memory DMA Controller I/O Bus ── I/O ── I/O ── I/O",
      "type": "definition",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Configurations"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Configurations-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. Separate I/O bus\n2. DMA controller bridges buses\n3. Reduces system bus load\n4. More complex but better performance",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Configurations"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--Fly-By-DMA-Controller-Concept",
      "title": "Concept",
      "front": "Concept",
      "back": "Data does **not** pass through DMA chip.",
      "type": "definition",
      "section": "Direct Memory Access (DMA)",
      "subsection": "Fly-By DMA Controller"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--Fly-By-DMA-Controller-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. DMA only between I/O port and memory\n2. **Not** between two I/O ports\n3. **Not** between two memory locations\n4. Data flows directly: I/O ↔ Memory",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "Fly-By DMA Controller"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--Fly-By-DMA-Controller-Memory-to-Memory",
      "title": "Memory-to-Memory",
      "front": "Memory-to-Memory",
      "back": "1. Can do via register\n2. Less efficient\n3. Requires two transfers",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "Fly-By DMA Controller"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--Fly-By-DMA-Controller-Example--Intel-8237",
      "title": "Example: Intel 8237",
      "front": "Example: Intel 8237",
      "back": "1. Contains four DMA channels\n2. Each channel programmed independently\n3. Any one channel active at a time\n4. Fly-by operation",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "Fly-By DMA Controller"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Usage-Example-Intel-8237-DMA-Controller",
      "title": "Intel 8237 DMA Controller",
      "front": "Intel 8237 DMA Controller",
      "back": "",
      "type": "definition",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Usage Example"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Usage-Example-Signals",
      "title": "Signals",
      "front": "Signals",
      "back": "1. **DREQ:** DMA request (from device)\n2. **HRQ:** Hold request (to processor)\n3. **HLDA:** Hold acknowledge (from processor)\n4. **DACK:** DMA acknowledge (to device)",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Usage Example"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Usage-Example-Control-Bus-Signals",
      "title": "Control Bus Signals",
      "front": "Control Bus Signals",
      "back": "1. **IOR:** I/O read\n2. **IOW:** I/O write\n3. **MEMR:** Memory read\n4. **MEMW:** Memory write",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Usage Example"
    },
    {
      "id": "6-Direct-Memory-Access--DMA--DMA-Usage-Example-Operation",
      "title": "Operation",
      "front": "Operation",
      "back": "1. Device requests DMA (DREQ)\n2. DMA requests bus (HRQ)\n3. Processor acknowledges (HLDA)\n4. DMA transfers data using control signals\n5. DMA completes, releases bus",
      "type": "list",
      "section": "Direct Memory Access (DMA)",
      "subsection": "DMA Usage Example"
    },
    {
      "id": "6-I-O-Controllers-and-Interfaces-82C59A-Programmable-Interrupt-Controller--PIC--Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Manage multiple interrupt sources.",
      "type": "definition",
      "section": "I/O Controllers and Interfaces",
      "subsection": "82C59A Programmable Interrupt Controller (PIC)"
    },
    {
      "id": "6-I-O-Controllers-and-Interfaces-82C59A-Programmable-Interrupt-Controller--PIC--Features",
      "title": "Features",
      "front": "Features",
      "back": "1. **8 interrupt request lines (IR0-IR7)**\n2. Priority management\n3. Interrupt vector generation\n4. Cascading support",
      "type": "list",
      "section": "I/O Controllers and Interfaces",
      "subsection": "82C59A Programmable Interrupt Controller (PIC)"
    },
    {
      "id": "6-I-O-Controllers-and-Interfaces-82C59A-Programmable-Interrupt-Controller--PIC--Cascading",
      "title": "Cascading",
      "front": "Cascading",
      "back": "1. Multiple PICs can be cascaded\n2. Master PIC connects to processor\n3. Slave PICs connect to master\n4. Example: 1 master + 3 slaves = 32 interrupt lines",
      "type": "list",
      "section": "I/O Controllers and Interfaces",
      "subsection": "82C59A Programmable Interrupt Controller (PIC)"
    },
    {
      "id": "6-I-O-Controllers-and-Interfaces-82C59A-Programmable-Interrupt-Controller--PIC--Configuration",
      "title": "Configuration",
      "front": "Configuration",
      "back": "Master 82C59A ── Processor (INTR) ├── IR0-IR7 (8 devices) ├── Slave 82C59A (via IR) │ └── IR0-IR7 (8 devices) ├── Slave 82C59A (via IR) │ └── IR0-IR7 (8 devices) └── Slave 82C59A (via IR) └── IR0-IR7 (8 devices)",
      "type": "definition",
      "section": "I/O Controllers and Interfaces",
      "subsection": "82C59A Programmable Interrupt Controller (PIC)"
    },
    {
      "id": "6-I-O-Controllers-and-Interfaces-82C59A-Programmable-Interrupt-Controller--PIC--Total",
      "title": "Total",
      "front": "Total",
      "back": "Up to 64 interrupt sources (with cascading)",
      "type": "definition",
      "section": "I/O Controllers and Interfaces",
      "subsection": "82C59A Programmable Interrupt Controller (PIC)"
    },
    {
      "id": "6-I-O-Controllers-and-Interfaces-8255A-Programmable-Peripheral-Interface--PPI--Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Interface to parallel I/O devices.",
      "type": "definition",
      "section": "I/O Controllers and Interfaces",
      "subsection": "8255A Programmable Peripheral Interface (PPI)"
    },
    {
      "id": "6-I-O-Controllers-and-Interfaces-8255A-Programmable-Peripheral-Interface--PPI--Features",
      "title": "Features",
      "front": "Features",
      "back": "1. **Three 8-bit ports:** Port A, Port B, Port C\n2. **Port C split:** Upper (PC7-PC4) and Lower (PC3-PC0)\n3. **Multiple modes:** Input, output, bidirectional\n4. **Handshaking:** Control signals for device communication",
      "type": "list",
      "section": "I/O Controllers and Interfaces",
      "subsection": "8255A Programmable Peripheral Interface (PPI)"
    },
    {
      "id": "6-I-O-Controllers-and-Interfaces-8255A-Programmable-Peripheral-Interface--PPI--Ports",
      "title": "Ports",
      "front": "Ports",
      "back": "1. **Port A:** 8-bit I/O port (Group A)\n2. **Port B:** 8-bit I/O port (Group B)\n3. **Port C:** 8-bit I/O port or control signals",
      "type": "list",
      "section": "I/O Controllers and Interfaces",
      "subsection": "8255A Programmable Peripheral Interface (PPI)"
    },
    {
      "id": "6-I-O-Controllers-and-Interfaces-8255A-Programmable-Peripheral-Interface--PPI--Modes",
      "title": "Modes",
      "front": "Modes",
      "back": "1. **Mode 0:** Basic input/output\n2. **Mode 1:** Handshaking I/O\n3. **Mode 2:** Bidirectional bus",
      "type": "list",
      "section": "I/O Controllers and Interfaces",
      "subsection": "8255A Programmable Peripheral Interface (PPI)"
    },
    {
      "id": "6-I-O-Controllers-and-Interfaces-8255A-Programmable-Peripheral-Interface--PPI--Applications",
      "title": "Applications",
      "front": "Applications",
      "back": "1. Keyboard interfaces\n2. Display interfaces\n3. Parallel printer interfaces\n4. General-purpose I/O\n5. Port A: Keyboard input\n6. Port B: Display output\n7. Port C: Control signals (data ready, acknowledge)",
      "type": "list",
      "section": "I/O Controllers and Interfaces",
      "subsection": "8255A Programmable Peripheral Interface (PPI)"
    },
    {
      "id": "6-External-Interconnection-Standards-Universal-Serial-Bus--USB--Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Widely used for peripheral connections.",
      "type": "definition",
      "section": "External Interconnection Standards",
      "subsection": "Universal Serial Bus (USB)"
    },
    {
      "id": "6-External-Interconnection-Standards-Universal-Serial-Bus--USB--Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. **Default interface** for slower speed devices (keyboard, mouse)\n2. **Commonly used** for high-speed I/O (printers, disk drives, network adapters)\n3. **Multiple generations:** USB 1.0, 2.0, 3.0, 3.1, 3.2, USB-C\n4. **Hot-pluggable:** Connect/disconnect without powering down\n5. **Automatic configuration:** Plug and play",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "Universal Serial Bus (USB)"
    },
    {
      "id": "6-External-Interconnection-Standards-Universal-Serial-Bus--USB--Advantages",
      "title": "Advantages",
      "front": "Advantages",
      "back": "1. Universal standard\n2. Easy to use\n3. Hot-pluggable\n4. Power delivery (USB-C)",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "Universal Serial Bus (USB)"
    },
    {
      "id": "6-External-Interconnection-Standards-FireWire-Serial-Bus-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "High-speed I/O for smaller systems.",
      "type": "definition",
      "section": "External Interconnection Standards",
      "subsection": "FireWire Serial Bus"
    },
    {
      "id": "6-External-Interconnection-Standards-FireWire-Serial-Bus-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. Alternative to SCSI for personal computers\n2. **Daisy chain configuration:** Up to 63 devices\n3. **Hot plugging:** Connect/disconnect without power down\n4. **Automatic configuration**\n5. High I/O rates",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "FireWire Serial Bus"
    },
    {
      "id": "6-External-Interconnection-Standards-FireWire-Serial-Bus-Use-Cases",
      "title": "Use Cases",
      "front": "Use Cases",
      "back": "1. Video capture\n2. External storage\n3. Professional audio/video equipment",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "FireWire Serial Bus"
    },
    {
      "id": "6-External-Interconnection-Standards-SCSI--Small-Computer-System-Interface--Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Standard for connecting peripheral devices.",
      "type": "definition",
      "section": "External Interconnection Standards",
      "subsection": "SCSI (Small Computer System Interface)"
    },
    {
      "id": "6-External-Interconnection-Standards-SCSI--Small-Computer-System-Interface--Status",
      "title": "Status",
      "front": "Status",
      "back": "1. **Once common** for disks, modems, printers\n2. **Lost popularity** to USB and FireWire in smaller systems\n3. **High-speed versions** remain popular for enterprise systems\n4. Used in some mainframes",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "SCSI (Small Computer System Interface)"
    },
    {
      "id": "6-External-Interconnection-Standards-SCSI--Small-Computer-System-Interface--Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. High performance\n2. Multiple device support\n3. More complex than USB",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "SCSI (Small Computer System Interface)"
    },
    {
      "id": "6-External-Interconnection-Standards-Thunderbolt-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Fastest peripheral connection technology.",
      "type": "definition",
      "section": "External Interconnection Standards",
      "subsection": "Thunderbolt"
    },
    {
      "id": "6-External-Interconnection-Standards-Thunderbolt-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. **Developed by Intel** with Apple collaboration\n2. **Combines:** Data, video, audio, and power\n3. **Single high-speed connection**\n4. Very high data rates",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "Thunderbolt"
    },
    {
      "id": "6-External-Interconnection-Standards-Thunderbolt-Applications",
      "title": "Applications",
      "front": "Applications",
      "back": "1. Hard drives\n2. RAID arrays\n3. Video-capture boxes\n4. Network interfaces",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "Thunderbolt"
    },
    {
      "id": "6-External-Interconnection-Standards-InfiniBand-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "High-end server market I/O specification.",
      "type": "definition",
      "section": "External Interconnection Standards",
      "subsection": "InfiniBand"
    },
    {
      "id": "6-External-Interconnection-Standards-InfiniBand-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. **Heavily used** by IBM zEnterprise mainframes\n2. **Architecture** for data flow among processors and I/O devices\n3. **Storage area networking:** Popular for SAN\n4. **Central fabric:** Switches and links\n5. Very high performance",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "InfiniBand"
    },
    {
      "id": "6-External-Interconnection-Standards-InfiniBand-Use-Cases",
      "title": "Use Cases",
      "front": "Use Cases",
      "back": "1. Enterprise servers\n2. Storage area networks\n3. High-performance computing",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "InfiniBand"
    },
    {
      "id": "6-External-Interconnection-Standards-SATA--Serial-Advanced-Technology-Attachment--Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Interface for disk storage systems.",
      "type": "definition",
      "section": "External Interconnection Standards",
      "subsection": "SATA (Serial Advanced Technology Attachment)"
    },
    {
      "id": "6-External-Interconnection-Standards-SATA--Serial-Advanced-Technology-Attachment--Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. **Data rates:** Up to 6 Gbps\n2. **Maximum per device:** 300 Mbps\n3. **Widely used:** Desktop computers, industrial, embedded\n4. Replaced parallel ATA (PATA)",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "SATA (Serial Advanced Technology Attachment)"
    },
    {
      "id": "6-External-Interconnection-Standards-SATA--Serial-Advanced-Technology-Attachment--Generations",
      "title": "Generations",
      "front": "Generations",
      "back": "1. SATA 1.0: 1.5 Gbps\n2. SATA 2.0: 3 Gbps\n3. SATA 3.0: 6 Gbps",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "SATA (Serial Advanced Technology Attachment)"
    },
    {
      "id": "6-External-Interconnection-Standards-PCI-Express-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "High-speed bus system for peripherals.",
      "type": "definition",
      "section": "External Interconnection Standards",
      "subsection": "PCI Express"
    },
    {
      "id": "6-External-Interconnection-Standards-PCI-Express-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. **Wide variety** of device types and speeds\n2. **Point-to-point** connections\n3. **Scalable:** x1, x4, x8, x16 lanes\n4. Very high bandwidth",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "PCI Express"
    },
    {
      "id": "6-External-Interconnection-Standards-PCI-Express-Applications",
      "title": "Applications",
      "front": "Applications",
      "back": "1. Graphics cards\n2. Network adapters\n3. Storage controllers\n4. High-speed peripherals",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "PCI Express"
    },
    {
      "id": "6-External-Interconnection-Standards-Ethernet-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Predominant wired networking technology.",
      "type": "definition",
      "section": "External Interconnection Standards",
      "subsection": "Ethernet"
    },
    {
      "id": "6-External-Interconnection-Standards-Ethernet-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. **Data rates:** Up to 100 Gbps\n2. **Distances:** Few meters to tens of kilometers\n3. **Widely used:** Local area networks\n4. **Standard:** IEEE 802.3",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "Ethernet"
    },
    {
      "id": "6-External-Interconnection-Standards-Ethernet-Evolution",
      "title": "Evolution",
      "front": "Evolution",
      "back": "1. 10 Mbps → 100 Mbps → 1 Gbps → 10 Gbps → 100 Gbps",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "Ethernet"
    },
    {
      "id": "6-External-Interconnection-Standards-WiFi-Purpose",
      "title": "Purpose",
      "front": "Purpose",
      "back": "Predominant wireless Internet access technology.",
      "type": "definition",
      "section": "External Interconnection Standards",
      "subsection": "WiFi"
    },
    {
      "id": "6-External-Interconnection-Standards-WiFi-Characteristics",
      "title": "Characteristics",
      "front": "Characteristics",
      "back": "1. **IEEE 802.11** standards\n2. **Multiple versions:** 802.11a/b/g/n/ac/ax\n3. **Increasing speeds** with each generation\n4. **Public hotspots:** Free Internet access",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "WiFi"
    },
    {
      "id": "6-External-Interconnection-Standards-WiFi-Evolution",
      "title": "Evolution",
      "front": "Evolution",
      "back": "1. 802.11: 2 Mbps\n2. 802.11b: 11 Mbps\n3. 802.11g: 54 Mbps\n4. 802.11n: 600 Mbps\n5. 802.11ac: 6.77 Gbps\n6. 802.11ax (WiFi 6): Higher speeds",
      "type": "list",
      "section": "External Interconnection Standards",
      "subsection": "WiFi"
    },
    {
      "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-1--CPU-Direct-Control",
      "title": "1. CPU Direct Control",
      "front": "1. CPU Direct Control",
      "back": "1. CPU directly controls peripheral device\n2. Simplest but least efficient\n3. CPU tied up during I/O",
      "type": "list",
      "section": "Evolution of I/O Function",
      "subsection": "Six Stages of Evolution"
    },
    {
      "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-2--Controller-I-O-Module-Added--Programmed-I-O-",
      "title": "2. Controller/I/O Module Added (Programmed I/O)",
      "front": "2. Controller/I/O Module Added (Programmed I/O)",
      "back": "1. I/O module added\n2. CPU uses programmed I/O without interrupts\n3. CPU still waits for I/O\n4. Better than direct control",
      "type": "list",
      "section": "Evolution of I/O Function",
      "subsection": "Six Stages of Evolution"
    },
    {
      "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-3--Interrupts-Employed",
      "title": "3. Interrupts Employed",
      "front": "3. Interrupts Employed",
      "back": "1. Same configuration as stage 2\n2. But now interrupts are used\n3. CPU need not wait\n4. **Increases efficiency**",
      "type": "list",
      "section": "Evolution of I/O Function",
      "subsection": "Six Stages of Evolution"
    },
    {
      "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-4--DMA-Added",
      "title": "4. DMA Added",
      "front": "4. DMA Added",
      "back": "1. I/O module given direct access to memory\n2. Can move block of data without CPU involvement\n3. CPU only involved at beginning and end\n4. **Much more efficient** for large transfers",
      "type": "list",
      "section": "Evolution of I/O Function",
      "subsection": "Six Stages of Evolution"
    },
    {
      "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-5--I-O-Module-as-Processor",
      "title": "5. I/O Module as Processor",
      "front": "5. I/O Module as Processor",
      "back": "1. I/O module enhanced to become processor\n2. Specialized instruction set for I/O\n3. Can execute I/O programs\n4. **Reduces CPU involvement further**",
      "type": "list",
      "section": "Evolution of I/O Function",
      "subsection": "Six Stages of Evolution"
    },
    {
      "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-6--I-O-Module-with-Local-Memory",
      "title": "6. I/O Module with Local Memory",
      "front": "6. I/O Module with Local Memory",
      "back": "1. I/O module has local memory\n2. Computer in its own right\n3. Large set of I/O devices controlled with minimal CPU involvement\n4. **Maximum efficiency**",
      "type": "list",
      "section": "Evolution of I/O Function",
      "subsection": "Six Stages of Evolution"
    },
    {
      "id": "6-Evolution-of-I-O-Function-Six-Stages-of-Evolution-Trend",
      "title": "Trend",
      "front": "Trend",
      "back": "Increasing autonomy of I/O modules, reducing CPU involvement.",
      "type": "definition",
      "section": "Evolution of I/O Function",
      "subsection": "Six Stages of Evolution"
    },
    {
      "id": "6-Key-Concepts-Summary-I-O-Module-Functions-I-O-Module-Functions",
      "title": "I/O Module Functions",
      "front": "I/O Module Functions",
      "back": "1. **Control and Timing:** Coordinate traffic flow\n2. **Processor Communication:** Commands, data, status\n3. **Device Communication:** Device-specific protocols\n4. **Data Buffering:** Speed matching\n5. **Error Detection:** Detect and report errors",
      "type": "list",
      "section": "Key Concepts Summary",
      "subsection": "I/O Module Functions"
    },
    {
      "id": "6-Key-Concepts-Summary-I-O-Techniques-I-O-Techniques",
      "title": "I/O Techniques",
      "front": "I/O Techniques",
      "back": "1. **Programmed I/O:** CPU waits, simple but inefficient\n2. **Interrupt-Driven I/O:** CPU does other work, more efficient\n3. **DMA:** Direct memory access, most efficient for large transfers",
      "type": "list",
      "section": "Key Concepts Summary",
      "subsection": "I/O Techniques"
    },
    {
      "id": "6-Key-Concepts-Summary-I-O-Addressing-I-O-Addressing",
      "title": "I/O Addressing",
      "front": "I/O Addressing",
      "back": "1. **Memory-Mapped I/O:** Shared address space, flexible\n2. **Isolated I/O:** Separate address spaces, full memory space",
      "type": "list",
      "section": "Key Concepts Summary",
      "subsection": "I/O Addressing"
    },
    {
      "id": "6-Key-Concepts-Summary-Interrupts-Interrupts",
      "title": "Interrupts",
      "front": "Interrupts",
      "back": "1. **Device Identification:** Multiple lines, daisy chain, bus arbitration, software poll\n2. **Priority:** Fixed or programmable, nested interrupts\n3. **Processing:** Save state, service interrupt, restore state",
      "type": "list",
      "section": "Key Concepts Summary",
      "subsection": "Interrupts"
    },
    {
      "id": "6-Key-Concepts-Summary-DMA-DMA",
      "title": "DMA",
      "front": "DMA",
      "back": "1. **Purpose:** Direct I/O-to-memory transfer\n2. **Operation:** CPU sets up, DMA transfers, CPU notified\n3. **Configurations:** Single bus, integrated, I/O bus\n4. **Fly-by:** Data doesn't pass through DMA chip",
      "type": "list",
      "section": "Key Concepts Summary",
      "subsection": "DMA"
    },
    {
      "id": "6-Key-Concepts-Summary-Evolution-Evolution",
      "title": "Evolution",
      "front": "Evolution",
      "back": "1. **Trend:** Increasing I/O module autonomy\n2. **Goal:** Reduce CPU involvement\n3. **Result:** Better system efficiency",
      "type": "list",
      "section": "Key Concepts Summary",
      "subsection": "Evolution"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-1--I-O-Technique-Selection-Question",
      "title": "Question",
      "front": "Question",
      "back": "Which I/O technique is best for: a) Reading a single byte from keyboard b) Transferring 1 MB file from disk to memory c) Checking printer status",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 1: I/O Technique Selection"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-1--I-O-Technique-Selection-Solution",
      "title": "Solution",
      "front": "Solution",
      "back": "a) **Interrupt-Driven I/O:** Small transfer, device-initiated b) **DMA:** Large transfer, needs efficiency c) **Programmed I/O:** Simple status check",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 1: I/O Technique Selection"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-2--Memory-Mapped-I-O-Address-Space-Question",
      "title": "Question",
      "front": "Question",
      "back": "System has 16-bit address bus, uses memory-mapped I/O. If 48 KB memory, how many I/O addresses available?",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 2: Memory-Mapped I/O Address Space"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-2--Memory-Mapped-I-O-Address-Space-Solution",
      "title": "Solution",
      "front": "Solution",
      "back": "Total address space: 2^16 = 64 KB Memory: 48 KB = 48,000 bytes I/O addresses: 64 KB - 48 KB = 16 KB = 16,384 addresses",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 2: Memory-Mapped I/O Address Space"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-2--Memory-Mapped-I-O-Address-Space-Answer",
      "title": "Answer",
      "front": "Answer",
      "back": "16,384 I/O addresses",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 2: Memory-Mapped I/O Address Space"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-3--DMA-Transfer-Time-Question",
      "title": "Question",
      "front": "Question",
      "back": "DMA transfers 64 KB block. Memory access time 100 ns, I/O device rate 10 MB/s. How long does transfer take?",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 3: DMA Transfer Time"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-3--DMA-Transfer-Time-Solution",
      "title": "Solution",
      "front": "Solution",
      "back": "Data size: 64 KB = 65,536 bytes I/O device rate: 10 MB/s = 10,000,000 bytes/s Transfer time = 65,536 / 10,000,000 = 0.0065536 s = 6.55 ms",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 3: DMA Transfer Time"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-3--DMA-Transfer-Time-Answer",
      "title": "Answer",
      "front": "Answer",
      "back": "6.55 ms (CPU free during this time)",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 3: DMA Transfer Time"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-4--Interrupt-Overhead-Question",
      "title": "Question",
      "front": "Question",
      "back": "Interrupt service routine takes 50 cycles. System has 1000 interrupts/second. What is interrupt overhead?",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 4: Interrupt Overhead"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-4--Interrupt-Overhead-Solution",
      "title": "Solution",
      "front": "Solution",
      "back": "Interrupts per second: 1000 Cycles per interrupt: 50 Total cycles per second: 1000 × 50 = 50,000 cycles If CPU runs at 1 GHz (1,000,000,000 cycles/s): Overhead = 50,000 / 1,000,000,000 = 0.00005 = 0.005%",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 4: Interrupt Overhead"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-4--Interrupt-Overhead-Answer",
      "title": "Answer",
      "front": "Answer",
      "back": "0.005% CPU overhead",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 4: Interrupt Overhead"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-5--Programmed-vs--Interrupt-Driven-I-O-Question",
      "title": "Question",
      "front": "Question",
      "back": "Device transfers 1 byte every 10 ms. Programmed I/O: CPU checks every 1 μs. Interrupt-driven: 100 cycle overhead per interrupt. Which is more efficient?",
      "type": "definition",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 5: Programmed vs. Interrupt-Driven I/O"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-5--Programmed-vs--Interrupt-Driven-I-O-Solution",
      "title": "Solution",
      "front": "Solution",
      "back": "1. Checks every 1 μs\n2. 10 ms = 10,000 μs\n3. Number of checks: 10,000\n4. Wastes 10,000 checks\n5. One interrupt per byte\n6. 100 cycles overhead\n7. CPU free for 10 ms - interrupt time\n8. Much more efficient",
      "type": "list",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 5: Programmed vs. Interrupt-Driven I/O"
    },
    {
      "id": "6-Practice-Problems-and-Examples-Problem-5--Programmed-vs--Interrupt-Driven-I-O-Answer",
      "title": "Answer",
      "front": "Answer",
      "back": "1. **Understand the Evolution:**\n2. Why each technique developed\n3. Trade-offs between techniques\n4. When to use each\n5. **Master DMA Concepts:**\n6. How DMA works\n7. When DMA is beneficial\n8. DMA configurations\n9. **Compare Techniques:**\n10. Programmed vs. Interrupt vs. DMA\n11. Memory-mapped vs. Isolated I/O\n12. Different device identification methods\n13. **Understand Interrupts:**\n14. Interrupt processing flow\n15. Device identification\n16. Priority handling\n17. **Know Standards:**\n18. Common I/O standards\n19. Their characteristics\n20. When each is used\n21. **I/O modules** bridge processor/memory and peripherals\n22. **Three I/O techniques** provide different efficiency levels\n23. **Interrupts** enable asynchronous I/O\n24. **DMA** provides maximum efficiency for large transfers\n25. **I/O standards** enable device connectivity\n26. I/O is often the system bottleneck\n27. I/O design impacts overall performance\n28. I/O completes the communication picture\n29. Modern systems rely heavily on efficient I/O",
      "type": "list",
      "section": "Practice Problems and Examples",
      "subsection": "Problem 5: Programmed vs. Interrupt-Driven I/O"
    }
  ]
}