// Seed: 1535649117
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1;
  wire id_5;
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output tri   id_3,
    output uwire id_4,
    input  tri   id_5,
    output tri1  id_6,
    input  tri1  id_7
);
  always id_4 = -1;
  assign id_4 = -1;
  wire id_9;
  parameter id_10 = -1 ^ 1 ==? id_7;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
endmodule
