<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="memory_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="memory_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="memory_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memory_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="memory_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memory_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="memory_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="memory_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="memory_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="memory_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="memory_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="memory_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="memory_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="memory_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="memory_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memory_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="memory_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="memory_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="memory_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="memory_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="memory_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memory_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memory_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="memory_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="memory_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="memory_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="memory_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="memory_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memory_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memory_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="memory_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="memory_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memory_top_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memory_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="memory_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="memory_top_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memory_top_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sramController_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sramController_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_sramController.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tb_sramController.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tb_sramController.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_sramController_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_sramController_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_sramController_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1457835370" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1457835370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457992073" xil_pn:in_ck="-8597864413945297936" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1457992073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cellram.v"/>
      <outfile xil_pn:name="cellram_parameters.vh"/>
      <outfile xil_pn:name="memory_top.vhd"/>
      <outfile xil_pn:name="seven_seg_control.vhd"/>
      <outfile xil_pn:name="sramController.vhd"/>
      <outfile xil_pn:name="tb_sramController.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1457978151" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4306447245911956008" xil_pn:start_ts="1457978151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457978151" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6464089655829086762" xil_pn:start_ts="1457978151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457978151" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-862724336669074828" xil_pn:start_ts="1457978151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457992073" xil_pn:in_ck="-8597864413945297936" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1457992073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cellram.v"/>
      <outfile xil_pn:name="cellram_parameters.vh"/>
      <outfile xil_pn:name="memory_top.vhd"/>
      <outfile xil_pn:name="seven_seg_control.vhd"/>
      <outfile xil_pn:name="sramController.vhd"/>
      <outfile xil_pn:name="tb_sramController.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1457992082" xil_pn:in_ck="-8597864413945297936" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4531387629608724404" xil_pn:start_ts="1457992073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_sramController_beh.prj"/>
      <outfile xil_pn:name="tb_sramController_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1457992082" xil_pn:in_ck="-896043098879189407" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4317949769885293113" xil_pn:start_ts="1457992082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_sramController_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1457977754" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1457977754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457977754" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1514959196894247250" xil_pn:start_ts="1457977754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457977754" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-862724336669074828" xil_pn:start_ts="1457977754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457977754" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1457977754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457977754" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1860264328098972564" xil_pn:start_ts="1457977754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457977754" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1457977754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457977754" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2108419862995052930" xil_pn:start_ts="1457977754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457987539" xil_pn:in_ck="-8597864413945297936" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4052450847932875311" xil_pn:start_ts="1457987525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="memory_top.lso"/>
      <outfile xil_pn:name="memory_top.ngc"/>
      <outfile xil_pn:name="memory_top.ngr"/>
      <outfile xil_pn:name="memory_top.prj"/>
      <outfile xil_pn:name="memory_top.stx"/>
      <outfile xil_pn:name="memory_top.syr"/>
      <outfile xil_pn:name="memory_top.xst"/>
      <outfile xil_pn:name="memory_top_stx_beh.prj"/>
      <outfile xil_pn:name="memory_top_vhdl.prj"/>
      <outfile xil_pn:name="memory_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1457982257" xil_pn:in_ck="-2478315941616190487" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5283662203747781409" xil_pn:start_ts="1457982257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457987548" xil_pn:in_ck="3042251051776886010" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4566066958930097823" xil_pn:start_ts="1457987539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="memory_top.bld"/>
      <outfile xil_pn:name="memory_top.ngd"/>
      <outfile xil_pn:name="memory_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1457987556" xil_pn:in_ck="3042251051776886011" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1457987548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="memory_top.pcf"/>
      <outfile xil_pn:name="memory_top_map.map"/>
      <outfile xil_pn:name="memory_top_map.mrp"/>
      <outfile xil_pn:name="memory_top_map.ncd"/>
      <outfile xil_pn:name="memory_top_map.ngm"/>
      <outfile xil_pn:name="memory_top_map.xrpt"/>
      <outfile xil_pn:name="memory_top_summary.xml"/>
      <outfile xil_pn:name="memory_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1457987591" xil_pn:in_ck="-136591952005228140" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1457987556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="memory_top.ncd"/>
      <outfile xil_pn:name="memory_top.pad"/>
      <outfile xil_pn:name="memory_top.par"/>
      <outfile xil_pn:name="memory_top.ptwx"/>
      <outfile xil_pn:name="memory_top.unroutes"/>
      <outfile xil_pn:name="memory_top.xpi"/>
      <outfile xil_pn:name="memory_top_pad.csv"/>
      <outfile xil_pn:name="memory_top_pad.txt"/>
      <outfile xil_pn:name="memory_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1457987604" xil_pn:in_ck="-6119278231495203634" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1457987591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="memory_top.bgn"/>
      <outfile xil_pn:name="memory_top.bit"/>
      <outfile xil_pn:name="memory_top.drc"/>
      <outfile xil_pn:name="memory_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1457987591" xil_pn:in_ck="3042251051776885879" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1457987585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="memory_top.twr"/>
      <outfile xil_pn:name="memory_top.twx"/>
    </transform>
  </transforms>

</generated_project>
