// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Mon Sep 11 23:08:44 2023
// Host        : Centurion-Heavy running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_Squared_Phase_Locked_0_0_sim_netlist.v
// Design      : system_Squared_Phase_Locked_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CIC32
   (section_out1_reg,
    Q,
    O,
    AD_CLK_in,
    Reset_In,
    \section_out1_reg[7]_0 ,
    \section_out1_reg[11]_0 ,
    \section_out1_reg[15]_0 ,
    \section_out1_reg[19]_0 ,
    \section_out1_reg[23]_0 ,
    \section_out1_reg[25]_0 );
  output [25:0]section_out1_reg;
  output [25:0]Q;
  input [3:0]O;
  input AD_CLK_in;
  input Reset_In;
  input [3:0]\section_out1_reg[7]_0 ;
  input [3:0]\section_out1_reg[11]_0 ;
  input [3:0]\section_out1_reg[15]_0 ;
  input [3:0]\section_out1_reg[19]_0 ;
  input [3:0]\section_out1_reg[23]_0 ;
  input [1:0]\section_out1_reg[25]_0 ;

  wire AD_CLK_in;
  wire [3:0]O;
  wire [25:0]Q;
  wire Reset_In;
  wire [25:0]cic_pipeline3;
  wire \cur_count[0]_i_1__0_n_0 ;
  wire \cur_count[1]_i_1__0_n_0 ;
  wire \cur_count[2]_i_1__0_n_0 ;
  wire \cur_count[3]_i_1__0_n_0 ;
  wire \cur_count[4]_i_1_n_0 ;
  wire [4:0]cur_count_reg;
  wire [25:0]diff1;
  wire [25:0]diff2;
  wire phase_1;
  wire [25:0]section_out1_reg;
  wire [3:0]\section_out1_reg[11]_0 ;
  wire [3:0]\section_out1_reg[15]_0 ;
  wire [3:0]\section_out1_reg[19]_0 ;
  wire [3:0]\section_out1_reg[23]_0 ;
  wire [1:0]\section_out1_reg[25]_0 ;
  wire [3:0]\section_out1_reg[7]_0 ;
  wire \section_out2[0]_i_2_n_0 ;
  wire \section_out2[0]_i_3_n_0 ;
  wire \section_out2[0]_i_4_n_0 ;
  wire \section_out2[0]_i_5_n_0 ;
  wire \section_out2[12]_i_2_n_0 ;
  wire \section_out2[12]_i_3_n_0 ;
  wire \section_out2[12]_i_4_n_0 ;
  wire \section_out2[12]_i_5_n_0 ;
  wire \section_out2[16]_i_2_n_0 ;
  wire \section_out2[16]_i_3_n_0 ;
  wire \section_out2[16]_i_4_n_0 ;
  wire \section_out2[16]_i_5_n_0 ;
  wire \section_out2[20]_i_2_n_0 ;
  wire \section_out2[20]_i_3_n_0 ;
  wire \section_out2[20]_i_4_n_0 ;
  wire \section_out2[20]_i_5_n_0 ;
  wire \section_out2[24]_i_2_n_0 ;
  wire \section_out2[24]_i_3_n_0 ;
  wire \section_out2[4]_i_2_n_0 ;
  wire \section_out2[4]_i_3_n_0 ;
  wire \section_out2[4]_i_4_n_0 ;
  wire \section_out2[4]_i_5_n_0 ;
  wire \section_out2[8]_i_2_n_0 ;
  wire \section_out2[8]_i_3_n_0 ;
  wire \section_out2[8]_i_4_n_0 ;
  wire \section_out2[8]_i_5_n_0 ;
  wire [25:0]section_out2_reg;
  wire \section_out2_reg[0]_i_1_n_0 ;
  wire \section_out2_reg[0]_i_1_n_1 ;
  wire \section_out2_reg[0]_i_1_n_2 ;
  wire \section_out2_reg[0]_i_1_n_3 ;
  wire \section_out2_reg[0]_i_1_n_4 ;
  wire \section_out2_reg[0]_i_1_n_5 ;
  wire \section_out2_reg[0]_i_1_n_6 ;
  wire \section_out2_reg[0]_i_1_n_7 ;
  wire \section_out2_reg[12]_i_1_n_0 ;
  wire \section_out2_reg[12]_i_1_n_1 ;
  wire \section_out2_reg[12]_i_1_n_2 ;
  wire \section_out2_reg[12]_i_1_n_3 ;
  wire \section_out2_reg[12]_i_1_n_4 ;
  wire \section_out2_reg[12]_i_1_n_5 ;
  wire \section_out2_reg[12]_i_1_n_6 ;
  wire \section_out2_reg[12]_i_1_n_7 ;
  wire \section_out2_reg[16]_i_1_n_0 ;
  wire \section_out2_reg[16]_i_1_n_1 ;
  wire \section_out2_reg[16]_i_1_n_2 ;
  wire \section_out2_reg[16]_i_1_n_3 ;
  wire \section_out2_reg[16]_i_1_n_4 ;
  wire \section_out2_reg[16]_i_1_n_5 ;
  wire \section_out2_reg[16]_i_1_n_6 ;
  wire \section_out2_reg[16]_i_1_n_7 ;
  wire \section_out2_reg[20]_i_1_n_0 ;
  wire \section_out2_reg[20]_i_1_n_1 ;
  wire \section_out2_reg[20]_i_1_n_2 ;
  wire \section_out2_reg[20]_i_1_n_3 ;
  wire \section_out2_reg[20]_i_1_n_4 ;
  wire \section_out2_reg[20]_i_1_n_5 ;
  wire \section_out2_reg[20]_i_1_n_6 ;
  wire \section_out2_reg[20]_i_1_n_7 ;
  wire \section_out2_reg[24]_i_1_n_3 ;
  wire \section_out2_reg[24]_i_1_n_6 ;
  wire \section_out2_reg[24]_i_1_n_7 ;
  wire \section_out2_reg[4]_i_1_n_0 ;
  wire \section_out2_reg[4]_i_1_n_1 ;
  wire \section_out2_reg[4]_i_1_n_2 ;
  wire \section_out2_reg[4]_i_1_n_3 ;
  wire \section_out2_reg[4]_i_1_n_4 ;
  wire \section_out2_reg[4]_i_1_n_5 ;
  wire \section_out2_reg[4]_i_1_n_6 ;
  wire \section_out2_reg[4]_i_1_n_7 ;
  wire \section_out2_reg[8]_i_1_n_0 ;
  wire \section_out2_reg[8]_i_1_n_1 ;
  wire \section_out2_reg[8]_i_1_n_2 ;
  wire \section_out2_reg[8]_i_1_n_3 ;
  wire \section_out2_reg[8]_i_1_n_4 ;
  wire \section_out2_reg[8]_i_1_n_5 ;
  wire \section_out2_reg[8]_i_1_n_6 ;
  wire \section_out2_reg[8]_i_1_n_7 ;
  wire [25:0]sub_temp;
  wire [25:0]sub_temp_1;
  wire sub_temp_1_carry__0_i_1_n_0;
  wire sub_temp_1_carry__0_i_2_n_0;
  wire sub_temp_1_carry__0_i_3_n_0;
  wire sub_temp_1_carry__0_i_4_n_0;
  wire sub_temp_1_carry__0_n_0;
  wire sub_temp_1_carry__0_n_1;
  wire sub_temp_1_carry__0_n_2;
  wire sub_temp_1_carry__0_n_3;
  wire sub_temp_1_carry__1_i_1_n_0;
  wire sub_temp_1_carry__1_i_2_n_0;
  wire sub_temp_1_carry__1_i_3_n_0;
  wire sub_temp_1_carry__1_i_4_n_0;
  wire sub_temp_1_carry__1_n_0;
  wire sub_temp_1_carry__1_n_1;
  wire sub_temp_1_carry__1_n_2;
  wire sub_temp_1_carry__1_n_3;
  wire sub_temp_1_carry__2_i_1_n_0;
  wire sub_temp_1_carry__2_i_2_n_0;
  wire sub_temp_1_carry__2_i_3_n_0;
  wire sub_temp_1_carry__2_i_4_n_0;
  wire sub_temp_1_carry__2_n_0;
  wire sub_temp_1_carry__2_n_1;
  wire sub_temp_1_carry__2_n_2;
  wire sub_temp_1_carry__2_n_3;
  wire sub_temp_1_carry__3_i_1_n_0;
  wire sub_temp_1_carry__3_i_2_n_0;
  wire sub_temp_1_carry__3_i_3_n_0;
  wire sub_temp_1_carry__3_i_4_n_0;
  wire sub_temp_1_carry__3_n_0;
  wire sub_temp_1_carry__3_n_1;
  wire sub_temp_1_carry__3_n_2;
  wire sub_temp_1_carry__3_n_3;
  wire sub_temp_1_carry__4_i_1_n_0;
  wire sub_temp_1_carry__4_i_2_n_0;
  wire sub_temp_1_carry__4_i_3_n_0;
  wire sub_temp_1_carry__4_i_4_n_0;
  wire sub_temp_1_carry__4_n_0;
  wire sub_temp_1_carry__4_n_1;
  wire sub_temp_1_carry__4_n_2;
  wire sub_temp_1_carry__4_n_3;
  wire sub_temp_1_carry__5_i_1_n_0;
  wire sub_temp_1_carry__5_i_2_n_0;
  wire sub_temp_1_carry__5_n_3;
  wire sub_temp_1_carry_i_1_n_0;
  wire sub_temp_1_carry_i_2_n_0;
  wire sub_temp_1_carry_i_3_n_0;
  wire sub_temp_1_carry_i_4_n_0;
  wire sub_temp_1_carry_n_0;
  wire sub_temp_1_carry_n_1;
  wire sub_temp_1_carry_n_2;
  wire sub_temp_1_carry_n_3;
  wire sub_temp_carry__0_i_1_n_0;
  wire sub_temp_carry__0_i_2_n_0;
  wire sub_temp_carry__0_i_3_n_0;
  wire sub_temp_carry__0_i_4_n_0;
  wire sub_temp_carry__0_n_0;
  wire sub_temp_carry__0_n_1;
  wire sub_temp_carry__0_n_2;
  wire sub_temp_carry__0_n_3;
  wire sub_temp_carry__1_i_1_n_0;
  wire sub_temp_carry__1_i_2_n_0;
  wire sub_temp_carry__1_i_3_n_0;
  wire sub_temp_carry__1_i_4_n_0;
  wire sub_temp_carry__1_n_0;
  wire sub_temp_carry__1_n_1;
  wire sub_temp_carry__1_n_2;
  wire sub_temp_carry__1_n_3;
  wire sub_temp_carry__2_i_1_n_0;
  wire sub_temp_carry__2_i_2_n_0;
  wire sub_temp_carry__2_i_3_n_0;
  wire sub_temp_carry__2_i_4_n_0;
  wire sub_temp_carry__2_n_0;
  wire sub_temp_carry__2_n_1;
  wire sub_temp_carry__2_n_2;
  wire sub_temp_carry__2_n_3;
  wire sub_temp_carry__3_i_1_n_0;
  wire sub_temp_carry__3_i_2_n_0;
  wire sub_temp_carry__3_i_3_n_0;
  wire sub_temp_carry__3_i_4_n_0;
  wire sub_temp_carry__3_n_0;
  wire sub_temp_carry__3_n_1;
  wire sub_temp_carry__3_n_2;
  wire sub_temp_carry__3_n_3;
  wire sub_temp_carry__4_i_1_n_0;
  wire sub_temp_carry__4_i_2_n_0;
  wire sub_temp_carry__4_i_3_n_0;
  wire sub_temp_carry__4_i_4_n_0;
  wire sub_temp_carry__4_n_0;
  wire sub_temp_carry__4_n_1;
  wire sub_temp_carry__4_n_2;
  wire sub_temp_carry__4_n_3;
  wire sub_temp_carry__5_i_1_n_0;
  wire sub_temp_carry__5_i_2_n_0;
  wire sub_temp_carry__5_n_3;
  wire sub_temp_carry_i_1_n_0;
  wire sub_temp_carry_i_2_n_0;
  wire sub_temp_carry_i_3_n_0;
  wire sub_temp_carry_i_4_n_0;
  wire sub_temp_carry_n_0;
  wire sub_temp_carry_n_1;
  wire sub_temp_carry_n_2;
  wire sub_temp_carry_n_3;
  wire [3:1]\NLW_section_out2_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_section_out2_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_sub_temp_1_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_sub_temp_1_carry__5_O_UNCONNECTED;
  wire [3:1]NLW_sub_temp_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_sub_temp_carry__5_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000002)) 
    ce_delayline0
       (.I0(cur_count_reg[0]),
        .I1(cur_count_reg[2]),
        .I2(cur_count_reg[1]),
        .I3(cur_count_reg[3]),
        .I4(cur_count_reg[4]),
        .O(phase_1));
  FDCE \cic_pipeline3_reg[0] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[0]),
        .Q(cic_pipeline3[0]));
  FDCE \cic_pipeline3_reg[10] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[10]),
        .Q(cic_pipeline3[10]));
  FDCE \cic_pipeline3_reg[11] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[11]),
        .Q(cic_pipeline3[11]));
  FDCE \cic_pipeline3_reg[12] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[12]),
        .Q(cic_pipeline3[12]));
  FDCE \cic_pipeline3_reg[13] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[13]),
        .Q(cic_pipeline3[13]));
  FDCE \cic_pipeline3_reg[14] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[14]),
        .Q(cic_pipeline3[14]));
  FDCE \cic_pipeline3_reg[15] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[15]),
        .Q(cic_pipeline3[15]));
  FDCE \cic_pipeline3_reg[16] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[16]),
        .Q(cic_pipeline3[16]));
  FDCE \cic_pipeline3_reg[17] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[17]),
        .Q(cic_pipeline3[17]));
  FDCE \cic_pipeline3_reg[18] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[18]),
        .Q(cic_pipeline3[18]));
  FDCE \cic_pipeline3_reg[19] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[19]),
        .Q(cic_pipeline3[19]));
  FDCE \cic_pipeline3_reg[1] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[1]),
        .Q(cic_pipeline3[1]));
  FDCE \cic_pipeline3_reg[20] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[20]),
        .Q(cic_pipeline3[20]));
  FDCE \cic_pipeline3_reg[21] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[21]),
        .Q(cic_pipeline3[21]));
  FDCE \cic_pipeline3_reg[22] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[22]),
        .Q(cic_pipeline3[22]));
  FDCE \cic_pipeline3_reg[23] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[23]),
        .Q(cic_pipeline3[23]));
  FDCE \cic_pipeline3_reg[24] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[24]),
        .Q(cic_pipeline3[24]));
  FDCE \cic_pipeline3_reg[25] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[25]),
        .Q(cic_pipeline3[25]));
  FDCE \cic_pipeline3_reg[2] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[2]),
        .Q(cic_pipeline3[2]));
  FDCE \cic_pipeline3_reg[3] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[3]),
        .Q(cic_pipeline3[3]));
  FDCE \cic_pipeline3_reg[4] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[4]),
        .Q(cic_pipeline3[4]));
  FDCE \cic_pipeline3_reg[5] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[5]),
        .Q(cic_pipeline3[5]));
  FDCE \cic_pipeline3_reg[6] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[6]),
        .Q(cic_pipeline3[6]));
  FDCE \cic_pipeline3_reg[7] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[7]),
        .Q(cic_pipeline3[7]));
  FDCE \cic_pipeline3_reg[8] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[8]),
        .Q(cic_pipeline3[8]));
  FDCE \cic_pipeline3_reg[9] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp[9]),
        .Q(cic_pipeline3[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \cur_count[0]_i_1__0 
       (.I0(cur_count_reg[0]),
        .O(\cur_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cur_count[1]_i_1__0 
       (.I0(cur_count_reg[0]),
        .I1(cur_count_reg[1]),
        .O(\cur_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cur_count[2]_i_1__0 
       (.I0(cur_count_reg[2]),
        .I1(cur_count_reg[0]),
        .I2(cur_count_reg[1]),
        .O(\cur_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cur_count[3]_i_1__0 
       (.I0(cur_count_reg[3]),
        .I1(cur_count_reg[2]),
        .I2(cur_count_reg[0]),
        .I3(cur_count_reg[1]),
        .O(\cur_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7F80FF00)) 
    \cur_count[4]_i_1 
       (.I0(cur_count_reg[3]),
        .I1(cur_count_reg[2]),
        .I2(cur_count_reg[0]),
        .I3(cur_count_reg[4]),
        .I4(cur_count_reg[1]),
        .O(\cur_count[4]_i_1_n_0 ));
  FDCE \cur_count_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\cur_count[0]_i_1__0_n_0 ),
        .Q(cur_count_reg[0]));
  FDCE \cur_count_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\cur_count[1]_i_1__0_n_0 ),
        .Q(cur_count_reg[1]));
  FDCE \cur_count_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\cur_count[2]_i_1__0_n_0 ),
        .Q(cur_count_reg[2]));
  FDCE \cur_count_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\cur_count[3]_i_1__0_n_0 ),
        .Q(cur_count_reg[3]));
  FDCE \cur_count_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\cur_count[4]_i_1_n_0 ),
        .Q(cur_count_reg[4]));
  FDCE \diff1_reg[0] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[0]),
        .Q(diff1[0]));
  FDCE \diff1_reg[10] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[10]),
        .Q(diff1[10]));
  FDCE \diff1_reg[11] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[11]),
        .Q(diff1[11]));
  FDCE \diff1_reg[12] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[12]),
        .Q(diff1[12]));
  FDCE \diff1_reg[13] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[13]),
        .Q(diff1[13]));
  FDCE \diff1_reg[14] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[14]),
        .Q(diff1[14]));
  FDCE \diff1_reg[15] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[15]),
        .Q(diff1[15]));
  FDCE \diff1_reg[16] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[16]),
        .Q(diff1[16]));
  FDCE \diff1_reg[17] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[17]),
        .Q(diff1[17]));
  FDCE \diff1_reg[18] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[18]),
        .Q(diff1[18]));
  FDCE \diff1_reg[19] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[19]),
        .Q(diff1[19]));
  FDCE \diff1_reg[1] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[1]),
        .Q(diff1[1]));
  FDCE \diff1_reg[20] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[20]),
        .Q(diff1[20]));
  FDCE \diff1_reg[21] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[21]),
        .Q(diff1[21]));
  FDCE \diff1_reg[22] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[22]),
        .Q(diff1[22]));
  FDCE \diff1_reg[23] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[23]),
        .Q(diff1[23]));
  FDCE \diff1_reg[24] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[24]),
        .Q(diff1[24]));
  FDCE \diff1_reg[25] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[25]),
        .Q(diff1[25]));
  FDCE \diff1_reg[2] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[2]),
        .Q(diff1[2]));
  FDCE \diff1_reg[3] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[3]),
        .Q(diff1[3]));
  FDCE \diff1_reg[4] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[4]),
        .Q(diff1[4]));
  FDCE \diff1_reg[5] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[5]),
        .Q(diff1[5]));
  FDCE \diff1_reg[6] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[6]),
        .Q(diff1[6]));
  FDCE \diff1_reg[7] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[7]),
        .Q(diff1[7]));
  FDCE \diff1_reg[8] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[8]),
        .Q(diff1[8]));
  FDCE \diff1_reg[9] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[9]),
        .Q(diff1[9]));
  FDCE \diff2_reg[0] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[0]),
        .Q(diff2[0]));
  FDCE \diff2_reg[10] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[10]),
        .Q(diff2[10]));
  FDCE \diff2_reg[11] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[11]),
        .Q(diff2[11]));
  FDCE \diff2_reg[12] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[12]),
        .Q(diff2[12]));
  FDCE \diff2_reg[13] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[13]),
        .Q(diff2[13]));
  FDCE \diff2_reg[14] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[14]),
        .Q(diff2[14]));
  FDCE \diff2_reg[15] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[15]),
        .Q(diff2[15]));
  FDCE \diff2_reg[16] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[16]),
        .Q(diff2[16]));
  FDCE \diff2_reg[17] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[17]),
        .Q(diff2[17]));
  FDCE \diff2_reg[18] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[18]),
        .Q(diff2[18]));
  FDCE \diff2_reg[19] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[19]),
        .Q(diff2[19]));
  FDCE \diff2_reg[1] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[1]),
        .Q(diff2[1]));
  FDCE \diff2_reg[20] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[20]),
        .Q(diff2[20]));
  FDCE \diff2_reg[21] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[21]),
        .Q(diff2[21]));
  FDCE \diff2_reg[22] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[22]),
        .Q(diff2[22]));
  FDCE \diff2_reg[23] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[23]),
        .Q(diff2[23]));
  FDCE \diff2_reg[24] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[24]),
        .Q(diff2[24]));
  FDCE \diff2_reg[25] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[25]),
        .Q(diff2[25]));
  FDCE \diff2_reg[2] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[2]),
        .Q(diff2[2]));
  FDCE \diff2_reg[3] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[3]),
        .Q(diff2[3]));
  FDCE \diff2_reg[4] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[4]),
        .Q(diff2[4]));
  FDCE \diff2_reg[5] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[5]),
        .Q(diff2[5]));
  FDCE \diff2_reg[6] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[6]),
        .Q(diff2[6]));
  FDCE \diff2_reg[7] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[7]),
        .Q(diff2[7]));
  FDCE \diff2_reg[8] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[8]),
        .Q(diff2[8]));
  FDCE \diff2_reg[9] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(cic_pipeline3[9]),
        .Q(diff2[9]));
  FDCE \output_register_reg[0] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[0]),
        .Q(Q[0]));
  FDCE \output_register_reg[10] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[10]),
        .Q(Q[10]));
  FDCE \output_register_reg[11] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[11]),
        .Q(Q[11]));
  FDCE \output_register_reg[12] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[12]),
        .Q(Q[12]));
  FDCE \output_register_reg[13] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[13]),
        .Q(Q[13]));
  FDCE \output_register_reg[14] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[14]),
        .Q(Q[14]));
  FDCE \output_register_reg[15] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[15]),
        .Q(Q[15]));
  FDCE \output_register_reg[16] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[16]),
        .Q(Q[16]));
  FDCE \output_register_reg[17] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[17]),
        .Q(Q[17]));
  FDCE \output_register_reg[18] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[18]),
        .Q(Q[18]));
  FDCE \output_register_reg[19] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[19]),
        .Q(Q[19]));
  FDCE \output_register_reg[1] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[1]),
        .Q(Q[1]));
  FDCE \output_register_reg[20] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[20]),
        .Q(Q[20]));
  FDCE \output_register_reg[21] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[21]),
        .Q(Q[21]));
  FDCE \output_register_reg[22] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[22]),
        .Q(Q[22]));
  FDCE \output_register_reg[23] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[23]),
        .Q(Q[23]));
  FDCE \output_register_reg[24] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[24]),
        .Q(Q[24]));
  FDCE \output_register_reg[25] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[25]),
        .Q(Q[25]));
  FDCE \output_register_reg[2] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[2]),
        .Q(Q[2]));
  FDCE \output_register_reg[3] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[3]),
        .Q(Q[3]));
  FDCE \output_register_reg[4] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[4]),
        .Q(Q[4]));
  FDCE \output_register_reg[5] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[5]),
        .Q(Q[5]));
  FDCE \output_register_reg[6] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[6]),
        .Q(Q[6]));
  FDCE \output_register_reg[7] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[7]),
        .Q(Q[7]));
  FDCE \output_register_reg[8] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[8]),
        .Q(Q[8]));
  FDCE \output_register_reg[9] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1[9]),
        .Q(Q[9]));
  FDCE \section_out1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(O[0]),
        .Q(section_out1_reg[0]));
  FDCE \section_out1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[11]_0 [2]),
        .Q(section_out1_reg[10]));
  FDCE \section_out1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[11]_0 [3]),
        .Q(section_out1_reg[11]));
  FDCE \section_out1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[15]_0 [0]),
        .Q(section_out1_reg[12]));
  FDCE \section_out1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[15]_0 [1]),
        .Q(section_out1_reg[13]));
  FDCE \section_out1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[15]_0 [2]),
        .Q(section_out1_reg[14]));
  FDCE \section_out1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[15]_0 [3]),
        .Q(section_out1_reg[15]));
  FDCE \section_out1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[19]_0 [0]),
        .Q(section_out1_reg[16]));
  FDCE \section_out1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[19]_0 [1]),
        .Q(section_out1_reg[17]));
  FDCE \section_out1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[19]_0 [2]),
        .Q(section_out1_reg[18]));
  FDCE \section_out1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[19]_0 [3]),
        .Q(section_out1_reg[19]));
  FDCE \section_out1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(O[1]),
        .Q(section_out1_reg[1]));
  FDCE \section_out1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[23]_0 [0]),
        .Q(section_out1_reg[20]));
  FDCE \section_out1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[23]_0 [1]),
        .Q(section_out1_reg[21]));
  FDCE \section_out1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[23]_0 [2]),
        .Q(section_out1_reg[22]));
  FDCE \section_out1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[23]_0 [3]),
        .Q(section_out1_reg[23]));
  FDCE \section_out1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[25]_0 [0]),
        .Q(section_out1_reg[24]));
  FDCE \section_out1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[25]_0 [1]),
        .Q(section_out1_reg[25]));
  FDCE \section_out1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(O[2]),
        .Q(section_out1_reg[2]));
  FDCE \section_out1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(O[3]),
        .Q(section_out1_reg[3]));
  FDCE \section_out1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[7]_0 [0]),
        .Q(section_out1_reg[4]));
  FDCE \section_out1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[7]_0 [1]),
        .Q(section_out1_reg[5]));
  FDCE \section_out1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[7]_0 [2]),
        .Q(section_out1_reg[6]));
  FDCE \section_out1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[7]_0 [3]),
        .Q(section_out1_reg[7]));
  FDCE \section_out1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[11]_0 [0]),
        .Q(section_out1_reg[8]));
  FDCE \section_out1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[11]_0 [1]),
        .Q(section_out1_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_2 
       (.I0(section_out1_reg[3]),
        .I1(section_out2_reg[3]),
        .O(\section_out2[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_3 
       (.I0(section_out1_reg[2]),
        .I1(section_out2_reg[2]),
        .O(\section_out2[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_4 
       (.I0(section_out1_reg[1]),
        .I1(section_out2_reg[1]),
        .O(\section_out2[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_5 
       (.I0(section_out1_reg[0]),
        .I1(section_out2_reg[0]),
        .O(\section_out2[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_2 
       (.I0(section_out1_reg[15]),
        .I1(section_out2_reg[15]),
        .O(\section_out2[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_3 
       (.I0(section_out1_reg[14]),
        .I1(section_out2_reg[14]),
        .O(\section_out2[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_4 
       (.I0(section_out1_reg[13]),
        .I1(section_out2_reg[13]),
        .O(\section_out2[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_5 
       (.I0(section_out1_reg[12]),
        .I1(section_out2_reg[12]),
        .O(\section_out2[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_2 
       (.I0(section_out1_reg[19]),
        .I1(section_out2_reg[19]),
        .O(\section_out2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_3 
       (.I0(section_out1_reg[18]),
        .I1(section_out2_reg[18]),
        .O(\section_out2[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_4 
       (.I0(section_out1_reg[17]),
        .I1(section_out2_reg[17]),
        .O(\section_out2[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_5 
       (.I0(section_out1_reg[16]),
        .I1(section_out2_reg[16]),
        .O(\section_out2[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_2 
       (.I0(section_out1_reg[23]),
        .I1(section_out2_reg[23]),
        .O(\section_out2[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_3 
       (.I0(section_out1_reg[22]),
        .I1(section_out2_reg[22]),
        .O(\section_out2[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_4 
       (.I0(section_out1_reg[21]),
        .I1(section_out2_reg[21]),
        .O(\section_out2[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_5 
       (.I0(section_out1_reg[20]),
        .I1(section_out2_reg[20]),
        .O(\section_out2[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[24]_i_2 
       (.I0(section_out1_reg[25]),
        .I1(section_out2_reg[25]),
        .O(\section_out2[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[24]_i_3 
       (.I0(section_out1_reg[24]),
        .I1(section_out2_reg[24]),
        .O(\section_out2[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_2 
       (.I0(section_out1_reg[7]),
        .I1(section_out2_reg[7]),
        .O(\section_out2[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_3 
       (.I0(section_out1_reg[6]),
        .I1(section_out2_reg[6]),
        .O(\section_out2[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_4 
       (.I0(section_out1_reg[5]),
        .I1(section_out2_reg[5]),
        .O(\section_out2[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_5 
       (.I0(section_out1_reg[4]),
        .I1(section_out2_reg[4]),
        .O(\section_out2[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_2 
       (.I0(section_out1_reg[11]),
        .I1(section_out2_reg[11]),
        .O(\section_out2[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_3 
       (.I0(section_out1_reg[10]),
        .I1(section_out2_reg[10]),
        .O(\section_out2[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_4 
       (.I0(section_out1_reg[9]),
        .I1(section_out2_reg[9]),
        .O(\section_out2[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_5 
       (.I0(section_out1_reg[8]),
        .I1(section_out2_reg[8]),
        .O(\section_out2[8]_i_5_n_0 ));
  FDCE \section_out2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[0]_i_1_n_7 ),
        .Q(section_out2_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\section_out2_reg[0]_i_1_n_0 ,\section_out2_reg[0]_i_1_n_1 ,\section_out2_reg[0]_i_1_n_2 ,\section_out2_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[3:0]),
        .O({\section_out2_reg[0]_i_1_n_4 ,\section_out2_reg[0]_i_1_n_5 ,\section_out2_reg[0]_i_1_n_6 ,\section_out2_reg[0]_i_1_n_7 }),
        .S({\section_out2[0]_i_2_n_0 ,\section_out2[0]_i_3_n_0 ,\section_out2[0]_i_4_n_0 ,\section_out2[0]_i_5_n_0 }));
  FDCE \section_out2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[8]_i_1_n_5 ),
        .Q(section_out2_reg[10]));
  FDCE \section_out2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[8]_i_1_n_4 ),
        .Q(section_out2_reg[11]));
  FDCE \section_out2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[12]_i_1_n_7 ),
        .Q(section_out2_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[12]_i_1 
       (.CI(\section_out2_reg[8]_i_1_n_0 ),
        .CO({\section_out2_reg[12]_i_1_n_0 ,\section_out2_reg[12]_i_1_n_1 ,\section_out2_reg[12]_i_1_n_2 ,\section_out2_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[15:12]),
        .O({\section_out2_reg[12]_i_1_n_4 ,\section_out2_reg[12]_i_1_n_5 ,\section_out2_reg[12]_i_1_n_6 ,\section_out2_reg[12]_i_1_n_7 }),
        .S({\section_out2[12]_i_2_n_0 ,\section_out2[12]_i_3_n_0 ,\section_out2[12]_i_4_n_0 ,\section_out2[12]_i_5_n_0 }));
  FDCE \section_out2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[12]_i_1_n_6 ),
        .Q(section_out2_reg[13]));
  FDCE \section_out2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[12]_i_1_n_5 ),
        .Q(section_out2_reg[14]));
  FDCE \section_out2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[12]_i_1_n_4 ),
        .Q(section_out2_reg[15]));
  FDCE \section_out2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[16]_i_1_n_7 ),
        .Q(section_out2_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[16]_i_1 
       (.CI(\section_out2_reg[12]_i_1_n_0 ),
        .CO({\section_out2_reg[16]_i_1_n_0 ,\section_out2_reg[16]_i_1_n_1 ,\section_out2_reg[16]_i_1_n_2 ,\section_out2_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[19:16]),
        .O({\section_out2_reg[16]_i_1_n_4 ,\section_out2_reg[16]_i_1_n_5 ,\section_out2_reg[16]_i_1_n_6 ,\section_out2_reg[16]_i_1_n_7 }),
        .S({\section_out2[16]_i_2_n_0 ,\section_out2[16]_i_3_n_0 ,\section_out2[16]_i_4_n_0 ,\section_out2[16]_i_5_n_0 }));
  FDCE \section_out2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[16]_i_1_n_6 ),
        .Q(section_out2_reg[17]));
  FDCE \section_out2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[16]_i_1_n_5 ),
        .Q(section_out2_reg[18]));
  FDCE \section_out2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[16]_i_1_n_4 ),
        .Q(section_out2_reg[19]));
  FDCE \section_out2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[0]_i_1_n_6 ),
        .Q(section_out2_reg[1]));
  FDCE \section_out2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[20]_i_1_n_7 ),
        .Q(section_out2_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[20]_i_1 
       (.CI(\section_out2_reg[16]_i_1_n_0 ),
        .CO({\section_out2_reg[20]_i_1_n_0 ,\section_out2_reg[20]_i_1_n_1 ,\section_out2_reg[20]_i_1_n_2 ,\section_out2_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[23:20]),
        .O({\section_out2_reg[20]_i_1_n_4 ,\section_out2_reg[20]_i_1_n_5 ,\section_out2_reg[20]_i_1_n_6 ,\section_out2_reg[20]_i_1_n_7 }),
        .S({\section_out2[20]_i_2_n_0 ,\section_out2[20]_i_3_n_0 ,\section_out2[20]_i_4_n_0 ,\section_out2[20]_i_5_n_0 }));
  FDCE \section_out2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[20]_i_1_n_6 ),
        .Q(section_out2_reg[21]));
  FDCE \section_out2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[20]_i_1_n_5 ),
        .Q(section_out2_reg[22]));
  FDCE \section_out2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[20]_i_1_n_4 ),
        .Q(section_out2_reg[23]));
  FDCE \section_out2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[24]_i_1_n_7 ),
        .Q(section_out2_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[24]_i_1 
       (.CI(\section_out2_reg[20]_i_1_n_0 ),
        .CO({\NLW_section_out2_reg[24]_i_1_CO_UNCONNECTED [3:1],\section_out2_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,section_out1_reg[24]}),
        .O({\NLW_section_out2_reg[24]_i_1_O_UNCONNECTED [3:2],\section_out2_reg[24]_i_1_n_6 ,\section_out2_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,\section_out2[24]_i_2_n_0 ,\section_out2[24]_i_3_n_0 }));
  FDCE \section_out2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[24]_i_1_n_6 ),
        .Q(section_out2_reg[25]));
  FDCE \section_out2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[0]_i_1_n_5 ),
        .Q(section_out2_reg[2]));
  FDCE \section_out2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[0]_i_1_n_4 ),
        .Q(section_out2_reg[3]));
  FDCE \section_out2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[4]_i_1_n_7 ),
        .Q(section_out2_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[4]_i_1 
       (.CI(\section_out2_reg[0]_i_1_n_0 ),
        .CO({\section_out2_reg[4]_i_1_n_0 ,\section_out2_reg[4]_i_1_n_1 ,\section_out2_reg[4]_i_1_n_2 ,\section_out2_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[7:4]),
        .O({\section_out2_reg[4]_i_1_n_4 ,\section_out2_reg[4]_i_1_n_5 ,\section_out2_reg[4]_i_1_n_6 ,\section_out2_reg[4]_i_1_n_7 }),
        .S({\section_out2[4]_i_2_n_0 ,\section_out2[4]_i_3_n_0 ,\section_out2[4]_i_4_n_0 ,\section_out2[4]_i_5_n_0 }));
  FDCE \section_out2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[4]_i_1_n_6 ),
        .Q(section_out2_reg[5]));
  FDCE \section_out2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[4]_i_1_n_5 ),
        .Q(section_out2_reg[6]));
  FDCE \section_out2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[4]_i_1_n_4 ),
        .Q(section_out2_reg[7]));
  FDCE \section_out2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[8]_i_1_n_7 ),
        .Q(section_out2_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[8]_i_1 
       (.CI(\section_out2_reg[4]_i_1_n_0 ),
        .CO({\section_out2_reg[8]_i_1_n_0 ,\section_out2_reg[8]_i_1_n_1 ,\section_out2_reg[8]_i_1_n_2 ,\section_out2_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[11:8]),
        .O({\section_out2_reg[8]_i_1_n_4 ,\section_out2_reg[8]_i_1_n_5 ,\section_out2_reg[8]_i_1_n_6 ,\section_out2_reg[8]_i_1_n_7 }),
        .S({\section_out2[8]_i_2_n_0 ,\section_out2[8]_i_3_n_0 ,\section_out2[8]_i_4_n_0 ,\section_out2[8]_i_5_n_0 }));
  FDCE \section_out2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[8]_i_1_n_6 ),
        .Q(section_out2_reg[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry
       (.CI(1'b0),
        .CO({sub_temp_1_carry_n_0,sub_temp_1_carry_n_1,sub_temp_1_carry_n_2,sub_temp_1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline3[3:0]),
        .O(sub_temp_1[3:0]),
        .S({sub_temp_1_carry_i_1_n_0,sub_temp_1_carry_i_2_n_0,sub_temp_1_carry_i_3_n_0,sub_temp_1_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__0
       (.CI(sub_temp_1_carry_n_0),
        .CO({sub_temp_1_carry__0_n_0,sub_temp_1_carry__0_n_1,sub_temp_1_carry__0_n_2,sub_temp_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[7:4]),
        .O(sub_temp_1[7:4]),
        .S({sub_temp_1_carry__0_i_1_n_0,sub_temp_1_carry__0_i_2_n_0,sub_temp_1_carry__0_i_3_n_0,sub_temp_1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_1
       (.I0(cic_pipeline3[7]),
        .I1(diff2[7]),
        .O(sub_temp_1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_2
       (.I0(cic_pipeline3[6]),
        .I1(diff2[6]),
        .O(sub_temp_1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_3
       (.I0(cic_pipeline3[5]),
        .I1(diff2[5]),
        .O(sub_temp_1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_4
       (.I0(cic_pipeline3[4]),
        .I1(diff2[4]),
        .O(sub_temp_1_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__1
       (.CI(sub_temp_1_carry__0_n_0),
        .CO({sub_temp_1_carry__1_n_0,sub_temp_1_carry__1_n_1,sub_temp_1_carry__1_n_2,sub_temp_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[11:8]),
        .O(sub_temp_1[11:8]),
        .S({sub_temp_1_carry__1_i_1_n_0,sub_temp_1_carry__1_i_2_n_0,sub_temp_1_carry__1_i_3_n_0,sub_temp_1_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_1
       (.I0(cic_pipeline3[11]),
        .I1(diff2[11]),
        .O(sub_temp_1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_2
       (.I0(cic_pipeline3[10]),
        .I1(diff2[10]),
        .O(sub_temp_1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_3
       (.I0(cic_pipeline3[9]),
        .I1(diff2[9]),
        .O(sub_temp_1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_4
       (.I0(cic_pipeline3[8]),
        .I1(diff2[8]),
        .O(sub_temp_1_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__2
       (.CI(sub_temp_1_carry__1_n_0),
        .CO({sub_temp_1_carry__2_n_0,sub_temp_1_carry__2_n_1,sub_temp_1_carry__2_n_2,sub_temp_1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[15:12]),
        .O(sub_temp_1[15:12]),
        .S({sub_temp_1_carry__2_i_1_n_0,sub_temp_1_carry__2_i_2_n_0,sub_temp_1_carry__2_i_3_n_0,sub_temp_1_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_1
       (.I0(cic_pipeline3[15]),
        .I1(diff2[15]),
        .O(sub_temp_1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_2
       (.I0(cic_pipeline3[14]),
        .I1(diff2[14]),
        .O(sub_temp_1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_3
       (.I0(cic_pipeline3[13]),
        .I1(diff2[13]),
        .O(sub_temp_1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_4
       (.I0(cic_pipeline3[12]),
        .I1(diff2[12]),
        .O(sub_temp_1_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__3
       (.CI(sub_temp_1_carry__2_n_0),
        .CO({sub_temp_1_carry__3_n_0,sub_temp_1_carry__3_n_1,sub_temp_1_carry__3_n_2,sub_temp_1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[19:16]),
        .O(sub_temp_1[19:16]),
        .S({sub_temp_1_carry__3_i_1_n_0,sub_temp_1_carry__3_i_2_n_0,sub_temp_1_carry__3_i_3_n_0,sub_temp_1_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_1
       (.I0(cic_pipeline3[19]),
        .I1(diff2[19]),
        .O(sub_temp_1_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_2
       (.I0(cic_pipeline3[18]),
        .I1(diff2[18]),
        .O(sub_temp_1_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_3
       (.I0(cic_pipeline3[17]),
        .I1(diff2[17]),
        .O(sub_temp_1_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_4
       (.I0(cic_pipeline3[16]),
        .I1(diff2[16]),
        .O(sub_temp_1_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__4
       (.CI(sub_temp_1_carry__3_n_0),
        .CO({sub_temp_1_carry__4_n_0,sub_temp_1_carry__4_n_1,sub_temp_1_carry__4_n_2,sub_temp_1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[23:20]),
        .O(sub_temp_1[23:20]),
        .S({sub_temp_1_carry__4_i_1_n_0,sub_temp_1_carry__4_i_2_n_0,sub_temp_1_carry__4_i_3_n_0,sub_temp_1_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_1
       (.I0(cic_pipeline3[23]),
        .I1(diff2[23]),
        .O(sub_temp_1_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_2
       (.I0(cic_pipeline3[22]),
        .I1(diff2[22]),
        .O(sub_temp_1_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_3
       (.I0(cic_pipeline3[21]),
        .I1(diff2[21]),
        .O(sub_temp_1_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_4
       (.I0(cic_pipeline3[20]),
        .I1(diff2[20]),
        .O(sub_temp_1_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__5
       (.CI(sub_temp_1_carry__4_n_0),
        .CO({NLW_sub_temp_1_carry__5_CO_UNCONNECTED[3:1],sub_temp_1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,cic_pipeline3[24]}),
        .O({NLW_sub_temp_1_carry__5_O_UNCONNECTED[3:2],sub_temp_1[25:24]}),
        .S({1'b0,1'b0,sub_temp_1_carry__5_i_1_n_0,sub_temp_1_carry__5_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_1
       (.I0(cic_pipeline3[25]),
        .I1(diff2[25]),
        .O(sub_temp_1_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_2
       (.I0(cic_pipeline3[24]),
        .I1(diff2[24]),
        .O(sub_temp_1_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_1
       (.I0(cic_pipeline3[3]),
        .I1(diff2[3]),
        .O(sub_temp_1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_2
       (.I0(cic_pipeline3[2]),
        .I1(diff2[2]),
        .O(sub_temp_1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_3
       (.I0(cic_pipeline3[1]),
        .I1(diff2[1]),
        .O(sub_temp_1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_4
       (.I0(cic_pipeline3[0]),
        .I1(diff2[0]),
        .O(sub_temp_1_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry
       (.CI(1'b0),
        .CO({sub_temp_carry_n_0,sub_temp_carry_n_1,sub_temp_carry_n_2,sub_temp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(section_out2_reg[3:0]),
        .O(sub_temp[3:0]),
        .S({sub_temp_carry_i_1_n_0,sub_temp_carry_i_2_n_0,sub_temp_carry_i_3_n_0,sub_temp_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__0
       (.CI(sub_temp_carry_n_0),
        .CO({sub_temp_carry__0_n_0,sub_temp_carry__0_n_1,sub_temp_carry__0_n_2,sub_temp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[7:4]),
        .O(sub_temp[7:4]),
        .S({sub_temp_carry__0_i_1_n_0,sub_temp_carry__0_i_2_n_0,sub_temp_carry__0_i_3_n_0,sub_temp_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_1
       (.I0(section_out2_reg[7]),
        .I1(diff1[7]),
        .O(sub_temp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_2
       (.I0(section_out2_reg[6]),
        .I1(diff1[6]),
        .O(sub_temp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_3
       (.I0(section_out2_reg[5]),
        .I1(diff1[5]),
        .O(sub_temp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_4
       (.I0(section_out2_reg[4]),
        .I1(diff1[4]),
        .O(sub_temp_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__1
       (.CI(sub_temp_carry__0_n_0),
        .CO({sub_temp_carry__1_n_0,sub_temp_carry__1_n_1,sub_temp_carry__1_n_2,sub_temp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[11:8]),
        .O(sub_temp[11:8]),
        .S({sub_temp_carry__1_i_1_n_0,sub_temp_carry__1_i_2_n_0,sub_temp_carry__1_i_3_n_0,sub_temp_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_1
       (.I0(section_out2_reg[11]),
        .I1(diff1[11]),
        .O(sub_temp_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_2
       (.I0(section_out2_reg[10]),
        .I1(diff1[10]),
        .O(sub_temp_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_3
       (.I0(section_out2_reg[9]),
        .I1(diff1[9]),
        .O(sub_temp_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_4
       (.I0(section_out2_reg[8]),
        .I1(diff1[8]),
        .O(sub_temp_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__2
       (.CI(sub_temp_carry__1_n_0),
        .CO({sub_temp_carry__2_n_0,sub_temp_carry__2_n_1,sub_temp_carry__2_n_2,sub_temp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[15:12]),
        .O(sub_temp[15:12]),
        .S({sub_temp_carry__2_i_1_n_0,sub_temp_carry__2_i_2_n_0,sub_temp_carry__2_i_3_n_0,sub_temp_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_1
       (.I0(section_out2_reg[15]),
        .I1(diff1[15]),
        .O(sub_temp_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_2
       (.I0(section_out2_reg[14]),
        .I1(diff1[14]),
        .O(sub_temp_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_3
       (.I0(section_out2_reg[13]),
        .I1(diff1[13]),
        .O(sub_temp_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_4
       (.I0(section_out2_reg[12]),
        .I1(diff1[12]),
        .O(sub_temp_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__3
       (.CI(sub_temp_carry__2_n_0),
        .CO({sub_temp_carry__3_n_0,sub_temp_carry__3_n_1,sub_temp_carry__3_n_2,sub_temp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[19:16]),
        .O(sub_temp[19:16]),
        .S({sub_temp_carry__3_i_1_n_0,sub_temp_carry__3_i_2_n_0,sub_temp_carry__3_i_3_n_0,sub_temp_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_1
       (.I0(section_out2_reg[19]),
        .I1(diff1[19]),
        .O(sub_temp_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_2
       (.I0(section_out2_reg[18]),
        .I1(diff1[18]),
        .O(sub_temp_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_3
       (.I0(section_out2_reg[17]),
        .I1(diff1[17]),
        .O(sub_temp_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_4
       (.I0(section_out2_reg[16]),
        .I1(diff1[16]),
        .O(sub_temp_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__4
       (.CI(sub_temp_carry__3_n_0),
        .CO({sub_temp_carry__4_n_0,sub_temp_carry__4_n_1,sub_temp_carry__4_n_2,sub_temp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[23:20]),
        .O(sub_temp[23:20]),
        .S({sub_temp_carry__4_i_1_n_0,sub_temp_carry__4_i_2_n_0,sub_temp_carry__4_i_3_n_0,sub_temp_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_1
       (.I0(section_out2_reg[23]),
        .I1(diff1[23]),
        .O(sub_temp_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_2
       (.I0(section_out2_reg[22]),
        .I1(diff1[22]),
        .O(sub_temp_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_3
       (.I0(section_out2_reg[21]),
        .I1(diff1[21]),
        .O(sub_temp_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_4
       (.I0(section_out2_reg[20]),
        .I1(diff1[20]),
        .O(sub_temp_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__5
       (.CI(sub_temp_carry__4_n_0),
        .CO({NLW_sub_temp_carry__5_CO_UNCONNECTED[3:1],sub_temp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,section_out2_reg[24]}),
        .O({NLW_sub_temp_carry__5_O_UNCONNECTED[3:2],sub_temp[25:24]}),
        .S({1'b0,1'b0,sub_temp_carry__5_i_1_n_0,sub_temp_carry__5_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_1
       (.I0(section_out2_reg[25]),
        .I1(diff1[25]),
        .O(sub_temp_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_2
       (.I0(section_out2_reg[24]),
        .I1(diff1[24]),
        .O(sub_temp_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_1
       (.I0(section_out2_reg[3]),
        .I1(diff1[3]),
        .O(sub_temp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_2
       (.I0(section_out2_reg[2]),
        .I1(diff1[2]),
        .O(sub_temp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_3
       (.I0(section_out2_reg[1]),
        .I1(diff1[1]),
        .O(sub_temp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_4
       (.I0(section_out2_reg[0]),
        .I1(diff1[0]),
        .O(sub_temp_carry_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "CIC32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CIC32_3
   (section_out1_reg,
    Lock_Strength,
    O,
    AD_CLK_in,
    Reset_In,
    \section_out1_reg[7]_0 ,
    \section_out1_reg[11]_0 ,
    \section_out1_reg[15]_0 ,
    \section_out1_reg[19]_0 ,
    \section_out1_reg[23]_0 ,
    \section_out1_reg[25]_0 );
  output [25:0]section_out1_reg;
  output [25:0]Lock_Strength;
  input [3:0]O;
  input AD_CLK_in;
  input Reset_In;
  input [3:0]\section_out1_reg[7]_0 ;
  input [3:0]\section_out1_reg[11]_0 ;
  input [3:0]\section_out1_reg[15]_0 ;
  input [3:0]\section_out1_reg[19]_0 ;
  input [3:0]\section_out1_reg[23]_0 ;
  input [1:0]\section_out1_reg[25]_0 ;

  wire AD_CLK_in;
  wire [25:0]Lock_Strength;
  wire [3:0]O;
  wire Reset_In;
  wire \cic_pipeline3_reg_n_0_[0] ;
  wire \cic_pipeline3_reg_n_0_[10] ;
  wire \cic_pipeline3_reg_n_0_[11] ;
  wire \cic_pipeline3_reg_n_0_[12] ;
  wire \cic_pipeline3_reg_n_0_[13] ;
  wire \cic_pipeline3_reg_n_0_[14] ;
  wire \cic_pipeline3_reg_n_0_[15] ;
  wire \cic_pipeline3_reg_n_0_[16] ;
  wire \cic_pipeline3_reg_n_0_[17] ;
  wire \cic_pipeline3_reg_n_0_[18] ;
  wire \cic_pipeline3_reg_n_0_[19] ;
  wire \cic_pipeline3_reg_n_0_[1] ;
  wire \cic_pipeline3_reg_n_0_[20] ;
  wire \cic_pipeline3_reg_n_0_[21] ;
  wire \cic_pipeline3_reg_n_0_[22] ;
  wire \cic_pipeline3_reg_n_0_[23] ;
  wire \cic_pipeline3_reg_n_0_[24] ;
  wire \cic_pipeline3_reg_n_0_[25] ;
  wire \cic_pipeline3_reg_n_0_[2] ;
  wire \cic_pipeline3_reg_n_0_[3] ;
  wire \cic_pipeline3_reg_n_0_[4] ;
  wire \cic_pipeline3_reg_n_0_[5] ;
  wire \cic_pipeline3_reg_n_0_[6] ;
  wire \cic_pipeline3_reg_n_0_[7] ;
  wire \cic_pipeline3_reg_n_0_[8] ;
  wire \cic_pipeline3_reg_n_0_[9] ;
  wire \cur_count[0]_i_1_n_0 ;
  wire \cur_count[1]_i_1_n_0 ;
  wire \cur_count[2]_i_1_n_0 ;
  wire \cur_count[3]_i_1_n_0 ;
  wire \cur_count[4]_i_1__0_n_0 ;
  wire [4:0]cur_count_reg;
  wire \diff1_reg_n_0_[0] ;
  wire \diff1_reg_n_0_[10] ;
  wire \diff1_reg_n_0_[11] ;
  wire \diff1_reg_n_0_[12] ;
  wire \diff1_reg_n_0_[13] ;
  wire \diff1_reg_n_0_[14] ;
  wire \diff1_reg_n_0_[15] ;
  wire \diff1_reg_n_0_[16] ;
  wire \diff1_reg_n_0_[17] ;
  wire \diff1_reg_n_0_[18] ;
  wire \diff1_reg_n_0_[19] ;
  wire \diff1_reg_n_0_[1] ;
  wire \diff1_reg_n_0_[20] ;
  wire \diff1_reg_n_0_[21] ;
  wire \diff1_reg_n_0_[22] ;
  wire \diff1_reg_n_0_[23] ;
  wire \diff1_reg_n_0_[24] ;
  wire \diff1_reg_n_0_[25] ;
  wire \diff1_reg_n_0_[2] ;
  wire \diff1_reg_n_0_[3] ;
  wire \diff1_reg_n_0_[4] ;
  wire \diff1_reg_n_0_[5] ;
  wire \diff1_reg_n_0_[6] ;
  wire \diff1_reg_n_0_[7] ;
  wire \diff1_reg_n_0_[8] ;
  wire \diff1_reg_n_0_[9] ;
  wire \diff2_reg_n_0_[0] ;
  wire \diff2_reg_n_0_[10] ;
  wire \diff2_reg_n_0_[11] ;
  wire \diff2_reg_n_0_[12] ;
  wire \diff2_reg_n_0_[13] ;
  wire \diff2_reg_n_0_[14] ;
  wire \diff2_reg_n_0_[15] ;
  wire \diff2_reg_n_0_[16] ;
  wire \diff2_reg_n_0_[17] ;
  wire \diff2_reg_n_0_[18] ;
  wire \diff2_reg_n_0_[19] ;
  wire \diff2_reg_n_0_[1] ;
  wire \diff2_reg_n_0_[20] ;
  wire \diff2_reg_n_0_[21] ;
  wire \diff2_reg_n_0_[22] ;
  wire \diff2_reg_n_0_[23] ;
  wire \diff2_reg_n_0_[24] ;
  wire \diff2_reg_n_0_[25] ;
  wire \diff2_reg_n_0_[2] ;
  wire \diff2_reg_n_0_[3] ;
  wire \diff2_reg_n_0_[4] ;
  wire \diff2_reg_n_0_[5] ;
  wire \diff2_reg_n_0_[6] ;
  wire \diff2_reg_n_0_[7] ;
  wire \diff2_reg_n_0_[8] ;
  wire \diff2_reg_n_0_[9] ;
  wire phase_1;
  wire [25:0]section_out1_reg;
  wire [3:0]\section_out1_reg[11]_0 ;
  wire [3:0]\section_out1_reg[15]_0 ;
  wire [3:0]\section_out1_reg[19]_0 ;
  wire [3:0]\section_out1_reg[23]_0 ;
  wire [1:0]\section_out1_reg[25]_0 ;
  wire [3:0]\section_out1_reg[7]_0 ;
  wire \section_out2[0]_i_2__0_n_0 ;
  wire \section_out2[0]_i_3__0_n_0 ;
  wire \section_out2[0]_i_4__0_n_0 ;
  wire \section_out2[0]_i_5__0_n_0 ;
  wire \section_out2[12]_i_2__0_n_0 ;
  wire \section_out2[12]_i_3__0_n_0 ;
  wire \section_out2[12]_i_4__0_n_0 ;
  wire \section_out2[12]_i_5__0_n_0 ;
  wire \section_out2[16]_i_2__0_n_0 ;
  wire \section_out2[16]_i_3__0_n_0 ;
  wire \section_out2[16]_i_4__0_n_0 ;
  wire \section_out2[16]_i_5__0_n_0 ;
  wire \section_out2[20]_i_2__0_n_0 ;
  wire \section_out2[20]_i_3__0_n_0 ;
  wire \section_out2[20]_i_4__0_n_0 ;
  wire \section_out2[20]_i_5__0_n_0 ;
  wire \section_out2[24]_i_2__0_n_0 ;
  wire \section_out2[24]_i_3__0_n_0 ;
  wire \section_out2[4]_i_2__0_n_0 ;
  wire \section_out2[4]_i_3__0_n_0 ;
  wire \section_out2[4]_i_4__0_n_0 ;
  wire \section_out2[4]_i_5__0_n_0 ;
  wire \section_out2[8]_i_2__0_n_0 ;
  wire \section_out2[8]_i_3__0_n_0 ;
  wire \section_out2[8]_i_4__0_n_0 ;
  wire \section_out2[8]_i_5__0_n_0 ;
  wire [25:0]section_out2_reg;
  wire \section_out2_reg[0]_i_1__0_n_0 ;
  wire \section_out2_reg[0]_i_1__0_n_1 ;
  wire \section_out2_reg[0]_i_1__0_n_2 ;
  wire \section_out2_reg[0]_i_1__0_n_3 ;
  wire \section_out2_reg[0]_i_1__0_n_4 ;
  wire \section_out2_reg[0]_i_1__0_n_5 ;
  wire \section_out2_reg[0]_i_1__0_n_6 ;
  wire \section_out2_reg[0]_i_1__0_n_7 ;
  wire \section_out2_reg[12]_i_1__0_n_0 ;
  wire \section_out2_reg[12]_i_1__0_n_1 ;
  wire \section_out2_reg[12]_i_1__0_n_2 ;
  wire \section_out2_reg[12]_i_1__0_n_3 ;
  wire \section_out2_reg[12]_i_1__0_n_4 ;
  wire \section_out2_reg[12]_i_1__0_n_5 ;
  wire \section_out2_reg[12]_i_1__0_n_6 ;
  wire \section_out2_reg[12]_i_1__0_n_7 ;
  wire \section_out2_reg[16]_i_1__0_n_0 ;
  wire \section_out2_reg[16]_i_1__0_n_1 ;
  wire \section_out2_reg[16]_i_1__0_n_2 ;
  wire \section_out2_reg[16]_i_1__0_n_3 ;
  wire \section_out2_reg[16]_i_1__0_n_4 ;
  wire \section_out2_reg[16]_i_1__0_n_5 ;
  wire \section_out2_reg[16]_i_1__0_n_6 ;
  wire \section_out2_reg[16]_i_1__0_n_7 ;
  wire \section_out2_reg[20]_i_1__0_n_0 ;
  wire \section_out2_reg[20]_i_1__0_n_1 ;
  wire \section_out2_reg[20]_i_1__0_n_2 ;
  wire \section_out2_reg[20]_i_1__0_n_3 ;
  wire \section_out2_reg[20]_i_1__0_n_4 ;
  wire \section_out2_reg[20]_i_1__0_n_5 ;
  wire \section_out2_reg[20]_i_1__0_n_6 ;
  wire \section_out2_reg[20]_i_1__0_n_7 ;
  wire \section_out2_reg[24]_i_1__0_n_3 ;
  wire \section_out2_reg[24]_i_1__0_n_6 ;
  wire \section_out2_reg[24]_i_1__0_n_7 ;
  wire \section_out2_reg[4]_i_1__0_n_0 ;
  wire \section_out2_reg[4]_i_1__0_n_1 ;
  wire \section_out2_reg[4]_i_1__0_n_2 ;
  wire \section_out2_reg[4]_i_1__0_n_3 ;
  wire \section_out2_reg[4]_i_1__0_n_4 ;
  wire \section_out2_reg[4]_i_1__0_n_5 ;
  wire \section_out2_reg[4]_i_1__0_n_6 ;
  wire \section_out2_reg[4]_i_1__0_n_7 ;
  wire \section_out2_reg[8]_i_1__0_n_0 ;
  wire \section_out2_reg[8]_i_1__0_n_1 ;
  wire \section_out2_reg[8]_i_1__0_n_2 ;
  wire \section_out2_reg[8]_i_1__0_n_3 ;
  wire \section_out2_reg[8]_i_1__0_n_4 ;
  wire \section_out2_reg[8]_i_1__0_n_5 ;
  wire \section_out2_reg[8]_i_1__0_n_6 ;
  wire \section_out2_reg[8]_i_1__0_n_7 ;
  wire sub_temp_1_carry__0_i_1__0_n_0;
  wire sub_temp_1_carry__0_i_2__0_n_0;
  wire sub_temp_1_carry__0_i_3__0_n_0;
  wire sub_temp_1_carry__0_i_4__0_n_0;
  wire sub_temp_1_carry__0_n_0;
  wire sub_temp_1_carry__0_n_1;
  wire sub_temp_1_carry__0_n_2;
  wire sub_temp_1_carry__0_n_3;
  wire sub_temp_1_carry__0_n_4;
  wire sub_temp_1_carry__0_n_5;
  wire sub_temp_1_carry__0_n_6;
  wire sub_temp_1_carry__0_n_7;
  wire sub_temp_1_carry__1_i_1__0_n_0;
  wire sub_temp_1_carry__1_i_2__0_n_0;
  wire sub_temp_1_carry__1_i_3__0_n_0;
  wire sub_temp_1_carry__1_i_4__0_n_0;
  wire sub_temp_1_carry__1_n_0;
  wire sub_temp_1_carry__1_n_1;
  wire sub_temp_1_carry__1_n_2;
  wire sub_temp_1_carry__1_n_3;
  wire sub_temp_1_carry__1_n_4;
  wire sub_temp_1_carry__1_n_5;
  wire sub_temp_1_carry__1_n_6;
  wire sub_temp_1_carry__1_n_7;
  wire sub_temp_1_carry__2_i_1__0_n_0;
  wire sub_temp_1_carry__2_i_2__0_n_0;
  wire sub_temp_1_carry__2_i_3__0_n_0;
  wire sub_temp_1_carry__2_i_4__0_n_0;
  wire sub_temp_1_carry__2_n_0;
  wire sub_temp_1_carry__2_n_1;
  wire sub_temp_1_carry__2_n_2;
  wire sub_temp_1_carry__2_n_3;
  wire sub_temp_1_carry__2_n_4;
  wire sub_temp_1_carry__2_n_5;
  wire sub_temp_1_carry__2_n_6;
  wire sub_temp_1_carry__2_n_7;
  wire sub_temp_1_carry__3_i_1__0_n_0;
  wire sub_temp_1_carry__3_i_2__0_n_0;
  wire sub_temp_1_carry__3_i_3__0_n_0;
  wire sub_temp_1_carry__3_i_4__0_n_0;
  wire sub_temp_1_carry__3_n_0;
  wire sub_temp_1_carry__3_n_1;
  wire sub_temp_1_carry__3_n_2;
  wire sub_temp_1_carry__3_n_3;
  wire sub_temp_1_carry__3_n_4;
  wire sub_temp_1_carry__3_n_5;
  wire sub_temp_1_carry__3_n_6;
  wire sub_temp_1_carry__3_n_7;
  wire sub_temp_1_carry__4_i_1__0_n_0;
  wire sub_temp_1_carry__4_i_2__0_n_0;
  wire sub_temp_1_carry__4_i_3__0_n_0;
  wire sub_temp_1_carry__4_i_4__0_n_0;
  wire sub_temp_1_carry__4_n_0;
  wire sub_temp_1_carry__4_n_1;
  wire sub_temp_1_carry__4_n_2;
  wire sub_temp_1_carry__4_n_3;
  wire sub_temp_1_carry__4_n_4;
  wire sub_temp_1_carry__4_n_5;
  wire sub_temp_1_carry__4_n_6;
  wire sub_temp_1_carry__4_n_7;
  wire sub_temp_1_carry__5_i_1__0_n_0;
  wire sub_temp_1_carry__5_i_2__0_n_0;
  wire sub_temp_1_carry__5_n_3;
  wire sub_temp_1_carry__5_n_6;
  wire sub_temp_1_carry__5_n_7;
  wire sub_temp_1_carry_i_1__0_n_0;
  wire sub_temp_1_carry_i_2__0_n_0;
  wire sub_temp_1_carry_i_3__0_n_0;
  wire sub_temp_1_carry_i_4__0_n_0;
  wire sub_temp_1_carry_n_0;
  wire sub_temp_1_carry_n_1;
  wire sub_temp_1_carry_n_2;
  wire sub_temp_1_carry_n_3;
  wire sub_temp_1_carry_n_4;
  wire sub_temp_1_carry_n_5;
  wire sub_temp_1_carry_n_6;
  wire sub_temp_1_carry_n_7;
  wire sub_temp_carry__0_i_1__0_n_0;
  wire sub_temp_carry__0_i_2__0_n_0;
  wire sub_temp_carry__0_i_3__0_n_0;
  wire sub_temp_carry__0_i_4__0_n_0;
  wire sub_temp_carry__0_n_0;
  wire sub_temp_carry__0_n_1;
  wire sub_temp_carry__0_n_2;
  wire sub_temp_carry__0_n_3;
  wire sub_temp_carry__0_n_4;
  wire sub_temp_carry__0_n_5;
  wire sub_temp_carry__0_n_6;
  wire sub_temp_carry__0_n_7;
  wire sub_temp_carry__1_i_1__0_n_0;
  wire sub_temp_carry__1_i_2__0_n_0;
  wire sub_temp_carry__1_i_3__0_n_0;
  wire sub_temp_carry__1_i_4__0_n_0;
  wire sub_temp_carry__1_n_0;
  wire sub_temp_carry__1_n_1;
  wire sub_temp_carry__1_n_2;
  wire sub_temp_carry__1_n_3;
  wire sub_temp_carry__1_n_4;
  wire sub_temp_carry__1_n_5;
  wire sub_temp_carry__1_n_6;
  wire sub_temp_carry__1_n_7;
  wire sub_temp_carry__2_i_1__0_n_0;
  wire sub_temp_carry__2_i_2__0_n_0;
  wire sub_temp_carry__2_i_3__0_n_0;
  wire sub_temp_carry__2_i_4__0_n_0;
  wire sub_temp_carry__2_n_0;
  wire sub_temp_carry__2_n_1;
  wire sub_temp_carry__2_n_2;
  wire sub_temp_carry__2_n_3;
  wire sub_temp_carry__2_n_4;
  wire sub_temp_carry__2_n_5;
  wire sub_temp_carry__2_n_6;
  wire sub_temp_carry__2_n_7;
  wire sub_temp_carry__3_i_1__0_n_0;
  wire sub_temp_carry__3_i_2__0_n_0;
  wire sub_temp_carry__3_i_3__0_n_0;
  wire sub_temp_carry__3_i_4__0_n_0;
  wire sub_temp_carry__3_n_0;
  wire sub_temp_carry__3_n_1;
  wire sub_temp_carry__3_n_2;
  wire sub_temp_carry__3_n_3;
  wire sub_temp_carry__3_n_4;
  wire sub_temp_carry__3_n_5;
  wire sub_temp_carry__3_n_6;
  wire sub_temp_carry__3_n_7;
  wire sub_temp_carry__4_i_1__0_n_0;
  wire sub_temp_carry__4_i_2__0_n_0;
  wire sub_temp_carry__4_i_3__0_n_0;
  wire sub_temp_carry__4_i_4__0_n_0;
  wire sub_temp_carry__4_n_0;
  wire sub_temp_carry__4_n_1;
  wire sub_temp_carry__4_n_2;
  wire sub_temp_carry__4_n_3;
  wire sub_temp_carry__4_n_4;
  wire sub_temp_carry__4_n_5;
  wire sub_temp_carry__4_n_6;
  wire sub_temp_carry__4_n_7;
  wire sub_temp_carry__5_i_1__0_n_0;
  wire sub_temp_carry__5_i_2__0_n_0;
  wire sub_temp_carry__5_n_3;
  wire sub_temp_carry__5_n_6;
  wire sub_temp_carry__5_n_7;
  wire sub_temp_carry_i_1__0_n_0;
  wire sub_temp_carry_i_2__0_n_0;
  wire sub_temp_carry_i_3__0_n_0;
  wire sub_temp_carry_i_4__0_n_0;
  wire sub_temp_carry_n_0;
  wire sub_temp_carry_n_1;
  wire sub_temp_carry_n_2;
  wire sub_temp_carry_n_3;
  wire sub_temp_carry_n_4;
  wire sub_temp_carry_n_5;
  wire sub_temp_carry_n_6;
  wire sub_temp_carry_n_7;
  wire [3:1]\NLW_section_out2_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_section_out2_reg[24]_i_1__0_O_UNCONNECTED ;
  wire [3:1]NLW_sub_temp_1_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_sub_temp_1_carry__5_O_UNCONNECTED;
  wire [3:1]NLW_sub_temp_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_sub_temp_carry__5_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000002)) 
    ce_delayline0
       (.I0(cur_count_reg[0]),
        .I1(cur_count_reg[2]),
        .I2(cur_count_reg[1]),
        .I3(cur_count_reg[3]),
        .I4(cur_count_reg[4]),
        .O(phase_1));
  FDCE \cic_pipeline3_reg[0] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry_n_7),
        .Q(\cic_pipeline3_reg_n_0_[0] ));
  FDCE \cic_pipeline3_reg[10] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__1_n_5),
        .Q(\cic_pipeline3_reg_n_0_[10] ));
  FDCE \cic_pipeline3_reg[11] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__1_n_4),
        .Q(\cic_pipeline3_reg_n_0_[11] ));
  FDCE \cic_pipeline3_reg[12] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__2_n_7),
        .Q(\cic_pipeline3_reg_n_0_[12] ));
  FDCE \cic_pipeline3_reg[13] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__2_n_6),
        .Q(\cic_pipeline3_reg_n_0_[13] ));
  FDCE \cic_pipeline3_reg[14] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__2_n_5),
        .Q(\cic_pipeline3_reg_n_0_[14] ));
  FDCE \cic_pipeline3_reg[15] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__2_n_4),
        .Q(\cic_pipeline3_reg_n_0_[15] ));
  FDCE \cic_pipeline3_reg[16] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__3_n_7),
        .Q(\cic_pipeline3_reg_n_0_[16] ));
  FDCE \cic_pipeline3_reg[17] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__3_n_6),
        .Q(\cic_pipeline3_reg_n_0_[17] ));
  FDCE \cic_pipeline3_reg[18] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__3_n_5),
        .Q(\cic_pipeline3_reg_n_0_[18] ));
  FDCE \cic_pipeline3_reg[19] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__3_n_4),
        .Q(\cic_pipeline3_reg_n_0_[19] ));
  FDCE \cic_pipeline3_reg[1] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry_n_6),
        .Q(\cic_pipeline3_reg_n_0_[1] ));
  FDCE \cic_pipeline3_reg[20] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__4_n_7),
        .Q(\cic_pipeline3_reg_n_0_[20] ));
  FDCE \cic_pipeline3_reg[21] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__4_n_6),
        .Q(\cic_pipeline3_reg_n_0_[21] ));
  FDCE \cic_pipeline3_reg[22] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__4_n_5),
        .Q(\cic_pipeline3_reg_n_0_[22] ));
  FDCE \cic_pipeline3_reg[23] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__4_n_4),
        .Q(\cic_pipeline3_reg_n_0_[23] ));
  FDCE \cic_pipeline3_reg[24] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__5_n_7),
        .Q(\cic_pipeline3_reg_n_0_[24] ));
  FDCE \cic_pipeline3_reg[25] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__5_n_6),
        .Q(\cic_pipeline3_reg_n_0_[25] ));
  FDCE \cic_pipeline3_reg[2] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry_n_5),
        .Q(\cic_pipeline3_reg_n_0_[2] ));
  FDCE \cic_pipeline3_reg[3] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry_n_4),
        .Q(\cic_pipeline3_reg_n_0_[3] ));
  FDCE \cic_pipeline3_reg[4] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__0_n_7),
        .Q(\cic_pipeline3_reg_n_0_[4] ));
  FDCE \cic_pipeline3_reg[5] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__0_n_6),
        .Q(\cic_pipeline3_reg_n_0_[5] ));
  FDCE \cic_pipeline3_reg[6] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__0_n_5),
        .Q(\cic_pipeline3_reg_n_0_[6] ));
  FDCE \cic_pipeline3_reg[7] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__0_n_4),
        .Q(\cic_pipeline3_reg_n_0_[7] ));
  FDCE \cic_pipeline3_reg[8] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__1_n_7),
        .Q(\cic_pipeline3_reg_n_0_[8] ));
  FDCE \cic_pipeline3_reg[9] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_carry__1_n_6),
        .Q(\cic_pipeline3_reg_n_0_[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cur_count[0]_i_1 
       (.I0(cur_count_reg[0]),
        .O(\cur_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cur_count[1]_i_1 
       (.I0(cur_count_reg[0]),
        .I1(cur_count_reg[1]),
        .O(\cur_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cur_count[2]_i_1 
       (.I0(cur_count_reg[2]),
        .I1(cur_count_reg[0]),
        .I2(cur_count_reg[1]),
        .O(\cur_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cur_count[3]_i_1 
       (.I0(cur_count_reg[3]),
        .I1(cur_count_reg[2]),
        .I2(cur_count_reg[0]),
        .I3(cur_count_reg[1]),
        .O(\cur_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7F80FF00)) 
    \cur_count[4]_i_1__0 
       (.I0(cur_count_reg[3]),
        .I1(cur_count_reg[2]),
        .I2(cur_count_reg[0]),
        .I3(cur_count_reg[4]),
        .I4(cur_count_reg[1]),
        .O(\cur_count[4]_i_1__0_n_0 ));
  FDCE \cur_count_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\cur_count[0]_i_1_n_0 ),
        .Q(cur_count_reg[0]));
  FDCE \cur_count_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\cur_count[1]_i_1_n_0 ),
        .Q(cur_count_reg[1]));
  FDCE \cur_count_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\cur_count[2]_i_1_n_0 ),
        .Q(cur_count_reg[2]));
  FDCE \cur_count_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\cur_count[3]_i_1_n_0 ),
        .Q(cur_count_reg[3]));
  FDCE \cur_count_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\cur_count[4]_i_1__0_n_0 ),
        .Q(cur_count_reg[4]));
  FDCE \diff1_reg[0] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[0]),
        .Q(\diff1_reg_n_0_[0] ));
  FDCE \diff1_reg[10] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[10]),
        .Q(\diff1_reg_n_0_[10] ));
  FDCE \diff1_reg[11] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[11]),
        .Q(\diff1_reg_n_0_[11] ));
  FDCE \diff1_reg[12] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[12]),
        .Q(\diff1_reg_n_0_[12] ));
  FDCE \diff1_reg[13] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[13]),
        .Q(\diff1_reg_n_0_[13] ));
  FDCE \diff1_reg[14] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[14]),
        .Q(\diff1_reg_n_0_[14] ));
  FDCE \diff1_reg[15] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[15]),
        .Q(\diff1_reg_n_0_[15] ));
  FDCE \diff1_reg[16] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[16]),
        .Q(\diff1_reg_n_0_[16] ));
  FDCE \diff1_reg[17] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[17]),
        .Q(\diff1_reg_n_0_[17] ));
  FDCE \diff1_reg[18] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[18]),
        .Q(\diff1_reg_n_0_[18] ));
  FDCE \diff1_reg[19] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[19]),
        .Q(\diff1_reg_n_0_[19] ));
  FDCE \diff1_reg[1] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[1]),
        .Q(\diff1_reg_n_0_[1] ));
  FDCE \diff1_reg[20] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[20]),
        .Q(\diff1_reg_n_0_[20] ));
  FDCE \diff1_reg[21] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[21]),
        .Q(\diff1_reg_n_0_[21] ));
  FDCE \diff1_reg[22] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[22]),
        .Q(\diff1_reg_n_0_[22] ));
  FDCE \diff1_reg[23] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[23]),
        .Q(\diff1_reg_n_0_[23] ));
  FDCE \diff1_reg[24] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[24]),
        .Q(\diff1_reg_n_0_[24] ));
  FDCE \diff1_reg[25] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[25]),
        .Q(\diff1_reg_n_0_[25] ));
  FDCE \diff1_reg[2] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[2]),
        .Q(\diff1_reg_n_0_[2] ));
  FDCE \diff1_reg[3] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[3]),
        .Q(\diff1_reg_n_0_[3] ));
  FDCE \diff1_reg[4] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[4]),
        .Q(\diff1_reg_n_0_[4] ));
  FDCE \diff1_reg[5] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[5]),
        .Q(\diff1_reg_n_0_[5] ));
  FDCE \diff1_reg[6] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[6]),
        .Q(\diff1_reg_n_0_[6] ));
  FDCE \diff1_reg[7] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[7]),
        .Q(\diff1_reg_n_0_[7] ));
  FDCE \diff1_reg[8] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[8]),
        .Q(\diff1_reg_n_0_[8] ));
  FDCE \diff1_reg[9] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(section_out2_reg[9]),
        .Q(\diff1_reg_n_0_[9] ));
  FDCE \diff2_reg[0] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[0] ),
        .Q(\diff2_reg_n_0_[0] ));
  FDCE \diff2_reg[10] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[10] ),
        .Q(\diff2_reg_n_0_[10] ));
  FDCE \diff2_reg[11] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[11] ),
        .Q(\diff2_reg_n_0_[11] ));
  FDCE \diff2_reg[12] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[12] ),
        .Q(\diff2_reg_n_0_[12] ));
  FDCE \diff2_reg[13] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[13] ),
        .Q(\diff2_reg_n_0_[13] ));
  FDCE \diff2_reg[14] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[14] ),
        .Q(\diff2_reg_n_0_[14] ));
  FDCE \diff2_reg[15] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[15] ),
        .Q(\diff2_reg_n_0_[15] ));
  FDCE \diff2_reg[16] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[16] ),
        .Q(\diff2_reg_n_0_[16] ));
  FDCE \diff2_reg[17] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[17] ),
        .Q(\diff2_reg_n_0_[17] ));
  FDCE \diff2_reg[18] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[18] ),
        .Q(\diff2_reg_n_0_[18] ));
  FDCE \diff2_reg[19] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[19] ),
        .Q(\diff2_reg_n_0_[19] ));
  FDCE \diff2_reg[1] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[1] ),
        .Q(\diff2_reg_n_0_[1] ));
  FDCE \diff2_reg[20] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[20] ),
        .Q(\diff2_reg_n_0_[20] ));
  FDCE \diff2_reg[21] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[21] ),
        .Q(\diff2_reg_n_0_[21] ));
  FDCE \diff2_reg[22] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[22] ),
        .Q(\diff2_reg_n_0_[22] ));
  FDCE \diff2_reg[23] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[23] ),
        .Q(\diff2_reg_n_0_[23] ));
  FDCE \diff2_reg[24] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[24] ),
        .Q(\diff2_reg_n_0_[24] ));
  FDCE \diff2_reg[25] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[25] ),
        .Q(\diff2_reg_n_0_[25] ));
  FDCE \diff2_reg[2] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[2] ),
        .Q(\diff2_reg_n_0_[2] ));
  FDCE \diff2_reg[3] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[3] ),
        .Q(\diff2_reg_n_0_[3] ));
  FDCE \diff2_reg[4] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[4] ),
        .Q(\diff2_reg_n_0_[4] ));
  FDCE \diff2_reg[5] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[5] ),
        .Q(\diff2_reg_n_0_[5] ));
  FDCE \diff2_reg[6] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[6] ),
        .Q(\diff2_reg_n_0_[6] ));
  FDCE \diff2_reg[7] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[7] ),
        .Q(\diff2_reg_n_0_[7] ));
  FDCE \diff2_reg[8] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[8] ),
        .Q(\diff2_reg_n_0_[8] ));
  FDCE \diff2_reg[9] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(\cic_pipeline3_reg_n_0_[9] ),
        .Q(\diff2_reg_n_0_[9] ));
  FDCE \output_register_reg[0] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry_n_7),
        .Q(Lock_Strength[0]));
  FDCE \output_register_reg[10] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__1_n_5),
        .Q(Lock_Strength[10]));
  FDCE \output_register_reg[11] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__1_n_4),
        .Q(Lock_Strength[11]));
  FDCE \output_register_reg[12] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__2_n_7),
        .Q(Lock_Strength[12]));
  FDCE \output_register_reg[13] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__2_n_6),
        .Q(Lock_Strength[13]));
  FDCE \output_register_reg[14] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__2_n_5),
        .Q(Lock_Strength[14]));
  FDCE \output_register_reg[15] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__2_n_4),
        .Q(Lock_Strength[15]));
  FDCE \output_register_reg[16] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__3_n_7),
        .Q(Lock_Strength[16]));
  FDCE \output_register_reg[17] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__3_n_6),
        .Q(Lock_Strength[17]));
  FDCE \output_register_reg[18] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__3_n_5),
        .Q(Lock_Strength[18]));
  FDCE \output_register_reg[19] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__3_n_4),
        .Q(Lock_Strength[19]));
  FDCE \output_register_reg[1] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry_n_6),
        .Q(Lock_Strength[1]));
  FDCE \output_register_reg[20] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__4_n_7),
        .Q(Lock_Strength[20]));
  FDCE \output_register_reg[21] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__4_n_6),
        .Q(Lock_Strength[21]));
  FDCE \output_register_reg[22] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__4_n_5),
        .Q(Lock_Strength[22]));
  FDCE \output_register_reg[23] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__4_n_4),
        .Q(Lock_Strength[23]));
  FDCE \output_register_reg[24] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__5_n_7),
        .Q(Lock_Strength[24]));
  FDCE \output_register_reg[25] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__5_n_6),
        .Q(Lock_Strength[25]));
  FDCE \output_register_reg[2] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry_n_5),
        .Q(Lock_Strength[2]));
  FDCE \output_register_reg[3] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry_n_4),
        .Q(Lock_Strength[3]));
  FDCE \output_register_reg[4] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__0_n_7),
        .Q(Lock_Strength[4]));
  FDCE \output_register_reg[5] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__0_n_6),
        .Q(Lock_Strength[5]));
  FDCE \output_register_reg[6] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__0_n_5),
        .Q(Lock_Strength[6]));
  FDCE \output_register_reg[7] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__0_n_4),
        .Q(Lock_Strength[7]));
  FDCE \output_register_reg[8] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__1_n_7),
        .Q(Lock_Strength[8]));
  FDCE \output_register_reg[9] 
       (.C(AD_CLK_in),
        .CE(phase_1),
        .CLR(Reset_In),
        .D(sub_temp_1_carry__1_n_6),
        .Q(Lock_Strength[9]));
  FDCE \section_out1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(O[0]),
        .Q(section_out1_reg[0]));
  FDCE \section_out1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[11]_0 [2]),
        .Q(section_out1_reg[10]));
  FDCE \section_out1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[11]_0 [3]),
        .Q(section_out1_reg[11]));
  FDCE \section_out1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[15]_0 [0]),
        .Q(section_out1_reg[12]));
  FDCE \section_out1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[15]_0 [1]),
        .Q(section_out1_reg[13]));
  FDCE \section_out1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[15]_0 [2]),
        .Q(section_out1_reg[14]));
  FDCE \section_out1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[15]_0 [3]),
        .Q(section_out1_reg[15]));
  FDCE \section_out1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[19]_0 [0]),
        .Q(section_out1_reg[16]));
  FDCE \section_out1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[19]_0 [1]),
        .Q(section_out1_reg[17]));
  FDCE \section_out1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[19]_0 [2]),
        .Q(section_out1_reg[18]));
  FDCE \section_out1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[19]_0 [3]),
        .Q(section_out1_reg[19]));
  FDCE \section_out1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(O[1]),
        .Q(section_out1_reg[1]));
  FDCE \section_out1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[23]_0 [0]),
        .Q(section_out1_reg[20]));
  FDCE \section_out1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[23]_0 [1]),
        .Q(section_out1_reg[21]));
  FDCE \section_out1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[23]_0 [2]),
        .Q(section_out1_reg[22]));
  FDCE \section_out1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[23]_0 [3]),
        .Q(section_out1_reg[23]));
  FDCE \section_out1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[25]_0 [0]),
        .Q(section_out1_reg[24]));
  FDCE \section_out1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[25]_0 [1]),
        .Q(section_out1_reg[25]));
  FDCE \section_out1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(O[2]),
        .Q(section_out1_reg[2]));
  FDCE \section_out1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(O[3]),
        .Q(section_out1_reg[3]));
  FDCE \section_out1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[7]_0 [0]),
        .Q(section_out1_reg[4]));
  FDCE \section_out1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[7]_0 [1]),
        .Q(section_out1_reg[5]));
  FDCE \section_out1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[7]_0 [2]),
        .Q(section_out1_reg[6]));
  FDCE \section_out1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[7]_0 [3]),
        .Q(section_out1_reg[7]));
  FDCE \section_out1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[11]_0 [0]),
        .Q(section_out1_reg[8]));
  FDCE \section_out1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out1_reg[11]_0 [1]),
        .Q(section_out1_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_2__0 
       (.I0(section_out1_reg[3]),
        .I1(section_out2_reg[3]),
        .O(\section_out2[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_3__0 
       (.I0(section_out1_reg[2]),
        .I1(section_out2_reg[2]),
        .O(\section_out2[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_4__0 
       (.I0(section_out1_reg[1]),
        .I1(section_out2_reg[1]),
        .O(\section_out2[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_5__0 
       (.I0(section_out1_reg[0]),
        .I1(section_out2_reg[0]),
        .O(\section_out2[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_2__0 
       (.I0(section_out1_reg[15]),
        .I1(section_out2_reg[15]),
        .O(\section_out2[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_3__0 
       (.I0(section_out1_reg[14]),
        .I1(section_out2_reg[14]),
        .O(\section_out2[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_4__0 
       (.I0(section_out1_reg[13]),
        .I1(section_out2_reg[13]),
        .O(\section_out2[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_5__0 
       (.I0(section_out1_reg[12]),
        .I1(section_out2_reg[12]),
        .O(\section_out2[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_2__0 
       (.I0(section_out1_reg[19]),
        .I1(section_out2_reg[19]),
        .O(\section_out2[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_3__0 
       (.I0(section_out1_reg[18]),
        .I1(section_out2_reg[18]),
        .O(\section_out2[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_4__0 
       (.I0(section_out1_reg[17]),
        .I1(section_out2_reg[17]),
        .O(\section_out2[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_5__0 
       (.I0(section_out1_reg[16]),
        .I1(section_out2_reg[16]),
        .O(\section_out2[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_2__0 
       (.I0(section_out1_reg[23]),
        .I1(section_out2_reg[23]),
        .O(\section_out2[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_3__0 
       (.I0(section_out1_reg[22]),
        .I1(section_out2_reg[22]),
        .O(\section_out2[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_4__0 
       (.I0(section_out1_reg[21]),
        .I1(section_out2_reg[21]),
        .O(\section_out2[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_5__0 
       (.I0(section_out1_reg[20]),
        .I1(section_out2_reg[20]),
        .O(\section_out2[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[24]_i_2__0 
       (.I0(section_out1_reg[25]),
        .I1(section_out2_reg[25]),
        .O(\section_out2[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[24]_i_3__0 
       (.I0(section_out1_reg[24]),
        .I1(section_out2_reg[24]),
        .O(\section_out2[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_2__0 
       (.I0(section_out1_reg[7]),
        .I1(section_out2_reg[7]),
        .O(\section_out2[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_3__0 
       (.I0(section_out1_reg[6]),
        .I1(section_out2_reg[6]),
        .O(\section_out2[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_4__0 
       (.I0(section_out1_reg[5]),
        .I1(section_out2_reg[5]),
        .O(\section_out2[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_5__0 
       (.I0(section_out1_reg[4]),
        .I1(section_out2_reg[4]),
        .O(\section_out2[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_2__0 
       (.I0(section_out1_reg[11]),
        .I1(section_out2_reg[11]),
        .O(\section_out2[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_3__0 
       (.I0(section_out1_reg[10]),
        .I1(section_out2_reg[10]),
        .O(\section_out2[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_4__0 
       (.I0(section_out1_reg[9]),
        .I1(section_out2_reg[9]),
        .O(\section_out2[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_5__0 
       (.I0(section_out1_reg[8]),
        .I1(section_out2_reg[8]),
        .O(\section_out2[8]_i_5__0_n_0 ));
  FDCE \section_out2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[0]_i_1__0_n_7 ),
        .Q(section_out2_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\section_out2_reg[0]_i_1__0_n_0 ,\section_out2_reg[0]_i_1__0_n_1 ,\section_out2_reg[0]_i_1__0_n_2 ,\section_out2_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[3:0]),
        .O({\section_out2_reg[0]_i_1__0_n_4 ,\section_out2_reg[0]_i_1__0_n_5 ,\section_out2_reg[0]_i_1__0_n_6 ,\section_out2_reg[0]_i_1__0_n_7 }),
        .S({\section_out2[0]_i_2__0_n_0 ,\section_out2[0]_i_3__0_n_0 ,\section_out2[0]_i_4__0_n_0 ,\section_out2[0]_i_5__0_n_0 }));
  FDCE \section_out2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[8]_i_1__0_n_5 ),
        .Q(section_out2_reg[10]));
  FDCE \section_out2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[8]_i_1__0_n_4 ),
        .Q(section_out2_reg[11]));
  FDCE \section_out2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[12]_i_1__0_n_7 ),
        .Q(section_out2_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[12]_i_1__0 
       (.CI(\section_out2_reg[8]_i_1__0_n_0 ),
        .CO({\section_out2_reg[12]_i_1__0_n_0 ,\section_out2_reg[12]_i_1__0_n_1 ,\section_out2_reg[12]_i_1__0_n_2 ,\section_out2_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[15:12]),
        .O({\section_out2_reg[12]_i_1__0_n_4 ,\section_out2_reg[12]_i_1__0_n_5 ,\section_out2_reg[12]_i_1__0_n_6 ,\section_out2_reg[12]_i_1__0_n_7 }),
        .S({\section_out2[12]_i_2__0_n_0 ,\section_out2[12]_i_3__0_n_0 ,\section_out2[12]_i_4__0_n_0 ,\section_out2[12]_i_5__0_n_0 }));
  FDCE \section_out2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[12]_i_1__0_n_6 ),
        .Q(section_out2_reg[13]));
  FDCE \section_out2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[12]_i_1__0_n_5 ),
        .Q(section_out2_reg[14]));
  FDCE \section_out2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[12]_i_1__0_n_4 ),
        .Q(section_out2_reg[15]));
  FDCE \section_out2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[16]_i_1__0_n_7 ),
        .Q(section_out2_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[16]_i_1__0 
       (.CI(\section_out2_reg[12]_i_1__0_n_0 ),
        .CO({\section_out2_reg[16]_i_1__0_n_0 ,\section_out2_reg[16]_i_1__0_n_1 ,\section_out2_reg[16]_i_1__0_n_2 ,\section_out2_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[19:16]),
        .O({\section_out2_reg[16]_i_1__0_n_4 ,\section_out2_reg[16]_i_1__0_n_5 ,\section_out2_reg[16]_i_1__0_n_6 ,\section_out2_reg[16]_i_1__0_n_7 }),
        .S({\section_out2[16]_i_2__0_n_0 ,\section_out2[16]_i_3__0_n_0 ,\section_out2[16]_i_4__0_n_0 ,\section_out2[16]_i_5__0_n_0 }));
  FDCE \section_out2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[16]_i_1__0_n_6 ),
        .Q(section_out2_reg[17]));
  FDCE \section_out2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[16]_i_1__0_n_5 ),
        .Q(section_out2_reg[18]));
  FDCE \section_out2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[16]_i_1__0_n_4 ),
        .Q(section_out2_reg[19]));
  FDCE \section_out2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[0]_i_1__0_n_6 ),
        .Q(section_out2_reg[1]));
  FDCE \section_out2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[20]_i_1__0_n_7 ),
        .Q(section_out2_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[20]_i_1__0 
       (.CI(\section_out2_reg[16]_i_1__0_n_0 ),
        .CO({\section_out2_reg[20]_i_1__0_n_0 ,\section_out2_reg[20]_i_1__0_n_1 ,\section_out2_reg[20]_i_1__0_n_2 ,\section_out2_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[23:20]),
        .O({\section_out2_reg[20]_i_1__0_n_4 ,\section_out2_reg[20]_i_1__0_n_5 ,\section_out2_reg[20]_i_1__0_n_6 ,\section_out2_reg[20]_i_1__0_n_7 }),
        .S({\section_out2[20]_i_2__0_n_0 ,\section_out2[20]_i_3__0_n_0 ,\section_out2[20]_i_4__0_n_0 ,\section_out2[20]_i_5__0_n_0 }));
  FDCE \section_out2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[20]_i_1__0_n_6 ),
        .Q(section_out2_reg[21]));
  FDCE \section_out2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[20]_i_1__0_n_5 ),
        .Q(section_out2_reg[22]));
  FDCE \section_out2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[20]_i_1__0_n_4 ),
        .Q(section_out2_reg[23]));
  FDCE \section_out2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[24]_i_1__0_n_7 ),
        .Q(section_out2_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[24]_i_1__0 
       (.CI(\section_out2_reg[20]_i_1__0_n_0 ),
        .CO({\NLW_section_out2_reg[24]_i_1__0_CO_UNCONNECTED [3:1],\section_out2_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,section_out1_reg[24]}),
        .O({\NLW_section_out2_reg[24]_i_1__0_O_UNCONNECTED [3:2],\section_out2_reg[24]_i_1__0_n_6 ,\section_out2_reg[24]_i_1__0_n_7 }),
        .S({1'b0,1'b0,\section_out2[24]_i_2__0_n_0 ,\section_out2[24]_i_3__0_n_0 }));
  FDCE \section_out2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[24]_i_1__0_n_6 ),
        .Q(section_out2_reg[25]));
  FDCE \section_out2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[0]_i_1__0_n_5 ),
        .Q(section_out2_reg[2]));
  FDCE \section_out2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[0]_i_1__0_n_4 ),
        .Q(section_out2_reg[3]));
  FDCE \section_out2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[4]_i_1__0_n_7 ),
        .Q(section_out2_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[4]_i_1__0 
       (.CI(\section_out2_reg[0]_i_1__0_n_0 ),
        .CO({\section_out2_reg[4]_i_1__0_n_0 ,\section_out2_reg[4]_i_1__0_n_1 ,\section_out2_reg[4]_i_1__0_n_2 ,\section_out2_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[7:4]),
        .O({\section_out2_reg[4]_i_1__0_n_4 ,\section_out2_reg[4]_i_1__0_n_5 ,\section_out2_reg[4]_i_1__0_n_6 ,\section_out2_reg[4]_i_1__0_n_7 }),
        .S({\section_out2[4]_i_2__0_n_0 ,\section_out2[4]_i_3__0_n_0 ,\section_out2[4]_i_4__0_n_0 ,\section_out2[4]_i_5__0_n_0 }));
  FDCE \section_out2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[4]_i_1__0_n_6 ),
        .Q(section_out2_reg[5]));
  FDCE \section_out2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[4]_i_1__0_n_5 ),
        .Q(section_out2_reg[6]));
  FDCE \section_out2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[4]_i_1__0_n_4 ),
        .Q(section_out2_reg[7]));
  FDCE \section_out2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[8]_i_1__0_n_7 ),
        .Q(section_out2_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[8]_i_1__0 
       (.CI(\section_out2_reg[4]_i_1__0_n_0 ),
        .CO({\section_out2_reg[8]_i_1__0_n_0 ,\section_out2_reg[8]_i_1__0_n_1 ,\section_out2_reg[8]_i_1__0_n_2 ,\section_out2_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[11:8]),
        .O({\section_out2_reg[8]_i_1__0_n_4 ,\section_out2_reg[8]_i_1__0_n_5 ,\section_out2_reg[8]_i_1__0_n_6 ,\section_out2_reg[8]_i_1__0_n_7 }),
        .S({\section_out2[8]_i_2__0_n_0 ,\section_out2[8]_i_3__0_n_0 ,\section_out2[8]_i_4__0_n_0 ,\section_out2[8]_i_5__0_n_0 }));
  FDCE \section_out2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(\section_out2_reg[8]_i_1__0_n_6 ),
        .Q(section_out2_reg[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry
       (.CI(1'b0),
        .CO({sub_temp_1_carry_n_0,sub_temp_1_carry_n_1,sub_temp_1_carry_n_2,sub_temp_1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\cic_pipeline3_reg_n_0_[3] ,\cic_pipeline3_reg_n_0_[2] ,\cic_pipeline3_reg_n_0_[1] ,\cic_pipeline3_reg_n_0_[0] }),
        .O({sub_temp_1_carry_n_4,sub_temp_1_carry_n_5,sub_temp_1_carry_n_6,sub_temp_1_carry_n_7}),
        .S({sub_temp_1_carry_i_1__0_n_0,sub_temp_1_carry_i_2__0_n_0,sub_temp_1_carry_i_3__0_n_0,sub_temp_1_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__0
       (.CI(sub_temp_1_carry_n_0),
        .CO({sub_temp_1_carry__0_n_0,sub_temp_1_carry__0_n_1,sub_temp_1_carry__0_n_2,sub_temp_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\cic_pipeline3_reg_n_0_[7] ,\cic_pipeline3_reg_n_0_[6] ,\cic_pipeline3_reg_n_0_[5] ,\cic_pipeline3_reg_n_0_[4] }),
        .O({sub_temp_1_carry__0_n_4,sub_temp_1_carry__0_n_5,sub_temp_1_carry__0_n_6,sub_temp_1_carry__0_n_7}),
        .S({sub_temp_1_carry__0_i_1__0_n_0,sub_temp_1_carry__0_i_2__0_n_0,sub_temp_1_carry__0_i_3__0_n_0,sub_temp_1_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_1__0
       (.I0(\cic_pipeline3_reg_n_0_[7] ),
        .I1(\diff2_reg_n_0_[7] ),
        .O(sub_temp_1_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_2__0
       (.I0(\cic_pipeline3_reg_n_0_[6] ),
        .I1(\diff2_reg_n_0_[6] ),
        .O(sub_temp_1_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_3__0
       (.I0(\cic_pipeline3_reg_n_0_[5] ),
        .I1(\diff2_reg_n_0_[5] ),
        .O(sub_temp_1_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_4__0
       (.I0(\cic_pipeline3_reg_n_0_[4] ),
        .I1(\diff2_reg_n_0_[4] ),
        .O(sub_temp_1_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__1
       (.CI(sub_temp_1_carry__0_n_0),
        .CO({sub_temp_1_carry__1_n_0,sub_temp_1_carry__1_n_1,sub_temp_1_carry__1_n_2,sub_temp_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\cic_pipeline3_reg_n_0_[11] ,\cic_pipeline3_reg_n_0_[10] ,\cic_pipeline3_reg_n_0_[9] ,\cic_pipeline3_reg_n_0_[8] }),
        .O({sub_temp_1_carry__1_n_4,sub_temp_1_carry__1_n_5,sub_temp_1_carry__1_n_6,sub_temp_1_carry__1_n_7}),
        .S({sub_temp_1_carry__1_i_1__0_n_0,sub_temp_1_carry__1_i_2__0_n_0,sub_temp_1_carry__1_i_3__0_n_0,sub_temp_1_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_1__0
       (.I0(\cic_pipeline3_reg_n_0_[11] ),
        .I1(\diff2_reg_n_0_[11] ),
        .O(sub_temp_1_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_2__0
       (.I0(\cic_pipeline3_reg_n_0_[10] ),
        .I1(\diff2_reg_n_0_[10] ),
        .O(sub_temp_1_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_3__0
       (.I0(\cic_pipeline3_reg_n_0_[9] ),
        .I1(\diff2_reg_n_0_[9] ),
        .O(sub_temp_1_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_4__0
       (.I0(\cic_pipeline3_reg_n_0_[8] ),
        .I1(\diff2_reg_n_0_[8] ),
        .O(sub_temp_1_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__2
       (.CI(sub_temp_1_carry__1_n_0),
        .CO({sub_temp_1_carry__2_n_0,sub_temp_1_carry__2_n_1,sub_temp_1_carry__2_n_2,sub_temp_1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\cic_pipeline3_reg_n_0_[15] ,\cic_pipeline3_reg_n_0_[14] ,\cic_pipeline3_reg_n_0_[13] ,\cic_pipeline3_reg_n_0_[12] }),
        .O({sub_temp_1_carry__2_n_4,sub_temp_1_carry__2_n_5,sub_temp_1_carry__2_n_6,sub_temp_1_carry__2_n_7}),
        .S({sub_temp_1_carry__2_i_1__0_n_0,sub_temp_1_carry__2_i_2__0_n_0,sub_temp_1_carry__2_i_3__0_n_0,sub_temp_1_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_1__0
       (.I0(\cic_pipeline3_reg_n_0_[15] ),
        .I1(\diff2_reg_n_0_[15] ),
        .O(sub_temp_1_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_2__0
       (.I0(\cic_pipeline3_reg_n_0_[14] ),
        .I1(\diff2_reg_n_0_[14] ),
        .O(sub_temp_1_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_3__0
       (.I0(\cic_pipeline3_reg_n_0_[13] ),
        .I1(\diff2_reg_n_0_[13] ),
        .O(sub_temp_1_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_4__0
       (.I0(\cic_pipeline3_reg_n_0_[12] ),
        .I1(\diff2_reg_n_0_[12] ),
        .O(sub_temp_1_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__3
       (.CI(sub_temp_1_carry__2_n_0),
        .CO({sub_temp_1_carry__3_n_0,sub_temp_1_carry__3_n_1,sub_temp_1_carry__3_n_2,sub_temp_1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\cic_pipeline3_reg_n_0_[19] ,\cic_pipeline3_reg_n_0_[18] ,\cic_pipeline3_reg_n_0_[17] ,\cic_pipeline3_reg_n_0_[16] }),
        .O({sub_temp_1_carry__3_n_4,sub_temp_1_carry__3_n_5,sub_temp_1_carry__3_n_6,sub_temp_1_carry__3_n_7}),
        .S({sub_temp_1_carry__3_i_1__0_n_0,sub_temp_1_carry__3_i_2__0_n_0,sub_temp_1_carry__3_i_3__0_n_0,sub_temp_1_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_1__0
       (.I0(\cic_pipeline3_reg_n_0_[19] ),
        .I1(\diff2_reg_n_0_[19] ),
        .O(sub_temp_1_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_2__0
       (.I0(\cic_pipeline3_reg_n_0_[18] ),
        .I1(\diff2_reg_n_0_[18] ),
        .O(sub_temp_1_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_3__0
       (.I0(\cic_pipeline3_reg_n_0_[17] ),
        .I1(\diff2_reg_n_0_[17] ),
        .O(sub_temp_1_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_4__0
       (.I0(\cic_pipeline3_reg_n_0_[16] ),
        .I1(\diff2_reg_n_0_[16] ),
        .O(sub_temp_1_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__4
       (.CI(sub_temp_1_carry__3_n_0),
        .CO({sub_temp_1_carry__4_n_0,sub_temp_1_carry__4_n_1,sub_temp_1_carry__4_n_2,sub_temp_1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\cic_pipeline3_reg_n_0_[23] ,\cic_pipeline3_reg_n_0_[22] ,\cic_pipeline3_reg_n_0_[21] ,\cic_pipeline3_reg_n_0_[20] }),
        .O({sub_temp_1_carry__4_n_4,sub_temp_1_carry__4_n_5,sub_temp_1_carry__4_n_6,sub_temp_1_carry__4_n_7}),
        .S({sub_temp_1_carry__4_i_1__0_n_0,sub_temp_1_carry__4_i_2__0_n_0,sub_temp_1_carry__4_i_3__0_n_0,sub_temp_1_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_1__0
       (.I0(\cic_pipeline3_reg_n_0_[23] ),
        .I1(\diff2_reg_n_0_[23] ),
        .O(sub_temp_1_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_2__0
       (.I0(\cic_pipeline3_reg_n_0_[22] ),
        .I1(\diff2_reg_n_0_[22] ),
        .O(sub_temp_1_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_3__0
       (.I0(\cic_pipeline3_reg_n_0_[21] ),
        .I1(\diff2_reg_n_0_[21] ),
        .O(sub_temp_1_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_4__0
       (.I0(\cic_pipeline3_reg_n_0_[20] ),
        .I1(\diff2_reg_n_0_[20] ),
        .O(sub_temp_1_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1_carry__5
       (.CI(sub_temp_1_carry__4_n_0),
        .CO({NLW_sub_temp_1_carry__5_CO_UNCONNECTED[3:1],sub_temp_1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cic_pipeline3_reg_n_0_[24] }),
        .O({NLW_sub_temp_1_carry__5_O_UNCONNECTED[3:2],sub_temp_1_carry__5_n_6,sub_temp_1_carry__5_n_7}),
        .S({1'b0,1'b0,sub_temp_1_carry__5_i_1__0_n_0,sub_temp_1_carry__5_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_1__0
       (.I0(\cic_pipeline3_reg_n_0_[25] ),
        .I1(\diff2_reg_n_0_[25] ),
        .O(sub_temp_1_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_2__0
       (.I0(\cic_pipeline3_reg_n_0_[24] ),
        .I1(\diff2_reg_n_0_[24] ),
        .O(sub_temp_1_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_1__0
       (.I0(\cic_pipeline3_reg_n_0_[3] ),
        .I1(\diff2_reg_n_0_[3] ),
        .O(sub_temp_1_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_2__0
       (.I0(\cic_pipeline3_reg_n_0_[2] ),
        .I1(\diff2_reg_n_0_[2] ),
        .O(sub_temp_1_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_3__0
       (.I0(\cic_pipeline3_reg_n_0_[1] ),
        .I1(\diff2_reg_n_0_[1] ),
        .O(sub_temp_1_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_4__0
       (.I0(\cic_pipeline3_reg_n_0_[0] ),
        .I1(\diff2_reg_n_0_[0] ),
        .O(sub_temp_1_carry_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry
       (.CI(1'b0),
        .CO({sub_temp_carry_n_0,sub_temp_carry_n_1,sub_temp_carry_n_2,sub_temp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(section_out2_reg[3:0]),
        .O({sub_temp_carry_n_4,sub_temp_carry_n_5,sub_temp_carry_n_6,sub_temp_carry_n_7}),
        .S({sub_temp_carry_i_1__0_n_0,sub_temp_carry_i_2__0_n_0,sub_temp_carry_i_3__0_n_0,sub_temp_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__0
       (.CI(sub_temp_carry_n_0),
        .CO({sub_temp_carry__0_n_0,sub_temp_carry__0_n_1,sub_temp_carry__0_n_2,sub_temp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[7:4]),
        .O({sub_temp_carry__0_n_4,sub_temp_carry__0_n_5,sub_temp_carry__0_n_6,sub_temp_carry__0_n_7}),
        .S({sub_temp_carry__0_i_1__0_n_0,sub_temp_carry__0_i_2__0_n_0,sub_temp_carry__0_i_3__0_n_0,sub_temp_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_1__0
       (.I0(section_out2_reg[7]),
        .I1(\diff1_reg_n_0_[7] ),
        .O(sub_temp_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_2__0
       (.I0(section_out2_reg[6]),
        .I1(\diff1_reg_n_0_[6] ),
        .O(sub_temp_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_3__0
       (.I0(section_out2_reg[5]),
        .I1(\diff1_reg_n_0_[5] ),
        .O(sub_temp_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_4__0
       (.I0(section_out2_reg[4]),
        .I1(\diff1_reg_n_0_[4] ),
        .O(sub_temp_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__1
       (.CI(sub_temp_carry__0_n_0),
        .CO({sub_temp_carry__1_n_0,sub_temp_carry__1_n_1,sub_temp_carry__1_n_2,sub_temp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[11:8]),
        .O({sub_temp_carry__1_n_4,sub_temp_carry__1_n_5,sub_temp_carry__1_n_6,sub_temp_carry__1_n_7}),
        .S({sub_temp_carry__1_i_1__0_n_0,sub_temp_carry__1_i_2__0_n_0,sub_temp_carry__1_i_3__0_n_0,sub_temp_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_1__0
       (.I0(section_out2_reg[11]),
        .I1(\diff1_reg_n_0_[11] ),
        .O(sub_temp_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_2__0
       (.I0(section_out2_reg[10]),
        .I1(\diff1_reg_n_0_[10] ),
        .O(sub_temp_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_3__0
       (.I0(section_out2_reg[9]),
        .I1(\diff1_reg_n_0_[9] ),
        .O(sub_temp_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_4__0
       (.I0(section_out2_reg[8]),
        .I1(\diff1_reg_n_0_[8] ),
        .O(sub_temp_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__2
       (.CI(sub_temp_carry__1_n_0),
        .CO({sub_temp_carry__2_n_0,sub_temp_carry__2_n_1,sub_temp_carry__2_n_2,sub_temp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[15:12]),
        .O({sub_temp_carry__2_n_4,sub_temp_carry__2_n_5,sub_temp_carry__2_n_6,sub_temp_carry__2_n_7}),
        .S({sub_temp_carry__2_i_1__0_n_0,sub_temp_carry__2_i_2__0_n_0,sub_temp_carry__2_i_3__0_n_0,sub_temp_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_1__0
       (.I0(section_out2_reg[15]),
        .I1(\diff1_reg_n_0_[15] ),
        .O(sub_temp_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_2__0
       (.I0(section_out2_reg[14]),
        .I1(\diff1_reg_n_0_[14] ),
        .O(sub_temp_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_3__0
       (.I0(section_out2_reg[13]),
        .I1(\diff1_reg_n_0_[13] ),
        .O(sub_temp_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_4__0
       (.I0(section_out2_reg[12]),
        .I1(\diff1_reg_n_0_[12] ),
        .O(sub_temp_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__3
       (.CI(sub_temp_carry__2_n_0),
        .CO({sub_temp_carry__3_n_0,sub_temp_carry__3_n_1,sub_temp_carry__3_n_2,sub_temp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[19:16]),
        .O({sub_temp_carry__3_n_4,sub_temp_carry__3_n_5,sub_temp_carry__3_n_6,sub_temp_carry__3_n_7}),
        .S({sub_temp_carry__3_i_1__0_n_0,sub_temp_carry__3_i_2__0_n_0,sub_temp_carry__3_i_3__0_n_0,sub_temp_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_1__0
       (.I0(section_out2_reg[19]),
        .I1(\diff1_reg_n_0_[19] ),
        .O(sub_temp_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_2__0
       (.I0(section_out2_reg[18]),
        .I1(\diff1_reg_n_0_[18] ),
        .O(sub_temp_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_3__0
       (.I0(section_out2_reg[17]),
        .I1(\diff1_reg_n_0_[17] ),
        .O(sub_temp_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_4__0
       (.I0(section_out2_reg[16]),
        .I1(\diff1_reg_n_0_[16] ),
        .O(sub_temp_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__4
       (.CI(sub_temp_carry__3_n_0),
        .CO({sub_temp_carry__4_n_0,sub_temp_carry__4_n_1,sub_temp_carry__4_n_2,sub_temp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[23:20]),
        .O({sub_temp_carry__4_n_4,sub_temp_carry__4_n_5,sub_temp_carry__4_n_6,sub_temp_carry__4_n_7}),
        .S({sub_temp_carry__4_i_1__0_n_0,sub_temp_carry__4_i_2__0_n_0,sub_temp_carry__4_i_3__0_n_0,sub_temp_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_1__0
       (.I0(section_out2_reg[23]),
        .I1(\diff1_reg_n_0_[23] ),
        .O(sub_temp_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_2__0
       (.I0(section_out2_reg[22]),
        .I1(\diff1_reg_n_0_[22] ),
        .O(sub_temp_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_3__0
       (.I0(section_out2_reg[21]),
        .I1(\diff1_reg_n_0_[21] ),
        .O(sub_temp_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_4__0
       (.I0(section_out2_reg[20]),
        .I1(\diff1_reg_n_0_[20] ),
        .O(sub_temp_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__5
       (.CI(sub_temp_carry__4_n_0),
        .CO({NLW_sub_temp_carry__5_CO_UNCONNECTED[3:1],sub_temp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,section_out2_reg[24]}),
        .O({NLW_sub_temp_carry__5_O_UNCONNECTED[3:2],sub_temp_carry__5_n_6,sub_temp_carry__5_n_7}),
        .S({1'b0,1'b0,sub_temp_carry__5_i_1__0_n_0,sub_temp_carry__5_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_1__0
       (.I0(section_out2_reg[25]),
        .I1(\diff1_reg_n_0_[25] ),
        .O(sub_temp_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_2__0
       (.I0(section_out2_reg[24]),
        .I1(\diff1_reg_n_0_[24] ),
        .O(sub_temp_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_1__0
       (.I0(section_out2_reg[3]),
        .I1(\diff1_reg_n_0_[3] ),
        .O(sub_temp_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_2__0
       (.I0(section_out2_reg[2]),
        .I1(\diff1_reg_n_0_[2] ),
        .O(sub_temp_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_3__0
       (.I0(section_out2_reg[1]),
        .I1(\diff1_reg_n_0_[1] ),
        .O(sub_temp_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_4__0
       (.I0(section_out2_reg[0]),
        .I1(\diff1_reg_n_0_[0] ),
        .O(sub_temp_carry_i_4__0_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LiteHPFilter
   (A,
    Reset_In,
    AD_CLK_in,
    P);
  output [13:0]A;
  input Reset_In;
  input AD_CLK_in;
  input [13:0]P;

  wire [13:0]A;
  wire AD_CLK_in;
  wire [13:0]P;
  wire Reset_In;
  wire \add_temp[11]_i_2_n_0 ;
  wire \add_temp[11]_i_3_n_0 ;
  wire \add_temp[11]_i_4_n_0 ;
  wire \add_temp[11]_i_5_n_0 ;
  wire \add_temp[15]_i_2_n_0 ;
  wire \add_temp[15]_i_3_n_0 ;
  wire \add_temp[15]_i_4_n_0 ;
  wire \add_temp[15]_i_5_n_0 ;
  wire \add_temp[19]_i_2_n_0 ;
  wire \add_temp[19]_i_3_n_0 ;
  wire \add_temp[19]_i_4_n_0 ;
  wire \add_temp[19]_i_5_n_0 ;
  wire \add_temp[23]_i_2_n_0 ;
  wire \add_temp[23]_i_3_n_0 ;
  wire \add_temp[23]_i_4_n_0 ;
  wire \add_temp[23]_i_5_n_0 ;
  wire \add_temp[27]_i_2_n_0 ;
  wire \add_temp[27]_i_3_n_0 ;
  wire \add_temp[27]_i_4_n_0 ;
  wire \add_temp[27]_i_5_n_0 ;
  wire \add_temp[29]_i_2_n_0 ;
  wire \add_temp[29]_i_3_n_0 ;
  wire \add_temp[3]_i_2_n_0 ;
  wire \add_temp[3]_i_3_n_0 ;
  wire \add_temp[3]_i_4_n_0 ;
  wire \add_temp[3]_i_5_n_0 ;
  wire \add_temp[7]_i_2_n_0 ;
  wire \add_temp[7]_i_3_n_0 ;
  wire \add_temp[7]_i_4_n_0 ;
  wire \add_temp[7]_i_5_n_0 ;
  wire \add_temp_10[11]_i_2_n_0 ;
  wire \add_temp_10[11]_i_3_n_0 ;
  wire \add_temp_10[11]_i_4_n_0 ;
  wire \add_temp_10[11]_i_5_n_0 ;
  wire \add_temp_10[15]_i_2_n_0 ;
  wire \add_temp_10[15]_i_3_n_0 ;
  wire \add_temp_10[15]_i_4_n_0 ;
  wire \add_temp_10[15]_i_5_n_0 ;
  wire \add_temp_10[19]_i_2_n_0 ;
  wire \add_temp_10[19]_i_3_n_0 ;
  wire \add_temp_10[19]_i_4_n_0 ;
  wire \add_temp_10[19]_i_5_n_0 ;
  wire \add_temp_10[23]_i_2_n_0 ;
  wire \add_temp_10[23]_i_3_n_0 ;
  wire \add_temp_10[23]_i_4_n_0 ;
  wire \add_temp_10[23]_i_5_n_0 ;
  wire \add_temp_10[27]_i_2_n_0 ;
  wire \add_temp_10[27]_i_3_n_0 ;
  wire \add_temp_10[27]_i_4_n_0 ;
  wire \add_temp_10[27]_i_5_n_0 ;
  wire \add_temp_10[29]_i_2_n_0 ;
  wire \add_temp_10[29]_i_3_n_0 ;
  wire \add_temp_10[3]_i_2_n_0 ;
  wire \add_temp_10[3]_i_3_n_0 ;
  wire \add_temp_10[3]_i_4_n_0 ;
  wire \add_temp_10[3]_i_5_n_0 ;
  wire \add_temp_10[7]_i_2_n_0 ;
  wire \add_temp_10[7]_i_3_n_0 ;
  wire \add_temp_10[7]_i_4_n_0 ;
  wire \add_temp_10[7]_i_5_n_0 ;
  wire \add_temp_10_reg[11]_i_1_n_0 ;
  wire \add_temp_10_reg[11]_i_1_n_1 ;
  wire \add_temp_10_reg[11]_i_1_n_2 ;
  wire \add_temp_10_reg[11]_i_1_n_3 ;
  wire \add_temp_10_reg[11]_i_1_n_4 ;
  wire \add_temp_10_reg[11]_i_1_n_5 ;
  wire \add_temp_10_reg[11]_i_1_n_6 ;
  wire \add_temp_10_reg[11]_i_1_n_7 ;
  wire \add_temp_10_reg[15]_i_1_n_0 ;
  wire \add_temp_10_reg[15]_i_1_n_1 ;
  wire \add_temp_10_reg[15]_i_1_n_2 ;
  wire \add_temp_10_reg[15]_i_1_n_3 ;
  wire \add_temp_10_reg[15]_i_1_n_4 ;
  wire \add_temp_10_reg[15]_i_1_n_5 ;
  wire \add_temp_10_reg[15]_i_1_n_6 ;
  wire \add_temp_10_reg[15]_i_1_n_7 ;
  wire \add_temp_10_reg[19]_i_1_n_0 ;
  wire \add_temp_10_reg[19]_i_1_n_1 ;
  wire \add_temp_10_reg[19]_i_1_n_2 ;
  wire \add_temp_10_reg[19]_i_1_n_3 ;
  wire \add_temp_10_reg[19]_i_1_n_4 ;
  wire \add_temp_10_reg[19]_i_1_n_5 ;
  wire \add_temp_10_reg[19]_i_1_n_6 ;
  wire \add_temp_10_reg[19]_i_1_n_7 ;
  wire \add_temp_10_reg[23]_i_1_n_0 ;
  wire \add_temp_10_reg[23]_i_1_n_1 ;
  wire \add_temp_10_reg[23]_i_1_n_2 ;
  wire \add_temp_10_reg[23]_i_1_n_3 ;
  wire \add_temp_10_reg[23]_i_1_n_4 ;
  wire \add_temp_10_reg[23]_i_1_n_5 ;
  wire \add_temp_10_reg[23]_i_1_n_6 ;
  wire \add_temp_10_reg[23]_i_1_n_7 ;
  wire \add_temp_10_reg[27]_i_1_n_0 ;
  wire \add_temp_10_reg[27]_i_1_n_1 ;
  wire \add_temp_10_reg[27]_i_1_n_2 ;
  wire \add_temp_10_reg[27]_i_1_n_3 ;
  wire \add_temp_10_reg[27]_i_1_n_4 ;
  wire \add_temp_10_reg[27]_i_1_n_5 ;
  wire \add_temp_10_reg[27]_i_1_n_6 ;
  wire \add_temp_10_reg[27]_i_1_n_7 ;
  wire \add_temp_10_reg[29]_i_1_n_3 ;
  wire \add_temp_10_reg[29]_i_1_n_6 ;
  wire \add_temp_10_reg[29]_i_1_n_7 ;
  wire \add_temp_10_reg[3]_i_1_n_0 ;
  wire \add_temp_10_reg[3]_i_1_n_1 ;
  wire \add_temp_10_reg[3]_i_1_n_2 ;
  wire \add_temp_10_reg[3]_i_1_n_3 ;
  wire \add_temp_10_reg[3]_i_1_n_4 ;
  wire \add_temp_10_reg[3]_i_1_n_5 ;
  wire \add_temp_10_reg[3]_i_1_n_6 ;
  wire \add_temp_10_reg[3]_i_1_n_7 ;
  wire \add_temp_10_reg[7]_i_1_n_0 ;
  wire \add_temp_10_reg[7]_i_1_n_1 ;
  wire \add_temp_10_reg[7]_i_1_n_2 ;
  wire \add_temp_10_reg[7]_i_1_n_3 ;
  wire \add_temp_10_reg[7]_i_1_n_4 ;
  wire \add_temp_10_reg[7]_i_1_n_5 ;
  wire \add_temp_10_reg[7]_i_1_n_6 ;
  wire \add_temp_10_reg[7]_i_1_n_7 ;
  wire \add_temp_10_reg_n_0_[0] ;
  wire \add_temp_10_reg_n_0_[10] ;
  wire \add_temp_10_reg_n_0_[11] ;
  wire \add_temp_10_reg_n_0_[12] ;
  wire \add_temp_10_reg_n_0_[13] ;
  wire \add_temp_10_reg_n_0_[14] ;
  wire \add_temp_10_reg_n_0_[15] ;
  wire \add_temp_10_reg_n_0_[16] ;
  wire \add_temp_10_reg_n_0_[17] ;
  wire \add_temp_10_reg_n_0_[18] ;
  wire \add_temp_10_reg_n_0_[19] ;
  wire \add_temp_10_reg_n_0_[1] ;
  wire \add_temp_10_reg_n_0_[20] ;
  wire \add_temp_10_reg_n_0_[21] ;
  wire \add_temp_10_reg_n_0_[22] ;
  wire \add_temp_10_reg_n_0_[23] ;
  wire \add_temp_10_reg_n_0_[24] ;
  wire \add_temp_10_reg_n_0_[25] ;
  wire \add_temp_10_reg_n_0_[26] ;
  wire \add_temp_10_reg_n_0_[27] ;
  wire \add_temp_10_reg_n_0_[28] ;
  wire \add_temp_10_reg_n_0_[29] ;
  wire \add_temp_10_reg_n_0_[2] ;
  wire \add_temp_10_reg_n_0_[3] ;
  wire \add_temp_10_reg_n_0_[4] ;
  wire \add_temp_10_reg_n_0_[5] ;
  wire \add_temp_10_reg_n_0_[6] ;
  wire \add_temp_10_reg_n_0_[7] ;
  wire \add_temp_10_reg_n_0_[8] ;
  wire \add_temp_10_reg_n_0_[9] ;
  wire \add_temp_11[11]_i_2_n_0 ;
  wire \add_temp_11[11]_i_3_n_0 ;
  wire \add_temp_11[11]_i_4_n_0 ;
  wire \add_temp_11[11]_i_5_n_0 ;
  wire \add_temp_11[15]_i_2_n_0 ;
  wire \add_temp_11[15]_i_3_n_0 ;
  wire \add_temp_11[15]_i_4_n_0 ;
  wire \add_temp_11[15]_i_5_n_0 ;
  wire \add_temp_11[19]_i_2_n_0 ;
  wire \add_temp_11[19]_i_3_n_0 ;
  wire \add_temp_11[19]_i_4_n_0 ;
  wire \add_temp_11[19]_i_5_n_0 ;
  wire \add_temp_11[23]_i_2_n_0 ;
  wire \add_temp_11[23]_i_3_n_0 ;
  wire \add_temp_11[23]_i_4_n_0 ;
  wire \add_temp_11[23]_i_5_n_0 ;
  wire \add_temp_11[27]_i_2_n_0 ;
  wire \add_temp_11[27]_i_3_n_0 ;
  wire \add_temp_11[27]_i_4_n_0 ;
  wire \add_temp_11[27]_i_5_n_0 ;
  wire \add_temp_11[29]_i_2_n_0 ;
  wire \add_temp_11[29]_i_3_n_0 ;
  wire \add_temp_11[3]_i_2_n_0 ;
  wire \add_temp_11[3]_i_3_n_0 ;
  wire \add_temp_11[3]_i_4_n_0 ;
  wire \add_temp_11[3]_i_5_n_0 ;
  wire \add_temp_11[7]_i_2_n_0 ;
  wire \add_temp_11[7]_i_3_n_0 ;
  wire \add_temp_11[7]_i_4_n_0 ;
  wire \add_temp_11[7]_i_5_n_0 ;
  wire \add_temp_11_reg[11]_i_1_n_0 ;
  wire \add_temp_11_reg[11]_i_1_n_1 ;
  wire \add_temp_11_reg[11]_i_1_n_2 ;
  wire \add_temp_11_reg[11]_i_1_n_3 ;
  wire \add_temp_11_reg[11]_i_1_n_4 ;
  wire \add_temp_11_reg[11]_i_1_n_5 ;
  wire \add_temp_11_reg[11]_i_1_n_6 ;
  wire \add_temp_11_reg[11]_i_1_n_7 ;
  wire \add_temp_11_reg[15]_i_1_n_0 ;
  wire \add_temp_11_reg[15]_i_1_n_1 ;
  wire \add_temp_11_reg[15]_i_1_n_2 ;
  wire \add_temp_11_reg[15]_i_1_n_3 ;
  wire \add_temp_11_reg[15]_i_1_n_4 ;
  wire \add_temp_11_reg[15]_i_1_n_5 ;
  wire \add_temp_11_reg[15]_i_1_n_6 ;
  wire \add_temp_11_reg[15]_i_1_n_7 ;
  wire \add_temp_11_reg[19]_i_1_n_0 ;
  wire \add_temp_11_reg[19]_i_1_n_1 ;
  wire \add_temp_11_reg[19]_i_1_n_2 ;
  wire \add_temp_11_reg[19]_i_1_n_3 ;
  wire \add_temp_11_reg[19]_i_1_n_4 ;
  wire \add_temp_11_reg[19]_i_1_n_5 ;
  wire \add_temp_11_reg[19]_i_1_n_6 ;
  wire \add_temp_11_reg[19]_i_1_n_7 ;
  wire \add_temp_11_reg[23]_i_1_n_0 ;
  wire \add_temp_11_reg[23]_i_1_n_1 ;
  wire \add_temp_11_reg[23]_i_1_n_2 ;
  wire \add_temp_11_reg[23]_i_1_n_3 ;
  wire \add_temp_11_reg[23]_i_1_n_4 ;
  wire \add_temp_11_reg[23]_i_1_n_5 ;
  wire \add_temp_11_reg[23]_i_1_n_6 ;
  wire \add_temp_11_reg[23]_i_1_n_7 ;
  wire \add_temp_11_reg[27]_i_1_n_0 ;
  wire \add_temp_11_reg[27]_i_1_n_1 ;
  wire \add_temp_11_reg[27]_i_1_n_2 ;
  wire \add_temp_11_reg[27]_i_1_n_3 ;
  wire \add_temp_11_reg[27]_i_1_n_4 ;
  wire \add_temp_11_reg[27]_i_1_n_5 ;
  wire \add_temp_11_reg[27]_i_1_n_6 ;
  wire \add_temp_11_reg[27]_i_1_n_7 ;
  wire \add_temp_11_reg[29]_i_1_n_3 ;
  wire \add_temp_11_reg[29]_i_1_n_6 ;
  wire \add_temp_11_reg[29]_i_1_n_7 ;
  wire \add_temp_11_reg[3]_i_1_n_0 ;
  wire \add_temp_11_reg[3]_i_1_n_1 ;
  wire \add_temp_11_reg[3]_i_1_n_2 ;
  wire \add_temp_11_reg[3]_i_1_n_3 ;
  wire \add_temp_11_reg[3]_i_1_n_4 ;
  wire \add_temp_11_reg[3]_i_1_n_5 ;
  wire \add_temp_11_reg[3]_i_1_n_6 ;
  wire \add_temp_11_reg[3]_i_1_n_7 ;
  wire \add_temp_11_reg[7]_i_1_n_0 ;
  wire \add_temp_11_reg[7]_i_1_n_1 ;
  wire \add_temp_11_reg[7]_i_1_n_2 ;
  wire \add_temp_11_reg[7]_i_1_n_3 ;
  wire \add_temp_11_reg[7]_i_1_n_4 ;
  wire \add_temp_11_reg[7]_i_1_n_5 ;
  wire \add_temp_11_reg[7]_i_1_n_6 ;
  wire \add_temp_11_reg[7]_i_1_n_7 ;
  wire \add_temp_11_reg_n_0_[0] ;
  wire \add_temp_11_reg_n_0_[10] ;
  wire \add_temp_11_reg_n_0_[11] ;
  wire \add_temp_11_reg_n_0_[12] ;
  wire \add_temp_11_reg_n_0_[13] ;
  wire \add_temp_11_reg_n_0_[14] ;
  wire \add_temp_11_reg_n_0_[15] ;
  wire \add_temp_11_reg_n_0_[16] ;
  wire \add_temp_11_reg_n_0_[17] ;
  wire \add_temp_11_reg_n_0_[18] ;
  wire \add_temp_11_reg_n_0_[19] ;
  wire \add_temp_11_reg_n_0_[1] ;
  wire \add_temp_11_reg_n_0_[20] ;
  wire \add_temp_11_reg_n_0_[21] ;
  wire \add_temp_11_reg_n_0_[22] ;
  wire \add_temp_11_reg_n_0_[23] ;
  wire \add_temp_11_reg_n_0_[24] ;
  wire \add_temp_11_reg_n_0_[25] ;
  wire \add_temp_11_reg_n_0_[26] ;
  wire \add_temp_11_reg_n_0_[27] ;
  wire \add_temp_11_reg_n_0_[28] ;
  wire \add_temp_11_reg_n_0_[29] ;
  wire \add_temp_11_reg_n_0_[2] ;
  wire \add_temp_11_reg_n_0_[3] ;
  wire \add_temp_11_reg_n_0_[4] ;
  wire \add_temp_11_reg_n_0_[5] ;
  wire \add_temp_11_reg_n_0_[6] ;
  wire \add_temp_11_reg_n_0_[7] ;
  wire \add_temp_11_reg_n_0_[8] ;
  wire \add_temp_11_reg_n_0_[9] ;
  wire \add_temp_12[11]_i_2_n_0 ;
  wire \add_temp_12[11]_i_3_n_0 ;
  wire \add_temp_12[11]_i_4_n_0 ;
  wire \add_temp_12[11]_i_5_n_0 ;
  wire \add_temp_12[15]_i_2_n_0 ;
  wire \add_temp_12[15]_i_3_n_0 ;
  wire \add_temp_12[15]_i_4_n_0 ;
  wire \add_temp_12[15]_i_5_n_0 ;
  wire \add_temp_12[19]_i_2_n_0 ;
  wire \add_temp_12[19]_i_3_n_0 ;
  wire \add_temp_12[19]_i_4_n_0 ;
  wire \add_temp_12[19]_i_5_n_0 ;
  wire \add_temp_12[23]_i_2_n_0 ;
  wire \add_temp_12[23]_i_3_n_0 ;
  wire \add_temp_12[23]_i_4_n_0 ;
  wire \add_temp_12[23]_i_5_n_0 ;
  wire \add_temp_12[27]_i_2_n_0 ;
  wire \add_temp_12[27]_i_3_n_0 ;
  wire \add_temp_12[27]_i_4_n_0 ;
  wire \add_temp_12[27]_i_5_n_0 ;
  wire \add_temp_12[29]_i_2_n_0 ;
  wire \add_temp_12[29]_i_3_n_0 ;
  wire \add_temp_12[3]_i_2_n_0 ;
  wire \add_temp_12[3]_i_3_n_0 ;
  wire \add_temp_12[3]_i_4_n_0 ;
  wire \add_temp_12[3]_i_5_n_0 ;
  wire \add_temp_12[7]_i_2_n_0 ;
  wire \add_temp_12[7]_i_3_n_0 ;
  wire \add_temp_12[7]_i_4_n_0 ;
  wire \add_temp_12[7]_i_5_n_0 ;
  wire \add_temp_12_reg[11]_i_1_n_0 ;
  wire \add_temp_12_reg[11]_i_1_n_1 ;
  wire \add_temp_12_reg[11]_i_1_n_2 ;
  wire \add_temp_12_reg[11]_i_1_n_3 ;
  wire \add_temp_12_reg[11]_i_1_n_4 ;
  wire \add_temp_12_reg[11]_i_1_n_5 ;
  wire \add_temp_12_reg[11]_i_1_n_6 ;
  wire \add_temp_12_reg[11]_i_1_n_7 ;
  wire \add_temp_12_reg[15]_i_1_n_0 ;
  wire \add_temp_12_reg[15]_i_1_n_1 ;
  wire \add_temp_12_reg[15]_i_1_n_2 ;
  wire \add_temp_12_reg[15]_i_1_n_3 ;
  wire \add_temp_12_reg[15]_i_1_n_4 ;
  wire \add_temp_12_reg[15]_i_1_n_5 ;
  wire \add_temp_12_reg[15]_i_1_n_6 ;
  wire \add_temp_12_reg[15]_i_1_n_7 ;
  wire \add_temp_12_reg[19]_i_1_n_0 ;
  wire \add_temp_12_reg[19]_i_1_n_1 ;
  wire \add_temp_12_reg[19]_i_1_n_2 ;
  wire \add_temp_12_reg[19]_i_1_n_3 ;
  wire \add_temp_12_reg[19]_i_1_n_4 ;
  wire \add_temp_12_reg[19]_i_1_n_5 ;
  wire \add_temp_12_reg[19]_i_1_n_6 ;
  wire \add_temp_12_reg[19]_i_1_n_7 ;
  wire \add_temp_12_reg[23]_i_1_n_0 ;
  wire \add_temp_12_reg[23]_i_1_n_1 ;
  wire \add_temp_12_reg[23]_i_1_n_2 ;
  wire \add_temp_12_reg[23]_i_1_n_3 ;
  wire \add_temp_12_reg[23]_i_1_n_4 ;
  wire \add_temp_12_reg[23]_i_1_n_5 ;
  wire \add_temp_12_reg[23]_i_1_n_6 ;
  wire \add_temp_12_reg[23]_i_1_n_7 ;
  wire \add_temp_12_reg[27]_i_1_n_0 ;
  wire \add_temp_12_reg[27]_i_1_n_1 ;
  wire \add_temp_12_reg[27]_i_1_n_2 ;
  wire \add_temp_12_reg[27]_i_1_n_3 ;
  wire \add_temp_12_reg[27]_i_1_n_4 ;
  wire \add_temp_12_reg[27]_i_1_n_5 ;
  wire \add_temp_12_reg[27]_i_1_n_6 ;
  wire \add_temp_12_reg[27]_i_1_n_7 ;
  wire \add_temp_12_reg[29]_i_1_n_3 ;
  wire \add_temp_12_reg[29]_i_1_n_6 ;
  wire \add_temp_12_reg[29]_i_1_n_7 ;
  wire \add_temp_12_reg[3]_i_1_n_0 ;
  wire \add_temp_12_reg[3]_i_1_n_1 ;
  wire \add_temp_12_reg[3]_i_1_n_2 ;
  wire \add_temp_12_reg[3]_i_1_n_3 ;
  wire \add_temp_12_reg[3]_i_1_n_4 ;
  wire \add_temp_12_reg[3]_i_1_n_5 ;
  wire \add_temp_12_reg[3]_i_1_n_6 ;
  wire \add_temp_12_reg[3]_i_1_n_7 ;
  wire \add_temp_12_reg[7]_i_1_n_0 ;
  wire \add_temp_12_reg[7]_i_1_n_1 ;
  wire \add_temp_12_reg[7]_i_1_n_2 ;
  wire \add_temp_12_reg[7]_i_1_n_3 ;
  wire \add_temp_12_reg[7]_i_1_n_4 ;
  wire \add_temp_12_reg[7]_i_1_n_5 ;
  wire \add_temp_12_reg[7]_i_1_n_6 ;
  wire \add_temp_12_reg[7]_i_1_n_7 ;
  wire \add_temp_12_reg_n_0_[0] ;
  wire \add_temp_12_reg_n_0_[10] ;
  wire \add_temp_12_reg_n_0_[11] ;
  wire \add_temp_12_reg_n_0_[12] ;
  wire \add_temp_12_reg_n_0_[13] ;
  wire \add_temp_12_reg_n_0_[14] ;
  wire \add_temp_12_reg_n_0_[15] ;
  wire \add_temp_12_reg_n_0_[16] ;
  wire \add_temp_12_reg_n_0_[17] ;
  wire \add_temp_12_reg_n_0_[18] ;
  wire \add_temp_12_reg_n_0_[19] ;
  wire \add_temp_12_reg_n_0_[1] ;
  wire \add_temp_12_reg_n_0_[20] ;
  wire \add_temp_12_reg_n_0_[21] ;
  wire \add_temp_12_reg_n_0_[22] ;
  wire \add_temp_12_reg_n_0_[23] ;
  wire \add_temp_12_reg_n_0_[24] ;
  wire \add_temp_12_reg_n_0_[25] ;
  wire \add_temp_12_reg_n_0_[26] ;
  wire \add_temp_12_reg_n_0_[27] ;
  wire \add_temp_12_reg_n_0_[28] ;
  wire \add_temp_12_reg_n_0_[29] ;
  wire \add_temp_12_reg_n_0_[2] ;
  wire \add_temp_12_reg_n_0_[3] ;
  wire \add_temp_12_reg_n_0_[4] ;
  wire \add_temp_12_reg_n_0_[5] ;
  wire \add_temp_12_reg_n_0_[6] ;
  wire \add_temp_12_reg_n_0_[7] ;
  wire \add_temp_12_reg_n_0_[8] ;
  wire \add_temp_12_reg_n_0_[9] ;
  wire \add_temp_13[11]_i_2_n_0 ;
  wire \add_temp_13[11]_i_3_n_0 ;
  wire \add_temp_13[11]_i_4_n_0 ;
  wire \add_temp_13[11]_i_5_n_0 ;
  wire \add_temp_13[15]_i_2_n_0 ;
  wire \add_temp_13[15]_i_3_n_0 ;
  wire \add_temp_13[15]_i_4_n_0 ;
  wire \add_temp_13[15]_i_5_n_0 ;
  wire \add_temp_13[19]_i_2_n_0 ;
  wire \add_temp_13[19]_i_3_n_0 ;
  wire \add_temp_13[19]_i_4_n_0 ;
  wire \add_temp_13[19]_i_5_n_0 ;
  wire \add_temp_13[23]_i_2_n_0 ;
  wire \add_temp_13[23]_i_3_n_0 ;
  wire \add_temp_13[23]_i_4_n_0 ;
  wire \add_temp_13[23]_i_5_n_0 ;
  wire \add_temp_13[27]_i_2_n_0 ;
  wire \add_temp_13[27]_i_3_n_0 ;
  wire \add_temp_13[27]_i_4_n_0 ;
  wire \add_temp_13[27]_i_5_n_0 ;
  wire \add_temp_13[29]_i_2_n_0 ;
  wire \add_temp_13[29]_i_3_n_0 ;
  wire \add_temp_13[3]_i_2_n_0 ;
  wire \add_temp_13[3]_i_3_n_0 ;
  wire \add_temp_13[3]_i_4_n_0 ;
  wire \add_temp_13[3]_i_5_n_0 ;
  wire \add_temp_13[7]_i_2_n_0 ;
  wire \add_temp_13[7]_i_3_n_0 ;
  wire \add_temp_13[7]_i_4_n_0 ;
  wire \add_temp_13[7]_i_5_n_0 ;
  wire \add_temp_13_reg[11]_i_1_n_0 ;
  wire \add_temp_13_reg[11]_i_1_n_1 ;
  wire \add_temp_13_reg[11]_i_1_n_2 ;
  wire \add_temp_13_reg[11]_i_1_n_3 ;
  wire \add_temp_13_reg[11]_i_1_n_4 ;
  wire \add_temp_13_reg[11]_i_1_n_5 ;
  wire \add_temp_13_reg[11]_i_1_n_6 ;
  wire \add_temp_13_reg[11]_i_1_n_7 ;
  wire \add_temp_13_reg[15]_i_1_n_0 ;
  wire \add_temp_13_reg[15]_i_1_n_1 ;
  wire \add_temp_13_reg[15]_i_1_n_2 ;
  wire \add_temp_13_reg[15]_i_1_n_3 ;
  wire \add_temp_13_reg[15]_i_1_n_4 ;
  wire \add_temp_13_reg[15]_i_1_n_5 ;
  wire \add_temp_13_reg[15]_i_1_n_6 ;
  wire \add_temp_13_reg[15]_i_1_n_7 ;
  wire \add_temp_13_reg[19]_i_1_n_0 ;
  wire \add_temp_13_reg[19]_i_1_n_1 ;
  wire \add_temp_13_reg[19]_i_1_n_2 ;
  wire \add_temp_13_reg[19]_i_1_n_3 ;
  wire \add_temp_13_reg[19]_i_1_n_4 ;
  wire \add_temp_13_reg[19]_i_1_n_5 ;
  wire \add_temp_13_reg[19]_i_1_n_6 ;
  wire \add_temp_13_reg[19]_i_1_n_7 ;
  wire \add_temp_13_reg[23]_i_1_n_0 ;
  wire \add_temp_13_reg[23]_i_1_n_1 ;
  wire \add_temp_13_reg[23]_i_1_n_2 ;
  wire \add_temp_13_reg[23]_i_1_n_3 ;
  wire \add_temp_13_reg[23]_i_1_n_4 ;
  wire \add_temp_13_reg[23]_i_1_n_5 ;
  wire \add_temp_13_reg[23]_i_1_n_6 ;
  wire \add_temp_13_reg[23]_i_1_n_7 ;
  wire \add_temp_13_reg[27]_i_1_n_0 ;
  wire \add_temp_13_reg[27]_i_1_n_1 ;
  wire \add_temp_13_reg[27]_i_1_n_2 ;
  wire \add_temp_13_reg[27]_i_1_n_3 ;
  wire \add_temp_13_reg[27]_i_1_n_4 ;
  wire \add_temp_13_reg[27]_i_1_n_5 ;
  wire \add_temp_13_reg[27]_i_1_n_6 ;
  wire \add_temp_13_reg[27]_i_1_n_7 ;
  wire \add_temp_13_reg[29]_i_1_n_3 ;
  wire \add_temp_13_reg[29]_i_1_n_6 ;
  wire \add_temp_13_reg[29]_i_1_n_7 ;
  wire \add_temp_13_reg[3]_i_1_n_0 ;
  wire \add_temp_13_reg[3]_i_1_n_1 ;
  wire \add_temp_13_reg[3]_i_1_n_2 ;
  wire \add_temp_13_reg[3]_i_1_n_3 ;
  wire \add_temp_13_reg[3]_i_1_n_4 ;
  wire \add_temp_13_reg[3]_i_1_n_5 ;
  wire \add_temp_13_reg[3]_i_1_n_6 ;
  wire \add_temp_13_reg[3]_i_1_n_7 ;
  wire \add_temp_13_reg[7]_i_1_n_0 ;
  wire \add_temp_13_reg[7]_i_1_n_1 ;
  wire \add_temp_13_reg[7]_i_1_n_2 ;
  wire \add_temp_13_reg[7]_i_1_n_3 ;
  wire \add_temp_13_reg[7]_i_1_n_4 ;
  wire \add_temp_13_reg[7]_i_1_n_5 ;
  wire \add_temp_13_reg[7]_i_1_n_6 ;
  wire \add_temp_13_reg[7]_i_1_n_7 ;
  wire \add_temp_13_reg_n_0_[0] ;
  wire \add_temp_13_reg_n_0_[10] ;
  wire \add_temp_13_reg_n_0_[11] ;
  wire \add_temp_13_reg_n_0_[12] ;
  wire \add_temp_13_reg_n_0_[13] ;
  wire \add_temp_13_reg_n_0_[14] ;
  wire \add_temp_13_reg_n_0_[15] ;
  wire \add_temp_13_reg_n_0_[16] ;
  wire \add_temp_13_reg_n_0_[17] ;
  wire \add_temp_13_reg_n_0_[18] ;
  wire \add_temp_13_reg_n_0_[19] ;
  wire \add_temp_13_reg_n_0_[1] ;
  wire \add_temp_13_reg_n_0_[20] ;
  wire \add_temp_13_reg_n_0_[21] ;
  wire \add_temp_13_reg_n_0_[22] ;
  wire \add_temp_13_reg_n_0_[23] ;
  wire \add_temp_13_reg_n_0_[24] ;
  wire \add_temp_13_reg_n_0_[25] ;
  wire \add_temp_13_reg_n_0_[26] ;
  wire \add_temp_13_reg_n_0_[27] ;
  wire \add_temp_13_reg_n_0_[28] ;
  wire \add_temp_13_reg_n_0_[29] ;
  wire \add_temp_13_reg_n_0_[2] ;
  wire \add_temp_13_reg_n_0_[3] ;
  wire \add_temp_13_reg_n_0_[4] ;
  wire \add_temp_13_reg_n_0_[5] ;
  wire \add_temp_13_reg_n_0_[6] ;
  wire \add_temp_13_reg_n_0_[7] ;
  wire \add_temp_13_reg_n_0_[8] ;
  wire \add_temp_13_reg_n_0_[9] ;
  wire \add_temp_14[11]_i_2_n_0 ;
  wire \add_temp_14[11]_i_3_n_0 ;
  wire \add_temp_14[11]_i_4_n_0 ;
  wire \add_temp_14[11]_i_5_n_0 ;
  wire \add_temp_14[15]_i_2_n_0 ;
  wire \add_temp_14[15]_i_3_n_0 ;
  wire \add_temp_14[15]_i_4_n_0 ;
  wire \add_temp_14[15]_i_5_n_0 ;
  wire \add_temp_14[19]_i_2_n_0 ;
  wire \add_temp_14[19]_i_3_n_0 ;
  wire \add_temp_14[19]_i_4_n_0 ;
  wire \add_temp_14[19]_i_5_n_0 ;
  wire \add_temp_14[23]_i_2_n_0 ;
  wire \add_temp_14[23]_i_3_n_0 ;
  wire \add_temp_14[23]_i_4_n_0 ;
  wire \add_temp_14[23]_i_5_n_0 ;
  wire \add_temp_14[27]_i_2_n_0 ;
  wire \add_temp_14[27]_i_3_n_0 ;
  wire \add_temp_14[27]_i_4_n_0 ;
  wire \add_temp_14[27]_i_5_n_0 ;
  wire \add_temp_14[29]_i_2_n_0 ;
  wire \add_temp_14[29]_i_3_n_0 ;
  wire \add_temp_14[3]_i_2_n_0 ;
  wire \add_temp_14[3]_i_3_n_0 ;
  wire \add_temp_14[3]_i_4_n_0 ;
  wire \add_temp_14[3]_i_5_n_0 ;
  wire \add_temp_14[7]_i_2_n_0 ;
  wire \add_temp_14[7]_i_3_n_0 ;
  wire \add_temp_14[7]_i_4_n_0 ;
  wire \add_temp_14[7]_i_5_n_0 ;
  wire \add_temp_14_reg[11]_i_1_n_0 ;
  wire \add_temp_14_reg[11]_i_1_n_1 ;
  wire \add_temp_14_reg[11]_i_1_n_2 ;
  wire \add_temp_14_reg[11]_i_1_n_3 ;
  wire \add_temp_14_reg[11]_i_1_n_4 ;
  wire \add_temp_14_reg[11]_i_1_n_5 ;
  wire \add_temp_14_reg[11]_i_1_n_6 ;
  wire \add_temp_14_reg[11]_i_1_n_7 ;
  wire \add_temp_14_reg[15]_i_1_n_0 ;
  wire \add_temp_14_reg[15]_i_1_n_1 ;
  wire \add_temp_14_reg[15]_i_1_n_2 ;
  wire \add_temp_14_reg[15]_i_1_n_3 ;
  wire \add_temp_14_reg[15]_i_1_n_4 ;
  wire \add_temp_14_reg[15]_i_1_n_5 ;
  wire \add_temp_14_reg[15]_i_1_n_6 ;
  wire \add_temp_14_reg[15]_i_1_n_7 ;
  wire \add_temp_14_reg[19]_i_1_n_0 ;
  wire \add_temp_14_reg[19]_i_1_n_1 ;
  wire \add_temp_14_reg[19]_i_1_n_2 ;
  wire \add_temp_14_reg[19]_i_1_n_3 ;
  wire \add_temp_14_reg[19]_i_1_n_4 ;
  wire \add_temp_14_reg[19]_i_1_n_5 ;
  wire \add_temp_14_reg[19]_i_1_n_6 ;
  wire \add_temp_14_reg[19]_i_1_n_7 ;
  wire \add_temp_14_reg[23]_i_1_n_0 ;
  wire \add_temp_14_reg[23]_i_1_n_1 ;
  wire \add_temp_14_reg[23]_i_1_n_2 ;
  wire \add_temp_14_reg[23]_i_1_n_3 ;
  wire \add_temp_14_reg[23]_i_1_n_4 ;
  wire \add_temp_14_reg[23]_i_1_n_5 ;
  wire \add_temp_14_reg[23]_i_1_n_6 ;
  wire \add_temp_14_reg[23]_i_1_n_7 ;
  wire \add_temp_14_reg[27]_i_1_n_0 ;
  wire \add_temp_14_reg[27]_i_1_n_1 ;
  wire \add_temp_14_reg[27]_i_1_n_2 ;
  wire \add_temp_14_reg[27]_i_1_n_3 ;
  wire \add_temp_14_reg[27]_i_1_n_4 ;
  wire \add_temp_14_reg[27]_i_1_n_5 ;
  wire \add_temp_14_reg[27]_i_1_n_6 ;
  wire \add_temp_14_reg[27]_i_1_n_7 ;
  wire \add_temp_14_reg[29]_i_1_n_3 ;
  wire \add_temp_14_reg[29]_i_1_n_6 ;
  wire \add_temp_14_reg[29]_i_1_n_7 ;
  wire \add_temp_14_reg[3]_i_1_n_0 ;
  wire \add_temp_14_reg[3]_i_1_n_1 ;
  wire \add_temp_14_reg[3]_i_1_n_2 ;
  wire \add_temp_14_reg[3]_i_1_n_3 ;
  wire \add_temp_14_reg[3]_i_1_n_4 ;
  wire \add_temp_14_reg[3]_i_1_n_5 ;
  wire \add_temp_14_reg[3]_i_1_n_6 ;
  wire \add_temp_14_reg[3]_i_1_n_7 ;
  wire \add_temp_14_reg[7]_i_1_n_0 ;
  wire \add_temp_14_reg[7]_i_1_n_1 ;
  wire \add_temp_14_reg[7]_i_1_n_2 ;
  wire \add_temp_14_reg[7]_i_1_n_3 ;
  wire \add_temp_14_reg[7]_i_1_n_4 ;
  wire \add_temp_14_reg[7]_i_1_n_5 ;
  wire \add_temp_14_reg[7]_i_1_n_6 ;
  wire \add_temp_14_reg[7]_i_1_n_7 ;
  wire \add_temp_14_reg_n_0_[0] ;
  wire \add_temp_14_reg_n_0_[10] ;
  wire \add_temp_14_reg_n_0_[11] ;
  wire \add_temp_14_reg_n_0_[12] ;
  wire \add_temp_14_reg_n_0_[13] ;
  wire \add_temp_14_reg_n_0_[14] ;
  wire \add_temp_14_reg_n_0_[15] ;
  wire \add_temp_14_reg_n_0_[16] ;
  wire \add_temp_14_reg_n_0_[17] ;
  wire \add_temp_14_reg_n_0_[18] ;
  wire \add_temp_14_reg_n_0_[19] ;
  wire \add_temp_14_reg_n_0_[1] ;
  wire \add_temp_14_reg_n_0_[20] ;
  wire \add_temp_14_reg_n_0_[21] ;
  wire \add_temp_14_reg_n_0_[22] ;
  wire \add_temp_14_reg_n_0_[23] ;
  wire \add_temp_14_reg_n_0_[24] ;
  wire \add_temp_14_reg_n_0_[25] ;
  wire \add_temp_14_reg_n_0_[26] ;
  wire \add_temp_14_reg_n_0_[27] ;
  wire \add_temp_14_reg_n_0_[28] ;
  wire \add_temp_14_reg_n_0_[29] ;
  wire \add_temp_14_reg_n_0_[2] ;
  wire \add_temp_14_reg_n_0_[3] ;
  wire \add_temp_14_reg_n_0_[4] ;
  wire \add_temp_14_reg_n_0_[5] ;
  wire \add_temp_14_reg_n_0_[6] ;
  wire \add_temp_14_reg_n_0_[7] ;
  wire \add_temp_14_reg_n_0_[8] ;
  wire \add_temp_14_reg_n_0_[9] ;
  wire \add_temp_1[11]_i_2_n_0 ;
  wire \add_temp_1[11]_i_3_n_0 ;
  wire \add_temp_1[11]_i_4_n_0 ;
  wire \add_temp_1[11]_i_5_n_0 ;
  wire \add_temp_1[15]_i_2_n_0 ;
  wire \add_temp_1[15]_i_3_n_0 ;
  wire \add_temp_1[15]_i_4_n_0 ;
  wire \add_temp_1[15]_i_5_n_0 ;
  wire \add_temp_1[19]_i_2_n_0 ;
  wire \add_temp_1[19]_i_3_n_0 ;
  wire \add_temp_1[19]_i_4_n_0 ;
  wire \add_temp_1[19]_i_5_n_0 ;
  wire \add_temp_1[23]_i_2_n_0 ;
  wire \add_temp_1[23]_i_3_n_0 ;
  wire \add_temp_1[23]_i_4_n_0 ;
  wire \add_temp_1[23]_i_5_n_0 ;
  wire \add_temp_1[27]_i_2_n_0 ;
  wire \add_temp_1[27]_i_3_n_0 ;
  wire \add_temp_1[27]_i_4_n_0 ;
  wire \add_temp_1[27]_i_5_n_0 ;
  wire \add_temp_1[29]_i_2_n_0 ;
  wire \add_temp_1[29]_i_3_n_0 ;
  wire \add_temp_1[3]_i_2_n_0 ;
  wire \add_temp_1[3]_i_3_n_0 ;
  wire \add_temp_1[3]_i_4_n_0 ;
  wire \add_temp_1[3]_i_5_n_0 ;
  wire \add_temp_1[7]_i_2_n_0 ;
  wire \add_temp_1[7]_i_3_n_0 ;
  wire \add_temp_1[7]_i_4_n_0 ;
  wire \add_temp_1[7]_i_5_n_0 ;
  wire \add_temp_1_reg[11]_i_1_n_0 ;
  wire \add_temp_1_reg[11]_i_1_n_1 ;
  wire \add_temp_1_reg[11]_i_1_n_2 ;
  wire \add_temp_1_reg[11]_i_1_n_3 ;
  wire \add_temp_1_reg[11]_i_1_n_4 ;
  wire \add_temp_1_reg[11]_i_1_n_5 ;
  wire \add_temp_1_reg[11]_i_1_n_6 ;
  wire \add_temp_1_reg[11]_i_1_n_7 ;
  wire \add_temp_1_reg[15]_i_1_n_0 ;
  wire \add_temp_1_reg[15]_i_1_n_1 ;
  wire \add_temp_1_reg[15]_i_1_n_2 ;
  wire \add_temp_1_reg[15]_i_1_n_3 ;
  wire \add_temp_1_reg[15]_i_1_n_4 ;
  wire \add_temp_1_reg[15]_i_1_n_5 ;
  wire \add_temp_1_reg[15]_i_1_n_6 ;
  wire \add_temp_1_reg[15]_i_1_n_7 ;
  wire \add_temp_1_reg[19]_i_1_n_0 ;
  wire \add_temp_1_reg[19]_i_1_n_1 ;
  wire \add_temp_1_reg[19]_i_1_n_2 ;
  wire \add_temp_1_reg[19]_i_1_n_3 ;
  wire \add_temp_1_reg[19]_i_1_n_4 ;
  wire \add_temp_1_reg[19]_i_1_n_5 ;
  wire \add_temp_1_reg[19]_i_1_n_6 ;
  wire \add_temp_1_reg[19]_i_1_n_7 ;
  wire \add_temp_1_reg[23]_i_1_n_0 ;
  wire \add_temp_1_reg[23]_i_1_n_1 ;
  wire \add_temp_1_reg[23]_i_1_n_2 ;
  wire \add_temp_1_reg[23]_i_1_n_3 ;
  wire \add_temp_1_reg[23]_i_1_n_4 ;
  wire \add_temp_1_reg[23]_i_1_n_5 ;
  wire \add_temp_1_reg[23]_i_1_n_6 ;
  wire \add_temp_1_reg[23]_i_1_n_7 ;
  wire \add_temp_1_reg[27]_i_1_n_0 ;
  wire \add_temp_1_reg[27]_i_1_n_1 ;
  wire \add_temp_1_reg[27]_i_1_n_2 ;
  wire \add_temp_1_reg[27]_i_1_n_3 ;
  wire \add_temp_1_reg[27]_i_1_n_4 ;
  wire \add_temp_1_reg[27]_i_1_n_5 ;
  wire \add_temp_1_reg[27]_i_1_n_6 ;
  wire \add_temp_1_reg[27]_i_1_n_7 ;
  wire \add_temp_1_reg[29]_i_1_n_3 ;
  wire \add_temp_1_reg[29]_i_1_n_6 ;
  wire \add_temp_1_reg[29]_i_1_n_7 ;
  wire \add_temp_1_reg[3]_i_1_n_0 ;
  wire \add_temp_1_reg[3]_i_1_n_1 ;
  wire \add_temp_1_reg[3]_i_1_n_2 ;
  wire \add_temp_1_reg[3]_i_1_n_3 ;
  wire \add_temp_1_reg[3]_i_1_n_4 ;
  wire \add_temp_1_reg[3]_i_1_n_5 ;
  wire \add_temp_1_reg[3]_i_1_n_6 ;
  wire \add_temp_1_reg[3]_i_1_n_7 ;
  wire \add_temp_1_reg[7]_i_1_n_0 ;
  wire \add_temp_1_reg[7]_i_1_n_1 ;
  wire \add_temp_1_reg[7]_i_1_n_2 ;
  wire \add_temp_1_reg[7]_i_1_n_3 ;
  wire \add_temp_1_reg[7]_i_1_n_4 ;
  wire \add_temp_1_reg[7]_i_1_n_5 ;
  wire \add_temp_1_reg[7]_i_1_n_6 ;
  wire \add_temp_1_reg[7]_i_1_n_7 ;
  wire \add_temp_1_reg_n_0_[0] ;
  wire \add_temp_1_reg_n_0_[10] ;
  wire \add_temp_1_reg_n_0_[11] ;
  wire \add_temp_1_reg_n_0_[12] ;
  wire \add_temp_1_reg_n_0_[13] ;
  wire \add_temp_1_reg_n_0_[14] ;
  wire \add_temp_1_reg_n_0_[15] ;
  wire \add_temp_1_reg_n_0_[16] ;
  wire \add_temp_1_reg_n_0_[17] ;
  wire \add_temp_1_reg_n_0_[18] ;
  wire \add_temp_1_reg_n_0_[19] ;
  wire \add_temp_1_reg_n_0_[1] ;
  wire \add_temp_1_reg_n_0_[20] ;
  wire \add_temp_1_reg_n_0_[21] ;
  wire \add_temp_1_reg_n_0_[22] ;
  wire \add_temp_1_reg_n_0_[23] ;
  wire \add_temp_1_reg_n_0_[24] ;
  wire \add_temp_1_reg_n_0_[25] ;
  wire \add_temp_1_reg_n_0_[26] ;
  wire \add_temp_1_reg_n_0_[27] ;
  wire \add_temp_1_reg_n_0_[28] ;
  wire \add_temp_1_reg_n_0_[29] ;
  wire \add_temp_1_reg_n_0_[2] ;
  wire \add_temp_1_reg_n_0_[3] ;
  wire \add_temp_1_reg_n_0_[4] ;
  wire \add_temp_1_reg_n_0_[5] ;
  wire \add_temp_1_reg_n_0_[6] ;
  wire \add_temp_1_reg_n_0_[7] ;
  wire \add_temp_1_reg_n_0_[8] ;
  wire \add_temp_1_reg_n_0_[9] ;
  wire \add_temp_2[11]_i_2_n_0 ;
  wire \add_temp_2[11]_i_3_n_0 ;
  wire \add_temp_2[11]_i_4_n_0 ;
  wire \add_temp_2[11]_i_5_n_0 ;
  wire \add_temp_2[15]_i_2_n_0 ;
  wire \add_temp_2[15]_i_3_n_0 ;
  wire \add_temp_2[15]_i_4_n_0 ;
  wire \add_temp_2[15]_i_5_n_0 ;
  wire \add_temp_2[19]_i_2_n_0 ;
  wire \add_temp_2[19]_i_3_n_0 ;
  wire \add_temp_2[19]_i_4_n_0 ;
  wire \add_temp_2[19]_i_5_n_0 ;
  wire \add_temp_2[23]_i_2_n_0 ;
  wire \add_temp_2[23]_i_3_n_0 ;
  wire \add_temp_2[23]_i_4_n_0 ;
  wire \add_temp_2[23]_i_5_n_0 ;
  wire \add_temp_2[27]_i_2_n_0 ;
  wire \add_temp_2[27]_i_3_n_0 ;
  wire \add_temp_2[27]_i_4_n_0 ;
  wire \add_temp_2[27]_i_5_n_0 ;
  wire \add_temp_2[29]_i_2_n_0 ;
  wire \add_temp_2[29]_i_3_n_0 ;
  wire \add_temp_2[3]_i_2_n_0 ;
  wire \add_temp_2[3]_i_3_n_0 ;
  wire \add_temp_2[3]_i_4_n_0 ;
  wire \add_temp_2[3]_i_5_n_0 ;
  wire \add_temp_2[7]_i_2_n_0 ;
  wire \add_temp_2[7]_i_3_n_0 ;
  wire \add_temp_2[7]_i_4_n_0 ;
  wire \add_temp_2[7]_i_5_n_0 ;
  wire \add_temp_2_reg[11]_i_1_n_0 ;
  wire \add_temp_2_reg[11]_i_1_n_1 ;
  wire \add_temp_2_reg[11]_i_1_n_2 ;
  wire \add_temp_2_reg[11]_i_1_n_3 ;
  wire \add_temp_2_reg[11]_i_1_n_4 ;
  wire \add_temp_2_reg[11]_i_1_n_5 ;
  wire \add_temp_2_reg[11]_i_1_n_6 ;
  wire \add_temp_2_reg[11]_i_1_n_7 ;
  wire \add_temp_2_reg[15]_i_1_n_0 ;
  wire \add_temp_2_reg[15]_i_1_n_1 ;
  wire \add_temp_2_reg[15]_i_1_n_2 ;
  wire \add_temp_2_reg[15]_i_1_n_3 ;
  wire \add_temp_2_reg[15]_i_1_n_4 ;
  wire \add_temp_2_reg[15]_i_1_n_5 ;
  wire \add_temp_2_reg[15]_i_1_n_6 ;
  wire \add_temp_2_reg[15]_i_1_n_7 ;
  wire \add_temp_2_reg[19]_i_1_n_0 ;
  wire \add_temp_2_reg[19]_i_1_n_1 ;
  wire \add_temp_2_reg[19]_i_1_n_2 ;
  wire \add_temp_2_reg[19]_i_1_n_3 ;
  wire \add_temp_2_reg[19]_i_1_n_4 ;
  wire \add_temp_2_reg[19]_i_1_n_5 ;
  wire \add_temp_2_reg[19]_i_1_n_6 ;
  wire \add_temp_2_reg[19]_i_1_n_7 ;
  wire \add_temp_2_reg[23]_i_1_n_0 ;
  wire \add_temp_2_reg[23]_i_1_n_1 ;
  wire \add_temp_2_reg[23]_i_1_n_2 ;
  wire \add_temp_2_reg[23]_i_1_n_3 ;
  wire \add_temp_2_reg[23]_i_1_n_4 ;
  wire \add_temp_2_reg[23]_i_1_n_5 ;
  wire \add_temp_2_reg[23]_i_1_n_6 ;
  wire \add_temp_2_reg[23]_i_1_n_7 ;
  wire \add_temp_2_reg[27]_i_1_n_0 ;
  wire \add_temp_2_reg[27]_i_1_n_1 ;
  wire \add_temp_2_reg[27]_i_1_n_2 ;
  wire \add_temp_2_reg[27]_i_1_n_3 ;
  wire \add_temp_2_reg[27]_i_1_n_4 ;
  wire \add_temp_2_reg[27]_i_1_n_5 ;
  wire \add_temp_2_reg[27]_i_1_n_6 ;
  wire \add_temp_2_reg[27]_i_1_n_7 ;
  wire \add_temp_2_reg[29]_i_1_n_3 ;
  wire \add_temp_2_reg[29]_i_1_n_6 ;
  wire \add_temp_2_reg[29]_i_1_n_7 ;
  wire \add_temp_2_reg[3]_i_1_n_0 ;
  wire \add_temp_2_reg[3]_i_1_n_1 ;
  wire \add_temp_2_reg[3]_i_1_n_2 ;
  wire \add_temp_2_reg[3]_i_1_n_3 ;
  wire \add_temp_2_reg[3]_i_1_n_4 ;
  wire \add_temp_2_reg[3]_i_1_n_5 ;
  wire \add_temp_2_reg[3]_i_1_n_6 ;
  wire \add_temp_2_reg[3]_i_1_n_7 ;
  wire \add_temp_2_reg[7]_i_1_n_0 ;
  wire \add_temp_2_reg[7]_i_1_n_1 ;
  wire \add_temp_2_reg[7]_i_1_n_2 ;
  wire \add_temp_2_reg[7]_i_1_n_3 ;
  wire \add_temp_2_reg[7]_i_1_n_4 ;
  wire \add_temp_2_reg[7]_i_1_n_5 ;
  wire \add_temp_2_reg[7]_i_1_n_6 ;
  wire \add_temp_2_reg[7]_i_1_n_7 ;
  wire \add_temp_2_reg_n_0_[0] ;
  wire \add_temp_2_reg_n_0_[10] ;
  wire \add_temp_2_reg_n_0_[11] ;
  wire \add_temp_2_reg_n_0_[12] ;
  wire \add_temp_2_reg_n_0_[13] ;
  wire \add_temp_2_reg_n_0_[14] ;
  wire \add_temp_2_reg_n_0_[15] ;
  wire \add_temp_2_reg_n_0_[16] ;
  wire \add_temp_2_reg_n_0_[17] ;
  wire \add_temp_2_reg_n_0_[18] ;
  wire \add_temp_2_reg_n_0_[19] ;
  wire \add_temp_2_reg_n_0_[1] ;
  wire \add_temp_2_reg_n_0_[20] ;
  wire \add_temp_2_reg_n_0_[21] ;
  wire \add_temp_2_reg_n_0_[22] ;
  wire \add_temp_2_reg_n_0_[23] ;
  wire \add_temp_2_reg_n_0_[24] ;
  wire \add_temp_2_reg_n_0_[25] ;
  wire \add_temp_2_reg_n_0_[26] ;
  wire \add_temp_2_reg_n_0_[27] ;
  wire \add_temp_2_reg_n_0_[28] ;
  wire \add_temp_2_reg_n_0_[29] ;
  wire \add_temp_2_reg_n_0_[2] ;
  wire \add_temp_2_reg_n_0_[3] ;
  wire \add_temp_2_reg_n_0_[4] ;
  wire \add_temp_2_reg_n_0_[5] ;
  wire \add_temp_2_reg_n_0_[6] ;
  wire \add_temp_2_reg_n_0_[7] ;
  wire \add_temp_2_reg_n_0_[8] ;
  wire \add_temp_2_reg_n_0_[9] ;
  wire \add_temp_3[11]_i_2_n_0 ;
  wire \add_temp_3[11]_i_3_n_0 ;
  wire \add_temp_3[11]_i_4_n_0 ;
  wire \add_temp_3[11]_i_5_n_0 ;
  wire \add_temp_3[15]_i_2_n_0 ;
  wire \add_temp_3[15]_i_3_n_0 ;
  wire \add_temp_3[15]_i_4_n_0 ;
  wire \add_temp_3[15]_i_5_n_0 ;
  wire \add_temp_3[19]_i_2_n_0 ;
  wire \add_temp_3[19]_i_3_n_0 ;
  wire \add_temp_3[19]_i_4_n_0 ;
  wire \add_temp_3[19]_i_5_n_0 ;
  wire \add_temp_3[23]_i_2_n_0 ;
  wire \add_temp_3[23]_i_3_n_0 ;
  wire \add_temp_3[23]_i_4_n_0 ;
  wire \add_temp_3[23]_i_5_n_0 ;
  wire \add_temp_3[27]_i_2_n_0 ;
  wire \add_temp_3[27]_i_3_n_0 ;
  wire \add_temp_3[27]_i_4_n_0 ;
  wire \add_temp_3[27]_i_5_n_0 ;
  wire \add_temp_3[29]_i_2_n_0 ;
  wire \add_temp_3[29]_i_3_n_0 ;
  wire \add_temp_3[3]_i_2_n_0 ;
  wire \add_temp_3[3]_i_3_n_0 ;
  wire \add_temp_3[3]_i_4_n_0 ;
  wire \add_temp_3[3]_i_5_n_0 ;
  wire \add_temp_3[7]_i_2_n_0 ;
  wire \add_temp_3[7]_i_3_n_0 ;
  wire \add_temp_3[7]_i_4_n_0 ;
  wire \add_temp_3[7]_i_5_n_0 ;
  wire \add_temp_3_reg[11]_i_1_n_0 ;
  wire \add_temp_3_reg[11]_i_1_n_1 ;
  wire \add_temp_3_reg[11]_i_1_n_2 ;
  wire \add_temp_3_reg[11]_i_1_n_3 ;
  wire \add_temp_3_reg[11]_i_1_n_4 ;
  wire \add_temp_3_reg[11]_i_1_n_5 ;
  wire \add_temp_3_reg[11]_i_1_n_6 ;
  wire \add_temp_3_reg[11]_i_1_n_7 ;
  wire \add_temp_3_reg[15]_i_1_n_0 ;
  wire \add_temp_3_reg[15]_i_1_n_1 ;
  wire \add_temp_3_reg[15]_i_1_n_2 ;
  wire \add_temp_3_reg[15]_i_1_n_3 ;
  wire \add_temp_3_reg[15]_i_1_n_4 ;
  wire \add_temp_3_reg[15]_i_1_n_5 ;
  wire \add_temp_3_reg[15]_i_1_n_6 ;
  wire \add_temp_3_reg[15]_i_1_n_7 ;
  wire \add_temp_3_reg[19]_i_1_n_0 ;
  wire \add_temp_3_reg[19]_i_1_n_1 ;
  wire \add_temp_3_reg[19]_i_1_n_2 ;
  wire \add_temp_3_reg[19]_i_1_n_3 ;
  wire \add_temp_3_reg[19]_i_1_n_4 ;
  wire \add_temp_3_reg[19]_i_1_n_5 ;
  wire \add_temp_3_reg[19]_i_1_n_6 ;
  wire \add_temp_3_reg[19]_i_1_n_7 ;
  wire \add_temp_3_reg[23]_i_1_n_0 ;
  wire \add_temp_3_reg[23]_i_1_n_1 ;
  wire \add_temp_3_reg[23]_i_1_n_2 ;
  wire \add_temp_3_reg[23]_i_1_n_3 ;
  wire \add_temp_3_reg[23]_i_1_n_4 ;
  wire \add_temp_3_reg[23]_i_1_n_5 ;
  wire \add_temp_3_reg[23]_i_1_n_6 ;
  wire \add_temp_3_reg[23]_i_1_n_7 ;
  wire \add_temp_3_reg[27]_i_1_n_0 ;
  wire \add_temp_3_reg[27]_i_1_n_1 ;
  wire \add_temp_3_reg[27]_i_1_n_2 ;
  wire \add_temp_3_reg[27]_i_1_n_3 ;
  wire \add_temp_3_reg[27]_i_1_n_4 ;
  wire \add_temp_3_reg[27]_i_1_n_5 ;
  wire \add_temp_3_reg[27]_i_1_n_6 ;
  wire \add_temp_3_reg[27]_i_1_n_7 ;
  wire \add_temp_3_reg[29]_i_1_n_3 ;
  wire \add_temp_3_reg[29]_i_1_n_6 ;
  wire \add_temp_3_reg[29]_i_1_n_7 ;
  wire \add_temp_3_reg[3]_i_1_n_0 ;
  wire \add_temp_3_reg[3]_i_1_n_1 ;
  wire \add_temp_3_reg[3]_i_1_n_2 ;
  wire \add_temp_3_reg[3]_i_1_n_3 ;
  wire \add_temp_3_reg[3]_i_1_n_4 ;
  wire \add_temp_3_reg[3]_i_1_n_5 ;
  wire \add_temp_3_reg[3]_i_1_n_6 ;
  wire \add_temp_3_reg[3]_i_1_n_7 ;
  wire \add_temp_3_reg[7]_i_1_n_0 ;
  wire \add_temp_3_reg[7]_i_1_n_1 ;
  wire \add_temp_3_reg[7]_i_1_n_2 ;
  wire \add_temp_3_reg[7]_i_1_n_3 ;
  wire \add_temp_3_reg[7]_i_1_n_4 ;
  wire \add_temp_3_reg[7]_i_1_n_5 ;
  wire \add_temp_3_reg[7]_i_1_n_6 ;
  wire \add_temp_3_reg[7]_i_1_n_7 ;
  wire \add_temp_3_reg_n_0_[0] ;
  wire \add_temp_3_reg_n_0_[10] ;
  wire \add_temp_3_reg_n_0_[11] ;
  wire \add_temp_3_reg_n_0_[12] ;
  wire \add_temp_3_reg_n_0_[13] ;
  wire \add_temp_3_reg_n_0_[14] ;
  wire \add_temp_3_reg_n_0_[15] ;
  wire \add_temp_3_reg_n_0_[16] ;
  wire \add_temp_3_reg_n_0_[17] ;
  wire \add_temp_3_reg_n_0_[18] ;
  wire \add_temp_3_reg_n_0_[19] ;
  wire \add_temp_3_reg_n_0_[1] ;
  wire \add_temp_3_reg_n_0_[20] ;
  wire \add_temp_3_reg_n_0_[21] ;
  wire \add_temp_3_reg_n_0_[22] ;
  wire \add_temp_3_reg_n_0_[23] ;
  wire \add_temp_3_reg_n_0_[24] ;
  wire \add_temp_3_reg_n_0_[25] ;
  wire \add_temp_3_reg_n_0_[26] ;
  wire \add_temp_3_reg_n_0_[27] ;
  wire \add_temp_3_reg_n_0_[28] ;
  wire \add_temp_3_reg_n_0_[29] ;
  wire \add_temp_3_reg_n_0_[2] ;
  wire \add_temp_3_reg_n_0_[3] ;
  wire \add_temp_3_reg_n_0_[4] ;
  wire \add_temp_3_reg_n_0_[5] ;
  wire \add_temp_3_reg_n_0_[6] ;
  wire \add_temp_3_reg_n_0_[7] ;
  wire \add_temp_3_reg_n_0_[8] ;
  wire \add_temp_3_reg_n_0_[9] ;
  wire \add_temp_4[11]_i_2_n_0 ;
  wire \add_temp_4[11]_i_3_n_0 ;
  wire \add_temp_4[11]_i_4_n_0 ;
  wire \add_temp_4[11]_i_5_n_0 ;
  wire \add_temp_4[15]_i_2_n_0 ;
  wire \add_temp_4[15]_i_3_n_0 ;
  wire \add_temp_4[15]_i_4_n_0 ;
  wire \add_temp_4[15]_i_5_n_0 ;
  wire \add_temp_4[19]_i_2_n_0 ;
  wire \add_temp_4[19]_i_3_n_0 ;
  wire \add_temp_4[19]_i_4_n_0 ;
  wire \add_temp_4[19]_i_5_n_0 ;
  wire \add_temp_4[23]_i_2_n_0 ;
  wire \add_temp_4[23]_i_3_n_0 ;
  wire \add_temp_4[23]_i_4_n_0 ;
  wire \add_temp_4[23]_i_5_n_0 ;
  wire \add_temp_4[27]_i_2_n_0 ;
  wire \add_temp_4[27]_i_3_n_0 ;
  wire \add_temp_4[27]_i_4_n_0 ;
  wire \add_temp_4[27]_i_5_n_0 ;
  wire \add_temp_4[29]_i_2_n_0 ;
  wire \add_temp_4[29]_i_3_n_0 ;
  wire \add_temp_4[3]_i_2_n_0 ;
  wire \add_temp_4[3]_i_3_n_0 ;
  wire \add_temp_4[3]_i_4_n_0 ;
  wire \add_temp_4[3]_i_5_n_0 ;
  wire \add_temp_4[7]_i_2_n_0 ;
  wire \add_temp_4[7]_i_3_n_0 ;
  wire \add_temp_4[7]_i_4_n_0 ;
  wire \add_temp_4[7]_i_5_n_0 ;
  wire \add_temp_4_reg[11]_i_1_n_0 ;
  wire \add_temp_4_reg[11]_i_1_n_1 ;
  wire \add_temp_4_reg[11]_i_1_n_2 ;
  wire \add_temp_4_reg[11]_i_1_n_3 ;
  wire \add_temp_4_reg[11]_i_1_n_4 ;
  wire \add_temp_4_reg[11]_i_1_n_5 ;
  wire \add_temp_4_reg[11]_i_1_n_6 ;
  wire \add_temp_4_reg[11]_i_1_n_7 ;
  wire \add_temp_4_reg[15]_i_1_n_0 ;
  wire \add_temp_4_reg[15]_i_1_n_1 ;
  wire \add_temp_4_reg[15]_i_1_n_2 ;
  wire \add_temp_4_reg[15]_i_1_n_3 ;
  wire \add_temp_4_reg[15]_i_1_n_4 ;
  wire \add_temp_4_reg[15]_i_1_n_5 ;
  wire \add_temp_4_reg[15]_i_1_n_6 ;
  wire \add_temp_4_reg[15]_i_1_n_7 ;
  wire \add_temp_4_reg[19]_i_1_n_0 ;
  wire \add_temp_4_reg[19]_i_1_n_1 ;
  wire \add_temp_4_reg[19]_i_1_n_2 ;
  wire \add_temp_4_reg[19]_i_1_n_3 ;
  wire \add_temp_4_reg[19]_i_1_n_4 ;
  wire \add_temp_4_reg[19]_i_1_n_5 ;
  wire \add_temp_4_reg[19]_i_1_n_6 ;
  wire \add_temp_4_reg[19]_i_1_n_7 ;
  wire \add_temp_4_reg[23]_i_1_n_0 ;
  wire \add_temp_4_reg[23]_i_1_n_1 ;
  wire \add_temp_4_reg[23]_i_1_n_2 ;
  wire \add_temp_4_reg[23]_i_1_n_3 ;
  wire \add_temp_4_reg[23]_i_1_n_4 ;
  wire \add_temp_4_reg[23]_i_1_n_5 ;
  wire \add_temp_4_reg[23]_i_1_n_6 ;
  wire \add_temp_4_reg[23]_i_1_n_7 ;
  wire \add_temp_4_reg[27]_i_1_n_0 ;
  wire \add_temp_4_reg[27]_i_1_n_1 ;
  wire \add_temp_4_reg[27]_i_1_n_2 ;
  wire \add_temp_4_reg[27]_i_1_n_3 ;
  wire \add_temp_4_reg[27]_i_1_n_4 ;
  wire \add_temp_4_reg[27]_i_1_n_5 ;
  wire \add_temp_4_reg[27]_i_1_n_6 ;
  wire \add_temp_4_reg[27]_i_1_n_7 ;
  wire \add_temp_4_reg[29]_i_1_n_3 ;
  wire \add_temp_4_reg[29]_i_1_n_6 ;
  wire \add_temp_4_reg[29]_i_1_n_7 ;
  wire \add_temp_4_reg[3]_i_1_n_0 ;
  wire \add_temp_4_reg[3]_i_1_n_1 ;
  wire \add_temp_4_reg[3]_i_1_n_2 ;
  wire \add_temp_4_reg[3]_i_1_n_3 ;
  wire \add_temp_4_reg[3]_i_1_n_4 ;
  wire \add_temp_4_reg[3]_i_1_n_5 ;
  wire \add_temp_4_reg[3]_i_1_n_6 ;
  wire \add_temp_4_reg[3]_i_1_n_7 ;
  wire \add_temp_4_reg[7]_i_1_n_0 ;
  wire \add_temp_4_reg[7]_i_1_n_1 ;
  wire \add_temp_4_reg[7]_i_1_n_2 ;
  wire \add_temp_4_reg[7]_i_1_n_3 ;
  wire \add_temp_4_reg[7]_i_1_n_4 ;
  wire \add_temp_4_reg[7]_i_1_n_5 ;
  wire \add_temp_4_reg[7]_i_1_n_6 ;
  wire \add_temp_4_reg[7]_i_1_n_7 ;
  wire \add_temp_4_reg_n_0_[0] ;
  wire \add_temp_4_reg_n_0_[10] ;
  wire \add_temp_4_reg_n_0_[11] ;
  wire \add_temp_4_reg_n_0_[12] ;
  wire \add_temp_4_reg_n_0_[13] ;
  wire \add_temp_4_reg_n_0_[14] ;
  wire \add_temp_4_reg_n_0_[15] ;
  wire \add_temp_4_reg_n_0_[16] ;
  wire \add_temp_4_reg_n_0_[17] ;
  wire \add_temp_4_reg_n_0_[18] ;
  wire \add_temp_4_reg_n_0_[19] ;
  wire \add_temp_4_reg_n_0_[1] ;
  wire \add_temp_4_reg_n_0_[20] ;
  wire \add_temp_4_reg_n_0_[21] ;
  wire \add_temp_4_reg_n_0_[22] ;
  wire \add_temp_4_reg_n_0_[23] ;
  wire \add_temp_4_reg_n_0_[24] ;
  wire \add_temp_4_reg_n_0_[25] ;
  wire \add_temp_4_reg_n_0_[26] ;
  wire \add_temp_4_reg_n_0_[27] ;
  wire \add_temp_4_reg_n_0_[28] ;
  wire \add_temp_4_reg_n_0_[29] ;
  wire \add_temp_4_reg_n_0_[2] ;
  wire \add_temp_4_reg_n_0_[3] ;
  wire \add_temp_4_reg_n_0_[4] ;
  wire \add_temp_4_reg_n_0_[5] ;
  wire \add_temp_4_reg_n_0_[6] ;
  wire \add_temp_4_reg_n_0_[7] ;
  wire \add_temp_4_reg_n_0_[8] ;
  wire \add_temp_4_reg_n_0_[9] ;
  wire \add_temp_5[11]_i_2_n_0 ;
  wire \add_temp_5[11]_i_3_n_0 ;
  wire \add_temp_5[11]_i_4_n_0 ;
  wire \add_temp_5[11]_i_5_n_0 ;
  wire \add_temp_5[15]_i_2_n_0 ;
  wire \add_temp_5[15]_i_3_n_0 ;
  wire \add_temp_5[15]_i_4_n_0 ;
  wire \add_temp_5[15]_i_5_n_0 ;
  wire \add_temp_5[19]_i_2_n_0 ;
  wire \add_temp_5[19]_i_3_n_0 ;
  wire \add_temp_5[19]_i_4_n_0 ;
  wire \add_temp_5[19]_i_5_n_0 ;
  wire \add_temp_5[23]_i_2_n_0 ;
  wire \add_temp_5[23]_i_3_n_0 ;
  wire \add_temp_5[23]_i_4_n_0 ;
  wire \add_temp_5[23]_i_5_n_0 ;
  wire \add_temp_5[27]_i_2_n_0 ;
  wire \add_temp_5[27]_i_3_n_0 ;
  wire \add_temp_5[27]_i_4_n_0 ;
  wire \add_temp_5[27]_i_5_n_0 ;
  wire \add_temp_5[29]_i_2_n_0 ;
  wire \add_temp_5[29]_i_3_n_0 ;
  wire \add_temp_5[3]_i_2_n_0 ;
  wire \add_temp_5[3]_i_3_n_0 ;
  wire \add_temp_5[3]_i_4_n_0 ;
  wire \add_temp_5[3]_i_5_n_0 ;
  wire \add_temp_5[7]_i_2_n_0 ;
  wire \add_temp_5[7]_i_3_n_0 ;
  wire \add_temp_5[7]_i_4_n_0 ;
  wire \add_temp_5[7]_i_5_n_0 ;
  wire \add_temp_5_reg[11]_i_1_n_0 ;
  wire \add_temp_5_reg[11]_i_1_n_1 ;
  wire \add_temp_5_reg[11]_i_1_n_2 ;
  wire \add_temp_5_reg[11]_i_1_n_3 ;
  wire \add_temp_5_reg[11]_i_1_n_4 ;
  wire \add_temp_5_reg[11]_i_1_n_5 ;
  wire \add_temp_5_reg[11]_i_1_n_6 ;
  wire \add_temp_5_reg[11]_i_1_n_7 ;
  wire \add_temp_5_reg[15]_i_1_n_0 ;
  wire \add_temp_5_reg[15]_i_1_n_1 ;
  wire \add_temp_5_reg[15]_i_1_n_2 ;
  wire \add_temp_5_reg[15]_i_1_n_3 ;
  wire \add_temp_5_reg[15]_i_1_n_4 ;
  wire \add_temp_5_reg[15]_i_1_n_5 ;
  wire \add_temp_5_reg[15]_i_1_n_6 ;
  wire \add_temp_5_reg[15]_i_1_n_7 ;
  wire \add_temp_5_reg[19]_i_1_n_0 ;
  wire \add_temp_5_reg[19]_i_1_n_1 ;
  wire \add_temp_5_reg[19]_i_1_n_2 ;
  wire \add_temp_5_reg[19]_i_1_n_3 ;
  wire \add_temp_5_reg[19]_i_1_n_4 ;
  wire \add_temp_5_reg[19]_i_1_n_5 ;
  wire \add_temp_5_reg[19]_i_1_n_6 ;
  wire \add_temp_5_reg[19]_i_1_n_7 ;
  wire \add_temp_5_reg[23]_i_1_n_0 ;
  wire \add_temp_5_reg[23]_i_1_n_1 ;
  wire \add_temp_5_reg[23]_i_1_n_2 ;
  wire \add_temp_5_reg[23]_i_1_n_3 ;
  wire \add_temp_5_reg[23]_i_1_n_4 ;
  wire \add_temp_5_reg[23]_i_1_n_5 ;
  wire \add_temp_5_reg[23]_i_1_n_6 ;
  wire \add_temp_5_reg[23]_i_1_n_7 ;
  wire \add_temp_5_reg[27]_i_1_n_0 ;
  wire \add_temp_5_reg[27]_i_1_n_1 ;
  wire \add_temp_5_reg[27]_i_1_n_2 ;
  wire \add_temp_5_reg[27]_i_1_n_3 ;
  wire \add_temp_5_reg[27]_i_1_n_4 ;
  wire \add_temp_5_reg[27]_i_1_n_5 ;
  wire \add_temp_5_reg[27]_i_1_n_6 ;
  wire \add_temp_5_reg[27]_i_1_n_7 ;
  wire \add_temp_5_reg[29]_i_1_n_3 ;
  wire \add_temp_5_reg[29]_i_1_n_6 ;
  wire \add_temp_5_reg[29]_i_1_n_7 ;
  wire \add_temp_5_reg[3]_i_1_n_0 ;
  wire \add_temp_5_reg[3]_i_1_n_1 ;
  wire \add_temp_5_reg[3]_i_1_n_2 ;
  wire \add_temp_5_reg[3]_i_1_n_3 ;
  wire \add_temp_5_reg[3]_i_1_n_4 ;
  wire \add_temp_5_reg[3]_i_1_n_5 ;
  wire \add_temp_5_reg[3]_i_1_n_6 ;
  wire \add_temp_5_reg[3]_i_1_n_7 ;
  wire \add_temp_5_reg[7]_i_1_n_0 ;
  wire \add_temp_5_reg[7]_i_1_n_1 ;
  wire \add_temp_5_reg[7]_i_1_n_2 ;
  wire \add_temp_5_reg[7]_i_1_n_3 ;
  wire \add_temp_5_reg[7]_i_1_n_4 ;
  wire \add_temp_5_reg[7]_i_1_n_5 ;
  wire \add_temp_5_reg[7]_i_1_n_6 ;
  wire \add_temp_5_reg[7]_i_1_n_7 ;
  wire \add_temp_5_reg_n_0_[0] ;
  wire \add_temp_5_reg_n_0_[10] ;
  wire \add_temp_5_reg_n_0_[11] ;
  wire \add_temp_5_reg_n_0_[12] ;
  wire \add_temp_5_reg_n_0_[13] ;
  wire \add_temp_5_reg_n_0_[14] ;
  wire \add_temp_5_reg_n_0_[15] ;
  wire \add_temp_5_reg_n_0_[16] ;
  wire \add_temp_5_reg_n_0_[17] ;
  wire \add_temp_5_reg_n_0_[18] ;
  wire \add_temp_5_reg_n_0_[19] ;
  wire \add_temp_5_reg_n_0_[1] ;
  wire \add_temp_5_reg_n_0_[20] ;
  wire \add_temp_5_reg_n_0_[21] ;
  wire \add_temp_5_reg_n_0_[22] ;
  wire \add_temp_5_reg_n_0_[23] ;
  wire \add_temp_5_reg_n_0_[24] ;
  wire \add_temp_5_reg_n_0_[25] ;
  wire \add_temp_5_reg_n_0_[26] ;
  wire \add_temp_5_reg_n_0_[27] ;
  wire \add_temp_5_reg_n_0_[28] ;
  wire \add_temp_5_reg_n_0_[29] ;
  wire \add_temp_5_reg_n_0_[2] ;
  wire \add_temp_5_reg_n_0_[3] ;
  wire \add_temp_5_reg_n_0_[4] ;
  wire \add_temp_5_reg_n_0_[5] ;
  wire \add_temp_5_reg_n_0_[6] ;
  wire \add_temp_5_reg_n_0_[7] ;
  wire \add_temp_5_reg_n_0_[8] ;
  wire \add_temp_5_reg_n_0_[9] ;
  wire \add_temp_6[11]_i_2_n_0 ;
  wire \add_temp_6[11]_i_3_n_0 ;
  wire \add_temp_6[11]_i_4_n_0 ;
  wire \add_temp_6[11]_i_5_n_0 ;
  wire \add_temp_6[15]_i_2_n_0 ;
  wire \add_temp_6[15]_i_3_n_0 ;
  wire \add_temp_6[15]_i_4_n_0 ;
  wire \add_temp_6[15]_i_5_n_0 ;
  wire \add_temp_6[19]_i_2_n_0 ;
  wire \add_temp_6[19]_i_3_n_0 ;
  wire \add_temp_6[19]_i_4_n_0 ;
  wire \add_temp_6[19]_i_5_n_0 ;
  wire \add_temp_6[23]_i_2_n_0 ;
  wire \add_temp_6[23]_i_3_n_0 ;
  wire \add_temp_6[23]_i_4_n_0 ;
  wire \add_temp_6[23]_i_5_n_0 ;
  wire \add_temp_6[27]_i_2_n_0 ;
  wire \add_temp_6[27]_i_3_n_0 ;
  wire \add_temp_6[27]_i_4_n_0 ;
  wire \add_temp_6[27]_i_5_n_0 ;
  wire \add_temp_6[29]_i_2_n_0 ;
  wire \add_temp_6[29]_i_3_n_0 ;
  wire \add_temp_6[3]_i_2_n_0 ;
  wire \add_temp_6[3]_i_3_n_0 ;
  wire \add_temp_6[3]_i_4_n_0 ;
  wire \add_temp_6[3]_i_5_n_0 ;
  wire \add_temp_6[7]_i_2_n_0 ;
  wire \add_temp_6[7]_i_3_n_0 ;
  wire \add_temp_6[7]_i_4_n_0 ;
  wire \add_temp_6[7]_i_5_n_0 ;
  wire \add_temp_6_reg[11]_i_1_n_0 ;
  wire \add_temp_6_reg[11]_i_1_n_1 ;
  wire \add_temp_6_reg[11]_i_1_n_2 ;
  wire \add_temp_6_reg[11]_i_1_n_3 ;
  wire \add_temp_6_reg[11]_i_1_n_4 ;
  wire \add_temp_6_reg[11]_i_1_n_5 ;
  wire \add_temp_6_reg[11]_i_1_n_6 ;
  wire \add_temp_6_reg[11]_i_1_n_7 ;
  wire \add_temp_6_reg[15]_i_1_n_0 ;
  wire \add_temp_6_reg[15]_i_1_n_1 ;
  wire \add_temp_6_reg[15]_i_1_n_2 ;
  wire \add_temp_6_reg[15]_i_1_n_3 ;
  wire \add_temp_6_reg[15]_i_1_n_4 ;
  wire \add_temp_6_reg[15]_i_1_n_5 ;
  wire \add_temp_6_reg[15]_i_1_n_6 ;
  wire \add_temp_6_reg[15]_i_1_n_7 ;
  wire \add_temp_6_reg[19]_i_1_n_0 ;
  wire \add_temp_6_reg[19]_i_1_n_1 ;
  wire \add_temp_6_reg[19]_i_1_n_2 ;
  wire \add_temp_6_reg[19]_i_1_n_3 ;
  wire \add_temp_6_reg[19]_i_1_n_4 ;
  wire \add_temp_6_reg[19]_i_1_n_5 ;
  wire \add_temp_6_reg[19]_i_1_n_6 ;
  wire \add_temp_6_reg[19]_i_1_n_7 ;
  wire \add_temp_6_reg[23]_i_1_n_0 ;
  wire \add_temp_6_reg[23]_i_1_n_1 ;
  wire \add_temp_6_reg[23]_i_1_n_2 ;
  wire \add_temp_6_reg[23]_i_1_n_3 ;
  wire \add_temp_6_reg[23]_i_1_n_4 ;
  wire \add_temp_6_reg[23]_i_1_n_5 ;
  wire \add_temp_6_reg[23]_i_1_n_6 ;
  wire \add_temp_6_reg[23]_i_1_n_7 ;
  wire \add_temp_6_reg[27]_i_1_n_0 ;
  wire \add_temp_6_reg[27]_i_1_n_1 ;
  wire \add_temp_6_reg[27]_i_1_n_2 ;
  wire \add_temp_6_reg[27]_i_1_n_3 ;
  wire \add_temp_6_reg[27]_i_1_n_4 ;
  wire \add_temp_6_reg[27]_i_1_n_5 ;
  wire \add_temp_6_reg[27]_i_1_n_6 ;
  wire \add_temp_6_reg[27]_i_1_n_7 ;
  wire \add_temp_6_reg[29]_i_1_n_3 ;
  wire \add_temp_6_reg[29]_i_1_n_6 ;
  wire \add_temp_6_reg[29]_i_1_n_7 ;
  wire \add_temp_6_reg[3]_i_1_n_0 ;
  wire \add_temp_6_reg[3]_i_1_n_1 ;
  wire \add_temp_6_reg[3]_i_1_n_2 ;
  wire \add_temp_6_reg[3]_i_1_n_3 ;
  wire \add_temp_6_reg[3]_i_1_n_4 ;
  wire \add_temp_6_reg[3]_i_1_n_5 ;
  wire \add_temp_6_reg[3]_i_1_n_6 ;
  wire \add_temp_6_reg[3]_i_1_n_7 ;
  wire \add_temp_6_reg[7]_i_1_n_0 ;
  wire \add_temp_6_reg[7]_i_1_n_1 ;
  wire \add_temp_6_reg[7]_i_1_n_2 ;
  wire \add_temp_6_reg[7]_i_1_n_3 ;
  wire \add_temp_6_reg[7]_i_1_n_4 ;
  wire \add_temp_6_reg[7]_i_1_n_5 ;
  wire \add_temp_6_reg[7]_i_1_n_6 ;
  wire \add_temp_6_reg[7]_i_1_n_7 ;
  wire \add_temp_6_reg_n_0_[0] ;
  wire \add_temp_6_reg_n_0_[10] ;
  wire \add_temp_6_reg_n_0_[11] ;
  wire \add_temp_6_reg_n_0_[12] ;
  wire \add_temp_6_reg_n_0_[13] ;
  wire \add_temp_6_reg_n_0_[14] ;
  wire \add_temp_6_reg_n_0_[15] ;
  wire \add_temp_6_reg_n_0_[16] ;
  wire \add_temp_6_reg_n_0_[17] ;
  wire \add_temp_6_reg_n_0_[18] ;
  wire \add_temp_6_reg_n_0_[19] ;
  wire \add_temp_6_reg_n_0_[1] ;
  wire \add_temp_6_reg_n_0_[20] ;
  wire \add_temp_6_reg_n_0_[21] ;
  wire \add_temp_6_reg_n_0_[22] ;
  wire \add_temp_6_reg_n_0_[23] ;
  wire \add_temp_6_reg_n_0_[24] ;
  wire \add_temp_6_reg_n_0_[25] ;
  wire \add_temp_6_reg_n_0_[26] ;
  wire \add_temp_6_reg_n_0_[27] ;
  wire \add_temp_6_reg_n_0_[28] ;
  wire \add_temp_6_reg_n_0_[29] ;
  wire \add_temp_6_reg_n_0_[2] ;
  wire \add_temp_6_reg_n_0_[3] ;
  wire \add_temp_6_reg_n_0_[4] ;
  wire \add_temp_6_reg_n_0_[5] ;
  wire \add_temp_6_reg_n_0_[6] ;
  wire \add_temp_6_reg_n_0_[7] ;
  wire \add_temp_6_reg_n_0_[8] ;
  wire \add_temp_6_reg_n_0_[9] ;
  wire \add_temp_7[11]_i_2_n_0 ;
  wire \add_temp_7[11]_i_3_n_0 ;
  wire \add_temp_7[11]_i_4_n_0 ;
  wire \add_temp_7[11]_i_5_n_0 ;
  wire \add_temp_7[15]_i_2_n_0 ;
  wire \add_temp_7[15]_i_3_n_0 ;
  wire \add_temp_7[15]_i_4_n_0 ;
  wire \add_temp_7[15]_i_5_n_0 ;
  wire \add_temp_7[19]_i_2_n_0 ;
  wire \add_temp_7[19]_i_3_n_0 ;
  wire \add_temp_7[19]_i_4_n_0 ;
  wire \add_temp_7[19]_i_5_n_0 ;
  wire \add_temp_7[23]_i_2_n_0 ;
  wire \add_temp_7[23]_i_3_n_0 ;
  wire \add_temp_7[23]_i_4_n_0 ;
  wire \add_temp_7[23]_i_5_n_0 ;
  wire \add_temp_7[27]_i_2_n_0 ;
  wire \add_temp_7[27]_i_3_n_0 ;
  wire \add_temp_7[27]_i_4_n_0 ;
  wire \add_temp_7[27]_i_5_n_0 ;
  wire \add_temp_7[29]_i_2_n_0 ;
  wire \add_temp_7[29]_i_3_n_0 ;
  wire \add_temp_7[3]_i_2_n_0 ;
  wire \add_temp_7[3]_i_3_n_0 ;
  wire \add_temp_7[3]_i_4_n_0 ;
  wire \add_temp_7[3]_i_5_n_0 ;
  wire \add_temp_7[7]_i_2_n_0 ;
  wire \add_temp_7[7]_i_3_n_0 ;
  wire \add_temp_7[7]_i_4_n_0 ;
  wire \add_temp_7[7]_i_5_n_0 ;
  wire \add_temp_7_reg[11]_i_1_n_0 ;
  wire \add_temp_7_reg[11]_i_1_n_1 ;
  wire \add_temp_7_reg[11]_i_1_n_2 ;
  wire \add_temp_7_reg[11]_i_1_n_3 ;
  wire \add_temp_7_reg[11]_i_1_n_4 ;
  wire \add_temp_7_reg[11]_i_1_n_5 ;
  wire \add_temp_7_reg[11]_i_1_n_6 ;
  wire \add_temp_7_reg[11]_i_1_n_7 ;
  wire \add_temp_7_reg[15]_i_1_n_0 ;
  wire \add_temp_7_reg[15]_i_1_n_1 ;
  wire \add_temp_7_reg[15]_i_1_n_2 ;
  wire \add_temp_7_reg[15]_i_1_n_3 ;
  wire \add_temp_7_reg[15]_i_1_n_4 ;
  wire \add_temp_7_reg[15]_i_1_n_5 ;
  wire \add_temp_7_reg[15]_i_1_n_6 ;
  wire \add_temp_7_reg[15]_i_1_n_7 ;
  wire \add_temp_7_reg[19]_i_1_n_0 ;
  wire \add_temp_7_reg[19]_i_1_n_1 ;
  wire \add_temp_7_reg[19]_i_1_n_2 ;
  wire \add_temp_7_reg[19]_i_1_n_3 ;
  wire \add_temp_7_reg[19]_i_1_n_4 ;
  wire \add_temp_7_reg[19]_i_1_n_5 ;
  wire \add_temp_7_reg[19]_i_1_n_6 ;
  wire \add_temp_7_reg[19]_i_1_n_7 ;
  wire \add_temp_7_reg[23]_i_1_n_0 ;
  wire \add_temp_7_reg[23]_i_1_n_1 ;
  wire \add_temp_7_reg[23]_i_1_n_2 ;
  wire \add_temp_7_reg[23]_i_1_n_3 ;
  wire \add_temp_7_reg[23]_i_1_n_4 ;
  wire \add_temp_7_reg[23]_i_1_n_5 ;
  wire \add_temp_7_reg[23]_i_1_n_6 ;
  wire \add_temp_7_reg[23]_i_1_n_7 ;
  wire \add_temp_7_reg[27]_i_1_n_0 ;
  wire \add_temp_7_reg[27]_i_1_n_1 ;
  wire \add_temp_7_reg[27]_i_1_n_2 ;
  wire \add_temp_7_reg[27]_i_1_n_3 ;
  wire \add_temp_7_reg[27]_i_1_n_4 ;
  wire \add_temp_7_reg[27]_i_1_n_5 ;
  wire \add_temp_7_reg[27]_i_1_n_6 ;
  wire \add_temp_7_reg[27]_i_1_n_7 ;
  wire \add_temp_7_reg[29]_i_1_n_3 ;
  wire \add_temp_7_reg[29]_i_1_n_6 ;
  wire \add_temp_7_reg[29]_i_1_n_7 ;
  wire \add_temp_7_reg[3]_i_1_n_0 ;
  wire \add_temp_7_reg[3]_i_1_n_1 ;
  wire \add_temp_7_reg[3]_i_1_n_2 ;
  wire \add_temp_7_reg[3]_i_1_n_3 ;
  wire \add_temp_7_reg[3]_i_1_n_4 ;
  wire \add_temp_7_reg[3]_i_1_n_5 ;
  wire \add_temp_7_reg[3]_i_1_n_6 ;
  wire \add_temp_7_reg[3]_i_1_n_7 ;
  wire \add_temp_7_reg[7]_i_1_n_0 ;
  wire \add_temp_7_reg[7]_i_1_n_1 ;
  wire \add_temp_7_reg[7]_i_1_n_2 ;
  wire \add_temp_7_reg[7]_i_1_n_3 ;
  wire \add_temp_7_reg[7]_i_1_n_4 ;
  wire \add_temp_7_reg[7]_i_1_n_5 ;
  wire \add_temp_7_reg[7]_i_1_n_6 ;
  wire \add_temp_7_reg[7]_i_1_n_7 ;
  wire \add_temp_7_reg_n_0_[0] ;
  wire \add_temp_7_reg_n_0_[10] ;
  wire \add_temp_7_reg_n_0_[11] ;
  wire \add_temp_7_reg_n_0_[12] ;
  wire \add_temp_7_reg_n_0_[13] ;
  wire \add_temp_7_reg_n_0_[14] ;
  wire \add_temp_7_reg_n_0_[15] ;
  wire \add_temp_7_reg_n_0_[16] ;
  wire \add_temp_7_reg_n_0_[17] ;
  wire \add_temp_7_reg_n_0_[18] ;
  wire \add_temp_7_reg_n_0_[19] ;
  wire \add_temp_7_reg_n_0_[1] ;
  wire \add_temp_7_reg_n_0_[20] ;
  wire \add_temp_7_reg_n_0_[21] ;
  wire \add_temp_7_reg_n_0_[22] ;
  wire \add_temp_7_reg_n_0_[23] ;
  wire \add_temp_7_reg_n_0_[24] ;
  wire \add_temp_7_reg_n_0_[25] ;
  wire \add_temp_7_reg_n_0_[26] ;
  wire \add_temp_7_reg_n_0_[27] ;
  wire \add_temp_7_reg_n_0_[28] ;
  wire \add_temp_7_reg_n_0_[29] ;
  wire \add_temp_7_reg_n_0_[2] ;
  wire \add_temp_7_reg_n_0_[3] ;
  wire \add_temp_7_reg_n_0_[4] ;
  wire \add_temp_7_reg_n_0_[5] ;
  wire \add_temp_7_reg_n_0_[6] ;
  wire \add_temp_7_reg_n_0_[7] ;
  wire \add_temp_7_reg_n_0_[8] ;
  wire \add_temp_7_reg_n_0_[9] ;
  wire \add_temp_8[11]_i_2_n_0 ;
  wire \add_temp_8[11]_i_3_n_0 ;
  wire \add_temp_8[11]_i_4_n_0 ;
  wire \add_temp_8[11]_i_5_n_0 ;
  wire \add_temp_8[15]_i_2_n_0 ;
  wire \add_temp_8[15]_i_3_n_0 ;
  wire \add_temp_8[15]_i_4_n_0 ;
  wire \add_temp_8[15]_i_5_n_0 ;
  wire \add_temp_8[19]_i_2_n_0 ;
  wire \add_temp_8[19]_i_3_n_0 ;
  wire \add_temp_8[19]_i_4_n_0 ;
  wire \add_temp_8[19]_i_5_n_0 ;
  wire \add_temp_8[23]_i_2_n_0 ;
  wire \add_temp_8[23]_i_3_n_0 ;
  wire \add_temp_8[23]_i_4_n_0 ;
  wire \add_temp_8[23]_i_5_n_0 ;
  wire \add_temp_8[27]_i_2_n_0 ;
  wire \add_temp_8[27]_i_3_n_0 ;
  wire \add_temp_8[27]_i_4_n_0 ;
  wire \add_temp_8[27]_i_5_n_0 ;
  wire \add_temp_8[29]_i_2_n_0 ;
  wire \add_temp_8[29]_i_3_n_0 ;
  wire \add_temp_8[3]_i_2_n_0 ;
  wire \add_temp_8[3]_i_3_n_0 ;
  wire \add_temp_8[3]_i_4_n_0 ;
  wire \add_temp_8[3]_i_5_n_0 ;
  wire \add_temp_8[7]_i_2_n_0 ;
  wire \add_temp_8[7]_i_3_n_0 ;
  wire \add_temp_8[7]_i_4_n_0 ;
  wire \add_temp_8[7]_i_5_n_0 ;
  wire \add_temp_8_reg[11]_i_1_n_0 ;
  wire \add_temp_8_reg[11]_i_1_n_1 ;
  wire \add_temp_8_reg[11]_i_1_n_2 ;
  wire \add_temp_8_reg[11]_i_1_n_3 ;
  wire \add_temp_8_reg[11]_i_1_n_4 ;
  wire \add_temp_8_reg[11]_i_1_n_5 ;
  wire \add_temp_8_reg[11]_i_1_n_6 ;
  wire \add_temp_8_reg[11]_i_1_n_7 ;
  wire \add_temp_8_reg[15]_i_1_n_0 ;
  wire \add_temp_8_reg[15]_i_1_n_1 ;
  wire \add_temp_8_reg[15]_i_1_n_2 ;
  wire \add_temp_8_reg[15]_i_1_n_3 ;
  wire \add_temp_8_reg[15]_i_1_n_4 ;
  wire \add_temp_8_reg[15]_i_1_n_5 ;
  wire \add_temp_8_reg[15]_i_1_n_6 ;
  wire \add_temp_8_reg[15]_i_1_n_7 ;
  wire \add_temp_8_reg[19]_i_1_n_0 ;
  wire \add_temp_8_reg[19]_i_1_n_1 ;
  wire \add_temp_8_reg[19]_i_1_n_2 ;
  wire \add_temp_8_reg[19]_i_1_n_3 ;
  wire \add_temp_8_reg[19]_i_1_n_4 ;
  wire \add_temp_8_reg[19]_i_1_n_5 ;
  wire \add_temp_8_reg[19]_i_1_n_6 ;
  wire \add_temp_8_reg[19]_i_1_n_7 ;
  wire \add_temp_8_reg[23]_i_1_n_0 ;
  wire \add_temp_8_reg[23]_i_1_n_1 ;
  wire \add_temp_8_reg[23]_i_1_n_2 ;
  wire \add_temp_8_reg[23]_i_1_n_3 ;
  wire \add_temp_8_reg[23]_i_1_n_4 ;
  wire \add_temp_8_reg[23]_i_1_n_5 ;
  wire \add_temp_8_reg[23]_i_1_n_6 ;
  wire \add_temp_8_reg[23]_i_1_n_7 ;
  wire \add_temp_8_reg[27]_i_1_n_0 ;
  wire \add_temp_8_reg[27]_i_1_n_1 ;
  wire \add_temp_8_reg[27]_i_1_n_2 ;
  wire \add_temp_8_reg[27]_i_1_n_3 ;
  wire \add_temp_8_reg[27]_i_1_n_4 ;
  wire \add_temp_8_reg[27]_i_1_n_5 ;
  wire \add_temp_8_reg[27]_i_1_n_6 ;
  wire \add_temp_8_reg[27]_i_1_n_7 ;
  wire \add_temp_8_reg[29]_i_1_n_3 ;
  wire \add_temp_8_reg[29]_i_1_n_6 ;
  wire \add_temp_8_reg[29]_i_1_n_7 ;
  wire \add_temp_8_reg[3]_i_1_n_0 ;
  wire \add_temp_8_reg[3]_i_1_n_1 ;
  wire \add_temp_8_reg[3]_i_1_n_2 ;
  wire \add_temp_8_reg[3]_i_1_n_3 ;
  wire \add_temp_8_reg[3]_i_1_n_4 ;
  wire \add_temp_8_reg[3]_i_1_n_5 ;
  wire \add_temp_8_reg[3]_i_1_n_6 ;
  wire \add_temp_8_reg[3]_i_1_n_7 ;
  wire \add_temp_8_reg[7]_i_1_n_0 ;
  wire \add_temp_8_reg[7]_i_1_n_1 ;
  wire \add_temp_8_reg[7]_i_1_n_2 ;
  wire \add_temp_8_reg[7]_i_1_n_3 ;
  wire \add_temp_8_reg[7]_i_1_n_4 ;
  wire \add_temp_8_reg[7]_i_1_n_5 ;
  wire \add_temp_8_reg[7]_i_1_n_6 ;
  wire \add_temp_8_reg[7]_i_1_n_7 ;
  wire \add_temp_8_reg_n_0_[0] ;
  wire \add_temp_8_reg_n_0_[10] ;
  wire \add_temp_8_reg_n_0_[11] ;
  wire \add_temp_8_reg_n_0_[12] ;
  wire \add_temp_8_reg_n_0_[13] ;
  wire \add_temp_8_reg_n_0_[14] ;
  wire \add_temp_8_reg_n_0_[15] ;
  wire \add_temp_8_reg_n_0_[16] ;
  wire \add_temp_8_reg_n_0_[17] ;
  wire \add_temp_8_reg_n_0_[18] ;
  wire \add_temp_8_reg_n_0_[19] ;
  wire \add_temp_8_reg_n_0_[1] ;
  wire \add_temp_8_reg_n_0_[20] ;
  wire \add_temp_8_reg_n_0_[21] ;
  wire \add_temp_8_reg_n_0_[22] ;
  wire \add_temp_8_reg_n_0_[23] ;
  wire \add_temp_8_reg_n_0_[24] ;
  wire \add_temp_8_reg_n_0_[25] ;
  wire \add_temp_8_reg_n_0_[26] ;
  wire \add_temp_8_reg_n_0_[27] ;
  wire \add_temp_8_reg_n_0_[28] ;
  wire \add_temp_8_reg_n_0_[29] ;
  wire \add_temp_8_reg_n_0_[2] ;
  wire \add_temp_8_reg_n_0_[3] ;
  wire \add_temp_8_reg_n_0_[4] ;
  wire \add_temp_8_reg_n_0_[5] ;
  wire \add_temp_8_reg_n_0_[6] ;
  wire \add_temp_8_reg_n_0_[7] ;
  wire \add_temp_8_reg_n_0_[8] ;
  wire \add_temp_8_reg_n_0_[9] ;
  wire \add_temp_9[11]_i_2_n_0 ;
  wire \add_temp_9[11]_i_3_n_0 ;
  wire \add_temp_9[11]_i_4_n_0 ;
  wire \add_temp_9[11]_i_5_n_0 ;
  wire \add_temp_9[15]_i_2_n_0 ;
  wire \add_temp_9[15]_i_3_n_0 ;
  wire \add_temp_9[15]_i_4_n_0 ;
  wire \add_temp_9[15]_i_5_n_0 ;
  wire \add_temp_9[19]_i_2_n_0 ;
  wire \add_temp_9[19]_i_3_n_0 ;
  wire \add_temp_9[19]_i_4_n_0 ;
  wire \add_temp_9[19]_i_5_n_0 ;
  wire \add_temp_9[23]_i_2_n_0 ;
  wire \add_temp_9[23]_i_3_n_0 ;
  wire \add_temp_9[23]_i_4_n_0 ;
  wire \add_temp_9[23]_i_5_n_0 ;
  wire \add_temp_9[27]_i_2_n_0 ;
  wire \add_temp_9[27]_i_3_n_0 ;
  wire \add_temp_9[27]_i_4_n_0 ;
  wire \add_temp_9[27]_i_5_n_0 ;
  wire \add_temp_9[29]_i_2_n_0 ;
  wire \add_temp_9[29]_i_3_n_0 ;
  wire \add_temp_9[3]_i_2_n_0 ;
  wire \add_temp_9[3]_i_3_n_0 ;
  wire \add_temp_9[3]_i_4_n_0 ;
  wire \add_temp_9[3]_i_5_n_0 ;
  wire \add_temp_9[7]_i_2_n_0 ;
  wire \add_temp_9[7]_i_3_n_0 ;
  wire \add_temp_9[7]_i_4_n_0 ;
  wire \add_temp_9[7]_i_5_n_0 ;
  wire \add_temp_9_reg[11]_i_1_n_0 ;
  wire \add_temp_9_reg[11]_i_1_n_1 ;
  wire \add_temp_9_reg[11]_i_1_n_2 ;
  wire \add_temp_9_reg[11]_i_1_n_3 ;
  wire \add_temp_9_reg[11]_i_1_n_4 ;
  wire \add_temp_9_reg[11]_i_1_n_5 ;
  wire \add_temp_9_reg[11]_i_1_n_6 ;
  wire \add_temp_9_reg[11]_i_1_n_7 ;
  wire \add_temp_9_reg[15]_i_1_n_0 ;
  wire \add_temp_9_reg[15]_i_1_n_1 ;
  wire \add_temp_9_reg[15]_i_1_n_2 ;
  wire \add_temp_9_reg[15]_i_1_n_3 ;
  wire \add_temp_9_reg[15]_i_1_n_4 ;
  wire \add_temp_9_reg[15]_i_1_n_5 ;
  wire \add_temp_9_reg[15]_i_1_n_6 ;
  wire \add_temp_9_reg[15]_i_1_n_7 ;
  wire \add_temp_9_reg[19]_i_1_n_0 ;
  wire \add_temp_9_reg[19]_i_1_n_1 ;
  wire \add_temp_9_reg[19]_i_1_n_2 ;
  wire \add_temp_9_reg[19]_i_1_n_3 ;
  wire \add_temp_9_reg[19]_i_1_n_4 ;
  wire \add_temp_9_reg[19]_i_1_n_5 ;
  wire \add_temp_9_reg[19]_i_1_n_6 ;
  wire \add_temp_9_reg[19]_i_1_n_7 ;
  wire \add_temp_9_reg[23]_i_1_n_0 ;
  wire \add_temp_9_reg[23]_i_1_n_1 ;
  wire \add_temp_9_reg[23]_i_1_n_2 ;
  wire \add_temp_9_reg[23]_i_1_n_3 ;
  wire \add_temp_9_reg[23]_i_1_n_4 ;
  wire \add_temp_9_reg[23]_i_1_n_5 ;
  wire \add_temp_9_reg[23]_i_1_n_6 ;
  wire \add_temp_9_reg[23]_i_1_n_7 ;
  wire \add_temp_9_reg[27]_i_1_n_0 ;
  wire \add_temp_9_reg[27]_i_1_n_1 ;
  wire \add_temp_9_reg[27]_i_1_n_2 ;
  wire \add_temp_9_reg[27]_i_1_n_3 ;
  wire \add_temp_9_reg[27]_i_1_n_4 ;
  wire \add_temp_9_reg[27]_i_1_n_5 ;
  wire \add_temp_9_reg[27]_i_1_n_6 ;
  wire \add_temp_9_reg[27]_i_1_n_7 ;
  wire \add_temp_9_reg[29]_i_1_n_3 ;
  wire \add_temp_9_reg[29]_i_1_n_6 ;
  wire \add_temp_9_reg[29]_i_1_n_7 ;
  wire \add_temp_9_reg[3]_i_1_n_0 ;
  wire \add_temp_9_reg[3]_i_1_n_1 ;
  wire \add_temp_9_reg[3]_i_1_n_2 ;
  wire \add_temp_9_reg[3]_i_1_n_3 ;
  wire \add_temp_9_reg[3]_i_1_n_4 ;
  wire \add_temp_9_reg[3]_i_1_n_5 ;
  wire \add_temp_9_reg[3]_i_1_n_6 ;
  wire \add_temp_9_reg[3]_i_1_n_7 ;
  wire \add_temp_9_reg[7]_i_1_n_0 ;
  wire \add_temp_9_reg[7]_i_1_n_1 ;
  wire \add_temp_9_reg[7]_i_1_n_2 ;
  wire \add_temp_9_reg[7]_i_1_n_3 ;
  wire \add_temp_9_reg[7]_i_1_n_4 ;
  wire \add_temp_9_reg[7]_i_1_n_5 ;
  wire \add_temp_9_reg[7]_i_1_n_6 ;
  wire \add_temp_9_reg[7]_i_1_n_7 ;
  wire \add_temp_9_reg_n_0_[0] ;
  wire \add_temp_9_reg_n_0_[10] ;
  wire \add_temp_9_reg_n_0_[11] ;
  wire \add_temp_9_reg_n_0_[12] ;
  wire \add_temp_9_reg_n_0_[13] ;
  wire \add_temp_9_reg_n_0_[14] ;
  wire \add_temp_9_reg_n_0_[15] ;
  wire \add_temp_9_reg_n_0_[16] ;
  wire \add_temp_9_reg_n_0_[17] ;
  wire \add_temp_9_reg_n_0_[18] ;
  wire \add_temp_9_reg_n_0_[19] ;
  wire \add_temp_9_reg_n_0_[1] ;
  wire \add_temp_9_reg_n_0_[20] ;
  wire \add_temp_9_reg_n_0_[21] ;
  wire \add_temp_9_reg_n_0_[22] ;
  wire \add_temp_9_reg_n_0_[23] ;
  wire \add_temp_9_reg_n_0_[24] ;
  wire \add_temp_9_reg_n_0_[25] ;
  wire \add_temp_9_reg_n_0_[26] ;
  wire \add_temp_9_reg_n_0_[27] ;
  wire \add_temp_9_reg_n_0_[28] ;
  wire \add_temp_9_reg_n_0_[29] ;
  wire \add_temp_9_reg_n_0_[2] ;
  wire \add_temp_9_reg_n_0_[3] ;
  wire \add_temp_9_reg_n_0_[4] ;
  wire \add_temp_9_reg_n_0_[5] ;
  wire \add_temp_9_reg_n_0_[6] ;
  wire \add_temp_9_reg_n_0_[7] ;
  wire \add_temp_9_reg_n_0_[8] ;
  wire \add_temp_9_reg_n_0_[9] ;
  wire \add_temp_reg[11]_i_1_n_0 ;
  wire \add_temp_reg[11]_i_1_n_1 ;
  wire \add_temp_reg[11]_i_1_n_2 ;
  wire \add_temp_reg[11]_i_1_n_3 ;
  wire \add_temp_reg[11]_i_1_n_4 ;
  wire \add_temp_reg[11]_i_1_n_5 ;
  wire \add_temp_reg[11]_i_1_n_6 ;
  wire \add_temp_reg[11]_i_1_n_7 ;
  wire \add_temp_reg[15]_i_1_n_0 ;
  wire \add_temp_reg[15]_i_1_n_1 ;
  wire \add_temp_reg[15]_i_1_n_2 ;
  wire \add_temp_reg[15]_i_1_n_3 ;
  wire \add_temp_reg[15]_i_1_n_4 ;
  wire \add_temp_reg[15]_i_1_n_5 ;
  wire \add_temp_reg[15]_i_1_n_6 ;
  wire \add_temp_reg[15]_i_1_n_7 ;
  wire \add_temp_reg[19]_i_1_n_0 ;
  wire \add_temp_reg[19]_i_1_n_1 ;
  wire \add_temp_reg[19]_i_1_n_2 ;
  wire \add_temp_reg[19]_i_1_n_3 ;
  wire \add_temp_reg[19]_i_1_n_4 ;
  wire \add_temp_reg[19]_i_1_n_5 ;
  wire \add_temp_reg[19]_i_1_n_6 ;
  wire \add_temp_reg[19]_i_1_n_7 ;
  wire \add_temp_reg[23]_i_1_n_0 ;
  wire \add_temp_reg[23]_i_1_n_1 ;
  wire \add_temp_reg[23]_i_1_n_2 ;
  wire \add_temp_reg[23]_i_1_n_3 ;
  wire \add_temp_reg[23]_i_1_n_4 ;
  wire \add_temp_reg[23]_i_1_n_5 ;
  wire \add_temp_reg[23]_i_1_n_6 ;
  wire \add_temp_reg[23]_i_1_n_7 ;
  wire \add_temp_reg[27]_i_1_n_0 ;
  wire \add_temp_reg[27]_i_1_n_1 ;
  wire \add_temp_reg[27]_i_1_n_2 ;
  wire \add_temp_reg[27]_i_1_n_3 ;
  wire \add_temp_reg[27]_i_1_n_4 ;
  wire \add_temp_reg[27]_i_1_n_5 ;
  wire \add_temp_reg[27]_i_1_n_6 ;
  wire \add_temp_reg[27]_i_1_n_7 ;
  wire \add_temp_reg[29]_i_1_n_3 ;
  wire \add_temp_reg[29]_i_1_n_6 ;
  wire \add_temp_reg[29]_i_1_n_7 ;
  wire \add_temp_reg[3]_i_1_n_0 ;
  wire \add_temp_reg[3]_i_1_n_1 ;
  wire \add_temp_reg[3]_i_1_n_2 ;
  wire \add_temp_reg[3]_i_1_n_3 ;
  wire \add_temp_reg[3]_i_1_n_4 ;
  wire \add_temp_reg[3]_i_1_n_5 ;
  wire \add_temp_reg[3]_i_1_n_6 ;
  wire \add_temp_reg[3]_i_1_n_7 ;
  wire \add_temp_reg[7]_i_1_n_0 ;
  wire \add_temp_reg[7]_i_1_n_1 ;
  wire \add_temp_reg[7]_i_1_n_2 ;
  wire \add_temp_reg[7]_i_1_n_3 ;
  wire \add_temp_reg[7]_i_1_n_4 ;
  wire \add_temp_reg[7]_i_1_n_5 ;
  wire \add_temp_reg[7]_i_1_n_6 ;
  wire \add_temp_reg[7]_i_1_n_7 ;
  wire \add_temp_reg_n_0_[0] ;
  wire \add_temp_reg_n_0_[10] ;
  wire \add_temp_reg_n_0_[11] ;
  wire \add_temp_reg_n_0_[12] ;
  wire \add_temp_reg_n_0_[13] ;
  wire \add_temp_reg_n_0_[14] ;
  wire \add_temp_reg_n_0_[15] ;
  wire \add_temp_reg_n_0_[16] ;
  wire \add_temp_reg_n_0_[17] ;
  wire \add_temp_reg_n_0_[18] ;
  wire \add_temp_reg_n_0_[19] ;
  wire \add_temp_reg_n_0_[1] ;
  wire \add_temp_reg_n_0_[20] ;
  wire \add_temp_reg_n_0_[21] ;
  wire \add_temp_reg_n_0_[22] ;
  wire \add_temp_reg_n_0_[23] ;
  wire \add_temp_reg_n_0_[24] ;
  wire \add_temp_reg_n_0_[25] ;
  wire \add_temp_reg_n_0_[26] ;
  wire \add_temp_reg_n_0_[27] ;
  wire \add_temp_reg_n_0_[28] ;
  wire \add_temp_reg_n_0_[29] ;
  wire \add_temp_reg_n_0_[2] ;
  wire \add_temp_reg_n_0_[3] ;
  wire \add_temp_reg_n_0_[4] ;
  wire \add_temp_reg_n_0_[5] ;
  wire \add_temp_reg_n_0_[6] ;
  wire \add_temp_reg_n_0_[7] ;
  wire \add_temp_reg_n_0_[8] ;
  wire \add_temp_reg_n_0_[9] ;
  wire \delay_pipeline_reg[12][0]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][10]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][11]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][12]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][13]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][1]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][2]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][3]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][4]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][5]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][6]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][7]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][8]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[12][9]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ;
  wire \delay_pipeline_reg[13][0]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][10]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][11]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][12]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][13]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][1]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][2]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][3]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][4]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][5]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][6]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][7]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][8]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire \delay_pipeline_reg[13][9]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ;
  wire [13:0]\delay_pipeline_reg[14]_0 ;
  wire [13:0]\delay_pipeline_reg[15]_1 ;
  wire delay_pipeline_reg_gate__0_n_0;
  wire delay_pipeline_reg_gate__10_n_0;
  wire delay_pipeline_reg_gate__11_n_0;
  wire delay_pipeline_reg_gate__12_n_0;
  wire delay_pipeline_reg_gate__1_n_0;
  wire delay_pipeline_reg_gate__2_n_0;
  wire delay_pipeline_reg_gate__3_n_0;
  wire delay_pipeline_reg_gate__4_n_0;
  wire delay_pipeline_reg_gate__5_n_0;
  wire delay_pipeline_reg_gate__6_n_0;
  wire delay_pipeline_reg_gate__7_n_0;
  wire delay_pipeline_reg_gate__8_n_0;
  wire delay_pipeline_reg_gate__9_n_0;
  wire delay_pipeline_reg_gate_n_0;
  wire delay_pipeline_reg_r_0_n_0;
  wire delay_pipeline_reg_r_10_n_0;
  wire delay_pipeline_reg_r_11_n_0;
  wire delay_pipeline_reg_r_12_n_0;
  wire delay_pipeline_reg_r_1_n_0;
  wire delay_pipeline_reg_r_2_n_0;
  wire delay_pipeline_reg_r_3_n_0;
  wire delay_pipeline_reg_r_4_n_0;
  wire delay_pipeline_reg_r_5_n_0;
  wire delay_pipeline_reg_r_6_n_0;
  wire delay_pipeline_reg_r_7_n_0;
  wire delay_pipeline_reg_r_8_n_0;
  wire delay_pipeline_reg_r_9_n_0;
  wire delay_pipeline_reg_r_n_0;
  wire product10_reg_n_100;
  wire product10_reg_n_101;
  wire product10_reg_n_102;
  wire product10_reg_n_103;
  wire product10_reg_n_104;
  wire product10_reg_n_105;
  wire product10_reg_n_24;
  wire product10_reg_n_25;
  wire product10_reg_n_26;
  wire product10_reg_n_27;
  wire product10_reg_n_28;
  wire product10_reg_n_29;
  wire product10_reg_n_30;
  wire product10_reg_n_31;
  wire product10_reg_n_32;
  wire product10_reg_n_33;
  wire product10_reg_n_34;
  wire product10_reg_n_35;
  wire product10_reg_n_36;
  wire product10_reg_n_37;
  wire product10_reg_n_38;
  wire product10_reg_n_39;
  wire product10_reg_n_40;
  wire product10_reg_n_41;
  wire product10_reg_n_42;
  wire product10_reg_n_43;
  wire product10_reg_n_44;
  wire product10_reg_n_45;
  wire product10_reg_n_46;
  wire product10_reg_n_47;
  wire product10_reg_n_48;
  wire product10_reg_n_49;
  wire product10_reg_n_50;
  wire product10_reg_n_51;
  wire product10_reg_n_52;
  wire product10_reg_n_53;
  wire product10_reg_n_82;
  wire product10_reg_n_83;
  wire product10_reg_n_84;
  wire product10_reg_n_85;
  wire product10_reg_n_86;
  wire product10_reg_n_87;
  wire product10_reg_n_88;
  wire product10_reg_n_89;
  wire product10_reg_n_90;
  wire product10_reg_n_91;
  wire product10_reg_n_92;
  wire product10_reg_n_93;
  wire product10_reg_n_94;
  wire product10_reg_n_95;
  wire product10_reg_n_96;
  wire product10_reg_n_97;
  wire product10_reg_n_98;
  wire product10_reg_n_99;
  wire product11_reg_n_100;
  wire product11_reg_n_101;
  wire product11_reg_n_102;
  wire product11_reg_n_103;
  wire product11_reg_n_104;
  wire product11_reg_n_105;
  wire product11_reg_n_24;
  wire product11_reg_n_25;
  wire product11_reg_n_26;
  wire product11_reg_n_27;
  wire product11_reg_n_28;
  wire product11_reg_n_29;
  wire product11_reg_n_30;
  wire product11_reg_n_31;
  wire product11_reg_n_32;
  wire product11_reg_n_33;
  wire product11_reg_n_34;
  wire product11_reg_n_35;
  wire product11_reg_n_36;
  wire product11_reg_n_37;
  wire product11_reg_n_38;
  wire product11_reg_n_39;
  wire product11_reg_n_40;
  wire product11_reg_n_41;
  wire product11_reg_n_42;
  wire product11_reg_n_43;
  wire product11_reg_n_44;
  wire product11_reg_n_45;
  wire product11_reg_n_46;
  wire product11_reg_n_47;
  wire product11_reg_n_48;
  wire product11_reg_n_49;
  wire product11_reg_n_50;
  wire product11_reg_n_51;
  wire product11_reg_n_52;
  wire product11_reg_n_53;
  wire product11_reg_n_82;
  wire product11_reg_n_83;
  wire product11_reg_n_84;
  wire product11_reg_n_85;
  wire product11_reg_n_86;
  wire product11_reg_n_87;
  wire product11_reg_n_88;
  wire product11_reg_n_89;
  wire product11_reg_n_90;
  wire product11_reg_n_91;
  wire product11_reg_n_92;
  wire product11_reg_n_93;
  wire product11_reg_n_94;
  wire product11_reg_n_95;
  wire product11_reg_n_96;
  wire product11_reg_n_97;
  wire product11_reg_n_98;
  wire product11_reg_n_99;
  wire product12_reg_n_100;
  wire product12_reg_n_101;
  wire product12_reg_n_102;
  wire product12_reg_n_103;
  wire product12_reg_n_104;
  wire product12_reg_n_105;
  wire product12_reg_n_24;
  wire product12_reg_n_25;
  wire product12_reg_n_26;
  wire product12_reg_n_27;
  wire product12_reg_n_28;
  wire product12_reg_n_29;
  wire product12_reg_n_30;
  wire product12_reg_n_31;
  wire product12_reg_n_32;
  wire product12_reg_n_33;
  wire product12_reg_n_34;
  wire product12_reg_n_35;
  wire product12_reg_n_36;
  wire product12_reg_n_37;
  wire product12_reg_n_38;
  wire product12_reg_n_39;
  wire product12_reg_n_40;
  wire product12_reg_n_41;
  wire product12_reg_n_42;
  wire product12_reg_n_43;
  wire product12_reg_n_44;
  wire product12_reg_n_45;
  wire product12_reg_n_46;
  wire product12_reg_n_47;
  wire product12_reg_n_48;
  wire product12_reg_n_49;
  wire product12_reg_n_50;
  wire product12_reg_n_51;
  wire product12_reg_n_52;
  wire product12_reg_n_53;
  wire product12_reg_n_82;
  wire product12_reg_n_83;
  wire product12_reg_n_84;
  wire product12_reg_n_85;
  wire product12_reg_n_86;
  wire product12_reg_n_87;
  wire product12_reg_n_88;
  wire product12_reg_n_89;
  wire product12_reg_n_90;
  wire product12_reg_n_91;
  wire product12_reg_n_92;
  wire product12_reg_n_93;
  wire product12_reg_n_94;
  wire product12_reg_n_95;
  wire product12_reg_n_96;
  wire product12_reg_n_97;
  wire product12_reg_n_98;
  wire product12_reg_n_99;
  wire product13_reg_n_100;
  wire product13_reg_n_101;
  wire product13_reg_n_102;
  wire product13_reg_n_103;
  wire product13_reg_n_104;
  wire product13_reg_n_105;
  wire product13_reg_n_24;
  wire product13_reg_n_25;
  wire product13_reg_n_26;
  wire product13_reg_n_27;
  wire product13_reg_n_28;
  wire product13_reg_n_29;
  wire product13_reg_n_30;
  wire product13_reg_n_31;
  wire product13_reg_n_32;
  wire product13_reg_n_33;
  wire product13_reg_n_34;
  wire product13_reg_n_35;
  wire product13_reg_n_36;
  wire product13_reg_n_37;
  wire product13_reg_n_38;
  wire product13_reg_n_39;
  wire product13_reg_n_40;
  wire product13_reg_n_41;
  wire product13_reg_n_42;
  wire product13_reg_n_43;
  wire product13_reg_n_44;
  wire product13_reg_n_45;
  wire product13_reg_n_46;
  wire product13_reg_n_47;
  wire product13_reg_n_48;
  wire product13_reg_n_49;
  wire product13_reg_n_50;
  wire product13_reg_n_51;
  wire product13_reg_n_52;
  wire product13_reg_n_53;
  wire product13_reg_n_82;
  wire product13_reg_n_83;
  wire product13_reg_n_84;
  wire product13_reg_n_85;
  wire product13_reg_n_86;
  wire product13_reg_n_87;
  wire product13_reg_n_88;
  wire product13_reg_n_89;
  wire product13_reg_n_90;
  wire product13_reg_n_91;
  wire product13_reg_n_92;
  wire product13_reg_n_93;
  wire product13_reg_n_94;
  wire product13_reg_n_95;
  wire product13_reg_n_96;
  wire product13_reg_n_97;
  wire product13_reg_n_98;
  wire product13_reg_n_99;
  wire product14_reg_n_100;
  wire product14_reg_n_101;
  wire product14_reg_n_102;
  wire product14_reg_n_103;
  wire product14_reg_n_104;
  wire product14_reg_n_105;
  wire product14_reg_n_24;
  wire product14_reg_n_25;
  wire product14_reg_n_26;
  wire product14_reg_n_27;
  wire product14_reg_n_28;
  wire product14_reg_n_29;
  wire product14_reg_n_30;
  wire product14_reg_n_31;
  wire product14_reg_n_32;
  wire product14_reg_n_33;
  wire product14_reg_n_34;
  wire product14_reg_n_35;
  wire product14_reg_n_36;
  wire product14_reg_n_37;
  wire product14_reg_n_38;
  wire product14_reg_n_39;
  wire product14_reg_n_40;
  wire product14_reg_n_41;
  wire product14_reg_n_42;
  wire product14_reg_n_43;
  wire product14_reg_n_44;
  wire product14_reg_n_45;
  wire product14_reg_n_46;
  wire product14_reg_n_47;
  wire product14_reg_n_48;
  wire product14_reg_n_49;
  wire product14_reg_n_50;
  wire product14_reg_n_51;
  wire product14_reg_n_52;
  wire product14_reg_n_53;
  wire product14_reg_n_82;
  wire product14_reg_n_83;
  wire product14_reg_n_84;
  wire product14_reg_n_85;
  wire product14_reg_n_86;
  wire product14_reg_n_87;
  wire product14_reg_n_88;
  wire product14_reg_n_89;
  wire product14_reg_n_90;
  wire product14_reg_n_91;
  wire product14_reg_n_92;
  wire product14_reg_n_93;
  wire product14_reg_n_94;
  wire product14_reg_n_95;
  wire product14_reg_n_96;
  wire product14_reg_n_97;
  wire product14_reg_n_98;
  wire product14_reg_n_99;
  wire product15_reg_n_100;
  wire product15_reg_n_101;
  wire product15_reg_n_102;
  wire product15_reg_n_103;
  wire product15_reg_n_104;
  wire product15_reg_n_105;
  wire product15_reg_n_24;
  wire product15_reg_n_25;
  wire product15_reg_n_26;
  wire product15_reg_n_27;
  wire product15_reg_n_28;
  wire product15_reg_n_29;
  wire product15_reg_n_30;
  wire product15_reg_n_31;
  wire product15_reg_n_32;
  wire product15_reg_n_33;
  wire product15_reg_n_34;
  wire product15_reg_n_35;
  wire product15_reg_n_36;
  wire product15_reg_n_37;
  wire product15_reg_n_38;
  wire product15_reg_n_39;
  wire product15_reg_n_40;
  wire product15_reg_n_41;
  wire product15_reg_n_42;
  wire product15_reg_n_43;
  wire product15_reg_n_44;
  wire product15_reg_n_45;
  wire product15_reg_n_46;
  wire product15_reg_n_47;
  wire product15_reg_n_48;
  wire product15_reg_n_49;
  wire product15_reg_n_50;
  wire product15_reg_n_51;
  wire product15_reg_n_52;
  wire product15_reg_n_53;
  wire product15_reg_n_82;
  wire product15_reg_n_83;
  wire product15_reg_n_84;
  wire product15_reg_n_85;
  wire product15_reg_n_86;
  wire product15_reg_n_87;
  wire product15_reg_n_88;
  wire product15_reg_n_89;
  wire product15_reg_n_90;
  wire product15_reg_n_91;
  wire product15_reg_n_92;
  wire product15_reg_n_93;
  wire product15_reg_n_94;
  wire product15_reg_n_95;
  wire product15_reg_n_96;
  wire product15_reg_n_97;
  wire product15_reg_n_98;
  wire product15_reg_n_99;
  wire product16_reg_n_100;
  wire product16_reg_n_101;
  wire product16_reg_n_102;
  wire product16_reg_n_103;
  wire product16_reg_n_104;
  wire product16_reg_n_105;
  wire product16_reg_n_82;
  wire product16_reg_n_83;
  wire product16_reg_n_84;
  wire product16_reg_n_85;
  wire product16_reg_n_86;
  wire product16_reg_n_87;
  wire product16_reg_n_88;
  wire product16_reg_n_89;
  wire product16_reg_n_90;
  wire product16_reg_n_91;
  wire product16_reg_n_92;
  wire product16_reg_n_93;
  wire product16_reg_n_94;
  wire product16_reg_n_95;
  wire product16_reg_n_96;
  wire product16_reg_n_97;
  wire product16_reg_n_98;
  wire product16_reg_n_99;
  wire product17_reg_n_100;
  wire product17_reg_n_101;
  wire product17_reg_n_102;
  wire product17_reg_n_103;
  wire product17_reg_n_104;
  wire product17_reg_n_105;
  wire product17_reg_n_77;
  wire product17_reg_n_78;
  wire product17_reg_n_79;
  wire product17_reg_n_80;
  wire product17_reg_n_81;
  wire product17_reg_n_82;
  wire product17_reg_n_83;
  wire product17_reg_n_84;
  wire product17_reg_n_85;
  wire product17_reg_n_86;
  wire product17_reg_n_87;
  wire product17_reg_n_88;
  wire product17_reg_n_89;
  wire product17_reg_n_90;
  wire product17_reg_n_91;
  wire product17_reg_n_92;
  wire product17_reg_n_93;
  wire product17_reg_n_94;
  wire product17_reg_n_95;
  wire product17_reg_n_96;
  wire product17_reg_n_97;
  wire product17_reg_n_98;
  wire product17_reg_n_99;
  wire product18_reg_n_100;
  wire product18_reg_n_101;
  wire product18_reg_n_102;
  wire product18_reg_n_103;
  wire product18_reg_n_104;
  wire product18_reg_n_105;
  wire product18_reg_n_24;
  wire product18_reg_n_25;
  wire product18_reg_n_26;
  wire product18_reg_n_27;
  wire product18_reg_n_28;
  wire product18_reg_n_29;
  wire product18_reg_n_30;
  wire product18_reg_n_31;
  wire product18_reg_n_32;
  wire product18_reg_n_33;
  wire product18_reg_n_34;
  wire product18_reg_n_35;
  wire product18_reg_n_36;
  wire product18_reg_n_37;
  wire product18_reg_n_38;
  wire product18_reg_n_39;
  wire product18_reg_n_40;
  wire product18_reg_n_41;
  wire product18_reg_n_42;
  wire product18_reg_n_43;
  wire product18_reg_n_44;
  wire product18_reg_n_45;
  wire product18_reg_n_46;
  wire product18_reg_n_47;
  wire product18_reg_n_48;
  wire product18_reg_n_49;
  wire product18_reg_n_50;
  wire product18_reg_n_51;
  wire product18_reg_n_52;
  wire product18_reg_n_53;
  wire product18_reg_n_82;
  wire product18_reg_n_83;
  wire product18_reg_n_84;
  wire product18_reg_n_85;
  wire product18_reg_n_86;
  wire product18_reg_n_87;
  wire product18_reg_n_88;
  wire product18_reg_n_89;
  wire product18_reg_n_90;
  wire product18_reg_n_91;
  wire product18_reg_n_92;
  wire product18_reg_n_93;
  wire product18_reg_n_94;
  wire product18_reg_n_95;
  wire product18_reg_n_96;
  wire product18_reg_n_97;
  wire product18_reg_n_98;
  wire product18_reg_n_99;
  wire product19_reg_n_100;
  wire product19_reg_n_101;
  wire product19_reg_n_102;
  wire product19_reg_n_103;
  wire product19_reg_n_104;
  wire product19_reg_n_105;
  wire product19_reg_n_24;
  wire product19_reg_n_25;
  wire product19_reg_n_26;
  wire product19_reg_n_27;
  wire product19_reg_n_28;
  wire product19_reg_n_29;
  wire product19_reg_n_30;
  wire product19_reg_n_31;
  wire product19_reg_n_32;
  wire product19_reg_n_33;
  wire product19_reg_n_34;
  wire product19_reg_n_35;
  wire product19_reg_n_36;
  wire product19_reg_n_37;
  wire product19_reg_n_38;
  wire product19_reg_n_39;
  wire product19_reg_n_40;
  wire product19_reg_n_41;
  wire product19_reg_n_42;
  wire product19_reg_n_43;
  wire product19_reg_n_44;
  wire product19_reg_n_45;
  wire product19_reg_n_46;
  wire product19_reg_n_47;
  wire product19_reg_n_48;
  wire product19_reg_n_49;
  wire product19_reg_n_50;
  wire product19_reg_n_51;
  wire product19_reg_n_52;
  wire product19_reg_n_53;
  wire product19_reg_n_82;
  wire product19_reg_n_83;
  wire product19_reg_n_84;
  wire product19_reg_n_85;
  wire product19_reg_n_86;
  wire product19_reg_n_87;
  wire product19_reg_n_88;
  wire product19_reg_n_89;
  wire product19_reg_n_90;
  wire product19_reg_n_91;
  wire product19_reg_n_92;
  wire product19_reg_n_93;
  wire product19_reg_n_94;
  wire product19_reg_n_95;
  wire product19_reg_n_96;
  wire product19_reg_n_97;
  wire product19_reg_n_98;
  wire product19_reg_n_99;
  wire product20_reg_n_100;
  wire product20_reg_n_101;
  wire product20_reg_n_102;
  wire product20_reg_n_103;
  wire product20_reg_n_104;
  wire product20_reg_n_105;
  wire product20_reg_n_24;
  wire product20_reg_n_25;
  wire product20_reg_n_26;
  wire product20_reg_n_27;
  wire product20_reg_n_28;
  wire product20_reg_n_29;
  wire product20_reg_n_30;
  wire product20_reg_n_31;
  wire product20_reg_n_32;
  wire product20_reg_n_33;
  wire product20_reg_n_34;
  wire product20_reg_n_35;
  wire product20_reg_n_36;
  wire product20_reg_n_37;
  wire product20_reg_n_38;
  wire product20_reg_n_39;
  wire product20_reg_n_40;
  wire product20_reg_n_41;
  wire product20_reg_n_42;
  wire product20_reg_n_43;
  wire product20_reg_n_44;
  wire product20_reg_n_45;
  wire product20_reg_n_46;
  wire product20_reg_n_47;
  wire product20_reg_n_48;
  wire product20_reg_n_49;
  wire product20_reg_n_50;
  wire product20_reg_n_51;
  wire product20_reg_n_52;
  wire product20_reg_n_53;
  wire product20_reg_n_82;
  wire product20_reg_n_83;
  wire product20_reg_n_84;
  wire product20_reg_n_85;
  wire product20_reg_n_86;
  wire product20_reg_n_87;
  wire product20_reg_n_88;
  wire product20_reg_n_89;
  wire product20_reg_n_90;
  wire product20_reg_n_91;
  wire product20_reg_n_92;
  wire product20_reg_n_93;
  wire product20_reg_n_94;
  wire product20_reg_n_95;
  wire product20_reg_n_96;
  wire product20_reg_n_97;
  wire product20_reg_n_98;
  wire product20_reg_n_99;
  wire product21_reg_n_100;
  wire product21_reg_n_101;
  wire product21_reg_n_102;
  wire product21_reg_n_103;
  wire product21_reg_n_104;
  wire product21_reg_n_105;
  wire product21_reg_n_24;
  wire product21_reg_n_25;
  wire product21_reg_n_26;
  wire product21_reg_n_27;
  wire product21_reg_n_28;
  wire product21_reg_n_29;
  wire product21_reg_n_30;
  wire product21_reg_n_31;
  wire product21_reg_n_32;
  wire product21_reg_n_33;
  wire product21_reg_n_34;
  wire product21_reg_n_35;
  wire product21_reg_n_36;
  wire product21_reg_n_37;
  wire product21_reg_n_38;
  wire product21_reg_n_39;
  wire product21_reg_n_40;
  wire product21_reg_n_41;
  wire product21_reg_n_42;
  wire product21_reg_n_43;
  wire product21_reg_n_44;
  wire product21_reg_n_45;
  wire product21_reg_n_46;
  wire product21_reg_n_47;
  wire product21_reg_n_48;
  wire product21_reg_n_49;
  wire product21_reg_n_50;
  wire product21_reg_n_51;
  wire product21_reg_n_52;
  wire product21_reg_n_53;
  wire product21_reg_n_82;
  wire product21_reg_n_83;
  wire product21_reg_n_84;
  wire product21_reg_n_85;
  wire product21_reg_n_86;
  wire product21_reg_n_87;
  wire product21_reg_n_88;
  wire product21_reg_n_89;
  wire product21_reg_n_90;
  wire product21_reg_n_91;
  wire product21_reg_n_92;
  wire product21_reg_n_93;
  wire product21_reg_n_94;
  wire product21_reg_n_95;
  wire product21_reg_n_96;
  wire product21_reg_n_97;
  wire product21_reg_n_98;
  wire product21_reg_n_99;
  wire product22_reg_n_100;
  wire product22_reg_n_101;
  wire product22_reg_n_102;
  wire product22_reg_n_103;
  wire product22_reg_n_104;
  wire product22_reg_n_105;
  wire product22_reg_n_24;
  wire product22_reg_n_25;
  wire product22_reg_n_26;
  wire product22_reg_n_27;
  wire product22_reg_n_28;
  wire product22_reg_n_29;
  wire product22_reg_n_30;
  wire product22_reg_n_31;
  wire product22_reg_n_32;
  wire product22_reg_n_33;
  wire product22_reg_n_34;
  wire product22_reg_n_35;
  wire product22_reg_n_36;
  wire product22_reg_n_37;
  wire product22_reg_n_38;
  wire product22_reg_n_39;
  wire product22_reg_n_40;
  wire product22_reg_n_41;
  wire product22_reg_n_42;
  wire product22_reg_n_43;
  wire product22_reg_n_44;
  wire product22_reg_n_45;
  wire product22_reg_n_46;
  wire product22_reg_n_47;
  wire product22_reg_n_48;
  wire product22_reg_n_49;
  wire product22_reg_n_50;
  wire product22_reg_n_51;
  wire product22_reg_n_52;
  wire product22_reg_n_53;
  wire product22_reg_n_82;
  wire product22_reg_n_83;
  wire product22_reg_n_84;
  wire product22_reg_n_85;
  wire product22_reg_n_86;
  wire product22_reg_n_87;
  wire product22_reg_n_88;
  wire product22_reg_n_89;
  wire product22_reg_n_90;
  wire product22_reg_n_91;
  wire product22_reg_n_92;
  wire product22_reg_n_93;
  wire product22_reg_n_94;
  wire product22_reg_n_95;
  wire product22_reg_n_96;
  wire product22_reg_n_97;
  wire product22_reg_n_98;
  wire product22_reg_n_99;
  wire product23_reg_n_100;
  wire product23_reg_n_101;
  wire product23_reg_n_102;
  wire product23_reg_n_103;
  wire product23_reg_n_104;
  wire product23_reg_n_105;
  wire product23_reg_n_24;
  wire product23_reg_n_25;
  wire product23_reg_n_26;
  wire product23_reg_n_27;
  wire product23_reg_n_28;
  wire product23_reg_n_29;
  wire product23_reg_n_30;
  wire product23_reg_n_31;
  wire product23_reg_n_32;
  wire product23_reg_n_33;
  wire product23_reg_n_34;
  wire product23_reg_n_35;
  wire product23_reg_n_36;
  wire product23_reg_n_37;
  wire product23_reg_n_38;
  wire product23_reg_n_39;
  wire product23_reg_n_40;
  wire product23_reg_n_41;
  wire product23_reg_n_42;
  wire product23_reg_n_43;
  wire product23_reg_n_44;
  wire product23_reg_n_45;
  wire product23_reg_n_46;
  wire product23_reg_n_47;
  wire product23_reg_n_48;
  wire product23_reg_n_49;
  wire product23_reg_n_50;
  wire product23_reg_n_51;
  wire product23_reg_n_52;
  wire product23_reg_n_53;
  wire product23_reg_n_82;
  wire product23_reg_n_83;
  wire product23_reg_n_84;
  wire product23_reg_n_85;
  wire product23_reg_n_86;
  wire product23_reg_n_87;
  wire product23_reg_n_88;
  wire product23_reg_n_89;
  wire product23_reg_n_90;
  wire product23_reg_n_91;
  wire product23_reg_n_92;
  wire product23_reg_n_93;
  wire product23_reg_n_94;
  wire product23_reg_n_95;
  wire product23_reg_n_96;
  wire product23_reg_n_97;
  wire product23_reg_n_98;
  wire product23_reg_n_99;
  wire product24_reg_n_100;
  wire product24_reg_n_101;
  wire product24_reg_n_102;
  wire product24_reg_n_103;
  wire product24_reg_n_104;
  wire product24_reg_n_105;
  wire product24_reg_n_24;
  wire product24_reg_n_25;
  wire product24_reg_n_26;
  wire product24_reg_n_27;
  wire product24_reg_n_28;
  wire product24_reg_n_29;
  wire product24_reg_n_30;
  wire product24_reg_n_31;
  wire product24_reg_n_32;
  wire product24_reg_n_33;
  wire product24_reg_n_34;
  wire product24_reg_n_35;
  wire product24_reg_n_36;
  wire product24_reg_n_37;
  wire product24_reg_n_38;
  wire product24_reg_n_39;
  wire product24_reg_n_40;
  wire product24_reg_n_41;
  wire product24_reg_n_42;
  wire product24_reg_n_43;
  wire product24_reg_n_44;
  wire product24_reg_n_45;
  wire product24_reg_n_46;
  wire product24_reg_n_47;
  wire product24_reg_n_48;
  wire product24_reg_n_49;
  wire product24_reg_n_50;
  wire product24_reg_n_51;
  wire product24_reg_n_52;
  wire product24_reg_n_53;
  wire product24_reg_n_82;
  wire product24_reg_n_83;
  wire product24_reg_n_84;
  wire product24_reg_n_85;
  wire product24_reg_n_86;
  wire product24_reg_n_87;
  wire product24_reg_n_88;
  wire product24_reg_n_89;
  wire product24_reg_n_90;
  wire product24_reg_n_91;
  wire product24_reg_n_92;
  wire product24_reg_n_93;
  wire product24_reg_n_94;
  wire product24_reg_n_95;
  wire product24_reg_n_96;
  wire product24_reg_n_97;
  wire product24_reg_n_98;
  wire product24_reg_n_99;
  wire product25_reg_n_100;
  wire product25_reg_n_101;
  wire product25_reg_n_102;
  wire product25_reg_n_103;
  wire product25_reg_n_104;
  wire product25_reg_n_105;
  wire product25_reg_n_24;
  wire product25_reg_n_25;
  wire product25_reg_n_26;
  wire product25_reg_n_27;
  wire product25_reg_n_28;
  wire product25_reg_n_29;
  wire product25_reg_n_30;
  wire product25_reg_n_31;
  wire product25_reg_n_32;
  wire product25_reg_n_33;
  wire product25_reg_n_34;
  wire product25_reg_n_35;
  wire product25_reg_n_36;
  wire product25_reg_n_37;
  wire product25_reg_n_38;
  wire product25_reg_n_39;
  wire product25_reg_n_40;
  wire product25_reg_n_41;
  wire product25_reg_n_42;
  wire product25_reg_n_43;
  wire product25_reg_n_44;
  wire product25_reg_n_45;
  wire product25_reg_n_46;
  wire product25_reg_n_47;
  wire product25_reg_n_48;
  wire product25_reg_n_49;
  wire product25_reg_n_50;
  wire product25_reg_n_51;
  wire product25_reg_n_52;
  wire product25_reg_n_53;
  wire product25_reg_n_82;
  wire product25_reg_n_83;
  wire product25_reg_n_84;
  wire product25_reg_n_85;
  wire product25_reg_n_86;
  wire product25_reg_n_87;
  wire product25_reg_n_88;
  wire product25_reg_n_89;
  wire product25_reg_n_90;
  wire product25_reg_n_91;
  wire product25_reg_n_92;
  wire product25_reg_n_93;
  wire product25_reg_n_94;
  wire product25_reg_n_95;
  wire product25_reg_n_96;
  wire product25_reg_n_97;
  wire product25_reg_n_98;
  wire product25_reg_n_99;
  wire product26_reg_n_100;
  wire product26_reg_n_101;
  wire product26_reg_n_102;
  wire product26_reg_n_103;
  wire product26_reg_n_104;
  wire product26_reg_n_105;
  wire product26_reg_n_24;
  wire product26_reg_n_25;
  wire product26_reg_n_26;
  wire product26_reg_n_27;
  wire product26_reg_n_28;
  wire product26_reg_n_29;
  wire product26_reg_n_30;
  wire product26_reg_n_31;
  wire product26_reg_n_32;
  wire product26_reg_n_33;
  wire product26_reg_n_34;
  wire product26_reg_n_35;
  wire product26_reg_n_36;
  wire product26_reg_n_37;
  wire product26_reg_n_38;
  wire product26_reg_n_39;
  wire product26_reg_n_40;
  wire product26_reg_n_41;
  wire product26_reg_n_42;
  wire product26_reg_n_43;
  wire product26_reg_n_44;
  wire product26_reg_n_45;
  wire product26_reg_n_46;
  wire product26_reg_n_47;
  wire product26_reg_n_48;
  wire product26_reg_n_49;
  wire product26_reg_n_50;
  wire product26_reg_n_51;
  wire product26_reg_n_52;
  wire product26_reg_n_53;
  wire product26_reg_n_82;
  wire product26_reg_n_83;
  wire product26_reg_n_84;
  wire product26_reg_n_85;
  wire product26_reg_n_86;
  wire product26_reg_n_87;
  wire product26_reg_n_88;
  wire product26_reg_n_89;
  wire product26_reg_n_90;
  wire product26_reg_n_91;
  wire product26_reg_n_92;
  wire product26_reg_n_93;
  wire product26_reg_n_94;
  wire product26_reg_n_95;
  wire product26_reg_n_96;
  wire product26_reg_n_97;
  wire product26_reg_n_98;
  wire product26_reg_n_99;
  wire product27_reg_n_100;
  wire product27_reg_n_101;
  wire product27_reg_n_102;
  wire product27_reg_n_103;
  wire product27_reg_n_104;
  wire product27_reg_n_105;
  wire product27_reg_n_24;
  wire product27_reg_n_25;
  wire product27_reg_n_26;
  wire product27_reg_n_27;
  wire product27_reg_n_28;
  wire product27_reg_n_29;
  wire product27_reg_n_30;
  wire product27_reg_n_31;
  wire product27_reg_n_32;
  wire product27_reg_n_33;
  wire product27_reg_n_34;
  wire product27_reg_n_35;
  wire product27_reg_n_36;
  wire product27_reg_n_37;
  wire product27_reg_n_38;
  wire product27_reg_n_39;
  wire product27_reg_n_40;
  wire product27_reg_n_41;
  wire product27_reg_n_42;
  wire product27_reg_n_43;
  wire product27_reg_n_44;
  wire product27_reg_n_45;
  wire product27_reg_n_46;
  wire product27_reg_n_47;
  wire product27_reg_n_48;
  wire product27_reg_n_49;
  wire product27_reg_n_50;
  wire product27_reg_n_51;
  wire product27_reg_n_52;
  wire product27_reg_n_53;
  wire product27_reg_n_82;
  wire product27_reg_n_83;
  wire product27_reg_n_84;
  wire product27_reg_n_85;
  wire product27_reg_n_86;
  wire product27_reg_n_87;
  wire product27_reg_n_88;
  wire product27_reg_n_89;
  wire product27_reg_n_90;
  wire product27_reg_n_91;
  wire product27_reg_n_92;
  wire product27_reg_n_93;
  wire product27_reg_n_94;
  wire product27_reg_n_95;
  wire product27_reg_n_96;
  wire product27_reg_n_97;
  wire product27_reg_n_98;
  wire product27_reg_n_99;
  wire product28_reg_n_100;
  wire product28_reg_n_101;
  wire product28_reg_n_102;
  wire product28_reg_n_103;
  wire product28_reg_n_104;
  wire product28_reg_n_105;
  wire product28_reg_n_24;
  wire product28_reg_n_25;
  wire product28_reg_n_26;
  wire product28_reg_n_27;
  wire product28_reg_n_28;
  wire product28_reg_n_29;
  wire product28_reg_n_30;
  wire product28_reg_n_31;
  wire product28_reg_n_32;
  wire product28_reg_n_33;
  wire product28_reg_n_34;
  wire product28_reg_n_35;
  wire product28_reg_n_36;
  wire product28_reg_n_37;
  wire product28_reg_n_38;
  wire product28_reg_n_39;
  wire product28_reg_n_40;
  wire product28_reg_n_41;
  wire product28_reg_n_42;
  wire product28_reg_n_43;
  wire product28_reg_n_44;
  wire product28_reg_n_45;
  wire product28_reg_n_46;
  wire product28_reg_n_47;
  wire product28_reg_n_48;
  wire product28_reg_n_49;
  wire product28_reg_n_50;
  wire product28_reg_n_51;
  wire product28_reg_n_52;
  wire product28_reg_n_53;
  wire product28_reg_n_83;
  wire product28_reg_n_84;
  wire product28_reg_n_85;
  wire product28_reg_n_86;
  wire product28_reg_n_87;
  wire product28_reg_n_88;
  wire product28_reg_n_89;
  wire product28_reg_n_90;
  wire product28_reg_n_91;
  wire product28_reg_n_92;
  wire product28_reg_n_93;
  wire product28_reg_n_94;
  wire product28_reg_n_95;
  wire product28_reg_n_96;
  wire product28_reg_n_97;
  wire product28_reg_n_98;
  wire product28_reg_n_99;
  wire product29_reg_n_100;
  wire product29_reg_n_101;
  wire product29_reg_n_102;
  wire product29_reg_n_103;
  wire product29_reg_n_104;
  wire product29_reg_n_105;
  wire product29_reg_n_24;
  wire product29_reg_n_25;
  wire product29_reg_n_26;
  wire product29_reg_n_27;
  wire product29_reg_n_28;
  wire product29_reg_n_29;
  wire product29_reg_n_30;
  wire product29_reg_n_31;
  wire product29_reg_n_32;
  wire product29_reg_n_33;
  wire product29_reg_n_34;
  wire product29_reg_n_35;
  wire product29_reg_n_36;
  wire product29_reg_n_37;
  wire product29_reg_n_38;
  wire product29_reg_n_39;
  wire product29_reg_n_40;
  wire product29_reg_n_41;
  wire product29_reg_n_42;
  wire product29_reg_n_43;
  wire product29_reg_n_44;
  wire product29_reg_n_45;
  wire product29_reg_n_46;
  wire product29_reg_n_47;
  wire product29_reg_n_48;
  wire product29_reg_n_49;
  wire product29_reg_n_50;
  wire product29_reg_n_51;
  wire product29_reg_n_52;
  wire product29_reg_n_53;
  wire product29_reg_n_83;
  wire product29_reg_n_84;
  wire product29_reg_n_85;
  wire product29_reg_n_86;
  wire product29_reg_n_87;
  wire product29_reg_n_88;
  wire product29_reg_n_89;
  wire product29_reg_n_90;
  wire product29_reg_n_91;
  wire product29_reg_n_92;
  wire product29_reg_n_93;
  wire product29_reg_n_94;
  wire product29_reg_n_95;
  wire product29_reg_n_96;
  wire product29_reg_n_97;
  wire product29_reg_n_98;
  wire product29_reg_n_99;
  wire product2_reg_n_100;
  wire product2_reg_n_101;
  wire product2_reg_n_102;
  wire product2_reg_n_103;
  wire product2_reg_n_104;
  wire product2_reg_n_105;
  wire product2_reg_n_24;
  wire product2_reg_n_25;
  wire product2_reg_n_26;
  wire product2_reg_n_27;
  wire product2_reg_n_28;
  wire product2_reg_n_29;
  wire product2_reg_n_30;
  wire product2_reg_n_31;
  wire product2_reg_n_32;
  wire product2_reg_n_33;
  wire product2_reg_n_34;
  wire product2_reg_n_35;
  wire product2_reg_n_36;
  wire product2_reg_n_37;
  wire product2_reg_n_38;
  wire product2_reg_n_39;
  wire product2_reg_n_40;
  wire product2_reg_n_41;
  wire product2_reg_n_42;
  wire product2_reg_n_43;
  wire product2_reg_n_44;
  wire product2_reg_n_45;
  wire product2_reg_n_46;
  wire product2_reg_n_47;
  wire product2_reg_n_48;
  wire product2_reg_n_49;
  wire product2_reg_n_50;
  wire product2_reg_n_51;
  wire product2_reg_n_52;
  wire product2_reg_n_53;
  wire product2_reg_n_83;
  wire product2_reg_n_84;
  wire product2_reg_n_85;
  wire product2_reg_n_86;
  wire product2_reg_n_87;
  wire product2_reg_n_88;
  wire product2_reg_n_89;
  wire product2_reg_n_90;
  wire product2_reg_n_91;
  wire product2_reg_n_92;
  wire product2_reg_n_93;
  wire product2_reg_n_94;
  wire product2_reg_n_95;
  wire product2_reg_n_96;
  wire product2_reg_n_97;
  wire product2_reg_n_98;
  wire product2_reg_n_99;
  wire product30_reg_n_100;
  wire product30_reg_n_101;
  wire product30_reg_n_102;
  wire product30_reg_n_103;
  wire product30_reg_n_104;
  wire product30_reg_n_105;
  wire product30_reg_n_24;
  wire product30_reg_n_25;
  wire product30_reg_n_26;
  wire product30_reg_n_27;
  wire product30_reg_n_28;
  wire product30_reg_n_29;
  wire product30_reg_n_30;
  wire product30_reg_n_31;
  wire product30_reg_n_32;
  wire product30_reg_n_33;
  wire product30_reg_n_34;
  wire product30_reg_n_35;
  wire product30_reg_n_36;
  wire product30_reg_n_37;
  wire product30_reg_n_38;
  wire product30_reg_n_39;
  wire product30_reg_n_40;
  wire product30_reg_n_41;
  wire product30_reg_n_42;
  wire product30_reg_n_43;
  wire product30_reg_n_44;
  wire product30_reg_n_45;
  wire product30_reg_n_46;
  wire product30_reg_n_47;
  wire product30_reg_n_48;
  wire product30_reg_n_49;
  wire product30_reg_n_50;
  wire product30_reg_n_51;
  wire product30_reg_n_52;
  wire product30_reg_n_53;
  wire product30_reg_n_83;
  wire product30_reg_n_84;
  wire product30_reg_n_85;
  wire product30_reg_n_86;
  wire product30_reg_n_87;
  wire product30_reg_n_88;
  wire product30_reg_n_89;
  wire product30_reg_n_90;
  wire product30_reg_n_91;
  wire product30_reg_n_92;
  wire product30_reg_n_93;
  wire product30_reg_n_94;
  wire product30_reg_n_95;
  wire product30_reg_n_96;
  wire product30_reg_n_97;
  wire product30_reg_n_98;
  wire product30_reg_n_99;
  wire product31_reg_n_100;
  wire product31_reg_n_101;
  wire product31_reg_n_102;
  wire product31_reg_n_103;
  wire product31_reg_n_104;
  wire product31_reg_n_105;
  wire product31_reg_n_24;
  wire product31_reg_n_25;
  wire product31_reg_n_26;
  wire product31_reg_n_27;
  wire product31_reg_n_28;
  wire product31_reg_n_29;
  wire product31_reg_n_30;
  wire product31_reg_n_31;
  wire product31_reg_n_32;
  wire product31_reg_n_33;
  wire product31_reg_n_34;
  wire product31_reg_n_35;
  wire product31_reg_n_36;
  wire product31_reg_n_37;
  wire product31_reg_n_38;
  wire product31_reg_n_39;
  wire product31_reg_n_40;
  wire product31_reg_n_41;
  wire product31_reg_n_42;
  wire product31_reg_n_43;
  wire product31_reg_n_44;
  wire product31_reg_n_45;
  wire product31_reg_n_46;
  wire product31_reg_n_47;
  wire product31_reg_n_48;
  wire product31_reg_n_49;
  wire product31_reg_n_50;
  wire product31_reg_n_51;
  wire product31_reg_n_52;
  wire product31_reg_n_53;
  wire product31_reg_n_83;
  wire product31_reg_n_84;
  wire product31_reg_n_85;
  wire product31_reg_n_86;
  wire product31_reg_n_87;
  wire product31_reg_n_88;
  wire product31_reg_n_89;
  wire product31_reg_n_90;
  wire product31_reg_n_91;
  wire product31_reg_n_92;
  wire product31_reg_n_93;
  wire product31_reg_n_94;
  wire product31_reg_n_95;
  wire product31_reg_n_96;
  wire product31_reg_n_97;
  wire product31_reg_n_98;
  wire product31_reg_n_99;
  wire product32_reg_n_100;
  wire product32_reg_n_101;
  wire product32_reg_n_102;
  wire product32_reg_n_103;
  wire product32_reg_n_104;
  wire product32_reg_n_105;
  wire product32_reg_n_24;
  wire product32_reg_n_25;
  wire product32_reg_n_26;
  wire product32_reg_n_27;
  wire product32_reg_n_28;
  wire product32_reg_n_29;
  wire product32_reg_n_30;
  wire product32_reg_n_31;
  wire product32_reg_n_32;
  wire product32_reg_n_33;
  wire product32_reg_n_34;
  wire product32_reg_n_35;
  wire product32_reg_n_36;
  wire product32_reg_n_37;
  wire product32_reg_n_38;
  wire product32_reg_n_39;
  wire product32_reg_n_40;
  wire product32_reg_n_41;
  wire product32_reg_n_42;
  wire product32_reg_n_43;
  wire product32_reg_n_44;
  wire product32_reg_n_45;
  wire product32_reg_n_46;
  wire product32_reg_n_47;
  wire product32_reg_n_48;
  wire product32_reg_n_49;
  wire product32_reg_n_50;
  wire product32_reg_n_51;
  wire product32_reg_n_52;
  wire product32_reg_n_53;
  wire product32_reg_n_83;
  wire product32_reg_n_84;
  wire product32_reg_n_85;
  wire product32_reg_n_86;
  wire product32_reg_n_87;
  wire product32_reg_n_88;
  wire product32_reg_n_89;
  wire product32_reg_n_90;
  wire product32_reg_n_91;
  wire product32_reg_n_92;
  wire product32_reg_n_93;
  wire product32_reg_n_94;
  wire product32_reg_n_95;
  wire product32_reg_n_96;
  wire product32_reg_n_97;
  wire product32_reg_n_98;
  wire product32_reg_n_99;
  wire product33_reg_n_100;
  wire product33_reg_n_101;
  wire product33_reg_n_102;
  wire product33_reg_n_103;
  wire product33_reg_n_104;
  wire product33_reg_n_105;
  wire product33_reg_n_80;
  wire product33_reg_n_81;
  wire product33_reg_n_82;
  wire product33_reg_n_83;
  wire product33_reg_n_84;
  wire product33_reg_n_85;
  wire product33_reg_n_86;
  wire product33_reg_n_87;
  wire product33_reg_n_88;
  wire product33_reg_n_89;
  wire product33_reg_n_90;
  wire product33_reg_n_91;
  wire product33_reg_n_92;
  wire product33_reg_n_93;
  wire product33_reg_n_94;
  wire product33_reg_n_95;
  wire product33_reg_n_96;
  wire product33_reg_n_97;
  wire product33_reg_n_98;
  wire product33_reg_n_99;
  wire product3_reg_n_100;
  wire product3_reg_n_101;
  wire product3_reg_n_102;
  wire product3_reg_n_103;
  wire product3_reg_n_104;
  wire product3_reg_n_105;
  wire product3_reg_n_24;
  wire product3_reg_n_25;
  wire product3_reg_n_26;
  wire product3_reg_n_27;
  wire product3_reg_n_28;
  wire product3_reg_n_29;
  wire product3_reg_n_30;
  wire product3_reg_n_31;
  wire product3_reg_n_32;
  wire product3_reg_n_33;
  wire product3_reg_n_34;
  wire product3_reg_n_35;
  wire product3_reg_n_36;
  wire product3_reg_n_37;
  wire product3_reg_n_38;
  wire product3_reg_n_39;
  wire product3_reg_n_40;
  wire product3_reg_n_41;
  wire product3_reg_n_42;
  wire product3_reg_n_43;
  wire product3_reg_n_44;
  wire product3_reg_n_45;
  wire product3_reg_n_46;
  wire product3_reg_n_47;
  wire product3_reg_n_48;
  wire product3_reg_n_49;
  wire product3_reg_n_50;
  wire product3_reg_n_51;
  wire product3_reg_n_52;
  wire product3_reg_n_53;
  wire product3_reg_n_83;
  wire product3_reg_n_84;
  wire product3_reg_n_85;
  wire product3_reg_n_86;
  wire product3_reg_n_87;
  wire product3_reg_n_88;
  wire product3_reg_n_89;
  wire product3_reg_n_90;
  wire product3_reg_n_91;
  wire product3_reg_n_92;
  wire product3_reg_n_93;
  wire product3_reg_n_94;
  wire product3_reg_n_95;
  wire product3_reg_n_96;
  wire product3_reg_n_97;
  wire product3_reg_n_98;
  wire product3_reg_n_99;
  wire product4_reg_n_100;
  wire product4_reg_n_101;
  wire product4_reg_n_102;
  wire product4_reg_n_103;
  wire product4_reg_n_104;
  wire product4_reg_n_105;
  wire product4_reg_n_24;
  wire product4_reg_n_25;
  wire product4_reg_n_26;
  wire product4_reg_n_27;
  wire product4_reg_n_28;
  wire product4_reg_n_29;
  wire product4_reg_n_30;
  wire product4_reg_n_31;
  wire product4_reg_n_32;
  wire product4_reg_n_33;
  wire product4_reg_n_34;
  wire product4_reg_n_35;
  wire product4_reg_n_36;
  wire product4_reg_n_37;
  wire product4_reg_n_38;
  wire product4_reg_n_39;
  wire product4_reg_n_40;
  wire product4_reg_n_41;
  wire product4_reg_n_42;
  wire product4_reg_n_43;
  wire product4_reg_n_44;
  wire product4_reg_n_45;
  wire product4_reg_n_46;
  wire product4_reg_n_47;
  wire product4_reg_n_48;
  wire product4_reg_n_49;
  wire product4_reg_n_50;
  wire product4_reg_n_51;
  wire product4_reg_n_52;
  wire product4_reg_n_53;
  wire product4_reg_n_83;
  wire product4_reg_n_84;
  wire product4_reg_n_85;
  wire product4_reg_n_86;
  wire product4_reg_n_87;
  wire product4_reg_n_88;
  wire product4_reg_n_89;
  wire product4_reg_n_90;
  wire product4_reg_n_91;
  wire product4_reg_n_92;
  wire product4_reg_n_93;
  wire product4_reg_n_94;
  wire product4_reg_n_95;
  wire product4_reg_n_96;
  wire product4_reg_n_97;
  wire product4_reg_n_98;
  wire product4_reg_n_99;
  wire product5_reg_n_100;
  wire product5_reg_n_101;
  wire product5_reg_n_102;
  wire product5_reg_n_103;
  wire product5_reg_n_104;
  wire product5_reg_n_105;
  wire product5_reg_n_24;
  wire product5_reg_n_25;
  wire product5_reg_n_26;
  wire product5_reg_n_27;
  wire product5_reg_n_28;
  wire product5_reg_n_29;
  wire product5_reg_n_30;
  wire product5_reg_n_31;
  wire product5_reg_n_32;
  wire product5_reg_n_33;
  wire product5_reg_n_34;
  wire product5_reg_n_35;
  wire product5_reg_n_36;
  wire product5_reg_n_37;
  wire product5_reg_n_38;
  wire product5_reg_n_39;
  wire product5_reg_n_40;
  wire product5_reg_n_41;
  wire product5_reg_n_42;
  wire product5_reg_n_43;
  wire product5_reg_n_44;
  wire product5_reg_n_45;
  wire product5_reg_n_46;
  wire product5_reg_n_47;
  wire product5_reg_n_48;
  wire product5_reg_n_49;
  wire product5_reg_n_50;
  wire product5_reg_n_51;
  wire product5_reg_n_52;
  wire product5_reg_n_53;
  wire product5_reg_n_83;
  wire product5_reg_n_84;
  wire product5_reg_n_85;
  wire product5_reg_n_86;
  wire product5_reg_n_87;
  wire product5_reg_n_88;
  wire product5_reg_n_89;
  wire product5_reg_n_90;
  wire product5_reg_n_91;
  wire product5_reg_n_92;
  wire product5_reg_n_93;
  wire product5_reg_n_94;
  wire product5_reg_n_95;
  wire product5_reg_n_96;
  wire product5_reg_n_97;
  wire product5_reg_n_98;
  wire product5_reg_n_99;
  wire product6_reg_n_100;
  wire product6_reg_n_101;
  wire product6_reg_n_102;
  wire product6_reg_n_103;
  wire product6_reg_n_104;
  wire product6_reg_n_105;
  wire product6_reg_n_24;
  wire product6_reg_n_25;
  wire product6_reg_n_26;
  wire product6_reg_n_27;
  wire product6_reg_n_28;
  wire product6_reg_n_29;
  wire product6_reg_n_30;
  wire product6_reg_n_31;
  wire product6_reg_n_32;
  wire product6_reg_n_33;
  wire product6_reg_n_34;
  wire product6_reg_n_35;
  wire product6_reg_n_36;
  wire product6_reg_n_37;
  wire product6_reg_n_38;
  wire product6_reg_n_39;
  wire product6_reg_n_40;
  wire product6_reg_n_41;
  wire product6_reg_n_42;
  wire product6_reg_n_43;
  wire product6_reg_n_44;
  wire product6_reg_n_45;
  wire product6_reg_n_46;
  wire product6_reg_n_47;
  wire product6_reg_n_48;
  wire product6_reg_n_49;
  wire product6_reg_n_50;
  wire product6_reg_n_51;
  wire product6_reg_n_52;
  wire product6_reg_n_53;
  wire product6_reg_n_83;
  wire product6_reg_n_84;
  wire product6_reg_n_85;
  wire product6_reg_n_86;
  wire product6_reg_n_87;
  wire product6_reg_n_88;
  wire product6_reg_n_89;
  wire product6_reg_n_90;
  wire product6_reg_n_91;
  wire product6_reg_n_92;
  wire product6_reg_n_93;
  wire product6_reg_n_94;
  wire product6_reg_n_95;
  wire product6_reg_n_96;
  wire product6_reg_n_97;
  wire product6_reg_n_98;
  wire product6_reg_n_99;
  wire product7_reg_n_100;
  wire product7_reg_n_101;
  wire product7_reg_n_102;
  wire product7_reg_n_103;
  wire product7_reg_n_104;
  wire product7_reg_n_105;
  wire product7_reg_n_24;
  wire product7_reg_n_25;
  wire product7_reg_n_26;
  wire product7_reg_n_27;
  wire product7_reg_n_28;
  wire product7_reg_n_29;
  wire product7_reg_n_30;
  wire product7_reg_n_31;
  wire product7_reg_n_32;
  wire product7_reg_n_33;
  wire product7_reg_n_34;
  wire product7_reg_n_35;
  wire product7_reg_n_36;
  wire product7_reg_n_37;
  wire product7_reg_n_38;
  wire product7_reg_n_39;
  wire product7_reg_n_40;
  wire product7_reg_n_41;
  wire product7_reg_n_42;
  wire product7_reg_n_43;
  wire product7_reg_n_44;
  wire product7_reg_n_45;
  wire product7_reg_n_46;
  wire product7_reg_n_47;
  wire product7_reg_n_48;
  wire product7_reg_n_49;
  wire product7_reg_n_50;
  wire product7_reg_n_51;
  wire product7_reg_n_52;
  wire product7_reg_n_53;
  wire product7_reg_n_82;
  wire product7_reg_n_83;
  wire product7_reg_n_84;
  wire product7_reg_n_85;
  wire product7_reg_n_86;
  wire product7_reg_n_87;
  wire product7_reg_n_88;
  wire product7_reg_n_89;
  wire product7_reg_n_90;
  wire product7_reg_n_91;
  wire product7_reg_n_92;
  wire product7_reg_n_93;
  wire product7_reg_n_94;
  wire product7_reg_n_95;
  wire product7_reg_n_96;
  wire product7_reg_n_97;
  wire product7_reg_n_98;
  wire product7_reg_n_99;
  wire product8_reg_n_100;
  wire product8_reg_n_101;
  wire product8_reg_n_102;
  wire product8_reg_n_103;
  wire product8_reg_n_104;
  wire product8_reg_n_105;
  wire product8_reg_n_24;
  wire product8_reg_n_25;
  wire product8_reg_n_26;
  wire product8_reg_n_27;
  wire product8_reg_n_28;
  wire product8_reg_n_29;
  wire product8_reg_n_30;
  wire product8_reg_n_31;
  wire product8_reg_n_32;
  wire product8_reg_n_33;
  wire product8_reg_n_34;
  wire product8_reg_n_35;
  wire product8_reg_n_36;
  wire product8_reg_n_37;
  wire product8_reg_n_38;
  wire product8_reg_n_39;
  wire product8_reg_n_40;
  wire product8_reg_n_41;
  wire product8_reg_n_42;
  wire product8_reg_n_43;
  wire product8_reg_n_44;
  wire product8_reg_n_45;
  wire product8_reg_n_46;
  wire product8_reg_n_47;
  wire product8_reg_n_48;
  wire product8_reg_n_49;
  wire product8_reg_n_50;
  wire product8_reg_n_51;
  wire product8_reg_n_52;
  wire product8_reg_n_53;
  wire product8_reg_n_82;
  wire product8_reg_n_83;
  wire product8_reg_n_84;
  wire product8_reg_n_85;
  wire product8_reg_n_86;
  wire product8_reg_n_87;
  wire product8_reg_n_88;
  wire product8_reg_n_89;
  wire product8_reg_n_90;
  wire product8_reg_n_91;
  wire product8_reg_n_92;
  wire product8_reg_n_93;
  wire product8_reg_n_94;
  wire product8_reg_n_95;
  wire product8_reg_n_96;
  wire product8_reg_n_97;
  wire product8_reg_n_98;
  wire product8_reg_n_99;
  wire product9_reg_n_100;
  wire product9_reg_n_101;
  wire product9_reg_n_102;
  wire product9_reg_n_103;
  wire product9_reg_n_104;
  wire product9_reg_n_105;
  wire product9_reg_n_24;
  wire product9_reg_n_25;
  wire product9_reg_n_26;
  wire product9_reg_n_27;
  wire product9_reg_n_28;
  wire product9_reg_n_29;
  wire product9_reg_n_30;
  wire product9_reg_n_31;
  wire product9_reg_n_32;
  wire product9_reg_n_33;
  wire product9_reg_n_34;
  wire product9_reg_n_35;
  wire product9_reg_n_36;
  wire product9_reg_n_37;
  wire product9_reg_n_38;
  wire product9_reg_n_39;
  wire product9_reg_n_40;
  wire product9_reg_n_41;
  wire product9_reg_n_42;
  wire product9_reg_n_43;
  wire product9_reg_n_44;
  wire product9_reg_n_45;
  wire product9_reg_n_46;
  wire product9_reg_n_47;
  wire product9_reg_n_48;
  wire product9_reg_n_49;
  wire product9_reg_n_50;
  wire product9_reg_n_51;
  wire product9_reg_n_52;
  wire product9_reg_n_53;
  wire product9_reg_n_82;
  wire product9_reg_n_83;
  wire product9_reg_n_84;
  wire product9_reg_n_85;
  wire product9_reg_n_86;
  wire product9_reg_n_87;
  wire product9_reg_n_88;
  wire product9_reg_n_89;
  wire product9_reg_n_90;
  wire product9_reg_n_91;
  wire product9_reg_n_92;
  wire product9_reg_n_93;
  wire product9_reg_n_94;
  wire product9_reg_n_95;
  wire product9_reg_n_96;
  wire product9_reg_n_97;
  wire product9_reg_n_98;
  wire product9_reg_n_99;
  wire [26:0]sum1_1;
  wire [24:0]sum1_10;
  wire \sum1_10[11]_i_2_n_0 ;
  wire \sum1_10[11]_i_3_n_0 ;
  wire \sum1_10[11]_i_4_n_0 ;
  wire \sum1_10[11]_i_5_n_0 ;
  wire \sum1_10[15]_i_2_n_0 ;
  wire \sum1_10[15]_i_3_n_0 ;
  wire \sum1_10[15]_i_4_n_0 ;
  wire \sum1_10[15]_i_5_n_0 ;
  wire \sum1_10[19]_i_2_n_0 ;
  wire \sum1_10[19]_i_3_n_0 ;
  wire \sum1_10[19]_i_4_n_0 ;
  wire \sum1_10[19]_i_5_n_0 ;
  wire \sum1_10[23]_i_2_n_0 ;
  wire \sum1_10[23]_i_3_n_0 ;
  wire \sum1_10[23]_i_4_n_0 ;
  wire \sum1_10[23]_i_5_n_0 ;
  wire \sum1_10[23]_i_6_n_0 ;
  wire \sum1_10[3]_i_2_n_0 ;
  wire \sum1_10[3]_i_3_n_0 ;
  wire \sum1_10[3]_i_4_n_0 ;
  wire \sum1_10[3]_i_5_n_0 ;
  wire \sum1_10[7]_i_2_n_0 ;
  wire \sum1_10[7]_i_3_n_0 ;
  wire \sum1_10[7]_i_4_n_0 ;
  wire \sum1_10[7]_i_5_n_0 ;
  wire \sum1_10_reg[11]_i_1_n_0 ;
  wire \sum1_10_reg[11]_i_1_n_1 ;
  wire \sum1_10_reg[11]_i_1_n_2 ;
  wire \sum1_10_reg[11]_i_1_n_3 ;
  wire \sum1_10_reg[11]_i_1_n_4 ;
  wire \sum1_10_reg[11]_i_1_n_5 ;
  wire \sum1_10_reg[11]_i_1_n_6 ;
  wire \sum1_10_reg[11]_i_1_n_7 ;
  wire \sum1_10_reg[15]_i_1_n_0 ;
  wire \sum1_10_reg[15]_i_1_n_1 ;
  wire \sum1_10_reg[15]_i_1_n_2 ;
  wire \sum1_10_reg[15]_i_1_n_3 ;
  wire \sum1_10_reg[15]_i_1_n_4 ;
  wire \sum1_10_reg[15]_i_1_n_5 ;
  wire \sum1_10_reg[15]_i_1_n_6 ;
  wire \sum1_10_reg[15]_i_1_n_7 ;
  wire \sum1_10_reg[19]_i_1_n_0 ;
  wire \sum1_10_reg[19]_i_1_n_1 ;
  wire \sum1_10_reg[19]_i_1_n_2 ;
  wire \sum1_10_reg[19]_i_1_n_3 ;
  wire \sum1_10_reg[19]_i_1_n_4 ;
  wire \sum1_10_reg[19]_i_1_n_5 ;
  wire \sum1_10_reg[19]_i_1_n_6 ;
  wire \sum1_10_reg[19]_i_1_n_7 ;
  wire \sum1_10_reg[23]_i_1_n_0 ;
  wire \sum1_10_reg[23]_i_1_n_1 ;
  wire \sum1_10_reg[23]_i_1_n_2 ;
  wire \sum1_10_reg[23]_i_1_n_3 ;
  wire \sum1_10_reg[23]_i_1_n_4 ;
  wire \sum1_10_reg[23]_i_1_n_5 ;
  wire \sum1_10_reg[23]_i_1_n_6 ;
  wire \sum1_10_reg[23]_i_1_n_7 ;
  wire \sum1_10_reg[24]_i_1_n_7 ;
  wire \sum1_10_reg[3]_i_1_n_0 ;
  wire \sum1_10_reg[3]_i_1_n_1 ;
  wire \sum1_10_reg[3]_i_1_n_2 ;
  wire \sum1_10_reg[3]_i_1_n_3 ;
  wire \sum1_10_reg[3]_i_1_n_4 ;
  wire \sum1_10_reg[3]_i_1_n_5 ;
  wire \sum1_10_reg[3]_i_1_n_6 ;
  wire \sum1_10_reg[3]_i_1_n_7 ;
  wire \sum1_10_reg[7]_i_1_n_0 ;
  wire \sum1_10_reg[7]_i_1_n_1 ;
  wire \sum1_10_reg[7]_i_1_n_2 ;
  wire \sum1_10_reg[7]_i_1_n_3 ;
  wire \sum1_10_reg[7]_i_1_n_4 ;
  wire \sum1_10_reg[7]_i_1_n_5 ;
  wire \sum1_10_reg[7]_i_1_n_6 ;
  wire \sum1_10_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_11;
  wire \sum1_11[11]_i_2_n_0 ;
  wire \sum1_11[11]_i_3_n_0 ;
  wire \sum1_11[11]_i_4_n_0 ;
  wire \sum1_11[11]_i_5_n_0 ;
  wire \sum1_11[15]_i_2_n_0 ;
  wire \sum1_11[15]_i_3_n_0 ;
  wire \sum1_11[15]_i_4_n_0 ;
  wire \sum1_11[15]_i_5_n_0 ;
  wire \sum1_11[19]_i_2_n_0 ;
  wire \sum1_11[19]_i_3_n_0 ;
  wire \sum1_11[19]_i_4_n_0 ;
  wire \sum1_11[19]_i_5_n_0 ;
  wire \sum1_11[23]_i_2_n_0 ;
  wire \sum1_11[23]_i_3_n_0 ;
  wire \sum1_11[23]_i_4_n_0 ;
  wire \sum1_11[23]_i_5_n_0 ;
  wire \sum1_11[23]_i_6_n_0 ;
  wire \sum1_11[3]_i_2_n_0 ;
  wire \sum1_11[3]_i_3_n_0 ;
  wire \sum1_11[3]_i_4_n_0 ;
  wire \sum1_11[3]_i_5_n_0 ;
  wire \sum1_11[7]_i_2_n_0 ;
  wire \sum1_11[7]_i_3_n_0 ;
  wire \sum1_11[7]_i_4_n_0 ;
  wire \sum1_11[7]_i_5_n_0 ;
  wire \sum1_11_reg[11]_i_1_n_0 ;
  wire \sum1_11_reg[11]_i_1_n_1 ;
  wire \sum1_11_reg[11]_i_1_n_2 ;
  wire \sum1_11_reg[11]_i_1_n_3 ;
  wire \sum1_11_reg[11]_i_1_n_4 ;
  wire \sum1_11_reg[11]_i_1_n_5 ;
  wire \sum1_11_reg[11]_i_1_n_6 ;
  wire \sum1_11_reg[11]_i_1_n_7 ;
  wire \sum1_11_reg[15]_i_1_n_0 ;
  wire \sum1_11_reg[15]_i_1_n_1 ;
  wire \sum1_11_reg[15]_i_1_n_2 ;
  wire \sum1_11_reg[15]_i_1_n_3 ;
  wire \sum1_11_reg[15]_i_1_n_4 ;
  wire \sum1_11_reg[15]_i_1_n_5 ;
  wire \sum1_11_reg[15]_i_1_n_6 ;
  wire \sum1_11_reg[15]_i_1_n_7 ;
  wire \sum1_11_reg[19]_i_1_n_0 ;
  wire \sum1_11_reg[19]_i_1_n_1 ;
  wire \sum1_11_reg[19]_i_1_n_2 ;
  wire \sum1_11_reg[19]_i_1_n_3 ;
  wire \sum1_11_reg[19]_i_1_n_4 ;
  wire \sum1_11_reg[19]_i_1_n_5 ;
  wire \sum1_11_reg[19]_i_1_n_6 ;
  wire \sum1_11_reg[19]_i_1_n_7 ;
  wire \sum1_11_reg[23]_i_1_n_0 ;
  wire \sum1_11_reg[23]_i_1_n_1 ;
  wire \sum1_11_reg[23]_i_1_n_2 ;
  wire \sum1_11_reg[23]_i_1_n_3 ;
  wire \sum1_11_reg[23]_i_1_n_4 ;
  wire \sum1_11_reg[23]_i_1_n_5 ;
  wire \sum1_11_reg[23]_i_1_n_6 ;
  wire \sum1_11_reg[23]_i_1_n_7 ;
  wire \sum1_11_reg[24]_i_1_n_7 ;
  wire \sum1_11_reg[3]_i_1_n_0 ;
  wire \sum1_11_reg[3]_i_1_n_1 ;
  wire \sum1_11_reg[3]_i_1_n_2 ;
  wire \sum1_11_reg[3]_i_1_n_3 ;
  wire \sum1_11_reg[3]_i_1_n_4 ;
  wire \sum1_11_reg[3]_i_1_n_5 ;
  wire \sum1_11_reg[3]_i_1_n_6 ;
  wire \sum1_11_reg[3]_i_1_n_7 ;
  wire \sum1_11_reg[7]_i_1_n_0 ;
  wire \sum1_11_reg[7]_i_1_n_1 ;
  wire \sum1_11_reg[7]_i_1_n_2 ;
  wire \sum1_11_reg[7]_i_1_n_3 ;
  wire \sum1_11_reg[7]_i_1_n_4 ;
  wire \sum1_11_reg[7]_i_1_n_5 ;
  wire \sum1_11_reg[7]_i_1_n_6 ;
  wire \sum1_11_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_12;
  wire \sum1_12[11]_i_2_n_0 ;
  wire \sum1_12[11]_i_3_n_0 ;
  wire \sum1_12[11]_i_4_n_0 ;
  wire \sum1_12[11]_i_5_n_0 ;
  wire \sum1_12[15]_i_2_n_0 ;
  wire \sum1_12[15]_i_3_n_0 ;
  wire \sum1_12[15]_i_4_n_0 ;
  wire \sum1_12[15]_i_5_n_0 ;
  wire \sum1_12[19]_i_2_n_0 ;
  wire \sum1_12[19]_i_3_n_0 ;
  wire \sum1_12[19]_i_4_n_0 ;
  wire \sum1_12[19]_i_5_n_0 ;
  wire \sum1_12[23]_i_2_n_0 ;
  wire \sum1_12[23]_i_3_n_0 ;
  wire \sum1_12[23]_i_4_n_0 ;
  wire \sum1_12[23]_i_5_n_0 ;
  wire \sum1_12[23]_i_6_n_0 ;
  wire \sum1_12[3]_i_2_n_0 ;
  wire \sum1_12[3]_i_3_n_0 ;
  wire \sum1_12[3]_i_4_n_0 ;
  wire \sum1_12[3]_i_5_n_0 ;
  wire \sum1_12[7]_i_2_n_0 ;
  wire \sum1_12[7]_i_3_n_0 ;
  wire \sum1_12[7]_i_4_n_0 ;
  wire \sum1_12[7]_i_5_n_0 ;
  wire \sum1_12_reg[11]_i_1_n_0 ;
  wire \sum1_12_reg[11]_i_1_n_1 ;
  wire \sum1_12_reg[11]_i_1_n_2 ;
  wire \sum1_12_reg[11]_i_1_n_3 ;
  wire \sum1_12_reg[11]_i_1_n_4 ;
  wire \sum1_12_reg[11]_i_1_n_5 ;
  wire \sum1_12_reg[11]_i_1_n_6 ;
  wire \sum1_12_reg[11]_i_1_n_7 ;
  wire \sum1_12_reg[15]_i_1_n_0 ;
  wire \sum1_12_reg[15]_i_1_n_1 ;
  wire \sum1_12_reg[15]_i_1_n_2 ;
  wire \sum1_12_reg[15]_i_1_n_3 ;
  wire \sum1_12_reg[15]_i_1_n_4 ;
  wire \sum1_12_reg[15]_i_1_n_5 ;
  wire \sum1_12_reg[15]_i_1_n_6 ;
  wire \sum1_12_reg[15]_i_1_n_7 ;
  wire \sum1_12_reg[19]_i_1_n_0 ;
  wire \sum1_12_reg[19]_i_1_n_1 ;
  wire \sum1_12_reg[19]_i_1_n_2 ;
  wire \sum1_12_reg[19]_i_1_n_3 ;
  wire \sum1_12_reg[19]_i_1_n_4 ;
  wire \sum1_12_reg[19]_i_1_n_5 ;
  wire \sum1_12_reg[19]_i_1_n_6 ;
  wire \sum1_12_reg[19]_i_1_n_7 ;
  wire \sum1_12_reg[23]_i_1_n_0 ;
  wire \sum1_12_reg[23]_i_1_n_1 ;
  wire \sum1_12_reg[23]_i_1_n_2 ;
  wire \sum1_12_reg[23]_i_1_n_3 ;
  wire \sum1_12_reg[23]_i_1_n_4 ;
  wire \sum1_12_reg[23]_i_1_n_5 ;
  wire \sum1_12_reg[23]_i_1_n_6 ;
  wire \sum1_12_reg[23]_i_1_n_7 ;
  wire \sum1_12_reg[24]_i_1_n_7 ;
  wire \sum1_12_reg[3]_i_1_n_0 ;
  wire \sum1_12_reg[3]_i_1_n_1 ;
  wire \sum1_12_reg[3]_i_1_n_2 ;
  wire \sum1_12_reg[3]_i_1_n_3 ;
  wire \sum1_12_reg[3]_i_1_n_4 ;
  wire \sum1_12_reg[3]_i_1_n_5 ;
  wire \sum1_12_reg[3]_i_1_n_6 ;
  wire \sum1_12_reg[3]_i_1_n_7 ;
  wire \sum1_12_reg[7]_i_1_n_0 ;
  wire \sum1_12_reg[7]_i_1_n_1 ;
  wire \sum1_12_reg[7]_i_1_n_2 ;
  wire \sum1_12_reg[7]_i_1_n_3 ;
  wire \sum1_12_reg[7]_i_1_n_4 ;
  wire \sum1_12_reg[7]_i_1_n_5 ;
  wire \sum1_12_reg[7]_i_1_n_6 ;
  wire \sum1_12_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_13;
  wire \sum1_13[11]_i_2_n_0 ;
  wire \sum1_13[11]_i_3_n_0 ;
  wire \sum1_13[11]_i_4_n_0 ;
  wire \sum1_13[11]_i_5_n_0 ;
  wire \sum1_13[15]_i_2_n_0 ;
  wire \sum1_13[15]_i_3_n_0 ;
  wire \sum1_13[15]_i_4_n_0 ;
  wire \sum1_13[15]_i_5_n_0 ;
  wire \sum1_13[19]_i_2_n_0 ;
  wire \sum1_13[19]_i_3_n_0 ;
  wire \sum1_13[19]_i_4_n_0 ;
  wire \sum1_13[19]_i_5_n_0 ;
  wire \sum1_13[23]_i_2_n_0 ;
  wire \sum1_13[23]_i_3_n_0 ;
  wire \sum1_13[23]_i_4_n_0 ;
  wire \sum1_13[23]_i_5_n_0 ;
  wire \sum1_13[23]_i_6_n_0 ;
  wire \sum1_13[3]_i_2_n_0 ;
  wire \sum1_13[3]_i_3_n_0 ;
  wire \sum1_13[3]_i_4_n_0 ;
  wire \sum1_13[3]_i_5_n_0 ;
  wire \sum1_13[7]_i_2_n_0 ;
  wire \sum1_13[7]_i_3_n_0 ;
  wire \sum1_13[7]_i_4_n_0 ;
  wire \sum1_13[7]_i_5_n_0 ;
  wire \sum1_13_reg[11]_i_1_n_0 ;
  wire \sum1_13_reg[11]_i_1_n_1 ;
  wire \sum1_13_reg[11]_i_1_n_2 ;
  wire \sum1_13_reg[11]_i_1_n_3 ;
  wire \sum1_13_reg[11]_i_1_n_4 ;
  wire \sum1_13_reg[11]_i_1_n_5 ;
  wire \sum1_13_reg[11]_i_1_n_6 ;
  wire \sum1_13_reg[11]_i_1_n_7 ;
  wire \sum1_13_reg[15]_i_1_n_0 ;
  wire \sum1_13_reg[15]_i_1_n_1 ;
  wire \sum1_13_reg[15]_i_1_n_2 ;
  wire \sum1_13_reg[15]_i_1_n_3 ;
  wire \sum1_13_reg[15]_i_1_n_4 ;
  wire \sum1_13_reg[15]_i_1_n_5 ;
  wire \sum1_13_reg[15]_i_1_n_6 ;
  wire \sum1_13_reg[15]_i_1_n_7 ;
  wire \sum1_13_reg[19]_i_1_n_0 ;
  wire \sum1_13_reg[19]_i_1_n_1 ;
  wire \sum1_13_reg[19]_i_1_n_2 ;
  wire \sum1_13_reg[19]_i_1_n_3 ;
  wire \sum1_13_reg[19]_i_1_n_4 ;
  wire \sum1_13_reg[19]_i_1_n_5 ;
  wire \sum1_13_reg[19]_i_1_n_6 ;
  wire \sum1_13_reg[19]_i_1_n_7 ;
  wire \sum1_13_reg[23]_i_1_n_0 ;
  wire \sum1_13_reg[23]_i_1_n_1 ;
  wire \sum1_13_reg[23]_i_1_n_2 ;
  wire \sum1_13_reg[23]_i_1_n_3 ;
  wire \sum1_13_reg[23]_i_1_n_4 ;
  wire \sum1_13_reg[23]_i_1_n_5 ;
  wire \sum1_13_reg[23]_i_1_n_6 ;
  wire \sum1_13_reg[23]_i_1_n_7 ;
  wire \sum1_13_reg[24]_i_1_n_7 ;
  wire \sum1_13_reg[3]_i_1_n_0 ;
  wire \sum1_13_reg[3]_i_1_n_1 ;
  wire \sum1_13_reg[3]_i_1_n_2 ;
  wire \sum1_13_reg[3]_i_1_n_3 ;
  wire \sum1_13_reg[3]_i_1_n_4 ;
  wire \sum1_13_reg[3]_i_1_n_5 ;
  wire \sum1_13_reg[3]_i_1_n_6 ;
  wire \sum1_13_reg[3]_i_1_n_7 ;
  wire \sum1_13_reg[7]_i_1_n_0 ;
  wire \sum1_13_reg[7]_i_1_n_1 ;
  wire \sum1_13_reg[7]_i_1_n_2 ;
  wire \sum1_13_reg[7]_i_1_n_3 ;
  wire \sum1_13_reg[7]_i_1_n_4 ;
  wire \sum1_13_reg[7]_i_1_n_5 ;
  wire \sum1_13_reg[7]_i_1_n_6 ;
  wire \sum1_13_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_14;
  wire \sum1_14[11]_i_2_n_0 ;
  wire \sum1_14[11]_i_3_n_0 ;
  wire \sum1_14[11]_i_4_n_0 ;
  wire \sum1_14[11]_i_5_n_0 ;
  wire \sum1_14[15]_i_2_n_0 ;
  wire \sum1_14[15]_i_3_n_0 ;
  wire \sum1_14[15]_i_4_n_0 ;
  wire \sum1_14[15]_i_5_n_0 ;
  wire \sum1_14[19]_i_2_n_0 ;
  wire \sum1_14[19]_i_3_n_0 ;
  wire \sum1_14[19]_i_4_n_0 ;
  wire \sum1_14[19]_i_5_n_0 ;
  wire \sum1_14[23]_i_2_n_0 ;
  wire \sum1_14[23]_i_3_n_0 ;
  wire \sum1_14[23]_i_4_n_0 ;
  wire \sum1_14[23]_i_5_n_0 ;
  wire \sum1_14[23]_i_6_n_0 ;
  wire \sum1_14[3]_i_2_n_0 ;
  wire \sum1_14[3]_i_3_n_0 ;
  wire \sum1_14[3]_i_4_n_0 ;
  wire \sum1_14[3]_i_5_n_0 ;
  wire \sum1_14[7]_i_2_n_0 ;
  wire \sum1_14[7]_i_3_n_0 ;
  wire \sum1_14[7]_i_4_n_0 ;
  wire \sum1_14[7]_i_5_n_0 ;
  wire \sum1_14_reg[11]_i_1_n_0 ;
  wire \sum1_14_reg[11]_i_1_n_1 ;
  wire \sum1_14_reg[11]_i_1_n_2 ;
  wire \sum1_14_reg[11]_i_1_n_3 ;
  wire \sum1_14_reg[11]_i_1_n_4 ;
  wire \sum1_14_reg[11]_i_1_n_5 ;
  wire \sum1_14_reg[11]_i_1_n_6 ;
  wire \sum1_14_reg[11]_i_1_n_7 ;
  wire \sum1_14_reg[15]_i_1_n_0 ;
  wire \sum1_14_reg[15]_i_1_n_1 ;
  wire \sum1_14_reg[15]_i_1_n_2 ;
  wire \sum1_14_reg[15]_i_1_n_3 ;
  wire \sum1_14_reg[15]_i_1_n_4 ;
  wire \sum1_14_reg[15]_i_1_n_5 ;
  wire \sum1_14_reg[15]_i_1_n_6 ;
  wire \sum1_14_reg[15]_i_1_n_7 ;
  wire \sum1_14_reg[19]_i_1_n_0 ;
  wire \sum1_14_reg[19]_i_1_n_1 ;
  wire \sum1_14_reg[19]_i_1_n_2 ;
  wire \sum1_14_reg[19]_i_1_n_3 ;
  wire \sum1_14_reg[19]_i_1_n_4 ;
  wire \sum1_14_reg[19]_i_1_n_5 ;
  wire \sum1_14_reg[19]_i_1_n_6 ;
  wire \sum1_14_reg[19]_i_1_n_7 ;
  wire \sum1_14_reg[23]_i_1_n_0 ;
  wire \sum1_14_reg[23]_i_1_n_1 ;
  wire \sum1_14_reg[23]_i_1_n_2 ;
  wire \sum1_14_reg[23]_i_1_n_3 ;
  wire \sum1_14_reg[23]_i_1_n_4 ;
  wire \sum1_14_reg[23]_i_1_n_5 ;
  wire \sum1_14_reg[23]_i_1_n_6 ;
  wire \sum1_14_reg[23]_i_1_n_7 ;
  wire \sum1_14_reg[24]_i_1_n_7 ;
  wire \sum1_14_reg[3]_i_1_n_0 ;
  wire \sum1_14_reg[3]_i_1_n_1 ;
  wire \sum1_14_reg[3]_i_1_n_2 ;
  wire \sum1_14_reg[3]_i_1_n_3 ;
  wire \sum1_14_reg[3]_i_1_n_4 ;
  wire \sum1_14_reg[3]_i_1_n_5 ;
  wire \sum1_14_reg[3]_i_1_n_6 ;
  wire \sum1_14_reg[3]_i_1_n_7 ;
  wire \sum1_14_reg[7]_i_1_n_0 ;
  wire \sum1_14_reg[7]_i_1_n_1 ;
  wire \sum1_14_reg[7]_i_1_n_2 ;
  wire \sum1_14_reg[7]_i_1_n_3 ;
  wire \sum1_14_reg[7]_i_1_n_4 ;
  wire \sum1_14_reg[7]_i_1_n_5 ;
  wire \sum1_14_reg[7]_i_1_n_6 ;
  wire \sum1_14_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_15;
  wire \sum1_15[11]_i_2_n_0 ;
  wire \sum1_15[11]_i_3_n_0 ;
  wire \sum1_15[11]_i_4_n_0 ;
  wire \sum1_15[11]_i_5_n_0 ;
  wire \sum1_15[15]_i_2_n_0 ;
  wire \sum1_15[15]_i_3_n_0 ;
  wire \sum1_15[15]_i_4_n_0 ;
  wire \sum1_15[15]_i_5_n_0 ;
  wire \sum1_15[19]_i_2_n_0 ;
  wire \sum1_15[19]_i_3_n_0 ;
  wire \sum1_15[19]_i_4_n_0 ;
  wire \sum1_15[19]_i_5_n_0 ;
  wire \sum1_15[24]_i_2_n_0 ;
  wire \sum1_15[24]_i_3_n_0 ;
  wire \sum1_15[24]_i_4_n_0 ;
  wire \sum1_15[24]_i_5_n_0 ;
  wire \sum1_15[3]_i_2_n_0 ;
  wire \sum1_15[3]_i_3_n_0 ;
  wire \sum1_15[3]_i_4_n_0 ;
  wire \sum1_15[3]_i_5_n_0 ;
  wire \sum1_15[7]_i_2_n_0 ;
  wire \sum1_15[7]_i_3_n_0 ;
  wire \sum1_15[7]_i_4_n_0 ;
  wire \sum1_15[7]_i_5_n_0 ;
  wire \sum1_15_reg[11]_i_1_n_0 ;
  wire \sum1_15_reg[11]_i_1_n_1 ;
  wire \sum1_15_reg[11]_i_1_n_2 ;
  wire \sum1_15_reg[11]_i_1_n_3 ;
  wire \sum1_15_reg[11]_i_1_n_4 ;
  wire \sum1_15_reg[11]_i_1_n_5 ;
  wire \sum1_15_reg[11]_i_1_n_6 ;
  wire \sum1_15_reg[11]_i_1_n_7 ;
  wire \sum1_15_reg[15]_i_1_n_0 ;
  wire \sum1_15_reg[15]_i_1_n_1 ;
  wire \sum1_15_reg[15]_i_1_n_2 ;
  wire \sum1_15_reg[15]_i_1_n_3 ;
  wire \sum1_15_reg[15]_i_1_n_4 ;
  wire \sum1_15_reg[15]_i_1_n_5 ;
  wire \sum1_15_reg[15]_i_1_n_6 ;
  wire \sum1_15_reg[15]_i_1_n_7 ;
  wire \sum1_15_reg[19]_i_1_n_0 ;
  wire \sum1_15_reg[19]_i_1_n_1 ;
  wire \sum1_15_reg[19]_i_1_n_2 ;
  wire \sum1_15_reg[19]_i_1_n_3 ;
  wire \sum1_15_reg[19]_i_1_n_4 ;
  wire \sum1_15_reg[19]_i_1_n_5 ;
  wire \sum1_15_reg[19]_i_1_n_6 ;
  wire \sum1_15_reg[19]_i_1_n_7 ;
  wire \sum1_15_reg[24]_i_1_n_1 ;
  wire \sum1_15_reg[24]_i_1_n_2 ;
  wire \sum1_15_reg[24]_i_1_n_3 ;
  wire \sum1_15_reg[24]_i_1_n_4 ;
  wire \sum1_15_reg[24]_i_1_n_5 ;
  wire \sum1_15_reg[24]_i_1_n_6 ;
  wire \sum1_15_reg[24]_i_1_n_7 ;
  wire \sum1_15_reg[3]_i_1_n_0 ;
  wire \sum1_15_reg[3]_i_1_n_1 ;
  wire \sum1_15_reg[3]_i_1_n_2 ;
  wire \sum1_15_reg[3]_i_1_n_3 ;
  wire \sum1_15_reg[3]_i_1_n_4 ;
  wire \sum1_15_reg[3]_i_1_n_5 ;
  wire \sum1_15_reg[3]_i_1_n_6 ;
  wire \sum1_15_reg[3]_i_1_n_7 ;
  wire \sum1_15_reg[7]_i_1_n_0 ;
  wire \sum1_15_reg[7]_i_1_n_1 ;
  wire \sum1_15_reg[7]_i_1_n_2 ;
  wire \sum1_15_reg[7]_i_1_n_3 ;
  wire \sum1_15_reg[7]_i_1_n_4 ;
  wire \sum1_15_reg[7]_i_1_n_5 ;
  wire \sum1_15_reg[7]_i_1_n_6 ;
  wire \sum1_15_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_16;
  wire \sum1_16[11]_i_2_n_0 ;
  wire \sum1_16[11]_i_3_n_0 ;
  wire \sum1_16[11]_i_4_n_0 ;
  wire \sum1_16[11]_i_5_n_0 ;
  wire \sum1_16[15]_i_2_n_0 ;
  wire \sum1_16[15]_i_3_n_0 ;
  wire \sum1_16[15]_i_4_n_0 ;
  wire \sum1_16[15]_i_5_n_0 ;
  wire \sum1_16[19]_i_2_n_0 ;
  wire \sum1_16[19]_i_3_n_0 ;
  wire \sum1_16[19]_i_4_n_0 ;
  wire \sum1_16[19]_i_5_n_0 ;
  wire \sum1_16[24]_i_2_n_0 ;
  wire \sum1_16[24]_i_3_n_0 ;
  wire \sum1_16[24]_i_4_n_0 ;
  wire \sum1_16[24]_i_5_n_0 ;
  wire \sum1_16[3]_i_2_n_0 ;
  wire \sum1_16[3]_i_3_n_0 ;
  wire \sum1_16[3]_i_4_n_0 ;
  wire \sum1_16[3]_i_5_n_0 ;
  wire \sum1_16[7]_i_2_n_0 ;
  wire \sum1_16[7]_i_3_n_0 ;
  wire \sum1_16[7]_i_4_n_0 ;
  wire \sum1_16[7]_i_5_n_0 ;
  wire \sum1_16_reg[11]_i_1_n_0 ;
  wire \sum1_16_reg[11]_i_1_n_1 ;
  wire \sum1_16_reg[11]_i_1_n_2 ;
  wire \sum1_16_reg[11]_i_1_n_3 ;
  wire \sum1_16_reg[11]_i_1_n_4 ;
  wire \sum1_16_reg[11]_i_1_n_5 ;
  wire \sum1_16_reg[11]_i_1_n_6 ;
  wire \sum1_16_reg[11]_i_1_n_7 ;
  wire \sum1_16_reg[15]_i_1_n_0 ;
  wire \sum1_16_reg[15]_i_1_n_1 ;
  wire \sum1_16_reg[15]_i_1_n_2 ;
  wire \sum1_16_reg[15]_i_1_n_3 ;
  wire \sum1_16_reg[15]_i_1_n_4 ;
  wire \sum1_16_reg[15]_i_1_n_5 ;
  wire \sum1_16_reg[15]_i_1_n_6 ;
  wire \sum1_16_reg[15]_i_1_n_7 ;
  wire \sum1_16_reg[19]_i_1_n_0 ;
  wire \sum1_16_reg[19]_i_1_n_1 ;
  wire \sum1_16_reg[19]_i_1_n_2 ;
  wire \sum1_16_reg[19]_i_1_n_3 ;
  wire \sum1_16_reg[19]_i_1_n_4 ;
  wire \sum1_16_reg[19]_i_1_n_5 ;
  wire \sum1_16_reg[19]_i_1_n_6 ;
  wire \sum1_16_reg[19]_i_1_n_7 ;
  wire \sum1_16_reg[24]_i_1_n_1 ;
  wire \sum1_16_reg[24]_i_1_n_2 ;
  wire \sum1_16_reg[24]_i_1_n_3 ;
  wire \sum1_16_reg[24]_i_1_n_4 ;
  wire \sum1_16_reg[24]_i_1_n_5 ;
  wire \sum1_16_reg[24]_i_1_n_6 ;
  wire \sum1_16_reg[24]_i_1_n_7 ;
  wire \sum1_16_reg[3]_i_1_n_0 ;
  wire \sum1_16_reg[3]_i_1_n_1 ;
  wire \sum1_16_reg[3]_i_1_n_2 ;
  wire \sum1_16_reg[3]_i_1_n_3 ;
  wire \sum1_16_reg[3]_i_1_n_4 ;
  wire \sum1_16_reg[3]_i_1_n_5 ;
  wire \sum1_16_reg[3]_i_1_n_6 ;
  wire \sum1_16_reg[3]_i_1_n_7 ;
  wire \sum1_16_reg[7]_i_1_n_0 ;
  wire \sum1_16_reg[7]_i_1_n_1 ;
  wire \sum1_16_reg[7]_i_1_n_2 ;
  wire \sum1_16_reg[7]_i_1_n_3 ;
  wire \sum1_16_reg[7]_i_1_n_4 ;
  wire \sum1_16_reg[7]_i_1_n_5 ;
  wire \sum1_16_reg[7]_i_1_n_6 ;
  wire \sum1_16_reg[7]_i_1_n_7 ;
  wire \sum1_1[11]_i_2_n_0 ;
  wire \sum1_1[11]_i_3_n_0 ;
  wire \sum1_1[11]_i_4_n_0 ;
  wire \sum1_1[11]_i_5_n_0 ;
  wire \sum1_1[15]_i_2_n_0 ;
  wire \sum1_1[15]_i_3_n_0 ;
  wire \sum1_1[15]_i_4_n_0 ;
  wire \sum1_1[15]_i_5_n_0 ;
  wire \sum1_1[19]_i_2_n_0 ;
  wire \sum1_1[19]_i_3_n_0 ;
  wire \sum1_1[19]_i_4_n_0 ;
  wire \sum1_1[19]_i_5_n_0 ;
  wire \sum1_1[23]_i_2_n_0 ;
  wire \sum1_1[23]_i_3_n_0 ;
  wire \sum1_1[23]_i_4_n_0 ;
  wire \sum1_1[23]_i_5_n_0 ;
  wire \sum1_1[23]_i_6_n_0 ;
  wire \sum1_1[26]_i_2_n_0 ;
  wire \sum1_1[26]_i_3_n_0 ;
  wire \sum1_1[3]_i_2_n_0 ;
  wire \sum1_1[3]_i_3_n_0 ;
  wire \sum1_1[3]_i_4_n_0 ;
  wire \sum1_1[3]_i_5_n_0 ;
  wire \sum1_1[7]_i_2_n_0 ;
  wire \sum1_1[7]_i_3_n_0 ;
  wire \sum1_1[7]_i_4_n_0 ;
  wire \sum1_1[7]_i_5_n_0 ;
  wire \sum1_1_reg[11]_i_1_n_0 ;
  wire \sum1_1_reg[11]_i_1_n_1 ;
  wire \sum1_1_reg[11]_i_1_n_2 ;
  wire \sum1_1_reg[11]_i_1_n_3 ;
  wire \sum1_1_reg[11]_i_1_n_4 ;
  wire \sum1_1_reg[11]_i_1_n_5 ;
  wire \sum1_1_reg[11]_i_1_n_6 ;
  wire \sum1_1_reg[11]_i_1_n_7 ;
  wire \sum1_1_reg[15]_i_1_n_0 ;
  wire \sum1_1_reg[15]_i_1_n_1 ;
  wire \sum1_1_reg[15]_i_1_n_2 ;
  wire \sum1_1_reg[15]_i_1_n_3 ;
  wire \sum1_1_reg[15]_i_1_n_4 ;
  wire \sum1_1_reg[15]_i_1_n_5 ;
  wire \sum1_1_reg[15]_i_1_n_6 ;
  wire \sum1_1_reg[15]_i_1_n_7 ;
  wire \sum1_1_reg[19]_i_1_n_0 ;
  wire \sum1_1_reg[19]_i_1_n_1 ;
  wire \sum1_1_reg[19]_i_1_n_2 ;
  wire \sum1_1_reg[19]_i_1_n_3 ;
  wire \sum1_1_reg[19]_i_1_n_4 ;
  wire \sum1_1_reg[19]_i_1_n_5 ;
  wire \sum1_1_reg[19]_i_1_n_6 ;
  wire \sum1_1_reg[19]_i_1_n_7 ;
  wire \sum1_1_reg[23]_i_1_n_0 ;
  wire \sum1_1_reg[23]_i_1_n_1 ;
  wire \sum1_1_reg[23]_i_1_n_2 ;
  wire \sum1_1_reg[23]_i_1_n_3 ;
  wire \sum1_1_reg[23]_i_1_n_4 ;
  wire \sum1_1_reg[23]_i_1_n_5 ;
  wire \sum1_1_reg[23]_i_1_n_6 ;
  wire \sum1_1_reg[23]_i_1_n_7 ;
  wire \sum1_1_reg[26]_i_1_n_2 ;
  wire \sum1_1_reg[26]_i_1_n_3 ;
  wire \sum1_1_reg[26]_i_1_n_5 ;
  wire \sum1_1_reg[26]_i_1_n_6 ;
  wire \sum1_1_reg[26]_i_1_n_7 ;
  wire \sum1_1_reg[3]_i_1_n_0 ;
  wire \sum1_1_reg[3]_i_1_n_1 ;
  wire \sum1_1_reg[3]_i_1_n_2 ;
  wire \sum1_1_reg[3]_i_1_n_3 ;
  wire \sum1_1_reg[3]_i_1_n_4 ;
  wire \sum1_1_reg[3]_i_1_n_5 ;
  wire \sum1_1_reg[3]_i_1_n_6 ;
  wire \sum1_1_reg[3]_i_1_n_7 ;
  wire \sum1_1_reg[7]_i_1_n_0 ;
  wire \sum1_1_reg[7]_i_1_n_1 ;
  wire \sum1_1_reg[7]_i_1_n_2 ;
  wire \sum1_1_reg[7]_i_1_n_3 ;
  wire \sum1_1_reg[7]_i_1_n_4 ;
  wire \sum1_1_reg[7]_i_1_n_5 ;
  wire \sum1_1_reg[7]_i_1_n_6 ;
  wire \sum1_1_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_2;
  wire \sum1_2[11]_i_2_n_0 ;
  wire \sum1_2[11]_i_3_n_0 ;
  wire \sum1_2[11]_i_4_n_0 ;
  wire \sum1_2[11]_i_5_n_0 ;
  wire \sum1_2[15]_i_2_n_0 ;
  wire \sum1_2[15]_i_3_n_0 ;
  wire \sum1_2[15]_i_4_n_0 ;
  wire \sum1_2[15]_i_5_n_0 ;
  wire \sum1_2[19]_i_2_n_0 ;
  wire \sum1_2[19]_i_3_n_0 ;
  wire \sum1_2[19]_i_4_n_0 ;
  wire \sum1_2[19]_i_5_n_0 ;
  wire \sum1_2[24]_i_2_n_0 ;
  wire \sum1_2[24]_i_3_n_0 ;
  wire \sum1_2[24]_i_4_n_0 ;
  wire \sum1_2[24]_i_5_n_0 ;
  wire \sum1_2[3]_i_2_n_0 ;
  wire \sum1_2[3]_i_3_n_0 ;
  wire \sum1_2[3]_i_4_n_0 ;
  wire \sum1_2[3]_i_5_n_0 ;
  wire \sum1_2[7]_i_2_n_0 ;
  wire \sum1_2[7]_i_3_n_0 ;
  wire \sum1_2[7]_i_4_n_0 ;
  wire \sum1_2[7]_i_5_n_0 ;
  wire \sum1_2_reg[11]_i_1_n_0 ;
  wire \sum1_2_reg[11]_i_1_n_1 ;
  wire \sum1_2_reg[11]_i_1_n_2 ;
  wire \sum1_2_reg[11]_i_1_n_3 ;
  wire \sum1_2_reg[11]_i_1_n_4 ;
  wire \sum1_2_reg[11]_i_1_n_5 ;
  wire \sum1_2_reg[11]_i_1_n_6 ;
  wire \sum1_2_reg[11]_i_1_n_7 ;
  wire \sum1_2_reg[15]_i_1_n_0 ;
  wire \sum1_2_reg[15]_i_1_n_1 ;
  wire \sum1_2_reg[15]_i_1_n_2 ;
  wire \sum1_2_reg[15]_i_1_n_3 ;
  wire \sum1_2_reg[15]_i_1_n_4 ;
  wire \sum1_2_reg[15]_i_1_n_5 ;
  wire \sum1_2_reg[15]_i_1_n_6 ;
  wire \sum1_2_reg[15]_i_1_n_7 ;
  wire \sum1_2_reg[19]_i_1_n_0 ;
  wire \sum1_2_reg[19]_i_1_n_1 ;
  wire \sum1_2_reg[19]_i_1_n_2 ;
  wire \sum1_2_reg[19]_i_1_n_3 ;
  wire \sum1_2_reg[19]_i_1_n_4 ;
  wire \sum1_2_reg[19]_i_1_n_5 ;
  wire \sum1_2_reg[19]_i_1_n_6 ;
  wire \sum1_2_reg[19]_i_1_n_7 ;
  wire \sum1_2_reg[24]_i_1_n_1 ;
  wire \sum1_2_reg[24]_i_1_n_2 ;
  wire \sum1_2_reg[24]_i_1_n_3 ;
  wire \sum1_2_reg[24]_i_1_n_4 ;
  wire \sum1_2_reg[24]_i_1_n_5 ;
  wire \sum1_2_reg[24]_i_1_n_6 ;
  wire \sum1_2_reg[24]_i_1_n_7 ;
  wire \sum1_2_reg[3]_i_1_n_0 ;
  wire \sum1_2_reg[3]_i_1_n_1 ;
  wire \sum1_2_reg[3]_i_1_n_2 ;
  wire \sum1_2_reg[3]_i_1_n_3 ;
  wire \sum1_2_reg[3]_i_1_n_4 ;
  wire \sum1_2_reg[3]_i_1_n_5 ;
  wire \sum1_2_reg[3]_i_1_n_6 ;
  wire \sum1_2_reg[3]_i_1_n_7 ;
  wire \sum1_2_reg[7]_i_1_n_0 ;
  wire \sum1_2_reg[7]_i_1_n_1 ;
  wire \sum1_2_reg[7]_i_1_n_2 ;
  wire \sum1_2_reg[7]_i_1_n_3 ;
  wire \sum1_2_reg[7]_i_1_n_4 ;
  wire \sum1_2_reg[7]_i_1_n_5 ;
  wire \sum1_2_reg[7]_i_1_n_6 ;
  wire \sum1_2_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_3;
  wire \sum1_3[11]_i_2_n_0 ;
  wire \sum1_3[11]_i_3_n_0 ;
  wire \sum1_3[11]_i_4_n_0 ;
  wire \sum1_3[11]_i_5_n_0 ;
  wire \sum1_3[15]_i_2_n_0 ;
  wire \sum1_3[15]_i_3_n_0 ;
  wire \sum1_3[15]_i_4_n_0 ;
  wire \sum1_3[15]_i_5_n_0 ;
  wire \sum1_3[19]_i_2_n_0 ;
  wire \sum1_3[19]_i_3_n_0 ;
  wire \sum1_3[19]_i_4_n_0 ;
  wire \sum1_3[19]_i_5_n_0 ;
  wire \sum1_3[24]_i_2_n_0 ;
  wire \sum1_3[24]_i_3_n_0 ;
  wire \sum1_3[24]_i_4_n_0 ;
  wire \sum1_3[24]_i_5_n_0 ;
  wire \sum1_3[3]_i_2_n_0 ;
  wire \sum1_3[3]_i_3_n_0 ;
  wire \sum1_3[3]_i_4_n_0 ;
  wire \sum1_3[3]_i_5_n_0 ;
  wire \sum1_3[7]_i_2_n_0 ;
  wire \sum1_3[7]_i_3_n_0 ;
  wire \sum1_3[7]_i_4_n_0 ;
  wire \sum1_3[7]_i_5_n_0 ;
  wire \sum1_3_reg[11]_i_1_n_0 ;
  wire \sum1_3_reg[11]_i_1_n_1 ;
  wire \sum1_3_reg[11]_i_1_n_2 ;
  wire \sum1_3_reg[11]_i_1_n_3 ;
  wire \sum1_3_reg[11]_i_1_n_4 ;
  wire \sum1_3_reg[11]_i_1_n_5 ;
  wire \sum1_3_reg[11]_i_1_n_6 ;
  wire \sum1_3_reg[11]_i_1_n_7 ;
  wire \sum1_3_reg[15]_i_1_n_0 ;
  wire \sum1_3_reg[15]_i_1_n_1 ;
  wire \sum1_3_reg[15]_i_1_n_2 ;
  wire \sum1_3_reg[15]_i_1_n_3 ;
  wire \sum1_3_reg[15]_i_1_n_4 ;
  wire \sum1_3_reg[15]_i_1_n_5 ;
  wire \sum1_3_reg[15]_i_1_n_6 ;
  wire \sum1_3_reg[15]_i_1_n_7 ;
  wire \sum1_3_reg[19]_i_1_n_0 ;
  wire \sum1_3_reg[19]_i_1_n_1 ;
  wire \sum1_3_reg[19]_i_1_n_2 ;
  wire \sum1_3_reg[19]_i_1_n_3 ;
  wire \sum1_3_reg[19]_i_1_n_4 ;
  wire \sum1_3_reg[19]_i_1_n_5 ;
  wire \sum1_3_reg[19]_i_1_n_6 ;
  wire \sum1_3_reg[19]_i_1_n_7 ;
  wire \sum1_3_reg[24]_i_1_n_1 ;
  wire \sum1_3_reg[24]_i_1_n_2 ;
  wire \sum1_3_reg[24]_i_1_n_3 ;
  wire \sum1_3_reg[24]_i_1_n_4 ;
  wire \sum1_3_reg[24]_i_1_n_5 ;
  wire \sum1_3_reg[24]_i_1_n_6 ;
  wire \sum1_3_reg[24]_i_1_n_7 ;
  wire \sum1_3_reg[3]_i_1_n_0 ;
  wire \sum1_3_reg[3]_i_1_n_1 ;
  wire \sum1_3_reg[3]_i_1_n_2 ;
  wire \sum1_3_reg[3]_i_1_n_3 ;
  wire \sum1_3_reg[3]_i_1_n_4 ;
  wire \sum1_3_reg[3]_i_1_n_5 ;
  wire \sum1_3_reg[3]_i_1_n_6 ;
  wire \sum1_3_reg[3]_i_1_n_7 ;
  wire \sum1_3_reg[7]_i_1_n_0 ;
  wire \sum1_3_reg[7]_i_1_n_1 ;
  wire \sum1_3_reg[7]_i_1_n_2 ;
  wire \sum1_3_reg[7]_i_1_n_3 ;
  wire \sum1_3_reg[7]_i_1_n_4 ;
  wire \sum1_3_reg[7]_i_1_n_5 ;
  wire \sum1_3_reg[7]_i_1_n_6 ;
  wire \sum1_3_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_4;
  wire \sum1_4[11]_i_2_n_0 ;
  wire \sum1_4[11]_i_3_n_0 ;
  wire \sum1_4[11]_i_4_n_0 ;
  wire \sum1_4[11]_i_5_n_0 ;
  wire \sum1_4[15]_i_2_n_0 ;
  wire \sum1_4[15]_i_3_n_0 ;
  wire \sum1_4[15]_i_4_n_0 ;
  wire \sum1_4[15]_i_5_n_0 ;
  wire \sum1_4[19]_i_2_n_0 ;
  wire \sum1_4[19]_i_3_n_0 ;
  wire \sum1_4[19]_i_4_n_0 ;
  wire \sum1_4[19]_i_5_n_0 ;
  wire \sum1_4[23]_i_2_n_0 ;
  wire \sum1_4[23]_i_3_n_0 ;
  wire \sum1_4[23]_i_4_n_0 ;
  wire \sum1_4[23]_i_5_n_0 ;
  wire \sum1_4[23]_i_6_n_0 ;
  wire \sum1_4[3]_i_2_n_0 ;
  wire \sum1_4[3]_i_3_n_0 ;
  wire \sum1_4[3]_i_4_n_0 ;
  wire \sum1_4[3]_i_5_n_0 ;
  wire \sum1_4[7]_i_2_n_0 ;
  wire \sum1_4[7]_i_3_n_0 ;
  wire \sum1_4[7]_i_4_n_0 ;
  wire \sum1_4[7]_i_5_n_0 ;
  wire \sum1_4_reg[11]_i_1_n_0 ;
  wire \sum1_4_reg[11]_i_1_n_1 ;
  wire \sum1_4_reg[11]_i_1_n_2 ;
  wire \sum1_4_reg[11]_i_1_n_3 ;
  wire \sum1_4_reg[11]_i_1_n_4 ;
  wire \sum1_4_reg[11]_i_1_n_5 ;
  wire \sum1_4_reg[11]_i_1_n_6 ;
  wire \sum1_4_reg[11]_i_1_n_7 ;
  wire \sum1_4_reg[15]_i_1_n_0 ;
  wire \sum1_4_reg[15]_i_1_n_1 ;
  wire \sum1_4_reg[15]_i_1_n_2 ;
  wire \sum1_4_reg[15]_i_1_n_3 ;
  wire \sum1_4_reg[15]_i_1_n_4 ;
  wire \sum1_4_reg[15]_i_1_n_5 ;
  wire \sum1_4_reg[15]_i_1_n_6 ;
  wire \sum1_4_reg[15]_i_1_n_7 ;
  wire \sum1_4_reg[19]_i_1_n_0 ;
  wire \sum1_4_reg[19]_i_1_n_1 ;
  wire \sum1_4_reg[19]_i_1_n_2 ;
  wire \sum1_4_reg[19]_i_1_n_3 ;
  wire \sum1_4_reg[19]_i_1_n_4 ;
  wire \sum1_4_reg[19]_i_1_n_5 ;
  wire \sum1_4_reg[19]_i_1_n_6 ;
  wire \sum1_4_reg[19]_i_1_n_7 ;
  wire \sum1_4_reg[23]_i_1_n_0 ;
  wire \sum1_4_reg[23]_i_1_n_1 ;
  wire \sum1_4_reg[23]_i_1_n_2 ;
  wire \sum1_4_reg[23]_i_1_n_3 ;
  wire \sum1_4_reg[23]_i_1_n_4 ;
  wire \sum1_4_reg[23]_i_1_n_5 ;
  wire \sum1_4_reg[23]_i_1_n_6 ;
  wire \sum1_4_reg[23]_i_1_n_7 ;
  wire \sum1_4_reg[24]_i_1_n_7 ;
  wire \sum1_4_reg[3]_i_1_n_0 ;
  wire \sum1_4_reg[3]_i_1_n_1 ;
  wire \sum1_4_reg[3]_i_1_n_2 ;
  wire \sum1_4_reg[3]_i_1_n_3 ;
  wire \sum1_4_reg[3]_i_1_n_4 ;
  wire \sum1_4_reg[3]_i_1_n_5 ;
  wire \sum1_4_reg[3]_i_1_n_6 ;
  wire \sum1_4_reg[3]_i_1_n_7 ;
  wire \sum1_4_reg[7]_i_1_n_0 ;
  wire \sum1_4_reg[7]_i_1_n_1 ;
  wire \sum1_4_reg[7]_i_1_n_2 ;
  wire \sum1_4_reg[7]_i_1_n_3 ;
  wire \sum1_4_reg[7]_i_1_n_4 ;
  wire \sum1_4_reg[7]_i_1_n_5 ;
  wire \sum1_4_reg[7]_i_1_n_6 ;
  wire \sum1_4_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_5;
  wire \sum1_5[11]_i_2_n_0 ;
  wire \sum1_5[11]_i_3_n_0 ;
  wire \sum1_5[11]_i_4_n_0 ;
  wire \sum1_5[11]_i_5_n_0 ;
  wire \sum1_5[15]_i_2_n_0 ;
  wire \sum1_5[15]_i_3_n_0 ;
  wire \sum1_5[15]_i_4_n_0 ;
  wire \sum1_5[15]_i_5_n_0 ;
  wire \sum1_5[19]_i_2_n_0 ;
  wire \sum1_5[19]_i_3_n_0 ;
  wire \sum1_5[19]_i_4_n_0 ;
  wire \sum1_5[19]_i_5_n_0 ;
  wire \sum1_5[23]_i_2_n_0 ;
  wire \sum1_5[23]_i_3_n_0 ;
  wire \sum1_5[23]_i_4_n_0 ;
  wire \sum1_5[23]_i_5_n_0 ;
  wire \sum1_5[23]_i_6_n_0 ;
  wire \sum1_5[3]_i_2_n_0 ;
  wire \sum1_5[3]_i_3_n_0 ;
  wire \sum1_5[3]_i_4_n_0 ;
  wire \sum1_5[3]_i_5_n_0 ;
  wire \sum1_5[7]_i_2_n_0 ;
  wire \sum1_5[7]_i_3_n_0 ;
  wire \sum1_5[7]_i_4_n_0 ;
  wire \sum1_5[7]_i_5_n_0 ;
  wire \sum1_5_reg[11]_i_1_n_0 ;
  wire \sum1_5_reg[11]_i_1_n_1 ;
  wire \sum1_5_reg[11]_i_1_n_2 ;
  wire \sum1_5_reg[11]_i_1_n_3 ;
  wire \sum1_5_reg[11]_i_1_n_4 ;
  wire \sum1_5_reg[11]_i_1_n_5 ;
  wire \sum1_5_reg[11]_i_1_n_6 ;
  wire \sum1_5_reg[11]_i_1_n_7 ;
  wire \sum1_5_reg[15]_i_1_n_0 ;
  wire \sum1_5_reg[15]_i_1_n_1 ;
  wire \sum1_5_reg[15]_i_1_n_2 ;
  wire \sum1_5_reg[15]_i_1_n_3 ;
  wire \sum1_5_reg[15]_i_1_n_4 ;
  wire \sum1_5_reg[15]_i_1_n_5 ;
  wire \sum1_5_reg[15]_i_1_n_6 ;
  wire \sum1_5_reg[15]_i_1_n_7 ;
  wire \sum1_5_reg[19]_i_1_n_0 ;
  wire \sum1_5_reg[19]_i_1_n_1 ;
  wire \sum1_5_reg[19]_i_1_n_2 ;
  wire \sum1_5_reg[19]_i_1_n_3 ;
  wire \sum1_5_reg[19]_i_1_n_4 ;
  wire \sum1_5_reg[19]_i_1_n_5 ;
  wire \sum1_5_reg[19]_i_1_n_6 ;
  wire \sum1_5_reg[19]_i_1_n_7 ;
  wire \sum1_5_reg[23]_i_1_n_0 ;
  wire \sum1_5_reg[23]_i_1_n_1 ;
  wire \sum1_5_reg[23]_i_1_n_2 ;
  wire \sum1_5_reg[23]_i_1_n_3 ;
  wire \sum1_5_reg[23]_i_1_n_4 ;
  wire \sum1_5_reg[23]_i_1_n_5 ;
  wire \sum1_5_reg[23]_i_1_n_6 ;
  wire \sum1_5_reg[23]_i_1_n_7 ;
  wire \sum1_5_reg[24]_i_1_n_7 ;
  wire \sum1_5_reg[3]_i_1_n_0 ;
  wire \sum1_5_reg[3]_i_1_n_1 ;
  wire \sum1_5_reg[3]_i_1_n_2 ;
  wire \sum1_5_reg[3]_i_1_n_3 ;
  wire \sum1_5_reg[3]_i_1_n_4 ;
  wire \sum1_5_reg[3]_i_1_n_5 ;
  wire \sum1_5_reg[3]_i_1_n_6 ;
  wire \sum1_5_reg[3]_i_1_n_7 ;
  wire \sum1_5_reg[7]_i_1_n_0 ;
  wire \sum1_5_reg[7]_i_1_n_1 ;
  wire \sum1_5_reg[7]_i_1_n_2 ;
  wire \sum1_5_reg[7]_i_1_n_3 ;
  wire \sum1_5_reg[7]_i_1_n_4 ;
  wire \sum1_5_reg[7]_i_1_n_5 ;
  wire \sum1_5_reg[7]_i_1_n_6 ;
  wire \sum1_5_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_6;
  wire \sum1_6[11]_i_2_n_0 ;
  wire \sum1_6[11]_i_3_n_0 ;
  wire \sum1_6[11]_i_4_n_0 ;
  wire \sum1_6[11]_i_5_n_0 ;
  wire \sum1_6[15]_i_2_n_0 ;
  wire \sum1_6[15]_i_3_n_0 ;
  wire \sum1_6[15]_i_4_n_0 ;
  wire \sum1_6[15]_i_5_n_0 ;
  wire \sum1_6[19]_i_2_n_0 ;
  wire \sum1_6[19]_i_3_n_0 ;
  wire \sum1_6[19]_i_4_n_0 ;
  wire \sum1_6[19]_i_5_n_0 ;
  wire \sum1_6[23]_i_2_n_0 ;
  wire \sum1_6[23]_i_3_n_0 ;
  wire \sum1_6[23]_i_4_n_0 ;
  wire \sum1_6[23]_i_5_n_0 ;
  wire \sum1_6[23]_i_6_n_0 ;
  wire \sum1_6[3]_i_2_n_0 ;
  wire \sum1_6[3]_i_3_n_0 ;
  wire \sum1_6[3]_i_4_n_0 ;
  wire \sum1_6[3]_i_5_n_0 ;
  wire \sum1_6[7]_i_2_n_0 ;
  wire \sum1_6[7]_i_3_n_0 ;
  wire \sum1_6[7]_i_4_n_0 ;
  wire \sum1_6[7]_i_5_n_0 ;
  wire \sum1_6_reg[11]_i_1_n_0 ;
  wire \sum1_6_reg[11]_i_1_n_1 ;
  wire \sum1_6_reg[11]_i_1_n_2 ;
  wire \sum1_6_reg[11]_i_1_n_3 ;
  wire \sum1_6_reg[11]_i_1_n_4 ;
  wire \sum1_6_reg[11]_i_1_n_5 ;
  wire \sum1_6_reg[11]_i_1_n_6 ;
  wire \sum1_6_reg[11]_i_1_n_7 ;
  wire \sum1_6_reg[15]_i_1_n_0 ;
  wire \sum1_6_reg[15]_i_1_n_1 ;
  wire \sum1_6_reg[15]_i_1_n_2 ;
  wire \sum1_6_reg[15]_i_1_n_3 ;
  wire \sum1_6_reg[15]_i_1_n_4 ;
  wire \sum1_6_reg[15]_i_1_n_5 ;
  wire \sum1_6_reg[15]_i_1_n_6 ;
  wire \sum1_6_reg[15]_i_1_n_7 ;
  wire \sum1_6_reg[19]_i_1_n_0 ;
  wire \sum1_6_reg[19]_i_1_n_1 ;
  wire \sum1_6_reg[19]_i_1_n_2 ;
  wire \sum1_6_reg[19]_i_1_n_3 ;
  wire \sum1_6_reg[19]_i_1_n_4 ;
  wire \sum1_6_reg[19]_i_1_n_5 ;
  wire \sum1_6_reg[19]_i_1_n_6 ;
  wire \sum1_6_reg[19]_i_1_n_7 ;
  wire \sum1_6_reg[23]_i_1_n_0 ;
  wire \sum1_6_reg[23]_i_1_n_1 ;
  wire \sum1_6_reg[23]_i_1_n_2 ;
  wire \sum1_6_reg[23]_i_1_n_3 ;
  wire \sum1_6_reg[23]_i_1_n_4 ;
  wire \sum1_6_reg[23]_i_1_n_5 ;
  wire \sum1_6_reg[23]_i_1_n_6 ;
  wire \sum1_6_reg[23]_i_1_n_7 ;
  wire \sum1_6_reg[24]_i_1_n_7 ;
  wire \sum1_6_reg[3]_i_1_n_0 ;
  wire \sum1_6_reg[3]_i_1_n_1 ;
  wire \sum1_6_reg[3]_i_1_n_2 ;
  wire \sum1_6_reg[3]_i_1_n_3 ;
  wire \sum1_6_reg[3]_i_1_n_4 ;
  wire \sum1_6_reg[3]_i_1_n_5 ;
  wire \sum1_6_reg[3]_i_1_n_6 ;
  wire \sum1_6_reg[3]_i_1_n_7 ;
  wire \sum1_6_reg[7]_i_1_n_0 ;
  wire \sum1_6_reg[7]_i_1_n_1 ;
  wire \sum1_6_reg[7]_i_1_n_2 ;
  wire \sum1_6_reg[7]_i_1_n_3 ;
  wire \sum1_6_reg[7]_i_1_n_4 ;
  wire \sum1_6_reg[7]_i_1_n_5 ;
  wire \sum1_6_reg[7]_i_1_n_6 ;
  wire \sum1_6_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_7;
  wire \sum1_7[11]_i_2_n_0 ;
  wire \sum1_7[11]_i_3_n_0 ;
  wire \sum1_7[11]_i_4_n_0 ;
  wire \sum1_7[11]_i_5_n_0 ;
  wire \sum1_7[15]_i_2_n_0 ;
  wire \sum1_7[15]_i_3_n_0 ;
  wire \sum1_7[15]_i_4_n_0 ;
  wire \sum1_7[15]_i_5_n_0 ;
  wire \sum1_7[19]_i_2_n_0 ;
  wire \sum1_7[19]_i_3_n_0 ;
  wire \sum1_7[19]_i_4_n_0 ;
  wire \sum1_7[19]_i_5_n_0 ;
  wire \sum1_7[23]_i_2_n_0 ;
  wire \sum1_7[23]_i_3_n_0 ;
  wire \sum1_7[23]_i_4_n_0 ;
  wire \sum1_7[23]_i_5_n_0 ;
  wire \sum1_7[23]_i_6_n_0 ;
  wire \sum1_7[3]_i_2_n_0 ;
  wire \sum1_7[3]_i_3_n_0 ;
  wire \sum1_7[3]_i_4_n_0 ;
  wire \sum1_7[3]_i_5_n_0 ;
  wire \sum1_7[7]_i_2_n_0 ;
  wire \sum1_7[7]_i_3_n_0 ;
  wire \sum1_7[7]_i_4_n_0 ;
  wire \sum1_7[7]_i_5_n_0 ;
  wire \sum1_7_reg[11]_i_1_n_0 ;
  wire \sum1_7_reg[11]_i_1_n_1 ;
  wire \sum1_7_reg[11]_i_1_n_2 ;
  wire \sum1_7_reg[11]_i_1_n_3 ;
  wire \sum1_7_reg[11]_i_1_n_4 ;
  wire \sum1_7_reg[11]_i_1_n_5 ;
  wire \sum1_7_reg[11]_i_1_n_6 ;
  wire \sum1_7_reg[11]_i_1_n_7 ;
  wire \sum1_7_reg[15]_i_1_n_0 ;
  wire \sum1_7_reg[15]_i_1_n_1 ;
  wire \sum1_7_reg[15]_i_1_n_2 ;
  wire \sum1_7_reg[15]_i_1_n_3 ;
  wire \sum1_7_reg[15]_i_1_n_4 ;
  wire \sum1_7_reg[15]_i_1_n_5 ;
  wire \sum1_7_reg[15]_i_1_n_6 ;
  wire \sum1_7_reg[15]_i_1_n_7 ;
  wire \sum1_7_reg[19]_i_1_n_0 ;
  wire \sum1_7_reg[19]_i_1_n_1 ;
  wire \sum1_7_reg[19]_i_1_n_2 ;
  wire \sum1_7_reg[19]_i_1_n_3 ;
  wire \sum1_7_reg[19]_i_1_n_4 ;
  wire \sum1_7_reg[19]_i_1_n_5 ;
  wire \sum1_7_reg[19]_i_1_n_6 ;
  wire \sum1_7_reg[19]_i_1_n_7 ;
  wire \sum1_7_reg[23]_i_1_n_0 ;
  wire \sum1_7_reg[23]_i_1_n_1 ;
  wire \sum1_7_reg[23]_i_1_n_2 ;
  wire \sum1_7_reg[23]_i_1_n_3 ;
  wire \sum1_7_reg[23]_i_1_n_4 ;
  wire \sum1_7_reg[23]_i_1_n_5 ;
  wire \sum1_7_reg[23]_i_1_n_6 ;
  wire \sum1_7_reg[23]_i_1_n_7 ;
  wire \sum1_7_reg[24]_i_1_n_7 ;
  wire \sum1_7_reg[3]_i_1_n_0 ;
  wire \sum1_7_reg[3]_i_1_n_1 ;
  wire \sum1_7_reg[3]_i_1_n_2 ;
  wire \sum1_7_reg[3]_i_1_n_3 ;
  wire \sum1_7_reg[3]_i_1_n_4 ;
  wire \sum1_7_reg[3]_i_1_n_5 ;
  wire \sum1_7_reg[3]_i_1_n_6 ;
  wire \sum1_7_reg[3]_i_1_n_7 ;
  wire \sum1_7_reg[7]_i_1_n_0 ;
  wire \sum1_7_reg[7]_i_1_n_1 ;
  wire \sum1_7_reg[7]_i_1_n_2 ;
  wire \sum1_7_reg[7]_i_1_n_3 ;
  wire \sum1_7_reg[7]_i_1_n_4 ;
  wire \sum1_7_reg[7]_i_1_n_5 ;
  wire \sum1_7_reg[7]_i_1_n_6 ;
  wire \sum1_7_reg[7]_i_1_n_7 ;
  wire [24:0]sum1_8;
  wire \sum1_8[11]_i_2_n_0 ;
  wire \sum1_8[11]_i_3_n_0 ;
  wire \sum1_8[11]_i_4_n_0 ;
  wire \sum1_8[11]_i_5_n_0 ;
  wire \sum1_8[15]_i_2_n_0 ;
  wire \sum1_8[15]_i_3_n_0 ;
  wire \sum1_8[15]_i_4_n_0 ;
  wire \sum1_8[15]_i_5_n_0 ;
  wire \sum1_8[19]_i_2_n_0 ;
  wire \sum1_8[19]_i_3_n_0 ;
  wire \sum1_8[19]_i_4_n_0 ;
  wire \sum1_8[19]_i_5_n_0 ;
  wire \sum1_8[23]_i_2_n_0 ;
  wire \sum1_8[23]_i_3_n_0 ;
  wire \sum1_8[23]_i_4_n_0 ;
  wire \sum1_8[23]_i_5_n_0 ;
  wire \sum1_8[23]_i_6_n_0 ;
  wire \sum1_8[3]_i_2_n_0 ;
  wire \sum1_8[3]_i_3_n_0 ;
  wire \sum1_8[3]_i_4_n_0 ;
  wire \sum1_8[3]_i_5_n_0 ;
  wire \sum1_8[7]_i_2_n_0 ;
  wire \sum1_8[7]_i_3_n_0 ;
  wire \sum1_8[7]_i_4_n_0 ;
  wire \sum1_8[7]_i_5_n_0 ;
  wire \sum1_8_reg[11]_i_1_n_0 ;
  wire \sum1_8_reg[11]_i_1_n_1 ;
  wire \sum1_8_reg[11]_i_1_n_2 ;
  wire \sum1_8_reg[11]_i_1_n_3 ;
  wire \sum1_8_reg[11]_i_1_n_4 ;
  wire \sum1_8_reg[11]_i_1_n_5 ;
  wire \sum1_8_reg[11]_i_1_n_6 ;
  wire \sum1_8_reg[11]_i_1_n_7 ;
  wire \sum1_8_reg[15]_i_1_n_0 ;
  wire \sum1_8_reg[15]_i_1_n_1 ;
  wire \sum1_8_reg[15]_i_1_n_2 ;
  wire \sum1_8_reg[15]_i_1_n_3 ;
  wire \sum1_8_reg[15]_i_1_n_4 ;
  wire \sum1_8_reg[15]_i_1_n_5 ;
  wire \sum1_8_reg[15]_i_1_n_6 ;
  wire \sum1_8_reg[15]_i_1_n_7 ;
  wire \sum1_8_reg[19]_i_1_n_0 ;
  wire \sum1_8_reg[19]_i_1_n_1 ;
  wire \sum1_8_reg[19]_i_1_n_2 ;
  wire \sum1_8_reg[19]_i_1_n_3 ;
  wire \sum1_8_reg[19]_i_1_n_4 ;
  wire \sum1_8_reg[19]_i_1_n_5 ;
  wire \sum1_8_reg[19]_i_1_n_6 ;
  wire \sum1_8_reg[19]_i_1_n_7 ;
  wire \sum1_8_reg[23]_i_1_n_0 ;
  wire \sum1_8_reg[23]_i_1_n_1 ;
  wire \sum1_8_reg[23]_i_1_n_2 ;
  wire \sum1_8_reg[23]_i_1_n_3 ;
  wire \sum1_8_reg[23]_i_1_n_4 ;
  wire \sum1_8_reg[23]_i_1_n_5 ;
  wire \sum1_8_reg[23]_i_1_n_6 ;
  wire \sum1_8_reg[23]_i_1_n_7 ;
  wire \sum1_8_reg[24]_i_1_n_7 ;
  wire \sum1_8_reg[3]_i_1_n_0 ;
  wire \sum1_8_reg[3]_i_1_n_1 ;
  wire \sum1_8_reg[3]_i_1_n_2 ;
  wire \sum1_8_reg[3]_i_1_n_3 ;
  wire \sum1_8_reg[3]_i_1_n_4 ;
  wire \sum1_8_reg[3]_i_1_n_5 ;
  wire \sum1_8_reg[3]_i_1_n_6 ;
  wire \sum1_8_reg[3]_i_1_n_7 ;
  wire \sum1_8_reg[7]_i_1_n_0 ;
  wire \sum1_8_reg[7]_i_1_n_1 ;
  wire \sum1_8_reg[7]_i_1_n_2 ;
  wire \sum1_8_reg[7]_i_1_n_3 ;
  wire \sum1_8_reg[7]_i_1_n_4 ;
  wire \sum1_8_reg[7]_i_1_n_5 ;
  wire \sum1_8_reg[7]_i_1_n_6 ;
  wire \sum1_8_reg[7]_i_1_n_7 ;
  wire [29:0]sum1_9;
  wire \sum1_9[11]_i_2_n_0 ;
  wire \sum1_9[11]_i_3_n_0 ;
  wire \sum1_9[11]_i_4_n_0 ;
  wire \sum1_9[11]_i_5_n_0 ;
  wire \sum1_9[15]_i_2_n_0 ;
  wire \sum1_9[15]_i_3_n_0 ;
  wire \sum1_9[15]_i_4_n_0 ;
  wire \sum1_9[15]_i_5_n_0 ;
  wire \sum1_9[19]_i_2_n_0 ;
  wire \sum1_9[19]_i_3_n_0 ;
  wire \sum1_9[19]_i_4_n_0 ;
  wire \sum1_9[19]_i_5_n_0 ;
  wire \sum1_9[23]_i_2_n_0 ;
  wire \sum1_9[23]_i_3_n_0 ;
  wire \sum1_9[23]_i_4_n_0 ;
  wire \sum1_9[23]_i_5_n_0 ;
  wire \sum1_9[27]_i_2_n_0 ;
  wire \sum1_9[27]_i_3_n_0 ;
  wire \sum1_9[27]_i_4_n_0 ;
  wire \sum1_9[27]_i_5_n_0 ;
  wire \sum1_9[27]_i_6_n_0 ;
  wire \sum1_9[29]_i_2_n_0 ;
  wire \sum1_9[3]_i_2_n_0 ;
  wire \sum1_9[3]_i_3_n_0 ;
  wire \sum1_9[3]_i_4_n_0 ;
  wire \sum1_9[3]_i_5_n_0 ;
  wire \sum1_9[7]_i_2_n_0 ;
  wire \sum1_9[7]_i_3_n_0 ;
  wire \sum1_9[7]_i_4_n_0 ;
  wire \sum1_9[7]_i_5_n_0 ;
  wire \sum1_9_reg[11]_i_1_n_0 ;
  wire \sum1_9_reg[11]_i_1_n_1 ;
  wire \sum1_9_reg[11]_i_1_n_2 ;
  wire \sum1_9_reg[11]_i_1_n_3 ;
  wire \sum1_9_reg[11]_i_1_n_4 ;
  wire \sum1_9_reg[11]_i_1_n_5 ;
  wire \sum1_9_reg[11]_i_1_n_6 ;
  wire \sum1_9_reg[11]_i_1_n_7 ;
  wire \sum1_9_reg[15]_i_1_n_0 ;
  wire \sum1_9_reg[15]_i_1_n_1 ;
  wire \sum1_9_reg[15]_i_1_n_2 ;
  wire \sum1_9_reg[15]_i_1_n_3 ;
  wire \sum1_9_reg[15]_i_1_n_4 ;
  wire \sum1_9_reg[15]_i_1_n_5 ;
  wire \sum1_9_reg[15]_i_1_n_6 ;
  wire \sum1_9_reg[15]_i_1_n_7 ;
  wire \sum1_9_reg[19]_i_1_n_0 ;
  wire \sum1_9_reg[19]_i_1_n_1 ;
  wire \sum1_9_reg[19]_i_1_n_2 ;
  wire \sum1_9_reg[19]_i_1_n_3 ;
  wire \sum1_9_reg[19]_i_1_n_4 ;
  wire \sum1_9_reg[19]_i_1_n_5 ;
  wire \sum1_9_reg[19]_i_1_n_6 ;
  wire \sum1_9_reg[19]_i_1_n_7 ;
  wire \sum1_9_reg[23]_i_1_n_0 ;
  wire \sum1_9_reg[23]_i_1_n_1 ;
  wire \sum1_9_reg[23]_i_1_n_2 ;
  wire \sum1_9_reg[23]_i_1_n_3 ;
  wire \sum1_9_reg[23]_i_1_n_4 ;
  wire \sum1_9_reg[23]_i_1_n_5 ;
  wire \sum1_9_reg[23]_i_1_n_6 ;
  wire \sum1_9_reg[23]_i_1_n_7 ;
  wire \sum1_9_reg[27]_i_1_n_0 ;
  wire \sum1_9_reg[27]_i_1_n_1 ;
  wire \sum1_9_reg[27]_i_1_n_2 ;
  wire \sum1_9_reg[27]_i_1_n_3 ;
  wire \sum1_9_reg[27]_i_1_n_4 ;
  wire \sum1_9_reg[27]_i_1_n_5 ;
  wire \sum1_9_reg[27]_i_1_n_6 ;
  wire \sum1_9_reg[27]_i_1_n_7 ;
  wire \sum1_9_reg[29]_i_1_n_3 ;
  wire \sum1_9_reg[29]_i_1_n_6 ;
  wire \sum1_9_reg[29]_i_1_n_7 ;
  wire \sum1_9_reg[3]_i_1_n_0 ;
  wire \sum1_9_reg[3]_i_1_n_1 ;
  wire \sum1_9_reg[3]_i_1_n_2 ;
  wire \sum1_9_reg[3]_i_1_n_3 ;
  wire \sum1_9_reg[3]_i_1_n_4 ;
  wire \sum1_9_reg[3]_i_1_n_5 ;
  wire \sum1_9_reg[3]_i_1_n_6 ;
  wire \sum1_9_reg[3]_i_1_n_7 ;
  wire \sum1_9_reg[7]_i_1_n_0 ;
  wire \sum1_9_reg[7]_i_1_n_1 ;
  wire \sum1_9_reg[7]_i_1_n_2 ;
  wire \sum1_9_reg[7]_i_1_n_3 ;
  wire \sum1_9_reg[7]_i_1_n_4 ;
  wire \sum1_9_reg[7]_i_1_n_5 ;
  wire \sum1_9_reg[7]_i_1_n_6 ;
  wire \sum1_9_reg[7]_i_1_n_7 ;
  wire [29:0]sum2_1;
  wire [29:0]sum2_2;
  wire [29:0]sum2_3;
  wire [29:0]sum2_4;
  wire [29:0]sum2_5;
  wire [29:0]sum2_6;
  wire [29:0]sum2_7;
  wire [29:0]sum2_8;
  wire [29:0]sum3_1;
  wire [29:0]sum3_2;
  wire [29:0]sum3_3;
  wire [29:0]sum3_4;
  wire [29:0]sum4_1;
  wire [29:0]sum4_2;
  wire [29:0]sum5_1;
  wire \sum6_1_reg[16]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[17]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[18]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_10_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_11_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_n_1 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_n_2 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_n_3 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_13_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_14_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_15_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_16_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_n_1 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_n_2 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_n_3 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_18_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_19_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_1 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_2 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_3 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_4 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_5 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_20_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_21_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_22_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_23_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_24_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_25_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_1 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_2 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_3 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_6_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_n_1 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_n_2 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_n_3 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_8_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_9_n_0 ;
  wire \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[20]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[21]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[22]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_0 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_1 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_2 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_3 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_4 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_5 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4_n_0 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5_n_0 ;
  wire \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[24]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[25]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[26]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_0 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_1 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_2 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_3 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_4 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_5 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4_n_0 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5_n_0 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_6_n_0 ;
  wire \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[28]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_3 ;
  wire \sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ;
  wire \sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 ;
  wire \sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ;
  wire \sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ;
  wire \sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire [24:0]sumpipe1_1;
  wire \sumpipe1_10_reg_n_0_[0] ;
  wire \sumpipe1_10_reg_n_0_[10] ;
  wire \sumpipe1_10_reg_n_0_[11] ;
  wire \sumpipe1_10_reg_n_0_[12] ;
  wire \sumpipe1_10_reg_n_0_[13] ;
  wire \sumpipe1_10_reg_n_0_[14] ;
  wire \sumpipe1_10_reg_n_0_[15] ;
  wire \sumpipe1_10_reg_n_0_[16] ;
  wire \sumpipe1_10_reg_n_0_[17] ;
  wire \sumpipe1_10_reg_n_0_[18] ;
  wire \sumpipe1_10_reg_n_0_[19] ;
  wire \sumpipe1_10_reg_n_0_[1] ;
  wire \sumpipe1_10_reg_n_0_[20] ;
  wire \sumpipe1_10_reg_n_0_[21] ;
  wire \sumpipe1_10_reg_n_0_[22] ;
  wire \sumpipe1_10_reg_n_0_[23] ;
  wire \sumpipe1_10_reg_n_0_[24] ;
  wire \sumpipe1_10_reg_n_0_[2] ;
  wire \sumpipe1_10_reg_n_0_[3] ;
  wire \sumpipe1_10_reg_n_0_[4] ;
  wire \sumpipe1_10_reg_n_0_[5] ;
  wire \sumpipe1_10_reg_n_0_[6] ;
  wire \sumpipe1_10_reg_n_0_[7] ;
  wire \sumpipe1_10_reg_n_0_[8] ;
  wire \sumpipe1_10_reg_n_0_[9] ;
  wire \sumpipe1_11_reg_n_0_[0] ;
  wire \sumpipe1_11_reg_n_0_[10] ;
  wire \sumpipe1_11_reg_n_0_[11] ;
  wire \sumpipe1_11_reg_n_0_[12] ;
  wire \sumpipe1_11_reg_n_0_[13] ;
  wire \sumpipe1_11_reg_n_0_[14] ;
  wire \sumpipe1_11_reg_n_0_[15] ;
  wire \sumpipe1_11_reg_n_0_[16] ;
  wire \sumpipe1_11_reg_n_0_[17] ;
  wire \sumpipe1_11_reg_n_0_[18] ;
  wire \sumpipe1_11_reg_n_0_[19] ;
  wire \sumpipe1_11_reg_n_0_[1] ;
  wire \sumpipe1_11_reg_n_0_[20] ;
  wire \sumpipe1_11_reg_n_0_[21] ;
  wire \sumpipe1_11_reg_n_0_[22] ;
  wire \sumpipe1_11_reg_n_0_[23] ;
  wire \sumpipe1_11_reg_n_0_[24] ;
  wire \sumpipe1_11_reg_n_0_[2] ;
  wire \sumpipe1_11_reg_n_0_[3] ;
  wire \sumpipe1_11_reg_n_0_[4] ;
  wire \sumpipe1_11_reg_n_0_[5] ;
  wire \sumpipe1_11_reg_n_0_[6] ;
  wire \sumpipe1_11_reg_n_0_[7] ;
  wire \sumpipe1_11_reg_n_0_[8] ;
  wire \sumpipe1_11_reg_n_0_[9] ;
  wire \sumpipe1_12_reg_n_0_[0] ;
  wire \sumpipe1_12_reg_n_0_[10] ;
  wire \sumpipe1_12_reg_n_0_[11] ;
  wire \sumpipe1_12_reg_n_0_[12] ;
  wire \sumpipe1_12_reg_n_0_[13] ;
  wire \sumpipe1_12_reg_n_0_[14] ;
  wire \sumpipe1_12_reg_n_0_[15] ;
  wire \sumpipe1_12_reg_n_0_[16] ;
  wire \sumpipe1_12_reg_n_0_[17] ;
  wire \sumpipe1_12_reg_n_0_[18] ;
  wire \sumpipe1_12_reg_n_0_[19] ;
  wire \sumpipe1_12_reg_n_0_[1] ;
  wire \sumpipe1_12_reg_n_0_[20] ;
  wire \sumpipe1_12_reg_n_0_[21] ;
  wire \sumpipe1_12_reg_n_0_[22] ;
  wire \sumpipe1_12_reg_n_0_[23] ;
  wire \sumpipe1_12_reg_n_0_[24] ;
  wire \sumpipe1_12_reg_n_0_[2] ;
  wire \sumpipe1_12_reg_n_0_[3] ;
  wire \sumpipe1_12_reg_n_0_[4] ;
  wire \sumpipe1_12_reg_n_0_[5] ;
  wire \sumpipe1_12_reg_n_0_[6] ;
  wire \sumpipe1_12_reg_n_0_[7] ;
  wire \sumpipe1_12_reg_n_0_[8] ;
  wire \sumpipe1_12_reg_n_0_[9] ;
  wire \sumpipe1_13_reg_n_0_[0] ;
  wire \sumpipe1_13_reg_n_0_[10] ;
  wire \sumpipe1_13_reg_n_0_[11] ;
  wire \sumpipe1_13_reg_n_0_[12] ;
  wire \sumpipe1_13_reg_n_0_[13] ;
  wire \sumpipe1_13_reg_n_0_[14] ;
  wire \sumpipe1_13_reg_n_0_[15] ;
  wire \sumpipe1_13_reg_n_0_[16] ;
  wire \sumpipe1_13_reg_n_0_[17] ;
  wire \sumpipe1_13_reg_n_0_[18] ;
  wire \sumpipe1_13_reg_n_0_[19] ;
  wire \sumpipe1_13_reg_n_0_[1] ;
  wire \sumpipe1_13_reg_n_0_[20] ;
  wire \sumpipe1_13_reg_n_0_[21] ;
  wire \sumpipe1_13_reg_n_0_[22] ;
  wire \sumpipe1_13_reg_n_0_[23] ;
  wire \sumpipe1_13_reg_n_0_[24] ;
  wire \sumpipe1_13_reg_n_0_[2] ;
  wire \sumpipe1_13_reg_n_0_[3] ;
  wire \sumpipe1_13_reg_n_0_[4] ;
  wire \sumpipe1_13_reg_n_0_[5] ;
  wire \sumpipe1_13_reg_n_0_[6] ;
  wire \sumpipe1_13_reg_n_0_[7] ;
  wire \sumpipe1_13_reg_n_0_[8] ;
  wire \sumpipe1_13_reg_n_0_[9] ;
  wire \sumpipe1_14_reg_n_0_[0] ;
  wire \sumpipe1_14_reg_n_0_[10] ;
  wire \sumpipe1_14_reg_n_0_[11] ;
  wire \sumpipe1_14_reg_n_0_[12] ;
  wire \sumpipe1_14_reg_n_0_[13] ;
  wire \sumpipe1_14_reg_n_0_[14] ;
  wire \sumpipe1_14_reg_n_0_[15] ;
  wire \sumpipe1_14_reg_n_0_[16] ;
  wire \sumpipe1_14_reg_n_0_[17] ;
  wire \sumpipe1_14_reg_n_0_[18] ;
  wire \sumpipe1_14_reg_n_0_[19] ;
  wire \sumpipe1_14_reg_n_0_[1] ;
  wire \sumpipe1_14_reg_n_0_[20] ;
  wire \sumpipe1_14_reg_n_0_[21] ;
  wire \sumpipe1_14_reg_n_0_[22] ;
  wire \sumpipe1_14_reg_n_0_[23] ;
  wire \sumpipe1_14_reg_n_0_[24] ;
  wire \sumpipe1_14_reg_n_0_[2] ;
  wire \sumpipe1_14_reg_n_0_[3] ;
  wire \sumpipe1_14_reg_n_0_[4] ;
  wire \sumpipe1_14_reg_n_0_[5] ;
  wire \sumpipe1_14_reg_n_0_[6] ;
  wire \sumpipe1_14_reg_n_0_[7] ;
  wire \sumpipe1_14_reg_n_0_[8] ;
  wire \sumpipe1_14_reg_n_0_[9] ;
  wire \sumpipe1_15_reg_n_0_[0] ;
  wire \sumpipe1_15_reg_n_0_[10] ;
  wire \sumpipe1_15_reg_n_0_[11] ;
  wire \sumpipe1_15_reg_n_0_[12] ;
  wire \sumpipe1_15_reg_n_0_[13] ;
  wire \sumpipe1_15_reg_n_0_[14] ;
  wire \sumpipe1_15_reg_n_0_[15] ;
  wire \sumpipe1_15_reg_n_0_[16] ;
  wire \sumpipe1_15_reg_n_0_[17] ;
  wire \sumpipe1_15_reg_n_0_[18] ;
  wire \sumpipe1_15_reg_n_0_[19] ;
  wire \sumpipe1_15_reg_n_0_[1] ;
  wire \sumpipe1_15_reg_n_0_[20] ;
  wire \sumpipe1_15_reg_n_0_[21] ;
  wire \sumpipe1_15_reg_n_0_[22] ;
  wire \sumpipe1_15_reg_n_0_[24] ;
  wire \sumpipe1_15_reg_n_0_[2] ;
  wire \sumpipe1_15_reg_n_0_[3] ;
  wire \sumpipe1_15_reg_n_0_[4] ;
  wire \sumpipe1_15_reg_n_0_[5] ;
  wire \sumpipe1_15_reg_n_0_[6] ;
  wire \sumpipe1_15_reg_n_0_[7] ;
  wire \sumpipe1_15_reg_n_0_[8] ;
  wire \sumpipe1_15_reg_n_0_[9] ;
  wire sumpipe1_17_reg_n_100;
  wire sumpipe1_17_reg_n_101;
  wire sumpipe1_17_reg_n_102;
  wire sumpipe1_17_reg_n_103;
  wire sumpipe1_17_reg_n_104;
  wire sumpipe1_17_reg_n_105;
  wire sumpipe1_17_reg_n_80;
  wire sumpipe1_17_reg_n_81;
  wire sumpipe1_17_reg_n_82;
  wire sumpipe1_17_reg_n_83;
  wire sumpipe1_17_reg_n_84;
  wire sumpipe1_17_reg_n_85;
  wire sumpipe1_17_reg_n_86;
  wire sumpipe1_17_reg_n_87;
  wire sumpipe1_17_reg_n_88;
  wire sumpipe1_17_reg_n_89;
  wire sumpipe1_17_reg_n_90;
  wire sumpipe1_17_reg_n_91;
  wire sumpipe1_17_reg_n_92;
  wire sumpipe1_17_reg_n_93;
  wire sumpipe1_17_reg_n_94;
  wire sumpipe1_17_reg_n_95;
  wire sumpipe1_17_reg_n_96;
  wire sumpipe1_17_reg_n_97;
  wire sumpipe1_17_reg_n_98;
  wire sumpipe1_17_reg_n_99;
  wire \sumpipe1_1_reg_n_0_[0] ;
  wire \sumpipe1_1_reg_n_0_[10] ;
  wire \sumpipe1_1_reg_n_0_[11] ;
  wire \sumpipe1_1_reg_n_0_[12] ;
  wire \sumpipe1_1_reg_n_0_[13] ;
  wire \sumpipe1_1_reg_n_0_[14] ;
  wire \sumpipe1_1_reg_n_0_[15] ;
  wire \sumpipe1_1_reg_n_0_[16] ;
  wire \sumpipe1_1_reg_n_0_[17] ;
  wire \sumpipe1_1_reg_n_0_[18] ;
  wire \sumpipe1_1_reg_n_0_[19] ;
  wire \sumpipe1_1_reg_n_0_[1] ;
  wire \sumpipe1_1_reg_n_0_[20] ;
  wire \sumpipe1_1_reg_n_0_[21] ;
  wire \sumpipe1_1_reg_n_0_[22] ;
  wire \sumpipe1_1_reg_n_0_[23] ;
  wire \sumpipe1_1_reg_n_0_[24] ;
  wire \sumpipe1_1_reg_n_0_[25] ;
  wire \sumpipe1_1_reg_n_0_[26] ;
  wire \sumpipe1_1_reg_n_0_[2] ;
  wire \sumpipe1_1_reg_n_0_[3] ;
  wire \sumpipe1_1_reg_n_0_[4] ;
  wire \sumpipe1_1_reg_n_0_[5] ;
  wire \sumpipe1_1_reg_n_0_[6] ;
  wire \sumpipe1_1_reg_n_0_[7] ;
  wire \sumpipe1_1_reg_n_0_[8] ;
  wire \sumpipe1_1_reg_n_0_[9] ;
  wire [24:0]sumpipe1_2;
  wire [24:0]sumpipe1_3;
  wire [24:0]sumpipe1_4;
  wire [24:0]sumpipe1_5;
  wire [24:0]sumpipe1_6;
  wire [24:0]sumpipe1_7;
  wire [24:0]sumpipe1_8;
  wire [29:0]sumpipe1_9;
  wire [29:0]sumpipe2_1;
  wire [29:0]sumpipe2_2;
  wire [29:0]sumpipe2_3;
  wire [29:0]sumpipe2_4;
  wire [29:0]sumpipe2_5;
  wire [29:0]sumpipe2_6;
  wire [29:0]sumpipe2_7;
  wire [29:0]sumpipe2_8;
  wire [29:0]sumpipe3_1;
  wire [29:0]sumpipe3_2;
  wire [29:0]sumpipe3_3;
  wire [29:0]sumpipe3_4;
  wire \sumpipe3_5_reg[0]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[10]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[11]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[12]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[13]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[14]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[15]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[16]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[17]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[18]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[1]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[20]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[21]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[22]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[24]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[25]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[2]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[3]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[4]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[5]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[6]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[7]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[8]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire \sumpipe3_5_reg[9]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ;
  wire [29:0]sumpipe4_1;
  wire [29:0]sumpipe4_2;
  wire \sumpipe4_3_reg[0]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[10]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[11]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[12]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[13]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[14]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[15]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[16]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[17]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[18]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[19]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[1]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[20]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[21]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[22]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[23]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[24]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[25]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[2]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[3]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[4]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[5]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[6]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[7]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[8]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe4_3_reg[9]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire sumpipe4_3_reg_gate__0_n_0;
  wire sumpipe4_3_reg_gate__10_n_0;
  wire sumpipe4_3_reg_gate__11_n_0;
  wire sumpipe4_3_reg_gate__12_n_0;
  wire sumpipe4_3_reg_gate__13_n_0;
  wire sumpipe4_3_reg_gate__14_n_0;
  wire sumpipe4_3_reg_gate__15_n_0;
  wire sumpipe4_3_reg_gate__16_n_0;
  wire sumpipe4_3_reg_gate__17_n_0;
  wire sumpipe4_3_reg_gate__18_n_0;
  wire sumpipe4_3_reg_gate__19_n_0;
  wire sumpipe4_3_reg_gate__1_n_0;
  wire sumpipe4_3_reg_gate__20_n_0;
  wire sumpipe4_3_reg_gate__21_n_0;
  wire sumpipe4_3_reg_gate__22_n_0;
  wire sumpipe4_3_reg_gate__23_n_0;
  wire sumpipe4_3_reg_gate__24_n_0;
  wire sumpipe4_3_reg_gate__2_n_0;
  wire sumpipe4_3_reg_gate__3_n_0;
  wire sumpipe4_3_reg_gate__4_n_0;
  wire sumpipe4_3_reg_gate__5_n_0;
  wire sumpipe4_3_reg_gate__6_n_0;
  wire sumpipe4_3_reg_gate__7_n_0;
  wire sumpipe4_3_reg_gate__8_n_0;
  wire sumpipe4_3_reg_gate__9_n_0;
  wire sumpipe4_3_reg_gate_n_0;
  wire [29:0]sumpipe5_1;
  wire [25:0]sumpipe5_2;
  wire \sumpipe6_1_reg[16]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[17]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[18]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[19]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[20]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[21]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[22]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[23]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[24]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[25]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[26]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[27]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[28]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire \sumpipe6_1_reg[29]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ;
  wire sumpipe6_1_reg_gate__0_n_0;
  wire sumpipe6_1_reg_gate__10_n_0;
  wire sumpipe6_1_reg_gate__11_n_0;
  wire sumpipe6_1_reg_gate__12_n_0;
  wire sumpipe6_1_reg_gate__1_n_0;
  wire sumpipe6_1_reg_gate__2_n_0;
  wire sumpipe6_1_reg_gate__3_n_0;
  wire sumpipe6_1_reg_gate__4_n_0;
  wire sumpipe6_1_reg_gate__5_n_0;
  wire sumpipe6_1_reg_gate__6_n_0;
  wire sumpipe6_1_reg_gate__7_n_0;
  wire sumpipe6_1_reg_gate__8_n_0;
  wire sumpipe6_1_reg_gate__9_n_0;
  wire sumpipe6_1_reg_gate_n_0;
  wire [3:1]\NLW_add_temp_10_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_10_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_11_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_11_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_12_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_12_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_13_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_13_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_14_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_14_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_1_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_1_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_2_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_2_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_3_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_3_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_4_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_4_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_5_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_5_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_6_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_6_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_7_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_7_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_8_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_8_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_9_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_9_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_temp_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_temp_reg[29]_i_1_O_UNCONNECTED ;
  wire NLW_product10_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product10_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product10_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product10_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product10_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product10_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product10_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product10_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product10_reg_P_UNCONNECTED;
  wire [47:0]NLW_product10_reg_PCOUT_UNCONNECTED;
  wire NLW_product11_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product11_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product11_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product11_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product11_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product11_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product11_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product11_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product11_reg_P_UNCONNECTED;
  wire [47:0]NLW_product11_reg_PCOUT_UNCONNECTED;
  wire NLW_product12_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product12_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product12_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product12_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product12_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product12_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product12_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product12_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product12_reg_P_UNCONNECTED;
  wire [47:0]NLW_product12_reg_PCOUT_UNCONNECTED;
  wire NLW_product13_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product13_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product13_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product13_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product13_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product13_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product13_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product13_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product13_reg_P_UNCONNECTED;
  wire [47:0]NLW_product13_reg_PCOUT_UNCONNECTED;
  wire NLW_product14_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product14_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product14_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product14_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product14_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product14_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product14_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product14_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product14_reg_P_UNCONNECTED;
  wire [47:0]NLW_product14_reg_PCOUT_UNCONNECTED;
  wire NLW_product15_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product15_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product15_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product15_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product15_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product15_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product15_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product15_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product15_reg_P_UNCONNECTED;
  wire [47:0]NLW_product15_reg_PCOUT_UNCONNECTED;
  wire NLW_product16_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product16_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product16_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product16_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product16_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product16_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product16_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product16_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product16_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product16_reg_P_UNCONNECTED;
  wire [47:0]NLW_product16_reg_PCOUT_UNCONNECTED;
  wire NLW_product17_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product17_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product17_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product17_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product17_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product17_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product17_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product17_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product17_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_product17_reg_P_UNCONNECTED;
  wire [47:0]NLW_product17_reg_PCOUT_UNCONNECTED;
  wire NLW_product18_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product18_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product18_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product18_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product18_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product18_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product18_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product18_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product18_reg_P_UNCONNECTED;
  wire [47:0]NLW_product18_reg_PCOUT_UNCONNECTED;
  wire NLW_product19_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product19_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product19_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product19_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product19_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product19_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product19_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product19_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product19_reg_P_UNCONNECTED;
  wire [47:0]NLW_product19_reg_PCOUT_UNCONNECTED;
  wire NLW_product20_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product20_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product20_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product20_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product20_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product20_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product20_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product20_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product20_reg_P_UNCONNECTED;
  wire [47:0]NLW_product20_reg_PCOUT_UNCONNECTED;
  wire NLW_product21_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product21_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product21_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product21_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product21_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product21_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product21_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product21_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product21_reg_P_UNCONNECTED;
  wire [47:0]NLW_product21_reg_PCOUT_UNCONNECTED;
  wire NLW_product22_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product22_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product22_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product22_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product22_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product22_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product22_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product22_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product22_reg_P_UNCONNECTED;
  wire [47:0]NLW_product22_reg_PCOUT_UNCONNECTED;
  wire NLW_product23_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product23_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product23_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product23_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product23_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product23_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product23_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product23_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product23_reg_P_UNCONNECTED;
  wire [47:0]NLW_product23_reg_PCOUT_UNCONNECTED;
  wire NLW_product24_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product24_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product24_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product24_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product24_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product24_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product24_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product24_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product24_reg_P_UNCONNECTED;
  wire [47:0]NLW_product24_reg_PCOUT_UNCONNECTED;
  wire NLW_product25_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product25_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product25_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product25_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product25_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product25_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product25_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product25_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product25_reg_P_UNCONNECTED;
  wire [47:0]NLW_product25_reg_PCOUT_UNCONNECTED;
  wire NLW_product26_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product26_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product26_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product26_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product26_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product26_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product26_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product26_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product26_reg_P_UNCONNECTED;
  wire [47:0]NLW_product26_reg_PCOUT_UNCONNECTED;
  wire NLW_product27_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product27_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product27_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product27_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product27_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product27_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product27_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product27_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product27_reg_P_UNCONNECTED;
  wire [47:0]NLW_product27_reg_PCOUT_UNCONNECTED;
  wire NLW_product28_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product28_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product28_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product28_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product28_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product28_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product28_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product28_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_product28_reg_P_UNCONNECTED;
  wire [47:0]NLW_product28_reg_PCOUT_UNCONNECTED;
  wire NLW_product29_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product29_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product29_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product29_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product29_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product29_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product29_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product29_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_product29_reg_P_UNCONNECTED;
  wire [47:0]NLW_product29_reg_PCOUT_UNCONNECTED;
  wire NLW_product2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product2_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product2_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_product2_reg_P_UNCONNECTED;
  wire [47:0]NLW_product2_reg_PCOUT_UNCONNECTED;
  wire NLW_product30_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product30_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product30_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product30_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product30_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product30_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product30_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product30_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_product30_reg_P_UNCONNECTED;
  wire [47:0]NLW_product30_reg_PCOUT_UNCONNECTED;
  wire NLW_product31_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product31_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product31_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product31_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product31_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product31_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product31_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product31_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_product31_reg_P_UNCONNECTED;
  wire [47:0]NLW_product31_reg_PCOUT_UNCONNECTED;
  wire NLW_product32_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product32_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product32_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product32_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product32_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product32_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product32_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product32_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_product32_reg_P_UNCONNECTED;
  wire [47:0]NLW_product32_reg_PCOUT_UNCONNECTED;
  wire NLW_product33_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product33_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product33_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product33_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product33_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product33_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product33_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product33_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product33_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_product33_reg_P_UNCONNECTED;
  wire [47:0]NLW_product33_reg_PCOUT_UNCONNECTED;
  wire NLW_product3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product3_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product3_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_product3_reg_P_UNCONNECTED;
  wire [47:0]NLW_product3_reg_PCOUT_UNCONNECTED;
  wire NLW_product4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product4_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product4_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_product4_reg_P_UNCONNECTED;
  wire [47:0]NLW_product4_reg_PCOUT_UNCONNECTED;
  wire NLW_product5_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product5_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product5_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product5_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product5_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product5_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product5_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product5_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_product5_reg_P_UNCONNECTED;
  wire [47:0]NLW_product5_reg_PCOUT_UNCONNECTED;
  wire NLW_product6_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product6_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product6_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product6_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product6_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product6_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product6_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product6_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_product6_reg_P_UNCONNECTED;
  wire [47:0]NLW_product6_reg_PCOUT_UNCONNECTED;
  wire NLW_product7_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product7_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product7_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product7_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product7_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product7_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product7_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product7_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product7_reg_P_UNCONNECTED;
  wire [47:0]NLW_product7_reg_PCOUT_UNCONNECTED;
  wire NLW_product8_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product8_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product8_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product8_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product8_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product8_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product8_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product8_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product8_reg_P_UNCONNECTED;
  wire [47:0]NLW_product8_reg_PCOUT_UNCONNECTED;
  wire NLW_product9_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product9_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product9_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product9_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product9_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product9_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product9_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product9_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_product9_reg_P_UNCONNECTED;
  wire [47:0]NLW_product9_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_sum1_10_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_10_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum1_11_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_11_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum1_12_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_12_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum1_13_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_13_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum1_14_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_14_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sum1_15_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum1_16_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum1_1_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum1_1_reg[26]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sum1_2_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum1_3_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum1_4_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_4_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum1_5_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_5_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum1_6_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_6_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum1_7_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_7_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum1_8_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_8_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum1_9_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum1_9_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_O_UNCONNECTED ;
  wire NLW_sumpipe1_17_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sumpipe1_17_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sumpipe1_17_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sumpipe1_17_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sumpipe1_17_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sumpipe1_17_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sumpipe1_17_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sumpipe1_17_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sumpipe1_17_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_sumpipe1_17_reg_P_UNCONNECTED;
  wire [47:0]NLW_sumpipe1_17_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[11]_i_2 
       (.I0(\sumpipe1_1_reg_n_0_[11] ),
        .I1(sumpipe1_2[11]),
        .O(\add_temp[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[11]_i_3 
       (.I0(\sumpipe1_1_reg_n_0_[10] ),
        .I1(sumpipe1_2[10]),
        .O(\add_temp[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[11]_i_4 
       (.I0(\sumpipe1_1_reg_n_0_[9] ),
        .I1(sumpipe1_2[9]),
        .O(\add_temp[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[11]_i_5 
       (.I0(\sumpipe1_1_reg_n_0_[8] ),
        .I1(sumpipe1_2[8]),
        .O(\add_temp[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[15]_i_2 
       (.I0(\sumpipe1_1_reg_n_0_[15] ),
        .I1(sumpipe1_2[15]),
        .O(\add_temp[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[15]_i_3 
       (.I0(\sumpipe1_1_reg_n_0_[14] ),
        .I1(sumpipe1_2[14]),
        .O(\add_temp[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[15]_i_4 
       (.I0(\sumpipe1_1_reg_n_0_[13] ),
        .I1(sumpipe1_2[13]),
        .O(\add_temp[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[15]_i_5 
       (.I0(\sumpipe1_1_reg_n_0_[12] ),
        .I1(sumpipe1_2[12]),
        .O(\add_temp[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[19]_i_2 
       (.I0(\sumpipe1_1_reg_n_0_[19] ),
        .I1(sumpipe1_2[19]),
        .O(\add_temp[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[19]_i_3 
       (.I0(\sumpipe1_1_reg_n_0_[18] ),
        .I1(sumpipe1_2[18]),
        .O(\add_temp[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[19]_i_4 
       (.I0(\sumpipe1_1_reg_n_0_[17] ),
        .I1(sumpipe1_2[17]),
        .O(\add_temp[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[19]_i_5 
       (.I0(\sumpipe1_1_reg_n_0_[16] ),
        .I1(sumpipe1_2[16]),
        .O(\add_temp[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[23]_i_2 
       (.I0(\sumpipe1_1_reg_n_0_[23] ),
        .I1(sumpipe1_2[24]),
        .O(\add_temp[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[23]_i_3 
       (.I0(\sumpipe1_1_reg_n_0_[22] ),
        .I1(sumpipe1_2[22]),
        .O(\add_temp[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[23]_i_4 
       (.I0(\sumpipe1_1_reg_n_0_[21] ),
        .I1(sumpipe1_2[21]),
        .O(\add_temp[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[23]_i_5 
       (.I0(\sumpipe1_1_reg_n_0_[20] ),
        .I1(sumpipe1_2[20]),
        .O(\add_temp[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[27]_i_2 
       (.I0(\sumpipe1_1_reg_n_0_[26] ),
        .I1(sumpipe1_2[24]),
        .O(\add_temp[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[27]_i_3 
       (.I0(\sumpipe1_1_reg_n_0_[26] ),
        .I1(sumpipe1_2[24]),
        .O(\add_temp[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[27]_i_4 
       (.I0(\sumpipe1_1_reg_n_0_[25] ),
        .I1(sumpipe1_2[24]),
        .O(\add_temp[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[27]_i_5 
       (.I0(\sumpipe1_1_reg_n_0_[24] ),
        .I1(sumpipe1_2[24]),
        .O(\add_temp[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[29]_i_2 
       (.I0(\sumpipe1_1_reg_n_0_[26] ),
        .I1(sumpipe1_2[24]),
        .O(\add_temp[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[29]_i_3 
       (.I0(\sumpipe1_1_reg_n_0_[26] ),
        .I1(sumpipe1_2[24]),
        .O(\add_temp[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[3]_i_2 
       (.I0(\sumpipe1_1_reg_n_0_[3] ),
        .I1(sumpipe1_2[3]),
        .O(\add_temp[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[3]_i_3 
       (.I0(\sumpipe1_1_reg_n_0_[2] ),
        .I1(sumpipe1_2[2]),
        .O(\add_temp[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[3]_i_4 
       (.I0(\sumpipe1_1_reg_n_0_[1] ),
        .I1(sumpipe1_2[1]),
        .O(\add_temp[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[3]_i_5 
       (.I0(\sumpipe1_1_reg_n_0_[0] ),
        .I1(sumpipe1_2[0]),
        .O(\add_temp[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[7]_i_2 
       (.I0(\sumpipe1_1_reg_n_0_[7] ),
        .I1(sumpipe1_2[7]),
        .O(\add_temp[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[7]_i_3 
       (.I0(\sumpipe1_1_reg_n_0_[6] ),
        .I1(sumpipe1_2[6]),
        .O(\add_temp[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[7]_i_4 
       (.I0(\sumpipe1_1_reg_n_0_[5] ),
        .I1(sumpipe1_2[5]),
        .O(\add_temp[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp[7]_i_5 
       (.I0(\sumpipe1_1_reg_n_0_[4] ),
        .I1(sumpipe1_2[4]),
        .O(\add_temp[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[11]_i_2 
       (.I0(sumpipe2_5[11]),
        .I1(sumpipe2_6[11]),
        .O(\add_temp_10[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[11]_i_3 
       (.I0(sumpipe2_5[10]),
        .I1(sumpipe2_6[10]),
        .O(\add_temp_10[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[11]_i_4 
       (.I0(sumpipe2_5[9]),
        .I1(sumpipe2_6[9]),
        .O(\add_temp_10[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[11]_i_5 
       (.I0(sumpipe2_5[8]),
        .I1(sumpipe2_6[8]),
        .O(\add_temp_10[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[15]_i_2 
       (.I0(sumpipe2_5[15]),
        .I1(sumpipe2_6[15]),
        .O(\add_temp_10[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[15]_i_3 
       (.I0(sumpipe2_5[14]),
        .I1(sumpipe2_6[14]),
        .O(\add_temp_10[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[15]_i_4 
       (.I0(sumpipe2_5[13]),
        .I1(sumpipe2_6[13]),
        .O(\add_temp_10[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[15]_i_5 
       (.I0(sumpipe2_5[12]),
        .I1(sumpipe2_6[12]),
        .O(\add_temp_10[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[19]_i_2 
       (.I0(sumpipe2_5[19]),
        .I1(sumpipe2_6[19]),
        .O(\add_temp_10[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[19]_i_3 
       (.I0(sumpipe2_5[18]),
        .I1(sumpipe2_6[18]),
        .O(\add_temp_10[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[19]_i_4 
       (.I0(sumpipe2_5[17]),
        .I1(sumpipe2_6[17]),
        .O(\add_temp_10[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[19]_i_5 
       (.I0(sumpipe2_5[16]),
        .I1(sumpipe2_6[16]),
        .O(\add_temp_10[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[23]_i_2 
       (.I0(sumpipe2_5[23]),
        .I1(sumpipe2_6[23]),
        .O(\add_temp_10[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[23]_i_3 
       (.I0(sumpipe2_5[22]),
        .I1(sumpipe2_6[22]),
        .O(\add_temp_10[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[23]_i_4 
       (.I0(sumpipe2_5[21]),
        .I1(sumpipe2_6[21]),
        .O(\add_temp_10[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[23]_i_5 
       (.I0(sumpipe2_5[20]),
        .I1(sumpipe2_6[20]),
        .O(\add_temp_10[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[27]_i_2 
       (.I0(sumpipe2_5[27]),
        .I1(sumpipe2_6[27]),
        .O(\add_temp_10[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[27]_i_3 
       (.I0(sumpipe2_5[26]),
        .I1(sumpipe2_6[26]),
        .O(\add_temp_10[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[27]_i_4 
       (.I0(sumpipe2_5[25]),
        .I1(sumpipe2_6[25]),
        .O(\add_temp_10[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[27]_i_5 
       (.I0(sumpipe2_5[24]),
        .I1(sumpipe2_6[24]),
        .O(\add_temp_10[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[29]_i_2 
       (.I0(sumpipe2_5[29]),
        .I1(sumpipe2_6[29]),
        .O(\add_temp_10[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[29]_i_3 
       (.I0(sumpipe2_5[28]),
        .I1(sumpipe2_6[28]),
        .O(\add_temp_10[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[3]_i_2 
       (.I0(sumpipe2_5[3]),
        .I1(sumpipe2_6[3]),
        .O(\add_temp_10[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[3]_i_3 
       (.I0(sumpipe2_5[2]),
        .I1(sumpipe2_6[2]),
        .O(\add_temp_10[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[3]_i_4 
       (.I0(sumpipe2_5[1]),
        .I1(sumpipe2_6[1]),
        .O(\add_temp_10[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[3]_i_5 
       (.I0(sumpipe2_5[0]),
        .I1(sumpipe2_6[0]),
        .O(\add_temp_10[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[7]_i_2 
       (.I0(sumpipe2_5[7]),
        .I1(sumpipe2_6[7]),
        .O(\add_temp_10[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[7]_i_3 
       (.I0(sumpipe2_5[6]),
        .I1(sumpipe2_6[6]),
        .O(\add_temp_10[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[7]_i_4 
       (.I0(sumpipe2_5[5]),
        .I1(sumpipe2_6[5]),
        .O(\add_temp_10[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_10[7]_i_5 
       (.I0(sumpipe2_5[4]),
        .I1(sumpipe2_6[4]),
        .O(\add_temp_10[7]_i_5_n_0 ));
  FDRE \add_temp_10_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[3]_i_1_n_7 ),
        .Q(\add_temp_10_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[11]_i_1_n_5 ),
        .Q(\add_temp_10_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[11]_i_1_n_4 ),
        .Q(\add_temp_10_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_10_reg[11]_i_1 
       (.CI(\add_temp_10_reg[7]_i_1_n_0 ),
        .CO({\add_temp_10_reg[11]_i_1_n_0 ,\add_temp_10_reg[11]_i_1_n_1 ,\add_temp_10_reg[11]_i_1_n_2 ,\add_temp_10_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_5[11:8]),
        .O({\add_temp_10_reg[11]_i_1_n_4 ,\add_temp_10_reg[11]_i_1_n_5 ,\add_temp_10_reg[11]_i_1_n_6 ,\add_temp_10_reg[11]_i_1_n_7 }),
        .S({\add_temp_10[11]_i_2_n_0 ,\add_temp_10[11]_i_3_n_0 ,\add_temp_10[11]_i_4_n_0 ,\add_temp_10[11]_i_5_n_0 }));
  FDRE \add_temp_10_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[15]_i_1_n_7 ),
        .Q(\add_temp_10_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[15]_i_1_n_6 ),
        .Q(\add_temp_10_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[15]_i_1_n_5 ),
        .Q(\add_temp_10_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[15]_i_1_n_4 ),
        .Q(\add_temp_10_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_10_reg[15]_i_1 
       (.CI(\add_temp_10_reg[11]_i_1_n_0 ),
        .CO({\add_temp_10_reg[15]_i_1_n_0 ,\add_temp_10_reg[15]_i_1_n_1 ,\add_temp_10_reg[15]_i_1_n_2 ,\add_temp_10_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_5[15:12]),
        .O({\add_temp_10_reg[15]_i_1_n_4 ,\add_temp_10_reg[15]_i_1_n_5 ,\add_temp_10_reg[15]_i_1_n_6 ,\add_temp_10_reg[15]_i_1_n_7 }),
        .S({\add_temp_10[15]_i_2_n_0 ,\add_temp_10[15]_i_3_n_0 ,\add_temp_10[15]_i_4_n_0 ,\add_temp_10[15]_i_5_n_0 }));
  FDRE \add_temp_10_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[19]_i_1_n_7 ),
        .Q(\add_temp_10_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[19]_i_1_n_6 ),
        .Q(\add_temp_10_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[19]_i_1_n_5 ),
        .Q(\add_temp_10_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[19]_i_1_n_4 ),
        .Q(\add_temp_10_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_10_reg[19]_i_1 
       (.CI(\add_temp_10_reg[15]_i_1_n_0 ),
        .CO({\add_temp_10_reg[19]_i_1_n_0 ,\add_temp_10_reg[19]_i_1_n_1 ,\add_temp_10_reg[19]_i_1_n_2 ,\add_temp_10_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_5[19:16]),
        .O({\add_temp_10_reg[19]_i_1_n_4 ,\add_temp_10_reg[19]_i_1_n_5 ,\add_temp_10_reg[19]_i_1_n_6 ,\add_temp_10_reg[19]_i_1_n_7 }),
        .S({\add_temp_10[19]_i_2_n_0 ,\add_temp_10[19]_i_3_n_0 ,\add_temp_10[19]_i_4_n_0 ,\add_temp_10[19]_i_5_n_0 }));
  FDRE \add_temp_10_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[3]_i_1_n_6 ),
        .Q(\add_temp_10_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[23]_i_1_n_7 ),
        .Q(\add_temp_10_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[23]_i_1_n_6 ),
        .Q(\add_temp_10_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[23]_i_1_n_5 ),
        .Q(\add_temp_10_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[23]_i_1_n_4 ),
        .Q(\add_temp_10_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_10_reg[23]_i_1 
       (.CI(\add_temp_10_reg[19]_i_1_n_0 ),
        .CO({\add_temp_10_reg[23]_i_1_n_0 ,\add_temp_10_reg[23]_i_1_n_1 ,\add_temp_10_reg[23]_i_1_n_2 ,\add_temp_10_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_5[23:20]),
        .O({\add_temp_10_reg[23]_i_1_n_4 ,\add_temp_10_reg[23]_i_1_n_5 ,\add_temp_10_reg[23]_i_1_n_6 ,\add_temp_10_reg[23]_i_1_n_7 }),
        .S({\add_temp_10[23]_i_2_n_0 ,\add_temp_10[23]_i_3_n_0 ,\add_temp_10[23]_i_4_n_0 ,\add_temp_10[23]_i_5_n_0 }));
  FDRE \add_temp_10_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[27]_i_1_n_7 ),
        .Q(\add_temp_10_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[27]_i_1_n_6 ),
        .Q(\add_temp_10_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[27]_i_1_n_5 ),
        .Q(\add_temp_10_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[27]_i_1_n_4 ),
        .Q(\add_temp_10_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_10_reg[27]_i_1 
       (.CI(\add_temp_10_reg[23]_i_1_n_0 ),
        .CO({\add_temp_10_reg[27]_i_1_n_0 ,\add_temp_10_reg[27]_i_1_n_1 ,\add_temp_10_reg[27]_i_1_n_2 ,\add_temp_10_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_5[27:24]),
        .O({\add_temp_10_reg[27]_i_1_n_4 ,\add_temp_10_reg[27]_i_1_n_5 ,\add_temp_10_reg[27]_i_1_n_6 ,\add_temp_10_reg[27]_i_1_n_7 }),
        .S({\add_temp_10[27]_i_2_n_0 ,\add_temp_10[27]_i_3_n_0 ,\add_temp_10[27]_i_4_n_0 ,\add_temp_10[27]_i_5_n_0 }));
  FDRE \add_temp_10_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[29]_i_1_n_7 ),
        .Q(\add_temp_10_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[29]_i_1_n_6 ),
        .Q(\add_temp_10_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_10_reg[29]_i_1 
       (.CI(\add_temp_10_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_10_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_10_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe2_5[28]}),
        .O({\NLW_add_temp_10_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_10_reg[29]_i_1_n_6 ,\add_temp_10_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_10[29]_i_2_n_0 ,\add_temp_10[29]_i_3_n_0 }));
  FDRE \add_temp_10_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[3]_i_1_n_5 ),
        .Q(\add_temp_10_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[3]_i_1_n_4 ),
        .Q(\add_temp_10_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_10_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_10_reg[3]_i_1_n_0 ,\add_temp_10_reg[3]_i_1_n_1 ,\add_temp_10_reg[3]_i_1_n_2 ,\add_temp_10_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_5[3:0]),
        .O({\add_temp_10_reg[3]_i_1_n_4 ,\add_temp_10_reg[3]_i_1_n_5 ,\add_temp_10_reg[3]_i_1_n_6 ,\add_temp_10_reg[3]_i_1_n_7 }),
        .S({\add_temp_10[3]_i_2_n_0 ,\add_temp_10[3]_i_3_n_0 ,\add_temp_10[3]_i_4_n_0 ,\add_temp_10[3]_i_5_n_0 }));
  FDRE \add_temp_10_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[7]_i_1_n_7 ),
        .Q(\add_temp_10_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[7]_i_1_n_6 ),
        .Q(\add_temp_10_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[7]_i_1_n_5 ),
        .Q(\add_temp_10_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[7]_i_1_n_4 ),
        .Q(\add_temp_10_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_10_reg[7]_i_1 
       (.CI(\add_temp_10_reg[3]_i_1_n_0 ),
        .CO({\add_temp_10_reg[7]_i_1_n_0 ,\add_temp_10_reg[7]_i_1_n_1 ,\add_temp_10_reg[7]_i_1_n_2 ,\add_temp_10_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_5[7:4]),
        .O({\add_temp_10_reg[7]_i_1_n_4 ,\add_temp_10_reg[7]_i_1_n_5 ,\add_temp_10_reg[7]_i_1_n_6 ,\add_temp_10_reg[7]_i_1_n_7 }),
        .S({\add_temp_10[7]_i_2_n_0 ,\add_temp_10[7]_i_3_n_0 ,\add_temp_10[7]_i_4_n_0 ,\add_temp_10[7]_i_5_n_0 }));
  FDRE \add_temp_10_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[11]_i_1_n_7 ),
        .Q(\add_temp_10_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_10_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg[11]_i_1_n_6 ),
        .Q(\add_temp_10_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[11]_i_2 
       (.I0(sumpipe2_7[11]),
        .I1(sumpipe2_8[11]),
        .O(\add_temp_11[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[11]_i_3 
       (.I0(sumpipe2_7[10]),
        .I1(sumpipe2_8[10]),
        .O(\add_temp_11[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[11]_i_4 
       (.I0(sumpipe2_7[9]),
        .I1(sumpipe2_8[9]),
        .O(\add_temp_11[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[11]_i_5 
       (.I0(sumpipe2_7[8]),
        .I1(sumpipe2_8[8]),
        .O(\add_temp_11[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[15]_i_2 
       (.I0(sumpipe2_7[15]),
        .I1(sumpipe2_8[15]),
        .O(\add_temp_11[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[15]_i_3 
       (.I0(sumpipe2_7[14]),
        .I1(sumpipe2_8[14]),
        .O(\add_temp_11[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[15]_i_4 
       (.I0(sumpipe2_7[13]),
        .I1(sumpipe2_8[13]),
        .O(\add_temp_11[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[15]_i_5 
       (.I0(sumpipe2_7[12]),
        .I1(sumpipe2_8[12]),
        .O(\add_temp_11[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[19]_i_2 
       (.I0(sumpipe2_7[19]),
        .I1(sumpipe2_8[19]),
        .O(\add_temp_11[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[19]_i_3 
       (.I0(sumpipe2_7[18]),
        .I1(sumpipe2_8[18]),
        .O(\add_temp_11[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[19]_i_4 
       (.I0(sumpipe2_7[17]),
        .I1(sumpipe2_8[17]),
        .O(\add_temp_11[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[19]_i_5 
       (.I0(sumpipe2_7[16]),
        .I1(sumpipe2_8[16]),
        .O(\add_temp_11[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[23]_i_2 
       (.I0(sumpipe2_7[23]),
        .I1(sumpipe2_8[23]),
        .O(\add_temp_11[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[23]_i_3 
       (.I0(sumpipe2_7[22]),
        .I1(sumpipe2_8[22]),
        .O(\add_temp_11[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[23]_i_4 
       (.I0(sumpipe2_7[21]),
        .I1(sumpipe2_8[21]),
        .O(\add_temp_11[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[23]_i_5 
       (.I0(sumpipe2_7[20]),
        .I1(sumpipe2_8[20]),
        .O(\add_temp_11[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[27]_i_2 
       (.I0(sumpipe2_7[27]),
        .I1(sumpipe2_8[27]),
        .O(\add_temp_11[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[27]_i_3 
       (.I0(sumpipe2_7[26]),
        .I1(sumpipe2_8[26]),
        .O(\add_temp_11[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[27]_i_4 
       (.I0(sumpipe2_7[25]),
        .I1(sumpipe2_8[25]),
        .O(\add_temp_11[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[27]_i_5 
       (.I0(sumpipe2_7[24]),
        .I1(sumpipe2_8[24]),
        .O(\add_temp_11[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[29]_i_2 
       (.I0(sumpipe2_7[29]),
        .I1(sumpipe2_8[29]),
        .O(\add_temp_11[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[29]_i_3 
       (.I0(sumpipe2_7[28]),
        .I1(sumpipe2_8[28]),
        .O(\add_temp_11[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[3]_i_2 
       (.I0(sumpipe2_7[3]),
        .I1(sumpipe2_8[3]),
        .O(\add_temp_11[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[3]_i_3 
       (.I0(sumpipe2_7[2]),
        .I1(sumpipe2_8[2]),
        .O(\add_temp_11[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[3]_i_4 
       (.I0(sumpipe2_7[1]),
        .I1(sumpipe2_8[1]),
        .O(\add_temp_11[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[3]_i_5 
       (.I0(sumpipe2_7[0]),
        .I1(sumpipe2_8[0]),
        .O(\add_temp_11[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[7]_i_2 
       (.I0(sumpipe2_7[7]),
        .I1(sumpipe2_8[7]),
        .O(\add_temp_11[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[7]_i_3 
       (.I0(sumpipe2_7[6]),
        .I1(sumpipe2_8[6]),
        .O(\add_temp_11[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[7]_i_4 
       (.I0(sumpipe2_7[5]),
        .I1(sumpipe2_8[5]),
        .O(\add_temp_11[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_11[7]_i_5 
       (.I0(sumpipe2_7[4]),
        .I1(sumpipe2_8[4]),
        .O(\add_temp_11[7]_i_5_n_0 ));
  FDRE \add_temp_11_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[3]_i_1_n_7 ),
        .Q(\add_temp_11_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[11]_i_1_n_5 ),
        .Q(\add_temp_11_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[11]_i_1_n_4 ),
        .Q(\add_temp_11_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_11_reg[11]_i_1 
       (.CI(\add_temp_11_reg[7]_i_1_n_0 ),
        .CO({\add_temp_11_reg[11]_i_1_n_0 ,\add_temp_11_reg[11]_i_1_n_1 ,\add_temp_11_reg[11]_i_1_n_2 ,\add_temp_11_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_7[11:8]),
        .O({\add_temp_11_reg[11]_i_1_n_4 ,\add_temp_11_reg[11]_i_1_n_5 ,\add_temp_11_reg[11]_i_1_n_6 ,\add_temp_11_reg[11]_i_1_n_7 }),
        .S({\add_temp_11[11]_i_2_n_0 ,\add_temp_11[11]_i_3_n_0 ,\add_temp_11[11]_i_4_n_0 ,\add_temp_11[11]_i_5_n_0 }));
  FDRE \add_temp_11_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[15]_i_1_n_7 ),
        .Q(\add_temp_11_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[15]_i_1_n_6 ),
        .Q(\add_temp_11_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[15]_i_1_n_5 ),
        .Q(\add_temp_11_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[15]_i_1_n_4 ),
        .Q(\add_temp_11_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_11_reg[15]_i_1 
       (.CI(\add_temp_11_reg[11]_i_1_n_0 ),
        .CO({\add_temp_11_reg[15]_i_1_n_0 ,\add_temp_11_reg[15]_i_1_n_1 ,\add_temp_11_reg[15]_i_1_n_2 ,\add_temp_11_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_7[15:12]),
        .O({\add_temp_11_reg[15]_i_1_n_4 ,\add_temp_11_reg[15]_i_1_n_5 ,\add_temp_11_reg[15]_i_1_n_6 ,\add_temp_11_reg[15]_i_1_n_7 }),
        .S({\add_temp_11[15]_i_2_n_0 ,\add_temp_11[15]_i_3_n_0 ,\add_temp_11[15]_i_4_n_0 ,\add_temp_11[15]_i_5_n_0 }));
  FDRE \add_temp_11_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[19]_i_1_n_7 ),
        .Q(\add_temp_11_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[19]_i_1_n_6 ),
        .Q(\add_temp_11_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[19]_i_1_n_5 ),
        .Q(\add_temp_11_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[19]_i_1_n_4 ),
        .Q(\add_temp_11_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_11_reg[19]_i_1 
       (.CI(\add_temp_11_reg[15]_i_1_n_0 ),
        .CO({\add_temp_11_reg[19]_i_1_n_0 ,\add_temp_11_reg[19]_i_1_n_1 ,\add_temp_11_reg[19]_i_1_n_2 ,\add_temp_11_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_7[19:16]),
        .O({\add_temp_11_reg[19]_i_1_n_4 ,\add_temp_11_reg[19]_i_1_n_5 ,\add_temp_11_reg[19]_i_1_n_6 ,\add_temp_11_reg[19]_i_1_n_7 }),
        .S({\add_temp_11[19]_i_2_n_0 ,\add_temp_11[19]_i_3_n_0 ,\add_temp_11[19]_i_4_n_0 ,\add_temp_11[19]_i_5_n_0 }));
  FDRE \add_temp_11_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[3]_i_1_n_6 ),
        .Q(\add_temp_11_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[23]_i_1_n_7 ),
        .Q(\add_temp_11_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[23]_i_1_n_6 ),
        .Q(\add_temp_11_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[23]_i_1_n_5 ),
        .Q(\add_temp_11_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[23]_i_1_n_4 ),
        .Q(\add_temp_11_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_11_reg[23]_i_1 
       (.CI(\add_temp_11_reg[19]_i_1_n_0 ),
        .CO({\add_temp_11_reg[23]_i_1_n_0 ,\add_temp_11_reg[23]_i_1_n_1 ,\add_temp_11_reg[23]_i_1_n_2 ,\add_temp_11_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_7[23:20]),
        .O({\add_temp_11_reg[23]_i_1_n_4 ,\add_temp_11_reg[23]_i_1_n_5 ,\add_temp_11_reg[23]_i_1_n_6 ,\add_temp_11_reg[23]_i_1_n_7 }),
        .S({\add_temp_11[23]_i_2_n_0 ,\add_temp_11[23]_i_3_n_0 ,\add_temp_11[23]_i_4_n_0 ,\add_temp_11[23]_i_5_n_0 }));
  FDRE \add_temp_11_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[27]_i_1_n_7 ),
        .Q(\add_temp_11_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[27]_i_1_n_6 ),
        .Q(\add_temp_11_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[27]_i_1_n_5 ),
        .Q(\add_temp_11_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[27]_i_1_n_4 ),
        .Q(\add_temp_11_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_11_reg[27]_i_1 
       (.CI(\add_temp_11_reg[23]_i_1_n_0 ),
        .CO({\add_temp_11_reg[27]_i_1_n_0 ,\add_temp_11_reg[27]_i_1_n_1 ,\add_temp_11_reg[27]_i_1_n_2 ,\add_temp_11_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_7[27:24]),
        .O({\add_temp_11_reg[27]_i_1_n_4 ,\add_temp_11_reg[27]_i_1_n_5 ,\add_temp_11_reg[27]_i_1_n_6 ,\add_temp_11_reg[27]_i_1_n_7 }),
        .S({\add_temp_11[27]_i_2_n_0 ,\add_temp_11[27]_i_3_n_0 ,\add_temp_11[27]_i_4_n_0 ,\add_temp_11[27]_i_5_n_0 }));
  FDRE \add_temp_11_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[29]_i_1_n_7 ),
        .Q(\add_temp_11_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[29]_i_1_n_6 ),
        .Q(\add_temp_11_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_11_reg[29]_i_1 
       (.CI(\add_temp_11_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_11_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_11_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe2_7[28]}),
        .O({\NLW_add_temp_11_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_11_reg[29]_i_1_n_6 ,\add_temp_11_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_11[29]_i_2_n_0 ,\add_temp_11[29]_i_3_n_0 }));
  FDRE \add_temp_11_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[3]_i_1_n_5 ),
        .Q(\add_temp_11_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[3]_i_1_n_4 ),
        .Q(\add_temp_11_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_11_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_11_reg[3]_i_1_n_0 ,\add_temp_11_reg[3]_i_1_n_1 ,\add_temp_11_reg[3]_i_1_n_2 ,\add_temp_11_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_7[3:0]),
        .O({\add_temp_11_reg[3]_i_1_n_4 ,\add_temp_11_reg[3]_i_1_n_5 ,\add_temp_11_reg[3]_i_1_n_6 ,\add_temp_11_reg[3]_i_1_n_7 }),
        .S({\add_temp_11[3]_i_2_n_0 ,\add_temp_11[3]_i_3_n_0 ,\add_temp_11[3]_i_4_n_0 ,\add_temp_11[3]_i_5_n_0 }));
  FDRE \add_temp_11_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[7]_i_1_n_7 ),
        .Q(\add_temp_11_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[7]_i_1_n_6 ),
        .Q(\add_temp_11_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[7]_i_1_n_5 ),
        .Q(\add_temp_11_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[7]_i_1_n_4 ),
        .Q(\add_temp_11_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_11_reg[7]_i_1 
       (.CI(\add_temp_11_reg[3]_i_1_n_0 ),
        .CO({\add_temp_11_reg[7]_i_1_n_0 ,\add_temp_11_reg[7]_i_1_n_1 ,\add_temp_11_reg[7]_i_1_n_2 ,\add_temp_11_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_7[7:4]),
        .O({\add_temp_11_reg[7]_i_1_n_4 ,\add_temp_11_reg[7]_i_1_n_5 ,\add_temp_11_reg[7]_i_1_n_6 ,\add_temp_11_reg[7]_i_1_n_7 }),
        .S({\add_temp_11[7]_i_2_n_0 ,\add_temp_11[7]_i_3_n_0 ,\add_temp_11[7]_i_4_n_0 ,\add_temp_11[7]_i_5_n_0 }));
  FDRE \add_temp_11_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[11]_i_1_n_7 ),
        .Q(\add_temp_11_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_11_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg[11]_i_1_n_6 ),
        .Q(\add_temp_11_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[11]_i_2 
       (.I0(sumpipe3_1[11]),
        .I1(sumpipe3_2[11]),
        .O(\add_temp_12[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[11]_i_3 
       (.I0(sumpipe3_1[10]),
        .I1(sumpipe3_2[10]),
        .O(\add_temp_12[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[11]_i_4 
       (.I0(sumpipe3_1[9]),
        .I1(sumpipe3_2[9]),
        .O(\add_temp_12[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[11]_i_5 
       (.I0(sumpipe3_1[8]),
        .I1(sumpipe3_2[8]),
        .O(\add_temp_12[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[15]_i_2 
       (.I0(sumpipe3_1[15]),
        .I1(sumpipe3_2[15]),
        .O(\add_temp_12[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[15]_i_3 
       (.I0(sumpipe3_1[14]),
        .I1(sumpipe3_2[14]),
        .O(\add_temp_12[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[15]_i_4 
       (.I0(sumpipe3_1[13]),
        .I1(sumpipe3_2[13]),
        .O(\add_temp_12[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[15]_i_5 
       (.I0(sumpipe3_1[12]),
        .I1(sumpipe3_2[12]),
        .O(\add_temp_12[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[19]_i_2 
       (.I0(sumpipe3_1[19]),
        .I1(sumpipe3_2[19]),
        .O(\add_temp_12[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[19]_i_3 
       (.I0(sumpipe3_1[18]),
        .I1(sumpipe3_2[18]),
        .O(\add_temp_12[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[19]_i_4 
       (.I0(sumpipe3_1[17]),
        .I1(sumpipe3_2[17]),
        .O(\add_temp_12[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[19]_i_5 
       (.I0(sumpipe3_1[16]),
        .I1(sumpipe3_2[16]),
        .O(\add_temp_12[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[23]_i_2 
       (.I0(sumpipe3_1[23]),
        .I1(sumpipe3_2[23]),
        .O(\add_temp_12[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[23]_i_3 
       (.I0(sumpipe3_1[22]),
        .I1(sumpipe3_2[22]),
        .O(\add_temp_12[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[23]_i_4 
       (.I0(sumpipe3_1[21]),
        .I1(sumpipe3_2[21]),
        .O(\add_temp_12[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[23]_i_5 
       (.I0(sumpipe3_1[20]),
        .I1(sumpipe3_2[20]),
        .O(\add_temp_12[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[27]_i_2 
       (.I0(sumpipe3_1[27]),
        .I1(sumpipe3_2[27]),
        .O(\add_temp_12[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[27]_i_3 
       (.I0(sumpipe3_1[26]),
        .I1(sumpipe3_2[26]),
        .O(\add_temp_12[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[27]_i_4 
       (.I0(sumpipe3_1[25]),
        .I1(sumpipe3_2[25]),
        .O(\add_temp_12[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[27]_i_5 
       (.I0(sumpipe3_1[24]),
        .I1(sumpipe3_2[24]),
        .O(\add_temp_12[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[29]_i_2 
       (.I0(sumpipe3_1[29]),
        .I1(sumpipe3_2[29]),
        .O(\add_temp_12[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[29]_i_3 
       (.I0(sumpipe3_1[28]),
        .I1(sumpipe3_2[28]),
        .O(\add_temp_12[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[3]_i_2 
       (.I0(sumpipe3_1[3]),
        .I1(sumpipe3_2[3]),
        .O(\add_temp_12[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[3]_i_3 
       (.I0(sumpipe3_1[2]),
        .I1(sumpipe3_2[2]),
        .O(\add_temp_12[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[3]_i_4 
       (.I0(sumpipe3_1[1]),
        .I1(sumpipe3_2[1]),
        .O(\add_temp_12[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[3]_i_5 
       (.I0(sumpipe3_1[0]),
        .I1(sumpipe3_2[0]),
        .O(\add_temp_12[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[7]_i_2 
       (.I0(sumpipe3_1[7]),
        .I1(sumpipe3_2[7]),
        .O(\add_temp_12[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[7]_i_3 
       (.I0(sumpipe3_1[6]),
        .I1(sumpipe3_2[6]),
        .O(\add_temp_12[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[7]_i_4 
       (.I0(sumpipe3_1[5]),
        .I1(sumpipe3_2[5]),
        .O(\add_temp_12[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_12[7]_i_5 
       (.I0(sumpipe3_1[4]),
        .I1(sumpipe3_2[4]),
        .O(\add_temp_12[7]_i_5_n_0 ));
  FDRE \add_temp_12_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[3]_i_1_n_7 ),
        .Q(\add_temp_12_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[11]_i_1_n_5 ),
        .Q(\add_temp_12_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[11]_i_1_n_4 ),
        .Q(\add_temp_12_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_12_reg[11]_i_1 
       (.CI(\add_temp_12_reg[7]_i_1_n_0 ),
        .CO({\add_temp_12_reg[11]_i_1_n_0 ,\add_temp_12_reg[11]_i_1_n_1 ,\add_temp_12_reg[11]_i_1_n_2 ,\add_temp_12_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_1[11:8]),
        .O({\add_temp_12_reg[11]_i_1_n_4 ,\add_temp_12_reg[11]_i_1_n_5 ,\add_temp_12_reg[11]_i_1_n_6 ,\add_temp_12_reg[11]_i_1_n_7 }),
        .S({\add_temp_12[11]_i_2_n_0 ,\add_temp_12[11]_i_3_n_0 ,\add_temp_12[11]_i_4_n_0 ,\add_temp_12[11]_i_5_n_0 }));
  FDRE \add_temp_12_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[15]_i_1_n_7 ),
        .Q(\add_temp_12_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[15]_i_1_n_6 ),
        .Q(\add_temp_12_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[15]_i_1_n_5 ),
        .Q(\add_temp_12_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[15]_i_1_n_4 ),
        .Q(\add_temp_12_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_12_reg[15]_i_1 
       (.CI(\add_temp_12_reg[11]_i_1_n_0 ),
        .CO({\add_temp_12_reg[15]_i_1_n_0 ,\add_temp_12_reg[15]_i_1_n_1 ,\add_temp_12_reg[15]_i_1_n_2 ,\add_temp_12_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_1[15:12]),
        .O({\add_temp_12_reg[15]_i_1_n_4 ,\add_temp_12_reg[15]_i_1_n_5 ,\add_temp_12_reg[15]_i_1_n_6 ,\add_temp_12_reg[15]_i_1_n_7 }),
        .S({\add_temp_12[15]_i_2_n_0 ,\add_temp_12[15]_i_3_n_0 ,\add_temp_12[15]_i_4_n_0 ,\add_temp_12[15]_i_5_n_0 }));
  FDRE \add_temp_12_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[19]_i_1_n_7 ),
        .Q(\add_temp_12_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[19]_i_1_n_6 ),
        .Q(\add_temp_12_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[19]_i_1_n_5 ),
        .Q(\add_temp_12_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[19]_i_1_n_4 ),
        .Q(\add_temp_12_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_12_reg[19]_i_1 
       (.CI(\add_temp_12_reg[15]_i_1_n_0 ),
        .CO({\add_temp_12_reg[19]_i_1_n_0 ,\add_temp_12_reg[19]_i_1_n_1 ,\add_temp_12_reg[19]_i_1_n_2 ,\add_temp_12_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_1[19:16]),
        .O({\add_temp_12_reg[19]_i_1_n_4 ,\add_temp_12_reg[19]_i_1_n_5 ,\add_temp_12_reg[19]_i_1_n_6 ,\add_temp_12_reg[19]_i_1_n_7 }),
        .S({\add_temp_12[19]_i_2_n_0 ,\add_temp_12[19]_i_3_n_0 ,\add_temp_12[19]_i_4_n_0 ,\add_temp_12[19]_i_5_n_0 }));
  FDRE \add_temp_12_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[3]_i_1_n_6 ),
        .Q(\add_temp_12_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[23]_i_1_n_7 ),
        .Q(\add_temp_12_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[23]_i_1_n_6 ),
        .Q(\add_temp_12_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[23]_i_1_n_5 ),
        .Q(\add_temp_12_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[23]_i_1_n_4 ),
        .Q(\add_temp_12_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_12_reg[23]_i_1 
       (.CI(\add_temp_12_reg[19]_i_1_n_0 ),
        .CO({\add_temp_12_reg[23]_i_1_n_0 ,\add_temp_12_reg[23]_i_1_n_1 ,\add_temp_12_reg[23]_i_1_n_2 ,\add_temp_12_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_1[23:20]),
        .O({\add_temp_12_reg[23]_i_1_n_4 ,\add_temp_12_reg[23]_i_1_n_5 ,\add_temp_12_reg[23]_i_1_n_6 ,\add_temp_12_reg[23]_i_1_n_7 }),
        .S({\add_temp_12[23]_i_2_n_0 ,\add_temp_12[23]_i_3_n_0 ,\add_temp_12[23]_i_4_n_0 ,\add_temp_12[23]_i_5_n_0 }));
  FDRE \add_temp_12_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[27]_i_1_n_7 ),
        .Q(\add_temp_12_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[27]_i_1_n_6 ),
        .Q(\add_temp_12_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[27]_i_1_n_5 ),
        .Q(\add_temp_12_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[27]_i_1_n_4 ),
        .Q(\add_temp_12_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_12_reg[27]_i_1 
       (.CI(\add_temp_12_reg[23]_i_1_n_0 ),
        .CO({\add_temp_12_reg[27]_i_1_n_0 ,\add_temp_12_reg[27]_i_1_n_1 ,\add_temp_12_reg[27]_i_1_n_2 ,\add_temp_12_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_1[27:24]),
        .O({\add_temp_12_reg[27]_i_1_n_4 ,\add_temp_12_reg[27]_i_1_n_5 ,\add_temp_12_reg[27]_i_1_n_6 ,\add_temp_12_reg[27]_i_1_n_7 }),
        .S({\add_temp_12[27]_i_2_n_0 ,\add_temp_12[27]_i_3_n_0 ,\add_temp_12[27]_i_4_n_0 ,\add_temp_12[27]_i_5_n_0 }));
  FDRE \add_temp_12_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[29]_i_1_n_7 ),
        .Q(\add_temp_12_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[29]_i_1_n_6 ),
        .Q(\add_temp_12_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_12_reg[29]_i_1 
       (.CI(\add_temp_12_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_12_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_12_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe3_1[28]}),
        .O({\NLW_add_temp_12_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_12_reg[29]_i_1_n_6 ,\add_temp_12_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_12[29]_i_2_n_0 ,\add_temp_12[29]_i_3_n_0 }));
  FDRE \add_temp_12_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[3]_i_1_n_5 ),
        .Q(\add_temp_12_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[3]_i_1_n_4 ),
        .Q(\add_temp_12_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_12_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_12_reg[3]_i_1_n_0 ,\add_temp_12_reg[3]_i_1_n_1 ,\add_temp_12_reg[3]_i_1_n_2 ,\add_temp_12_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_1[3:0]),
        .O({\add_temp_12_reg[3]_i_1_n_4 ,\add_temp_12_reg[3]_i_1_n_5 ,\add_temp_12_reg[3]_i_1_n_6 ,\add_temp_12_reg[3]_i_1_n_7 }),
        .S({\add_temp_12[3]_i_2_n_0 ,\add_temp_12[3]_i_3_n_0 ,\add_temp_12[3]_i_4_n_0 ,\add_temp_12[3]_i_5_n_0 }));
  FDRE \add_temp_12_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[7]_i_1_n_7 ),
        .Q(\add_temp_12_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[7]_i_1_n_6 ),
        .Q(\add_temp_12_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[7]_i_1_n_5 ),
        .Q(\add_temp_12_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[7]_i_1_n_4 ),
        .Q(\add_temp_12_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_12_reg[7]_i_1 
       (.CI(\add_temp_12_reg[3]_i_1_n_0 ),
        .CO({\add_temp_12_reg[7]_i_1_n_0 ,\add_temp_12_reg[7]_i_1_n_1 ,\add_temp_12_reg[7]_i_1_n_2 ,\add_temp_12_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_1[7:4]),
        .O({\add_temp_12_reg[7]_i_1_n_4 ,\add_temp_12_reg[7]_i_1_n_5 ,\add_temp_12_reg[7]_i_1_n_6 ,\add_temp_12_reg[7]_i_1_n_7 }),
        .S({\add_temp_12[7]_i_2_n_0 ,\add_temp_12[7]_i_3_n_0 ,\add_temp_12[7]_i_4_n_0 ,\add_temp_12[7]_i_5_n_0 }));
  FDRE \add_temp_12_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[11]_i_1_n_7 ),
        .Q(\add_temp_12_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_12_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg[11]_i_1_n_6 ),
        .Q(\add_temp_12_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[11]_i_2 
       (.I0(sumpipe3_3[11]),
        .I1(sumpipe3_4[11]),
        .O(\add_temp_13[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[11]_i_3 
       (.I0(sumpipe3_3[10]),
        .I1(sumpipe3_4[10]),
        .O(\add_temp_13[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[11]_i_4 
       (.I0(sumpipe3_3[9]),
        .I1(sumpipe3_4[9]),
        .O(\add_temp_13[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[11]_i_5 
       (.I0(sumpipe3_3[8]),
        .I1(sumpipe3_4[8]),
        .O(\add_temp_13[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[15]_i_2 
       (.I0(sumpipe3_3[15]),
        .I1(sumpipe3_4[15]),
        .O(\add_temp_13[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[15]_i_3 
       (.I0(sumpipe3_3[14]),
        .I1(sumpipe3_4[14]),
        .O(\add_temp_13[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[15]_i_4 
       (.I0(sumpipe3_3[13]),
        .I1(sumpipe3_4[13]),
        .O(\add_temp_13[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[15]_i_5 
       (.I0(sumpipe3_3[12]),
        .I1(sumpipe3_4[12]),
        .O(\add_temp_13[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[19]_i_2 
       (.I0(sumpipe3_3[19]),
        .I1(sumpipe3_4[19]),
        .O(\add_temp_13[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[19]_i_3 
       (.I0(sumpipe3_3[18]),
        .I1(sumpipe3_4[18]),
        .O(\add_temp_13[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[19]_i_4 
       (.I0(sumpipe3_3[17]),
        .I1(sumpipe3_4[17]),
        .O(\add_temp_13[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[19]_i_5 
       (.I0(sumpipe3_3[16]),
        .I1(sumpipe3_4[16]),
        .O(\add_temp_13[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[23]_i_2 
       (.I0(sumpipe3_3[23]),
        .I1(sumpipe3_4[23]),
        .O(\add_temp_13[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[23]_i_3 
       (.I0(sumpipe3_3[22]),
        .I1(sumpipe3_4[22]),
        .O(\add_temp_13[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[23]_i_4 
       (.I0(sumpipe3_3[21]),
        .I1(sumpipe3_4[21]),
        .O(\add_temp_13[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[23]_i_5 
       (.I0(sumpipe3_3[20]),
        .I1(sumpipe3_4[20]),
        .O(\add_temp_13[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[27]_i_2 
       (.I0(sumpipe3_3[27]),
        .I1(sumpipe3_4[27]),
        .O(\add_temp_13[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[27]_i_3 
       (.I0(sumpipe3_3[26]),
        .I1(sumpipe3_4[26]),
        .O(\add_temp_13[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[27]_i_4 
       (.I0(sumpipe3_3[25]),
        .I1(sumpipe3_4[25]),
        .O(\add_temp_13[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[27]_i_5 
       (.I0(sumpipe3_3[24]),
        .I1(sumpipe3_4[24]),
        .O(\add_temp_13[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[29]_i_2 
       (.I0(sumpipe3_3[29]),
        .I1(sumpipe3_4[29]),
        .O(\add_temp_13[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[29]_i_3 
       (.I0(sumpipe3_3[28]),
        .I1(sumpipe3_4[28]),
        .O(\add_temp_13[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[3]_i_2 
       (.I0(sumpipe3_3[3]),
        .I1(sumpipe3_4[3]),
        .O(\add_temp_13[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[3]_i_3 
       (.I0(sumpipe3_3[2]),
        .I1(sumpipe3_4[2]),
        .O(\add_temp_13[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[3]_i_4 
       (.I0(sumpipe3_3[1]),
        .I1(sumpipe3_4[1]),
        .O(\add_temp_13[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[3]_i_5 
       (.I0(sumpipe3_3[0]),
        .I1(sumpipe3_4[0]),
        .O(\add_temp_13[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[7]_i_2 
       (.I0(sumpipe3_3[7]),
        .I1(sumpipe3_4[7]),
        .O(\add_temp_13[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[7]_i_3 
       (.I0(sumpipe3_3[6]),
        .I1(sumpipe3_4[6]),
        .O(\add_temp_13[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[7]_i_4 
       (.I0(sumpipe3_3[5]),
        .I1(sumpipe3_4[5]),
        .O(\add_temp_13[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_13[7]_i_5 
       (.I0(sumpipe3_3[4]),
        .I1(sumpipe3_4[4]),
        .O(\add_temp_13[7]_i_5_n_0 ));
  FDRE \add_temp_13_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[3]_i_1_n_7 ),
        .Q(\add_temp_13_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[11]_i_1_n_5 ),
        .Q(\add_temp_13_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[11]_i_1_n_4 ),
        .Q(\add_temp_13_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_13_reg[11]_i_1 
       (.CI(\add_temp_13_reg[7]_i_1_n_0 ),
        .CO({\add_temp_13_reg[11]_i_1_n_0 ,\add_temp_13_reg[11]_i_1_n_1 ,\add_temp_13_reg[11]_i_1_n_2 ,\add_temp_13_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_3[11:8]),
        .O({\add_temp_13_reg[11]_i_1_n_4 ,\add_temp_13_reg[11]_i_1_n_5 ,\add_temp_13_reg[11]_i_1_n_6 ,\add_temp_13_reg[11]_i_1_n_7 }),
        .S({\add_temp_13[11]_i_2_n_0 ,\add_temp_13[11]_i_3_n_0 ,\add_temp_13[11]_i_4_n_0 ,\add_temp_13[11]_i_5_n_0 }));
  FDRE \add_temp_13_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[15]_i_1_n_7 ),
        .Q(\add_temp_13_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[15]_i_1_n_6 ),
        .Q(\add_temp_13_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[15]_i_1_n_5 ),
        .Q(\add_temp_13_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[15]_i_1_n_4 ),
        .Q(\add_temp_13_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_13_reg[15]_i_1 
       (.CI(\add_temp_13_reg[11]_i_1_n_0 ),
        .CO({\add_temp_13_reg[15]_i_1_n_0 ,\add_temp_13_reg[15]_i_1_n_1 ,\add_temp_13_reg[15]_i_1_n_2 ,\add_temp_13_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_3[15:12]),
        .O({\add_temp_13_reg[15]_i_1_n_4 ,\add_temp_13_reg[15]_i_1_n_5 ,\add_temp_13_reg[15]_i_1_n_6 ,\add_temp_13_reg[15]_i_1_n_7 }),
        .S({\add_temp_13[15]_i_2_n_0 ,\add_temp_13[15]_i_3_n_0 ,\add_temp_13[15]_i_4_n_0 ,\add_temp_13[15]_i_5_n_0 }));
  FDRE \add_temp_13_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[19]_i_1_n_7 ),
        .Q(\add_temp_13_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[19]_i_1_n_6 ),
        .Q(\add_temp_13_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[19]_i_1_n_5 ),
        .Q(\add_temp_13_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[19]_i_1_n_4 ),
        .Q(\add_temp_13_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_13_reg[19]_i_1 
       (.CI(\add_temp_13_reg[15]_i_1_n_0 ),
        .CO({\add_temp_13_reg[19]_i_1_n_0 ,\add_temp_13_reg[19]_i_1_n_1 ,\add_temp_13_reg[19]_i_1_n_2 ,\add_temp_13_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_3[19:16]),
        .O({\add_temp_13_reg[19]_i_1_n_4 ,\add_temp_13_reg[19]_i_1_n_5 ,\add_temp_13_reg[19]_i_1_n_6 ,\add_temp_13_reg[19]_i_1_n_7 }),
        .S({\add_temp_13[19]_i_2_n_0 ,\add_temp_13[19]_i_3_n_0 ,\add_temp_13[19]_i_4_n_0 ,\add_temp_13[19]_i_5_n_0 }));
  FDRE \add_temp_13_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[3]_i_1_n_6 ),
        .Q(\add_temp_13_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[23]_i_1_n_7 ),
        .Q(\add_temp_13_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[23]_i_1_n_6 ),
        .Q(\add_temp_13_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[23]_i_1_n_5 ),
        .Q(\add_temp_13_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[23]_i_1_n_4 ),
        .Q(\add_temp_13_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_13_reg[23]_i_1 
       (.CI(\add_temp_13_reg[19]_i_1_n_0 ),
        .CO({\add_temp_13_reg[23]_i_1_n_0 ,\add_temp_13_reg[23]_i_1_n_1 ,\add_temp_13_reg[23]_i_1_n_2 ,\add_temp_13_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_3[23:20]),
        .O({\add_temp_13_reg[23]_i_1_n_4 ,\add_temp_13_reg[23]_i_1_n_5 ,\add_temp_13_reg[23]_i_1_n_6 ,\add_temp_13_reg[23]_i_1_n_7 }),
        .S({\add_temp_13[23]_i_2_n_0 ,\add_temp_13[23]_i_3_n_0 ,\add_temp_13[23]_i_4_n_0 ,\add_temp_13[23]_i_5_n_0 }));
  FDRE \add_temp_13_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[27]_i_1_n_7 ),
        .Q(\add_temp_13_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[27]_i_1_n_6 ),
        .Q(\add_temp_13_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[27]_i_1_n_5 ),
        .Q(\add_temp_13_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[27]_i_1_n_4 ),
        .Q(\add_temp_13_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_13_reg[27]_i_1 
       (.CI(\add_temp_13_reg[23]_i_1_n_0 ),
        .CO({\add_temp_13_reg[27]_i_1_n_0 ,\add_temp_13_reg[27]_i_1_n_1 ,\add_temp_13_reg[27]_i_1_n_2 ,\add_temp_13_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_3[27:24]),
        .O({\add_temp_13_reg[27]_i_1_n_4 ,\add_temp_13_reg[27]_i_1_n_5 ,\add_temp_13_reg[27]_i_1_n_6 ,\add_temp_13_reg[27]_i_1_n_7 }),
        .S({\add_temp_13[27]_i_2_n_0 ,\add_temp_13[27]_i_3_n_0 ,\add_temp_13[27]_i_4_n_0 ,\add_temp_13[27]_i_5_n_0 }));
  FDRE \add_temp_13_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[29]_i_1_n_7 ),
        .Q(\add_temp_13_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[29]_i_1_n_6 ),
        .Q(\add_temp_13_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_13_reg[29]_i_1 
       (.CI(\add_temp_13_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_13_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_13_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe3_3[28]}),
        .O({\NLW_add_temp_13_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_13_reg[29]_i_1_n_6 ,\add_temp_13_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_13[29]_i_2_n_0 ,\add_temp_13[29]_i_3_n_0 }));
  FDRE \add_temp_13_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[3]_i_1_n_5 ),
        .Q(\add_temp_13_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[3]_i_1_n_4 ),
        .Q(\add_temp_13_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_13_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_13_reg[3]_i_1_n_0 ,\add_temp_13_reg[3]_i_1_n_1 ,\add_temp_13_reg[3]_i_1_n_2 ,\add_temp_13_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_3[3:0]),
        .O({\add_temp_13_reg[3]_i_1_n_4 ,\add_temp_13_reg[3]_i_1_n_5 ,\add_temp_13_reg[3]_i_1_n_6 ,\add_temp_13_reg[3]_i_1_n_7 }),
        .S({\add_temp_13[3]_i_2_n_0 ,\add_temp_13[3]_i_3_n_0 ,\add_temp_13[3]_i_4_n_0 ,\add_temp_13[3]_i_5_n_0 }));
  FDRE \add_temp_13_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[7]_i_1_n_7 ),
        .Q(\add_temp_13_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[7]_i_1_n_6 ),
        .Q(\add_temp_13_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[7]_i_1_n_5 ),
        .Q(\add_temp_13_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[7]_i_1_n_4 ),
        .Q(\add_temp_13_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_13_reg[7]_i_1 
       (.CI(\add_temp_13_reg[3]_i_1_n_0 ),
        .CO({\add_temp_13_reg[7]_i_1_n_0 ,\add_temp_13_reg[7]_i_1_n_1 ,\add_temp_13_reg[7]_i_1_n_2 ,\add_temp_13_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe3_3[7:4]),
        .O({\add_temp_13_reg[7]_i_1_n_4 ,\add_temp_13_reg[7]_i_1_n_5 ,\add_temp_13_reg[7]_i_1_n_6 ,\add_temp_13_reg[7]_i_1_n_7 }),
        .S({\add_temp_13[7]_i_2_n_0 ,\add_temp_13[7]_i_3_n_0 ,\add_temp_13[7]_i_4_n_0 ,\add_temp_13[7]_i_5_n_0 }));
  FDRE \add_temp_13_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[11]_i_1_n_7 ),
        .Q(\add_temp_13_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_13_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg[11]_i_1_n_6 ),
        .Q(\add_temp_13_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[11]_i_2 
       (.I0(sumpipe4_1[11]),
        .I1(sumpipe4_2[11]),
        .O(\add_temp_14[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[11]_i_3 
       (.I0(sumpipe4_1[10]),
        .I1(sumpipe4_2[10]),
        .O(\add_temp_14[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[11]_i_4 
       (.I0(sumpipe4_1[9]),
        .I1(sumpipe4_2[9]),
        .O(\add_temp_14[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[11]_i_5 
       (.I0(sumpipe4_1[8]),
        .I1(sumpipe4_2[8]),
        .O(\add_temp_14[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[15]_i_2 
       (.I0(sumpipe4_1[15]),
        .I1(sumpipe4_2[15]),
        .O(\add_temp_14[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[15]_i_3 
       (.I0(sumpipe4_1[14]),
        .I1(sumpipe4_2[14]),
        .O(\add_temp_14[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[15]_i_4 
       (.I0(sumpipe4_1[13]),
        .I1(sumpipe4_2[13]),
        .O(\add_temp_14[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[15]_i_5 
       (.I0(sumpipe4_1[12]),
        .I1(sumpipe4_2[12]),
        .O(\add_temp_14[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[19]_i_2 
       (.I0(sumpipe4_1[19]),
        .I1(sumpipe4_2[19]),
        .O(\add_temp_14[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[19]_i_3 
       (.I0(sumpipe4_1[18]),
        .I1(sumpipe4_2[18]),
        .O(\add_temp_14[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[19]_i_4 
       (.I0(sumpipe4_1[17]),
        .I1(sumpipe4_2[17]),
        .O(\add_temp_14[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[19]_i_5 
       (.I0(sumpipe4_1[16]),
        .I1(sumpipe4_2[16]),
        .O(\add_temp_14[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[23]_i_2 
       (.I0(sumpipe4_1[23]),
        .I1(sumpipe4_2[23]),
        .O(\add_temp_14[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[23]_i_3 
       (.I0(sumpipe4_1[22]),
        .I1(sumpipe4_2[22]),
        .O(\add_temp_14[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[23]_i_4 
       (.I0(sumpipe4_1[21]),
        .I1(sumpipe4_2[21]),
        .O(\add_temp_14[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[23]_i_5 
       (.I0(sumpipe4_1[20]),
        .I1(sumpipe4_2[20]),
        .O(\add_temp_14[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[27]_i_2 
       (.I0(sumpipe4_1[27]),
        .I1(sumpipe4_2[27]),
        .O(\add_temp_14[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[27]_i_3 
       (.I0(sumpipe4_1[26]),
        .I1(sumpipe4_2[26]),
        .O(\add_temp_14[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[27]_i_4 
       (.I0(sumpipe4_1[25]),
        .I1(sumpipe4_2[25]),
        .O(\add_temp_14[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[27]_i_5 
       (.I0(sumpipe4_1[24]),
        .I1(sumpipe4_2[24]),
        .O(\add_temp_14[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[29]_i_2 
       (.I0(sumpipe4_1[29]),
        .I1(sumpipe4_2[29]),
        .O(\add_temp_14[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[29]_i_3 
       (.I0(sumpipe4_1[28]),
        .I1(sumpipe4_2[28]),
        .O(\add_temp_14[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[3]_i_2 
       (.I0(sumpipe4_1[3]),
        .I1(sumpipe4_2[3]),
        .O(\add_temp_14[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[3]_i_3 
       (.I0(sumpipe4_1[2]),
        .I1(sumpipe4_2[2]),
        .O(\add_temp_14[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[3]_i_4 
       (.I0(sumpipe4_1[1]),
        .I1(sumpipe4_2[1]),
        .O(\add_temp_14[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[3]_i_5 
       (.I0(sumpipe4_1[0]),
        .I1(sumpipe4_2[0]),
        .O(\add_temp_14[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[7]_i_2 
       (.I0(sumpipe4_1[7]),
        .I1(sumpipe4_2[7]),
        .O(\add_temp_14[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[7]_i_3 
       (.I0(sumpipe4_1[6]),
        .I1(sumpipe4_2[6]),
        .O(\add_temp_14[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[7]_i_4 
       (.I0(sumpipe4_1[5]),
        .I1(sumpipe4_2[5]),
        .O(\add_temp_14[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_14[7]_i_5 
       (.I0(sumpipe4_1[4]),
        .I1(sumpipe4_2[4]),
        .O(\add_temp_14[7]_i_5_n_0 ));
  FDRE \add_temp_14_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[3]_i_1_n_7 ),
        .Q(\add_temp_14_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[11]_i_1_n_5 ),
        .Q(\add_temp_14_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[11]_i_1_n_4 ),
        .Q(\add_temp_14_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_14_reg[11]_i_1 
       (.CI(\add_temp_14_reg[7]_i_1_n_0 ),
        .CO({\add_temp_14_reg[11]_i_1_n_0 ,\add_temp_14_reg[11]_i_1_n_1 ,\add_temp_14_reg[11]_i_1_n_2 ,\add_temp_14_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe4_1[11:8]),
        .O({\add_temp_14_reg[11]_i_1_n_4 ,\add_temp_14_reg[11]_i_1_n_5 ,\add_temp_14_reg[11]_i_1_n_6 ,\add_temp_14_reg[11]_i_1_n_7 }),
        .S({\add_temp_14[11]_i_2_n_0 ,\add_temp_14[11]_i_3_n_0 ,\add_temp_14[11]_i_4_n_0 ,\add_temp_14[11]_i_5_n_0 }));
  FDRE \add_temp_14_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[15]_i_1_n_7 ),
        .Q(\add_temp_14_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[15]_i_1_n_6 ),
        .Q(\add_temp_14_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[15]_i_1_n_5 ),
        .Q(\add_temp_14_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[15]_i_1_n_4 ),
        .Q(\add_temp_14_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_14_reg[15]_i_1 
       (.CI(\add_temp_14_reg[11]_i_1_n_0 ),
        .CO({\add_temp_14_reg[15]_i_1_n_0 ,\add_temp_14_reg[15]_i_1_n_1 ,\add_temp_14_reg[15]_i_1_n_2 ,\add_temp_14_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe4_1[15:12]),
        .O({\add_temp_14_reg[15]_i_1_n_4 ,\add_temp_14_reg[15]_i_1_n_5 ,\add_temp_14_reg[15]_i_1_n_6 ,\add_temp_14_reg[15]_i_1_n_7 }),
        .S({\add_temp_14[15]_i_2_n_0 ,\add_temp_14[15]_i_3_n_0 ,\add_temp_14[15]_i_4_n_0 ,\add_temp_14[15]_i_5_n_0 }));
  FDRE \add_temp_14_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[19]_i_1_n_7 ),
        .Q(\add_temp_14_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[19]_i_1_n_6 ),
        .Q(\add_temp_14_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[19]_i_1_n_5 ),
        .Q(\add_temp_14_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[19]_i_1_n_4 ),
        .Q(\add_temp_14_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_14_reg[19]_i_1 
       (.CI(\add_temp_14_reg[15]_i_1_n_0 ),
        .CO({\add_temp_14_reg[19]_i_1_n_0 ,\add_temp_14_reg[19]_i_1_n_1 ,\add_temp_14_reg[19]_i_1_n_2 ,\add_temp_14_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe4_1[19:16]),
        .O({\add_temp_14_reg[19]_i_1_n_4 ,\add_temp_14_reg[19]_i_1_n_5 ,\add_temp_14_reg[19]_i_1_n_6 ,\add_temp_14_reg[19]_i_1_n_7 }),
        .S({\add_temp_14[19]_i_2_n_0 ,\add_temp_14[19]_i_3_n_0 ,\add_temp_14[19]_i_4_n_0 ,\add_temp_14[19]_i_5_n_0 }));
  FDRE \add_temp_14_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[3]_i_1_n_6 ),
        .Q(\add_temp_14_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[23]_i_1_n_7 ),
        .Q(\add_temp_14_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[23]_i_1_n_6 ),
        .Q(\add_temp_14_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[23]_i_1_n_5 ),
        .Q(\add_temp_14_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[23]_i_1_n_4 ),
        .Q(\add_temp_14_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_14_reg[23]_i_1 
       (.CI(\add_temp_14_reg[19]_i_1_n_0 ),
        .CO({\add_temp_14_reg[23]_i_1_n_0 ,\add_temp_14_reg[23]_i_1_n_1 ,\add_temp_14_reg[23]_i_1_n_2 ,\add_temp_14_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe4_1[23:20]),
        .O({\add_temp_14_reg[23]_i_1_n_4 ,\add_temp_14_reg[23]_i_1_n_5 ,\add_temp_14_reg[23]_i_1_n_6 ,\add_temp_14_reg[23]_i_1_n_7 }),
        .S({\add_temp_14[23]_i_2_n_0 ,\add_temp_14[23]_i_3_n_0 ,\add_temp_14[23]_i_4_n_0 ,\add_temp_14[23]_i_5_n_0 }));
  FDRE \add_temp_14_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[27]_i_1_n_7 ),
        .Q(\add_temp_14_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[27]_i_1_n_6 ),
        .Q(\add_temp_14_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[27]_i_1_n_5 ),
        .Q(\add_temp_14_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[27]_i_1_n_4 ),
        .Q(\add_temp_14_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_14_reg[27]_i_1 
       (.CI(\add_temp_14_reg[23]_i_1_n_0 ),
        .CO({\add_temp_14_reg[27]_i_1_n_0 ,\add_temp_14_reg[27]_i_1_n_1 ,\add_temp_14_reg[27]_i_1_n_2 ,\add_temp_14_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe4_1[27:24]),
        .O({\add_temp_14_reg[27]_i_1_n_4 ,\add_temp_14_reg[27]_i_1_n_5 ,\add_temp_14_reg[27]_i_1_n_6 ,\add_temp_14_reg[27]_i_1_n_7 }),
        .S({\add_temp_14[27]_i_2_n_0 ,\add_temp_14[27]_i_3_n_0 ,\add_temp_14[27]_i_4_n_0 ,\add_temp_14[27]_i_5_n_0 }));
  FDRE \add_temp_14_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[29]_i_1_n_7 ),
        .Q(\add_temp_14_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[29]_i_1_n_6 ),
        .Q(\add_temp_14_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_14_reg[29]_i_1 
       (.CI(\add_temp_14_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_14_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_14_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe4_1[28]}),
        .O({\NLW_add_temp_14_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_14_reg[29]_i_1_n_6 ,\add_temp_14_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_14[29]_i_2_n_0 ,\add_temp_14[29]_i_3_n_0 }));
  FDRE \add_temp_14_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[3]_i_1_n_5 ),
        .Q(\add_temp_14_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[3]_i_1_n_4 ),
        .Q(\add_temp_14_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_14_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_14_reg[3]_i_1_n_0 ,\add_temp_14_reg[3]_i_1_n_1 ,\add_temp_14_reg[3]_i_1_n_2 ,\add_temp_14_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe4_1[3:0]),
        .O({\add_temp_14_reg[3]_i_1_n_4 ,\add_temp_14_reg[3]_i_1_n_5 ,\add_temp_14_reg[3]_i_1_n_6 ,\add_temp_14_reg[3]_i_1_n_7 }),
        .S({\add_temp_14[3]_i_2_n_0 ,\add_temp_14[3]_i_3_n_0 ,\add_temp_14[3]_i_4_n_0 ,\add_temp_14[3]_i_5_n_0 }));
  FDRE \add_temp_14_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[7]_i_1_n_7 ),
        .Q(\add_temp_14_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[7]_i_1_n_6 ),
        .Q(\add_temp_14_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[7]_i_1_n_5 ),
        .Q(\add_temp_14_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[7]_i_1_n_4 ),
        .Q(\add_temp_14_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_14_reg[7]_i_1 
       (.CI(\add_temp_14_reg[3]_i_1_n_0 ),
        .CO({\add_temp_14_reg[7]_i_1_n_0 ,\add_temp_14_reg[7]_i_1_n_1 ,\add_temp_14_reg[7]_i_1_n_2 ,\add_temp_14_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe4_1[7:4]),
        .O({\add_temp_14_reg[7]_i_1_n_4 ,\add_temp_14_reg[7]_i_1_n_5 ,\add_temp_14_reg[7]_i_1_n_6 ,\add_temp_14_reg[7]_i_1_n_7 }),
        .S({\add_temp_14[7]_i_2_n_0 ,\add_temp_14[7]_i_3_n_0 ,\add_temp_14[7]_i_4_n_0 ,\add_temp_14[7]_i_5_n_0 }));
  FDRE \add_temp_14_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[11]_i_1_n_7 ),
        .Q(\add_temp_14_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_14_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg[11]_i_1_n_6 ),
        .Q(\add_temp_14_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[11]_i_2 
       (.I0(sumpipe1_3[11]),
        .I1(sumpipe1_4[11]),
        .O(\add_temp_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[11]_i_3 
       (.I0(sumpipe1_3[10]),
        .I1(sumpipe1_4[10]),
        .O(\add_temp_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[11]_i_4 
       (.I0(sumpipe1_3[9]),
        .I1(sumpipe1_4[9]),
        .O(\add_temp_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[11]_i_5 
       (.I0(sumpipe1_3[8]),
        .I1(sumpipe1_4[8]),
        .O(\add_temp_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[15]_i_2 
       (.I0(sumpipe1_3[15]),
        .I1(sumpipe1_4[15]),
        .O(\add_temp_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[15]_i_3 
       (.I0(sumpipe1_3[14]),
        .I1(sumpipe1_4[14]),
        .O(\add_temp_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[15]_i_4 
       (.I0(sumpipe1_3[13]),
        .I1(sumpipe1_4[13]),
        .O(\add_temp_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[15]_i_5 
       (.I0(sumpipe1_3[12]),
        .I1(sumpipe1_4[12]),
        .O(\add_temp_1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[19]_i_2 
       (.I0(sumpipe1_3[19]),
        .I1(sumpipe1_4[19]),
        .O(\add_temp_1[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[19]_i_3 
       (.I0(sumpipe1_3[18]),
        .I1(sumpipe1_4[18]),
        .O(\add_temp_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[19]_i_4 
       (.I0(sumpipe1_3[17]),
        .I1(sumpipe1_4[17]),
        .O(\add_temp_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[19]_i_5 
       (.I0(sumpipe1_3[16]),
        .I1(sumpipe1_4[16]),
        .O(\add_temp_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[23]_i_2 
       (.I0(sumpipe1_3[24]),
        .I1(sumpipe1_4[23]),
        .O(\add_temp_1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[23]_i_3 
       (.I0(sumpipe1_3[22]),
        .I1(sumpipe1_4[22]),
        .O(\add_temp_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[23]_i_4 
       (.I0(sumpipe1_3[21]),
        .I1(sumpipe1_4[21]),
        .O(\add_temp_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[23]_i_5 
       (.I0(sumpipe1_3[20]),
        .I1(sumpipe1_4[20]),
        .O(\add_temp_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[27]_i_2 
       (.I0(sumpipe1_3[24]),
        .I1(sumpipe1_4[24]),
        .O(\add_temp_1[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[27]_i_3 
       (.I0(sumpipe1_3[24]),
        .I1(sumpipe1_4[24]),
        .O(\add_temp_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[27]_i_4 
       (.I0(sumpipe1_3[24]),
        .I1(sumpipe1_4[24]),
        .O(\add_temp_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[27]_i_5 
       (.I0(sumpipe1_3[24]),
        .I1(sumpipe1_4[24]),
        .O(\add_temp_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[29]_i_2 
       (.I0(sumpipe1_3[24]),
        .I1(sumpipe1_4[24]),
        .O(\add_temp_1[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[29]_i_3 
       (.I0(sumpipe1_3[24]),
        .I1(sumpipe1_4[24]),
        .O(\add_temp_1[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[3]_i_2 
       (.I0(sumpipe1_3[3]),
        .I1(sumpipe1_4[3]),
        .O(\add_temp_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[3]_i_3 
       (.I0(sumpipe1_3[2]),
        .I1(sumpipe1_4[2]),
        .O(\add_temp_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[3]_i_4 
       (.I0(sumpipe1_3[1]),
        .I1(sumpipe1_4[1]),
        .O(\add_temp_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[3]_i_5 
       (.I0(sumpipe1_3[0]),
        .I1(sumpipe1_4[0]),
        .O(\add_temp_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[7]_i_2 
       (.I0(sumpipe1_3[7]),
        .I1(sumpipe1_4[7]),
        .O(\add_temp_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[7]_i_3 
       (.I0(sumpipe1_3[6]),
        .I1(sumpipe1_4[6]),
        .O(\add_temp_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[7]_i_4 
       (.I0(sumpipe1_3[5]),
        .I1(sumpipe1_4[5]),
        .O(\add_temp_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_1[7]_i_5 
       (.I0(sumpipe1_3[4]),
        .I1(sumpipe1_4[4]),
        .O(\add_temp_1[7]_i_5_n_0 ));
  FDRE \add_temp_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[3]_i_1_n_7 ),
        .Q(\add_temp_1_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[11]_i_1_n_5 ),
        .Q(\add_temp_1_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[11]_i_1_n_4 ),
        .Q(\add_temp_1_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_1_reg[11]_i_1 
       (.CI(\add_temp_1_reg[7]_i_1_n_0 ),
        .CO({\add_temp_1_reg[11]_i_1_n_0 ,\add_temp_1_reg[11]_i_1_n_1 ,\add_temp_1_reg[11]_i_1_n_2 ,\add_temp_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_3[11:8]),
        .O({\add_temp_1_reg[11]_i_1_n_4 ,\add_temp_1_reg[11]_i_1_n_5 ,\add_temp_1_reg[11]_i_1_n_6 ,\add_temp_1_reg[11]_i_1_n_7 }),
        .S({\add_temp_1[11]_i_2_n_0 ,\add_temp_1[11]_i_3_n_0 ,\add_temp_1[11]_i_4_n_0 ,\add_temp_1[11]_i_5_n_0 }));
  FDRE \add_temp_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[15]_i_1_n_7 ),
        .Q(\add_temp_1_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[15]_i_1_n_6 ),
        .Q(\add_temp_1_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[15]_i_1_n_5 ),
        .Q(\add_temp_1_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[15]_i_1_n_4 ),
        .Q(\add_temp_1_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_1_reg[15]_i_1 
       (.CI(\add_temp_1_reg[11]_i_1_n_0 ),
        .CO({\add_temp_1_reg[15]_i_1_n_0 ,\add_temp_1_reg[15]_i_1_n_1 ,\add_temp_1_reg[15]_i_1_n_2 ,\add_temp_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_3[15:12]),
        .O({\add_temp_1_reg[15]_i_1_n_4 ,\add_temp_1_reg[15]_i_1_n_5 ,\add_temp_1_reg[15]_i_1_n_6 ,\add_temp_1_reg[15]_i_1_n_7 }),
        .S({\add_temp_1[15]_i_2_n_0 ,\add_temp_1[15]_i_3_n_0 ,\add_temp_1[15]_i_4_n_0 ,\add_temp_1[15]_i_5_n_0 }));
  FDRE \add_temp_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[19]_i_1_n_7 ),
        .Q(\add_temp_1_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[19]_i_1_n_6 ),
        .Q(\add_temp_1_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[19]_i_1_n_5 ),
        .Q(\add_temp_1_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[19]_i_1_n_4 ),
        .Q(\add_temp_1_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_1_reg[19]_i_1 
       (.CI(\add_temp_1_reg[15]_i_1_n_0 ),
        .CO({\add_temp_1_reg[19]_i_1_n_0 ,\add_temp_1_reg[19]_i_1_n_1 ,\add_temp_1_reg[19]_i_1_n_2 ,\add_temp_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_3[19:16]),
        .O({\add_temp_1_reg[19]_i_1_n_4 ,\add_temp_1_reg[19]_i_1_n_5 ,\add_temp_1_reg[19]_i_1_n_6 ,\add_temp_1_reg[19]_i_1_n_7 }),
        .S({\add_temp_1[19]_i_2_n_0 ,\add_temp_1[19]_i_3_n_0 ,\add_temp_1[19]_i_4_n_0 ,\add_temp_1[19]_i_5_n_0 }));
  FDRE \add_temp_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[3]_i_1_n_6 ),
        .Q(\add_temp_1_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[23]_i_1_n_7 ),
        .Q(\add_temp_1_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[23]_i_1_n_6 ),
        .Q(\add_temp_1_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[23]_i_1_n_5 ),
        .Q(\add_temp_1_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[23]_i_1_n_4 ),
        .Q(\add_temp_1_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_1_reg[23]_i_1 
       (.CI(\add_temp_1_reg[19]_i_1_n_0 ),
        .CO({\add_temp_1_reg[23]_i_1_n_0 ,\add_temp_1_reg[23]_i_1_n_1 ,\add_temp_1_reg[23]_i_1_n_2 ,\add_temp_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sumpipe1_3[24],sumpipe1_3[22:20]}),
        .O({\add_temp_1_reg[23]_i_1_n_4 ,\add_temp_1_reg[23]_i_1_n_5 ,\add_temp_1_reg[23]_i_1_n_6 ,\add_temp_1_reg[23]_i_1_n_7 }),
        .S({\add_temp_1[23]_i_2_n_0 ,\add_temp_1[23]_i_3_n_0 ,\add_temp_1[23]_i_4_n_0 ,\add_temp_1[23]_i_5_n_0 }));
  FDRE \add_temp_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[27]_i_1_n_7 ),
        .Q(\add_temp_1_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[27]_i_1_n_6 ),
        .Q(\add_temp_1_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[27]_i_1_n_5 ),
        .Q(\add_temp_1_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[27]_i_1_n_4 ),
        .Q(\add_temp_1_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_1_reg[27]_i_1 
       (.CI(\add_temp_1_reg[23]_i_1_n_0 ),
        .CO({\add_temp_1_reg[27]_i_1_n_0 ,\add_temp_1_reg[27]_i_1_n_1 ,\add_temp_1_reg[27]_i_1_n_2 ,\add_temp_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sumpipe1_3[24],sumpipe1_3[24],sumpipe1_3[24],sumpipe1_3[24]}),
        .O({\add_temp_1_reg[27]_i_1_n_4 ,\add_temp_1_reg[27]_i_1_n_5 ,\add_temp_1_reg[27]_i_1_n_6 ,\add_temp_1_reg[27]_i_1_n_7 }),
        .S({\add_temp_1[27]_i_2_n_0 ,\add_temp_1[27]_i_3_n_0 ,\add_temp_1[27]_i_4_n_0 ,\add_temp_1[27]_i_5_n_0 }));
  FDRE \add_temp_1_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[29]_i_1_n_7 ),
        .Q(\add_temp_1_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[29]_i_1_n_6 ),
        .Q(\add_temp_1_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_1_reg[29]_i_1 
       (.CI(\add_temp_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_1_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_1_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe1_3[24]}),
        .O({\NLW_add_temp_1_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_1_reg[29]_i_1_n_6 ,\add_temp_1_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_1[29]_i_2_n_0 ,\add_temp_1[29]_i_3_n_0 }));
  FDRE \add_temp_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[3]_i_1_n_5 ),
        .Q(\add_temp_1_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[3]_i_1_n_4 ),
        .Q(\add_temp_1_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_1_reg[3]_i_1_n_0 ,\add_temp_1_reg[3]_i_1_n_1 ,\add_temp_1_reg[3]_i_1_n_2 ,\add_temp_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_3[3:0]),
        .O({\add_temp_1_reg[3]_i_1_n_4 ,\add_temp_1_reg[3]_i_1_n_5 ,\add_temp_1_reg[3]_i_1_n_6 ,\add_temp_1_reg[3]_i_1_n_7 }),
        .S({\add_temp_1[3]_i_2_n_0 ,\add_temp_1[3]_i_3_n_0 ,\add_temp_1[3]_i_4_n_0 ,\add_temp_1[3]_i_5_n_0 }));
  FDRE \add_temp_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[7]_i_1_n_7 ),
        .Q(\add_temp_1_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[7]_i_1_n_6 ),
        .Q(\add_temp_1_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[7]_i_1_n_5 ),
        .Q(\add_temp_1_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[7]_i_1_n_4 ),
        .Q(\add_temp_1_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_1_reg[7]_i_1 
       (.CI(\add_temp_1_reg[3]_i_1_n_0 ),
        .CO({\add_temp_1_reg[7]_i_1_n_0 ,\add_temp_1_reg[7]_i_1_n_1 ,\add_temp_1_reg[7]_i_1_n_2 ,\add_temp_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_3[7:4]),
        .O({\add_temp_1_reg[7]_i_1_n_4 ,\add_temp_1_reg[7]_i_1_n_5 ,\add_temp_1_reg[7]_i_1_n_6 ,\add_temp_1_reg[7]_i_1_n_7 }),
        .S({\add_temp_1[7]_i_2_n_0 ,\add_temp_1[7]_i_3_n_0 ,\add_temp_1[7]_i_4_n_0 ,\add_temp_1[7]_i_5_n_0 }));
  FDRE \add_temp_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[11]_i_1_n_7 ),
        .Q(\add_temp_1_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg[11]_i_1_n_6 ),
        .Q(\add_temp_1_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[11]_i_2 
       (.I0(sumpipe1_5[11]),
        .I1(sumpipe1_6[11]),
        .O(\add_temp_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[11]_i_3 
       (.I0(sumpipe1_5[10]),
        .I1(sumpipe1_6[10]),
        .O(\add_temp_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[11]_i_4 
       (.I0(sumpipe1_5[9]),
        .I1(sumpipe1_6[9]),
        .O(\add_temp_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[11]_i_5 
       (.I0(sumpipe1_5[8]),
        .I1(sumpipe1_6[8]),
        .O(\add_temp_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[15]_i_2 
       (.I0(sumpipe1_5[15]),
        .I1(sumpipe1_6[15]),
        .O(\add_temp_2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[15]_i_3 
       (.I0(sumpipe1_5[14]),
        .I1(sumpipe1_6[14]),
        .O(\add_temp_2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[15]_i_4 
       (.I0(sumpipe1_5[13]),
        .I1(sumpipe1_6[13]),
        .O(\add_temp_2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[15]_i_5 
       (.I0(sumpipe1_5[12]),
        .I1(sumpipe1_6[12]),
        .O(\add_temp_2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[19]_i_2 
       (.I0(sumpipe1_5[19]),
        .I1(sumpipe1_6[19]),
        .O(\add_temp_2[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[19]_i_3 
       (.I0(sumpipe1_5[18]),
        .I1(sumpipe1_6[18]),
        .O(\add_temp_2[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[19]_i_4 
       (.I0(sumpipe1_5[17]),
        .I1(sumpipe1_6[17]),
        .O(\add_temp_2[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[19]_i_5 
       (.I0(sumpipe1_5[16]),
        .I1(sumpipe1_6[16]),
        .O(\add_temp_2[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[23]_i_2 
       (.I0(sumpipe1_5[23]),
        .I1(sumpipe1_6[23]),
        .O(\add_temp_2[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[23]_i_3 
       (.I0(sumpipe1_5[22]),
        .I1(sumpipe1_6[22]),
        .O(\add_temp_2[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[23]_i_4 
       (.I0(sumpipe1_5[21]),
        .I1(sumpipe1_6[21]),
        .O(\add_temp_2[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[23]_i_5 
       (.I0(sumpipe1_5[20]),
        .I1(sumpipe1_6[20]),
        .O(\add_temp_2[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[27]_i_2 
       (.I0(sumpipe1_5[24]),
        .I1(sumpipe1_6[24]),
        .O(\add_temp_2[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[27]_i_3 
       (.I0(sumpipe1_5[24]),
        .I1(sumpipe1_6[24]),
        .O(\add_temp_2[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[27]_i_4 
       (.I0(sumpipe1_5[24]),
        .I1(sumpipe1_6[24]),
        .O(\add_temp_2[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[27]_i_5 
       (.I0(sumpipe1_5[24]),
        .I1(sumpipe1_6[24]),
        .O(\add_temp_2[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[29]_i_2 
       (.I0(sumpipe1_5[24]),
        .I1(sumpipe1_6[24]),
        .O(\add_temp_2[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[29]_i_3 
       (.I0(sumpipe1_5[24]),
        .I1(sumpipe1_6[24]),
        .O(\add_temp_2[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[3]_i_2 
       (.I0(sumpipe1_5[3]),
        .I1(sumpipe1_6[3]),
        .O(\add_temp_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[3]_i_3 
       (.I0(sumpipe1_5[2]),
        .I1(sumpipe1_6[2]),
        .O(\add_temp_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[3]_i_4 
       (.I0(sumpipe1_5[1]),
        .I1(sumpipe1_6[1]),
        .O(\add_temp_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[3]_i_5 
       (.I0(sumpipe1_5[0]),
        .I1(sumpipe1_6[0]),
        .O(\add_temp_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[7]_i_2 
       (.I0(sumpipe1_5[7]),
        .I1(sumpipe1_6[7]),
        .O(\add_temp_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[7]_i_3 
       (.I0(sumpipe1_5[6]),
        .I1(sumpipe1_6[6]),
        .O(\add_temp_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[7]_i_4 
       (.I0(sumpipe1_5[5]),
        .I1(sumpipe1_6[5]),
        .O(\add_temp_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_2[7]_i_5 
       (.I0(sumpipe1_5[4]),
        .I1(sumpipe1_6[4]),
        .O(\add_temp_2[7]_i_5_n_0 ));
  FDRE \add_temp_2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[3]_i_1_n_7 ),
        .Q(\add_temp_2_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[11]_i_1_n_5 ),
        .Q(\add_temp_2_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[11]_i_1_n_4 ),
        .Q(\add_temp_2_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_2_reg[11]_i_1 
       (.CI(\add_temp_2_reg[7]_i_1_n_0 ),
        .CO({\add_temp_2_reg[11]_i_1_n_0 ,\add_temp_2_reg[11]_i_1_n_1 ,\add_temp_2_reg[11]_i_1_n_2 ,\add_temp_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_5[11:8]),
        .O({\add_temp_2_reg[11]_i_1_n_4 ,\add_temp_2_reg[11]_i_1_n_5 ,\add_temp_2_reg[11]_i_1_n_6 ,\add_temp_2_reg[11]_i_1_n_7 }),
        .S({\add_temp_2[11]_i_2_n_0 ,\add_temp_2[11]_i_3_n_0 ,\add_temp_2[11]_i_4_n_0 ,\add_temp_2[11]_i_5_n_0 }));
  FDRE \add_temp_2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[15]_i_1_n_7 ),
        .Q(\add_temp_2_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[15]_i_1_n_6 ),
        .Q(\add_temp_2_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[15]_i_1_n_5 ),
        .Q(\add_temp_2_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[15]_i_1_n_4 ),
        .Q(\add_temp_2_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_2_reg[15]_i_1 
       (.CI(\add_temp_2_reg[11]_i_1_n_0 ),
        .CO({\add_temp_2_reg[15]_i_1_n_0 ,\add_temp_2_reg[15]_i_1_n_1 ,\add_temp_2_reg[15]_i_1_n_2 ,\add_temp_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_5[15:12]),
        .O({\add_temp_2_reg[15]_i_1_n_4 ,\add_temp_2_reg[15]_i_1_n_5 ,\add_temp_2_reg[15]_i_1_n_6 ,\add_temp_2_reg[15]_i_1_n_7 }),
        .S({\add_temp_2[15]_i_2_n_0 ,\add_temp_2[15]_i_3_n_0 ,\add_temp_2[15]_i_4_n_0 ,\add_temp_2[15]_i_5_n_0 }));
  FDRE \add_temp_2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[19]_i_1_n_7 ),
        .Q(\add_temp_2_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[19]_i_1_n_6 ),
        .Q(\add_temp_2_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[19]_i_1_n_5 ),
        .Q(\add_temp_2_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[19]_i_1_n_4 ),
        .Q(\add_temp_2_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_2_reg[19]_i_1 
       (.CI(\add_temp_2_reg[15]_i_1_n_0 ),
        .CO({\add_temp_2_reg[19]_i_1_n_0 ,\add_temp_2_reg[19]_i_1_n_1 ,\add_temp_2_reg[19]_i_1_n_2 ,\add_temp_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_5[19:16]),
        .O({\add_temp_2_reg[19]_i_1_n_4 ,\add_temp_2_reg[19]_i_1_n_5 ,\add_temp_2_reg[19]_i_1_n_6 ,\add_temp_2_reg[19]_i_1_n_7 }),
        .S({\add_temp_2[19]_i_2_n_0 ,\add_temp_2[19]_i_3_n_0 ,\add_temp_2[19]_i_4_n_0 ,\add_temp_2[19]_i_5_n_0 }));
  FDRE \add_temp_2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[3]_i_1_n_6 ),
        .Q(\add_temp_2_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[23]_i_1_n_7 ),
        .Q(\add_temp_2_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[23]_i_1_n_6 ),
        .Q(\add_temp_2_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[23]_i_1_n_5 ),
        .Q(\add_temp_2_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[23]_i_1_n_4 ),
        .Q(\add_temp_2_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_2_reg[23]_i_1 
       (.CI(\add_temp_2_reg[19]_i_1_n_0 ),
        .CO({\add_temp_2_reg[23]_i_1_n_0 ,\add_temp_2_reg[23]_i_1_n_1 ,\add_temp_2_reg[23]_i_1_n_2 ,\add_temp_2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_5[23:20]),
        .O({\add_temp_2_reg[23]_i_1_n_4 ,\add_temp_2_reg[23]_i_1_n_5 ,\add_temp_2_reg[23]_i_1_n_6 ,\add_temp_2_reg[23]_i_1_n_7 }),
        .S({\add_temp_2[23]_i_2_n_0 ,\add_temp_2[23]_i_3_n_0 ,\add_temp_2[23]_i_4_n_0 ,\add_temp_2[23]_i_5_n_0 }));
  FDRE \add_temp_2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[27]_i_1_n_7 ),
        .Q(\add_temp_2_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[27]_i_1_n_6 ),
        .Q(\add_temp_2_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[27]_i_1_n_5 ),
        .Q(\add_temp_2_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[27]_i_1_n_4 ),
        .Q(\add_temp_2_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_2_reg[27]_i_1 
       (.CI(\add_temp_2_reg[23]_i_1_n_0 ),
        .CO({\add_temp_2_reg[27]_i_1_n_0 ,\add_temp_2_reg[27]_i_1_n_1 ,\add_temp_2_reg[27]_i_1_n_2 ,\add_temp_2_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sumpipe1_5[24],sumpipe1_5[24],sumpipe1_5[24],sumpipe1_5[24]}),
        .O({\add_temp_2_reg[27]_i_1_n_4 ,\add_temp_2_reg[27]_i_1_n_5 ,\add_temp_2_reg[27]_i_1_n_6 ,\add_temp_2_reg[27]_i_1_n_7 }),
        .S({\add_temp_2[27]_i_2_n_0 ,\add_temp_2[27]_i_3_n_0 ,\add_temp_2[27]_i_4_n_0 ,\add_temp_2[27]_i_5_n_0 }));
  FDRE \add_temp_2_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[29]_i_1_n_7 ),
        .Q(\add_temp_2_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[29]_i_1_n_6 ),
        .Q(\add_temp_2_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_2_reg[29]_i_1 
       (.CI(\add_temp_2_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_2_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_2_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe1_5[24]}),
        .O({\NLW_add_temp_2_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_2_reg[29]_i_1_n_6 ,\add_temp_2_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_2[29]_i_2_n_0 ,\add_temp_2[29]_i_3_n_0 }));
  FDRE \add_temp_2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[3]_i_1_n_5 ),
        .Q(\add_temp_2_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[3]_i_1_n_4 ),
        .Q(\add_temp_2_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_2_reg[3]_i_1_n_0 ,\add_temp_2_reg[3]_i_1_n_1 ,\add_temp_2_reg[3]_i_1_n_2 ,\add_temp_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_5[3:0]),
        .O({\add_temp_2_reg[3]_i_1_n_4 ,\add_temp_2_reg[3]_i_1_n_5 ,\add_temp_2_reg[3]_i_1_n_6 ,\add_temp_2_reg[3]_i_1_n_7 }),
        .S({\add_temp_2[3]_i_2_n_0 ,\add_temp_2[3]_i_3_n_0 ,\add_temp_2[3]_i_4_n_0 ,\add_temp_2[3]_i_5_n_0 }));
  FDRE \add_temp_2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[7]_i_1_n_7 ),
        .Q(\add_temp_2_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[7]_i_1_n_6 ),
        .Q(\add_temp_2_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[7]_i_1_n_5 ),
        .Q(\add_temp_2_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[7]_i_1_n_4 ),
        .Q(\add_temp_2_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_2_reg[7]_i_1 
       (.CI(\add_temp_2_reg[3]_i_1_n_0 ),
        .CO({\add_temp_2_reg[7]_i_1_n_0 ,\add_temp_2_reg[7]_i_1_n_1 ,\add_temp_2_reg[7]_i_1_n_2 ,\add_temp_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_5[7:4]),
        .O({\add_temp_2_reg[7]_i_1_n_4 ,\add_temp_2_reg[7]_i_1_n_5 ,\add_temp_2_reg[7]_i_1_n_6 ,\add_temp_2_reg[7]_i_1_n_7 }),
        .S({\add_temp_2[7]_i_2_n_0 ,\add_temp_2[7]_i_3_n_0 ,\add_temp_2[7]_i_4_n_0 ,\add_temp_2[7]_i_5_n_0 }));
  FDRE \add_temp_2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[11]_i_1_n_7 ),
        .Q(\add_temp_2_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg[11]_i_1_n_6 ),
        .Q(\add_temp_2_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[11]_i_2 
       (.I0(sumpipe1_7[11]),
        .I1(sumpipe1_8[11]),
        .O(\add_temp_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[11]_i_3 
       (.I0(sumpipe1_7[10]),
        .I1(sumpipe1_8[10]),
        .O(\add_temp_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[11]_i_4 
       (.I0(sumpipe1_7[9]),
        .I1(sumpipe1_8[9]),
        .O(\add_temp_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[11]_i_5 
       (.I0(sumpipe1_7[8]),
        .I1(sumpipe1_8[8]),
        .O(\add_temp_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[15]_i_2 
       (.I0(sumpipe1_7[15]),
        .I1(sumpipe1_8[15]),
        .O(\add_temp_3[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[15]_i_3 
       (.I0(sumpipe1_7[14]),
        .I1(sumpipe1_8[14]),
        .O(\add_temp_3[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[15]_i_4 
       (.I0(sumpipe1_7[13]),
        .I1(sumpipe1_8[13]),
        .O(\add_temp_3[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[15]_i_5 
       (.I0(sumpipe1_7[12]),
        .I1(sumpipe1_8[12]),
        .O(\add_temp_3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[19]_i_2 
       (.I0(sumpipe1_7[19]),
        .I1(sumpipe1_8[19]),
        .O(\add_temp_3[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[19]_i_3 
       (.I0(sumpipe1_7[18]),
        .I1(sumpipe1_8[18]),
        .O(\add_temp_3[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[19]_i_4 
       (.I0(sumpipe1_7[17]),
        .I1(sumpipe1_8[17]),
        .O(\add_temp_3[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[19]_i_5 
       (.I0(sumpipe1_7[16]),
        .I1(sumpipe1_8[16]),
        .O(\add_temp_3[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[23]_i_2 
       (.I0(sumpipe1_7[23]),
        .I1(sumpipe1_8[23]),
        .O(\add_temp_3[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[23]_i_3 
       (.I0(sumpipe1_7[22]),
        .I1(sumpipe1_8[22]),
        .O(\add_temp_3[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[23]_i_4 
       (.I0(sumpipe1_7[21]),
        .I1(sumpipe1_8[21]),
        .O(\add_temp_3[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[23]_i_5 
       (.I0(sumpipe1_7[20]),
        .I1(sumpipe1_8[20]),
        .O(\add_temp_3[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[27]_i_2 
       (.I0(sumpipe1_7[24]),
        .I1(sumpipe1_8[24]),
        .O(\add_temp_3[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[27]_i_3 
       (.I0(sumpipe1_7[24]),
        .I1(sumpipe1_8[24]),
        .O(\add_temp_3[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[27]_i_4 
       (.I0(sumpipe1_7[24]),
        .I1(sumpipe1_8[24]),
        .O(\add_temp_3[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[27]_i_5 
       (.I0(sumpipe1_7[24]),
        .I1(sumpipe1_8[24]),
        .O(\add_temp_3[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[29]_i_2 
       (.I0(sumpipe1_7[24]),
        .I1(sumpipe1_8[24]),
        .O(\add_temp_3[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[29]_i_3 
       (.I0(sumpipe1_7[24]),
        .I1(sumpipe1_8[24]),
        .O(\add_temp_3[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[3]_i_2 
       (.I0(sumpipe1_7[3]),
        .I1(sumpipe1_8[3]),
        .O(\add_temp_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[3]_i_3 
       (.I0(sumpipe1_7[2]),
        .I1(sumpipe1_8[2]),
        .O(\add_temp_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[3]_i_4 
       (.I0(sumpipe1_7[1]),
        .I1(sumpipe1_8[1]),
        .O(\add_temp_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[3]_i_5 
       (.I0(sumpipe1_7[0]),
        .I1(sumpipe1_8[0]),
        .O(\add_temp_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[7]_i_2 
       (.I0(sumpipe1_7[7]),
        .I1(sumpipe1_8[7]),
        .O(\add_temp_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[7]_i_3 
       (.I0(sumpipe1_7[6]),
        .I1(sumpipe1_8[6]),
        .O(\add_temp_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[7]_i_4 
       (.I0(sumpipe1_7[5]),
        .I1(sumpipe1_8[5]),
        .O(\add_temp_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_3[7]_i_5 
       (.I0(sumpipe1_7[4]),
        .I1(sumpipe1_8[4]),
        .O(\add_temp_3[7]_i_5_n_0 ));
  FDRE \add_temp_3_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[3]_i_1_n_7 ),
        .Q(\add_temp_3_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[11]_i_1_n_5 ),
        .Q(\add_temp_3_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[11]_i_1_n_4 ),
        .Q(\add_temp_3_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_3_reg[11]_i_1 
       (.CI(\add_temp_3_reg[7]_i_1_n_0 ),
        .CO({\add_temp_3_reg[11]_i_1_n_0 ,\add_temp_3_reg[11]_i_1_n_1 ,\add_temp_3_reg[11]_i_1_n_2 ,\add_temp_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_7[11:8]),
        .O({\add_temp_3_reg[11]_i_1_n_4 ,\add_temp_3_reg[11]_i_1_n_5 ,\add_temp_3_reg[11]_i_1_n_6 ,\add_temp_3_reg[11]_i_1_n_7 }),
        .S({\add_temp_3[11]_i_2_n_0 ,\add_temp_3[11]_i_3_n_0 ,\add_temp_3[11]_i_4_n_0 ,\add_temp_3[11]_i_5_n_0 }));
  FDRE \add_temp_3_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[15]_i_1_n_7 ),
        .Q(\add_temp_3_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[15]_i_1_n_6 ),
        .Q(\add_temp_3_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[15]_i_1_n_5 ),
        .Q(\add_temp_3_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[15]_i_1_n_4 ),
        .Q(\add_temp_3_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_3_reg[15]_i_1 
       (.CI(\add_temp_3_reg[11]_i_1_n_0 ),
        .CO({\add_temp_3_reg[15]_i_1_n_0 ,\add_temp_3_reg[15]_i_1_n_1 ,\add_temp_3_reg[15]_i_1_n_2 ,\add_temp_3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_7[15:12]),
        .O({\add_temp_3_reg[15]_i_1_n_4 ,\add_temp_3_reg[15]_i_1_n_5 ,\add_temp_3_reg[15]_i_1_n_6 ,\add_temp_3_reg[15]_i_1_n_7 }),
        .S({\add_temp_3[15]_i_2_n_0 ,\add_temp_3[15]_i_3_n_0 ,\add_temp_3[15]_i_4_n_0 ,\add_temp_3[15]_i_5_n_0 }));
  FDRE \add_temp_3_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[19]_i_1_n_7 ),
        .Q(\add_temp_3_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[19]_i_1_n_6 ),
        .Q(\add_temp_3_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[19]_i_1_n_5 ),
        .Q(\add_temp_3_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[19]_i_1_n_4 ),
        .Q(\add_temp_3_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_3_reg[19]_i_1 
       (.CI(\add_temp_3_reg[15]_i_1_n_0 ),
        .CO({\add_temp_3_reg[19]_i_1_n_0 ,\add_temp_3_reg[19]_i_1_n_1 ,\add_temp_3_reg[19]_i_1_n_2 ,\add_temp_3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_7[19:16]),
        .O({\add_temp_3_reg[19]_i_1_n_4 ,\add_temp_3_reg[19]_i_1_n_5 ,\add_temp_3_reg[19]_i_1_n_6 ,\add_temp_3_reg[19]_i_1_n_7 }),
        .S({\add_temp_3[19]_i_2_n_0 ,\add_temp_3[19]_i_3_n_0 ,\add_temp_3[19]_i_4_n_0 ,\add_temp_3[19]_i_5_n_0 }));
  FDRE \add_temp_3_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[3]_i_1_n_6 ),
        .Q(\add_temp_3_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[23]_i_1_n_7 ),
        .Q(\add_temp_3_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[23]_i_1_n_6 ),
        .Q(\add_temp_3_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[23]_i_1_n_5 ),
        .Q(\add_temp_3_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[23]_i_1_n_4 ),
        .Q(\add_temp_3_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_3_reg[23]_i_1 
       (.CI(\add_temp_3_reg[19]_i_1_n_0 ),
        .CO({\add_temp_3_reg[23]_i_1_n_0 ,\add_temp_3_reg[23]_i_1_n_1 ,\add_temp_3_reg[23]_i_1_n_2 ,\add_temp_3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_7[23:20]),
        .O({\add_temp_3_reg[23]_i_1_n_4 ,\add_temp_3_reg[23]_i_1_n_5 ,\add_temp_3_reg[23]_i_1_n_6 ,\add_temp_3_reg[23]_i_1_n_7 }),
        .S({\add_temp_3[23]_i_2_n_0 ,\add_temp_3[23]_i_3_n_0 ,\add_temp_3[23]_i_4_n_0 ,\add_temp_3[23]_i_5_n_0 }));
  FDRE \add_temp_3_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[27]_i_1_n_7 ),
        .Q(\add_temp_3_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[27]_i_1_n_6 ),
        .Q(\add_temp_3_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[27]_i_1_n_5 ),
        .Q(\add_temp_3_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[27]_i_1_n_4 ),
        .Q(\add_temp_3_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_3_reg[27]_i_1 
       (.CI(\add_temp_3_reg[23]_i_1_n_0 ),
        .CO({\add_temp_3_reg[27]_i_1_n_0 ,\add_temp_3_reg[27]_i_1_n_1 ,\add_temp_3_reg[27]_i_1_n_2 ,\add_temp_3_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sumpipe1_7[24],sumpipe1_7[24],sumpipe1_7[24],sumpipe1_7[24]}),
        .O({\add_temp_3_reg[27]_i_1_n_4 ,\add_temp_3_reg[27]_i_1_n_5 ,\add_temp_3_reg[27]_i_1_n_6 ,\add_temp_3_reg[27]_i_1_n_7 }),
        .S({\add_temp_3[27]_i_2_n_0 ,\add_temp_3[27]_i_3_n_0 ,\add_temp_3[27]_i_4_n_0 ,\add_temp_3[27]_i_5_n_0 }));
  FDRE \add_temp_3_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[29]_i_1_n_7 ),
        .Q(\add_temp_3_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[29]_i_1_n_6 ),
        .Q(\add_temp_3_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_3_reg[29]_i_1 
       (.CI(\add_temp_3_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_3_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_3_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe1_7[24]}),
        .O({\NLW_add_temp_3_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_3_reg[29]_i_1_n_6 ,\add_temp_3_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_3[29]_i_2_n_0 ,\add_temp_3[29]_i_3_n_0 }));
  FDRE \add_temp_3_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[3]_i_1_n_5 ),
        .Q(\add_temp_3_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[3]_i_1_n_4 ),
        .Q(\add_temp_3_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_3_reg[3]_i_1_n_0 ,\add_temp_3_reg[3]_i_1_n_1 ,\add_temp_3_reg[3]_i_1_n_2 ,\add_temp_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_7[3:0]),
        .O({\add_temp_3_reg[3]_i_1_n_4 ,\add_temp_3_reg[3]_i_1_n_5 ,\add_temp_3_reg[3]_i_1_n_6 ,\add_temp_3_reg[3]_i_1_n_7 }),
        .S({\add_temp_3[3]_i_2_n_0 ,\add_temp_3[3]_i_3_n_0 ,\add_temp_3[3]_i_4_n_0 ,\add_temp_3[3]_i_5_n_0 }));
  FDRE \add_temp_3_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[7]_i_1_n_7 ),
        .Q(\add_temp_3_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[7]_i_1_n_6 ),
        .Q(\add_temp_3_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[7]_i_1_n_5 ),
        .Q(\add_temp_3_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[7]_i_1_n_4 ),
        .Q(\add_temp_3_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_3_reg[7]_i_1 
       (.CI(\add_temp_3_reg[3]_i_1_n_0 ),
        .CO({\add_temp_3_reg[7]_i_1_n_0 ,\add_temp_3_reg[7]_i_1_n_1 ,\add_temp_3_reg[7]_i_1_n_2 ,\add_temp_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_7[7:4]),
        .O({\add_temp_3_reg[7]_i_1_n_4 ,\add_temp_3_reg[7]_i_1_n_5 ,\add_temp_3_reg[7]_i_1_n_6 ,\add_temp_3_reg[7]_i_1_n_7 }),
        .S({\add_temp_3[7]_i_2_n_0 ,\add_temp_3[7]_i_3_n_0 ,\add_temp_3[7]_i_4_n_0 ,\add_temp_3[7]_i_5_n_0 }));
  FDRE \add_temp_3_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[11]_i_1_n_7 ),
        .Q(\add_temp_3_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_3_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg[11]_i_1_n_6 ),
        .Q(\add_temp_3_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[11]_i_2 
       (.I0(sumpipe1_9[11]),
        .I1(\sumpipe1_10_reg_n_0_[11] ),
        .O(\add_temp_4[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[11]_i_3 
       (.I0(sumpipe1_9[10]),
        .I1(\sumpipe1_10_reg_n_0_[10] ),
        .O(\add_temp_4[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[11]_i_4 
       (.I0(sumpipe1_9[9]),
        .I1(\sumpipe1_10_reg_n_0_[9] ),
        .O(\add_temp_4[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[11]_i_5 
       (.I0(sumpipe1_9[8]),
        .I1(\sumpipe1_10_reg_n_0_[8] ),
        .O(\add_temp_4[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[15]_i_2 
       (.I0(sumpipe1_9[15]),
        .I1(\sumpipe1_10_reg_n_0_[15] ),
        .O(\add_temp_4[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[15]_i_3 
       (.I0(sumpipe1_9[14]),
        .I1(\sumpipe1_10_reg_n_0_[14] ),
        .O(\add_temp_4[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[15]_i_4 
       (.I0(sumpipe1_9[13]),
        .I1(\sumpipe1_10_reg_n_0_[13] ),
        .O(\add_temp_4[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[15]_i_5 
       (.I0(sumpipe1_9[12]),
        .I1(\sumpipe1_10_reg_n_0_[12] ),
        .O(\add_temp_4[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[19]_i_2 
       (.I0(sumpipe1_9[19]),
        .I1(\sumpipe1_10_reg_n_0_[19] ),
        .O(\add_temp_4[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[19]_i_3 
       (.I0(sumpipe1_9[18]),
        .I1(\sumpipe1_10_reg_n_0_[18] ),
        .O(\add_temp_4[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[19]_i_4 
       (.I0(sumpipe1_9[17]),
        .I1(\sumpipe1_10_reg_n_0_[17] ),
        .O(\add_temp_4[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[19]_i_5 
       (.I0(sumpipe1_9[16]),
        .I1(\sumpipe1_10_reg_n_0_[16] ),
        .O(\add_temp_4[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[23]_i_2 
       (.I0(sumpipe1_9[23]),
        .I1(\sumpipe1_10_reg_n_0_[23] ),
        .O(\add_temp_4[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[23]_i_3 
       (.I0(sumpipe1_9[22]),
        .I1(\sumpipe1_10_reg_n_0_[22] ),
        .O(\add_temp_4[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[23]_i_4 
       (.I0(sumpipe1_9[21]),
        .I1(\sumpipe1_10_reg_n_0_[21] ),
        .O(\add_temp_4[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[23]_i_5 
       (.I0(sumpipe1_9[20]),
        .I1(\sumpipe1_10_reg_n_0_[20] ),
        .O(\add_temp_4[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[27]_i_2 
       (.I0(sumpipe1_9[27]),
        .I1(\sumpipe1_10_reg_n_0_[24] ),
        .O(\add_temp_4[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[27]_i_3 
       (.I0(sumpipe1_9[26]),
        .I1(\sumpipe1_10_reg_n_0_[24] ),
        .O(\add_temp_4[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[27]_i_4 
       (.I0(sumpipe1_9[25]),
        .I1(\sumpipe1_10_reg_n_0_[24] ),
        .O(\add_temp_4[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[27]_i_5 
       (.I0(sumpipe1_9[24]),
        .I1(\sumpipe1_10_reg_n_0_[24] ),
        .O(\add_temp_4[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[29]_i_2 
       (.I0(sumpipe1_9[29]),
        .I1(\sumpipe1_10_reg_n_0_[24] ),
        .O(\add_temp_4[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[29]_i_3 
       (.I0(sumpipe1_9[28]),
        .I1(\sumpipe1_10_reg_n_0_[24] ),
        .O(\add_temp_4[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[3]_i_2 
       (.I0(sumpipe1_9[3]),
        .I1(\sumpipe1_10_reg_n_0_[3] ),
        .O(\add_temp_4[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[3]_i_3 
       (.I0(sumpipe1_9[2]),
        .I1(\sumpipe1_10_reg_n_0_[2] ),
        .O(\add_temp_4[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[3]_i_4 
       (.I0(sumpipe1_9[1]),
        .I1(\sumpipe1_10_reg_n_0_[1] ),
        .O(\add_temp_4[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[3]_i_5 
       (.I0(sumpipe1_9[0]),
        .I1(\sumpipe1_10_reg_n_0_[0] ),
        .O(\add_temp_4[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[7]_i_2 
       (.I0(sumpipe1_9[7]),
        .I1(\sumpipe1_10_reg_n_0_[7] ),
        .O(\add_temp_4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[7]_i_3 
       (.I0(sumpipe1_9[6]),
        .I1(\sumpipe1_10_reg_n_0_[6] ),
        .O(\add_temp_4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[7]_i_4 
       (.I0(sumpipe1_9[5]),
        .I1(\sumpipe1_10_reg_n_0_[5] ),
        .O(\add_temp_4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_4[7]_i_5 
       (.I0(sumpipe1_9[4]),
        .I1(\sumpipe1_10_reg_n_0_[4] ),
        .O(\add_temp_4[7]_i_5_n_0 ));
  FDRE \add_temp_4_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[3]_i_1_n_7 ),
        .Q(\add_temp_4_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[11]_i_1_n_5 ),
        .Q(\add_temp_4_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[11]_i_1_n_4 ),
        .Q(\add_temp_4_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_4_reg[11]_i_1 
       (.CI(\add_temp_4_reg[7]_i_1_n_0 ),
        .CO({\add_temp_4_reg[11]_i_1_n_0 ,\add_temp_4_reg[11]_i_1_n_1 ,\add_temp_4_reg[11]_i_1_n_2 ,\add_temp_4_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_9[11:8]),
        .O({\add_temp_4_reg[11]_i_1_n_4 ,\add_temp_4_reg[11]_i_1_n_5 ,\add_temp_4_reg[11]_i_1_n_6 ,\add_temp_4_reg[11]_i_1_n_7 }),
        .S({\add_temp_4[11]_i_2_n_0 ,\add_temp_4[11]_i_3_n_0 ,\add_temp_4[11]_i_4_n_0 ,\add_temp_4[11]_i_5_n_0 }));
  FDRE \add_temp_4_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[15]_i_1_n_7 ),
        .Q(\add_temp_4_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[15]_i_1_n_6 ),
        .Q(\add_temp_4_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[15]_i_1_n_5 ),
        .Q(\add_temp_4_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[15]_i_1_n_4 ),
        .Q(\add_temp_4_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_4_reg[15]_i_1 
       (.CI(\add_temp_4_reg[11]_i_1_n_0 ),
        .CO({\add_temp_4_reg[15]_i_1_n_0 ,\add_temp_4_reg[15]_i_1_n_1 ,\add_temp_4_reg[15]_i_1_n_2 ,\add_temp_4_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_9[15:12]),
        .O({\add_temp_4_reg[15]_i_1_n_4 ,\add_temp_4_reg[15]_i_1_n_5 ,\add_temp_4_reg[15]_i_1_n_6 ,\add_temp_4_reg[15]_i_1_n_7 }),
        .S({\add_temp_4[15]_i_2_n_0 ,\add_temp_4[15]_i_3_n_0 ,\add_temp_4[15]_i_4_n_0 ,\add_temp_4[15]_i_5_n_0 }));
  FDRE \add_temp_4_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[19]_i_1_n_7 ),
        .Q(\add_temp_4_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[19]_i_1_n_6 ),
        .Q(\add_temp_4_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[19]_i_1_n_5 ),
        .Q(\add_temp_4_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[19]_i_1_n_4 ),
        .Q(\add_temp_4_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_4_reg[19]_i_1 
       (.CI(\add_temp_4_reg[15]_i_1_n_0 ),
        .CO({\add_temp_4_reg[19]_i_1_n_0 ,\add_temp_4_reg[19]_i_1_n_1 ,\add_temp_4_reg[19]_i_1_n_2 ,\add_temp_4_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_9[19:16]),
        .O({\add_temp_4_reg[19]_i_1_n_4 ,\add_temp_4_reg[19]_i_1_n_5 ,\add_temp_4_reg[19]_i_1_n_6 ,\add_temp_4_reg[19]_i_1_n_7 }),
        .S({\add_temp_4[19]_i_2_n_0 ,\add_temp_4[19]_i_3_n_0 ,\add_temp_4[19]_i_4_n_0 ,\add_temp_4[19]_i_5_n_0 }));
  FDRE \add_temp_4_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[3]_i_1_n_6 ),
        .Q(\add_temp_4_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[23]_i_1_n_7 ),
        .Q(\add_temp_4_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[23]_i_1_n_6 ),
        .Q(\add_temp_4_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[23]_i_1_n_5 ),
        .Q(\add_temp_4_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[23]_i_1_n_4 ),
        .Q(\add_temp_4_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_4_reg[23]_i_1 
       (.CI(\add_temp_4_reg[19]_i_1_n_0 ),
        .CO({\add_temp_4_reg[23]_i_1_n_0 ,\add_temp_4_reg[23]_i_1_n_1 ,\add_temp_4_reg[23]_i_1_n_2 ,\add_temp_4_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_9[23:20]),
        .O({\add_temp_4_reg[23]_i_1_n_4 ,\add_temp_4_reg[23]_i_1_n_5 ,\add_temp_4_reg[23]_i_1_n_6 ,\add_temp_4_reg[23]_i_1_n_7 }),
        .S({\add_temp_4[23]_i_2_n_0 ,\add_temp_4[23]_i_3_n_0 ,\add_temp_4[23]_i_4_n_0 ,\add_temp_4[23]_i_5_n_0 }));
  FDRE \add_temp_4_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[27]_i_1_n_7 ),
        .Q(\add_temp_4_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[27]_i_1_n_6 ),
        .Q(\add_temp_4_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[27]_i_1_n_5 ),
        .Q(\add_temp_4_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[27]_i_1_n_4 ),
        .Q(\add_temp_4_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_4_reg[27]_i_1 
       (.CI(\add_temp_4_reg[23]_i_1_n_0 ),
        .CO({\add_temp_4_reg[27]_i_1_n_0 ,\add_temp_4_reg[27]_i_1_n_1 ,\add_temp_4_reg[27]_i_1_n_2 ,\add_temp_4_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_9[27:24]),
        .O({\add_temp_4_reg[27]_i_1_n_4 ,\add_temp_4_reg[27]_i_1_n_5 ,\add_temp_4_reg[27]_i_1_n_6 ,\add_temp_4_reg[27]_i_1_n_7 }),
        .S({\add_temp_4[27]_i_2_n_0 ,\add_temp_4[27]_i_3_n_0 ,\add_temp_4[27]_i_4_n_0 ,\add_temp_4[27]_i_5_n_0 }));
  FDRE \add_temp_4_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[29]_i_1_n_7 ),
        .Q(\add_temp_4_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[29]_i_1_n_6 ),
        .Q(\add_temp_4_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_4_reg[29]_i_1 
       (.CI(\add_temp_4_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_4_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_4_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe1_9[28]}),
        .O({\NLW_add_temp_4_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_4_reg[29]_i_1_n_6 ,\add_temp_4_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_4[29]_i_2_n_0 ,\add_temp_4[29]_i_3_n_0 }));
  FDRE \add_temp_4_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[3]_i_1_n_5 ),
        .Q(\add_temp_4_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[3]_i_1_n_4 ),
        .Q(\add_temp_4_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_4_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_4_reg[3]_i_1_n_0 ,\add_temp_4_reg[3]_i_1_n_1 ,\add_temp_4_reg[3]_i_1_n_2 ,\add_temp_4_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_9[3:0]),
        .O({\add_temp_4_reg[3]_i_1_n_4 ,\add_temp_4_reg[3]_i_1_n_5 ,\add_temp_4_reg[3]_i_1_n_6 ,\add_temp_4_reg[3]_i_1_n_7 }),
        .S({\add_temp_4[3]_i_2_n_0 ,\add_temp_4[3]_i_3_n_0 ,\add_temp_4[3]_i_4_n_0 ,\add_temp_4[3]_i_5_n_0 }));
  FDRE \add_temp_4_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[7]_i_1_n_7 ),
        .Q(\add_temp_4_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[7]_i_1_n_6 ),
        .Q(\add_temp_4_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[7]_i_1_n_5 ),
        .Q(\add_temp_4_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[7]_i_1_n_4 ),
        .Q(\add_temp_4_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_4_reg[7]_i_1 
       (.CI(\add_temp_4_reg[3]_i_1_n_0 ),
        .CO({\add_temp_4_reg[7]_i_1_n_0 ,\add_temp_4_reg[7]_i_1_n_1 ,\add_temp_4_reg[7]_i_1_n_2 ,\add_temp_4_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe1_9[7:4]),
        .O({\add_temp_4_reg[7]_i_1_n_4 ,\add_temp_4_reg[7]_i_1_n_5 ,\add_temp_4_reg[7]_i_1_n_6 ,\add_temp_4_reg[7]_i_1_n_7 }),
        .S({\add_temp_4[7]_i_2_n_0 ,\add_temp_4[7]_i_3_n_0 ,\add_temp_4[7]_i_4_n_0 ,\add_temp_4[7]_i_5_n_0 }));
  FDRE \add_temp_4_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[11]_i_1_n_7 ),
        .Q(\add_temp_4_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_4_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg[11]_i_1_n_6 ),
        .Q(\add_temp_4_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[11]_i_2 
       (.I0(\sumpipe1_11_reg_n_0_[11] ),
        .I1(\sumpipe1_12_reg_n_0_[11] ),
        .O(\add_temp_5[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[11]_i_3 
       (.I0(\sumpipe1_11_reg_n_0_[10] ),
        .I1(\sumpipe1_12_reg_n_0_[10] ),
        .O(\add_temp_5[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[11]_i_4 
       (.I0(\sumpipe1_11_reg_n_0_[9] ),
        .I1(\sumpipe1_12_reg_n_0_[9] ),
        .O(\add_temp_5[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[11]_i_5 
       (.I0(\sumpipe1_11_reg_n_0_[8] ),
        .I1(\sumpipe1_12_reg_n_0_[8] ),
        .O(\add_temp_5[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[15]_i_2 
       (.I0(\sumpipe1_11_reg_n_0_[15] ),
        .I1(\sumpipe1_12_reg_n_0_[15] ),
        .O(\add_temp_5[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[15]_i_3 
       (.I0(\sumpipe1_11_reg_n_0_[14] ),
        .I1(\sumpipe1_12_reg_n_0_[14] ),
        .O(\add_temp_5[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[15]_i_4 
       (.I0(\sumpipe1_11_reg_n_0_[13] ),
        .I1(\sumpipe1_12_reg_n_0_[13] ),
        .O(\add_temp_5[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[15]_i_5 
       (.I0(\sumpipe1_11_reg_n_0_[12] ),
        .I1(\sumpipe1_12_reg_n_0_[12] ),
        .O(\add_temp_5[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[19]_i_2 
       (.I0(\sumpipe1_11_reg_n_0_[19] ),
        .I1(\sumpipe1_12_reg_n_0_[19] ),
        .O(\add_temp_5[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[19]_i_3 
       (.I0(\sumpipe1_11_reg_n_0_[18] ),
        .I1(\sumpipe1_12_reg_n_0_[18] ),
        .O(\add_temp_5[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[19]_i_4 
       (.I0(\sumpipe1_11_reg_n_0_[17] ),
        .I1(\sumpipe1_12_reg_n_0_[17] ),
        .O(\add_temp_5[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[19]_i_5 
       (.I0(\sumpipe1_11_reg_n_0_[16] ),
        .I1(\sumpipe1_12_reg_n_0_[16] ),
        .O(\add_temp_5[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[23]_i_2 
       (.I0(\sumpipe1_11_reg_n_0_[23] ),
        .I1(\sumpipe1_12_reg_n_0_[23] ),
        .O(\add_temp_5[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[23]_i_3 
       (.I0(\sumpipe1_11_reg_n_0_[22] ),
        .I1(\sumpipe1_12_reg_n_0_[22] ),
        .O(\add_temp_5[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[23]_i_4 
       (.I0(\sumpipe1_11_reg_n_0_[21] ),
        .I1(\sumpipe1_12_reg_n_0_[21] ),
        .O(\add_temp_5[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[23]_i_5 
       (.I0(\sumpipe1_11_reg_n_0_[20] ),
        .I1(\sumpipe1_12_reg_n_0_[20] ),
        .O(\add_temp_5[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[27]_i_2 
       (.I0(\sumpipe1_11_reg_n_0_[24] ),
        .I1(\sumpipe1_12_reg_n_0_[24] ),
        .O(\add_temp_5[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[27]_i_3 
       (.I0(\sumpipe1_11_reg_n_0_[24] ),
        .I1(\sumpipe1_12_reg_n_0_[24] ),
        .O(\add_temp_5[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[27]_i_4 
       (.I0(\sumpipe1_11_reg_n_0_[24] ),
        .I1(\sumpipe1_12_reg_n_0_[24] ),
        .O(\add_temp_5[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[27]_i_5 
       (.I0(\sumpipe1_11_reg_n_0_[24] ),
        .I1(\sumpipe1_12_reg_n_0_[24] ),
        .O(\add_temp_5[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[29]_i_2 
       (.I0(\sumpipe1_11_reg_n_0_[24] ),
        .I1(\sumpipe1_12_reg_n_0_[24] ),
        .O(\add_temp_5[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[29]_i_3 
       (.I0(\sumpipe1_11_reg_n_0_[24] ),
        .I1(\sumpipe1_12_reg_n_0_[24] ),
        .O(\add_temp_5[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[3]_i_2 
       (.I0(\sumpipe1_11_reg_n_0_[3] ),
        .I1(\sumpipe1_12_reg_n_0_[3] ),
        .O(\add_temp_5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[3]_i_3 
       (.I0(\sumpipe1_11_reg_n_0_[2] ),
        .I1(\sumpipe1_12_reg_n_0_[2] ),
        .O(\add_temp_5[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[3]_i_4 
       (.I0(\sumpipe1_11_reg_n_0_[1] ),
        .I1(\sumpipe1_12_reg_n_0_[1] ),
        .O(\add_temp_5[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[3]_i_5 
       (.I0(\sumpipe1_11_reg_n_0_[0] ),
        .I1(\sumpipe1_12_reg_n_0_[0] ),
        .O(\add_temp_5[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[7]_i_2 
       (.I0(\sumpipe1_11_reg_n_0_[7] ),
        .I1(\sumpipe1_12_reg_n_0_[7] ),
        .O(\add_temp_5[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[7]_i_3 
       (.I0(\sumpipe1_11_reg_n_0_[6] ),
        .I1(\sumpipe1_12_reg_n_0_[6] ),
        .O(\add_temp_5[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[7]_i_4 
       (.I0(\sumpipe1_11_reg_n_0_[5] ),
        .I1(\sumpipe1_12_reg_n_0_[5] ),
        .O(\add_temp_5[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_5[7]_i_5 
       (.I0(\sumpipe1_11_reg_n_0_[4] ),
        .I1(\sumpipe1_12_reg_n_0_[4] ),
        .O(\add_temp_5[7]_i_5_n_0 ));
  FDRE \add_temp_5_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[3]_i_1_n_7 ),
        .Q(\add_temp_5_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[11]_i_1_n_5 ),
        .Q(\add_temp_5_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[11]_i_1_n_4 ),
        .Q(\add_temp_5_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_5_reg[11]_i_1 
       (.CI(\add_temp_5_reg[7]_i_1_n_0 ),
        .CO({\add_temp_5_reg[11]_i_1_n_0 ,\add_temp_5_reg[11]_i_1_n_1 ,\add_temp_5_reg[11]_i_1_n_2 ,\add_temp_5_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_11_reg_n_0_[11] ,\sumpipe1_11_reg_n_0_[10] ,\sumpipe1_11_reg_n_0_[9] ,\sumpipe1_11_reg_n_0_[8] }),
        .O({\add_temp_5_reg[11]_i_1_n_4 ,\add_temp_5_reg[11]_i_1_n_5 ,\add_temp_5_reg[11]_i_1_n_6 ,\add_temp_5_reg[11]_i_1_n_7 }),
        .S({\add_temp_5[11]_i_2_n_0 ,\add_temp_5[11]_i_3_n_0 ,\add_temp_5[11]_i_4_n_0 ,\add_temp_5[11]_i_5_n_0 }));
  FDRE \add_temp_5_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[15]_i_1_n_7 ),
        .Q(\add_temp_5_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[15]_i_1_n_6 ),
        .Q(\add_temp_5_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[15]_i_1_n_5 ),
        .Q(\add_temp_5_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[15]_i_1_n_4 ),
        .Q(\add_temp_5_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_5_reg[15]_i_1 
       (.CI(\add_temp_5_reg[11]_i_1_n_0 ),
        .CO({\add_temp_5_reg[15]_i_1_n_0 ,\add_temp_5_reg[15]_i_1_n_1 ,\add_temp_5_reg[15]_i_1_n_2 ,\add_temp_5_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_11_reg_n_0_[15] ,\sumpipe1_11_reg_n_0_[14] ,\sumpipe1_11_reg_n_0_[13] ,\sumpipe1_11_reg_n_0_[12] }),
        .O({\add_temp_5_reg[15]_i_1_n_4 ,\add_temp_5_reg[15]_i_1_n_5 ,\add_temp_5_reg[15]_i_1_n_6 ,\add_temp_5_reg[15]_i_1_n_7 }),
        .S({\add_temp_5[15]_i_2_n_0 ,\add_temp_5[15]_i_3_n_0 ,\add_temp_5[15]_i_4_n_0 ,\add_temp_5[15]_i_5_n_0 }));
  FDRE \add_temp_5_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[19]_i_1_n_7 ),
        .Q(\add_temp_5_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[19]_i_1_n_6 ),
        .Q(\add_temp_5_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[19]_i_1_n_5 ),
        .Q(\add_temp_5_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[19]_i_1_n_4 ),
        .Q(\add_temp_5_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_5_reg[19]_i_1 
       (.CI(\add_temp_5_reg[15]_i_1_n_0 ),
        .CO({\add_temp_5_reg[19]_i_1_n_0 ,\add_temp_5_reg[19]_i_1_n_1 ,\add_temp_5_reg[19]_i_1_n_2 ,\add_temp_5_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_11_reg_n_0_[19] ,\sumpipe1_11_reg_n_0_[18] ,\sumpipe1_11_reg_n_0_[17] ,\sumpipe1_11_reg_n_0_[16] }),
        .O({\add_temp_5_reg[19]_i_1_n_4 ,\add_temp_5_reg[19]_i_1_n_5 ,\add_temp_5_reg[19]_i_1_n_6 ,\add_temp_5_reg[19]_i_1_n_7 }),
        .S({\add_temp_5[19]_i_2_n_0 ,\add_temp_5[19]_i_3_n_0 ,\add_temp_5[19]_i_4_n_0 ,\add_temp_5[19]_i_5_n_0 }));
  FDRE \add_temp_5_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[3]_i_1_n_6 ),
        .Q(\add_temp_5_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[23]_i_1_n_7 ),
        .Q(\add_temp_5_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[23]_i_1_n_6 ),
        .Q(\add_temp_5_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[23]_i_1_n_5 ),
        .Q(\add_temp_5_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[23]_i_1_n_4 ),
        .Q(\add_temp_5_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_5_reg[23]_i_1 
       (.CI(\add_temp_5_reg[19]_i_1_n_0 ),
        .CO({\add_temp_5_reg[23]_i_1_n_0 ,\add_temp_5_reg[23]_i_1_n_1 ,\add_temp_5_reg[23]_i_1_n_2 ,\add_temp_5_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_11_reg_n_0_[23] ,\sumpipe1_11_reg_n_0_[22] ,\sumpipe1_11_reg_n_0_[21] ,\sumpipe1_11_reg_n_0_[20] }),
        .O({\add_temp_5_reg[23]_i_1_n_4 ,\add_temp_5_reg[23]_i_1_n_5 ,\add_temp_5_reg[23]_i_1_n_6 ,\add_temp_5_reg[23]_i_1_n_7 }),
        .S({\add_temp_5[23]_i_2_n_0 ,\add_temp_5[23]_i_3_n_0 ,\add_temp_5[23]_i_4_n_0 ,\add_temp_5[23]_i_5_n_0 }));
  FDRE \add_temp_5_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[27]_i_1_n_7 ),
        .Q(\add_temp_5_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[27]_i_1_n_6 ),
        .Q(\add_temp_5_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[27]_i_1_n_5 ),
        .Q(\add_temp_5_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[27]_i_1_n_4 ),
        .Q(\add_temp_5_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_5_reg[27]_i_1 
       (.CI(\add_temp_5_reg[23]_i_1_n_0 ),
        .CO({\add_temp_5_reg[27]_i_1_n_0 ,\add_temp_5_reg[27]_i_1_n_1 ,\add_temp_5_reg[27]_i_1_n_2 ,\add_temp_5_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_11_reg_n_0_[24] ,\sumpipe1_11_reg_n_0_[24] ,\sumpipe1_11_reg_n_0_[24] ,\sumpipe1_11_reg_n_0_[24] }),
        .O({\add_temp_5_reg[27]_i_1_n_4 ,\add_temp_5_reg[27]_i_1_n_5 ,\add_temp_5_reg[27]_i_1_n_6 ,\add_temp_5_reg[27]_i_1_n_7 }),
        .S({\add_temp_5[27]_i_2_n_0 ,\add_temp_5[27]_i_3_n_0 ,\add_temp_5[27]_i_4_n_0 ,\add_temp_5[27]_i_5_n_0 }));
  FDRE \add_temp_5_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[29]_i_1_n_7 ),
        .Q(\add_temp_5_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[29]_i_1_n_6 ),
        .Q(\add_temp_5_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_5_reg[29]_i_1 
       (.CI(\add_temp_5_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_5_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_5_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sumpipe1_11_reg_n_0_[24] }),
        .O({\NLW_add_temp_5_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_5_reg[29]_i_1_n_6 ,\add_temp_5_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_5[29]_i_2_n_0 ,\add_temp_5[29]_i_3_n_0 }));
  FDRE \add_temp_5_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[3]_i_1_n_5 ),
        .Q(\add_temp_5_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[3]_i_1_n_4 ),
        .Q(\add_temp_5_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_5_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_5_reg[3]_i_1_n_0 ,\add_temp_5_reg[3]_i_1_n_1 ,\add_temp_5_reg[3]_i_1_n_2 ,\add_temp_5_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_11_reg_n_0_[3] ,\sumpipe1_11_reg_n_0_[2] ,\sumpipe1_11_reg_n_0_[1] ,\sumpipe1_11_reg_n_0_[0] }),
        .O({\add_temp_5_reg[3]_i_1_n_4 ,\add_temp_5_reg[3]_i_1_n_5 ,\add_temp_5_reg[3]_i_1_n_6 ,\add_temp_5_reg[3]_i_1_n_7 }),
        .S({\add_temp_5[3]_i_2_n_0 ,\add_temp_5[3]_i_3_n_0 ,\add_temp_5[3]_i_4_n_0 ,\add_temp_5[3]_i_5_n_0 }));
  FDRE \add_temp_5_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[7]_i_1_n_7 ),
        .Q(\add_temp_5_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[7]_i_1_n_6 ),
        .Q(\add_temp_5_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[7]_i_1_n_5 ),
        .Q(\add_temp_5_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[7]_i_1_n_4 ),
        .Q(\add_temp_5_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_5_reg[7]_i_1 
       (.CI(\add_temp_5_reg[3]_i_1_n_0 ),
        .CO({\add_temp_5_reg[7]_i_1_n_0 ,\add_temp_5_reg[7]_i_1_n_1 ,\add_temp_5_reg[7]_i_1_n_2 ,\add_temp_5_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_11_reg_n_0_[7] ,\sumpipe1_11_reg_n_0_[6] ,\sumpipe1_11_reg_n_0_[5] ,\sumpipe1_11_reg_n_0_[4] }),
        .O({\add_temp_5_reg[7]_i_1_n_4 ,\add_temp_5_reg[7]_i_1_n_5 ,\add_temp_5_reg[7]_i_1_n_6 ,\add_temp_5_reg[7]_i_1_n_7 }),
        .S({\add_temp_5[7]_i_2_n_0 ,\add_temp_5[7]_i_3_n_0 ,\add_temp_5[7]_i_4_n_0 ,\add_temp_5[7]_i_5_n_0 }));
  FDRE \add_temp_5_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[11]_i_1_n_7 ),
        .Q(\add_temp_5_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_5_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg[11]_i_1_n_6 ),
        .Q(\add_temp_5_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[11]_i_2 
       (.I0(\sumpipe1_13_reg_n_0_[11] ),
        .I1(\sumpipe1_14_reg_n_0_[11] ),
        .O(\add_temp_6[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[11]_i_3 
       (.I0(\sumpipe1_13_reg_n_0_[10] ),
        .I1(\sumpipe1_14_reg_n_0_[10] ),
        .O(\add_temp_6[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[11]_i_4 
       (.I0(\sumpipe1_13_reg_n_0_[9] ),
        .I1(\sumpipe1_14_reg_n_0_[9] ),
        .O(\add_temp_6[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[11]_i_5 
       (.I0(\sumpipe1_13_reg_n_0_[8] ),
        .I1(\sumpipe1_14_reg_n_0_[8] ),
        .O(\add_temp_6[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[15]_i_2 
       (.I0(\sumpipe1_13_reg_n_0_[15] ),
        .I1(\sumpipe1_14_reg_n_0_[15] ),
        .O(\add_temp_6[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[15]_i_3 
       (.I0(\sumpipe1_13_reg_n_0_[14] ),
        .I1(\sumpipe1_14_reg_n_0_[14] ),
        .O(\add_temp_6[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[15]_i_4 
       (.I0(\sumpipe1_13_reg_n_0_[13] ),
        .I1(\sumpipe1_14_reg_n_0_[13] ),
        .O(\add_temp_6[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[15]_i_5 
       (.I0(\sumpipe1_13_reg_n_0_[12] ),
        .I1(\sumpipe1_14_reg_n_0_[12] ),
        .O(\add_temp_6[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[19]_i_2 
       (.I0(\sumpipe1_13_reg_n_0_[19] ),
        .I1(\sumpipe1_14_reg_n_0_[19] ),
        .O(\add_temp_6[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[19]_i_3 
       (.I0(\sumpipe1_13_reg_n_0_[18] ),
        .I1(\sumpipe1_14_reg_n_0_[18] ),
        .O(\add_temp_6[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[19]_i_4 
       (.I0(\sumpipe1_13_reg_n_0_[17] ),
        .I1(\sumpipe1_14_reg_n_0_[17] ),
        .O(\add_temp_6[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[19]_i_5 
       (.I0(\sumpipe1_13_reg_n_0_[16] ),
        .I1(\sumpipe1_14_reg_n_0_[16] ),
        .O(\add_temp_6[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[23]_i_2 
       (.I0(\sumpipe1_13_reg_n_0_[23] ),
        .I1(\sumpipe1_14_reg_n_0_[23] ),
        .O(\add_temp_6[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[23]_i_3 
       (.I0(\sumpipe1_13_reg_n_0_[22] ),
        .I1(\sumpipe1_14_reg_n_0_[22] ),
        .O(\add_temp_6[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[23]_i_4 
       (.I0(\sumpipe1_13_reg_n_0_[21] ),
        .I1(\sumpipe1_14_reg_n_0_[21] ),
        .O(\add_temp_6[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[23]_i_5 
       (.I0(\sumpipe1_13_reg_n_0_[20] ),
        .I1(\sumpipe1_14_reg_n_0_[20] ),
        .O(\add_temp_6[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[27]_i_2 
       (.I0(\sumpipe1_13_reg_n_0_[24] ),
        .I1(\sumpipe1_14_reg_n_0_[24] ),
        .O(\add_temp_6[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[27]_i_3 
       (.I0(\sumpipe1_13_reg_n_0_[24] ),
        .I1(\sumpipe1_14_reg_n_0_[24] ),
        .O(\add_temp_6[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[27]_i_4 
       (.I0(\sumpipe1_13_reg_n_0_[24] ),
        .I1(\sumpipe1_14_reg_n_0_[24] ),
        .O(\add_temp_6[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[27]_i_5 
       (.I0(\sumpipe1_13_reg_n_0_[24] ),
        .I1(\sumpipe1_14_reg_n_0_[24] ),
        .O(\add_temp_6[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[29]_i_2 
       (.I0(\sumpipe1_13_reg_n_0_[24] ),
        .I1(\sumpipe1_14_reg_n_0_[24] ),
        .O(\add_temp_6[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[29]_i_3 
       (.I0(\sumpipe1_13_reg_n_0_[24] ),
        .I1(\sumpipe1_14_reg_n_0_[24] ),
        .O(\add_temp_6[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[3]_i_2 
       (.I0(\sumpipe1_13_reg_n_0_[3] ),
        .I1(\sumpipe1_14_reg_n_0_[3] ),
        .O(\add_temp_6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[3]_i_3 
       (.I0(\sumpipe1_13_reg_n_0_[2] ),
        .I1(\sumpipe1_14_reg_n_0_[2] ),
        .O(\add_temp_6[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[3]_i_4 
       (.I0(\sumpipe1_13_reg_n_0_[1] ),
        .I1(\sumpipe1_14_reg_n_0_[1] ),
        .O(\add_temp_6[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[3]_i_5 
       (.I0(\sumpipe1_13_reg_n_0_[0] ),
        .I1(\sumpipe1_14_reg_n_0_[0] ),
        .O(\add_temp_6[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[7]_i_2 
       (.I0(\sumpipe1_13_reg_n_0_[7] ),
        .I1(\sumpipe1_14_reg_n_0_[7] ),
        .O(\add_temp_6[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[7]_i_3 
       (.I0(\sumpipe1_13_reg_n_0_[6] ),
        .I1(\sumpipe1_14_reg_n_0_[6] ),
        .O(\add_temp_6[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[7]_i_4 
       (.I0(\sumpipe1_13_reg_n_0_[5] ),
        .I1(\sumpipe1_14_reg_n_0_[5] ),
        .O(\add_temp_6[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_6[7]_i_5 
       (.I0(\sumpipe1_13_reg_n_0_[4] ),
        .I1(\sumpipe1_14_reg_n_0_[4] ),
        .O(\add_temp_6[7]_i_5_n_0 ));
  FDRE \add_temp_6_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[3]_i_1_n_7 ),
        .Q(\add_temp_6_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[11]_i_1_n_5 ),
        .Q(\add_temp_6_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[11]_i_1_n_4 ),
        .Q(\add_temp_6_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_6_reg[11]_i_1 
       (.CI(\add_temp_6_reg[7]_i_1_n_0 ),
        .CO({\add_temp_6_reg[11]_i_1_n_0 ,\add_temp_6_reg[11]_i_1_n_1 ,\add_temp_6_reg[11]_i_1_n_2 ,\add_temp_6_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_13_reg_n_0_[11] ,\sumpipe1_13_reg_n_0_[10] ,\sumpipe1_13_reg_n_0_[9] ,\sumpipe1_13_reg_n_0_[8] }),
        .O({\add_temp_6_reg[11]_i_1_n_4 ,\add_temp_6_reg[11]_i_1_n_5 ,\add_temp_6_reg[11]_i_1_n_6 ,\add_temp_6_reg[11]_i_1_n_7 }),
        .S({\add_temp_6[11]_i_2_n_0 ,\add_temp_6[11]_i_3_n_0 ,\add_temp_6[11]_i_4_n_0 ,\add_temp_6[11]_i_5_n_0 }));
  FDRE \add_temp_6_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[15]_i_1_n_7 ),
        .Q(\add_temp_6_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[15]_i_1_n_6 ),
        .Q(\add_temp_6_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[15]_i_1_n_5 ),
        .Q(\add_temp_6_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[15]_i_1_n_4 ),
        .Q(\add_temp_6_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_6_reg[15]_i_1 
       (.CI(\add_temp_6_reg[11]_i_1_n_0 ),
        .CO({\add_temp_6_reg[15]_i_1_n_0 ,\add_temp_6_reg[15]_i_1_n_1 ,\add_temp_6_reg[15]_i_1_n_2 ,\add_temp_6_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_13_reg_n_0_[15] ,\sumpipe1_13_reg_n_0_[14] ,\sumpipe1_13_reg_n_0_[13] ,\sumpipe1_13_reg_n_0_[12] }),
        .O({\add_temp_6_reg[15]_i_1_n_4 ,\add_temp_6_reg[15]_i_1_n_5 ,\add_temp_6_reg[15]_i_1_n_6 ,\add_temp_6_reg[15]_i_1_n_7 }),
        .S({\add_temp_6[15]_i_2_n_0 ,\add_temp_6[15]_i_3_n_0 ,\add_temp_6[15]_i_4_n_0 ,\add_temp_6[15]_i_5_n_0 }));
  FDRE \add_temp_6_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[19]_i_1_n_7 ),
        .Q(\add_temp_6_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[19]_i_1_n_6 ),
        .Q(\add_temp_6_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[19]_i_1_n_5 ),
        .Q(\add_temp_6_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[19]_i_1_n_4 ),
        .Q(\add_temp_6_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_6_reg[19]_i_1 
       (.CI(\add_temp_6_reg[15]_i_1_n_0 ),
        .CO({\add_temp_6_reg[19]_i_1_n_0 ,\add_temp_6_reg[19]_i_1_n_1 ,\add_temp_6_reg[19]_i_1_n_2 ,\add_temp_6_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_13_reg_n_0_[19] ,\sumpipe1_13_reg_n_0_[18] ,\sumpipe1_13_reg_n_0_[17] ,\sumpipe1_13_reg_n_0_[16] }),
        .O({\add_temp_6_reg[19]_i_1_n_4 ,\add_temp_6_reg[19]_i_1_n_5 ,\add_temp_6_reg[19]_i_1_n_6 ,\add_temp_6_reg[19]_i_1_n_7 }),
        .S({\add_temp_6[19]_i_2_n_0 ,\add_temp_6[19]_i_3_n_0 ,\add_temp_6[19]_i_4_n_0 ,\add_temp_6[19]_i_5_n_0 }));
  FDRE \add_temp_6_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[3]_i_1_n_6 ),
        .Q(\add_temp_6_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[23]_i_1_n_7 ),
        .Q(\add_temp_6_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[23]_i_1_n_6 ),
        .Q(\add_temp_6_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[23]_i_1_n_5 ),
        .Q(\add_temp_6_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[23]_i_1_n_4 ),
        .Q(\add_temp_6_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_6_reg[23]_i_1 
       (.CI(\add_temp_6_reg[19]_i_1_n_0 ),
        .CO({\add_temp_6_reg[23]_i_1_n_0 ,\add_temp_6_reg[23]_i_1_n_1 ,\add_temp_6_reg[23]_i_1_n_2 ,\add_temp_6_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_13_reg_n_0_[23] ,\sumpipe1_13_reg_n_0_[22] ,\sumpipe1_13_reg_n_0_[21] ,\sumpipe1_13_reg_n_0_[20] }),
        .O({\add_temp_6_reg[23]_i_1_n_4 ,\add_temp_6_reg[23]_i_1_n_5 ,\add_temp_6_reg[23]_i_1_n_6 ,\add_temp_6_reg[23]_i_1_n_7 }),
        .S({\add_temp_6[23]_i_2_n_0 ,\add_temp_6[23]_i_3_n_0 ,\add_temp_6[23]_i_4_n_0 ,\add_temp_6[23]_i_5_n_0 }));
  FDRE \add_temp_6_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[27]_i_1_n_7 ),
        .Q(\add_temp_6_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[27]_i_1_n_6 ),
        .Q(\add_temp_6_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[27]_i_1_n_5 ),
        .Q(\add_temp_6_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[27]_i_1_n_4 ),
        .Q(\add_temp_6_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_6_reg[27]_i_1 
       (.CI(\add_temp_6_reg[23]_i_1_n_0 ),
        .CO({\add_temp_6_reg[27]_i_1_n_0 ,\add_temp_6_reg[27]_i_1_n_1 ,\add_temp_6_reg[27]_i_1_n_2 ,\add_temp_6_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_13_reg_n_0_[24] ,\sumpipe1_13_reg_n_0_[24] ,\sumpipe1_13_reg_n_0_[24] ,\sumpipe1_13_reg_n_0_[24] }),
        .O({\add_temp_6_reg[27]_i_1_n_4 ,\add_temp_6_reg[27]_i_1_n_5 ,\add_temp_6_reg[27]_i_1_n_6 ,\add_temp_6_reg[27]_i_1_n_7 }),
        .S({\add_temp_6[27]_i_2_n_0 ,\add_temp_6[27]_i_3_n_0 ,\add_temp_6[27]_i_4_n_0 ,\add_temp_6[27]_i_5_n_0 }));
  FDRE \add_temp_6_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[29]_i_1_n_7 ),
        .Q(\add_temp_6_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[29]_i_1_n_6 ),
        .Q(\add_temp_6_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_6_reg[29]_i_1 
       (.CI(\add_temp_6_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_6_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_6_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sumpipe1_13_reg_n_0_[24] }),
        .O({\NLW_add_temp_6_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_6_reg[29]_i_1_n_6 ,\add_temp_6_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_6[29]_i_2_n_0 ,\add_temp_6[29]_i_3_n_0 }));
  FDRE \add_temp_6_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[3]_i_1_n_5 ),
        .Q(\add_temp_6_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[3]_i_1_n_4 ),
        .Q(\add_temp_6_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_6_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_6_reg[3]_i_1_n_0 ,\add_temp_6_reg[3]_i_1_n_1 ,\add_temp_6_reg[3]_i_1_n_2 ,\add_temp_6_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_13_reg_n_0_[3] ,\sumpipe1_13_reg_n_0_[2] ,\sumpipe1_13_reg_n_0_[1] ,\sumpipe1_13_reg_n_0_[0] }),
        .O({\add_temp_6_reg[3]_i_1_n_4 ,\add_temp_6_reg[3]_i_1_n_5 ,\add_temp_6_reg[3]_i_1_n_6 ,\add_temp_6_reg[3]_i_1_n_7 }),
        .S({\add_temp_6[3]_i_2_n_0 ,\add_temp_6[3]_i_3_n_0 ,\add_temp_6[3]_i_4_n_0 ,\add_temp_6[3]_i_5_n_0 }));
  FDRE \add_temp_6_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[7]_i_1_n_7 ),
        .Q(\add_temp_6_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[7]_i_1_n_6 ),
        .Q(\add_temp_6_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[7]_i_1_n_5 ),
        .Q(\add_temp_6_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[7]_i_1_n_4 ),
        .Q(\add_temp_6_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_6_reg[7]_i_1 
       (.CI(\add_temp_6_reg[3]_i_1_n_0 ),
        .CO({\add_temp_6_reg[7]_i_1_n_0 ,\add_temp_6_reg[7]_i_1_n_1 ,\add_temp_6_reg[7]_i_1_n_2 ,\add_temp_6_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_13_reg_n_0_[7] ,\sumpipe1_13_reg_n_0_[6] ,\sumpipe1_13_reg_n_0_[5] ,\sumpipe1_13_reg_n_0_[4] }),
        .O({\add_temp_6_reg[7]_i_1_n_4 ,\add_temp_6_reg[7]_i_1_n_5 ,\add_temp_6_reg[7]_i_1_n_6 ,\add_temp_6_reg[7]_i_1_n_7 }),
        .S({\add_temp_6[7]_i_2_n_0 ,\add_temp_6[7]_i_3_n_0 ,\add_temp_6[7]_i_4_n_0 ,\add_temp_6[7]_i_5_n_0 }));
  FDRE \add_temp_6_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[11]_i_1_n_7 ),
        .Q(\add_temp_6_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_6_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg[11]_i_1_n_6 ),
        .Q(\add_temp_6_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[11]_i_2 
       (.I0(\sumpipe1_15_reg_n_0_[11] ),
        .I1(sumpipe1_1[11]),
        .O(\add_temp_7[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[11]_i_3 
       (.I0(\sumpipe1_15_reg_n_0_[10] ),
        .I1(sumpipe1_1[10]),
        .O(\add_temp_7[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[11]_i_4 
       (.I0(\sumpipe1_15_reg_n_0_[9] ),
        .I1(sumpipe1_1[9]),
        .O(\add_temp_7[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[11]_i_5 
       (.I0(\sumpipe1_15_reg_n_0_[8] ),
        .I1(sumpipe1_1[8]),
        .O(\add_temp_7[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[15]_i_2 
       (.I0(\sumpipe1_15_reg_n_0_[15] ),
        .I1(sumpipe1_1[15]),
        .O(\add_temp_7[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[15]_i_3 
       (.I0(\sumpipe1_15_reg_n_0_[14] ),
        .I1(sumpipe1_1[14]),
        .O(\add_temp_7[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[15]_i_4 
       (.I0(\sumpipe1_15_reg_n_0_[13] ),
        .I1(sumpipe1_1[13]),
        .O(\add_temp_7[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[15]_i_5 
       (.I0(\sumpipe1_15_reg_n_0_[12] ),
        .I1(sumpipe1_1[12]),
        .O(\add_temp_7[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[19]_i_2 
       (.I0(\sumpipe1_15_reg_n_0_[19] ),
        .I1(sumpipe1_1[19]),
        .O(\add_temp_7[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[19]_i_3 
       (.I0(\sumpipe1_15_reg_n_0_[18] ),
        .I1(sumpipe1_1[18]),
        .O(\add_temp_7[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[19]_i_4 
       (.I0(\sumpipe1_15_reg_n_0_[17] ),
        .I1(sumpipe1_1[17]),
        .O(\add_temp_7[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[19]_i_5 
       (.I0(\sumpipe1_15_reg_n_0_[16] ),
        .I1(sumpipe1_1[16]),
        .O(\add_temp_7[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[23]_i_2 
       (.I0(\sumpipe1_15_reg_n_0_[24] ),
        .I1(sumpipe1_1[24]),
        .O(\add_temp_7[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[23]_i_3 
       (.I0(\sumpipe1_15_reg_n_0_[22] ),
        .I1(sumpipe1_1[22]),
        .O(\add_temp_7[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[23]_i_4 
       (.I0(\sumpipe1_15_reg_n_0_[21] ),
        .I1(sumpipe1_1[21]),
        .O(\add_temp_7[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[23]_i_5 
       (.I0(\sumpipe1_15_reg_n_0_[20] ),
        .I1(sumpipe1_1[20]),
        .O(\add_temp_7[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[27]_i_2 
       (.I0(\sumpipe1_15_reg_n_0_[24] ),
        .I1(sumpipe1_1[24]),
        .O(\add_temp_7[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[27]_i_3 
       (.I0(\sumpipe1_15_reg_n_0_[24] ),
        .I1(sumpipe1_1[24]),
        .O(\add_temp_7[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[27]_i_4 
       (.I0(\sumpipe1_15_reg_n_0_[24] ),
        .I1(sumpipe1_1[24]),
        .O(\add_temp_7[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[27]_i_5 
       (.I0(\sumpipe1_15_reg_n_0_[24] ),
        .I1(sumpipe1_1[24]),
        .O(\add_temp_7[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[29]_i_2 
       (.I0(\sumpipe1_15_reg_n_0_[24] ),
        .I1(sumpipe1_1[24]),
        .O(\add_temp_7[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[29]_i_3 
       (.I0(\sumpipe1_15_reg_n_0_[24] ),
        .I1(sumpipe1_1[24]),
        .O(\add_temp_7[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[3]_i_2 
       (.I0(\sumpipe1_15_reg_n_0_[3] ),
        .I1(sumpipe1_1[3]),
        .O(\add_temp_7[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[3]_i_3 
       (.I0(\sumpipe1_15_reg_n_0_[2] ),
        .I1(sumpipe1_1[2]),
        .O(\add_temp_7[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[3]_i_4 
       (.I0(\sumpipe1_15_reg_n_0_[1] ),
        .I1(sumpipe1_1[1]),
        .O(\add_temp_7[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[3]_i_5 
       (.I0(\sumpipe1_15_reg_n_0_[0] ),
        .I1(sumpipe1_1[0]),
        .O(\add_temp_7[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[7]_i_2 
       (.I0(\sumpipe1_15_reg_n_0_[7] ),
        .I1(sumpipe1_1[7]),
        .O(\add_temp_7[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[7]_i_3 
       (.I0(\sumpipe1_15_reg_n_0_[6] ),
        .I1(sumpipe1_1[6]),
        .O(\add_temp_7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[7]_i_4 
       (.I0(\sumpipe1_15_reg_n_0_[5] ),
        .I1(sumpipe1_1[5]),
        .O(\add_temp_7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_7[7]_i_5 
       (.I0(\sumpipe1_15_reg_n_0_[4] ),
        .I1(sumpipe1_1[4]),
        .O(\add_temp_7[7]_i_5_n_0 ));
  FDRE \add_temp_7_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[3]_i_1_n_7 ),
        .Q(\add_temp_7_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[11]_i_1_n_5 ),
        .Q(\add_temp_7_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[11]_i_1_n_4 ),
        .Q(\add_temp_7_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_7_reg[11]_i_1 
       (.CI(\add_temp_7_reg[7]_i_1_n_0 ),
        .CO({\add_temp_7_reg[11]_i_1_n_0 ,\add_temp_7_reg[11]_i_1_n_1 ,\add_temp_7_reg[11]_i_1_n_2 ,\add_temp_7_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_15_reg_n_0_[11] ,\sumpipe1_15_reg_n_0_[10] ,\sumpipe1_15_reg_n_0_[9] ,\sumpipe1_15_reg_n_0_[8] }),
        .O({\add_temp_7_reg[11]_i_1_n_4 ,\add_temp_7_reg[11]_i_1_n_5 ,\add_temp_7_reg[11]_i_1_n_6 ,\add_temp_7_reg[11]_i_1_n_7 }),
        .S({\add_temp_7[11]_i_2_n_0 ,\add_temp_7[11]_i_3_n_0 ,\add_temp_7[11]_i_4_n_0 ,\add_temp_7[11]_i_5_n_0 }));
  FDRE \add_temp_7_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[15]_i_1_n_7 ),
        .Q(\add_temp_7_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[15]_i_1_n_6 ),
        .Q(\add_temp_7_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[15]_i_1_n_5 ),
        .Q(\add_temp_7_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[15]_i_1_n_4 ),
        .Q(\add_temp_7_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_7_reg[15]_i_1 
       (.CI(\add_temp_7_reg[11]_i_1_n_0 ),
        .CO({\add_temp_7_reg[15]_i_1_n_0 ,\add_temp_7_reg[15]_i_1_n_1 ,\add_temp_7_reg[15]_i_1_n_2 ,\add_temp_7_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_15_reg_n_0_[15] ,\sumpipe1_15_reg_n_0_[14] ,\sumpipe1_15_reg_n_0_[13] ,\sumpipe1_15_reg_n_0_[12] }),
        .O({\add_temp_7_reg[15]_i_1_n_4 ,\add_temp_7_reg[15]_i_1_n_5 ,\add_temp_7_reg[15]_i_1_n_6 ,\add_temp_7_reg[15]_i_1_n_7 }),
        .S({\add_temp_7[15]_i_2_n_0 ,\add_temp_7[15]_i_3_n_0 ,\add_temp_7[15]_i_4_n_0 ,\add_temp_7[15]_i_5_n_0 }));
  FDRE \add_temp_7_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[19]_i_1_n_7 ),
        .Q(\add_temp_7_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[19]_i_1_n_6 ),
        .Q(\add_temp_7_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[19]_i_1_n_5 ),
        .Q(\add_temp_7_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[19]_i_1_n_4 ),
        .Q(\add_temp_7_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_7_reg[19]_i_1 
       (.CI(\add_temp_7_reg[15]_i_1_n_0 ),
        .CO({\add_temp_7_reg[19]_i_1_n_0 ,\add_temp_7_reg[19]_i_1_n_1 ,\add_temp_7_reg[19]_i_1_n_2 ,\add_temp_7_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_15_reg_n_0_[19] ,\sumpipe1_15_reg_n_0_[18] ,\sumpipe1_15_reg_n_0_[17] ,\sumpipe1_15_reg_n_0_[16] }),
        .O({\add_temp_7_reg[19]_i_1_n_4 ,\add_temp_7_reg[19]_i_1_n_5 ,\add_temp_7_reg[19]_i_1_n_6 ,\add_temp_7_reg[19]_i_1_n_7 }),
        .S({\add_temp_7[19]_i_2_n_0 ,\add_temp_7[19]_i_3_n_0 ,\add_temp_7[19]_i_4_n_0 ,\add_temp_7[19]_i_5_n_0 }));
  FDRE \add_temp_7_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[3]_i_1_n_6 ),
        .Q(\add_temp_7_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[23]_i_1_n_7 ),
        .Q(\add_temp_7_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[23]_i_1_n_6 ),
        .Q(\add_temp_7_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[23]_i_1_n_5 ),
        .Q(\add_temp_7_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[23]_i_1_n_4 ),
        .Q(\add_temp_7_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_7_reg[23]_i_1 
       (.CI(\add_temp_7_reg[19]_i_1_n_0 ),
        .CO({\add_temp_7_reg[23]_i_1_n_0 ,\add_temp_7_reg[23]_i_1_n_1 ,\add_temp_7_reg[23]_i_1_n_2 ,\add_temp_7_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_15_reg_n_0_[24] ,\sumpipe1_15_reg_n_0_[22] ,\sumpipe1_15_reg_n_0_[21] ,\sumpipe1_15_reg_n_0_[20] }),
        .O({\add_temp_7_reg[23]_i_1_n_4 ,\add_temp_7_reg[23]_i_1_n_5 ,\add_temp_7_reg[23]_i_1_n_6 ,\add_temp_7_reg[23]_i_1_n_7 }),
        .S({\add_temp_7[23]_i_2_n_0 ,\add_temp_7[23]_i_3_n_0 ,\add_temp_7[23]_i_4_n_0 ,\add_temp_7[23]_i_5_n_0 }));
  FDRE \add_temp_7_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[27]_i_1_n_7 ),
        .Q(\add_temp_7_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[27]_i_1_n_6 ),
        .Q(\add_temp_7_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[27]_i_1_n_5 ),
        .Q(\add_temp_7_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[27]_i_1_n_4 ),
        .Q(\add_temp_7_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_7_reg[27]_i_1 
       (.CI(\add_temp_7_reg[23]_i_1_n_0 ),
        .CO({\add_temp_7_reg[27]_i_1_n_0 ,\add_temp_7_reg[27]_i_1_n_1 ,\add_temp_7_reg[27]_i_1_n_2 ,\add_temp_7_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_15_reg_n_0_[24] ,\sumpipe1_15_reg_n_0_[24] ,\sumpipe1_15_reg_n_0_[24] ,\sumpipe1_15_reg_n_0_[24] }),
        .O({\add_temp_7_reg[27]_i_1_n_4 ,\add_temp_7_reg[27]_i_1_n_5 ,\add_temp_7_reg[27]_i_1_n_6 ,\add_temp_7_reg[27]_i_1_n_7 }),
        .S({\add_temp_7[27]_i_2_n_0 ,\add_temp_7[27]_i_3_n_0 ,\add_temp_7[27]_i_4_n_0 ,\add_temp_7[27]_i_5_n_0 }));
  FDRE \add_temp_7_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[29]_i_1_n_7 ),
        .Q(\add_temp_7_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[29]_i_1_n_6 ),
        .Q(\add_temp_7_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_7_reg[29]_i_1 
       (.CI(\add_temp_7_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_7_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_7_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sumpipe1_15_reg_n_0_[24] }),
        .O({\NLW_add_temp_7_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_7_reg[29]_i_1_n_6 ,\add_temp_7_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_7[29]_i_2_n_0 ,\add_temp_7[29]_i_3_n_0 }));
  FDRE \add_temp_7_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[3]_i_1_n_5 ),
        .Q(\add_temp_7_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[3]_i_1_n_4 ),
        .Q(\add_temp_7_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_7_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_7_reg[3]_i_1_n_0 ,\add_temp_7_reg[3]_i_1_n_1 ,\add_temp_7_reg[3]_i_1_n_2 ,\add_temp_7_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_15_reg_n_0_[3] ,\sumpipe1_15_reg_n_0_[2] ,\sumpipe1_15_reg_n_0_[1] ,\sumpipe1_15_reg_n_0_[0] }),
        .O({\add_temp_7_reg[3]_i_1_n_4 ,\add_temp_7_reg[3]_i_1_n_5 ,\add_temp_7_reg[3]_i_1_n_6 ,\add_temp_7_reg[3]_i_1_n_7 }),
        .S({\add_temp_7[3]_i_2_n_0 ,\add_temp_7[3]_i_3_n_0 ,\add_temp_7[3]_i_4_n_0 ,\add_temp_7[3]_i_5_n_0 }));
  FDRE \add_temp_7_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[7]_i_1_n_7 ),
        .Q(\add_temp_7_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[7]_i_1_n_6 ),
        .Q(\add_temp_7_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[7]_i_1_n_5 ),
        .Q(\add_temp_7_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[7]_i_1_n_4 ),
        .Q(\add_temp_7_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_7_reg[7]_i_1 
       (.CI(\add_temp_7_reg[3]_i_1_n_0 ),
        .CO({\add_temp_7_reg[7]_i_1_n_0 ,\add_temp_7_reg[7]_i_1_n_1 ,\add_temp_7_reg[7]_i_1_n_2 ,\add_temp_7_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_15_reg_n_0_[7] ,\sumpipe1_15_reg_n_0_[6] ,\sumpipe1_15_reg_n_0_[5] ,\sumpipe1_15_reg_n_0_[4] }),
        .O({\add_temp_7_reg[7]_i_1_n_4 ,\add_temp_7_reg[7]_i_1_n_5 ,\add_temp_7_reg[7]_i_1_n_6 ,\add_temp_7_reg[7]_i_1_n_7 }),
        .S({\add_temp_7[7]_i_2_n_0 ,\add_temp_7[7]_i_3_n_0 ,\add_temp_7[7]_i_4_n_0 ,\add_temp_7[7]_i_5_n_0 }));
  FDRE \add_temp_7_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[11]_i_1_n_7 ),
        .Q(\add_temp_7_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_7_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg[11]_i_1_n_6 ),
        .Q(\add_temp_7_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[11]_i_2 
       (.I0(sumpipe2_1[11]),
        .I1(sumpipe2_2[11]),
        .O(\add_temp_8[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[11]_i_3 
       (.I0(sumpipe2_1[10]),
        .I1(sumpipe2_2[10]),
        .O(\add_temp_8[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[11]_i_4 
       (.I0(sumpipe2_1[9]),
        .I1(sumpipe2_2[9]),
        .O(\add_temp_8[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[11]_i_5 
       (.I0(sumpipe2_1[8]),
        .I1(sumpipe2_2[8]),
        .O(\add_temp_8[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[15]_i_2 
       (.I0(sumpipe2_1[15]),
        .I1(sumpipe2_2[15]),
        .O(\add_temp_8[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[15]_i_3 
       (.I0(sumpipe2_1[14]),
        .I1(sumpipe2_2[14]),
        .O(\add_temp_8[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[15]_i_4 
       (.I0(sumpipe2_1[13]),
        .I1(sumpipe2_2[13]),
        .O(\add_temp_8[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[15]_i_5 
       (.I0(sumpipe2_1[12]),
        .I1(sumpipe2_2[12]),
        .O(\add_temp_8[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[19]_i_2 
       (.I0(sumpipe2_1[19]),
        .I1(sumpipe2_2[19]),
        .O(\add_temp_8[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[19]_i_3 
       (.I0(sumpipe2_1[18]),
        .I1(sumpipe2_2[18]),
        .O(\add_temp_8[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[19]_i_4 
       (.I0(sumpipe2_1[17]),
        .I1(sumpipe2_2[17]),
        .O(\add_temp_8[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[19]_i_5 
       (.I0(sumpipe2_1[16]),
        .I1(sumpipe2_2[16]),
        .O(\add_temp_8[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[23]_i_2 
       (.I0(sumpipe2_1[23]),
        .I1(sumpipe2_2[23]),
        .O(\add_temp_8[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[23]_i_3 
       (.I0(sumpipe2_1[22]),
        .I1(sumpipe2_2[22]),
        .O(\add_temp_8[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[23]_i_4 
       (.I0(sumpipe2_1[21]),
        .I1(sumpipe2_2[21]),
        .O(\add_temp_8[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[23]_i_5 
       (.I0(sumpipe2_1[20]),
        .I1(sumpipe2_2[20]),
        .O(\add_temp_8[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[27]_i_2 
       (.I0(sumpipe2_1[27]),
        .I1(sumpipe2_2[27]),
        .O(\add_temp_8[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[27]_i_3 
       (.I0(sumpipe2_1[26]),
        .I1(sumpipe2_2[26]),
        .O(\add_temp_8[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[27]_i_4 
       (.I0(sumpipe2_1[25]),
        .I1(sumpipe2_2[25]),
        .O(\add_temp_8[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[27]_i_5 
       (.I0(sumpipe2_1[24]),
        .I1(sumpipe2_2[24]),
        .O(\add_temp_8[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[29]_i_2 
       (.I0(sumpipe2_1[29]),
        .I1(sumpipe2_2[29]),
        .O(\add_temp_8[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[29]_i_3 
       (.I0(sumpipe2_1[28]),
        .I1(sumpipe2_2[28]),
        .O(\add_temp_8[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[3]_i_2 
       (.I0(sumpipe2_1[3]),
        .I1(sumpipe2_2[3]),
        .O(\add_temp_8[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[3]_i_3 
       (.I0(sumpipe2_1[2]),
        .I1(sumpipe2_2[2]),
        .O(\add_temp_8[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[3]_i_4 
       (.I0(sumpipe2_1[1]),
        .I1(sumpipe2_2[1]),
        .O(\add_temp_8[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[3]_i_5 
       (.I0(sumpipe2_1[0]),
        .I1(sumpipe2_2[0]),
        .O(\add_temp_8[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[7]_i_2 
       (.I0(sumpipe2_1[7]),
        .I1(sumpipe2_2[7]),
        .O(\add_temp_8[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[7]_i_3 
       (.I0(sumpipe2_1[6]),
        .I1(sumpipe2_2[6]),
        .O(\add_temp_8[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[7]_i_4 
       (.I0(sumpipe2_1[5]),
        .I1(sumpipe2_2[5]),
        .O(\add_temp_8[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_8[7]_i_5 
       (.I0(sumpipe2_1[4]),
        .I1(sumpipe2_2[4]),
        .O(\add_temp_8[7]_i_5_n_0 ));
  FDRE \add_temp_8_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[3]_i_1_n_7 ),
        .Q(\add_temp_8_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[11]_i_1_n_5 ),
        .Q(\add_temp_8_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[11]_i_1_n_4 ),
        .Q(\add_temp_8_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_8_reg[11]_i_1 
       (.CI(\add_temp_8_reg[7]_i_1_n_0 ),
        .CO({\add_temp_8_reg[11]_i_1_n_0 ,\add_temp_8_reg[11]_i_1_n_1 ,\add_temp_8_reg[11]_i_1_n_2 ,\add_temp_8_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_1[11:8]),
        .O({\add_temp_8_reg[11]_i_1_n_4 ,\add_temp_8_reg[11]_i_1_n_5 ,\add_temp_8_reg[11]_i_1_n_6 ,\add_temp_8_reg[11]_i_1_n_7 }),
        .S({\add_temp_8[11]_i_2_n_0 ,\add_temp_8[11]_i_3_n_0 ,\add_temp_8[11]_i_4_n_0 ,\add_temp_8[11]_i_5_n_0 }));
  FDRE \add_temp_8_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[15]_i_1_n_7 ),
        .Q(\add_temp_8_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[15]_i_1_n_6 ),
        .Q(\add_temp_8_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[15]_i_1_n_5 ),
        .Q(\add_temp_8_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[15]_i_1_n_4 ),
        .Q(\add_temp_8_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_8_reg[15]_i_1 
       (.CI(\add_temp_8_reg[11]_i_1_n_0 ),
        .CO({\add_temp_8_reg[15]_i_1_n_0 ,\add_temp_8_reg[15]_i_1_n_1 ,\add_temp_8_reg[15]_i_1_n_2 ,\add_temp_8_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_1[15:12]),
        .O({\add_temp_8_reg[15]_i_1_n_4 ,\add_temp_8_reg[15]_i_1_n_5 ,\add_temp_8_reg[15]_i_1_n_6 ,\add_temp_8_reg[15]_i_1_n_7 }),
        .S({\add_temp_8[15]_i_2_n_0 ,\add_temp_8[15]_i_3_n_0 ,\add_temp_8[15]_i_4_n_0 ,\add_temp_8[15]_i_5_n_0 }));
  FDRE \add_temp_8_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[19]_i_1_n_7 ),
        .Q(\add_temp_8_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[19]_i_1_n_6 ),
        .Q(\add_temp_8_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[19]_i_1_n_5 ),
        .Q(\add_temp_8_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[19]_i_1_n_4 ),
        .Q(\add_temp_8_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_8_reg[19]_i_1 
       (.CI(\add_temp_8_reg[15]_i_1_n_0 ),
        .CO({\add_temp_8_reg[19]_i_1_n_0 ,\add_temp_8_reg[19]_i_1_n_1 ,\add_temp_8_reg[19]_i_1_n_2 ,\add_temp_8_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_1[19:16]),
        .O({\add_temp_8_reg[19]_i_1_n_4 ,\add_temp_8_reg[19]_i_1_n_5 ,\add_temp_8_reg[19]_i_1_n_6 ,\add_temp_8_reg[19]_i_1_n_7 }),
        .S({\add_temp_8[19]_i_2_n_0 ,\add_temp_8[19]_i_3_n_0 ,\add_temp_8[19]_i_4_n_0 ,\add_temp_8[19]_i_5_n_0 }));
  FDRE \add_temp_8_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[3]_i_1_n_6 ),
        .Q(\add_temp_8_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[23]_i_1_n_7 ),
        .Q(\add_temp_8_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[23]_i_1_n_6 ),
        .Q(\add_temp_8_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[23]_i_1_n_5 ),
        .Q(\add_temp_8_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[23]_i_1_n_4 ),
        .Q(\add_temp_8_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_8_reg[23]_i_1 
       (.CI(\add_temp_8_reg[19]_i_1_n_0 ),
        .CO({\add_temp_8_reg[23]_i_1_n_0 ,\add_temp_8_reg[23]_i_1_n_1 ,\add_temp_8_reg[23]_i_1_n_2 ,\add_temp_8_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_1[23:20]),
        .O({\add_temp_8_reg[23]_i_1_n_4 ,\add_temp_8_reg[23]_i_1_n_5 ,\add_temp_8_reg[23]_i_1_n_6 ,\add_temp_8_reg[23]_i_1_n_7 }),
        .S({\add_temp_8[23]_i_2_n_0 ,\add_temp_8[23]_i_3_n_0 ,\add_temp_8[23]_i_4_n_0 ,\add_temp_8[23]_i_5_n_0 }));
  FDRE \add_temp_8_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[27]_i_1_n_7 ),
        .Q(\add_temp_8_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[27]_i_1_n_6 ),
        .Q(\add_temp_8_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[27]_i_1_n_5 ),
        .Q(\add_temp_8_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[27]_i_1_n_4 ),
        .Q(\add_temp_8_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_8_reg[27]_i_1 
       (.CI(\add_temp_8_reg[23]_i_1_n_0 ),
        .CO({\add_temp_8_reg[27]_i_1_n_0 ,\add_temp_8_reg[27]_i_1_n_1 ,\add_temp_8_reg[27]_i_1_n_2 ,\add_temp_8_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_1[27:24]),
        .O({\add_temp_8_reg[27]_i_1_n_4 ,\add_temp_8_reg[27]_i_1_n_5 ,\add_temp_8_reg[27]_i_1_n_6 ,\add_temp_8_reg[27]_i_1_n_7 }),
        .S({\add_temp_8[27]_i_2_n_0 ,\add_temp_8[27]_i_3_n_0 ,\add_temp_8[27]_i_4_n_0 ,\add_temp_8[27]_i_5_n_0 }));
  FDRE \add_temp_8_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[29]_i_1_n_7 ),
        .Q(\add_temp_8_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[29]_i_1_n_6 ),
        .Q(\add_temp_8_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_8_reg[29]_i_1 
       (.CI(\add_temp_8_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_8_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_8_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe2_1[28]}),
        .O({\NLW_add_temp_8_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_8_reg[29]_i_1_n_6 ,\add_temp_8_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_8[29]_i_2_n_0 ,\add_temp_8[29]_i_3_n_0 }));
  FDRE \add_temp_8_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[3]_i_1_n_5 ),
        .Q(\add_temp_8_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[3]_i_1_n_4 ),
        .Q(\add_temp_8_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_8_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_8_reg[3]_i_1_n_0 ,\add_temp_8_reg[3]_i_1_n_1 ,\add_temp_8_reg[3]_i_1_n_2 ,\add_temp_8_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_1[3:0]),
        .O({\add_temp_8_reg[3]_i_1_n_4 ,\add_temp_8_reg[3]_i_1_n_5 ,\add_temp_8_reg[3]_i_1_n_6 ,\add_temp_8_reg[3]_i_1_n_7 }),
        .S({\add_temp_8[3]_i_2_n_0 ,\add_temp_8[3]_i_3_n_0 ,\add_temp_8[3]_i_4_n_0 ,\add_temp_8[3]_i_5_n_0 }));
  FDRE \add_temp_8_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[7]_i_1_n_7 ),
        .Q(\add_temp_8_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[7]_i_1_n_6 ),
        .Q(\add_temp_8_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[7]_i_1_n_5 ),
        .Q(\add_temp_8_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[7]_i_1_n_4 ),
        .Q(\add_temp_8_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_8_reg[7]_i_1 
       (.CI(\add_temp_8_reg[3]_i_1_n_0 ),
        .CO({\add_temp_8_reg[7]_i_1_n_0 ,\add_temp_8_reg[7]_i_1_n_1 ,\add_temp_8_reg[7]_i_1_n_2 ,\add_temp_8_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_1[7:4]),
        .O({\add_temp_8_reg[7]_i_1_n_4 ,\add_temp_8_reg[7]_i_1_n_5 ,\add_temp_8_reg[7]_i_1_n_6 ,\add_temp_8_reg[7]_i_1_n_7 }),
        .S({\add_temp_8[7]_i_2_n_0 ,\add_temp_8[7]_i_3_n_0 ,\add_temp_8[7]_i_4_n_0 ,\add_temp_8[7]_i_5_n_0 }));
  FDRE \add_temp_8_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[11]_i_1_n_7 ),
        .Q(\add_temp_8_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_8_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg[11]_i_1_n_6 ),
        .Q(\add_temp_8_reg_n_0_[9] ),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[11]_i_2 
       (.I0(sumpipe2_3[11]),
        .I1(sumpipe2_4[11]),
        .O(\add_temp_9[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[11]_i_3 
       (.I0(sumpipe2_3[10]),
        .I1(sumpipe2_4[10]),
        .O(\add_temp_9[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[11]_i_4 
       (.I0(sumpipe2_3[9]),
        .I1(sumpipe2_4[9]),
        .O(\add_temp_9[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[11]_i_5 
       (.I0(sumpipe2_3[8]),
        .I1(sumpipe2_4[8]),
        .O(\add_temp_9[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[15]_i_2 
       (.I0(sumpipe2_3[15]),
        .I1(sumpipe2_4[15]),
        .O(\add_temp_9[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[15]_i_3 
       (.I0(sumpipe2_3[14]),
        .I1(sumpipe2_4[14]),
        .O(\add_temp_9[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[15]_i_4 
       (.I0(sumpipe2_3[13]),
        .I1(sumpipe2_4[13]),
        .O(\add_temp_9[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[15]_i_5 
       (.I0(sumpipe2_3[12]),
        .I1(sumpipe2_4[12]),
        .O(\add_temp_9[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[19]_i_2 
       (.I0(sumpipe2_3[19]),
        .I1(sumpipe2_4[19]),
        .O(\add_temp_9[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[19]_i_3 
       (.I0(sumpipe2_3[18]),
        .I1(sumpipe2_4[18]),
        .O(\add_temp_9[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[19]_i_4 
       (.I0(sumpipe2_3[17]),
        .I1(sumpipe2_4[17]),
        .O(\add_temp_9[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[19]_i_5 
       (.I0(sumpipe2_3[16]),
        .I1(sumpipe2_4[16]),
        .O(\add_temp_9[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[23]_i_2 
       (.I0(sumpipe2_3[23]),
        .I1(sumpipe2_4[23]),
        .O(\add_temp_9[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[23]_i_3 
       (.I0(sumpipe2_3[22]),
        .I1(sumpipe2_4[22]),
        .O(\add_temp_9[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[23]_i_4 
       (.I0(sumpipe2_3[21]),
        .I1(sumpipe2_4[21]),
        .O(\add_temp_9[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[23]_i_5 
       (.I0(sumpipe2_3[20]),
        .I1(sumpipe2_4[20]),
        .O(\add_temp_9[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[27]_i_2 
       (.I0(sumpipe2_3[27]),
        .I1(sumpipe2_4[27]),
        .O(\add_temp_9[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[27]_i_3 
       (.I0(sumpipe2_3[26]),
        .I1(sumpipe2_4[26]),
        .O(\add_temp_9[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[27]_i_4 
       (.I0(sumpipe2_3[25]),
        .I1(sumpipe2_4[25]),
        .O(\add_temp_9[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[27]_i_5 
       (.I0(sumpipe2_3[24]),
        .I1(sumpipe2_4[24]),
        .O(\add_temp_9[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[29]_i_2 
       (.I0(sumpipe2_3[29]),
        .I1(sumpipe2_4[29]),
        .O(\add_temp_9[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[29]_i_3 
       (.I0(sumpipe2_3[28]),
        .I1(sumpipe2_4[28]),
        .O(\add_temp_9[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[3]_i_2 
       (.I0(sumpipe2_3[3]),
        .I1(sumpipe2_4[3]),
        .O(\add_temp_9[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[3]_i_3 
       (.I0(sumpipe2_3[2]),
        .I1(sumpipe2_4[2]),
        .O(\add_temp_9[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[3]_i_4 
       (.I0(sumpipe2_3[1]),
        .I1(sumpipe2_4[1]),
        .O(\add_temp_9[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[3]_i_5 
       (.I0(sumpipe2_3[0]),
        .I1(sumpipe2_4[0]),
        .O(\add_temp_9[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[7]_i_2 
       (.I0(sumpipe2_3[7]),
        .I1(sumpipe2_4[7]),
        .O(\add_temp_9[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[7]_i_3 
       (.I0(sumpipe2_3[6]),
        .I1(sumpipe2_4[6]),
        .O(\add_temp_9[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[7]_i_4 
       (.I0(sumpipe2_3[5]),
        .I1(sumpipe2_4[5]),
        .O(\add_temp_9[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_temp_9[7]_i_5 
       (.I0(sumpipe2_3[4]),
        .I1(sumpipe2_4[4]),
        .O(\add_temp_9[7]_i_5_n_0 ));
  FDRE \add_temp_9_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[3]_i_1_n_7 ),
        .Q(\add_temp_9_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[11]_i_1_n_5 ),
        .Q(\add_temp_9_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[11]_i_1_n_4 ),
        .Q(\add_temp_9_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_9_reg[11]_i_1 
       (.CI(\add_temp_9_reg[7]_i_1_n_0 ),
        .CO({\add_temp_9_reg[11]_i_1_n_0 ,\add_temp_9_reg[11]_i_1_n_1 ,\add_temp_9_reg[11]_i_1_n_2 ,\add_temp_9_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_3[11:8]),
        .O({\add_temp_9_reg[11]_i_1_n_4 ,\add_temp_9_reg[11]_i_1_n_5 ,\add_temp_9_reg[11]_i_1_n_6 ,\add_temp_9_reg[11]_i_1_n_7 }),
        .S({\add_temp_9[11]_i_2_n_0 ,\add_temp_9[11]_i_3_n_0 ,\add_temp_9[11]_i_4_n_0 ,\add_temp_9[11]_i_5_n_0 }));
  FDRE \add_temp_9_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[15]_i_1_n_7 ),
        .Q(\add_temp_9_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[15]_i_1_n_6 ),
        .Q(\add_temp_9_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[15]_i_1_n_5 ),
        .Q(\add_temp_9_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[15]_i_1_n_4 ),
        .Q(\add_temp_9_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_9_reg[15]_i_1 
       (.CI(\add_temp_9_reg[11]_i_1_n_0 ),
        .CO({\add_temp_9_reg[15]_i_1_n_0 ,\add_temp_9_reg[15]_i_1_n_1 ,\add_temp_9_reg[15]_i_1_n_2 ,\add_temp_9_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_3[15:12]),
        .O({\add_temp_9_reg[15]_i_1_n_4 ,\add_temp_9_reg[15]_i_1_n_5 ,\add_temp_9_reg[15]_i_1_n_6 ,\add_temp_9_reg[15]_i_1_n_7 }),
        .S({\add_temp_9[15]_i_2_n_0 ,\add_temp_9[15]_i_3_n_0 ,\add_temp_9[15]_i_4_n_0 ,\add_temp_9[15]_i_5_n_0 }));
  FDRE \add_temp_9_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[19]_i_1_n_7 ),
        .Q(\add_temp_9_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[19]_i_1_n_6 ),
        .Q(\add_temp_9_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[19]_i_1_n_5 ),
        .Q(\add_temp_9_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[19]_i_1_n_4 ),
        .Q(\add_temp_9_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_9_reg[19]_i_1 
       (.CI(\add_temp_9_reg[15]_i_1_n_0 ),
        .CO({\add_temp_9_reg[19]_i_1_n_0 ,\add_temp_9_reg[19]_i_1_n_1 ,\add_temp_9_reg[19]_i_1_n_2 ,\add_temp_9_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_3[19:16]),
        .O({\add_temp_9_reg[19]_i_1_n_4 ,\add_temp_9_reg[19]_i_1_n_5 ,\add_temp_9_reg[19]_i_1_n_6 ,\add_temp_9_reg[19]_i_1_n_7 }),
        .S({\add_temp_9[19]_i_2_n_0 ,\add_temp_9[19]_i_3_n_0 ,\add_temp_9[19]_i_4_n_0 ,\add_temp_9[19]_i_5_n_0 }));
  FDRE \add_temp_9_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[3]_i_1_n_6 ),
        .Q(\add_temp_9_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[23]_i_1_n_7 ),
        .Q(\add_temp_9_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[23]_i_1_n_6 ),
        .Q(\add_temp_9_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[23]_i_1_n_5 ),
        .Q(\add_temp_9_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[23]_i_1_n_4 ),
        .Q(\add_temp_9_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_9_reg[23]_i_1 
       (.CI(\add_temp_9_reg[19]_i_1_n_0 ),
        .CO({\add_temp_9_reg[23]_i_1_n_0 ,\add_temp_9_reg[23]_i_1_n_1 ,\add_temp_9_reg[23]_i_1_n_2 ,\add_temp_9_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_3[23:20]),
        .O({\add_temp_9_reg[23]_i_1_n_4 ,\add_temp_9_reg[23]_i_1_n_5 ,\add_temp_9_reg[23]_i_1_n_6 ,\add_temp_9_reg[23]_i_1_n_7 }),
        .S({\add_temp_9[23]_i_2_n_0 ,\add_temp_9[23]_i_3_n_0 ,\add_temp_9[23]_i_4_n_0 ,\add_temp_9[23]_i_5_n_0 }));
  FDRE \add_temp_9_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[27]_i_1_n_7 ),
        .Q(\add_temp_9_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[27]_i_1_n_6 ),
        .Q(\add_temp_9_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[27]_i_1_n_5 ),
        .Q(\add_temp_9_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[27]_i_1_n_4 ),
        .Q(\add_temp_9_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_9_reg[27]_i_1 
       (.CI(\add_temp_9_reg[23]_i_1_n_0 ),
        .CO({\add_temp_9_reg[27]_i_1_n_0 ,\add_temp_9_reg[27]_i_1_n_1 ,\add_temp_9_reg[27]_i_1_n_2 ,\add_temp_9_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_3[27:24]),
        .O({\add_temp_9_reg[27]_i_1_n_4 ,\add_temp_9_reg[27]_i_1_n_5 ,\add_temp_9_reg[27]_i_1_n_6 ,\add_temp_9_reg[27]_i_1_n_7 }),
        .S({\add_temp_9[27]_i_2_n_0 ,\add_temp_9[27]_i_3_n_0 ,\add_temp_9[27]_i_4_n_0 ,\add_temp_9[27]_i_5_n_0 }));
  FDRE \add_temp_9_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[29]_i_1_n_7 ),
        .Q(\add_temp_9_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[29]_i_1_n_6 ),
        .Q(\add_temp_9_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_9_reg[29]_i_1 
       (.CI(\add_temp_9_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_9_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_9_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe2_3[28]}),
        .O({\NLW_add_temp_9_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_9_reg[29]_i_1_n_6 ,\add_temp_9_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp_9[29]_i_2_n_0 ,\add_temp_9[29]_i_3_n_0 }));
  FDRE \add_temp_9_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[3]_i_1_n_5 ),
        .Q(\add_temp_9_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[3]_i_1_n_4 ),
        .Q(\add_temp_9_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_9_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_9_reg[3]_i_1_n_0 ,\add_temp_9_reg[3]_i_1_n_1 ,\add_temp_9_reg[3]_i_1_n_2 ,\add_temp_9_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_3[3:0]),
        .O({\add_temp_9_reg[3]_i_1_n_4 ,\add_temp_9_reg[3]_i_1_n_5 ,\add_temp_9_reg[3]_i_1_n_6 ,\add_temp_9_reg[3]_i_1_n_7 }),
        .S({\add_temp_9[3]_i_2_n_0 ,\add_temp_9[3]_i_3_n_0 ,\add_temp_9[3]_i_4_n_0 ,\add_temp_9[3]_i_5_n_0 }));
  FDRE \add_temp_9_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[7]_i_1_n_7 ),
        .Q(\add_temp_9_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[7]_i_1_n_6 ),
        .Q(\add_temp_9_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[7]_i_1_n_5 ),
        .Q(\add_temp_9_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[7]_i_1_n_4 ),
        .Q(\add_temp_9_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_9_reg[7]_i_1 
       (.CI(\add_temp_9_reg[3]_i_1_n_0 ),
        .CO({\add_temp_9_reg[7]_i_1_n_0 ,\add_temp_9_reg[7]_i_1_n_1 ,\add_temp_9_reg[7]_i_1_n_2 ,\add_temp_9_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe2_3[7:4]),
        .O({\add_temp_9_reg[7]_i_1_n_4 ,\add_temp_9_reg[7]_i_1_n_5 ,\add_temp_9_reg[7]_i_1_n_6 ,\add_temp_9_reg[7]_i_1_n_7 }),
        .S({\add_temp_9[7]_i_2_n_0 ,\add_temp_9[7]_i_3_n_0 ,\add_temp_9[7]_i_4_n_0 ,\add_temp_9[7]_i_5_n_0 }));
  FDRE \add_temp_9_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[11]_i_1_n_7 ),
        .Q(\add_temp_9_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_9_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg[11]_i_1_n_6 ),
        .Q(\add_temp_9_reg_n_0_[9] ),
        .R(Reset_In));
  FDRE \add_temp_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[3]_i_1_n_7 ),
        .Q(\add_temp_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \add_temp_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[11]_i_1_n_5 ),
        .Q(\add_temp_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \add_temp_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[11]_i_1_n_4 ),
        .Q(\add_temp_reg_n_0_[11] ),
        .R(Reset_In));
  CARRY4 \add_temp_reg[11]_i_1 
       (.CI(\add_temp_reg[7]_i_1_n_0 ),
        .CO({\add_temp_reg[11]_i_1_n_0 ,\add_temp_reg[11]_i_1_n_1 ,\add_temp_reg[11]_i_1_n_2 ,\add_temp_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_1_reg_n_0_[11] ,\sumpipe1_1_reg_n_0_[10] ,\sumpipe1_1_reg_n_0_[9] ,\sumpipe1_1_reg_n_0_[8] }),
        .O({\add_temp_reg[11]_i_1_n_4 ,\add_temp_reg[11]_i_1_n_5 ,\add_temp_reg[11]_i_1_n_6 ,\add_temp_reg[11]_i_1_n_7 }),
        .S({\add_temp[11]_i_2_n_0 ,\add_temp[11]_i_3_n_0 ,\add_temp[11]_i_4_n_0 ,\add_temp[11]_i_5_n_0 }));
  FDRE \add_temp_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[15]_i_1_n_7 ),
        .Q(\add_temp_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \add_temp_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[15]_i_1_n_6 ),
        .Q(\add_temp_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \add_temp_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[15]_i_1_n_5 ),
        .Q(\add_temp_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \add_temp_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[15]_i_1_n_4 ),
        .Q(\add_temp_reg_n_0_[15] ),
        .R(Reset_In));
  CARRY4 \add_temp_reg[15]_i_1 
       (.CI(\add_temp_reg[11]_i_1_n_0 ),
        .CO({\add_temp_reg[15]_i_1_n_0 ,\add_temp_reg[15]_i_1_n_1 ,\add_temp_reg[15]_i_1_n_2 ,\add_temp_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_1_reg_n_0_[15] ,\sumpipe1_1_reg_n_0_[14] ,\sumpipe1_1_reg_n_0_[13] ,\sumpipe1_1_reg_n_0_[12] }),
        .O({\add_temp_reg[15]_i_1_n_4 ,\add_temp_reg[15]_i_1_n_5 ,\add_temp_reg[15]_i_1_n_6 ,\add_temp_reg[15]_i_1_n_7 }),
        .S({\add_temp[15]_i_2_n_0 ,\add_temp[15]_i_3_n_0 ,\add_temp[15]_i_4_n_0 ,\add_temp[15]_i_5_n_0 }));
  FDRE \add_temp_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[19]_i_1_n_7 ),
        .Q(\add_temp_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \add_temp_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[19]_i_1_n_6 ),
        .Q(\add_temp_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \add_temp_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[19]_i_1_n_5 ),
        .Q(\add_temp_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \add_temp_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[19]_i_1_n_4 ),
        .Q(\add_temp_reg_n_0_[19] ),
        .R(Reset_In));
  CARRY4 \add_temp_reg[19]_i_1 
       (.CI(\add_temp_reg[15]_i_1_n_0 ),
        .CO({\add_temp_reg[19]_i_1_n_0 ,\add_temp_reg[19]_i_1_n_1 ,\add_temp_reg[19]_i_1_n_2 ,\add_temp_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_1_reg_n_0_[19] ,\sumpipe1_1_reg_n_0_[18] ,\sumpipe1_1_reg_n_0_[17] ,\sumpipe1_1_reg_n_0_[16] }),
        .O({\add_temp_reg[19]_i_1_n_4 ,\add_temp_reg[19]_i_1_n_5 ,\add_temp_reg[19]_i_1_n_6 ,\add_temp_reg[19]_i_1_n_7 }),
        .S({\add_temp[19]_i_2_n_0 ,\add_temp[19]_i_3_n_0 ,\add_temp[19]_i_4_n_0 ,\add_temp[19]_i_5_n_0 }));
  FDRE \add_temp_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[3]_i_1_n_6 ),
        .Q(\add_temp_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \add_temp_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[23]_i_1_n_7 ),
        .Q(\add_temp_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \add_temp_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[23]_i_1_n_6 ),
        .Q(\add_temp_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \add_temp_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[23]_i_1_n_5 ),
        .Q(\add_temp_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \add_temp_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[23]_i_1_n_4 ),
        .Q(\add_temp_reg_n_0_[23] ),
        .R(Reset_In));
  CARRY4 \add_temp_reg[23]_i_1 
       (.CI(\add_temp_reg[19]_i_1_n_0 ),
        .CO({\add_temp_reg[23]_i_1_n_0 ,\add_temp_reg[23]_i_1_n_1 ,\add_temp_reg[23]_i_1_n_2 ,\add_temp_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_1_reg_n_0_[23] ,\sumpipe1_1_reg_n_0_[22] ,\sumpipe1_1_reg_n_0_[21] ,\sumpipe1_1_reg_n_0_[20] }),
        .O({\add_temp_reg[23]_i_1_n_4 ,\add_temp_reg[23]_i_1_n_5 ,\add_temp_reg[23]_i_1_n_6 ,\add_temp_reg[23]_i_1_n_7 }),
        .S({\add_temp[23]_i_2_n_0 ,\add_temp[23]_i_3_n_0 ,\add_temp[23]_i_4_n_0 ,\add_temp[23]_i_5_n_0 }));
  FDRE \add_temp_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[27]_i_1_n_7 ),
        .Q(\add_temp_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \add_temp_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[27]_i_1_n_6 ),
        .Q(\add_temp_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \add_temp_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[27]_i_1_n_5 ),
        .Q(\add_temp_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \add_temp_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[27]_i_1_n_4 ),
        .Q(\add_temp_reg_n_0_[27] ),
        .R(Reset_In));
  CARRY4 \add_temp_reg[27]_i_1 
       (.CI(\add_temp_reg[23]_i_1_n_0 ),
        .CO({\add_temp_reg[27]_i_1_n_0 ,\add_temp_reg[27]_i_1_n_1 ,\add_temp_reg[27]_i_1_n_2 ,\add_temp_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_1_reg_n_0_[26] ,\sumpipe1_1_reg_n_0_[26] ,\sumpipe1_1_reg_n_0_[25] ,\sumpipe1_1_reg_n_0_[24] }),
        .O({\add_temp_reg[27]_i_1_n_4 ,\add_temp_reg[27]_i_1_n_5 ,\add_temp_reg[27]_i_1_n_6 ,\add_temp_reg[27]_i_1_n_7 }),
        .S({\add_temp[27]_i_2_n_0 ,\add_temp[27]_i_3_n_0 ,\add_temp[27]_i_4_n_0 ,\add_temp[27]_i_5_n_0 }));
  FDRE \add_temp_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[29]_i_1_n_7 ),
        .Q(\add_temp_reg_n_0_[28] ),
        .R(Reset_In));
  FDRE \add_temp_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[29]_i_1_n_6 ),
        .Q(\add_temp_reg_n_0_[29] ),
        .R(Reset_In));
  CARRY4 \add_temp_reg[29]_i_1 
       (.CI(\add_temp_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_temp_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_temp_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sumpipe1_1_reg_n_0_[26] }),
        .O({\NLW_add_temp_reg[29]_i_1_O_UNCONNECTED [3:2],\add_temp_reg[29]_i_1_n_6 ,\add_temp_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\add_temp[29]_i_2_n_0 ,\add_temp[29]_i_3_n_0 }));
  FDRE \add_temp_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[3]_i_1_n_5 ),
        .Q(\add_temp_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \add_temp_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[3]_i_1_n_4 ),
        .Q(\add_temp_reg_n_0_[3] ),
        .R(Reset_In));
  CARRY4 \add_temp_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_temp_reg[3]_i_1_n_0 ,\add_temp_reg[3]_i_1_n_1 ,\add_temp_reg[3]_i_1_n_2 ,\add_temp_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_1_reg_n_0_[3] ,\sumpipe1_1_reg_n_0_[2] ,\sumpipe1_1_reg_n_0_[1] ,\sumpipe1_1_reg_n_0_[0] }),
        .O({\add_temp_reg[3]_i_1_n_4 ,\add_temp_reg[3]_i_1_n_5 ,\add_temp_reg[3]_i_1_n_6 ,\add_temp_reg[3]_i_1_n_7 }),
        .S({\add_temp[3]_i_2_n_0 ,\add_temp[3]_i_3_n_0 ,\add_temp[3]_i_4_n_0 ,\add_temp[3]_i_5_n_0 }));
  FDRE \add_temp_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[7]_i_1_n_7 ),
        .Q(\add_temp_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \add_temp_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[7]_i_1_n_6 ),
        .Q(\add_temp_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \add_temp_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[7]_i_1_n_5 ),
        .Q(\add_temp_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \add_temp_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[7]_i_1_n_4 ),
        .Q(\add_temp_reg_n_0_[7] ),
        .R(Reset_In));
  CARRY4 \add_temp_reg[7]_i_1 
       (.CI(\add_temp_reg[3]_i_1_n_0 ),
        .CO({\add_temp_reg[7]_i_1_n_0 ,\add_temp_reg[7]_i_1_n_1 ,\add_temp_reg[7]_i_1_n_2 ,\add_temp_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumpipe1_1_reg_n_0_[7] ,\sumpipe1_1_reg_n_0_[6] ,\sumpipe1_1_reg_n_0_[5] ,\sumpipe1_1_reg_n_0_[4] }),
        .O({\add_temp_reg[7]_i_1_n_4 ,\add_temp_reg[7]_i_1_n_5 ,\add_temp_reg[7]_i_1_n_6 ,\add_temp_reg[7]_i_1_n_7 }),
        .S({\add_temp[7]_i_2_n_0 ,\add_temp[7]_i_3_n_0 ,\add_temp[7]_i_4_n_0 ,\add_temp[7]_i_5_n_0 }));
  FDRE \add_temp_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[11]_i_1_n_7 ),
        .Q(\add_temp_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \add_temp_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg[11]_i_1_n_6 ),
        .Q(\add_temp_reg_n_0_[9] ),
        .R(Reset_In));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][0]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][0]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[0]),
        .Q(\delay_pipeline_reg[12][0]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][10]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][10]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[10]),
        .Q(\delay_pipeline_reg[12][10]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][11]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][11]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[11]),
        .Q(\delay_pipeline_reg[12][11]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][12]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][12]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[12]),
        .Q(\delay_pipeline_reg[12][12]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][13]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][13]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[13]),
        .Q(\delay_pipeline_reg[12][13]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][1]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][1]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[1]),
        .Q(\delay_pipeline_reg[12][1]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][2]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][2]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[2]),
        .Q(\delay_pipeline_reg[12][2]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][3]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][3]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[3]),
        .Q(\delay_pipeline_reg[12][3]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][4]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][4]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[4]),
        .Q(\delay_pipeline_reg[12][4]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][5]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][5]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[5]),
        .Q(\delay_pipeline_reg[12][5]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][6]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][6]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[6]),
        .Q(\delay_pipeline_reg[12][6]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][7]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][7]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[7]),
        .Q(\delay_pipeline_reg[12][7]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][8]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][8]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[8]),
        .Q(\delay_pipeline_reg[12][8]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/delay_pipeline_reg[12] " *) 
  (* srl_name = "\inst/Input_Filter/delay_pipeline_reg[12][9]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 " *) 
  SRL16E \delay_pipeline_reg[12][9]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(P[9]),
        .Q(\delay_pipeline_reg[12][9]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ));
  FDRE \delay_pipeline_reg[13][0]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][0]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][0]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][10]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][10]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][10]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][11]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][11]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][11]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][12]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][12]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][12]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][13]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][13]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][13]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][1]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][1]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][1]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][2]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][2]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][2]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][3]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][3]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][3]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][4]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][4]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][4]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][5]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][5]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][5]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][6]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][6]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][6]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][7]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][7]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][7]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][8]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][8]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][8]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[13][9]_inst_Input_Filter_delay_pipeline_reg_r_12 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[12][9]_srl13___inst_Input_Filter_delay_pipeline_reg_r_11_n_0 ),
        .Q(\delay_pipeline_reg[13][9]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \delay_pipeline_reg[14][0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__12_n_0),
        .Q(\delay_pipeline_reg[14]_0 [0]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__2_n_0),
        .Q(\delay_pipeline_reg[14]_0 [10]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__1_n_0),
        .Q(\delay_pipeline_reg[14]_0 [11]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__0_n_0),
        .Q(\delay_pipeline_reg[14]_0 [12]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate_n_0),
        .Q(\delay_pipeline_reg[14]_0 [13]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__11_n_0),
        .Q(\delay_pipeline_reg[14]_0 [1]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__10_n_0),
        .Q(\delay_pipeline_reg[14]_0 [2]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__9_n_0),
        .Q(\delay_pipeline_reg[14]_0 [3]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__8_n_0),
        .Q(\delay_pipeline_reg[14]_0 [4]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__7_n_0),
        .Q(\delay_pipeline_reg[14]_0 [5]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__6_n_0),
        .Q(\delay_pipeline_reg[14]_0 [6]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__5_n_0),
        .Q(\delay_pipeline_reg[14]_0 [7]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__4_n_0),
        .Q(\delay_pipeline_reg[14]_0 [8]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[14][9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_gate__3_n_0),
        .Q(\delay_pipeline_reg[14]_0 [9]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [0]),
        .Q(\delay_pipeline_reg[15]_1 [0]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [10]),
        .Q(\delay_pipeline_reg[15]_1 [10]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [11]),
        .Q(\delay_pipeline_reg[15]_1 [11]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [12]),
        .Q(\delay_pipeline_reg[15]_1 [12]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [13]),
        .Q(\delay_pipeline_reg[15]_1 [13]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [1]),
        .Q(\delay_pipeline_reg[15]_1 [1]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [2]),
        .Q(\delay_pipeline_reg[15]_1 [2]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [3]),
        .Q(\delay_pipeline_reg[15]_1 [3]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [4]),
        .Q(\delay_pipeline_reg[15]_1 [4]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [5]),
        .Q(\delay_pipeline_reg[15]_1 [5]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [6]),
        .Q(\delay_pipeline_reg[15]_1 [6]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [7]),
        .Q(\delay_pipeline_reg[15]_1 [7]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [8]),
        .Q(\delay_pipeline_reg[15]_1 [8]),
        .R(Reset_In));
  FDRE \delay_pipeline_reg[15][9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_pipeline_reg[14]_0 [9]),
        .Q(\delay_pipeline_reg[15]_1 [9]),
        .R(Reset_In));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate
       (.I0(\delay_pipeline_reg[13][13]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__0
       (.I0(\delay_pipeline_reg[13][12]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__1
       (.I0(\delay_pipeline_reg[13][11]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__10
       (.I0(\delay_pipeline_reg[13][2]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__11
       (.I0(\delay_pipeline_reg[13][1]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__12
       (.I0(\delay_pipeline_reg[13][0]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__2
       (.I0(\delay_pipeline_reg[13][10]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__3
       (.I0(\delay_pipeline_reg[13][9]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__4
       (.I0(\delay_pipeline_reg[13][8]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__5
       (.I0(\delay_pipeline_reg[13][7]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__6
       (.I0(\delay_pipeline_reg[13][6]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__7
       (.I0(\delay_pipeline_reg[13][5]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__8
       (.I0(\delay_pipeline_reg[13][4]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delay_pipeline_reg_gate__9
       (.I0(\delay_pipeline_reg[13][3]_inst_Input_Filter_delay_pipeline_reg_r_12_n_0 ),
        .I1(delay_pipeline_reg_r_12_n_0),
        .O(delay_pipeline_reg_gate__9_n_0));
  FDRE delay_pipeline_reg_r
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(delay_pipeline_reg_r_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_0
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_n_0),
        .Q(delay_pipeline_reg_r_0_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_1
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_0_n_0),
        .Q(delay_pipeline_reg_r_1_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_10
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_9_n_0),
        .Q(delay_pipeline_reg_r_10_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_11
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_10_n_0),
        .Q(delay_pipeline_reg_r_11_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_12
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_11_n_0),
        .Q(delay_pipeline_reg_r_12_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_2
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_1_n_0),
        .Q(delay_pipeline_reg_r_2_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_3
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_2_n_0),
        .Q(delay_pipeline_reg_r_3_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_4
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_3_n_0),
        .Q(delay_pipeline_reg_r_4_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_5
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_4_n_0),
        .Q(delay_pipeline_reg_r_5_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_6
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_5_n_0),
        .Q(delay_pipeline_reg_r_6_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_7
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_6_n_0),
        .Q(delay_pipeline_reg_r_7_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_8
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_7_n_0),
        .Q(delay_pipeline_reg_r_8_n_0),
        .R(Reset_In));
  FDRE delay_pipeline_reg_r_9
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(delay_pipeline_reg_r_8_n_0),
        .Q(delay_pipeline_reg_r_9_n_0),
        .R(Reset_In));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product10_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product9_reg_n_24,product9_reg_n_25,product9_reg_n_26,product9_reg_n_27,product9_reg_n_28,product9_reg_n_29,product9_reg_n_30,product9_reg_n_31,product9_reg_n_32,product9_reg_n_33,product9_reg_n_34,product9_reg_n_35,product9_reg_n_36,product9_reg_n_37,product9_reg_n_38,product9_reg_n_39,product9_reg_n_40,product9_reg_n_41,product9_reg_n_42,product9_reg_n_43,product9_reg_n_44,product9_reg_n_45,product9_reg_n_46,product9_reg_n_47,product9_reg_n_48,product9_reg_n_49,product9_reg_n_50,product9_reg_n_51,product9_reg_n_52,product9_reg_n_53}),
        .ACOUT({product10_reg_n_24,product10_reg_n_25,product10_reg_n_26,product10_reg_n_27,product10_reg_n_28,product10_reg_n_29,product10_reg_n_30,product10_reg_n_31,product10_reg_n_32,product10_reg_n_33,product10_reg_n_34,product10_reg_n_35,product10_reg_n_36,product10_reg_n_37,product10_reg_n_38,product10_reg_n_39,product10_reg_n_40,product10_reg_n_41,product10_reg_n_42,product10_reg_n_43,product10_reg_n_44,product10_reg_n_45,product10_reg_n_46,product10_reg_n_47,product10_reg_n_48,product10_reg_n_49,product10_reg_n_50,product10_reg_n_51,product10_reg_n_52,product10_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product10_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product10_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product10_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product10_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product10_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product10_reg_P_UNCONNECTED[47:24],product10_reg_n_82,product10_reg_n_83,product10_reg_n_84,product10_reg_n_85,product10_reg_n_86,product10_reg_n_87,product10_reg_n_88,product10_reg_n_89,product10_reg_n_90,product10_reg_n_91,product10_reg_n_92,product10_reg_n_93,product10_reg_n_94,product10_reg_n_95,product10_reg_n_96,product10_reg_n_97,product10_reg_n_98,product10_reg_n_99,product10_reg_n_100,product10_reg_n_101,product10_reg_n_102,product10_reg_n_103,product10_reg_n_104,product10_reg_n_105}),
        .PATTERNBDETECT(NLW_product10_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product10_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product10_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product10_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product11_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product10_reg_n_24,product10_reg_n_25,product10_reg_n_26,product10_reg_n_27,product10_reg_n_28,product10_reg_n_29,product10_reg_n_30,product10_reg_n_31,product10_reg_n_32,product10_reg_n_33,product10_reg_n_34,product10_reg_n_35,product10_reg_n_36,product10_reg_n_37,product10_reg_n_38,product10_reg_n_39,product10_reg_n_40,product10_reg_n_41,product10_reg_n_42,product10_reg_n_43,product10_reg_n_44,product10_reg_n_45,product10_reg_n_46,product10_reg_n_47,product10_reg_n_48,product10_reg_n_49,product10_reg_n_50,product10_reg_n_51,product10_reg_n_52,product10_reg_n_53}),
        .ACOUT({product11_reg_n_24,product11_reg_n_25,product11_reg_n_26,product11_reg_n_27,product11_reg_n_28,product11_reg_n_29,product11_reg_n_30,product11_reg_n_31,product11_reg_n_32,product11_reg_n_33,product11_reg_n_34,product11_reg_n_35,product11_reg_n_36,product11_reg_n_37,product11_reg_n_38,product11_reg_n_39,product11_reg_n_40,product11_reg_n_41,product11_reg_n_42,product11_reg_n_43,product11_reg_n_44,product11_reg_n_45,product11_reg_n_46,product11_reg_n_47,product11_reg_n_48,product11_reg_n_49,product11_reg_n_50,product11_reg_n_51,product11_reg_n_52,product11_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product11_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product11_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product11_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product11_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product11_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product11_reg_P_UNCONNECTED[47:24],product11_reg_n_82,product11_reg_n_83,product11_reg_n_84,product11_reg_n_85,product11_reg_n_86,product11_reg_n_87,product11_reg_n_88,product11_reg_n_89,product11_reg_n_90,product11_reg_n_91,product11_reg_n_92,product11_reg_n_93,product11_reg_n_94,product11_reg_n_95,product11_reg_n_96,product11_reg_n_97,product11_reg_n_98,product11_reg_n_99,product11_reg_n_100,product11_reg_n_101,product11_reg_n_102,product11_reg_n_103,product11_reg_n_104,product11_reg_n_105}),
        .PATTERNBDETECT(NLW_product11_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product11_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product11_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product11_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product12_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product11_reg_n_24,product11_reg_n_25,product11_reg_n_26,product11_reg_n_27,product11_reg_n_28,product11_reg_n_29,product11_reg_n_30,product11_reg_n_31,product11_reg_n_32,product11_reg_n_33,product11_reg_n_34,product11_reg_n_35,product11_reg_n_36,product11_reg_n_37,product11_reg_n_38,product11_reg_n_39,product11_reg_n_40,product11_reg_n_41,product11_reg_n_42,product11_reg_n_43,product11_reg_n_44,product11_reg_n_45,product11_reg_n_46,product11_reg_n_47,product11_reg_n_48,product11_reg_n_49,product11_reg_n_50,product11_reg_n_51,product11_reg_n_52,product11_reg_n_53}),
        .ACOUT({product12_reg_n_24,product12_reg_n_25,product12_reg_n_26,product12_reg_n_27,product12_reg_n_28,product12_reg_n_29,product12_reg_n_30,product12_reg_n_31,product12_reg_n_32,product12_reg_n_33,product12_reg_n_34,product12_reg_n_35,product12_reg_n_36,product12_reg_n_37,product12_reg_n_38,product12_reg_n_39,product12_reg_n_40,product12_reg_n_41,product12_reg_n_42,product12_reg_n_43,product12_reg_n_44,product12_reg_n_45,product12_reg_n_46,product12_reg_n_47,product12_reg_n_48,product12_reg_n_49,product12_reg_n_50,product12_reg_n_51,product12_reg_n_52,product12_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product12_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product12_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product12_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product12_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product12_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product12_reg_P_UNCONNECTED[47:24],product12_reg_n_82,product12_reg_n_83,product12_reg_n_84,product12_reg_n_85,product12_reg_n_86,product12_reg_n_87,product12_reg_n_88,product12_reg_n_89,product12_reg_n_90,product12_reg_n_91,product12_reg_n_92,product12_reg_n_93,product12_reg_n_94,product12_reg_n_95,product12_reg_n_96,product12_reg_n_97,product12_reg_n_98,product12_reg_n_99,product12_reg_n_100,product12_reg_n_101,product12_reg_n_102,product12_reg_n_103,product12_reg_n_104,product12_reg_n_105}),
        .PATTERNBDETECT(NLW_product12_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product12_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product12_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product12_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product13_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product12_reg_n_24,product12_reg_n_25,product12_reg_n_26,product12_reg_n_27,product12_reg_n_28,product12_reg_n_29,product12_reg_n_30,product12_reg_n_31,product12_reg_n_32,product12_reg_n_33,product12_reg_n_34,product12_reg_n_35,product12_reg_n_36,product12_reg_n_37,product12_reg_n_38,product12_reg_n_39,product12_reg_n_40,product12_reg_n_41,product12_reg_n_42,product12_reg_n_43,product12_reg_n_44,product12_reg_n_45,product12_reg_n_46,product12_reg_n_47,product12_reg_n_48,product12_reg_n_49,product12_reg_n_50,product12_reg_n_51,product12_reg_n_52,product12_reg_n_53}),
        .ACOUT({product13_reg_n_24,product13_reg_n_25,product13_reg_n_26,product13_reg_n_27,product13_reg_n_28,product13_reg_n_29,product13_reg_n_30,product13_reg_n_31,product13_reg_n_32,product13_reg_n_33,product13_reg_n_34,product13_reg_n_35,product13_reg_n_36,product13_reg_n_37,product13_reg_n_38,product13_reg_n_39,product13_reg_n_40,product13_reg_n_41,product13_reg_n_42,product13_reg_n_43,product13_reg_n_44,product13_reg_n_45,product13_reg_n_46,product13_reg_n_47,product13_reg_n_48,product13_reg_n_49,product13_reg_n_50,product13_reg_n_51,product13_reg_n_52,product13_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product13_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product13_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product13_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product13_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product13_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product13_reg_P_UNCONNECTED[47:24],product13_reg_n_82,product13_reg_n_83,product13_reg_n_84,product13_reg_n_85,product13_reg_n_86,product13_reg_n_87,product13_reg_n_88,product13_reg_n_89,product13_reg_n_90,product13_reg_n_91,product13_reg_n_92,product13_reg_n_93,product13_reg_n_94,product13_reg_n_95,product13_reg_n_96,product13_reg_n_97,product13_reg_n_98,product13_reg_n_99,product13_reg_n_100,product13_reg_n_101,product13_reg_n_102,product13_reg_n_103,product13_reg_n_104,product13_reg_n_105}),
        .PATTERNBDETECT(NLW_product13_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product13_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product13_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product13_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product14_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product13_reg_n_24,product13_reg_n_25,product13_reg_n_26,product13_reg_n_27,product13_reg_n_28,product13_reg_n_29,product13_reg_n_30,product13_reg_n_31,product13_reg_n_32,product13_reg_n_33,product13_reg_n_34,product13_reg_n_35,product13_reg_n_36,product13_reg_n_37,product13_reg_n_38,product13_reg_n_39,product13_reg_n_40,product13_reg_n_41,product13_reg_n_42,product13_reg_n_43,product13_reg_n_44,product13_reg_n_45,product13_reg_n_46,product13_reg_n_47,product13_reg_n_48,product13_reg_n_49,product13_reg_n_50,product13_reg_n_51,product13_reg_n_52,product13_reg_n_53}),
        .ACOUT({product14_reg_n_24,product14_reg_n_25,product14_reg_n_26,product14_reg_n_27,product14_reg_n_28,product14_reg_n_29,product14_reg_n_30,product14_reg_n_31,product14_reg_n_32,product14_reg_n_33,product14_reg_n_34,product14_reg_n_35,product14_reg_n_36,product14_reg_n_37,product14_reg_n_38,product14_reg_n_39,product14_reg_n_40,product14_reg_n_41,product14_reg_n_42,product14_reg_n_43,product14_reg_n_44,product14_reg_n_45,product14_reg_n_46,product14_reg_n_47,product14_reg_n_48,product14_reg_n_49,product14_reg_n_50,product14_reg_n_51,product14_reg_n_52,product14_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product14_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product14_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product14_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product14_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product14_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product14_reg_P_UNCONNECTED[47:24],product14_reg_n_82,product14_reg_n_83,product14_reg_n_84,product14_reg_n_85,product14_reg_n_86,product14_reg_n_87,product14_reg_n_88,product14_reg_n_89,product14_reg_n_90,product14_reg_n_91,product14_reg_n_92,product14_reg_n_93,product14_reg_n_94,product14_reg_n_95,product14_reg_n_96,product14_reg_n_97,product14_reg_n_98,product14_reg_n_99,product14_reg_n_100,product14_reg_n_101,product14_reg_n_102,product14_reg_n_103,product14_reg_n_104,product14_reg_n_105}),
        .PATTERNBDETECT(NLW_product14_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product14_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product14_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product14_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product15_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product14_reg_n_24,product14_reg_n_25,product14_reg_n_26,product14_reg_n_27,product14_reg_n_28,product14_reg_n_29,product14_reg_n_30,product14_reg_n_31,product14_reg_n_32,product14_reg_n_33,product14_reg_n_34,product14_reg_n_35,product14_reg_n_36,product14_reg_n_37,product14_reg_n_38,product14_reg_n_39,product14_reg_n_40,product14_reg_n_41,product14_reg_n_42,product14_reg_n_43,product14_reg_n_44,product14_reg_n_45,product14_reg_n_46,product14_reg_n_47,product14_reg_n_48,product14_reg_n_49,product14_reg_n_50,product14_reg_n_51,product14_reg_n_52,product14_reg_n_53}),
        .ACOUT({product15_reg_n_24,product15_reg_n_25,product15_reg_n_26,product15_reg_n_27,product15_reg_n_28,product15_reg_n_29,product15_reg_n_30,product15_reg_n_31,product15_reg_n_32,product15_reg_n_33,product15_reg_n_34,product15_reg_n_35,product15_reg_n_36,product15_reg_n_37,product15_reg_n_38,product15_reg_n_39,product15_reg_n_40,product15_reg_n_41,product15_reg_n_42,product15_reg_n_43,product15_reg_n_44,product15_reg_n_45,product15_reg_n_46,product15_reg_n_47,product15_reg_n_48,product15_reg_n_49,product15_reg_n_50,product15_reg_n_51,product15_reg_n_52,product15_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product15_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product15_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product15_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product15_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product15_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product15_reg_P_UNCONNECTED[47:24],product15_reg_n_82,product15_reg_n_83,product15_reg_n_84,product15_reg_n_85,product15_reg_n_86,product15_reg_n_87,product15_reg_n_88,product15_reg_n_89,product15_reg_n_90,product15_reg_n_91,product15_reg_n_92,product15_reg_n_93,product15_reg_n_94,product15_reg_n_95,product15_reg_n_96,product15_reg_n_97,product15_reg_n_98,product15_reg_n_99,product15_reg_n_100,product15_reg_n_101,product15_reg_n_102,product15_reg_n_103,product15_reg_n_104,product15_reg_n_105}),
        .PATTERNBDETECT(NLW_product15_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product15_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product15_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product15_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product16_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product15_reg_n_24,product15_reg_n_25,product15_reg_n_26,product15_reg_n_27,product15_reg_n_28,product15_reg_n_29,product15_reg_n_30,product15_reg_n_31,product15_reg_n_32,product15_reg_n_33,product15_reg_n_34,product15_reg_n_35,product15_reg_n_36,product15_reg_n_37,product15_reg_n_38,product15_reg_n_39,product15_reg_n_40,product15_reg_n_41,product15_reg_n_42,product15_reg_n_43,product15_reg_n_44,product15_reg_n_45,product15_reg_n_46,product15_reg_n_47,product15_reg_n_48,product15_reg_n_49,product15_reg_n_50,product15_reg_n_51,product15_reg_n_52,product15_reg_n_53}),
        .ACOUT(NLW_product16_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product16_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product16_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product16_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product16_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product16_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product16_reg_P_UNCONNECTED[47:24],product16_reg_n_82,product16_reg_n_83,product16_reg_n_84,product16_reg_n_85,product16_reg_n_86,product16_reg_n_87,product16_reg_n_88,product16_reg_n_89,product16_reg_n_90,product16_reg_n_91,product16_reg_n_92,product16_reg_n_93,product16_reg_n_94,product16_reg_n_95,product16_reg_n_96,product16_reg_n_97,product16_reg_n_98,product16_reg_n_99,product16_reg_n_100,product16_reg_n_101,product16_reg_n_102,product16_reg_n_103,product16_reg_n_104,product16_reg_n_105}),
        .PATTERNBDETECT(NLW_product16_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product16_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product16_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product16_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product17_reg
       (.A({\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 [13],\delay_pipeline_reg[14]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product17_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product17_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product17_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product17_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product17_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product17_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product17_reg_P_UNCONNECTED[47:29],product17_reg_n_77,product17_reg_n_78,product17_reg_n_79,product17_reg_n_80,product17_reg_n_81,product17_reg_n_82,product17_reg_n_83,product17_reg_n_84,product17_reg_n_85,product17_reg_n_86,product17_reg_n_87,product17_reg_n_88,product17_reg_n_89,product17_reg_n_90,product17_reg_n_91,product17_reg_n_92,product17_reg_n_93,product17_reg_n_94,product17_reg_n_95,product17_reg_n_96,product17_reg_n_97,product17_reg_n_98,product17_reg_n_99,product17_reg_n_100,product17_reg_n_101,product17_reg_n_102,product17_reg_n_103,product17_reg_n_104,product17_reg_n_105}),
        .PATTERNBDETECT(NLW_product17_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product17_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product17_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product17_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product18_reg
       (.A({\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 [13],\delay_pipeline_reg[15]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({product18_reg_n_24,product18_reg_n_25,product18_reg_n_26,product18_reg_n_27,product18_reg_n_28,product18_reg_n_29,product18_reg_n_30,product18_reg_n_31,product18_reg_n_32,product18_reg_n_33,product18_reg_n_34,product18_reg_n_35,product18_reg_n_36,product18_reg_n_37,product18_reg_n_38,product18_reg_n_39,product18_reg_n_40,product18_reg_n_41,product18_reg_n_42,product18_reg_n_43,product18_reg_n_44,product18_reg_n_45,product18_reg_n_46,product18_reg_n_47,product18_reg_n_48,product18_reg_n_49,product18_reg_n_50,product18_reg_n_51,product18_reg_n_52,product18_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product18_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product18_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product18_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product18_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product18_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product18_reg_P_UNCONNECTED[47:24],product18_reg_n_82,product18_reg_n_83,product18_reg_n_84,product18_reg_n_85,product18_reg_n_86,product18_reg_n_87,product18_reg_n_88,product18_reg_n_89,product18_reg_n_90,product18_reg_n_91,product18_reg_n_92,product18_reg_n_93,product18_reg_n_94,product18_reg_n_95,product18_reg_n_96,product18_reg_n_97,product18_reg_n_98,product18_reg_n_99,product18_reg_n_100,product18_reg_n_101,product18_reg_n_102,product18_reg_n_103,product18_reg_n_104,product18_reg_n_105}),
        .PATTERNBDETECT(NLW_product18_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product18_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product18_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product18_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product19_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product18_reg_n_24,product18_reg_n_25,product18_reg_n_26,product18_reg_n_27,product18_reg_n_28,product18_reg_n_29,product18_reg_n_30,product18_reg_n_31,product18_reg_n_32,product18_reg_n_33,product18_reg_n_34,product18_reg_n_35,product18_reg_n_36,product18_reg_n_37,product18_reg_n_38,product18_reg_n_39,product18_reg_n_40,product18_reg_n_41,product18_reg_n_42,product18_reg_n_43,product18_reg_n_44,product18_reg_n_45,product18_reg_n_46,product18_reg_n_47,product18_reg_n_48,product18_reg_n_49,product18_reg_n_50,product18_reg_n_51,product18_reg_n_52,product18_reg_n_53}),
        .ACOUT({product19_reg_n_24,product19_reg_n_25,product19_reg_n_26,product19_reg_n_27,product19_reg_n_28,product19_reg_n_29,product19_reg_n_30,product19_reg_n_31,product19_reg_n_32,product19_reg_n_33,product19_reg_n_34,product19_reg_n_35,product19_reg_n_36,product19_reg_n_37,product19_reg_n_38,product19_reg_n_39,product19_reg_n_40,product19_reg_n_41,product19_reg_n_42,product19_reg_n_43,product19_reg_n_44,product19_reg_n_45,product19_reg_n_46,product19_reg_n_47,product19_reg_n_48,product19_reg_n_49,product19_reg_n_50,product19_reg_n_51,product19_reg_n_52,product19_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product19_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product19_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product19_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product19_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product19_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product19_reg_P_UNCONNECTED[47:24],product19_reg_n_82,product19_reg_n_83,product19_reg_n_84,product19_reg_n_85,product19_reg_n_86,product19_reg_n_87,product19_reg_n_88,product19_reg_n_89,product19_reg_n_90,product19_reg_n_91,product19_reg_n_92,product19_reg_n_93,product19_reg_n_94,product19_reg_n_95,product19_reg_n_96,product19_reg_n_97,product19_reg_n_98,product19_reg_n_99,product19_reg_n_100,product19_reg_n_101,product19_reg_n_102,product19_reg_n_103,product19_reg_n_104,product19_reg_n_105}),
        .PATTERNBDETECT(NLW_product19_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product19_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product19_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product19_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product20_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product19_reg_n_24,product19_reg_n_25,product19_reg_n_26,product19_reg_n_27,product19_reg_n_28,product19_reg_n_29,product19_reg_n_30,product19_reg_n_31,product19_reg_n_32,product19_reg_n_33,product19_reg_n_34,product19_reg_n_35,product19_reg_n_36,product19_reg_n_37,product19_reg_n_38,product19_reg_n_39,product19_reg_n_40,product19_reg_n_41,product19_reg_n_42,product19_reg_n_43,product19_reg_n_44,product19_reg_n_45,product19_reg_n_46,product19_reg_n_47,product19_reg_n_48,product19_reg_n_49,product19_reg_n_50,product19_reg_n_51,product19_reg_n_52,product19_reg_n_53}),
        .ACOUT({product20_reg_n_24,product20_reg_n_25,product20_reg_n_26,product20_reg_n_27,product20_reg_n_28,product20_reg_n_29,product20_reg_n_30,product20_reg_n_31,product20_reg_n_32,product20_reg_n_33,product20_reg_n_34,product20_reg_n_35,product20_reg_n_36,product20_reg_n_37,product20_reg_n_38,product20_reg_n_39,product20_reg_n_40,product20_reg_n_41,product20_reg_n_42,product20_reg_n_43,product20_reg_n_44,product20_reg_n_45,product20_reg_n_46,product20_reg_n_47,product20_reg_n_48,product20_reg_n_49,product20_reg_n_50,product20_reg_n_51,product20_reg_n_52,product20_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product20_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product20_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product20_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product20_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product20_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product20_reg_P_UNCONNECTED[47:24],product20_reg_n_82,product20_reg_n_83,product20_reg_n_84,product20_reg_n_85,product20_reg_n_86,product20_reg_n_87,product20_reg_n_88,product20_reg_n_89,product20_reg_n_90,product20_reg_n_91,product20_reg_n_92,product20_reg_n_93,product20_reg_n_94,product20_reg_n_95,product20_reg_n_96,product20_reg_n_97,product20_reg_n_98,product20_reg_n_99,product20_reg_n_100,product20_reg_n_101,product20_reg_n_102,product20_reg_n_103,product20_reg_n_104,product20_reg_n_105}),
        .PATTERNBDETECT(NLW_product20_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product20_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product20_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product20_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product21_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product20_reg_n_24,product20_reg_n_25,product20_reg_n_26,product20_reg_n_27,product20_reg_n_28,product20_reg_n_29,product20_reg_n_30,product20_reg_n_31,product20_reg_n_32,product20_reg_n_33,product20_reg_n_34,product20_reg_n_35,product20_reg_n_36,product20_reg_n_37,product20_reg_n_38,product20_reg_n_39,product20_reg_n_40,product20_reg_n_41,product20_reg_n_42,product20_reg_n_43,product20_reg_n_44,product20_reg_n_45,product20_reg_n_46,product20_reg_n_47,product20_reg_n_48,product20_reg_n_49,product20_reg_n_50,product20_reg_n_51,product20_reg_n_52,product20_reg_n_53}),
        .ACOUT({product21_reg_n_24,product21_reg_n_25,product21_reg_n_26,product21_reg_n_27,product21_reg_n_28,product21_reg_n_29,product21_reg_n_30,product21_reg_n_31,product21_reg_n_32,product21_reg_n_33,product21_reg_n_34,product21_reg_n_35,product21_reg_n_36,product21_reg_n_37,product21_reg_n_38,product21_reg_n_39,product21_reg_n_40,product21_reg_n_41,product21_reg_n_42,product21_reg_n_43,product21_reg_n_44,product21_reg_n_45,product21_reg_n_46,product21_reg_n_47,product21_reg_n_48,product21_reg_n_49,product21_reg_n_50,product21_reg_n_51,product21_reg_n_52,product21_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product21_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product21_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product21_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product21_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product21_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product21_reg_P_UNCONNECTED[47:24],product21_reg_n_82,product21_reg_n_83,product21_reg_n_84,product21_reg_n_85,product21_reg_n_86,product21_reg_n_87,product21_reg_n_88,product21_reg_n_89,product21_reg_n_90,product21_reg_n_91,product21_reg_n_92,product21_reg_n_93,product21_reg_n_94,product21_reg_n_95,product21_reg_n_96,product21_reg_n_97,product21_reg_n_98,product21_reg_n_99,product21_reg_n_100,product21_reg_n_101,product21_reg_n_102,product21_reg_n_103,product21_reg_n_104,product21_reg_n_105}),
        .PATTERNBDETECT(NLW_product21_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product21_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product21_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product21_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product22_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product21_reg_n_24,product21_reg_n_25,product21_reg_n_26,product21_reg_n_27,product21_reg_n_28,product21_reg_n_29,product21_reg_n_30,product21_reg_n_31,product21_reg_n_32,product21_reg_n_33,product21_reg_n_34,product21_reg_n_35,product21_reg_n_36,product21_reg_n_37,product21_reg_n_38,product21_reg_n_39,product21_reg_n_40,product21_reg_n_41,product21_reg_n_42,product21_reg_n_43,product21_reg_n_44,product21_reg_n_45,product21_reg_n_46,product21_reg_n_47,product21_reg_n_48,product21_reg_n_49,product21_reg_n_50,product21_reg_n_51,product21_reg_n_52,product21_reg_n_53}),
        .ACOUT({product22_reg_n_24,product22_reg_n_25,product22_reg_n_26,product22_reg_n_27,product22_reg_n_28,product22_reg_n_29,product22_reg_n_30,product22_reg_n_31,product22_reg_n_32,product22_reg_n_33,product22_reg_n_34,product22_reg_n_35,product22_reg_n_36,product22_reg_n_37,product22_reg_n_38,product22_reg_n_39,product22_reg_n_40,product22_reg_n_41,product22_reg_n_42,product22_reg_n_43,product22_reg_n_44,product22_reg_n_45,product22_reg_n_46,product22_reg_n_47,product22_reg_n_48,product22_reg_n_49,product22_reg_n_50,product22_reg_n_51,product22_reg_n_52,product22_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product22_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product22_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product22_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product22_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product22_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product22_reg_P_UNCONNECTED[47:24],product22_reg_n_82,product22_reg_n_83,product22_reg_n_84,product22_reg_n_85,product22_reg_n_86,product22_reg_n_87,product22_reg_n_88,product22_reg_n_89,product22_reg_n_90,product22_reg_n_91,product22_reg_n_92,product22_reg_n_93,product22_reg_n_94,product22_reg_n_95,product22_reg_n_96,product22_reg_n_97,product22_reg_n_98,product22_reg_n_99,product22_reg_n_100,product22_reg_n_101,product22_reg_n_102,product22_reg_n_103,product22_reg_n_104,product22_reg_n_105}),
        .PATTERNBDETECT(NLW_product22_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product22_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product22_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product22_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product23_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product22_reg_n_24,product22_reg_n_25,product22_reg_n_26,product22_reg_n_27,product22_reg_n_28,product22_reg_n_29,product22_reg_n_30,product22_reg_n_31,product22_reg_n_32,product22_reg_n_33,product22_reg_n_34,product22_reg_n_35,product22_reg_n_36,product22_reg_n_37,product22_reg_n_38,product22_reg_n_39,product22_reg_n_40,product22_reg_n_41,product22_reg_n_42,product22_reg_n_43,product22_reg_n_44,product22_reg_n_45,product22_reg_n_46,product22_reg_n_47,product22_reg_n_48,product22_reg_n_49,product22_reg_n_50,product22_reg_n_51,product22_reg_n_52,product22_reg_n_53}),
        .ACOUT({product23_reg_n_24,product23_reg_n_25,product23_reg_n_26,product23_reg_n_27,product23_reg_n_28,product23_reg_n_29,product23_reg_n_30,product23_reg_n_31,product23_reg_n_32,product23_reg_n_33,product23_reg_n_34,product23_reg_n_35,product23_reg_n_36,product23_reg_n_37,product23_reg_n_38,product23_reg_n_39,product23_reg_n_40,product23_reg_n_41,product23_reg_n_42,product23_reg_n_43,product23_reg_n_44,product23_reg_n_45,product23_reg_n_46,product23_reg_n_47,product23_reg_n_48,product23_reg_n_49,product23_reg_n_50,product23_reg_n_51,product23_reg_n_52,product23_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product23_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product23_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product23_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product23_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product23_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product23_reg_P_UNCONNECTED[47:24],product23_reg_n_82,product23_reg_n_83,product23_reg_n_84,product23_reg_n_85,product23_reg_n_86,product23_reg_n_87,product23_reg_n_88,product23_reg_n_89,product23_reg_n_90,product23_reg_n_91,product23_reg_n_92,product23_reg_n_93,product23_reg_n_94,product23_reg_n_95,product23_reg_n_96,product23_reg_n_97,product23_reg_n_98,product23_reg_n_99,product23_reg_n_100,product23_reg_n_101,product23_reg_n_102,product23_reg_n_103,product23_reg_n_104,product23_reg_n_105}),
        .PATTERNBDETECT(NLW_product23_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product23_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product23_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product23_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product24_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product23_reg_n_24,product23_reg_n_25,product23_reg_n_26,product23_reg_n_27,product23_reg_n_28,product23_reg_n_29,product23_reg_n_30,product23_reg_n_31,product23_reg_n_32,product23_reg_n_33,product23_reg_n_34,product23_reg_n_35,product23_reg_n_36,product23_reg_n_37,product23_reg_n_38,product23_reg_n_39,product23_reg_n_40,product23_reg_n_41,product23_reg_n_42,product23_reg_n_43,product23_reg_n_44,product23_reg_n_45,product23_reg_n_46,product23_reg_n_47,product23_reg_n_48,product23_reg_n_49,product23_reg_n_50,product23_reg_n_51,product23_reg_n_52,product23_reg_n_53}),
        .ACOUT({product24_reg_n_24,product24_reg_n_25,product24_reg_n_26,product24_reg_n_27,product24_reg_n_28,product24_reg_n_29,product24_reg_n_30,product24_reg_n_31,product24_reg_n_32,product24_reg_n_33,product24_reg_n_34,product24_reg_n_35,product24_reg_n_36,product24_reg_n_37,product24_reg_n_38,product24_reg_n_39,product24_reg_n_40,product24_reg_n_41,product24_reg_n_42,product24_reg_n_43,product24_reg_n_44,product24_reg_n_45,product24_reg_n_46,product24_reg_n_47,product24_reg_n_48,product24_reg_n_49,product24_reg_n_50,product24_reg_n_51,product24_reg_n_52,product24_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product24_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product24_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product24_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product24_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product24_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product24_reg_P_UNCONNECTED[47:24],product24_reg_n_82,product24_reg_n_83,product24_reg_n_84,product24_reg_n_85,product24_reg_n_86,product24_reg_n_87,product24_reg_n_88,product24_reg_n_89,product24_reg_n_90,product24_reg_n_91,product24_reg_n_92,product24_reg_n_93,product24_reg_n_94,product24_reg_n_95,product24_reg_n_96,product24_reg_n_97,product24_reg_n_98,product24_reg_n_99,product24_reg_n_100,product24_reg_n_101,product24_reg_n_102,product24_reg_n_103,product24_reg_n_104,product24_reg_n_105}),
        .PATTERNBDETECT(NLW_product24_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product24_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product24_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product24_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product25_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product24_reg_n_24,product24_reg_n_25,product24_reg_n_26,product24_reg_n_27,product24_reg_n_28,product24_reg_n_29,product24_reg_n_30,product24_reg_n_31,product24_reg_n_32,product24_reg_n_33,product24_reg_n_34,product24_reg_n_35,product24_reg_n_36,product24_reg_n_37,product24_reg_n_38,product24_reg_n_39,product24_reg_n_40,product24_reg_n_41,product24_reg_n_42,product24_reg_n_43,product24_reg_n_44,product24_reg_n_45,product24_reg_n_46,product24_reg_n_47,product24_reg_n_48,product24_reg_n_49,product24_reg_n_50,product24_reg_n_51,product24_reg_n_52,product24_reg_n_53}),
        .ACOUT({product25_reg_n_24,product25_reg_n_25,product25_reg_n_26,product25_reg_n_27,product25_reg_n_28,product25_reg_n_29,product25_reg_n_30,product25_reg_n_31,product25_reg_n_32,product25_reg_n_33,product25_reg_n_34,product25_reg_n_35,product25_reg_n_36,product25_reg_n_37,product25_reg_n_38,product25_reg_n_39,product25_reg_n_40,product25_reg_n_41,product25_reg_n_42,product25_reg_n_43,product25_reg_n_44,product25_reg_n_45,product25_reg_n_46,product25_reg_n_47,product25_reg_n_48,product25_reg_n_49,product25_reg_n_50,product25_reg_n_51,product25_reg_n_52,product25_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product25_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product25_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product25_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product25_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product25_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product25_reg_P_UNCONNECTED[47:24],product25_reg_n_82,product25_reg_n_83,product25_reg_n_84,product25_reg_n_85,product25_reg_n_86,product25_reg_n_87,product25_reg_n_88,product25_reg_n_89,product25_reg_n_90,product25_reg_n_91,product25_reg_n_92,product25_reg_n_93,product25_reg_n_94,product25_reg_n_95,product25_reg_n_96,product25_reg_n_97,product25_reg_n_98,product25_reg_n_99,product25_reg_n_100,product25_reg_n_101,product25_reg_n_102,product25_reg_n_103,product25_reg_n_104,product25_reg_n_105}),
        .PATTERNBDETECT(NLW_product25_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product25_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product25_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product25_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product26_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product25_reg_n_24,product25_reg_n_25,product25_reg_n_26,product25_reg_n_27,product25_reg_n_28,product25_reg_n_29,product25_reg_n_30,product25_reg_n_31,product25_reg_n_32,product25_reg_n_33,product25_reg_n_34,product25_reg_n_35,product25_reg_n_36,product25_reg_n_37,product25_reg_n_38,product25_reg_n_39,product25_reg_n_40,product25_reg_n_41,product25_reg_n_42,product25_reg_n_43,product25_reg_n_44,product25_reg_n_45,product25_reg_n_46,product25_reg_n_47,product25_reg_n_48,product25_reg_n_49,product25_reg_n_50,product25_reg_n_51,product25_reg_n_52,product25_reg_n_53}),
        .ACOUT({product26_reg_n_24,product26_reg_n_25,product26_reg_n_26,product26_reg_n_27,product26_reg_n_28,product26_reg_n_29,product26_reg_n_30,product26_reg_n_31,product26_reg_n_32,product26_reg_n_33,product26_reg_n_34,product26_reg_n_35,product26_reg_n_36,product26_reg_n_37,product26_reg_n_38,product26_reg_n_39,product26_reg_n_40,product26_reg_n_41,product26_reg_n_42,product26_reg_n_43,product26_reg_n_44,product26_reg_n_45,product26_reg_n_46,product26_reg_n_47,product26_reg_n_48,product26_reg_n_49,product26_reg_n_50,product26_reg_n_51,product26_reg_n_52,product26_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product26_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product26_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product26_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product26_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product26_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product26_reg_P_UNCONNECTED[47:24],product26_reg_n_82,product26_reg_n_83,product26_reg_n_84,product26_reg_n_85,product26_reg_n_86,product26_reg_n_87,product26_reg_n_88,product26_reg_n_89,product26_reg_n_90,product26_reg_n_91,product26_reg_n_92,product26_reg_n_93,product26_reg_n_94,product26_reg_n_95,product26_reg_n_96,product26_reg_n_97,product26_reg_n_98,product26_reg_n_99,product26_reg_n_100,product26_reg_n_101,product26_reg_n_102,product26_reg_n_103,product26_reg_n_104,product26_reg_n_105}),
        .PATTERNBDETECT(NLW_product26_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product26_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product26_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product26_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product27_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product26_reg_n_24,product26_reg_n_25,product26_reg_n_26,product26_reg_n_27,product26_reg_n_28,product26_reg_n_29,product26_reg_n_30,product26_reg_n_31,product26_reg_n_32,product26_reg_n_33,product26_reg_n_34,product26_reg_n_35,product26_reg_n_36,product26_reg_n_37,product26_reg_n_38,product26_reg_n_39,product26_reg_n_40,product26_reg_n_41,product26_reg_n_42,product26_reg_n_43,product26_reg_n_44,product26_reg_n_45,product26_reg_n_46,product26_reg_n_47,product26_reg_n_48,product26_reg_n_49,product26_reg_n_50,product26_reg_n_51,product26_reg_n_52,product26_reg_n_53}),
        .ACOUT({product27_reg_n_24,product27_reg_n_25,product27_reg_n_26,product27_reg_n_27,product27_reg_n_28,product27_reg_n_29,product27_reg_n_30,product27_reg_n_31,product27_reg_n_32,product27_reg_n_33,product27_reg_n_34,product27_reg_n_35,product27_reg_n_36,product27_reg_n_37,product27_reg_n_38,product27_reg_n_39,product27_reg_n_40,product27_reg_n_41,product27_reg_n_42,product27_reg_n_43,product27_reg_n_44,product27_reg_n_45,product27_reg_n_46,product27_reg_n_47,product27_reg_n_48,product27_reg_n_49,product27_reg_n_50,product27_reg_n_51,product27_reg_n_52,product27_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product27_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product27_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product27_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product27_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product27_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product27_reg_P_UNCONNECTED[47:24],product27_reg_n_82,product27_reg_n_83,product27_reg_n_84,product27_reg_n_85,product27_reg_n_86,product27_reg_n_87,product27_reg_n_88,product27_reg_n_89,product27_reg_n_90,product27_reg_n_91,product27_reg_n_92,product27_reg_n_93,product27_reg_n_94,product27_reg_n_95,product27_reg_n_96,product27_reg_n_97,product27_reg_n_98,product27_reg_n_99,product27_reg_n_100,product27_reg_n_101,product27_reg_n_102,product27_reg_n_103,product27_reg_n_104,product27_reg_n_105}),
        .PATTERNBDETECT(NLW_product27_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product27_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product27_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product27_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product28_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product27_reg_n_24,product27_reg_n_25,product27_reg_n_26,product27_reg_n_27,product27_reg_n_28,product27_reg_n_29,product27_reg_n_30,product27_reg_n_31,product27_reg_n_32,product27_reg_n_33,product27_reg_n_34,product27_reg_n_35,product27_reg_n_36,product27_reg_n_37,product27_reg_n_38,product27_reg_n_39,product27_reg_n_40,product27_reg_n_41,product27_reg_n_42,product27_reg_n_43,product27_reg_n_44,product27_reg_n_45,product27_reg_n_46,product27_reg_n_47,product27_reg_n_48,product27_reg_n_49,product27_reg_n_50,product27_reg_n_51,product27_reg_n_52,product27_reg_n_53}),
        .ACOUT({product28_reg_n_24,product28_reg_n_25,product28_reg_n_26,product28_reg_n_27,product28_reg_n_28,product28_reg_n_29,product28_reg_n_30,product28_reg_n_31,product28_reg_n_32,product28_reg_n_33,product28_reg_n_34,product28_reg_n_35,product28_reg_n_36,product28_reg_n_37,product28_reg_n_38,product28_reg_n_39,product28_reg_n_40,product28_reg_n_41,product28_reg_n_42,product28_reg_n_43,product28_reg_n_44,product28_reg_n_45,product28_reg_n_46,product28_reg_n_47,product28_reg_n_48,product28_reg_n_49,product28_reg_n_50,product28_reg_n_51,product28_reg_n_52,product28_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product28_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product28_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product28_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product28_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product28_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product28_reg_P_UNCONNECTED[47:23],product28_reg_n_83,product28_reg_n_84,product28_reg_n_85,product28_reg_n_86,product28_reg_n_87,product28_reg_n_88,product28_reg_n_89,product28_reg_n_90,product28_reg_n_91,product28_reg_n_92,product28_reg_n_93,product28_reg_n_94,product28_reg_n_95,product28_reg_n_96,product28_reg_n_97,product28_reg_n_98,product28_reg_n_99,product28_reg_n_100,product28_reg_n_101,product28_reg_n_102,product28_reg_n_103,product28_reg_n_104,product28_reg_n_105}),
        .PATTERNBDETECT(NLW_product28_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product28_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product28_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product28_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product29_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product28_reg_n_24,product28_reg_n_25,product28_reg_n_26,product28_reg_n_27,product28_reg_n_28,product28_reg_n_29,product28_reg_n_30,product28_reg_n_31,product28_reg_n_32,product28_reg_n_33,product28_reg_n_34,product28_reg_n_35,product28_reg_n_36,product28_reg_n_37,product28_reg_n_38,product28_reg_n_39,product28_reg_n_40,product28_reg_n_41,product28_reg_n_42,product28_reg_n_43,product28_reg_n_44,product28_reg_n_45,product28_reg_n_46,product28_reg_n_47,product28_reg_n_48,product28_reg_n_49,product28_reg_n_50,product28_reg_n_51,product28_reg_n_52,product28_reg_n_53}),
        .ACOUT({product29_reg_n_24,product29_reg_n_25,product29_reg_n_26,product29_reg_n_27,product29_reg_n_28,product29_reg_n_29,product29_reg_n_30,product29_reg_n_31,product29_reg_n_32,product29_reg_n_33,product29_reg_n_34,product29_reg_n_35,product29_reg_n_36,product29_reg_n_37,product29_reg_n_38,product29_reg_n_39,product29_reg_n_40,product29_reg_n_41,product29_reg_n_42,product29_reg_n_43,product29_reg_n_44,product29_reg_n_45,product29_reg_n_46,product29_reg_n_47,product29_reg_n_48,product29_reg_n_49,product29_reg_n_50,product29_reg_n_51,product29_reg_n_52,product29_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product29_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product29_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product29_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product29_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product29_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product29_reg_P_UNCONNECTED[47:23],product29_reg_n_83,product29_reg_n_84,product29_reg_n_85,product29_reg_n_86,product29_reg_n_87,product29_reg_n_88,product29_reg_n_89,product29_reg_n_90,product29_reg_n_91,product29_reg_n_92,product29_reg_n_93,product29_reg_n_94,product29_reg_n_95,product29_reg_n_96,product29_reg_n_97,product29_reg_n_98,product29_reg_n_99,product29_reg_n_100,product29_reg_n_101,product29_reg_n_102,product29_reg_n_103,product29_reg_n_104,product29_reg_n_105}),
        .PATTERNBDETECT(NLW_product29_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product29_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product29_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product29_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product2_reg
       (.A({P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({product2_reg_n_24,product2_reg_n_25,product2_reg_n_26,product2_reg_n_27,product2_reg_n_28,product2_reg_n_29,product2_reg_n_30,product2_reg_n_31,product2_reg_n_32,product2_reg_n_33,product2_reg_n_34,product2_reg_n_35,product2_reg_n_36,product2_reg_n_37,product2_reg_n_38,product2_reg_n_39,product2_reg_n_40,product2_reg_n_41,product2_reg_n_42,product2_reg_n_43,product2_reg_n_44,product2_reg_n_45,product2_reg_n_46,product2_reg_n_47,product2_reg_n_48,product2_reg_n_49,product2_reg_n_50,product2_reg_n_51,product2_reg_n_52,product2_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product2_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product2_reg_P_UNCONNECTED[47:23],product2_reg_n_83,product2_reg_n_84,product2_reg_n_85,product2_reg_n_86,product2_reg_n_87,product2_reg_n_88,product2_reg_n_89,product2_reg_n_90,product2_reg_n_91,product2_reg_n_92,product2_reg_n_93,product2_reg_n_94,product2_reg_n_95,product2_reg_n_96,product2_reg_n_97,product2_reg_n_98,product2_reg_n_99,product2_reg_n_100,product2_reg_n_101,product2_reg_n_102,product2_reg_n_103,product2_reg_n_104,product2_reg_n_105}),
        .PATTERNBDETECT(NLW_product2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product30_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product29_reg_n_24,product29_reg_n_25,product29_reg_n_26,product29_reg_n_27,product29_reg_n_28,product29_reg_n_29,product29_reg_n_30,product29_reg_n_31,product29_reg_n_32,product29_reg_n_33,product29_reg_n_34,product29_reg_n_35,product29_reg_n_36,product29_reg_n_37,product29_reg_n_38,product29_reg_n_39,product29_reg_n_40,product29_reg_n_41,product29_reg_n_42,product29_reg_n_43,product29_reg_n_44,product29_reg_n_45,product29_reg_n_46,product29_reg_n_47,product29_reg_n_48,product29_reg_n_49,product29_reg_n_50,product29_reg_n_51,product29_reg_n_52,product29_reg_n_53}),
        .ACOUT({product30_reg_n_24,product30_reg_n_25,product30_reg_n_26,product30_reg_n_27,product30_reg_n_28,product30_reg_n_29,product30_reg_n_30,product30_reg_n_31,product30_reg_n_32,product30_reg_n_33,product30_reg_n_34,product30_reg_n_35,product30_reg_n_36,product30_reg_n_37,product30_reg_n_38,product30_reg_n_39,product30_reg_n_40,product30_reg_n_41,product30_reg_n_42,product30_reg_n_43,product30_reg_n_44,product30_reg_n_45,product30_reg_n_46,product30_reg_n_47,product30_reg_n_48,product30_reg_n_49,product30_reg_n_50,product30_reg_n_51,product30_reg_n_52,product30_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product30_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product30_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product30_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product30_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product30_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product30_reg_P_UNCONNECTED[47:23],product30_reg_n_83,product30_reg_n_84,product30_reg_n_85,product30_reg_n_86,product30_reg_n_87,product30_reg_n_88,product30_reg_n_89,product30_reg_n_90,product30_reg_n_91,product30_reg_n_92,product30_reg_n_93,product30_reg_n_94,product30_reg_n_95,product30_reg_n_96,product30_reg_n_97,product30_reg_n_98,product30_reg_n_99,product30_reg_n_100,product30_reg_n_101,product30_reg_n_102,product30_reg_n_103,product30_reg_n_104,product30_reg_n_105}),
        .PATTERNBDETECT(NLW_product30_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product30_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product30_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product30_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product31_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product30_reg_n_24,product30_reg_n_25,product30_reg_n_26,product30_reg_n_27,product30_reg_n_28,product30_reg_n_29,product30_reg_n_30,product30_reg_n_31,product30_reg_n_32,product30_reg_n_33,product30_reg_n_34,product30_reg_n_35,product30_reg_n_36,product30_reg_n_37,product30_reg_n_38,product30_reg_n_39,product30_reg_n_40,product30_reg_n_41,product30_reg_n_42,product30_reg_n_43,product30_reg_n_44,product30_reg_n_45,product30_reg_n_46,product30_reg_n_47,product30_reg_n_48,product30_reg_n_49,product30_reg_n_50,product30_reg_n_51,product30_reg_n_52,product30_reg_n_53}),
        .ACOUT({product31_reg_n_24,product31_reg_n_25,product31_reg_n_26,product31_reg_n_27,product31_reg_n_28,product31_reg_n_29,product31_reg_n_30,product31_reg_n_31,product31_reg_n_32,product31_reg_n_33,product31_reg_n_34,product31_reg_n_35,product31_reg_n_36,product31_reg_n_37,product31_reg_n_38,product31_reg_n_39,product31_reg_n_40,product31_reg_n_41,product31_reg_n_42,product31_reg_n_43,product31_reg_n_44,product31_reg_n_45,product31_reg_n_46,product31_reg_n_47,product31_reg_n_48,product31_reg_n_49,product31_reg_n_50,product31_reg_n_51,product31_reg_n_52,product31_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product31_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product31_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product31_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product31_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product31_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product31_reg_P_UNCONNECTED[47:23],product31_reg_n_83,product31_reg_n_84,product31_reg_n_85,product31_reg_n_86,product31_reg_n_87,product31_reg_n_88,product31_reg_n_89,product31_reg_n_90,product31_reg_n_91,product31_reg_n_92,product31_reg_n_93,product31_reg_n_94,product31_reg_n_95,product31_reg_n_96,product31_reg_n_97,product31_reg_n_98,product31_reg_n_99,product31_reg_n_100,product31_reg_n_101,product31_reg_n_102,product31_reg_n_103,product31_reg_n_104,product31_reg_n_105}),
        .PATTERNBDETECT(NLW_product31_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product31_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product31_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product31_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product32_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product31_reg_n_24,product31_reg_n_25,product31_reg_n_26,product31_reg_n_27,product31_reg_n_28,product31_reg_n_29,product31_reg_n_30,product31_reg_n_31,product31_reg_n_32,product31_reg_n_33,product31_reg_n_34,product31_reg_n_35,product31_reg_n_36,product31_reg_n_37,product31_reg_n_38,product31_reg_n_39,product31_reg_n_40,product31_reg_n_41,product31_reg_n_42,product31_reg_n_43,product31_reg_n_44,product31_reg_n_45,product31_reg_n_46,product31_reg_n_47,product31_reg_n_48,product31_reg_n_49,product31_reg_n_50,product31_reg_n_51,product31_reg_n_52,product31_reg_n_53}),
        .ACOUT({product32_reg_n_24,product32_reg_n_25,product32_reg_n_26,product32_reg_n_27,product32_reg_n_28,product32_reg_n_29,product32_reg_n_30,product32_reg_n_31,product32_reg_n_32,product32_reg_n_33,product32_reg_n_34,product32_reg_n_35,product32_reg_n_36,product32_reg_n_37,product32_reg_n_38,product32_reg_n_39,product32_reg_n_40,product32_reg_n_41,product32_reg_n_42,product32_reg_n_43,product32_reg_n_44,product32_reg_n_45,product32_reg_n_46,product32_reg_n_47,product32_reg_n_48,product32_reg_n_49,product32_reg_n_50,product32_reg_n_51,product32_reg_n_52,product32_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product32_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product32_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product32_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product32_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product32_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product32_reg_P_UNCONNECTED[47:23],product32_reg_n_83,product32_reg_n_84,product32_reg_n_85,product32_reg_n_86,product32_reg_n_87,product32_reg_n_88,product32_reg_n_89,product32_reg_n_90,product32_reg_n_91,product32_reg_n_92,product32_reg_n_93,product32_reg_n_94,product32_reg_n_95,product32_reg_n_96,product32_reg_n_97,product32_reg_n_98,product32_reg_n_99,product32_reg_n_100,product32_reg_n_101,product32_reg_n_102,product32_reg_n_103,product32_reg_n_104,product32_reg_n_105}),
        .PATTERNBDETECT(NLW_product32_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product32_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product32_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product32_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product33_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product32_reg_n_24,product32_reg_n_25,product32_reg_n_26,product32_reg_n_27,product32_reg_n_28,product32_reg_n_29,product32_reg_n_30,product32_reg_n_31,product32_reg_n_32,product32_reg_n_33,product32_reg_n_34,product32_reg_n_35,product32_reg_n_36,product32_reg_n_37,product32_reg_n_38,product32_reg_n_39,product32_reg_n_40,product32_reg_n_41,product32_reg_n_42,product32_reg_n_43,product32_reg_n_44,product32_reg_n_45,product32_reg_n_46,product32_reg_n_47,product32_reg_n_48,product32_reg_n_49,product32_reg_n_50,product32_reg_n_51,product32_reg_n_52,product32_reg_n_53}),
        .ACOUT(NLW_product33_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product33_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product33_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product33_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product33_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product33_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product33_reg_P_UNCONNECTED[47:26],product33_reg_n_80,product33_reg_n_81,product33_reg_n_82,product33_reg_n_83,product33_reg_n_84,product33_reg_n_85,product33_reg_n_86,product33_reg_n_87,product33_reg_n_88,product33_reg_n_89,product33_reg_n_90,product33_reg_n_91,product33_reg_n_92,product33_reg_n_93,product33_reg_n_94,product33_reg_n_95,product33_reg_n_96,product33_reg_n_97,product33_reg_n_98,product33_reg_n_99,product33_reg_n_100,product33_reg_n_101,product33_reg_n_102,product33_reg_n_103,product33_reg_n_104,product33_reg_n_105}),
        .PATTERNBDETECT(NLW_product33_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product33_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product33_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product33_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product3_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product2_reg_n_24,product2_reg_n_25,product2_reg_n_26,product2_reg_n_27,product2_reg_n_28,product2_reg_n_29,product2_reg_n_30,product2_reg_n_31,product2_reg_n_32,product2_reg_n_33,product2_reg_n_34,product2_reg_n_35,product2_reg_n_36,product2_reg_n_37,product2_reg_n_38,product2_reg_n_39,product2_reg_n_40,product2_reg_n_41,product2_reg_n_42,product2_reg_n_43,product2_reg_n_44,product2_reg_n_45,product2_reg_n_46,product2_reg_n_47,product2_reg_n_48,product2_reg_n_49,product2_reg_n_50,product2_reg_n_51,product2_reg_n_52,product2_reg_n_53}),
        .ACOUT({product3_reg_n_24,product3_reg_n_25,product3_reg_n_26,product3_reg_n_27,product3_reg_n_28,product3_reg_n_29,product3_reg_n_30,product3_reg_n_31,product3_reg_n_32,product3_reg_n_33,product3_reg_n_34,product3_reg_n_35,product3_reg_n_36,product3_reg_n_37,product3_reg_n_38,product3_reg_n_39,product3_reg_n_40,product3_reg_n_41,product3_reg_n_42,product3_reg_n_43,product3_reg_n_44,product3_reg_n_45,product3_reg_n_46,product3_reg_n_47,product3_reg_n_48,product3_reg_n_49,product3_reg_n_50,product3_reg_n_51,product3_reg_n_52,product3_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product3_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product3_reg_P_UNCONNECTED[47:23],product3_reg_n_83,product3_reg_n_84,product3_reg_n_85,product3_reg_n_86,product3_reg_n_87,product3_reg_n_88,product3_reg_n_89,product3_reg_n_90,product3_reg_n_91,product3_reg_n_92,product3_reg_n_93,product3_reg_n_94,product3_reg_n_95,product3_reg_n_96,product3_reg_n_97,product3_reg_n_98,product3_reg_n_99,product3_reg_n_100,product3_reg_n_101,product3_reg_n_102,product3_reg_n_103,product3_reg_n_104,product3_reg_n_105}),
        .PATTERNBDETECT(NLW_product3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product3_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product4_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product3_reg_n_24,product3_reg_n_25,product3_reg_n_26,product3_reg_n_27,product3_reg_n_28,product3_reg_n_29,product3_reg_n_30,product3_reg_n_31,product3_reg_n_32,product3_reg_n_33,product3_reg_n_34,product3_reg_n_35,product3_reg_n_36,product3_reg_n_37,product3_reg_n_38,product3_reg_n_39,product3_reg_n_40,product3_reg_n_41,product3_reg_n_42,product3_reg_n_43,product3_reg_n_44,product3_reg_n_45,product3_reg_n_46,product3_reg_n_47,product3_reg_n_48,product3_reg_n_49,product3_reg_n_50,product3_reg_n_51,product3_reg_n_52,product3_reg_n_53}),
        .ACOUT({product4_reg_n_24,product4_reg_n_25,product4_reg_n_26,product4_reg_n_27,product4_reg_n_28,product4_reg_n_29,product4_reg_n_30,product4_reg_n_31,product4_reg_n_32,product4_reg_n_33,product4_reg_n_34,product4_reg_n_35,product4_reg_n_36,product4_reg_n_37,product4_reg_n_38,product4_reg_n_39,product4_reg_n_40,product4_reg_n_41,product4_reg_n_42,product4_reg_n_43,product4_reg_n_44,product4_reg_n_45,product4_reg_n_46,product4_reg_n_47,product4_reg_n_48,product4_reg_n_49,product4_reg_n_50,product4_reg_n_51,product4_reg_n_52,product4_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product4_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product4_reg_P_UNCONNECTED[47:23],product4_reg_n_83,product4_reg_n_84,product4_reg_n_85,product4_reg_n_86,product4_reg_n_87,product4_reg_n_88,product4_reg_n_89,product4_reg_n_90,product4_reg_n_91,product4_reg_n_92,product4_reg_n_93,product4_reg_n_94,product4_reg_n_95,product4_reg_n_96,product4_reg_n_97,product4_reg_n_98,product4_reg_n_99,product4_reg_n_100,product4_reg_n_101,product4_reg_n_102,product4_reg_n_103,product4_reg_n_104,product4_reg_n_105}),
        .PATTERNBDETECT(NLW_product4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product4_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product4_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product5_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product4_reg_n_24,product4_reg_n_25,product4_reg_n_26,product4_reg_n_27,product4_reg_n_28,product4_reg_n_29,product4_reg_n_30,product4_reg_n_31,product4_reg_n_32,product4_reg_n_33,product4_reg_n_34,product4_reg_n_35,product4_reg_n_36,product4_reg_n_37,product4_reg_n_38,product4_reg_n_39,product4_reg_n_40,product4_reg_n_41,product4_reg_n_42,product4_reg_n_43,product4_reg_n_44,product4_reg_n_45,product4_reg_n_46,product4_reg_n_47,product4_reg_n_48,product4_reg_n_49,product4_reg_n_50,product4_reg_n_51,product4_reg_n_52,product4_reg_n_53}),
        .ACOUT({product5_reg_n_24,product5_reg_n_25,product5_reg_n_26,product5_reg_n_27,product5_reg_n_28,product5_reg_n_29,product5_reg_n_30,product5_reg_n_31,product5_reg_n_32,product5_reg_n_33,product5_reg_n_34,product5_reg_n_35,product5_reg_n_36,product5_reg_n_37,product5_reg_n_38,product5_reg_n_39,product5_reg_n_40,product5_reg_n_41,product5_reg_n_42,product5_reg_n_43,product5_reg_n_44,product5_reg_n_45,product5_reg_n_46,product5_reg_n_47,product5_reg_n_48,product5_reg_n_49,product5_reg_n_50,product5_reg_n_51,product5_reg_n_52,product5_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product5_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product5_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product5_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product5_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product5_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product5_reg_P_UNCONNECTED[47:23],product5_reg_n_83,product5_reg_n_84,product5_reg_n_85,product5_reg_n_86,product5_reg_n_87,product5_reg_n_88,product5_reg_n_89,product5_reg_n_90,product5_reg_n_91,product5_reg_n_92,product5_reg_n_93,product5_reg_n_94,product5_reg_n_95,product5_reg_n_96,product5_reg_n_97,product5_reg_n_98,product5_reg_n_99,product5_reg_n_100,product5_reg_n_101,product5_reg_n_102,product5_reg_n_103,product5_reg_n_104,product5_reg_n_105}),
        .PATTERNBDETECT(NLW_product5_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product5_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product5_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product5_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product6_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product5_reg_n_24,product5_reg_n_25,product5_reg_n_26,product5_reg_n_27,product5_reg_n_28,product5_reg_n_29,product5_reg_n_30,product5_reg_n_31,product5_reg_n_32,product5_reg_n_33,product5_reg_n_34,product5_reg_n_35,product5_reg_n_36,product5_reg_n_37,product5_reg_n_38,product5_reg_n_39,product5_reg_n_40,product5_reg_n_41,product5_reg_n_42,product5_reg_n_43,product5_reg_n_44,product5_reg_n_45,product5_reg_n_46,product5_reg_n_47,product5_reg_n_48,product5_reg_n_49,product5_reg_n_50,product5_reg_n_51,product5_reg_n_52,product5_reg_n_53}),
        .ACOUT({product6_reg_n_24,product6_reg_n_25,product6_reg_n_26,product6_reg_n_27,product6_reg_n_28,product6_reg_n_29,product6_reg_n_30,product6_reg_n_31,product6_reg_n_32,product6_reg_n_33,product6_reg_n_34,product6_reg_n_35,product6_reg_n_36,product6_reg_n_37,product6_reg_n_38,product6_reg_n_39,product6_reg_n_40,product6_reg_n_41,product6_reg_n_42,product6_reg_n_43,product6_reg_n_44,product6_reg_n_45,product6_reg_n_46,product6_reg_n_47,product6_reg_n_48,product6_reg_n_49,product6_reg_n_50,product6_reg_n_51,product6_reg_n_52,product6_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product6_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product6_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product6_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product6_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product6_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product6_reg_P_UNCONNECTED[47:23],product6_reg_n_83,product6_reg_n_84,product6_reg_n_85,product6_reg_n_86,product6_reg_n_87,product6_reg_n_88,product6_reg_n_89,product6_reg_n_90,product6_reg_n_91,product6_reg_n_92,product6_reg_n_93,product6_reg_n_94,product6_reg_n_95,product6_reg_n_96,product6_reg_n_97,product6_reg_n_98,product6_reg_n_99,product6_reg_n_100,product6_reg_n_101,product6_reg_n_102,product6_reg_n_103,product6_reg_n_104,product6_reg_n_105}),
        .PATTERNBDETECT(NLW_product6_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product6_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product6_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product6_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product7_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product6_reg_n_24,product6_reg_n_25,product6_reg_n_26,product6_reg_n_27,product6_reg_n_28,product6_reg_n_29,product6_reg_n_30,product6_reg_n_31,product6_reg_n_32,product6_reg_n_33,product6_reg_n_34,product6_reg_n_35,product6_reg_n_36,product6_reg_n_37,product6_reg_n_38,product6_reg_n_39,product6_reg_n_40,product6_reg_n_41,product6_reg_n_42,product6_reg_n_43,product6_reg_n_44,product6_reg_n_45,product6_reg_n_46,product6_reg_n_47,product6_reg_n_48,product6_reg_n_49,product6_reg_n_50,product6_reg_n_51,product6_reg_n_52,product6_reg_n_53}),
        .ACOUT({product7_reg_n_24,product7_reg_n_25,product7_reg_n_26,product7_reg_n_27,product7_reg_n_28,product7_reg_n_29,product7_reg_n_30,product7_reg_n_31,product7_reg_n_32,product7_reg_n_33,product7_reg_n_34,product7_reg_n_35,product7_reg_n_36,product7_reg_n_37,product7_reg_n_38,product7_reg_n_39,product7_reg_n_40,product7_reg_n_41,product7_reg_n_42,product7_reg_n_43,product7_reg_n_44,product7_reg_n_45,product7_reg_n_46,product7_reg_n_47,product7_reg_n_48,product7_reg_n_49,product7_reg_n_50,product7_reg_n_51,product7_reg_n_52,product7_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product7_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product7_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product7_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product7_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product7_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product7_reg_P_UNCONNECTED[47:24],product7_reg_n_82,product7_reg_n_83,product7_reg_n_84,product7_reg_n_85,product7_reg_n_86,product7_reg_n_87,product7_reg_n_88,product7_reg_n_89,product7_reg_n_90,product7_reg_n_91,product7_reg_n_92,product7_reg_n_93,product7_reg_n_94,product7_reg_n_95,product7_reg_n_96,product7_reg_n_97,product7_reg_n_98,product7_reg_n_99,product7_reg_n_100,product7_reg_n_101,product7_reg_n_102,product7_reg_n_103,product7_reg_n_104,product7_reg_n_105}),
        .PATTERNBDETECT(NLW_product7_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product7_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product7_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product7_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product8_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product7_reg_n_24,product7_reg_n_25,product7_reg_n_26,product7_reg_n_27,product7_reg_n_28,product7_reg_n_29,product7_reg_n_30,product7_reg_n_31,product7_reg_n_32,product7_reg_n_33,product7_reg_n_34,product7_reg_n_35,product7_reg_n_36,product7_reg_n_37,product7_reg_n_38,product7_reg_n_39,product7_reg_n_40,product7_reg_n_41,product7_reg_n_42,product7_reg_n_43,product7_reg_n_44,product7_reg_n_45,product7_reg_n_46,product7_reg_n_47,product7_reg_n_48,product7_reg_n_49,product7_reg_n_50,product7_reg_n_51,product7_reg_n_52,product7_reg_n_53}),
        .ACOUT({product8_reg_n_24,product8_reg_n_25,product8_reg_n_26,product8_reg_n_27,product8_reg_n_28,product8_reg_n_29,product8_reg_n_30,product8_reg_n_31,product8_reg_n_32,product8_reg_n_33,product8_reg_n_34,product8_reg_n_35,product8_reg_n_36,product8_reg_n_37,product8_reg_n_38,product8_reg_n_39,product8_reg_n_40,product8_reg_n_41,product8_reg_n_42,product8_reg_n_43,product8_reg_n_44,product8_reg_n_45,product8_reg_n_46,product8_reg_n_47,product8_reg_n_48,product8_reg_n_49,product8_reg_n_50,product8_reg_n_51,product8_reg_n_52,product8_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product8_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product8_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product8_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product8_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product8_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product8_reg_P_UNCONNECTED[47:24],product8_reg_n_82,product8_reg_n_83,product8_reg_n_84,product8_reg_n_85,product8_reg_n_86,product8_reg_n_87,product8_reg_n_88,product8_reg_n_89,product8_reg_n_90,product8_reg_n_91,product8_reg_n_92,product8_reg_n_93,product8_reg_n_94,product8_reg_n_95,product8_reg_n_96,product8_reg_n_97,product8_reg_n_98,product8_reg_n_99,product8_reg_n_100,product8_reg_n_101,product8_reg_n_102,product8_reg_n_103,product8_reg_n_104,product8_reg_n_105}),
        .PATTERNBDETECT(NLW_product8_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product8_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product8_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product8_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product9_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({product8_reg_n_24,product8_reg_n_25,product8_reg_n_26,product8_reg_n_27,product8_reg_n_28,product8_reg_n_29,product8_reg_n_30,product8_reg_n_31,product8_reg_n_32,product8_reg_n_33,product8_reg_n_34,product8_reg_n_35,product8_reg_n_36,product8_reg_n_37,product8_reg_n_38,product8_reg_n_39,product8_reg_n_40,product8_reg_n_41,product8_reg_n_42,product8_reg_n_43,product8_reg_n_44,product8_reg_n_45,product8_reg_n_46,product8_reg_n_47,product8_reg_n_48,product8_reg_n_49,product8_reg_n_50,product8_reg_n_51,product8_reg_n_52,product8_reg_n_53}),
        .ACOUT({product9_reg_n_24,product9_reg_n_25,product9_reg_n_26,product9_reg_n_27,product9_reg_n_28,product9_reg_n_29,product9_reg_n_30,product9_reg_n_31,product9_reg_n_32,product9_reg_n_33,product9_reg_n_34,product9_reg_n_35,product9_reg_n_36,product9_reg_n_37,product9_reg_n_38,product9_reg_n_39,product9_reg_n_40,product9_reg_n_41,product9_reg_n_42,product9_reg_n_43,product9_reg_n_44,product9_reg_n_45,product9_reg_n_46,product9_reg_n_47,product9_reg_n_48,product9_reg_n_49,product9_reg_n_50,product9_reg_n_51,product9_reg_n_52,product9_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product9_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product9_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product9_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product9_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product9_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product9_reg_P_UNCONNECTED[47:24],product9_reg_n_82,product9_reg_n_83,product9_reg_n_84,product9_reg_n_85,product9_reg_n_86,product9_reg_n_87,product9_reg_n_88,product9_reg_n_89,product9_reg_n_90,product9_reg_n_91,product9_reg_n_92,product9_reg_n_93,product9_reg_n_94,product9_reg_n_95,product9_reg_n_96,product9_reg_n_97,product9_reg_n_98,product9_reg_n_99,product9_reg_n_100,product9_reg_n_101,product9_reg_n_102,product9_reg_n_103,product9_reg_n_104,product9_reg_n_105}),
        .PATTERNBDETECT(NLW_product9_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product9_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product9_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_product9_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[11]_i_2 
       (.I0(product15_reg_n_94),
        .I1(product14_reg_n_94),
        .O(\sum1_10[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[11]_i_3 
       (.I0(product15_reg_n_95),
        .I1(product14_reg_n_95),
        .O(\sum1_10[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[11]_i_4 
       (.I0(product15_reg_n_96),
        .I1(product14_reg_n_96),
        .O(\sum1_10[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[11]_i_5 
       (.I0(product15_reg_n_97),
        .I1(product14_reg_n_97),
        .O(\sum1_10[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[15]_i_2 
       (.I0(product15_reg_n_90),
        .I1(product14_reg_n_90),
        .O(\sum1_10[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[15]_i_3 
       (.I0(product15_reg_n_91),
        .I1(product14_reg_n_91),
        .O(\sum1_10[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[15]_i_4 
       (.I0(product15_reg_n_92),
        .I1(product14_reg_n_92),
        .O(\sum1_10[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[15]_i_5 
       (.I0(product15_reg_n_93),
        .I1(product14_reg_n_93),
        .O(\sum1_10[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[19]_i_2 
       (.I0(product15_reg_n_86),
        .I1(product14_reg_n_86),
        .O(\sum1_10[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[19]_i_3 
       (.I0(product15_reg_n_87),
        .I1(product14_reg_n_87),
        .O(\sum1_10[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[19]_i_4 
       (.I0(product15_reg_n_88),
        .I1(product14_reg_n_88),
        .O(\sum1_10[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[19]_i_5 
       (.I0(product15_reg_n_89),
        .I1(product14_reg_n_89),
        .O(\sum1_10[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_10[23]_i_2 
       (.I0(product15_reg_n_82),
        .O(\sum1_10[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[23]_i_3 
       (.I0(product15_reg_n_82),
        .I1(product14_reg_n_82),
        .O(\sum1_10[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[23]_i_4 
       (.I0(product15_reg_n_83),
        .I1(product14_reg_n_83),
        .O(\sum1_10[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[23]_i_5 
       (.I0(product15_reg_n_84),
        .I1(product14_reg_n_84),
        .O(\sum1_10[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[23]_i_6 
       (.I0(product15_reg_n_85),
        .I1(product14_reg_n_85),
        .O(\sum1_10[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[3]_i_2 
       (.I0(product15_reg_n_102),
        .I1(product14_reg_n_102),
        .O(\sum1_10[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[3]_i_3 
       (.I0(product15_reg_n_103),
        .I1(product14_reg_n_103),
        .O(\sum1_10[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[3]_i_4 
       (.I0(product15_reg_n_104),
        .I1(product14_reg_n_104),
        .O(\sum1_10[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[3]_i_5 
       (.I0(product15_reg_n_105),
        .I1(product14_reg_n_105),
        .O(\sum1_10[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[7]_i_2 
       (.I0(product15_reg_n_98),
        .I1(product14_reg_n_98),
        .O(\sum1_10[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[7]_i_3 
       (.I0(product15_reg_n_99),
        .I1(product14_reg_n_99),
        .O(\sum1_10[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[7]_i_4 
       (.I0(product15_reg_n_100),
        .I1(product14_reg_n_100),
        .O(\sum1_10[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_10[7]_i_5 
       (.I0(product15_reg_n_101),
        .I1(product14_reg_n_101),
        .O(\sum1_10[7]_i_5_n_0 ));
  FDRE \sum1_10_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[3]_i_1_n_7 ),
        .Q(sum1_10[0]),
        .R(Reset_In));
  FDRE \sum1_10_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[11]_i_1_n_5 ),
        .Q(sum1_10[10]),
        .R(Reset_In));
  FDRE \sum1_10_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[11]_i_1_n_4 ),
        .Q(sum1_10[11]),
        .R(Reset_In));
  CARRY4 \sum1_10_reg[11]_i_1 
       (.CI(\sum1_10_reg[7]_i_1_n_0 ),
        .CO({\sum1_10_reg[11]_i_1_n_0 ,\sum1_10_reg[11]_i_1_n_1 ,\sum1_10_reg[11]_i_1_n_2 ,\sum1_10_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product15_reg_n_94,product15_reg_n_95,product15_reg_n_96,product15_reg_n_97}),
        .O({\sum1_10_reg[11]_i_1_n_4 ,\sum1_10_reg[11]_i_1_n_5 ,\sum1_10_reg[11]_i_1_n_6 ,\sum1_10_reg[11]_i_1_n_7 }),
        .S({\sum1_10[11]_i_2_n_0 ,\sum1_10[11]_i_3_n_0 ,\sum1_10[11]_i_4_n_0 ,\sum1_10[11]_i_5_n_0 }));
  FDRE \sum1_10_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[15]_i_1_n_7 ),
        .Q(sum1_10[12]),
        .R(Reset_In));
  FDRE \sum1_10_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[15]_i_1_n_6 ),
        .Q(sum1_10[13]),
        .R(Reset_In));
  FDRE \sum1_10_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[15]_i_1_n_5 ),
        .Q(sum1_10[14]),
        .R(Reset_In));
  FDRE \sum1_10_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[15]_i_1_n_4 ),
        .Q(sum1_10[15]),
        .R(Reset_In));
  CARRY4 \sum1_10_reg[15]_i_1 
       (.CI(\sum1_10_reg[11]_i_1_n_0 ),
        .CO({\sum1_10_reg[15]_i_1_n_0 ,\sum1_10_reg[15]_i_1_n_1 ,\sum1_10_reg[15]_i_1_n_2 ,\sum1_10_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product15_reg_n_90,product15_reg_n_91,product15_reg_n_92,product15_reg_n_93}),
        .O({\sum1_10_reg[15]_i_1_n_4 ,\sum1_10_reg[15]_i_1_n_5 ,\sum1_10_reg[15]_i_1_n_6 ,\sum1_10_reg[15]_i_1_n_7 }),
        .S({\sum1_10[15]_i_2_n_0 ,\sum1_10[15]_i_3_n_0 ,\sum1_10[15]_i_4_n_0 ,\sum1_10[15]_i_5_n_0 }));
  FDRE \sum1_10_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[19]_i_1_n_7 ),
        .Q(sum1_10[16]),
        .R(Reset_In));
  FDRE \sum1_10_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[19]_i_1_n_6 ),
        .Q(sum1_10[17]),
        .R(Reset_In));
  FDRE \sum1_10_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[19]_i_1_n_5 ),
        .Q(sum1_10[18]),
        .R(Reset_In));
  FDRE \sum1_10_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[19]_i_1_n_4 ),
        .Q(sum1_10[19]),
        .R(Reset_In));
  CARRY4 \sum1_10_reg[19]_i_1 
       (.CI(\sum1_10_reg[15]_i_1_n_0 ),
        .CO({\sum1_10_reg[19]_i_1_n_0 ,\sum1_10_reg[19]_i_1_n_1 ,\sum1_10_reg[19]_i_1_n_2 ,\sum1_10_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product15_reg_n_86,product15_reg_n_87,product15_reg_n_88,product15_reg_n_89}),
        .O({\sum1_10_reg[19]_i_1_n_4 ,\sum1_10_reg[19]_i_1_n_5 ,\sum1_10_reg[19]_i_1_n_6 ,\sum1_10_reg[19]_i_1_n_7 }),
        .S({\sum1_10[19]_i_2_n_0 ,\sum1_10[19]_i_3_n_0 ,\sum1_10[19]_i_4_n_0 ,\sum1_10[19]_i_5_n_0 }));
  FDRE \sum1_10_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[3]_i_1_n_6 ),
        .Q(sum1_10[1]),
        .R(Reset_In));
  FDRE \sum1_10_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[23]_i_1_n_7 ),
        .Q(sum1_10[20]),
        .R(Reset_In));
  FDRE \sum1_10_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[23]_i_1_n_6 ),
        .Q(sum1_10[21]),
        .R(Reset_In));
  FDRE \sum1_10_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[23]_i_1_n_5 ),
        .Q(sum1_10[22]),
        .R(Reset_In));
  FDRE \sum1_10_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[23]_i_1_n_4 ),
        .Q(sum1_10[23]),
        .R(Reset_In));
  CARRY4 \sum1_10_reg[23]_i_1 
       (.CI(\sum1_10_reg[19]_i_1_n_0 ),
        .CO({\sum1_10_reg[23]_i_1_n_0 ,\sum1_10_reg[23]_i_1_n_1 ,\sum1_10_reg[23]_i_1_n_2 ,\sum1_10_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_10[23]_i_2_n_0 ,product15_reg_n_83,product15_reg_n_84,product15_reg_n_85}),
        .O({\sum1_10_reg[23]_i_1_n_4 ,\sum1_10_reg[23]_i_1_n_5 ,\sum1_10_reg[23]_i_1_n_6 ,\sum1_10_reg[23]_i_1_n_7 }),
        .S({\sum1_10[23]_i_3_n_0 ,\sum1_10[23]_i_4_n_0 ,\sum1_10[23]_i_5_n_0 ,\sum1_10[23]_i_6_n_0 }));
  FDRE \sum1_10_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[24]_i_1_n_7 ),
        .Q(sum1_10[24]),
        .R(Reset_In));
  CARRY4 \sum1_10_reg[24]_i_1 
       (.CI(\sum1_10_reg[23]_i_1_n_0 ),
        .CO(\NLW_sum1_10_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum1_10_reg[24]_i_1_O_UNCONNECTED [3:1],\sum1_10_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_10_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[3]_i_1_n_5 ),
        .Q(sum1_10[2]),
        .R(Reset_In));
  FDRE \sum1_10_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[3]_i_1_n_4 ),
        .Q(sum1_10[3]),
        .R(Reset_In));
  CARRY4 \sum1_10_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_10_reg[3]_i_1_n_0 ,\sum1_10_reg[3]_i_1_n_1 ,\sum1_10_reg[3]_i_1_n_2 ,\sum1_10_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product15_reg_n_102,product15_reg_n_103,product15_reg_n_104,product15_reg_n_105}),
        .O({\sum1_10_reg[3]_i_1_n_4 ,\sum1_10_reg[3]_i_1_n_5 ,\sum1_10_reg[3]_i_1_n_6 ,\sum1_10_reg[3]_i_1_n_7 }),
        .S({\sum1_10[3]_i_2_n_0 ,\sum1_10[3]_i_3_n_0 ,\sum1_10[3]_i_4_n_0 ,\sum1_10[3]_i_5_n_0 }));
  FDRE \sum1_10_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[7]_i_1_n_7 ),
        .Q(sum1_10[4]),
        .R(Reset_In));
  FDRE \sum1_10_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[7]_i_1_n_6 ),
        .Q(sum1_10[5]),
        .R(Reset_In));
  FDRE \sum1_10_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[7]_i_1_n_5 ),
        .Q(sum1_10[6]),
        .R(Reset_In));
  FDRE \sum1_10_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[7]_i_1_n_4 ),
        .Q(sum1_10[7]),
        .R(Reset_In));
  CARRY4 \sum1_10_reg[7]_i_1 
       (.CI(\sum1_10_reg[3]_i_1_n_0 ),
        .CO({\sum1_10_reg[7]_i_1_n_0 ,\sum1_10_reg[7]_i_1_n_1 ,\sum1_10_reg[7]_i_1_n_2 ,\sum1_10_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product15_reg_n_98,product15_reg_n_99,product15_reg_n_100,product15_reg_n_101}),
        .O({\sum1_10_reg[7]_i_1_n_4 ,\sum1_10_reg[7]_i_1_n_5 ,\sum1_10_reg[7]_i_1_n_6 ,\sum1_10_reg[7]_i_1_n_7 }),
        .S({\sum1_10[7]_i_2_n_0 ,\sum1_10[7]_i_3_n_0 ,\sum1_10[7]_i_4_n_0 ,\sum1_10[7]_i_5_n_0 }));
  FDRE \sum1_10_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[11]_i_1_n_7 ),
        .Q(sum1_10[8]),
        .R(Reset_In));
  FDRE \sum1_10_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_10_reg[11]_i_1_n_6 ),
        .Q(sum1_10[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[11]_i_2 
       (.I0(product13_reg_n_94),
        .I1(product12_reg_n_94),
        .O(\sum1_11[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[11]_i_3 
       (.I0(product13_reg_n_95),
        .I1(product12_reg_n_95),
        .O(\sum1_11[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[11]_i_4 
       (.I0(product13_reg_n_96),
        .I1(product12_reg_n_96),
        .O(\sum1_11[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[11]_i_5 
       (.I0(product13_reg_n_97),
        .I1(product12_reg_n_97),
        .O(\sum1_11[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[15]_i_2 
       (.I0(product13_reg_n_90),
        .I1(product12_reg_n_90),
        .O(\sum1_11[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[15]_i_3 
       (.I0(product13_reg_n_91),
        .I1(product12_reg_n_91),
        .O(\sum1_11[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[15]_i_4 
       (.I0(product13_reg_n_92),
        .I1(product12_reg_n_92),
        .O(\sum1_11[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[15]_i_5 
       (.I0(product13_reg_n_93),
        .I1(product12_reg_n_93),
        .O(\sum1_11[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[19]_i_2 
       (.I0(product13_reg_n_86),
        .I1(product12_reg_n_86),
        .O(\sum1_11[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[19]_i_3 
       (.I0(product13_reg_n_87),
        .I1(product12_reg_n_87),
        .O(\sum1_11[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[19]_i_4 
       (.I0(product13_reg_n_88),
        .I1(product12_reg_n_88),
        .O(\sum1_11[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[19]_i_5 
       (.I0(product13_reg_n_89),
        .I1(product12_reg_n_89),
        .O(\sum1_11[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_11[23]_i_2 
       (.I0(product13_reg_n_82),
        .O(\sum1_11[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[23]_i_3 
       (.I0(product13_reg_n_82),
        .I1(product12_reg_n_82),
        .O(\sum1_11[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[23]_i_4 
       (.I0(product13_reg_n_83),
        .I1(product12_reg_n_83),
        .O(\sum1_11[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[23]_i_5 
       (.I0(product13_reg_n_84),
        .I1(product12_reg_n_84),
        .O(\sum1_11[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[23]_i_6 
       (.I0(product13_reg_n_85),
        .I1(product12_reg_n_85),
        .O(\sum1_11[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[3]_i_2 
       (.I0(product13_reg_n_102),
        .I1(product12_reg_n_102),
        .O(\sum1_11[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[3]_i_3 
       (.I0(product13_reg_n_103),
        .I1(product12_reg_n_103),
        .O(\sum1_11[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[3]_i_4 
       (.I0(product13_reg_n_104),
        .I1(product12_reg_n_104),
        .O(\sum1_11[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[3]_i_5 
       (.I0(product13_reg_n_105),
        .I1(product12_reg_n_105),
        .O(\sum1_11[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[7]_i_2 
       (.I0(product13_reg_n_98),
        .I1(product12_reg_n_98),
        .O(\sum1_11[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[7]_i_3 
       (.I0(product13_reg_n_99),
        .I1(product12_reg_n_99),
        .O(\sum1_11[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[7]_i_4 
       (.I0(product13_reg_n_100),
        .I1(product12_reg_n_100),
        .O(\sum1_11[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_11[7]_i_5 
       (.I0(product13_reg_n_101),
        .I1(product12_reg_n_101),
        .O(\sum1_11[7]_i_5_n_0 ));
  FDRE \sum1_11_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[3]_i_1_n_7 ),
        .Q(sum1_11[0]),
        .R(Reset_In));
  FDRE \sum1_11_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[11]_i_1_n_5 ),
        .Q(sum1_11[10]),
        .R(Reset_In));
  FDRE \sum1_11_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[11]_i_1_n_4 ),
        .Q(sum1_11[11]),
        .R(Reset_In));
  CARRY4 \sum1_11_reg[11]_i_1 
       (.CI(\sum1_11_reg[7]_i_1_n_0 ),
        .CO({\sum1_11_reg[11]_i_1_n_0 ,\sum1_11_reg[11]_i_1_n_1 ,\sum1_11_reg[11]_i_1_n_2 ,\sum1_11_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product13_reg_n_94,product13_reg_n_95,product13_reg_n_96,product13_reg_n_97}),
        .O({\sum1_11_reg[11]_i_1_n_4 ,\sum1_11_reg[11]_i_1_n_5 ,\sum1_11_reg[11]_i_1_n_6 ,\sum1_11_reg[11]_i_1_n_7 }),
        .S({\sum1_11[11]_i_2_n_0 ,\sum1_11[11]_i_3_n_0 ,\sum1_11[11]_i_4_n_0 ,\sum1_11[11]_i_5_n_0 }));
  FDRE \sum1_11_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[15]_i_1_n_7 ),
        .Q(sum1_11[12]),
        .R(Reset_In));
  FDRE \sum1_11_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[15]_i_1_n_6 ),
        .Q(sum1_11[13]),
        .R(Reset_In));
  FDRE \sum1_11_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[15]_i_1_n_5 ),
        .Q(sum1_11[14]),
        .R(Reset_In));
  FDRE \sum1_11_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[15]_i_1_n_4 ),
        .Q(sum1_11[15]),
        .R(Reset_In));
  CARRY4 \sum1_11_reg[15]_i_1 
       (.CI(\sum1_11_reg[11]_i_1_n_0 ),
        .CO({\sum1_11_reg[15]_i_1_n_0 ,\sum1_11_reg[15]_i_1_n_1 ,\sum1_11_reg[15]_i_1_n_2 ,\sum1_11_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product13_reg_n_90,product13_reg_n_91,product13_reg_n_92,product13_reg_n_93}),
        .O({\sum1_11_reg[15]_i_1_n_4 ,\sum1_11_reg[15]_i_1_n_5 ,\sum1_11_reg[15]_i_1_n_6 ,\sum1_11_reg[15]_i_1_n_7 }),
        .S({\sum1_11[15]_i_2_n_0 ,\sum1_11[15]_i_3_n_0 ,\sum1_11[15]_i_4_n_0 ,\sum1_11[15]_i_5_n_0 }));
  FDRE \sum1_11_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[19]_i_1_n_7 ),
        .Q(sum1_11[16]),
        .R(Reset_In));
  FDRE \sum1_11_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[19]_i_1_n_6 ),
        .Q(sum1_11[17]),
        .R(Reset_In));
  FDRE \sum1_11_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[19]_i_1_n_5 ),
        .Q(sum1_11[18]),
        .R(Reset_In));
  FDRE \sum1_11_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[19]_i_1_n_4 ),
        .Q(sum1_11[19]),
        .R(Reset_In));
  CARRY4 \sum1_11_reg[19]_i_1 
       (.CI(\sum1_11_reg[15]_i_1_n_0 ),
        .CO({\sum1_11_reg[19]_i_1_n_0 ,\sum1_11_reg[19]_i_1_n_1 ,\sum1_11_reg[19]_i_1_n_2 ,\sum1_11_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product13_reg_n_86,product13_reg_n_87,product13_reg_n_88,product13_reg_n_89}),
        .O({\sum1_11_reg[19]_i_1_n_4 ,\sum1_11_reg[19]_i_1_n_5 ,\sum1_11_reg[19]_i_1_n_6 ,\sum1_11_reg[19]_i_1_n_7 }),
        .S({\sum1_11[19]_i_2_n_0 ,\sum1_11[19]_i_3_n_0 ,\sum1_11[19]_i_4_n_0 ,\sum1_11[19]_i_5_n_0 }));
  FDRE \sum1_11_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[3]_i_1_n_6 ),
        .Q(sum1_11[1]),
        .R(Reset_In));
  FDRE \sum1_11_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[23]_i_1_n_7 ),
        .Q(sum1_11[20]),
        .R(Reset_In));
  FDRE \sum1_11_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[23]_i_1_n_6 ),
        .Q(sum1_11[21]),
        .R(Reset_In));
  FDRE \sum1_11_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[23]_i_1_n_5 ),
        .Q(sum1_11[22]),
        .R(Reset_In));
  FDRE \sum1_11_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[23]_i_1_n_4 ),
        .Q(sum1_11[23]),
        .R(Reset_In));
  CARRY4 \sum1_11_reg[23]_i_1 
       (.CI(\sum1_11_reg[19]_i_1_n_0 ),
        .CO({\sum1_11_reg[23]_i_1_n_0 ,\sum1_11_reg[23]_i_1_n_1 ,\sum1_11_reg[23]_i_1_n_2 ,\sum1_11_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_11[23]_i_2_n_0 ,product13_reg_n_83,product13_reg_n_84,product13_reg_n_85}),
        .O({\sum1_11_reg[23]_i_1_n_4 ,\sum1_11_reg[23]_i_1_n_5 ,\sum1_11_reg[23]_i_1_n_6 ,\sum1_11_reg[23]_i_1_n_7 }),
        .S({\sum1_11[23]_i_3_n_0 ,\sum1_11[23]_i_4_n_0 ,\sum1_11[23]_i_5_n_0 ,\sum1_11[23]_i_6_n_0 }));
  FDRE \sum1_11_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[24]_i_1_n_7 ),
        .Q(sum1_11[24]),
        .R(Reset_In));
  CARRY4 \sum1_11_reg[24]_i_1 
       (.CI(\sum1_11_reg[23]_i_1_n_0 ),
        .CO(\NLW_sum1_11_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum1_11_reg[24]_i_1_O_UNCONNECTED [3:1],\sum1_11_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_11_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[3]_i_1_n_5 ),
        .Q(sum1_11[2]),
        .R(Reset_In));
  FDRE \sum1_11_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[3]_i_1_n_4 ),
        .Q(sum1_11[3]),
        .R(Reset_In));
  CARRY4 \sum1_11_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_11_reg[3]_i_1_n_0 ,\sum1_11_reg[3]_i_1_n_1 ,\sum1_11_reg[3]_i_1_n_2 ,\sum1_11_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product13_reg_n_102,product13_reg_n_103,product13_reg_n_104,product13_reg_n_105}),
        .O({\sum1_11_reg[3]_i_1_n_4 ,\sum1_11_reg[3]_i_1_n_5 ,\sum1_11_reg[3]_i_1_n_6 ,\sum1_11_reg[3]_i_1_n_7 }),
        .S({\sum1_11[3]_i_2_n_0 ,\sum1_11[3]_i_3_n_0 ,\sum1_11[3]_i_4_n_0 ,\sum1_11[3]_i_5_n_0 }));
  FDRE \sum1_11_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[7]_i_1_n_7 ),
        .Q(sum1_11[4]),
        .R(Reset_In));
  FDRE \sum1_11_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[7]_i_1_n_6 ),
        .Q(sum1_11[5]),
        .R(Reset_In));
  FDRE \sum1_11_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[7]_i_1_n_5 ),
        .Q(sum1_11[6]),
        .R(Reset_In));
  FDRE \sum1_11_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[7]_i_1_n_4 ),
        .Q(sum1_11[7]),
        .R(Reset_In));
  CARRY4 \sum1_11_reg[7]_i_1 
       (.CI(\sum1_11_reg[3]_i_1_n_0 ),
        .CO({\sum1_11_reg[7]_i_1_n_0 ,\sum1_11_reg[7]_i_1_n_1 ,\sum1_11_reg[7]_i_1_n_2 ,\sum1_11_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product13_reg_n_98,product13_reg_n_99,product13_reg_n_100,product13_reg_n_101}),
        .O({\sum1_11_reg[7]_i_1_n_4 ,\sum1_11_reg[7]_i_1_n_5 ,\sum1_11_reg[7]_i_1_n_6 ,\sum1_11_reg[7]_i_1_n_7 }),
        .S({\sum1_11[7]_i_2_n_0 ,\sum1_11[7]_i_3_n_0 ,\sum1_11[7]_i_4_n_0 ,\sum1_11[7]_i_5_n_0 }));
  FDRE \sum1_11_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[11]_i_1_n_7 ),
        .Q(sum1_11[8]),
        .R(Reset_In));
  FDRE \sum1_11_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_11_reg[11]_i_1_n_6 ),
        .Q(sum1_11[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[11]_i_2 
       (.I0(product11_reg_n_94),
        .I1(product10_reg_n_94),
        .O(\sum1_12[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[11]_i_3 
       (.I0(product11_reg_n_95),
        .I1(product10_reg_n_95),
        .O(\sum1_12[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[11]_i_4 
       (.I0(product11_reg_n_96),
        .I1(product10_reg_n_96),
        .O(\sum1_12[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[11]_i_5 
       (.I0(product11_reg_n_97),
        .I1(product10_reg_n_97),
        .O(\sum1_12[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[15]_i_2 
       (.I0(product11_reg_n_90),
        .I1(product10_reg_n_90),
        .O(\sum1_12[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[15]_i_3 
       (.I0(product11_reg_n_91),
        .I1(product10_reg_n_91),
        .O(\sum1_12[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[15]_i_4 
       (.I0(product11_reg_n_92),
        .I1(product10_reg_n_92),
        .O(\sum1_12[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[15]_i_5 
       (.I0(product11_reg_n_93),
        .I1(product10_reg_n_93),
        .O(\sum1_12[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[19]_i_2 
       (.I0(product11_reg_n_86),
        .I1(product10_reg_n_86),
        .O(\sum1_12[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[19]_i_3 
       (.I0(product11_reg_n_87),
        .I1(product10_reg_n_87),
        .O(\sum1_12[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[19]_i_4 
       (.I0(product11_reg_n_88),
        .I1(product10_reg_n_88),
        .O(\sum1_12[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[19]_i_5 
       (.I0(product11_reg_n_89),
        .I1(product10_reg_n_89),
        .O(\sum1_12[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_12[23]_i_2 
       (.I0(product11_reg_n_82),
        .O(\sum1_12[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[23]_i_3 
       (.I0(product11_reg_n_82),
        .I1(product10_reg_n_82),
        .O(\sum1_12[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[23]_i_4 
       (.I0(product11_reg_n_83),
        .I1(product10_reg_n_83),
        .O(\sum1_12[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[23]_i_5 
       (.I0(product11_reg_n_84),
        .I1(product10_reg_n_84),
        .O(\sum1_12[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[23]_i_6 
       (.I0(product11_reg_n_85),
        .I1(product10_reg_n_85),
        .O(\sum1_12[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[3]_i_2 
       (.I0(product11_reg_n_102),
        .I1(product10_reg_n_102),
        .O(\sum1_12[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[3]_i_3 
       (.I0(product11_reg_n_103),
        .I1(product10_reg_n_103),
        .O(\sum1_12[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[3]_i_4 
       (.I0(product11_reg_n_104),
        .I1(product10_reg_n_104),
        .O(\sum1_12[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[3]_i_5 
       (.I0(product11_reg_n_105),
        .I1(product10_reg_n_105),
        .O(\sum1_12[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[7]_i_2 
       (.I0(product11_reg_n_98),
        .I1(product10_reg_n_98),
        .O(\sum1_12[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[7]_i_3 
       (.I0(product11_reg_n_99),
        .I1(product10_reg_n_99),
        .O(\sum1_12[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[7]_i_4 
       (.I0(product11_reg_n_100),
        .I1(product10_reg_n_100),
        .O(\sum1_12[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_12[7]_i_5 
       (.I0(product11_reg_n_101),
        .I1(product10_reg_n_101),
        .O(\sum1_12[7]_i_5_n_0 ));
  FDRE \sum1_12_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[3]_i_1_n_7 ),
        .Q(sum1_12[0]),
        .R(Reset_In));
  FDRE \sum1_12_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[11]_i_1_n_5 ),
        .Q(sum1_12[10]),
        .R(Reset_In));
  FDRE \sum1_12_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[11]_i_1_n_4 ),
        .Q(sum1_12[11]),
        .R(Reset_In));
  CARRY4 \sum1_12_reg[11]_i_1 
       (.CI(\sum1_12_reg[7]_i_1_n_0 ),
        .CO({\sum1_12_reg[11]_i_1_n_0 ,\sum1_12_reg[11]_i_1_n_1 ,\sum1_12_reg[11]_i_1_n_2 ,\sum1_12_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product11_reg_n_94,product11_reg_n_95,product11_reg_n_96,product11_reg_n_97}),
        .O({\sum1_12_reg[11]_i_1_n_4 ,\sum1_12_reg[11]_i_1_n_5 ,\sum1_12_reg[11]_i_1_n_6 ,\sum1_12_reg[11]_i_1_n_7 }),
        .S({\sum1_12[11]_i_2_n_0 ,\sum1_12[11]_i_3_n_0 ,\sum1_12[11]_i_4_n_0 ,\sum1_12[11]_i_5_n_0 }));
  FDRE \sum1_12_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[15]_i_1_n_7 ),
        .Q(sum1_12[12]),
        .R(Reset_In));
  FDRE \sum1_12_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[15]_i_1_n_6 ),
        .Q(sum1_12[13]),
        .R(Reset_In));
  FDRE \sum1_12_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[15]_i_1_n_5 ),
        .Q(sum1_12[14]),
        .R(Reset_In));
  FDRE \sum1_12_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[15]_i_1_n_4 ),
        .Q(sum1_12[15]),
        .R(Reset_In));
  CARRY4 \sum1_12_reg[15]_i_1 
       (.CI(\sum1_12_reg[11]_i_1_n_0 ),
        .CO({\sum1_12_reg[15]_i_1_n_0 ,\sum1_12_reg[15]_i_1_n_1 ,\sum1_12_reg[15]_i_1_n_2 ,\sum1_12_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product11_reg_n_90,product11_reg_n_91,product11_reg_n_92,product11_reg_n_93}),
        .O({\sum1_12_reg[15]_i_1_n_4 ,\sum1_12_reg[15]_i_1_n_5 ,\sum1_12_reg[15]_i_1_n_6 ,\sum1_12_reg[15]_i_1_n_7 }),
        .S({\sum1_12[15]_i_2_n_0 ,\sum1_12[15]_i_3_n_0 ,\sum1_12[15]_i_4_n_0 ,\sum1_12[15]_i_5_n_0 }));
  FDRE \sum1_12_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[19]_i_1_n_7 ),
        .Q(sum1_12[16]),
        .R(Reset_In));
  FDRE \sum1_12_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[19]_i_1_n_6 ),
        .Q(sum1_12[17]),
        .R(Reset_In));
  FDRE \sum1_12_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[19]_i_1_n_5 ),
        .Q(sum1_12[18]),
        .R(Reset_In));
  FDRE \sum1_12_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[19]_i_1_n_4 ),
        .Q(sum1_12[19]),
        .R(Reset_In));
  CARRY4 \sum1_12_reg[19]_i_1 
       (.CI(\sum1_12_reg[15]_i_1_n_0 ),
        .CO({\sum1_12_reg[19]_i_1_n_0 ,\sum1_12_reg[19]_i_1_n_1 ,\sum1_12_reg[19]_i_1_n_2 ,\sum1_12_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product11_reg_n_86,product11_reg_n_87,product11_reg_n_88,product11_reg_n_89}),
        .O({\sum1_12_reg[19]_i_1_n_4 ,\sum1_12_reg[19]_i_1_n_5 ,\sum1_12_reg[19]_i_1_n_6 ,\sum1_12_reg[19]_i_1_n_7 }),
        .S({\sum1_12[19]_i_2_n_0 ,\sum1_12[19]_i_3_n_0 ,\sum1_12[19]_i_4_n_0 ,\sum1_12[19]_i_5_n_0 }));
  FDRE \sum1_12_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[3]_i_1_n_6 ),
        .Q(sum1_12[1]),
        .R(Reset_In));
  FDRE \sum1_12_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[23]_i_1_n_7 ),
        .Q(sum1_12[20]),
        .R(Reset_In));
  FDRE \sum1_12_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[23]_i_1_n_6 ),
        .Q(sum1_12[21]),
        .R(Reset_In));
  FDRE \sum1_12_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[23]_i_1_n_5 ),
        .Q(sum1_12[22]),
        .R(Reset_In));
  FDRE \sum1_12_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[23]_i_1_n_4 ),
        .Q(sum1_12[23]),
        .R(Reset_In));
  CARRY4 \sum1_12_reg[23]_i_1 
       (.CI(\sum1_12_reg[19]_i_1_n_0 ),
        .CO({\sum1_12_reg[23]_i_1_n_0 ,\sum1_12_reg[23]_i_1_n_1 ,\sum1_12_reg[23]_i_1_n_2 ,\sum1_12_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_12[23]_i_2_n_0 ,product11_reg_n_83,product11_reg_n_84,product11_reg_n_85}),
        .O({\sum1_12_reg[23]_i_1_n_4 ,\sum1_12_reg[23]_i_1_n_5 ,\sum1_12_reg[23]_i_1_n_6 ,\sum1_12_reg[23]_i_1_n_7 }),
        .S({\sum1_12[23]_i_3_n_0 ,\sum1_12[23]_i_4_n_0 ,\sum1_12[23]_i_5_n_0 ,\sum1_12[23]_i_6_n_0 }));
  FDRE \sum1_12_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[24]_i_1_n_7 ),
        .Q(sum1_12[24]),
        .R(Reset_In));
  CARRY4 \sum1_12_reg[24]_i_1 
       (.CI(\sum1_12_reg[23]_i_1_n_0 ),
        .CO(\NLW_sum1_12_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum1_12_reg[24]_i_1_O_UNCONNECTED [3:1],\sum1_12_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_12_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[3]_i_1_n_5 ),
        .Q(sum1_12[2]),
        .R(Reset_In));
  FDRE \sum1_12_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[3]_i_1_n_4 ),
        .Q(sum1_12[3]),
        .R(Reset_In));
  CARRY4 \sum1_12_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_12_reg[3]_i_1_n_0 ,\sum1_12_reg[3]_i_1_n_1 ,\sum1_12_reg[3]_i_1_n_2 ,\sum1_12_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product11_reg_n_102,product11_reg_n_103,product11_reg_n_104,product11_reg_n_105}),
        .O({\sum1_12_reg[3]_i_1_n_4 ,\sum1_12_reg[3]_i_1_n_5 ,\sum1_12_reg[3]_i_1_n_6 ,\sum1_12_reg[3]_i_1_n_7 }),
        .S({\sum1_12[3]_i_2_n_0 ,\sum1_12[3]_i_3_n_0 ,\sum1_12[3]_i_4_n_0 ,\sum1_12[3]_i_5_n_0 }));
  FDRE \sum1_12_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[7]_i_1_n_7 ),
        .Q(sum1_12[4]),
        .R(Reset_In));
  FDRE \sum1_12_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[7]_i_1_n_6 ),
        .Q(sum1_12[5]),
        .R(Reset_In));
  FDRE \sum1_12_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[7]_i_1_n_5 ),
        .Q(sum1_12[6]),
        .R(Reset_In));
  FDRE \sum1_12_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[7]_i_1_n_4 ),
        .Q(sum1_12[7]),
        .R(Reset_In));
  CARRY4 \sum1_12_reg[7]_i_1 
       (.CI(\sum1_12_reg[3]_i_1_n_0 ),
        .CO({\sum1_12_reg[7]_i_1_n_0 ,\sum1_12_reg[7]_i_1_n_1 ,\sum1_12_reg[7]_i_1_n_2 ,\sum1_12_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product11_reg_n_98,product11_reg_n_99,product11_reg_n_100,product11_reg_n_101}),
        .O({\sum1_12_reg[7]_i_1_n_4 ,\sum1_12_reg[7]_i_1_n_5 ,\sum1_12_reg[7]_i_1_n_6 ,\sum1_12_reg[7]_i_1_n_7 }),
        .S({\sum1_12[7]_i_2_n_0 ,\sum1_12[7]_i_3_n_0 ,\sum1_12[7]_i_4_n_0 ,\sum1_12[7]_i_5_n_0 }));
  FDRE \sum1_12_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[11]_i_1_n_7 ),
        .Q(sum1_12[8]),
        .R(Reset_In));
  FDRE \sum1_12_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_12_reg[11]_i_1_n_6 ),
        .Q(sum1_12[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[11]_i_2 
       (.I0(product9_reg_n_94),
        .I1(product8_reg_n_94),
        .O(\sum1_13[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[11]_i_3 
       (.I0(product9_reg_n_95),
        .I1(product8_reg_n_95),
        .O(\sum1_13[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[11]_i_4 
       (.I0(product9_reg_n_96),
        .I1(product8_reg_n_96),
        .O(\sum1_13[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[11]_i_5 
       (.I0(product9_reg_n_97),
        .I1(product8_reg_n_97),
        .O(\sum1_13[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[15]_i_2 
       (.I0(product9_reg_n_90),
        .I1(product8_reg_n_90),
        .O(\sum1_13[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[15]_i_3 
       (.I0(product9_reg_n_91),
        .I1(product8_reg_n_91),
        .O(\sum1_13[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[15]_i_4 
       (.I0(product9_reg_n_92),
        .I1(product8_reg_n_92),
        .O(\sum1_13[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[15]_i_5 
       (.I0(product9_reg_n_93),
        .I1(product8_reg_n_93),
        .O(\sum1_13[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[19]_i_2 
       (.I0(product9_reg_n_86),
        .I1(product8_reg_n_86),
        .O(\sum1_13[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[19]_i_3 
       (.I0(product9_reg_n_87),
        .I1(product8_reg_n_87),
        .O(\sum1_13[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[19]_i_4 
       (.I0(product9_reg_n_88),
        .I1(product8_reg_n_88),
        .O(\sum1_13[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[19]_i_5 
       (.I0(product9_reg_n_89),
        .I1(product8_reg_n_89),
        .O(\sum1_13[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_13[23]_i_2 
       (.I0(product9_reg_n_82),
        .O(\sum1_13[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[23]_i_3 
       (.I0(product9_reg_n_82),
        .I1(product8_reg_n_82),
        .O(\sum1_13[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[23]_i_4 
       (.I0(product9_reg_n_83),
        .I1(product8_reg_n_83),
        .O(\sum1_13[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[23]_i_5 
       (.I0(product9_reg_n_84),
        .I1(product8_reg_n_84),
        .O(\sum1_13[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[23]_i_6 
       (.I0(product9_reg_n_85),
        .I1(product8_reg_n_85),
        .O(\sum1_13[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[3]_i_2 
       (.I0(product9_reg_n_102),
        .I1(product8_reg_n_102),
        .O(\sum1_13[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[3]_i_3 
       (.I0(product9_reg_n_103),
        .I1(product8_reg_n_103),
        .O(\sum1_13[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[3]_i_4 
       (.I0(product9_reg_n_104),
        .I1(product8_reg_n_104),
        .O(\sum1_13[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[3]_i_5 
       (.I0(product9_reg_n_105),
        .I1(product8_reg_n_105),
        .O(\sum1_13[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[7]_i_2 
       (.I0(product9_reg_n_98),
        .I1(product8_reg_n_98),
        .O(\sum1_13[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[7]_i_3 
       (.I0(product9_reg_n_99),
        .I1(product8_reg_n_99),
        .O(\sum1_13[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[7]_i_4 
       (.I0(product9_reg_n_100),
        .I1(product8_reg_n_100),
        .O(\sum1_13[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_13[7]_i_5 
       (.I0(product9_reg_n_101),
        .I1(product8_reg_n_101),
        .O(\sum1_13[7]_i_5_n_0 ));
  FDRE \sum1_13_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[3]_i_1_n_7 ),
        .Q(sum1_13[0]),
        .R(Reset_In));
  FDRE \sum1_13_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[11]_i_1_n_5 ),
        .Q(sum1_13[10]),
        .R(Reset_In));
  FDRE \sum1_13_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[11]_i_1_n_4 ),
        .Q(sum1_13[11]),
        .R(Reset_In));
  CARRY4 \sum1_13_reg[11]_i_1 
       (.CI(\sum1_13_reg[7]_i_1_n_0 ),
        .CO({\sum1_13_reg[11]_i_1_n_0 ,\sum1_13_reg[11]_i_1_n_1 ,\sum1_13_reg[11]_i_1_n_2 ,\sum1_13_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product9_reg_n_94,product9_reg_n_95,product9_reg_n_96,product9_reg_n_97}),
        .O({\sum1_13_reg[11]_i_1_n_4 ,\sum1_13_reg[11]_i_1_n_5 ,\sum1_13_reg[11]_i_1_n_6 ,\sum1_13_reg[11]_i_1_n_7 }),
        .S({\sum1_13[11]_i_2_n_0 ,\sum1_13[11]_i_3_n_0 ,\sum1_13[11]_i_4_n_0 ,\sum1_13[11]_i_5_n_0 }));
  FDRE \sum1_13_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[15]_i_1_n_7 ),
        .Q(sum1_13[12]),
        .R(Reset_In));
  FDRE \sum1_13_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[15]_i_1_n_6 ),
        .Q(sum1_13[13]),
        .R(Reset_In));
  FDRE \sum1_13_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[15]_i_1_n_5 ),
        .Q(sum1_13[14]),
        .R(Reset_In));
  FDRE \sum1_13_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[15]_i_1_n_4 ),
        .Q(sum1_13[15]),
        .R(Reset_In));
  CARRY4 \sum1_13_reg[15]_i_1 
       (.CI(\sum1_13_reg[11]_i_1_n_0 ),
        .CO({\sum1_13_reg[15]_i_1_n_0 ,\sum1_13_reg[15]_i_1_n_1 ,\sum1_13_reg[15]_i_1_n_2 ,\sum1_13_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product9_reg_n_90,product9_reg_n_91,product9_reg_n_92,product9_reg_n_93}),
        .O({\sum1_13_reg[15]_i_1_n_4 ,\sum1_13_reg[15]_i_1_n_5 ,\sum1_13_reg[15]_i_1_n_6 ,\sum1_13_reg[15]_i_1_n_7 }),
        .S({\sum1_13[15]_i_2_n_0 ,\sum1_13[15]_i_3_n_0 ,\sum1_13[15]_i_4_n_0 ,\sum1_13[15]_i_5_n_0 }));
  FDRE \sum1_13_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[19]_i_1_n_7 ),
        .Q(sum1_13[16]),
        .R(Reset_In));
  FDRE \sum1_13_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[19]_i_1_n_6 ),
        .Q(sum1_13[17]),
        .R(Reset_In));
  FDRE \sum1_13_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[19]_i_1_n_5 ),
        .Q(sum1_13[18]),
        .R(Reset_In));
  FDRE \sum1_13_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[19]_i_1_n_4 ),
        .Q(sum1_13[19]),
        .R(Reset_In));
  CARRY4 \sum1_13_reg[19]_i_1 
       (.CI(\sum1_13_reg[15]_i_1_n_0 ),
        .CO({\sum1_13_reg[19]_i_1_n_0 ,\sum1_13_reg[19]_i_1_n_1 ,\sum1_13_reg[19]_i_1_n_2 ,\sum1_13_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product9_reg_n_86,product9_reg_n_87,product9_reg_n_88,product9_reg_n_89}),
        .O({\sum1_13_reg[19]_i_1_n_4 ,\sum1_13_reg[19]_i_1_n_5 ,\sum1_13_reg[19]_i_1_n_6 ,\sum1_13_reg[19]_i_1_n_7 }),
        .S({\sum1_13[19]_i_2_n_0 ,\sum1_13[19]_i_3_n_0 ,\sum1_13[19]_i_4_n_0 ,\sum1_13[19]_i_5_n_0 }));
  FDRE \sum1_13_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[3]_i_1_n_6 ),
        .Q(sum1_13[1]),
        .R(Reset_In));
  FDRE \sum1_13_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[23]_i_1_n_7 ),
        .Q(sum1_13[20]),
        .R(Reset_In));
  FDRE \sum1_13_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[23]_i_1_n_6 ),
        .Q(sum1_13[21]),
        .R(Reset_In));
  FDRE \sum1_13_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[23]_i_1_n_5 ),
        .Q(sum1_13[22]),
        .R(Reset_In));
  FDRE \sum1_13_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[23]_i_1_n_4 ),
        .Q(sum1_13[23]),
        .R(Reset_In));
  CARRY4 \sum1_13_reg[23]_i_1 
       (.CI(\sum1_13_reg[19]_i_1_n_0 ),
        .CO({\sum1_13_reg[23]_i_1_n_0 ,\sum1_13_reg[23]_i_1_n_1 ,\sum1_13_reg[23]_i_1_n_2 ,\sum1_13_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_13[23]_i_2_n_0 ,product9_reg_n_83,product9_reg_n_84,product9_reg_n_85}),
        .O({\sum1_13_reg[23]_i_1_n_4 ,\sum1_13_reg[23]_i_1_n_5 ,\sum1_13_reg[23]_i_1_n_6 ,\sum1_13_reg[23]_i_1_n_7 }),
        .S({\sum1_13[23]_i_3_n_0 ,\sum1_13[23]_i_4_n_0 ,\sum1_13[23]_i_5_n_0 ,\sum1_13[23]_i_6_n_0 }));
  FDRE \sum1_13_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[24]_i_1_n_7 ),
        .Q(sum1_13[24]),
        .R(Reset_In));
  CARRY4 \sum1_13_reg[24]_i_1 
       (.CI(\sum1_13_reg[23]_i_1_n_0 ),
        .CO(\NLW_sum1_13_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum1_13_reg[24]_i_1_O_UNCONNECTED [3:1],\sum1_13_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_13_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[3]_i_1_n_5 ),
        .Q(sum1_13[2]),
        .R(Reset_In));
  FDRE \sum1_13_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[3]_i_1_n_4 ),
        .Q(sum1_13[3]),
        .R(Reset_In));
  CARRY4 \sum1_13_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_13_reg[3]_i_1_n_0 ,\sum1_13_reg[3]_i_1_n_1 ,\sum1_13_reg[3]_i_1_n_2 ,\sum1_13_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product9_reg_n_102,product9_reg_n_103,product9_reg_n_104,product9_reg_n_105}),
        .O({\sum1_13_reg[3]_i_1_n_4 ,\sum1_13_reg[3]_i_1_n_5 ,\sum1_13_reg[3]_i_1_n_6 ,\sum1_13_reg[3]_i_1_n_7 }),
        .S({\sum1_13[3]_i_2_n_0 ,\sum1_13[3]_i_3_n_0 ,\sum1_13[3]_i_4_n_0 ,\sum1_13[3]_i_5_n_0 }));
  FDRE \sum1_13_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[7]_i_1_n_7 ),
        .Q(sum1_13[4]),
        .R(Reset_In));
  FDRE \sum1_13_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[7]_i_1_n_6 ),
        .Q(sum1_13[5]),
        .R(Reset_In));
  FDRE \sum1_13_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[7]_i_1_n_5 ),
        .Q(sum1_13[6]),
        .R(Reset_In));
  FDRE \sum1_13_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[7]_i_1_n_4 ),
        .Q(sum1_13[7]),
        .R(Reset_In));
  CARRY4 \sum1_13_reg[7]_i_1 
       (.CI(\sum1_13_reg[3]_i_1_n_0 ),
        .CO({\sum1_13_reg[7]_i_1_n_0 ,\sum1_13_reg[7]_i_1_n_1 ,\sum1_13_reg[7]_i_1_n_2 ,\sum1_13_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product9_reg_n_98,product9_reg_n_99,product9_reg_n_100,product9_reg_n_101}),
        .O({\sum1_13_reg[7]_i_1_n_4 ,\sum1_13_reg[7]_i_1_n_5 ,\sum1_13_reg[7]_i_1_n_6 ,\sum1_13_reg[7]_i_1_n_7 }),
        .S({\sum1_13[7]_i_2_n_0 ,\sum1_13[7]_i_3_n_0 ,\sum1_13[7]_i_4_n_0 ,\sum1_13[7]_i_5_n_0 }));
  FDRE \sum1_13_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[11]_i_1_n_7 ),
        .Q(sum1_13[8]),
        .R(Reset_In));
  FDRE \sum1_13_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_13_reg[11]_i_1_n_6 ),
        .Q(sum1_13[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[11]_i_2 
       (.I0(product7_reg_n_94),
        .I1(product6_reg_n_94),
        .O(\sum1_14[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[11]_i_3 
       (.I0(product7_reg_n_95),
        .I1(product6_reg_n_95),
        .O(\sum1_14[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[11]_i_4 
       (.I0(product7_reg_n_96),
        .I1(product6_reg_n_96),
        .O(\sum1_14[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[11]_i_5 
       (.I0(product7_reg_n_97),
        .I1(product6_reg_n_97),
        .O(\sum1_14[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[15]_i_2 
       (.I0(product7_reg_n_90),
        .I1(product6_reg_n_90),
        .O(\sum1_14[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[15]_i_3 
       (.I0(product7_reg_n_91),
        .I1(product6_reg_n_91),
        .O(\sum1_14[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[15]_i_4 
       (.I0(product7_reg_n_92),
        .I1(product6_reg_n_92),
        .O(\sum1_14[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[15]_i_5 
       (.I0(product7_reg_n_93),
        .I1(product6_reg_n_93),
        .O(\sum1_14[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[19]_i_2 
       (.I0(product7_reg_n_86),
        .I1(product6_reg_n_86),
        .O(\sum1_14[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[19]_i_3 
       (.I0(product7_reg_n_87),
        .I1(product6_reg_n_87),
        .O(\sum1_14[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[19]_i_4 
       (.I0(product7_reg_n_88),
        .I1(product6_reg_n_88),
        .O(\sum1_14[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[19]_i_5 
       (.I0(product7_reg_n_89),
        .I1(product6_reg_n_89),
        .O(\sum1_14[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_14[23]_i_2 
       (.I0(product6_reg_n_83),
        .O(\sum1_14[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[23]_i_3 
       (.I0(product6_reg_n_83),
        .I1(product7_reg_n_82),
        .O(\sum1_14[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[23]_i_4 
       (.I0(product6_reg_n_83),
        .I1(product7_reg_n_83),
        .O(\sum1_14[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[23]_i_5 
       (.I0(product7_reg_n_84),
        .I1(product6_reg_n_84),
        .O(\sum1_14[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[23]_i_6 
       (.I0(product7_reg_n_85),
        .I1(product6_reg_n_85),
        .O(\sum1_14[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[3]_i_2 
       (.I0(product7_reg_n_102),
        .I1(product6_reg_n_102),
        .O(\sum1_14[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[3]_i_3 
       (.I0(product7_reg_n_103),
        .I1(product6_reg_n_103),
        .O(\sum1_14[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[3]_i_4 
       (.I0(product7_reg_n_104),
        .I1(product6_reg_n_104),
        .O(\sum1_14[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[3]_i_5 
       (.I0(product7_reg_n_105),
        .I1(product6_reg_n_105),
        .O(\sum1_14[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[7]_i_2 
       (.I0(product7_reg_n_98),
        .I1(product6_reg_n_98),
        .O(\sum1_14[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[7]_i_3 
       (.I0(product7_reg_n_99),
        .I1(product6_reg_n_99),
        .O(\sum1_14[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[7]_i_4 
       (.I0(product7_reg_n_100),
        .I1(product6_reg_n_100),
        .O(\sum1_14[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_14[7]_i_5 
       (.I0(product7_reg_n_101),
        .I1(product6_reg_n_101),
        .O(\sum1_14[7]_i_5_n_0 ));
  FDRE \sum1_14_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[3]_i_1_n_7 ),
        .Q(sum1_14[0]),
        .R(Reset_In));
  FDRE \sum1_14_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[11]_i_1_n_5 ),
        .Q(sum1_14[10]),
        .R(Reset_In));
  FDRE \sum1_14_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[11]_i_1_n_4 ),
        .Q(sum1_14[11]),
        .R(Reset_In));
  CARRY4 \sum1_14_reg[11]_i_1 
       (.CI(\sum1_14_reg[7]_i_1_n_0 ),
        .CO({\sum1_14_reg[11]_i_1_n_0 ,\sum1_14_reg[11]_i_1_n_1 ,\sum1_14_reg[11]_i_1_n_2 ,\sum1_14_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product7_reg_n_94,product7_reg_n_95,product7_reg_n_96,product7_reg_n_97}),
        .O({\sum1_14_reg[11]_i_1_n_4 ,\sum1_14_reg[11]_i_1_n_5 ,\sum1_14_reg[11]_i_1_n_6 ,\sum1_14_reg[11]_i_1_n_7 }),
        .S({\sum1_14[11]_i_2_n_0 ,\sum1_14[11]_i_3_n_0 ,\sum1_14[11]_i_4_n_0 ,\sum1_14[11]_i_5_n_0 }));
  FDRE \sum1_14_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[15]_i_1_n_7 ),
        .Q(sum1_14[12]),
        .R(Reset_In));
  FDRE \sum1_14_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[15]_i_1_n_6 ),
        .Q(sum1_14[13]),
        .R(Reset_In));
  FDRE \sum1_14_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[15]_i_1_n_5 ),
        .Q(sum1_14[14]),
        .R(Reset_In));
  FDRE \sum1_14_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[15]_i_1_n_4 ),
        .Q(sum1_14[15]),
        .R(Reset_In));
  CARRY4 \sum1_14_reg[15]_i_1 
       (.CI(\sum1_14_reg[11]_i_1_n_0 ),
        .CO({\sum1_14_reg[15]_i_1_n_0 ,\sum1_14_reg[15]_i_1_n_1 ,\sum1_14_reg[15]_i_1_n_2 ,\sum1_14_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product7_reg_n_90,product7_reg_n_91,product7_reg_n_92,product7_reg_n_93}),
        .O({\sum1_14_reg[15]_i_1_n_4 ,\sum1_14_reg[15]_i_1_n_5 ,\sum1_14_reg[15]_i_1_n_6 ,\sum1_14_reg[15]_i_1_n_7 }),
        .S({\sum1_14[15]_i_2_n_0 ,\sum1_14[15]_i_3_n_0 ,\sum1_14[15]_i_4_n_0 ,\sum1_14[15]_i_5_n_0 }));
  FDRE \sum1_14_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[19]_i_1_n_7 ),
        .Q(sum1_14[16]),
        .R(Reset_In));
  FDRE \sum1_14_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[19]_i_1_n_6 ),
        .Q(sum1_14[17]),
        .R(Reset_In));
  FDRE \sum1_14_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[19]_i_1_n_5 ),
        .Q(sum1_14[18]),
        .R(Reset_In));
  FDRE \sum1_14_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[19]_i_1_n_4 ),
        .Q(sum1_14[19]),
        .R(Reset_In));
  CARRY4 \sum1_14_reg[19]_i_1 
       (.CI(\sum1_14_reg[15]_i_1_n_0 ),
        .CO({\sum1_14_reg[19]_i_1_n_0 ,\sum1_14_reg[19]_i_1_n_1 ,\sum1_14_reg[19]_i_1_n_2 ,\sum1_14_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product7_reg_n_86,product7_reg_n_87,product7_reg_n_88,product7_reg_n_89}),
        .O({\sum1_14_reg[19]_i_1_n_4 ,\sum1_14_reg[19]_i_1_n_5 ,\sum1_14_reg[19]_i_1_n_6 ,\sum1_14_reg[19]_i_1_n_7 }),
        .S({\sum1_14[19]_i_2_n_0 ,\sum1_14[19]_i_3_n_0 ,\sum1_14[19]_i_4_n_0 ,\sum1_14[19]_i_5_n_0 }));
  FDRE \sum1_14_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[3]_i_1_n_6 ),
        .Q(sum1_14[1]),
        .R(Reset_In));
  FDRE \sum1_14_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[23]_i_1_n_7 ),
        .Q(sum1_14[20]),
        .R(Reset_In));
  FDRE \sum1_14_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[23]_i_1_n_6 ),
        .Q(sum1_14[21]),
        .R(Reset_In));
  FDRE \sum1_14_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[23]_i_1_n_5 ),
        .Q(sum1_14[22]),
        .R(Reset_In));
  FDRE \sum1_14_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[23]_i_1_n_4 ),
        .Q(sum1_14[23]),
        .R(Reset_In));
  CARRY4 \sum1_14_reg[23]_i_1 
       (.CI(\sum1_14_reg[19]_i_1_n_0 ),
        .CO({\sum1_14_reg[23]_i_1_n_0 ,\sum1_14_reg[23]_i_1_n_1 ,\sum1_14_reg[23]_i_1_n_2 ,\sum1_14_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_14[23]_i_2_n_0 ,product6_reg_n_83,product7_reg_n_84,product7_reg_n_85}),
        .O({\sum1_14_reg[23]_i_1_n_4 ,\sum1_14_reg[23]_i_1_n_5 ,\sum1_14_reg[23]_i_1_n_6 ,\sum1_14_reg[23]_i_1_n_7 }),
        .S({\sum1_14[23]_i_3_n_0 ,\sum1_14[23]_i_4_n_0 ,\sum1_14[23]_i_5_n_0 ,\sum1_14[23]_i_6_n_0 }));
  FDRE \sum1_14_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[24]_i_1_n_7 ),
        .Q(sum1_14[24]),
        .R(Reset_In));
  CARRY4 \sum1_14_reg[24]_i_1 
       (.CI(\sum1_14_reg[23]_i_1_n_0 ),
        .CO(\NLW_sum1_14_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum1_14_reg[24]_i_1_O_UNCONNECTED [3:1],\sum1_14_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_14_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[3]_i_1_n_5 ),
        .Q(sum1_14[2]),
        .R(Reset_In));
  FDRE \sum1_14_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[3]_i_1_n_4 ),
        .Q(sum1_14[3]),
        .R(Reset_In));
  CARRY4 \sum1_14_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_14_reg[3]_i_1_n_0 ,\sum1_14_reg[3]_i_1_n_1 ,\sum1_14_reg[3]_i_1_n_2 ,\sum1_14_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product7_reg_n_102,product7_reg_n_103,product7_reg_n_104,product7_reg_n_105}),
        .O({\sum1_14_reg[3]_i_1_n_4 ,\sum1_14_reg[3]_i_1_n_5 ,\sum1_14_reg[3]_i_1_n_6 ,\sum1_14_reg[3]_i_1_n_7 }),
        .S({\sum1_14[3]_i_2_n_0 ,\sum1_14[3]_i_3_n_0 ,\sum1_14[3]_i_4_n_0 ,\sum1_14[3]_i_5_n_0 }));
  FDRE \sum1_14_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[7]_i_1_n_7 ),
        .Q(sum1_14[4]),
        .R(Reset_In));
  FDRE \sum1_14_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[7]_i_1_n_6 ),
        .Q(sum1_14[5]),
        .R(Reset_In));
  FDRE \sum1_14_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[7]_i_1_n_5 ),
        .Q(sum1_14[6]),
        .R(Reset_In));
  FDRE \sum1_14_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[7]_i_1_n_4 ),
        .Q(sum1_14[7]),
        .R(Reset_In));
  CARRY4 \sum1_14_reg[7]_i_1 
       (.CI(\sum1_14_reg[3]_i_1_n_0 ),
        .CO({\sum1_14_reg[7]_i_1_n_0 ,\sum1_14_reg[7]_i_1_n_1 ,\sum1_14_reg[7]_i_1_n_2 ,\sum1_14_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product7_reg_n_98,product7_reg_n_99,product7_reg_n_100,product7_reg_n_101}),
        .O({\sum1_14_reg[7]_i_1_n_4 ,\sum1_14_reg[7]_i_1_n_5 ,\sum1_14_reg[7]_i_1_n_6 ,\sum1_14_reg[7]_i_1_n_7 }),
        .S({\sum1_14[7]_i_2_n_0 ,\sum1_14[7]_i_3_n_0 ,\sum1_14[7]_i_4_n_0 ,\sum1_14[7]_i_5_n_0 }));
  FDRE \sum1_14_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[11]_i_1_n_7 ),
        .Q(sum1_14[8]),
        .R(Reset_In));
  FDRE \sum1_14_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_14_reg[11]_i_1_n_6 ),
        .Q(sum1_14[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[11]_i_2 
       (.I0(product5_reg_n_94),
        .I1(product4_reg_n_94),
        .O(\sum1_15[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[11]_i_3 
       (.I0(product5_reg_n_95),
        .I1(product4_reg_n_95),
        .O(\sum1_15[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[11]_i_4 
       (.I0(product5_reg_n_96),
        .I1(product4_reg_n_96),
        .O(\sum1_15[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[11]_i_5 
       (.I0(product5_reg_n_97),
        .I1(product4_reg_n_97),
        .O(\sum1_15[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[15]_i_2 
       (.I0(product5_reg_n_90),
        .I1(product4_reg_n_90),
        .O(\sum1_15[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[15]_i_3 
       (.I0(product5_reg_n_91),
        .I1(product4_reg_n_91),
        .O(\sum1_15[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[15]_i_4 
       (.I0(product5_reg_n_92),
        .I1(product4_reg_n_92),
        .O(\sum1_15[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[15]_i_5 
       (.I0(product5_reg_n_93),
        .I1(product4_reg_n_93),
        .O(\sum1_15[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[19]_i_2 
       (.I0(product5_reg_n_86),
        .I1(product4_reg_n_86),
        .O(\sum1_15[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[19]_i_3 
       (.I0(product5_reg_n_87),
        .I1(product4_reg_n_87),
        .O(\sum1_15[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[19]_i_4 
       (.I0(product5_reg_n_88),
        .I1(product4_reg_n_88),
        .O(\sum1_15[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[19]_i_5 
       (.I0(product5_reg_n_89),
        .I1(product4_reg_n_89),
        .O(\sum1_15[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_15[24]_i_2 
       (.I0(product5_reg_n_83),
        .O(\sum1_15[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[24]_i_3 
       (.I0(product5_reg_n_83),
        .I1(product4_reg_n_83),
        .O(\sum1_15[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[24]_i_4 
       (.I0(product5_reg_n_84),
        .I1(product4_reg_n_84),
        .O(\sum1_15[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[24]_i_5 
       (.I0(product5_reg_n_85),
        .I1(product4_reg_n_85),
        .O(\sum1_15[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[3]_i_2 
       (.I0(product5_reg_n_102),
        .I1(product4_reg_n_102),
        .O(\sum1_15[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[3]_i_3 
       (.I0(product5_reg_n_103),
        .I1(product4_reg_n_103),
        .O(\sum1_15[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[3]_i_4 
       (.I0(product5_reg_n_104),
        .I1(product4_reg_n_104),
        .O(\sum1_15[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[3]_i_5 
       (.I0(product5_reg_n_105),
        .I1(product4_reg_n_105),
        .O(\sum1_15[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[7]_i_2 
       (.I0(product5_reg_n_98),
        .I1(product4_reg_n_98),
        .O(\sum1_15[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[7]_i_3 
       (.I0(product5_reg_n_99),
        .I1(product4_reg_n_99),
        .O(\sum1_15[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[7]_i_4 
       (.I0(product5_reg_n_100),
        .I1(product4_reg_n_100),
        .O(\sum1_15[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_15[7]_i_5 
       (.I0(product5_reg_n_101),
        .I1(product4_reg_n_101),
        .O(\sum1_15[7]_i_5_n_0 ));
  FDRE \sum1_15_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[3]_i_1_n_7 ),
        .Q(sum1_15[0]),
        .R(Reset_In));
  FDRE \sum1_15_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[11]_i_1_n_5 ),
        .Q(sum1_15[10]),
        .R(Reset_In));
  FDRE \sum1_15_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[11]_i_1_n_4 ),
        .Q(sum1_15[11]),
        .R(Reset_In));
  CARRY4 \sum1_15_reg[11]_i_1 
       (.CI(\sum1_15_reg[7]_i_1_n_0 ),
        .CO({\sum1_15_reg[11]_i_1_n_0 ,\sum1_15_reg[11]_i_1_n_1 ,\sum1_15_reg[11]_i_1_n_2 ,\sum1_15_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product5_reg_n_94,product5_reg_n_95,product5_reg_n_96,product5_reg_n_97}),
        .O({\sum1_15_reg[11]_i_1_n_4 ,\sum1_15_reg[11]_i_1_n_5 ,\sum1_15_reg[11]_i_1_n_6 ,\sum1_15_reg[11]_i_1_n_7 }),
        .S({\sum1_15[11]_i_2_n_0 ,\sum1_15[11]_i_3_n_0 ,\sum1_15[11]_i_4_n_0 ,\sum1_15[11]_i_5_n_0 }));
  FDRE \sum1_15_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[15]_i_1_n_7 ),
        .Q(sum1_15[12]),
        .R(Reset_In));
  FDRE \sum1_15_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[15]_i_1_n_6 ),
        .Q(sum1_15[13]),
        .R(Reset_In));
  FDRE \sum1_15_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[15]_i_1_n_5 ),
        .Q(sum1_15[14]),
        .R(Reset_In));
  FDRE \sum1_15_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[15]_i_1_n_4 ),
        .Q(sum1_15[15]),
        .R(Reset_In));
  CARRY4 \sum1_15_reg[15]_i_1 
       (.CI(\sum1_15_reg[11]_i_1_n_0 ),
        .CO({\sum1_15_reg[15]_i_1_n_0 ,\sum1_15_reg[15]_i_1_n_1 ,\sum1_15_reg[15]_i_1_n_2 ,\sum1_15_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product5_reg_n_90,product5_reg_n_91,product5_reg_n_92,product5_reg_n_93}),
        .O({\sum1_15_reg[15]_i_1_n_4 ,\sum1_15_reg[15]_i_1_n_5 ,\sum1_15_reg[15]_i_1_n_6 ,\sum1_15_reg[15]_i_1_n_7 }),
        .S({\sum1_15[15]_i_2_n_0 ,\sum1_15[15]_i_3_n_0 ,\sum1_15[15]_i_4_n_0 ,\sum1_15[15]_i_5_n_0 }));
  FDRE \sum1_15_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[19]_i_1_n_7 ),
        .Q(sum1_15[16]),
        .R(Reset_In));
  FDRE \sum1_15_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[19]_i_1_n_6 ),
        .Q(sum1_15[17]),
        .R(Reset_In));
  FDRE \sum1_15_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[19]_i_1_n_5 ),
        .Q(sum1_15[18]),
        .R(Reset_In));
  FDRE \sum1_15_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[19]_i_1_n_4 ),
        .Q(sum1_15[19]),
        .R(Reset_In));
  CARRY4 \sum1_15_reg[19]_i_1 
       (.CI(\sum1_15_reg[15]_i_1_n_0 ),
        .CO({\sum1_15_reg[19]_i_1_n_0 ,\sum1_15_reg[19]_i_1_n_1 ,\sum1_15_reg[19]_i_1_n_2 ,\sum1_15_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product5_reg_n_86,product5_reg_n_87,product5_reg_n_88,product5_reg_n_89}),
        .O({\sum1_15_reg[19]_i_1_n_4 ,\sum1_15_reg[19]_i_1_n_5 ,\sum1_15_reg[19]_i_1_n_6 ,\sum1_15_reg[19]_i_1_n_7 }),
        .S({\sum1_15[19]_i_2_n_0 ,\sum1_15[19]_i_3_n_0 ,\sum1_15[19]_i_4_n_0 ,\sum1_15[19]_i_5_n_0 }));
  FDRE \sum1_15_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[3]_i_1_n_6 ),
        .Q(sum1_15[1]),
        .R(Reset_In));
  FDRE \sum1_15_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[24]_i_1_n_7 ),
        .Q(sum1_15[20]),
        .R(Reset_In));
  FDRE \sum1_15_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[24]_i_1_n_6 ),
        .Q(sum1_15[21]),
        .R(Reset_In));
  FDRE \sum1_15_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[24]_i_1_n_5 ),
        .Q(sum1_15[22]),
        .R(Reset_In));
  FDRE \sum1_15_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[24]_i_1_n_4 ),
        .Q(sum1_15[24]),
        .R(Reset_In));
  CARRY4 \sum1_15_reg[24]_i_1 
       (.CI(\sum1_15_reg[19]_i_1_n_0 ),
        .CO({\NLW_sum1_15_reg[24]_i_1_CO_UNCONNECTED [3],\sum1_15_reg[24]_i_1_n_1 ,\sum1_15_reg[24]_i_1_n_2 ,\sum1_15_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum1_15[24]_i_2_n_0 ,product5_reg_n_84,product5_reg_n_85}),
        .O({\sum1_15_reg[24]_i_1_n_4 ,\sum1_15_reg[24]_i_1_n_5 ,\sum1_15_reg[24]_i_1_n_6 ,\sum1_15_reg[24]_i_1_n_7 }),
        .S({1'b1,\sum1_15[24]_i_3_n_0 ,\sum1_15[24]_i_4_n_0 ,\sum1_15[24]_i_5_n_0 }));
  FDRE \sum1_15_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[3]_i_1_n_5 ),
        .Q(sum1_15[2]),
        .R(Reset_In));
  FDRE \sum1_15_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[3]_i_1_n_4 ),
        .Q(sum1_15[3]),
        .R(Reset_In));
  CARRY4 \sum1_15_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_15_reg[3]_i_1_n_0 ,\sum1_15_reg[3]_i_1_n_1 ,\sum1_15_reg[3]_i_1_n_2 ,\sum1_15_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product5_reg_n_102,product5_reg_n_103,product5_reg_n_104,product5_reg_n_105}),
        .O({\sum1_15_reg[3]_i_1_n_4 ,\sum1_15_reg[3]_i_1_n_5 ,\sum1_15_reg[3]_i_1_n_6 ,\sum1_15_reg[3]_i_1_n_7 }),
        .S({\sum1_15[3]_i_2_n_0 ,\sum1_15[3]_i_3_n_0 ,\sum1_15[3]_i_4_n_0 ,\sum1_15[3]_i_5_n_0 }));
  FDRE \sum1_15_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[7]_i_1_n_7 ),
        .Q(sum1_15[4]),
        .R(Reset_In));
  FDRE \sum1_15_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[7]_i_1_n_6 ),
        .Q(sum1_15[5]),
        .R(Reset_In));
  FDRE \sum1_15_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[7]_i_1_n_5 ),
        .Q(sum1_15[6]),
        .R(Reset_In));
  FDRE \sum1_15_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[7]_i_1_n_4 ),
        .Q(sum1_15[7]),
        .R(Reset_In));
  CARRY4 \sum1_15_reg[7]_i_1 
       (.CI(\sum1_15_reg[3]_i_1_n_0 ),
        .CO({\sum1_15_reg[7]_i_1_n_0 ,\sum1_15_reg[7]_i_1_n_1 ,\sum1_15_reg[7]_i_1_n_2 ,\sum1_15_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product5_reg_n_98,product5_reg_n_99,product5_reg_n_100,product5_reg_n_101}),
        .O({\sum1_15_reg[7]_i_1_n_4 ,\sum1_15_reg[7]_i_1_n_5 ,\sum1_15_reg[7]_i_1_n_6 ,\sum1_15_reg[7]_i_1_n_7 }),
        .S({\sum1_15[7]_i_2_n_0 ,\sum1_15[7]_i_3_n_0 ,\sum1_15[7]_i_4_n_0 ,\sum1_15[7]_i_5_n_0 }));
  FDRE \sum1_15_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[11]_i_1_n_7 ),
        .Q(sum1_15[8]),
        .R(Reset_In));
  FDRE \sum1_15_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_15_reg[11]_i_1_n_6 ),
        .Q(sum1_15[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[11]_i_2 
       (.I0(product3_reg_n_94),
        .I1(product2_reg_n_94),
        .O(\sum1_16[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[11]_i_3 
       (.I0(product3_reg_n_95),
        .I1(product2_reg_n_95),
        .O(\sum1_16[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[11]_i_4 
       (.I0(product3_reg_n_96),
        .I1(product2_reg_n_96),
        .O(\sum1_16[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[11]_i_5 
       (.I0(product3_reg_n_97),
        .I1(product2_reg_n_97),
        .O(\sum1_16[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[15]_i_2 
       (.I0(product3_reg_n_90),
        .I1(product2_reg_n_90),
        .O(\sum1_16[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[15]_i_3 
       (.I0(product3_reg_n_91),
        .I1(product2_reg_n_91),
        .O(\sum1_16[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[15]_i_4 
       (.I0(product3_reg_n_92),
        .I1(product2_reg_n_92),
        .O(\sum1_16[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[15]_i_5 
       (.I0(product3_reg_n_93),
        .I1(product2_reg_n_93),
        .O(\sum1_16[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[19]_i_2 
       (.I0(product3_reg_n_86),
        .I1(product2_reg_n_86),
        .O(\sum1_16[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[19]_i_3 
       (.I0(product3_reg_n_87),
        .I1(product2_reg_n_87),
        .O(\sum1_16[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[19]_i_4 
       (.I0(product3_reg_n_88),
        .I1(product2_reg_n_88),
        .O(\sum1_16[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[19]_i_5 
       (.I0(product3_reg_n_89),
        .I1(product2_reg_n_89),
        .O(\sum1_16[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_16[24]_i_2 
       (.I0(product3_reg_n_83),
        .O(\sum1_16[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[24]_i_3 
       (.I0(product3_reg_n_83),
        .I1(product2_reg_n_83),
        .O(\sum1_16[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[24]_i_4 
       (.I0(product3_reg_n_84),
        .I1(product2_reg_n_84),
        .O(\sum1_16[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[24]_i_5 
       (.I0(product3_reg_n_85),
        .I1(product2_reg_n_85),
        .O(\sum1_16[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[3]_i_2 
       (.I0(product3_reg_n_102),
        .I1(product2_reg_n_102),
        .O(\sum1_16[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[3]_i_3 
       (.I0(product3_reg_n_103),
        .I1(product2_reg_n_103),
        .O(\sum1_16[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[3]_i_4 
       (.I0(product3_reg_n_104),
        .I1(product2_reg_n_104),
        .O(\sum1_16[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[3]_i_5 
       (.I0(product3_reg_n_105),
        .I1(product2_reg_n_105),
        .O(\sum1_16[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[7]_i_2 
       (.I0(product3_reg_n_98),
        .I1(product2_reg_n_98),
        .O(\sum1_16[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[7]_i_3 
       (.I0(product3_reg_n_99),
        .I1(product2_reg_n_99),
        .O(\sum1_16[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[7]_i_4 
       (.I0(product3_reg_n_100),
        .I1(product2_reg_n_100),
        .O(\sum1_16[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_16[7]_i_5 
       (.I0(product3_reg_n_101),
        .I1(product2_reg_n_101),
        .O(\sum1_16[7]_i_5_n_0 ));
  FDRE \sum1_16_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[3]_i_1_n_7 ),
        .Q(sum1_16[0]),
        .R(Reset_In));
  FDRE \sum1_16_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[11]_i_1_n_5 ),
        .Q(sum1_16[10]),
        .R(Reset_In));
  FDRE \sum1_16_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[11]_i_1_n_4 ),
        .Q(sum1_16[11]),
        .R(Reset_In));
  CARRY4 \sum1_16_reg[11]_i_1 
       (.CI(\sum1_16_reg[7]_i_1_n_0 ),
        .CO({\sum1_16_reg[11]_i_1_n_0 ,\sum1_16_reg[11]_i_1_n_1 ,\sum1_16_reg[11]_i_1_n_2 ,\sum1_16_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product3_reg_n_94,product3_reg_n_95,product3_reg_n_96,product3_reg_n_97}),
        .O({\sum1_16_reg[11]_i_1_n_4 ,\sum1_16_reg[11]_i_1_n_5 ,\sum1_16_reg[11]_i_1_n_6 ,\sum1_16_reg[11]_i_1_n_7 }),
        .S({\sum1_16[11]_i_2_n_0 ,\sum1_16[11]_i_3_n_0 ,\sum1_16[11]_i_4_n_0 ,\sum1_16[11]_i_5_n_0 }));
  FDRE \sum1_16_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[15]_i_1_n_7 ),
        .Q(sum1_16[12]),
        .R(Reset_In));
  FDRE \sum1_16_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[15]_i_1_n_6 ),
        .Q(sum1_16[13]),
        .R(Reset_In));
  FDRE \sum1_16_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[15]_i_1_n_5 ),
        .Q(sum1_16[14]),
        .R(Reset_In));
  FDRE \sum1_16_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[15]_i_1_n_4 ),
        .Q(sum1_16[15]),
        .R(Reset_In));
  CARRY4 \sum1_16_reg[15]_i_1 
       (.CI(\sum1_16_reg[11]_i_1_n_0 ),
        .CO({\sum1_16_reg[15]_i_1_n_0 ,\sum1_16_reg[15]_i_1_n_1 ,\sum1_16_reg[15]_i_1_n_2 ,\sum1_16_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product3_reg_n_90,product3_reg_n_91,product3_reg_n_92,product3_reg_n_93}),
        .O({\sum1_16_reg[15]_i_1_n_4 ,\sum1_16_reg[15]_i_1_n_5 ,\sum1_16_reg[15]_i_1_n_6 ,\sum1_16_reg[15]_i_1_n_7 }),
        .S({\sum1_16[15]_i_2_n_0 ,\sum1_16[15]_i_3_n_0 ,\sum1_16[15]_i_4_n_0 ,\sum1_16[15]_i_5_n_0 }));
  FDRE \sum1_16_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[19]_i_1_n_7 ),
        .Q(sum1_16[16]),
        .R(Reset_In));
  FDRE \sum1_16_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[19]_i_1_n_6 ),
        .Q(sum1_16[17]),
        .R(Reset_In));
  FDRE \sum1_16_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[19]_i_1_n_5 ),
        .Q(sum1_16[18]),
        .R(Reset_In));
  FDRE \sum1_16_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[19]_i_1_n_4 ),
        .Q(sum1_16[19]),
        .R(Reset_In));
  CARRY4 \sum1_16_reg[19]_i_1 
       (.CI(\sum1_16_reg[15]_i_1_n_0 ),
        .CO({\sum1_16_reg[19]_i_1_n_0 ,\sum1_16_reg[19]_i_1_n_1 ,\sum1_16_reg[19]_i_1_n_2 ,\sum1_16_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product3_reg_n_86,product3_reg_n_87,product3_reg_n_88,product3_reg_n_89}),
        .O({\sum1_16_reg[19]_i_1_n_4 ,\sum1_16_reg[19]_i_1_n_5 ,\sum1_16_reg[19]_i_1_n_6 ,\sum1_16_reg[19]_i_1_n_7 }),
        .S({\sum1_16[19]_i_2_n_0 ,\sum1_16[19]_i_3_n_0 ,\sum1_16[19]_i_4_n_0 ,\sum1_16[19]_i_5_n_0 }));
  FDRE \sum1_16_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[3]_i_1_n_6 ),
        .Q(sum1_16[1]),
        .R(Reset_In));
  FDRE \sum1_16_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[24]_i_1_n_7 ),
        .Q(sum1_16[20]),
        .R(Reset_In));
  FDRE \sum1_16_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[24]_i_1_n_6 ),
        .Q(sum1_16[21]),
        .R(Reset_In));
  FDRE \sum1_16_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[24]_i_1_n_5 ),
        .Q(sum1_16[22]),
        .R(Reset_In));
  FDRE \sum1_16_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[24]_i_1_n_4 ),
        .Q(sum1_16[24]),
        .R(Reset_In));
  CARRY4 \sum1_16_reg[24]_i_1 
       (.CI(\sum1_16_reg[19]_i_1_n_0 ),
        .CO({\NLW_sum1_16_reg[24]_i_1_CO_UNCONNECTED [3],\sum1_16_reg[24]_i_1_n_1 ,\sum1_16_reg[24]_i_1_n_2 ,\sum1_16_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum1_16[24]_i_2_n_0 ,product3_reg_n_84,product3_reg_n_85}),
        .O({\sum1_16_reg[24]_i_1_n_4 ,\sum1_16_reg[24]_i_1_n_5 ,\sum1_16_reg[24]_i_1_n_6 ,\sum1_16_reg[24]_i_1_n_7 }),
        .S({1'b1,\sum1_16[24]_i_3_n_0 ,\sum1_16[24]_i_4_n_0 ,\sum1_16[24]_i_5_n_0 }));
  FDRE \sum1_16_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[3]_i_1_n_5 ),
        .Q(sum1_16[2]),
        .R(Reset_In));
  FDRE \sum1_16_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[3]_i_1_n_4 ),
        .Q(sum1_16[3]),
        .R(Reset_In));
  CARRY4 \sum1_16_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_16_reg[3]_i_1_n_0 ,\sum1_16_reg[3]_i_1_n_1 ,\sum1_16_reg[3]_i_1_n_2 ,\sum1_16_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product3_reg_n_102,product3_reg_n_103,product3_reg_n_104,product3_reg_n_105}),
        .O({\sum1_16_reg[3]_i_1_n_4 ,\sum1_16_reg[3]_i_1_n_5 ,\sum1_16_reg[3]_i_1_n_6 ,\sum1_16_reg[3]_i_1_n_7 }),
        .S({\sum1_16[3]_i_2_n_0 ,\sum1_16[3]_i_3_n_0 ,\sum1_16[3]_i_4_n_0 ,\sum1_16[3]_i_5_n_0 }));
  FDRE \sum1_16_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[7]_i_1_n_7 ),
        .Q(sum1_16[4]),
        .R(Reset_In));
  FDRE \sum1_16_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[7]_i_1_n_6 ),
        .Q(sum1_16[5]),
        .R(Reset_In));
  FDRE \sum1_16_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[7]_i_1_n_5 ),
        .Q(sum1_16[6]),
        .R(Reset_In));
  FDRE \sum1_16_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[7]_i_1_n_4 ),
        .Q(sum1_16[7]),
        .R(Reset_In));
  CARRY4 \sum1_16_reg[7]_i_1 
       (.CI(\sum1_16_reg[3]_i_1_n_0 ),
        .CO({\sum1_16_reg[7]_i_1_n_0 ,\sum1_16_reg[7]_i_1_n_1 ,\sum1_16_reg[7]_i_1_n_2 ,\sum1_16_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product3_reg_n_98,product3_reg_n_99,product3_reg_n_100,product3_reg_n_101}),
        .O({\sum1_16_reg[7]_i_1_n_4 ,\sum1_16_reg[7]_i_1_n_5 ,\sum1_16_reg[7]_i_1_n_6 ,\sum1_16_reg[7]_i_1_n_7 }),
        .S({\sum1_16[7]_i_2_n_0 ,\sum1_16[7]_i_3_n_0 ,\sum1_16[7]_i_4_n_0 ,\sum1_16[7]_i_5_n_0 }));
  FDRE \sum1_16_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[11]_i_1_n_7 ),
        .Q(sum1_16[8]),
        .R(Reset_In));
  FDRE \sum1_16_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_16_reg[11]_i_1_n_6 ),
        .Q(sum1_16[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[11]_i_2 
       (.I0(product33_reg_n_94),
        .I1(product32_reg_n_94),
        .O(\sum1_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[11]_i_3 
       (.I0(product33_reg_n_95),
        .I1(product32_reg_n_95),
        .O(\sum1_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[11]_i_4 
       (.I0(product33_reg_n_96),
        .I1(product32_reg_n_96),
        .O(\sum1_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[11]_i_5 
       (.I0(product33_reg_n_97),
        .I1(product32_reg_n_97),
        .O(\sum1_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[15]_i_2 
       (.I0(product33_reg_n_90),
        .I1(product32_reg_n_90),
        .O(\sum1_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[15]_i_3 
       (.I0(product33_reg_n_91),
        .I1(product32_reg_n_91),
        .O(\sum1_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[15]_i_4 
       (.I0(product33_reg_n_92),
        .I1(product32_reg_n_92),
        .O(\sum1_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[15]_i_5 
       (.I0(product33_reg_n_93),
        .I1(product32_reg_n_93),
        .O(\sum1_1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[19]_i_2 
       (.I0(product33_reg_n_86),
        .I1(product32_reg_n_86),
        .O(\sum1_1[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[19]_i_3 
       (.I0(product33_reg_n_87),
        .I1(product32_reg_n_87),
        .O(\sum1_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[19]_i_4 
       (.I0(product33_reg_n_88),
        .I1(product32_reg_n_88),
        .O(\sum1_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[19]_i_5 
       (.I0(product33_reg_n_89),
        .I1(product32_reg_n_89),
        .O(\sum1_1[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_1[23]_i_2 
       (.I0(product32_reg_n_83),
        .O(\sum1_1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[23]_i_3 
       (.I0(product32_reg_n_83),
        .I1(product33_reg_n_82),
        .O(\sum1_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[23]_i_4 
       (.I0(product32_reg_n_83),
        .I1(product33_reg_n_83),
        .O(\sum1_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[23]_i_5 
       (.I0(product33_reg_n_84),
        .I1(product32_reg_n_84),
        .O(\sum1_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[23]_i_6 
       (.I0(product33_reg_n_85),
        .I1(product32_reg_n_85),
        .O(\sum1_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_1[26]_i_2 
       (.I0(product33_reg_n_81),
        .I1(product33_reg_n_80),
        .O(\sum1_1[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_1[26]_i_3 
       (.I0(product33_reg_n_82),
        .I1(product33_reg_n_81),
        .O(\sum1_1[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[3]_i_2 
       (.I0(product33_reg_n_102),
        .I1(product32_reg_n_102),
        .O(\sum1_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[3]_i_3 
       (.I0(product33_reg_n_103),
        .I1(product32_reg_n_103),
        .O(\sum1_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[3]_i_4 
       (.I0(product33_reg_n_104),
        .I1(product32_reg_n_104),
        .O(\sum1_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[3]_i_5 
       (.I0(product33_reg_n_105),
        .I1(product32_reg_n_105),
        .O(\sum1_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[7]_i_2 
       (.I0(product33_reg_n_98),
        .I1(product32_reg_n_98),
        .O(\sum1_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[7]_i_3 
       (.I0(product33_reg_n_99),
        .I1(product32_reg_n_99),
        .O(\sum1_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[7]_i_4 
       (.I0(product33_reg_n_100),
        .I1(product32_reg_n_100),
        .O(\sum1_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_1[7]_i_5 
       (.I0(product33_reg_n_101),
        .I1(product32_reg_n_101),
        .O(\sum1_1[7]_i_5_n_0 ));
  FDRE \sum1_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[3]_i_1_n_7 ),
        .Q(sum1_1[0]),
        .R(Reset_In));
  FDRE \sum1_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[11]_i_1_n_5 ),
        .Q(sum1_1[10]),
        .R(Reset_In));
  FDRE \sum1_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[11]_i_1_n_4 ),
        .Q(sum1_1[11]),
        .R(Reset_In));
  CARRY4 \sum1_1_reg[11]_i_1 
       (.CI(\sum1_1_reg[7]_i_1_n_0 ),
        .CO({\sum1_1_reg[11]_i_1_n_0 ,\sum1_1_reg[11]_i_1_n_1 ,\sum1_1_reg[11]_i_1_n_2 ,\sum1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product33_reg_n_94,product33_reg_n_95,product33_reg_n_96,product33_reg_n_97}),
        .O({\sum1_1_reg[11]_i_1_n_4 ,\sum1_1_reg[11]_i_1_n_5 ,\sum1_1_reg[11]_i_1_n_6 ,\sum1_1_reg[11]_i_1_n_7 }),
        .S({\sum1_1[11]_i_2_n_0 ,\sum1_1[11]_i_3_n_0 ,\sum1_1[11]_i_4_n_0 ,\sum1_1[11]_i_5_n_0 }));
  FDRE \sum1_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[15]_i_1_n_7 ),
        .Q(sum1_1[12]),
        .R(Reset_In));
  FDRE \sum1_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[15]_i_1_n_6 ),
        .Q(sum1_1[13]),
        .R(Reset_In));
  FDRE \sum1_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[15]_i_1_n_5 ),
        .Q(sum1_1[14]),
        .R(Reset_In));
  FDRE \sum1_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[15]_i_1_n_4 ),
        .Q(sum1_1[15]),
        .R(Reset_In));
  CARRY4 \sum1_1_reg[15]_i_1 
       (.CI(\sum1_1_reg[11]_i_1_n_0 ),
        .CO({\sum1_1_reg[15]_i_1_n_0 ,\sum1_1_reg[15]_i_1_n_1 ,\sum1_1_reg[15]_i_1_n_2 ,\sum1_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product33_reg_n_90,product33_reg_n_91,product33_reg_n_92,product33_reg_n_93}),
        .O({\sum1_1_reg[15]_i_1_n_4 ,\sum1_1_reg[15]_i_1_n_5 ,\sum1_1_reg[15]_i_1_n_6 ,\sum1_1_reg[15]_i_1_n_7 }),
        .S({\sum1_1[15]_i_2_n_0 ,\sum1_1[15]_i_3_n_0 ,\sum1_1[15]_i_4_n_0 ,\sum1_1[15]_i_5_n_0 }));
  FDRE \sum1_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[19]_i_1_n_7 ),
        .Q(sum1_1[16]),
        .R(Reset_In));
  FDRE \sum1_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[19]_i_1_n_6 ),
        .Q(sum1_1[17]),
        .R(Reset_In));
  FDRE \sum1_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[19]_i_1_n_5 ),
        .Q(sum1_1[18]),
        .R(Reset_In));
  FDRE \sum1_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[19]_i_1_n_4 ),
        .Q(sum1_1[19]),
        .R(Reset_In));
  CARRY4 \sum1_1_reg[19]_i_1 
       (.CI(\sum1_1_reg[15]_i_1_n_0 ),
        .CO({\sum1_1_reg[19]_i_1_n_0 ,\sum1_1_reg[19]_i_1_n_1 ,\sum1_1_reg[19]_i_1_n_2 ,\sum1_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product33_reg_n_86,product33_reg_n_87,product33_reg_n_88,product33_reg_n_89}),
        .O({\sum1_1_reg[19]_i_1_n_4 ,\sum1_1_reg[19]_i_1_n_5 ,\sum1_1_reg[19]_i_1_n_6 ,\sum1_1_reg[19]_i_1_n_7 }),
        .S({\sum1_1[19]_i_2_n_0 ,\sum1_1[19]_i_3_n_0 ,\sum1_1[19]_i_4_n_0 ,\sum1_1[19]_i_5_n_0 }));
  FDRE \sum1_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[3]_i_1_n_6 ),
        .Q(sum1_1[1]),
        .R(Reset_In));
  FDRE \sum1_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[23]_i_1_n_7 ),
        .Q(sum1_1[20]),
        .R(Reset_In));
  FDRE \sum1_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[23]_i_1_n_6 ),
        .Q(sum1_1[21]),
        .R(Reset_In));
  FDRE \sum1_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[23]_i_1_n_5 ),
        .Q(sum1_1[22]),
        .R(Reset_In));
  FDRE \sum1_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[23]_i_1_n_4 ),
        .Q(sum1_1[23]),
        .R(Reset_In));
  CARRY4 \sum1_1_reg[23]_i_1 
       (.CI(\sum1_1_reg[19]_i_1_n_0 ),
        .CO({\sum1_1_reg[23]_i_1_n_0 ,\sum1_1_reg[23]_i_1_n_1 ,\sum1_1_reg[23]_i_1_n_2 ,\sum1_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_1[23]_i_2_n_0 ,product32_reg_n_83,product33_reg_n_84,product33_reg_n_85}),
        .O({\sum1_1_reg[23]_i_1_n_4 ,\sum1_1_reg[23]_i_1_n_5 ,\sum1_1_reg[23]_i_1_n_6 ,\sum1_1_reg[23]_i_1_n_7 }),
        .S({\sum1_1[23]_i_3_n_0 ,\sum1_1[23]_i_4_n_0 ,\sum1_1[23]_i_5_n_0 ,\sum1_1[23]_i_6_n_0 }));
  FDRE \sum1_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[26]_i_1_n_7 ),
        .Q(sum1_1[24]),
        .R(Reset_In));
  FDRE \sum1_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[26]_i_1_n_6 ),
        .Q(sum1_1[25]),
        .R(Reset_In));
  FDRE \sum1_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[26]_i_1_n_5 ),
        .Q(sum1_1[26]),
        .R(Reset_In));
  CARRY4 \sum1_1_reg[26]_i_1 
       (.CI(\sum1_1_reg[23]_i_1_n_0 ),
        .CO({\NLW_sum1_1_reg[26]_i_1_CO_UNCONNECTED [3:2],\sum1_1_reg[26]_i_1_n_2 ,\sum1_1_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,product33_reg_n_81,product33_reg_n_82}),
        .O({\NLW_sum1_1_reg[26]_i_1_O_UNCONNECTED [3],\sum1_1_reg[26]_i_1_n_5 ,\sum1_1_reg[26]_i_1_n_6 ,\sum1_1_reg[26]_i_1_n_7 }),
        .S({1'b0,1'b1,\sum1_1[26]_i_2_n_0 ,\sum1_1[26]_i_3_n_0 }));
  FDRE \sum1_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[3]_i_1_n_5 ),
        .Q(sum1_1[2]),
        .R(Reset_In));
  FDRE \sum1_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[3]_i_1_n_4 ),
        .Q(sum1_1[3]),
        .R(Reset_In));
  CARRY4 \sum1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_1_reg[3]_i_1_n_0 ,\sum1_1_reg[3]_i_1_n_1 ,\sum1_1_reg[3]_i_1_n_2 ,\sum1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product33_reg_n_102,product33_reg_n_103,product33_reg_n_104,product33_reg_n_105}),
        .O({\sum1_1_reg[3]_i_1_n_4 ,\sum1_1_reg[3]_i_1_n_5 ,\sum1_1_reg[3]_i_1_n_6 ,\sum1_1_reg[3]_i_1_n_7 }),
        .S({\sum1_1[3]_i_2_n_0 ,\sum1_1[3]_i_3_n_0 ,\sum1_1[3]_i_4_n_0 ,\sum1_1[3]_i_5_n_0 }));
  FDRE \sum1_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[7]_i_1_n_7 ),
        .Q(sum1_1[4]),
        .R(Reset_In));
  FDRE \sum1_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[7]_i_1_n_6 ),
        .Q(sum1_1[5]),
        .R(Reset_In));
  FDRE \sum1_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[7]_i_1_n_5 ),
        .Q(sum1_1[6]),
        .R(Reset_In));
  FDRE \sum1_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[7]_i_1_n_4 ),
        .Q(sum1_1[7]),
        .R(Reset_In));
  CARRY4 \sum1_1_reg[7]_i_1 
       (.CI(\sum1_1_reg[3]_i_1_n_0 ),
        .CO({\sum1_1_reg[7]_i_1_n_0 ,\sum1_1_reg[7]_i_1_n_1 ,\sum1_1_reg[7]_i_1_n_2 ,\sum1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product33_reg_n_98,product33_reg_n_99,product33_reg_n_100,product33_reg_n_101}),
        .O({\sum1_1_reg[7]_i_1_n_4 ,\sum1_1_reg[7]_i_1_n_5 ,\sum1_1_reg[7]_i_1_n_6 ,\sum1_1_reg[7]_i_1_n_7 }),
        .S({\sum1_1[7]_i_2_n_0 ,\sum1_1[7]_i_3_n_0 ,\sum1_1[7]_i_4_n_0 ,\sum1_1[7]_i_5_n_0 }));
  FDRE \sum1_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[11]_i_1_n_7 ),
        .Q(sum1_1[8]),
        .R(Reset_In));
  FDRE \sum1_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_1_reg[11]_i_1_n_6 ),
        .Q(sum1_1[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[11]_i_2 
       (.I0(product31_reg_n_94),
        .I1(product30_reg_n_94),
        .O(\sum1_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[11]_i_3 
       (.I0(product31_reg_n_95),
        .I1(product30_reg_n_95),
        .O(\sum1_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[11]_i_4 
       (.I0(product31_reg_n_96),
        .I1(product30_reg_n_96),
        .O(\sum1_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[11]_i_5 
       (.I0(product31_reg_n_97),
        .I1(product30_reg_n_97),
        .O(\sum1_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[15]_i_2 
       (.I0(product31_reg_n_90),
        .I1(product30_reg_n_90),
        .O(\sum1_2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[15]_i_3 
       (.I0(product31_reg_n_91),
        .I1(product30_reg_n_91),
        .O(\sum1_2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[15]_i_4 
       (.I0(product31_reg_n_92),
        .I1(product30_reg_n_92),
        .O(\sum1_2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[15]_i_5 
       (.I0(product31_reg_n_93),
        .I1(product30_reg_n_93),
        .O(\sum1_2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[19]_i_2 
       (.I0(product31_reg_n_86),
        .I1(product30_reg_n_86),
        .O(\sum1_2[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[19]_i_3 
       (.I0(product31_reg_n_87),
        .I1(product30_reg_n_87),
        .O(\sum1_2[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[19]_i_4 
       (.I0(product31_reg_n_88),
        .I1(product30_reg_n_88),
        .O(\sum1_2[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[19]_i_5 
       (.I0(product31_reg_n_89),
        .I1(product30_reg_n_89),
        .O(\sum1_2[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_2[24]_i_2 
       (.I0(product31_reg_n_83),
        .O(\sum1_2[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[24]_i_3 
       (.I0(product31_reg_n_83),
        .I1(product30_reg_n_83),
        .O(\sum1_2[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[24]_i_4 
       (.I0(product31_reg_n_84),
        .I1(product30_reg_n_84),
        .O(\sum1_2[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[24]_i_5 
       (.I0(product31_reg_n_85),
        .I1(product30_reg_n_85),
        .O(\sum1_2[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[3]_i_2 
       (.I0(product31_reg_n_102),
        .I1(product30_reg_n_102),
        .O(\sum1_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[3]_i_3 
       (.I0(product31_reg_n_103),
        .I1(product30_reg_n_103),
        .O(\sum1_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[3]_i_4 
       (.I0(product31_reg_n_104),
        .I1(product30_reg_n_104),
        .O(\sum1_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[3]_i_5 
       (.I0(product31_reg_n_105),
        .I1(product30_reg_n_105),
        .O(\sum1_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[7]_i_2 
       (.I0(product31_reg_n_98),
        .I1(product30_reg_n_98),
        .O(\sum1_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[7]_i_3 
       (.I0(product31_reg_n_99),
        .I1(product30_reg_n_99),
        .O(\sum1_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[7]_i_4 
       (.I0(product31_reg_n_100),
        .I1(product30_reg_n_100),
        .O(\sum1_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_2[7]_i_5 
       (.I0(product31_reg_n_101),
        .I1(product30_reg_n_101),
        .O(\sum1_2[7]_i_5_n_0 ));
  FDRE \sum1_2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[3]_i_1_n_7 ),
        .Q(sum1_2[0]),
        .R(Reset_In));
  FDRE \sum1_2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[11]_i_1_n_5 ),
        .Q(sum1_2[10]),
        .R(Reset_In));
  FDRE \sum1_2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[11]_i_1_n_4 ),
        .Q(sum1_2[11]),
        .R(Reset_In));
  CARRY4 \sum1_2_reg[11]_i_1 
       (.CI(\sum1_2_reg[7]_i_1_n_0 ),
        .CO({\sum1_2_reg[11]_i_1_n_0 ,\sum1_2_reg[11]_i_1_n_1 ,\sum1_2_reg[11]_i_1_n_2 ,\sum1_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product31_reg_n_94,product31_reg_n_95,product31_reg_n_96,product31_reg_n_97}),
        .O({\sum1_2_reg[11]_i_1_n_4 ,\sum1_2_reg[11]_i_1_n_5 ,\sum1_2_reg[11]_i_1_n_6 ,\sum1_2_reg[11]_i_1_n_7 }),
        .S({\sum1_2[11]_i_2_n_0 ,\sum1_2[11]_i_3_n_0 ,\sum1_2[11]_i_4_n_0 ,\sum1_2[11]_i_5_n_0 }));
  FDRE \sum1_2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[15]_i_1_n_7 ),
        .Q(sum1_2[12]),
        .R(Reset_In));
  FDRE \sum1_2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[15]_i_1_n_6 ),
        .Q(sum1_2[13]),
        .R(Reset_In));
  FDRE \sum1_2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[15]_i_1_n_5 ),
        .Q(sum1_2[14]),
        .R(Reset_In));
  FDRE \sum1_2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[15]_i_1_n_4 ),
        .Q(sum1_2[15]),
        .R(Reset_In));
  CARRY4 \sum1_2_reg[15]_i_1 
       (.CI(\sum1_2_reg[11]_i_1_n_0 ),
        .CO({\sum1_2_reg[15]_i_1_n_0 ,\sum1_2_reg[15]_i_1_n_1 ,\sum1_2_reg[15]_i_1_n_2 ,\sum1_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product31_reg_n_90,product31_reg_n_91,product31_reg_n_92,product31_reg_n_93}),
        .O({\sum1_2_reg[15]_i_1_n_4 ,\sum1_2_reg[15]_i_1_n_5 ,\sum1_2_reg[15]_i_1_n_6 ,\sum1_2_reg[15]_i_1_n_7 }),
        .S({\sum1_2[15]_i_2_n_0 ,\sum1_2[15]_i_3_n_0 ,\sum1_2[15]_i_4_n_0 ,\sum1_2[15]_i_5_n_0 }));
  FDRE \sum1_2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[19]_i_1_n_7 ),
        .Q(sum1_2[16]),
        .R(Reset_In));
  FDRE \sum1_2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[19]_i_1_n_6 ),
        .Q(sum1_2[17]),
        .R(Reset_In));
  FDRE \sum1_2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[19]_i_1_n_5 ),
        .Q(sum1_2[18]),
        .R(Reset_In));
  FDRE \sum1_2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[19]_i_1_n_4 ),
        .Q(sum1_2[19]),
        .R(Reset_In));
  CARRY4 \sum1_2_reg[19]_i_1 
       (.CI(\sum1_2_reg[15]_i_1_n_0 ),
        .CO({\sum1_2_reg[19]_i_1_n_0 ,\sum1_2_reg[19]_i_1_n_1 ,\sum1_2_reg[19]_i_1_n_2 ,\sum1_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product31_reg_n_86,product31_reg_n_87,product31_reg_n_88,product31_reg_n_89}),
        .O({\sum1_2_reg[19]_i_1_n_4 ,\sum1_2_reg[19]_i_1_n_5 ,\sum1_2_reg[19]_i_1_n_6 ,\sum1_2_reg[19]_i_1_n_7 }),
        .S({\sum1_2[19]_i_2_n_0 ,\sum1_2[19]_i_3_n_0 ,\sum1_2[19]_i_4_n_0 ,\sum1_2[19]_i_5_n_0 }));
  FDRE \sum1_2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[3]_i_1_n_6 ),
        .Q(sum1_2[1]),
        .R(Reset_In));
  FDRE \sum1_2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[24]_i_1_n_7 ),
        .Q(sum1_2[20]),
        .R(Reset_In));
  FDRE \sum1_2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[24]_i_1_n_6 ),
        .Q(sum1_2[21]),
        .R(Reset_In));
  FDRE \sum1_2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[24]_i_1_n_5 ),
        .Q(sum1_2[22]),
        .R(Reset_In));
  FDRE \sum1_2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[24]_i_1_n_4 ),
        .Q(sum1_2[24]),
        .R(Reset_In));
  CARRY4 \sum1_2_reg[24]_i_1 
       (.CI(\sum1_2_reg[19]_i_1_n_0 ),
        .CO({\NLW_sum1_2_reg[24]_i_1_CO_UNCONNECTED [3],\sum1_2_reg[24]_i_1_n_1 ,\sum1_2_reg[24]_i_1_n_2 ,\sum1_2_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum1_2[24]_i_2_n_0 ,product31_reg_n_84,product31_reg_n_85}),
        .O({\sum1_2_reg[24]_i_1_n_4 ,\sum1_2_reg[24]_i_1_n_5 ,\sum1_2_reg[24]_i_1_n_6 ,\sum1_2_reg[24]_i_1_n_7 }),
        .S({1'b1,\sum1_2[24]_i_3_n_0 ,\sum1_2[24]_i_4_n_0 ,\sum1_2[24]_i_5_n_0 }));
  FDRE \sum1_2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[3]_i_1_n_5 ),
        .Q(sum1_2[2]),
        .R(Reset_In));
  FDRE \sum1_2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[3]_i_1_n_4 ),
        .Q(sum1_2[3]),
        .R(Reset_In));
  CARRY4 \sum1_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_2_reg[3]_i_1_n_0 ,\sum1_2_reg[3]_i_1_n_1 ,\sum1_2_reg[3]_i_1_n_2 ,\sum1_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product31_reg_n_102,product31_reg_n_103,product31_reg_n_104,product31_reg_n_105}),
        .O({\sum1_2_reg[3]_i_1_n_4 ,\sum1_2_reg[3]_i_1_n_5 ,\sum1_2_reg[3]_i_1_n_6 ,\sum1_2_reg[3]_i_1_n_7 }),
        .S({\sum1_2[3]_i_2_n_0 ,\sum1_2[3]_i_3_n_0 ,\sum1_2[3]_i_4_n_0 ,\sum1_2[3]_i_5_n_0 }));
  FDRE \sum1_2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[7]_i_1_n_7 ),
        .Q(sum1_2[4]),
        .R(Reset_In));
  FDRE \sum1_2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[7]_i_1_n_6 ),
        .Q(sum1_2[5]),
        .R(Reset_In));
  FDRE \sum1_2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[7]_i_1_n_5 ),
        .Q(sum1_2[6]),
        .R(Reset_In));
  FDRE \sum1_2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[7]_i_1_n_4 ),
        .Q(sum1_2[7]),
        .R(Reset_In));
  CARRY4 \sum1_2_reg[7]_i_1 
       (.CI(\sum1_2_reg[3]_i_1_n_0 ),
        .CO({\sum1_2_reg[7]_i_1_n_0 ,\sum1_2_reg[7]_i_1_n_1 ,\sum1_2_reg[7]_i_1_n_2 ,\sum1_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product31_reg_n_98,product31_reg_n_99,product31_reg_n_100,product31_reg_n_101}),
        .O({\sum1_2_reg[7]_i_1_n_4 ,\sum1_2_reg[7]_i_1_n_5 ,\sum1_2_reg[7]_i_1_n_6 ,\sum1_2_reg[7]_i_1_n_7 }),
        .S({\sum1_2[7]_i_2_n_0 ,\sum1_2[7]_i_3_n_0 ,\sum1_2[7]_i_4_n_0 ,\sum1_2[7]_i_5_n_0 }));
  FDRE \sum1_2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[11]_i_1_n_7 ),
        .Q(sum1_2[8]),
        .R(Reset_In));
  FDRE \sum1_2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_2_reg[11]_i_1_n_6 ),
        .Q(sum1_2[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[11]_i_2 
       (.I0(product29_reg_n_94),
        .I1(product28_reg_n_94),
        .O(\sum1_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[11]_i_3 
       (.I0(product29_reg_n_95),
        .I1(product28_reg_n_95),
        .O(\sum1_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[11]_i_4 
       (.I0(product29_reg_n_96),
        .I1(product28_reg_n_96),
        .O(\sum1_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[11]_i_5 
       (.I0(product29_reg_n_97),
        .I1(product28_reg_n_97),
        .O(\sum1_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[15]_i_2 
       (.I0(product29_reg_n_90),
        .I1(product28_reg_n_90),
        .O(\sum1_3[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[15]_i_3 
       (.I0(product29_reg_n_91),
        .I1(product28_reg_n_91),
        .O(\sum1_3[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[15]_i_4 
       (.I0(product29_reg_n_92),
        .I1(product28_reg_n_92),
        .O(\sum1_3[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[15]_i_5 
       (.I0(product29_reg_n_93),
        .I1(product28_reg_n_93),
        .O(\sum1_3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[19]_i_2 
       (.I0(product29_reg_n_86),
        .I1(product28_reg_n_86),
        .O(\sum1_3[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[19]_i_3 
       (.I0(product29_reg_n_87),
        .I1(product28_reg_n_87),
        .O(\sum1_3[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[19]_i_4 
       (.I0(product29_reg_n_88),
        .I1(product28_reg_n_88),
        .O(\sum1_3[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[19]_i_5 
       (.I0(product29_reg_n_89),
        .I1(product28_reg_n_89),
        .O(\sum1_3[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_3[24]_i_2 
       (.I0(product29_reg_n_83),
        .O(\sum1_3[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[24]_i_3 
       (.I0(product29_reg_n_83),
        .I1(product28_reg_n_83),
        .O(\sum1_3[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[24]_i_4 
       (.I0(product29_reg_n_84),
        .I1(product28_reg_n_84),
        .O(\sum1_3[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[24]_i_5 
       (.I0(product29_reg_n_85),
        .I1(product28_reg_n_85),
        .O(\sum1_3[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[3]_i_2 
       (.I0(product29_reg_n_102),
        .I1(product28_reg_n_102),
        .O(\sum1_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[3]_i_3 
       (.I0(product29_reg_n_103),
        .I1(product28_reg_n_103),
        .O(\sum1_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[3]_i_4 
       (.I0(product29_reg_n_104),
        .I1(product28_reg_n_104),
        .O(\sum1_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[3]_i_5 
       (.I0(product29_reg_n_105),
        .I1(product28_reg_n_105),
        .O(\sum1_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[7]_i_2 
       (.I0(product29_reg_n_98),
        .I1(product28_reg_n_98),
        .O(\sum1_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[7]_i_3 
       (.I0(product29_reg_n_99),
        .I1(product28_reg_n_99),
        .O(\sum1_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[7]_i_4 
       (.I0(product29_reg_n_100),
        .I1(product28_reg_n_100),
        .O(\sum1_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_3[7]_i_5 
       (.I0(product29_reg_n_101),
        .I1(product28_reg_n_101),
        .O(\sum1_3[7]_i_5_n_0 ));
  FDRE \sum1_3_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[3]_i_1_n_7 ),
        .Q(sum1_3[0]),
        .R(Reset_In));
  FDRE \sum1_3_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[11]_i_1_n_5 ),
        .Q(sum1_3[10]),
        .R(Reset_In));
  FDRE \sum1_3_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[11]_i_1_n_4 ),
        .Q(sum1_3[11]),
        .R(Reset_In));
  CARRY4 \sum1_3_reg[11]_i_1 
       (.CI(\sum1_3_reg[7]_i_1_n_0 ),
        .CO({\sum1_3_reg[11]_i_1_n_0 ,\sum1_3_reg[11]_i_1_n_1 ,\sum1_3_reg[11]_i_1_n_2 ,\sum1_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product29_reg_n_94,product29_reg_n_95,product29_reg_n_96,product29_reg_n_97}),
        .O({\sum1_3_reg[11]_i_1_n_4 ,\sum1_3_reg[11]_i_1_n_5 ,\sum1_3_reg[11]_i_1_n_6 ,\sum1_3_reg[11]_i_1_n_7 }),
        .S({\sum1_3[11]_i_2_n_0 ,\sum1_3[11]_i_3_n_0 ,\sum1_3[11]_i_4_n_0 ,\sum1_3[11]_i_5_n_0 }));
  FDRE \sum1_3_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[15]_i_1_n_7 ),
        .Q(sum1_3[12]),
        .R(Reset_In));
  FDRE \sum1_3_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[15]_i_1_n_6 ),
        .Q(sum1_3[13]),
        .R(Reset_In));
  FDRE \sum1_3_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[15]_i_1_n_5 ),
        .Q(sum1_3[14]),
        .R(Reset_In));
  FDRE \sum1_3_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[15]_i_1_n_4 ),
        .Q(sum1_3[15]),
        .R(Reset_In));
  CARRY4 \sum1_3_reg[15]_i_1 
       (.CI(\sum1_3_reg[11]_i_1_n_0 ),
        .CO({\sum1_3_reg[15]_i_1_n_0 ,\sum1_3_reg[15]_i_1_n_1 ,\sum1_3_reg[15]_i_1_n_2 ,\sum1_3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product29_reg_n_90,product29_reg_n_91,product29_reg_n_92,product29_reg_n_93}),
        .O({\sum1_3_reg[15]_i_1_n_4 ,\sum1_3_reg[15]_i_1_n_5 ,\sum1_3_reg[15]_i_1_n_6 ,\sum1_3_reg[15]_i_1_n_7 }),
        .S({\sum1_3[15]_i_2_n_0 ,\sum1_3[15]_i_3_n_0 ,\sum1_3[15]_i_4_n_0 ,\sum1_3[15]_i_5_n_0 }));
  FDRE \sum1_3_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[19]_i_1_n_7 ),
        .Q(sum1_3[16]),
        .R(Reset_In));
  FDRE \sum1_3_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[19]_i_1_n_6 ),
        .Q(sum1_3[17]),
        .R(Reset_In));
  FDRE \sum1_3_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[19]_i_1_n_5 ),
        .Q(sum1_3[18]),
        .R(Reset_In));
  FDRE \sum1_3_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[19]_i_1_n_4 ),
        .Q(sum1_3[19]),
        .R(Reset_In));
  CARRY4 \sum1_3_reg[19]_i_1 
       (.CI(\sum1_3_reg[15]_i_1_n_0 ),
        .CO({\sum1_3_reg[19]_i_1_n_0 ,\sum1_3_reg[19]_i_1_n_1 ,\sum1_3_reg[19]_i_1_n_2 ,\sum1_3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product29_reg_n_86,product29_reg_n_87,product29_reg_n_88,product29_reg_n_89}),
        .O({\sum1_3_reg[19]_i_1_n_4 ,\sum1_3_reg[19]_i_1_n_5 ,\sum1_3_reg[19]_i_1_n_6 ,\sum1_3_reg[19]_i_1_n_7 }),
        .S({\sum1_3[19]_i_2_n_0 ,\sum1_3[19]_i_3_n_0 ,\sum1_3[19]_i_4_n_0 ,\sum1_3[19]_i_5_n_0 }));
  FDRE \sum1_3_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[3]_i_1_n_6 ),
        .Q(sum1_3[1]),
        .R(Reset_In));
  FDRE \sum1_3_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[24]_i_1_n_7 ),
        .Q(sum1_3[20]),
        .R(Reset_In));
  FDRE \sum1_3_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[24]_i_1_n_6 ),
        .Q(sum1_3[21]),
        .R(Reset_In));
  FDRE \sum1_3_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[24]_i_1_n_5 ),
        .Q(sum1_3[22]),
        .R(Reset_In));
  FDRE \sum1_3_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[24]_i_1_n_4 ),
        .Q(sum1_3[24]),
        .R(Reset_In));
  CARRY4 \sum1_3_reg[24]_i_1 
       (.CI(\sum1_3_reg[19]_i_1_n_0 ),
        .CO({\NLW_sum1_3_reg[24]_i_1_CO_UNCONNECTED [3],\sum1_3_reg[24]_i_1_n_1 ,\sum1_3_reg[24]_i_1_n_2 ,\sum1_3_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum1_3[24]_i_2_n_0 ,product29_reg_n_84,product29_reg_n_85}),
        .O({\sum1_3_reg[24]_i_1_n_4 ,\sum1_3_reg[24]_i_1_n_5 ,\sum1_3_reg[24]_i_1_n_6 ,\sum1_3_reg[24]_i_1_n_7 }),
        .S({1'b1,\sum1_3[24]_i_3_n_0 ,\sum1_3[24]_i_4_n_0 ,\sum1_3[24]_i_5_n_0 }));
  FDRE \sum1_3_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[3]_i_1_n_5 ),
        .Q(sum1_3[2]),
        .R(Reset_In));
  FDRE \sum1_3_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[3]_i_1_n_4 ),
        .Q(sum1_3[3]),
        .R(Reset_In));
  CARRY4 \sum1_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_3_reg[3]_i_1_n_0 ,\sum1_3_reg[3]_i_1_n_1 ,\sum1_3_reg[3]_i_1_n_2 ,\sum1_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product29_reg_n_102,product29_reg_n_103,product29_reg_n_104,product29_reg_n_105}),
        .O({\sum1_3_reg[3]_i_1_n_4 ,\sum1_3_reg[3]_i_1_n_5 ,\sum1_3_reg[3]_i_1_n_6 ,\sum1_3_reg[3]_i_1_n_7 }),
        .S({\sum1_3[3]_i_2_n_0 ,\sum1_3[3]_i_3_n_0 ,\sum1_3[3]_i_4_n_0 ,\sum1_3[3]_i_5_n_0 }));
  FDRE \sum1_3_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[7]_i_1_n_7 ),
        .Q(sum1_3[4]),
        .R(Reset_In));
  FDRE \sum1_3_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[7]_i_1_n_6 ),
        .Q(sum1_3[5]),
        .R(Reset_In));
  FDRE \sum1_3_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[7]_i_1_n_5 ),
        .Q(sum1_3[6]),
        .R(Reset_In));
  FDRE \sum1_3_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[7]_i_1_n_4 ),
        .Q(sum1_3[7]),
        .R(Reset_In));
  CARRY4 \sum1_3_reg[7]_i_1 
       (.CI(\sum1_3_reg[3]_i_1_n_0 ),
        .CO({\sum1_3_reg[7]_i_1_n_0 ,\sum1_3_reg[7]_i_1_n_1 ,\sum1_3_reg[7]_i_1_n_2 ,\sum1_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product29_reg_n_98,product29_reg_n_99,product29_reg_n_100,product29_reg_n_101}),
        .O({\sum1_3_reg[7]_i_1_n_4 ,\sum1_3_reg[7]_i_1_n_5 ,\sum1_3_reg[7]_i_1_n_6 ,\sum1_3_reg[7]_i_1_n_7 }),
        .S({\sum1_3[7]_i_2_n_0 ,\sum1_3[7]_i_3_n_0 ,\sum1_3[7]_i_4_n_0 ,\sum1_3[7]_i_5_n_0 }));
  FDRE \sum1_3_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[11]_i_1_n_7 ),
        .Q(sum1_3[8]),
        .R(Reset_In));
  FDRE \sum1_3_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_3_reg[11]_i_1_n_6 ),
        .Q(sum1_3[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[11]_i_2 
       (.I0(product27_reg_n_94),
        .I1(product26_reg_n_94),
        .O(\sum1_4[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[11]_i_3 
       (.I0(product27_reg_n_95),
        .I1(product26_reg_n_95),
        .O(\sum1_4[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[11]_i_4 
       (.I0(product27_reg_n_96),
        .I1(product26_reg_n_96),
        .O(\sum1_4[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[11]_i_5 
       (.I0(product27_reg_n_97),
        .I1(product26_reg_n_97),
        .O(\sum1_4[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[15]_i_2 
       (.I0(product27_reg_n_90),
        .I1(product26_reg_n_90),
        .O(\sum1_4[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[15]_i_3 
       (.I0(product27_reg_n_91),
        .I1(product26_reg_n_91),
        .O(\sum1_4[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[15]_i_4 
       (.I0(product27_reg_n_92),
        .I1(product26_reg_n_92),
        .O(\sum1_4[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[15]_i_5 
       (.I0(product27_reg_n_93),
        .I1(product26_reg_n_93),
        .O(\sum1_4[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[19]_i_2 
       (.I0(product27_reg_n_86),
        .I1(product26_reg_n_86),
        .O(\sum1_4[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[19]_i_3 
       (.I0(product27_reg_n_87),
        .I1(product26_reg_n_87),
        .O(\sum1_4[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[19]_i_4 
       (.I0(product27_reg_n_88),
        .I1(product26_reg_n_88),
        .O(\sum1_4[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[19]_i_5 
       (.I0(product27_reg_n_89),
        .I1(product26_reg_n_89),
        .O(\sum1_4[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_4[23]_i_2 
       (.I0(product27_reg_n_82),
        .O(\sum1_4[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[23]_i_3 
       (.I0(product27_reg_n_82),
        .I1(product26_reg_n_82),
        .O(\sum1_4[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[23]_i_4 
       (.I0(product27_reg_n_83),
        .I1(product26_reg_n_83),
        .O(\sum1_4[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[23]_i_5 
       (.I0(product27_reg_n_84),
        .I1(product26_reg_n_84),
        .O(\sum1_4[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[23]_i_6 
       (.I0(product27_reg_n_85),
        .I1(product26_reg_n_85),
        .O(\sum1_4[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[3]_i_2 
       (.I0(product27_reg_n_102),
        .I1(product26_reg_n_102),
        .O(\sum1_4[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[3]_i_3 
       (.I0(product27_reg_n_103),
        .I1(product26_reg_n_103),
        .O(\sum1_4[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[3]_i_4 
       (.I0(product27_reg_n_104),
        .I1(product26_reg_n_104),
        .O(\sum1_4[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[3]_i_5 
       (.I0(product27_reg_n_105),
        .I1(product26_reg_n_105),
        .O(\sum1_4[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[7]_i_2 
       (.I0(product27_reg_n_98),
        .I1(product26_reg_n_98),
        .O(\sum1_4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[7]_i_3 
       (.I0(product27_reg_n_99),
        .I1(product26_reg_n_99),
        .O(\sum1_4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[7]_i_4 
       (.I0(product27_reg_n_100),
        .I1(product26_reg_n_100),
        .O(\sum1_4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_4[7]_i_5 
       (.I0(product27_reg_n_101),
        .I1(product26_reg_n_101),
        .O(\sum1_4[7]_i_5_n_0 ));
  FDRE \sum1_4_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[3]_i_1_n_7 ),
        .Q(sum1_4[0]),
        .R(Reset_In));
  FDRE \sum1_4_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[11]_i_1_n_5 ),
        .Q(sum1_4[10]),
        .R(Reset_In));
  FDRE \sum1_4_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[11]_i_1_n_4 ),
        .Q(sum1_4[11]),
        .R(Reset_In));
  CARRY4 \sum1_4_reg[11]_i_1 
       (.CI(\sum1_4_reg[7]_i_1_n_0 ),
        .CO({\sum1_4_reg[11]_i_1_n_0 ,\sum1_4_reg[11]_i_1_n_1 ,\sum1_4_reg[11]_i_1_n_2 ,\sum1_4_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product27_reg_n_94,product27_reg_n_95,product27_reg_n_96,product27_reg_n_97}),
        .O({\sum1_4_reg[11]_i_1_n_4 ,\sum1_4_reg[11]_i_1_n_5 ,\sum1_4_reg[11]_i_1_n_6 ,\sum1_4_reg[11]_i_1_n_7 }),
        .S({\sum1_4[11]_i_2_n_0 ,\sum1_4[11]_i_3_n_0 ,\sum1_4[11]_i_4_n_0 ,\sum1_4[11]_i_5_n_0 }));
  FDRE \sum1_4_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[15]_i_1_n_7 ),
        .Q(sum1_4[12]),
        .R(Reset_In));
  FDRE \sum1_4_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[15]_i_1_n_6 ),
        .Q(sum1_4[13]),
        .R(Reset_In));
  FDRE \sum1_4_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[15]_i_1_n_5 ),
        .Q(sum1_4[14]),
        .R(Reset_In));
  FDRE \sum1_4_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[15]_i_1_n_4 ),
        .Q(sum1_4[15]),
        .R(Reset_In));
  CARRY4 \sum1_4_reg[15]_i_1 
       (.CI(\sum1_4_reg[11]_i_1_n_0 ),
        .CO({\sum1_4_reg[15]_i_1_n_0 ,\sum1_4_reg[15]_i_1_n_1 ,\sum1_4_reg[15]_i_1_n_2 ,\sum1_4_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product27_reg_n_90,product27_reg_n_91,product27_reg_n_92,product27_reg_n_93}),
        .O({\sum1_4_reg[15]_i_1_n_4 ,\sum1_4_reg[15]_i_1_n_5 ,\sum1_4_reg[15]_i_1_n_6 ,\sum1_4_reg[15]_i_1_n_7 }),
        .S({\sum1_4[15]_i_2_n_0 ,\sum1_4[15]_i_3_n_0 ,\sum1_4[15]_i_4_n_0 ,\sum1_4[15]_i_5_n_0 }));
  FDRE \sum1_4_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[19]_i_1_n_7 ),
        .Q(sum1_4[16]),
        .R(Reset_In));
  FDRE \sum1_4_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[19]_i_1_n_6 ),
        .Q(sum1_4[17]),
        .R(Reset_In));
  FDRE \sum1_4_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[19]_i_1_n_5 ),
        .Q(sum1_4[18]),
        .R(Reset_In));
  FDRE \sum1_4_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[19]_i_1_n_4 ),
        .Q(sum1_4[19]),
        .R(Reset_In));
  CARRY4 \sum1_4_reg[19]_i_1 
       (.CI(\sum1_4_reg[15]_i_1_n_0 ),
        .CO({\sum1_4_reg[19]_i_1_n_0 ,\sum1_4_reg[19]_i_1_n_1 ,\sum1_4_reg[19]_i_1_n_2 ,\sum1_4_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product27_reg_n_86,product27_reg_n_87,product27_reg_n_88,product27_reg_n_89}),
        .O({\sum1_4_reg[19]_i_1_n_4 ,\sum1_4_reg[19]_i_1_n_5 ,\sum1_4_reg[19]_i_1_n_6 ,\sum1_4_reg[19]_i_1_n_7 }),
        .S({\sum1_4[19]_i_2_n_0 ,\sum1_4[19]_i_3_n_0 ,\sum1_4[19]_i_4_n_0 ,\sum1_4[19]_i_5_n_0 }));
  FDRE \sum1_4_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[3]_i_1_n_6 ),
        .Q(sum1_4[1]),
        .R(Reset_In));
  FDRE \sum1_4_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[23]_i_1_n_7 ),
        .Q(sum1_4[20]),
        .R(Reset_In));
  FDRE \sum1_4_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[23]_i_1_n_6 ),
        .Q(sum1_4[21]),
        .R(Reset_In));
  FDRE \sum1_4_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[23]_i_1_n_5 ),
        .Q(sum1_4[22]),
        .R(Reset_In));
  FDRE \sum1_4_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[23]_i_1_n_4 ),
        .Q(sum1_4[23]),
        .R(Reset_In));
  CARRY4 \sum1_4_reg[23]_i_1 
       (.CI(\sum1_4_reg[19]_i_1_n_0 ),
        .CO({\sum1_4_reg[23]_i_1_n_0 ,\sum1_4_reg[23]_i_1_n_1 ,\sum1_4_reg[23]_i_1_n_2 ,\sum1_4_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_4[23]_i_2_n_0 ,product27_reg_n_83,product27_reg_n_84,product27_reg_n_85}),
        .O({\sum1_4_reg[23]_i_1_n_4 ,\sum1_4_reg[23]_i_1_n_5 ,\sum1_4_reg[23]_i_1_n_6 ,\sum1_4_reg[23]_i_1_n_7 }),
        .S({\sum1_4[23]_i_3_n_0 ,\sum1_4[23]_i_4_n_0 ,\sum1_4[23]_i_5_n_0 ,\sum1_4[23]_i_6_n_0 }));
  FDRE \sum1_4_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[24]_i_1_n_7 ),
        .Q(sum1_4[24]),
        .R(Reset_In));
  CARRY4 \sum1_4_reg[24]_i_1 
       (.CI(\sum1_4_reg[23]_i_1_n_0 ),
        .CO(\NLW_sum1_4_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum1_4_reg[24]_i_1_O_UNCONNECTED [3:1],\sum1_4_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_4_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[3]_i_1_n_5 ),
        .Q(sum1_4[2]),
        .R(Reset_In));
  FDRE \sum1_4_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[3]_i_1_n_4 ),
        .Q(sum1_4[3]),
        .R(Reset_In));
  CARRY4 \sum1_4_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_4_reg[3]_i_1_n_0 ,\sum1_4_reg[3]_i_1_n_1 ,\sum1_4_reg[3]_i_1_n_2 ,\sum1_4_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product27_reg_n_102,product27_reg_n_103,product27_reg_n_104,product27_reg_n_105}),
        .O({\sum1_4_reg[3]_i_1_n_4 ,\sum1_4_reg[3]_i_1_n_5 ,\sum1_4_reg[3]_i_1_n_6 ,\sum1_4_reg[3]_i_1_n_7 }),
        .S({\sum1_4[3]_i_2_n_0 ,\sum1_4[3]_i_3_n_0 ,\sum1_4[3]_i_4_n_0 ,\sum1_4[3]_i_5_n_0 }));
  FDRE \sum1_4_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[7]_i_1_n_7 ),
        .Q(sum1_4[4]),
        .R(Reset_In));
  FDRE \sum1_4_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[7]_i_1_n_6 ),
        .Q(sum1_4[5]),
        .R(Reset_In));
  FDRE \sum1_4_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[7]_i_1_n_5 ),
        .Q(sum1_4[6]),
        .R(Reset_In));
  FDRE \sum1_4_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[7]_i_1_n_4 ),
        .Q(sum1_4[7]),
        .R(Reset_In));
  CARRY4 \sum1_4_reg[7]_i_1 
       (.CI(\sum1_4_reg[3]_i_1_n_0 ),
        .CO({\sum1_4_reg[7]_i_1_n_0 ,\sum1_4_reg[7]_i_1_n_1 ,\sum1_4_reg[7]_i_1_n_2 ,\sum1_4_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product27_reg_n_98,product27_reg_n_99,product27_reg_n_100,product27_reg_n_101}),
        .O({\sum1_4_reg[7]_i_1_n_4 ,\sum1_4_reg[7]_i_1_n_5 ,\sum1_4_reg[7]_i_1_n_6 ,\sum1_4_reg[7]_i_1_n_7 }),
        .S({\sum1_4[7]_i_2_n_0 ,\sum1_4[7]_i_3_n_0 ,\sum1_4[7]_i_4_n_0 ,\sum1_4[7]_i_5_n_0 }));
  FDRE \sum1_4_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[11]_i_1_n_7 ),
        .Q(sum1_4[8]),
        .R(Reset_In));
  FDRE \sum1_4_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_4_reg[11]_i_1_n_6 ),
        .Q(sum1_4[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[11]_i_2 
       (.I0(product25_reg_n_94),
        .I1(product24_reg_n_94),
        .O(\sum1_5[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[11]_i_3 
       (.I0(product25_reg_n_95),
        .I1(product24_reg_n_95),
        .O(\sum1_5[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[11]_i_4 
       (.I0(product25_reg_n_96),
        .I1(product24_reg_n_96),
        .O(\sum1_5[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[11]_i_5 
       (.I0(product25_reg_n_97),
        .I1(product24_reg_n_97),
        .O(\sum1_5[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[15]_i_2 
       (.I0(product25_reg_n_90),
        .I1(product24_reg_n_90),
        .O(\sum1_5[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[15]_i_3 
       (.I0(product25_reg_n_91),
        .I1(product24_reg_n_91),
        .O(\sum1_5[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[15]_i_4 
       (.I0(product25_reg_n_92),
        .I1(product24_reg_n_92),
        .O(\sum1_5[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[15]_i_5 
       (.I0(product25_reg_n_93),
        .I1(product24_reg_n_93),
        .O(\sum1_5[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[19]_i_2 
       (.I0(product25_reg_n_86),
        .I1(product24_reg_n_86),
        .O(\sum1_5[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[19]_i_3 
       (.I0(product25_reg_n_87),
        .I1(product24_reg_n_87),
        .O(\sum1_5[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[19]_i_4 
       (.I0(product25_reg_n_88),
        .I1(product24_reg_n_88),
        .O(\sum1_5[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[19]_i_5 
       (.I0(product25_reg_n_89),
        .I1(product24_reg_n_89),
        .O(\sum1_5[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_5[23]_i_2 
       (.I0(product25_reg_n_82),
        .O(\sum1_5[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[23]_i_3 
       (.I0(product25_reg_n_82),
        .I1(product24_reg_n_82),
        .O(\sum1_5[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[23]_i_4 
       (.I0(product25_reg_n_83),
        .I1(product24_reg_n_83),
        .O(\sum1_5[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[23]_i_5 
       (.I0(product25_reg_n_84),
        .I1(product24_reg_n_84),
        .O(\sum1_5[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[23]_i_6 
       (.I0(product25_reg_n_85),
        .I1(product24_reg_n_85),
        .O(\sum1_5[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[3]_i_2 
       (.I0(product25_reg_n_102),
        .I1(product24_reg_n_102),
        .O(\sum1_5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[3]_i_3 
       (.I0(product25_reg_n_103),
        .I1(product24_reg_n_103),
        .O(\sum1_5[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[3]_i_4 
       (.I0(product25_reg_n_104),
        .I1(product24_reg_n_104),
        .O(\sum1_5[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[3]_i_5 
       (.I0(product25_reg_n_105),
        .I1(product24_reg_n_105),
        .O(\sum1_5[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[7]_i_2 
       (.I0(product25_reg_n_98),
        .I1(product24_reg_n_98),
        .O(\sum1_5[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[7]_i_3 
       (.I0(product25_reg_n_99),
        .I1(product24_reg_n_99),
        .O(\sum1_5[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[7]_i_4 
       (.I0(product25_reg_n_100),
        .I1(product24_reg_n_100),
        .O(\sum1_5[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_5[7]_i_5 
       (.I0(product25_reg_n_101),
        .I1(product24_reg_n_101),
        .O(\sum1_5[7]_i_5_n_0 ));
  FDRE \sum1_5_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[3]_i_1_n_7 ),
        .Q(sum1_5[0]),
        .R(Reset_In));
  FDRE \sum1_5_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[11]_i_1_n_5 ),
        .Q(sum1_5[10]),
        .R(Reset_In));
  FDRE \sum1_5_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[11]_i_1_n_4 ),
        .Q(sum1_5[11]),
        .R(Reset_In));
  CARRY4 \sum1_5_reg[11]_i_1 
       (.CI(\sum1_5_reg[7]_i_1_n_0 ),
        .CO({\sum1_5_reg[11]_i_1_n_0 ,\sum1_5_reg[11]_i_1_n_1 ,\sum1_5_reg[11]_i_1_n_2 ,\sum1_5_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product25_reg_n_94,product25_reg_n_95,product25_reg_n_96,product25_reg_n_97}),
        .O({\sum1_5_reg[11]_i_1_n_4 ,\sum1_5_reg[11]_i_1_n_5 ,\sum1_5_reg[11]_i_1_n_6 ,\sum1_5_reg[11]_i_1_n_7 }),
        .S({\sum1_5[11]_i_2_n_0 ,\sum1_5[11]_i_3_n_0 ,\sum1_5[11]_i_4_n_0 ,\sum1_5[11]_i_5_n_0 }));
  FDRE \sum1_5_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[15]_i_1_n_7 ),
        .Q(sum1_5[12]),
        .R(Reset_In));
  FDRE \sum1_5_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[15]_i_1_n_6 ),
        .Q(sum1_5[13]),
        .R(Reset_In));
  FDRE \sum1_5_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[15]_i_1_n_5 ),
        .Q(sum1_5[14]),
        .R(Reset_In));
  FDRE \sum1_5_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[15]_i_1_n_4 ),
        .Q(sum1_5[15]),
        .R(Reset_In));
  CARRY4 \sum1_5_reg[15]_i_1 
       (.CI(\sum1_5_reg[11]_i_1_n_0 ),
        .CO({\sum1_5_reg[15]_i_1_n_0 ,\sum1_5_reg[15]_i_1_n_1 ,\sum1_5_reg[15]_i_1_n_2 ,\sum1_5_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product25_reg_n_90,product25_reg_n_91,product25_reg_n_92,product25_reg_n_93}),
        .O({\sum1_5_reg[15]_i_1_n_4 ,\sum1_5_reg[15]_i_1_n_5 ,\sum1_5_reg[15]_i_1_n_6 ,\sum1_5_reg[15]_i_1_n_7 }),
        .S({\sum1_5[15]_i_2_n_0 ,\sum1_5[15]_i_3_n_0 ,\sum1_5[15]_i_4_n_0 ,\sum1_5[15]_i_5_n_0 }));
  FDRE \sum1_5_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[19]_i_1_n_7 ),
        .Q(sum1_5[16]),
        .R(Reset_In));
  FDRE \sum1_5_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[19]_i_1_n_6 ),
        .Q(sum1_5[17]),
        .R(Reset_In));
  FDRE \sum1_5_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[19]_i_1_n_5 ),
        .Q(sum1_5[18]),
        .R(Reset_In));
  FDRE \sum1_5_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[19]_i_1_n_4 ),
        .Q(sum1_5[19]),
        .R(Reset_In));
  CARRY4 \sum1_5_reg[19]_i_1 
       (.CI(\sum1_5_reg[15]_i_1_n_0 ),
        .CO({\sum1_5_reg[19]_i_1_n_0 ,\sum1_5_reg[19]_i_1_n_1 ,\sum1_5_reg[19]_i_1_n_2 ,\sum1_5_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product25_reg_n_86,product25_reg_n_87,product25_reg_n_88,product25_reg_n_89}),
        .O({\sum1_5_reg[19]_i_1_n_4 ,\sum1_5_reg[19]_i_1_n_5 ,\sum1_5_reg[19]_i_1_n_6 ,\sum1_5_reg[19]_i_1_n_7 }),
        .S({\sum1_5[19]_i_2_n_0 ,\sum1_5[19]_i_3_n_0 ,\sum1_5[19]_i_4_n_0 ,\sum1_5[19]_i_5_n_0 }));
  FDRE \sum1_5_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[3]_i_1_n_6 ),
        .Q(sum1_5[1]),
        .R(Reset_In));
  FDRE \sum1_5_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[23]_i_1_n_7 ),
        .Q(sum1_5[20]),
        .R(Reset_In));
  FDRE \sum1_5_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[23]_i_1_n_6 ),
        .Q(sum1_5[21]),
        .R(Reset_In));
  FDRE \sum1_5_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[23]_i_1_n_5 ),
        .Q(sum1_5[22]),
        .R(Reset_In));
  FDRE \sum1_5_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[23]_i_1_n_4 ),
        .Q(sum1_5[23]),
        .R(Reset_In));
  CARRY4 \sum1_5_reg[23]_i_1 
       (.CI(\sum1_5_reg[19]_i_1_n_0 ),
        .CO({\sum1_5_reg[23]_i_1_n_0 ,\sum1_5_reg[23]_i_1_n_1 ,\sum1_5_reg[23]_i_1_n_2 ,\sum1_5_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_5[23]_i_2_n_0 ,product25_reg_n_83,product25_reg_n_84,product25_reg_n_85}),
        .O({\sum1_5_reg[23]_i_1_n_4 ,\sum1_5_reg[23]_i_1_n_5 ,\sum1_5_reg[23]_i_1_n_6 ,\sum1_5_reg[23]_i_1_n_7 }),
        .S({\sum1_5[23]_i_3_n_0 ,\sum1_5[23]_i_4_n_0 ,\sum1_5[23]_i_5_n_0 ,\sum1_5[23]_i_6_n_0 }));
  FDRE \sum1_5_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[24]_i_1_n_7 ),
        .Q(sum1_5[24]),
        .R(Reset_In));
  CARRY4 \sum1_5_reg[24]_i_1 
       (.CI(\sum1_5_reg[23]_i_1_n_0 ),
        .CO(\NLW_sum1_5_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum1_5_reg[24]_i_1_O_UNCONNECTED [3:1],\sum1_5_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_5_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[3]_i_1_n_5 ),
        .Q(sum1_5[2]),
        .R(Reset_In));
  FDRE \sum1_5_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[3]_i_1_n_4 ),
        .Q(sum1_5[3]),
        .R(Reset_In));
  CARRY4 \sum1_5_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_5_reg[3]_i_1_n_0 ,\sum1_5_reg[3]_i_1_n_1 ,\sum1_5_reg[3]_i_1_n_2 ,\sum1_5_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product25_reg_n_102,product25_reg_n_103,product25_reg_n_104,product25_reg_n_105}),
        .O({\sum1_5_reg[3]_i_1_n_4 ,\sum1_5_reg[3]_i_1_n_5 ,\sum1_5_reg[3]_i_1_n_6 ,\sum1_5_reg[3]_i_1_n_7 }),
        .S({\sum1_5[3]_i_2_n_0 ,\sum1_5[3]_i_3_n_0 ,\sum1_5[3]_i_4_n_0 ,\sum1_5[3]_i_5_n_0 }));
  FDRE \sum1_5_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[7]_i_1_n_7 ),
        .Q(sum1_5[4]),
        .R(Reset_In));
  FDRE \sum1_5_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[7]_i_1_n_6 ),
        .Q(sum1_5[5]),
        .R(Reset_In));
  FDRE \sum1_5_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[7]_i_1_n_5 ),
        .Q(sum1_5[6]),
        .R(Reset_In));
  FDRE \sum1_5_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[7]_i_1_n_4 ),
        .Q(sum1_5[7]),
        .R(Reset_In));
  CARRY4 \sum1_5_reg[7]_i_1 
       (.CI(\sum1_5_reg[3]_i_1_n_0 ),
        .CO({\sum1_5_reg[7]_i_1_n_0 ,\sum1_5_reg[7]_i_1_n_1 ,\sum1_5_reg[7]_i_1_n_2 ,\sum1_5_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product25_reg_n_98,product25_reg_n_99,product25_reg_n_100,product25_reg_n_101}),
        .O({\sum1_5_reg[7]_i_1_n_4 ,\sum1_5_reg[7]_i_1_n_5 ,\sum1_5_reg[7]_i_1_n_6 ,\sum1_5_reg[7]_i_1_n_7 }),
        .S({\sum1_5[7]_i_2_n_0 ,\sum1_5[7]_i_3_n_0 ,\sum1_5[7]_i_4_n_0 ,\sum1_5[7]_i_5_n_0 }));
  FDRE \sum1_5_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[11]_i_1_n_7 ),
        .Q(sum1_5[8]),
        .R(Reset_In));
  FDRE \sum1_5_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_5_reg[11]_i_1_n_6 ),
        .Q(sum1_5[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[11]_i_2 
       (.I0(product23_reg_n_94),
        .I1(product22_reg_n_94),
        .O(\sum1_6[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[11]_i_3 
       (.I0(product23_reg_n_95),
        .I1(product22_reg_n_95),
        .O(\sum1_6[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[11]_i_4 
       (.I0(product23_reg_n_96),
        .I1(product22_reg_n_96),
        .O(\sum1_6[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[11]_i_5 
       (.I0(product23_reg_n_97),
        .I1(product22_reg_n_97),
        .O(\sum1_6[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[15]_i_2 
       (.I0(product23_reg_n_90),
        .I1(product22_reg_n_90),
        .O(\sum1_6[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[15]_i_3 
       (.I0(product23_reg_n_91),
        .I1(product22_reg_n_91),
        .O(\sum1_6[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[15]_i_4 
       (.I0(product23_reg_n_92),
        .I1(product22_reg_n_92),
        .O(\sum1_6[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[15]_i_5 
       (.I0(product23_reg_n_93),
        .I1(product22_reg_n_93),
        .O(\sum1_6[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[19]_i_2 
       (.I0(product23_reg_n_86),
        .I1(product22_reg_n_86),
        .O(\sum1_6[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[19]_i_3 
       (.I0(product23_reg_n_87),
        .I1(product22_reg_n_87),
        .O(\sum1_6[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[19]_i_4 
       (.I0(product23_reg_n_88),
        .I1(product22_reg_n_88),
        .O(\sum1_6[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[19]_i_5 
       (.I0(product23_reg_n_89),
        .I1(product22_reg_n_89),
        .O(\sum1_6[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_6[23]_i_2 
       (.I0(product23_reg_n_82),
        .O(\sum1_6[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[23]_i_3 
       (.I0(product23_reg_n_82),
        .I1(product22_reg_n_82),
        .O(\sum1_6[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[23]_i_4 
       (.I0(product23_reg_n_83),
        .I1(product22_reg_n_83),
        .O(\sum1_6[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[23]_i_5 
       (.I0(product23_reg_n_84),
        .I1(product22_reg_n_84),
        .O(\sum1_6[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[23]_i_6 
       (.I0(product23_reg_n_85),
        .I1(product22_reg_n_85),
        .O(\sum1_6[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[3]_i_2 
       (.I0(product23_reg_n_102),
        .I1(product22_reg_n_102),
        .O(\sum1_6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[3]_i_3 
       (.I0(product23_reg_n_103),
        .I1(product22_reg_n_103),
        .O(\sum1_6[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[3]_i_4 
       (.I0(product23_reg_n_104),
        .I1(product22_reg_n_104),
        .O(\sum1_6[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[3]_i_5 
       (.I0(product23_reg_n_105),
        .I1(product22_reg_n_105),
        .O(\sum1_6[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[7]_i_2 
       (.I0(product23_reg_n_98),
        .I1(product22_reg_n_98),
        .O(\sum1_6[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[7]_i_3 
       (.I0(product23_reg_n_99),
        .I1(product22_reg_n_99),
        .O(\sum1_6[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[7]_i_4 
       (.I0(product23_reg_n_100),
        .I1(product22_reg_n_100),
        .O(\sum1_6[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_6[7]_i_5 
       (.I0(product23_reg_n_101),
        .I1(product22_reg_n_101),
        .O(\sum1_6[7]_i_5_n_0 ));
  FDRE \sum1_6_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[3]_i_1_n_7 ),
        .Q(sum1_6[0]),
        .R(Reset_In));
  FDRE \sum1_6_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[11]_i_1_n_5 ),
        .Q(sum1_6[10]),
        .R(Reset_In));
  FDRE \sum1_6_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[11]_i_1_n_4 ),
        .Q(sum1_6[11]),
        .R(Reset_In));
  CARRY4 \sum1_6_reg[11]_i_1 
       (.CI(\sum1_6_reg[7]_i_1_n_0 ),
        .CO({\sum1_6_reg[11]_i_1_n_0 ,\sum1_6_reg[11]_i_1_n_1 ,\sum1_6_reg[11]_i_1_n_2 ,\sum1_6_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product23_reg_n_94,product23_reg_n_95,product23_reg_n_96,product23_reg_n_97}),
        .O({\sum1_6_reg[11]_i_1_n_4 ,\sum1_6_reg[11]_i_1_n_5 ,\sum1_6_reg[11]_i_1_n_6 ,\sum1_6_reg[11]_i_1_n_7 }),
        .S({\sum1_6[11]_i_2_n_0 ,\sum1_6[11]_i_3_n_0 ,\sum1_6[11]_i_4_n_0 ,\sum1_6[11]_i_5_n_0 }));
  FDRE \sum1_6_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[15]_i_1_n_7 ),
        .Q(sum1_6[12]),
        .R(Reset_In));
  FDRE \sum1_6_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[15]_i_1_n_6 ),
        .Q(sum1_6[13]),
        .R(Reset_In));
  FDRE \sum1_6_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[15]_i_1_n_5 ),
        .Q(sum1_6[14]),
        .R(Reset_In));
  FDRE \sum1_6_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[15]_i_1_n_4 ),
        .Q(sum1_6[15]),
        .R(Reset_In));
  CARRY4 \sum1_6_reg[15]_i_1 
       (.CI(\sum1_6_reg[11]_i_1_n_0 ),
        .CO({\sum1_6_reg[15]_i_1_n_0 ,\sum1_6_reg[15]_i_1_n_1 ,\sum1_6_reg[15]_i_1_n_2 ,\sum1_6_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product23_reg_n_90,product23_reg_n_91,product23_reg_n_92,product23_reg_n_93}),
        .O({\sum1_6_reg[15]_i_1_n_4 ,\sum1_6_reg[15]_i_1_n_5 ,\sum1_6_reg[15]_i_1_n_6 ,\sum1_6_reg[15]_i_1_n_7 }),
        .S({\sum1_6[15]_i_2_n_0 ,\sum1_6[15]_i_3_n_0 ,\sum1_6[15]_i_4_n_0 ,\sum1_6[15]_i_5_n_0 }));
  FDRE \sum1_6_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[19]_i_1_n_7 ),
        .Q(sum1_6[16]),
        .R(Reset_In));
  FDRE \sum1_6_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[19]_i_1_n_6 ),
        .Q(sum1_6[17]),
        .R(Reset_In));
  FDRE \sum1_6_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[19]_i_1_n_5 ),
        .Q(sum1_6[18]),
        .R(Reset_In));
  FDRE \sum1_6_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[19]_i_1_n_4 ),
        .Q(sum1_6[19]),
        .R(Reset_In));
  CARRY4 \sum1_6_reg[19]_i_1 
       (.CI(\sum1_6_reg[15]_i_1_n_0 ),
        .CO({\sum1_6_reg[19]_i_1_n_0 ,\sum1_6_reg[19]_i_1_n_1 ,\sum1_6_reg[19]_i_1_n_2 ,\sum1_6_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product23_reg_n_86,product23_reg_n_87,product23_reg_n_88,product23_reg_n_89}),
        .O({\sum1_6_reg[19]_i_1_n_4 ,\sum1_6_reg[19]_i_1_n_5 ,\sum1_6_reg[19]_i_1_n_6 ,\sum1_6_reg[19]_i_1_n_7 }),
        .S({\sum1_6[19]_i_2_n_0 ,\sum1_6[19]_i_3_n_0 ,\sum1_6[19]_i_4_n_0 ,\sum1_6[19]_i_5_n_0 }));
  FDRE \sum1_6_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[3]_i_1_n_6 ),
        .Q(sum1_6[1]),
        .R(Reset_In));
  FDRE \sum1_6_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[23]_i_1_n_7 ),
        .Q(sum1_6[20]),
        .R(Reset_In));
  FDRE \sum1_6_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[23]_i_1_n_6 ),
        .Q(sum1_6[21]),
        .R(Reset_In));
  FDRE \sum1_6_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[23]_i_1_n_5 ),
        .Q(sum1_6[22]),
        .R(Reset_In));
  FDRE \sum1_6_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[23]_i_1_n_4 ),
        .Q(sum1_6[23]),
        .R(Reset_In));
  CARRY4 \sum1_6_reg[23]_i_1 
       (.CI(\sum1_6_reg[19]_i_1_n_0 ),
        .CO({\sum1_6_reg[23]_i_1_n_0 ,\sum1_6_reg[23]_i_1_n_1 ,\sum1_6_reg[23]_i_1_n_2 ,\sum1_6_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_6[23]_i_2_n_0 ,product23_reg_n_83,product23_reg_n_84,product23_reg_n_85}),
        .O({\sum1_6_reg[23]_i_1_n_4 ,\sum1_6_reg[23]_i_1_n_5 ,\sum1_6_reg[23]_i_1_n_6 ,\sum1_6_reg[23]_i_1_n_7 }),
        .S({\sum1_6[23]_i_3_n_0 ,\sum1_6[23]_i_4_n_0 ,\sum1_6[23]_i_5_n_0 ,\sum1_6[23]_i_6_n_0 }));
  FDRE \sum1_6_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[24]_i_1_n_7 ),
        .Q(sum1_6[24]),
        .R(Reset_In));
  CARRY4 \sum1_6_reg[24]_i_1 
       (.CI(\sum1_6_reg[23]_i_1_n_0 ),
        .CO(\NLW_sum1_6_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum1_6_reg[24]_i_1_O_UNCONNECTED [3:1],\sum1_6_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_6_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[3]_i_1_n_5 ),
        .Q(sum1_6[2]),
        .R(Reset_In));
  FDRE \sum1_6_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[3]_i_1_n_4 ),
        .Q(sum1_6[3]),
        .R(Reset_In));
  CARRY4 \sum1_6_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_6_reg[3]_i_1_n_0 ,\sum1_6_reg[3]_i_1_n_1 ,\sum1_6_reg[3]_i_1_n_2 ,\sum1_6_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product23_reg_n_102,product23_reg_n_103,product23_reg_n_104,product23_reg_n_105}),
        .O({\sum1_6_reg[3]_i_1_n_4 ,\sum1_6_reg[3]_i_1_n_5 ,\sum1_6_reg[3]_i_1_n_6 ,\sum1_6_reg[3]_i_1_n_7 }),
        .S({\sum1_6[3]_i_2_n_0 ,\sum1_6[3]_i_3_n_0 ,\sum1_6[3]_i_4_n_0 ,\sum1_6[3]_i_5_n_0 }));
  FDRE \sum1_6_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[7]_i_1_n_7 ),
        .Q(sum1_6[4]),
        .R(Reset_In));
  FDRE \sum1_6_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[7]_i_1_n_6 ),
        .Q(sum1_6[5]),
        .R(Reset_In));
  FDRE \sum1_6_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[7]_i_1_n_5 ),
        .Q(sum1_6[6]),
        .R(Reset_In));
  FDRE \sum1_6_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[7]_i_1_n_4 ),
        .Q(sum1_6[7]),
        .R(Reset_In));
  CARRY4 \sum1_6_reg[7]_i_1 
       (.CI(\sum1_6_reg[3]_i_1_n_0 ),
        .CO({\sum1_6_reg[7]_i_1_n_0 ,\sum1_6_reg[7]_i_1_n_1 ,\sum1_6_reg[7]_i_1_n_2 ,\sum1_6_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product23_reg_n_98,product23_reg_n_99,product23_reg_n_100,product23_reg_n_101}),
        .O({\sum1_6_reg[7]_i_1_n_4 ,\sum1_6_reg[7]_i_1_n_5 ,\sum1_6_reg[7]_i_1_n_6 ,\sum1_6_reg[7]_i_1_n_7 }),
        .S({\sum1_6[7]_i_2_n_0 ,\sum1_6[7]_i_3_n_0 ,\sum1_6[7]_i_4_n_0 ,\sum1_6[7]_i_5_n_0 }));
  FDRE \sum1_6_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[11]_i_1_n_7 ),
        .Q(sum1_6[8]),
        .R(Reset_In));
  FDRE \sum1_6_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_6_reg[11]_i_1_n_6 ),
        .Q(sum1_6[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[11]_i_2 
       (.I0(product21_reg_n_94),
        .I1(product20_reg_n_94),
        .O(\sum1_7[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[11]_i_3 
       (.I0(product21_reg_n_95),
        .I1(product20_reg_n_95),
        .O(\sum1_7[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[11]_i_4 
       (.I0(product21_reg_n_96),
        .I1(product20_reg_n_96),
        .O(\sum1_7[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[11]_i_5 
       (.I0(product21_reg_n_97),
        .I1(product20_reg_n_97),
        .O(\sum1_7[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[15]_i_2 
       (.I0(product21_reg_n_90),
        .I1(product20_reg_n_90),
        .O(\sum1_7[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[15]_i_3 
       (.I0(product21_reg_n_91),
        .I1(product20_reg_n_91),
        .O(\sum1_7[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[15]_i_4 
       (.I0(product21_reg_n_92),
        .I1(product20_reg_n_92),
        .O(\sum1_7[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[15]_i_5 
       (.I0(product21_reg_n_93),
        .I1(product20_reg_n_93),
        .O(\sum1_7[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[19]_i_2 
       (.I0(product21_reg_n_86),
        .I1(product20_reg_n_86),
        .O(\sum1_7[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[19]_i_3 
       (.I0(product21_reg_n_87),
        .I1(product20_reg_n_87),
        .O(\sum1_7[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[19]_i_4 
       (.I0(product21_reg_n_88),
        .I1(product20_reg_n_88),
        .O(\sum1_7[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[19]_i_5 
       (.I0(product21_reg_n_89),
        .I1(product20_reg_n_89),
        .O(\sum1_7[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_7[23]_i_2 
       (.I0(product21_reg_n_82),
        .O(\sum1_7[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[23]_i_3 
       (.I0(product21_reg_n_82),
        .I1(product20_reg_n_82),
        .O(\sum1_7[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[23]_i_4 
       (.I0(product21_reg_n_83),
        .I1(product20_reg_n_83),
        .O(\sum1_7[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[23]_i_5 
       (.I0(product21_reg_n_84),
        .I1(product20_reg_n_84),
        .O(\sum1_7[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[23]_i_6 
       (.I0(product21_reg_n_85),
        .I1(product20_reg_n_85),
        .O(\sum1_7[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[3]_i_2 
       (.I0(product21_reg_n_102),
        .I1(product20_reg_n_102),
        .O(\sum1_7[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[3]_i_3 
       (.I0(product21_reg_n_103),
        .I1(product20_reg_n_103),
        .O(\sum1_7[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[3]_i_4 
       (.I0(product21_reg_n_104),
        .I1(product20_reg_n_104),
        .O(\sum1_7[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[3]_i_5 
       (.I0(product21_reg_n_105),
        .I1(product20_reg_n_105),
        .O(\sum1_7[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[7]_i_2 
       (.I0(product21_reg_n_98),
        .I1(product20_reg_n_98),
        .O(\sum1_7[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[7]_i_3 
       (.I0(product21_reg_n_99),
        .I1(product20_reg_n_99),
        .O(\sum1_7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[7]_i_4 
       (.I0(product21_reg_n_100),
        .I1(product20_reg_n_100),
        .O(\sum1_7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_7[7]_i_5 
       (.I0(product21_reg_n_101),
        .I1(product20_reg_n_101),
        .O(\sum1_7[7]_i_5_n_0 ));
  FDRE \sum1_7_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[3]_i_1_n_7 ),
        .Q(sum1_7[0]),
        .R(Reset_In));
  FDRE \sum1_7_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[11]_i_1_n_5 ),
        .Q(sum1_7[10]),
        .R(Reset_In));
  FDRE \sum1_7_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[11]_i_1_n_4 ),
        .Q(sum1_7[11]),
        .R(Reset_In));
  CARRY4 \sum1_7_reg[11]_i_1 
       (.CI(\sum1_7_reg[7]_i_1_n_0 ),
        .CO({\sum1_7_reg[11]_i_1_n_0 ,\sum1_7_reg[11]_i_1_n_1 ,\sum1_7_reg[11]_i_1_n_2 ,\sum1_7_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product21_reg_n_94,product21_reg_n_95,product21_reg_n_96,product21_reg_n_97}),
        .O({\sum1_7_reg[11]_i_1_n_4 ,\sum1_7_reg[11]_i_1_n_5 ,\sum1_7_reg[11]_i_1_n_6 ,\sum1_7_reg[11]_i_1_n_7 }),
        .S({\sum1_7[11]_i_2_n_0 ,\sum1_7[11]_i_3_n_0 ,\sum1_7[11]_i_4_n_0 ,\sum1_7[11]_i_5_n_0 }));
  FDRE \sum1_7_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[15]_i_1_n_7 ),
        .Q(sum1_7[12]),
        .R(Reset_In));
  FDRE \sum1_7_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[15]_i_1_n_6 ),
        .Q(sum1_7[13]),
        .R(Reset_In));
  FDRE \sum1_7_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[15]_i_1_n_5 ),
        .Q(sum1_7[14]),
        .R(Reset_In));
  FDRE \sum1_7_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[15]_i_1_n_4 ),
        .Q(sum1_7[15]),
        .R(Reset_In));
  CARRY4 \sum1_7_reg[15]_i_1 
       (.CI(\sum1_7_reg[11]_i_1_n_0 ),
        .CO({\sum1_7_reg[15]_i_1_n_0 ,\sum1_7_reg[15]_i_1_n_1 ,\sum1_7_reg[15]_i_1_n_2 ,\sum1_7_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product21_reg_n_90,product21_reg_n_91,product21_reg_n_92,product21_reg_n_93}),
        .O({\sum1_7_reg[15]_i_1_n_4 ,\sum1_7_reg[15]_i_1_n_5 ,\sum1_7_reg[15]_i_1_n_6 ,\sum1_7_reg[15]_i_1_n_7 }),
        .S({\sum1_7[15]_i_2_n_0 ,\sum1_7[15]_i_3_n_0 ,\sum1_7[15]_i_4_n_0 ,\sum1_7[15]_i_5_n_0 }));
  FDRE \sum1_7_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[19]_i_1_n_7 ),
        .Q(sum1_7[16]),
        .R(Reset_In));
  FDRE \sum1_7_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[19]_i_1_n_6 ),
        .Q(sum1_7[17]),
        .R(Reset_In));
  FDRE \sum1_7_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[19]_i_1_n_5 ),
        .Q(sum1_7[18]),
        .R(Reset_In));
  FDRE \sum1_7_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[19]_i_1_n_4 ),
        .Q(sum1_7[19]),
        .R(Reset_In));
  CARRY4 \sum1_7_reg[19]_i_1 
       (.CI(\sum1_7_reg[15]_i_1_n_0 ),
        .CO({\sum1_7_reg[19]_i_1_n_0 ,\sum1_7_reg[19]_i_1_n_1 ,\sum1_7_reg[19]_i_1_n_2 ,\sum1_7_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product21_reg_n_86,product21_reg_n_87,product21_reg_n_88,product21_reg_n_89}),
        .O({\sum1_7_reg[19]_i_1_n_4 ,\sum1_7_reg[19]_i_1_n_5 ,\sum1_7_reg[19]_i_1_n_6 ,\sum1_7_reg[19]_i_1_n_7 }),
        .S({\sum1_7[19]_i_2_n_0 ,\sum1_7[19]_i_3_n_0 ,\sum1_7[19]_i_4_n_0 ,\sum1_7[19]_i_5_n_0 }));
  FDRE \sum1_7_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[3]_i_1_n_6 ),
        .Q(sum1_7[1]),
        .R(Reset_In));
  FDRE \sum1_7_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[23]_i_1_n_7 ),
        .Q(sum1_7[20]),
        .R(Reset_In));
  FDRE \sum1_7_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[23]_i_1_n_6 ),
        .Q(sum1_7[21]),
        .R(Reset_In));
  FDRE \sum1_7_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[23]_i_1_n_5 ),
        .Q(sum1_7[22]),
        .R(Reset_In));
  FDRE \sum1_7_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[23]_i_1_n_4 ),
        .Q(sum1_7[23]),
        .R(Reset_In));
  CARRY4 \sum1_7_reg[23]_i_1 
       (.CI(\sum1_7_reg[19]_i_1_n_0 ),
        .CO({\sum1_7_reg[23]_i_1_n_0 ,\sum1_7_reg[23]_i_1_n_1 ,\sum1_7_reg[23]_i_1_n_2 ,\sum1_7_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_7[23]_i_2_n_0 ,product21_reg_n_83,product21_reg_n_84,product21_reg_n_85}),
        .O({\sum1_7_reg[23]_i_1_n_4 ,\sum1_7_reg[23]_i_1_n_5 ,\sum1_7_reg[23]_i_1_n_6 ,\sum1_7_reg[23]_i_1_n_7 }),
        .S({\sum1_7[23]_i_3_n_0 ,\sum1_7[23]_i_4_n_0 ,\sum1_7[23]_i_5_n_0 ,\sum1_7[23]_i_6_n_0 }));
  FDRE \sum1_7_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[24]_i_1_n_7 ),
        .Q(sum1_7[24]),
        .R(Reset_In));
  CARRY4 \sum1_7_reg[24]_i_1 
       (.CI(\sum1_7_reg[23]_i_1_n_0 ),
        .CO(\NLW_sum1_7_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum1_7_reg[24]_i_1_O_UNCONNECTED [3:1],\sum1_7_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_7_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[3]_i_1_n_5 ),
        .Q(sum1_7[2]),
        .R(Reset_In));
  FDRE \sum1_7_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[3]_i_1_n_4 ),
        .Q(sum1_7[3]),
        .R(Reset_In));
  CARRY4 \sum1_7_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_7_reg[3]_i_1_n_0 ,\sum1_7_reg[3]_i_1_n_1 ,\sum1_7_reg[3]_i_1_n_2 ,\sum1_7_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product21_reg_n_102,product21_reg_n_103,product21_reg_n_104,product21_reg_n_105}),
        .O({\sum1_7_reg[3]_i_1_n_4 ,\sum1_7_reg[3]_i_1_n_5 ,\sum1_7_reg[3]_i_1_n_6 ,\sum1_7_reg[3]_i_1_n_7 }),
        .S({\sum1_7[3]_i_2_n_0 ,\sum1_7[3]_i_3_n_0 ,\sum1_7[3]_i_4_n_0 ,\sum1_7[3]_i_5_n_0 }));
  FDRE \sum1_7_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[7]_i_1_n_7 ),
        .Q(sum1_7[4]),
        .R(Reset_In));
  FDRE \sum1_7_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[7]_i_1_n_6 ),
        .Q(sum1_7[5]),
        .R(Reset_In));
  FDRE \sum1_7_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[7]_i_1_n_5 ),
        .Q(sum1_7[6]),
        .R(Reset_In));
  FDRE \sum1_7_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[7]_i_1_n_4 ),
        .Q(sum1_7[7]),
        .R(Reset_In));
  CARRY4 \sum1_7_reg[7]_i_1 
       (.CI(\sum1_7_reg[3]_i_1_n_0 ),
        .CO({\sum1_7_reg[7]_i_1_n_0 ,\sum1_7_reg[7]_i_1_n_1 ,\sum1_7_reg[7]_i_1_n_2 ,\sum1_7_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product21_reg_n_98,product21_reg_n_99,product21_reg_n_100,product21_reg_n_101}),
        .O({\sum1_7_reg[7]_i_1_n_4 ,\sum1_7_reg[7]_i_1_n_5 ,\sum1_7_reg[7]_i_1_n_6 ,\sum1_7_reg[7]_i_1_n_7 }),
        .S({\sum1_7[7]_i_2_n_0 ,\sum1_7[7]_i_3_n_0 ,\sum1_7[7]_i_4_n_0 ,\sum1_7[7]_i_5_n_0 }));
  FDRE \sum1_7_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[11]_i_1_n_7 ),
        .Q(sum1_7[8]),
        .R(Reset_In));
  FDRE \sum1_7_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_7_reg[11]_i_1_n_6 ),
        .Q(sum1_7[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[11]_i_2 
       (.I0(product19_reg_n_94),
        .I1(product18_reg_n_94),
        .O(\sum1_8[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[11]_i_3 
       (.I0(product19_reg_n_95),
        .I1(product18_reg_n_95),
        .O(\sum1_8[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[11]_i_4 
       (.I0(product19_reg_n_96),
        .I1(product18_reg_n_96),
        .O(\sum1_8[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[11]_i_5 
       (.I0(product19_reg_n_97),
        .I1(product18_reg_n_97),
        .O(\sum1_8[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[15]_i_2 
       (.I0(product19_reg_n_90),
        .I1(product18_reg_n_90),
        .O(\sum1_8[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[15]_i_3 
       (.I0(product19_reg_n_91),
        .I1(product18_reg_n_91),
        .O(\sum1_8[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[15]_i_4 
       (.I0(product19_reg_n_92),
        .I1(product18_reg_n_92),
        .O(\sum1_8[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[15]_i_5 
       (.I0(product19_reg_n_93),
        .I1(product18_reg_n_93),
        .O(\sum1_8[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[19]_i_2 
       (.I0(product19_reg_n_86),
        .I1(product18_reg_n_86),
        .O(\sum1_8[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[19]_i_3 
       (.I0(product19_reg_n_87),
        .I1(product18_reg_n_87),
        .O(\sum1_8[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[19]_i_4 
       (.I0(product19_reg_n_88),
        .I1(product18_reg_n_88),
        .O(\sum1_8[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[19]_i_5 
       (.I0(product19_reg_n_89),
        .I1(product18_reg_n_89),
        .O(\sum1_8[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_8[23]_i_2 
       (.I0(product19_reg_n_82),
        .O(\sum1_8[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[23]_i_3 
       (.I0(product19_reg_n_82),
        .I1(product18_reg_n_82),
        .O(\sum1_8[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[23]_i_4 
       (.I0(product19_reg_n_83),
        .I1(product18_reg_n_83),
        .O(\sum1_8[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[23]_i_5 
       (.I0(product19_reg_n_84),
        .I1(product18_reg_n_84),
        .O(\sum1_8[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[23]_i_6 
       (.I0(product19_reg_n_85),
        .I1(product18_reg_n_85),
        .O(\sum1_8[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[3]_i_2 
       (.I0(product19_reg_n_102),
        .I1(product18_reg_n_102),
        .O(\sum1_8[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[3]_i_3 
       (.I0(product19_reg_n_103),
        .I1(product18_reg_n_103),
        .O(\sum1_8[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[3]_i_4 
       (.I0(product19_reg_n_104),
        .I1(product18_reg_n_104),
        .O(\sum1_8[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[3]_i_5 
       (.I0(product19_reg_n_105),
        .I1(product18_reg_n_105),
        .O(\sum1_8[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[7]_i_2 
       (.I0(product19_reg_n_98),
        .I1(product18_reg_n_98),
        .O(\sum1_8[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[7]_i_3 
       (.I0(product19_reg_n_99),
        .I1(product18_reg_n_99),
        .O(\sum1_8[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[7]_i_4 
       (.I0(product19_reg_n_100),
        .I1(product18_reg_n_100),
        .O(\sum1_8[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_8[7]_i_5 
       (.I0(product19_reg_n_101),
        .I1(product18_reg_n_101),
        .O(\sum1_8[7]_i_5_n_0 ));
  FDRE \sum1_8_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[3]_i_1_n_7 ),
        .Q(sum1_8[0]),
        .R(Reset_In));
  FDRE \sum1_8_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[11]_i_1_n_5 ),
        .Q(sum1_8[10]),
        .R(Reset_In));
  FDRE \sum1_8_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[11]_i_1_n_4 ),
        .Q(sum1_8[11]),
        .R(Reset_In));
  CARRY4 \sum1_8_reg[11]_i_1 
       (.CI(\sum1_8_reg[7]_i_1_n_0 ),
        .CO({\sum1_8_reg[11]_i_1_n_0 ,\sum1_8_reg[11]_i_1_n_1 ,\sum1_8_reg[11]_i_1_n_2 ,\sum1_8_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product19_reg_n_94,product19_reg_n_95,product19_reg_n_96,product19_reg_n_97}),
        .O({\sum1_8_reg[11]_i_1_n_4 ,\sum1_8_reg[11]_i_1_n_5 ,\sum1_8_reg[11]_i_1_n_6 ,\sum1_8_reg[11]_i_1_n_7 }),
        .S({\sum1_8[11]_i_2_n_0 ,\sum1_8[11]_i_3_n_0 ,\sum1_8[11]_i_4_n_0 ,\sum1_8[11]_i_5_n_0 }));
  FDRE \sum1_8_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[15]_i_1_n_7 ),
        .Q(sum1_8[12]),
        .R(Reset_In));
  FDRE \sum1_8_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[15]_i_1_n_6 ),
        .Q(sum1_8[13]),
        .R(Reset_In));
  FDRE \sum1_8_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[15]_i_1_n_5 ),
        .Q(sum1_8[14]),
        .R(Reset_In));
  FDRE \sum1_8_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[15]_i_1_n_4 ),
        .Q(sum1_8[15]),
        .R(Reset_In));
  CARRY4 \sum1_8_reg[15]_i_1 
       (.CI(\sum1_8_reg[11]_i_1_n_0 ),
        .CO({\sum1_8_reg[15]_i_1_n_0 ,\sum1_8_reg[15]_i_1_n_1 ,\sum1_8_reg[15]_i_1_n_2 ,\sum1_8_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product19_reg_n_90,product19_reg_n_91,product19_reg_n_92,product19_reg_n_93}),
        .O({\sum1_8_reg[15]_i_1_n_4 ,\sum1_8_reg[15]_i_1_n_5 ,\sum1_8_reg[15]_i_1_n_6 ,\sum1_8_reg[15]_i_1_n_7 }),
        .S({\sum1_8[15]_i_2_n_0 ,\sum1_8[15]_i_3_n_0 ,\sum1_8[15]_i_4_n_0 ,\sum1_8[15]_i_5_n_0 }));
  FDRE \sum1_8_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[19]_i_1_n_7 ),
        .Q(sum1_8[16]),
        .R(Reset_In));
  FDRE \sum1_8_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[19]_i_1_n_6 ),
        .Q(sum1_8[17]),
        .R(Reset_In));
  FDRE \sum1_8_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[19]_i_1_n_5 ),
        .Q(sum1_8[18]),
        .R(Reset_In));
  FDRE \sum1_8_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[19]_i_1_n_4 ),
        .Q(sum1_8[19]),
        .R(Reset_In));
  CARRY4 \sum1_8_reg[19]_i_1 
       (.CI(\sum1_8_reg[15]_i_1_n_0 ),
        .CO({\sum1_8_reg[19]_i_1_n_0 ,\sum1_8_reg[19]_i_1_n_1 ,\sum1_8_reg[19]_i_1_n_2 ,\sum1_8_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product19_reg_n_86,product19_reg_n_87,product19_reg_n_88,product19_reg_n_89}),
        .O({\sum1_8_reg[19]_i_1_n_4 ,\sum1_8_reg[19]_i_1_n_5 ,\sum1_8_reg[19]_i_1_n_6 ,\sum1_8_reg[19]_i_1_n_7 }),
        .S({\sum1_8[19]_i_2_n_0 ,\sum1_8[19]_i_3_n_0 ,\sum1_8[19]_i_4_n_0 ,\sum1_8[19]_i_5_n_0 }));
  FDRE \sum1_8_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[3]_i_1_n_6 ),
        .Q(sum1_8[1]),
        .R(Reset_In));
  FDRE \sum1_8_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[23]_i_1_n_7 ),
        .Q(sum1_8[20]),
        .R(Reset_In));
  FDRE \sum1_8_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[23]_i_1_n_6 ),
        .Q(sum1_8[21]),
        .R(Reset_In));
  FDRE \sum1_8_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[23]_i_1_n_5 ),
        .Q(sum1_8[22]),
        .R(Reset_In));
  FDRE \sum1_8_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[23]_i_1_n_4 ),
        .Q(sum1_8[23]),
        .R(Reset_In));
  CARRY4 \sum1_8_reg[23]_i_1 
       (.CI(\sum1_8_reg[19]_i_1_n_0 ),
        .CO({\sum1_8_reg[23]_i_1_n_0 ,\sum1_8_reg[23]_i_1_n_1 ,\sum1_8_reg[23]_i_1_n_2 ,\sum1_8_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum1_8[23]_i_2_n_0 ,product19_reg_n_83,product19_reg_n_84,product19_reg_n_85}),
        .O({\sum1_8_reg[23]_i_1_n_4 ,\sum1_8_reg[23]_i_1_n_5 ,\sum1_8_reg[23]_i_1_n_6 ,\sum1_8_reg[23]_i_1_n_7 }),
        .S({\sum1_8[23]_i_3_n_0 ,\sum1_8[23]_i_4_n_0 ,\sum1_8[23]_i_5_n_0 ,\sum1_8[23]_i_6_n_0 }));
  FDRE \sum1_8_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[24]_i_1_n_7 ),
        .Q(sum1_8[24]),
        .R(Reset_In));
  CARRY4 \sum1_8_reg[24]_i_1 
       (.CI(\sum1_8_reg[23]_i_1_n_0 ),
        .CO(\NLW_sum1_8_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum1_8_reg[24]_i_1_O_UNCONNECTED [3:1],\sum1_8_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_8_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[3]_i_1_n_5 ),
        .Q(sum1_8[2]),
        .R(Reset_In));
  FDRE \sum1_8_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[3]_i_1_n_4 ),
        .Q(sum1_8[3]),
        .R(Reset_In));
  CARRY4 \sum1_8_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_8_reg[3]_i_1_n_0 ,\sum1_8_reg[3]_i_1_n_1 ,\sum1_8_reg[3]_i_1_n_2 ,\sum1_8_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product19_reg_n_102,product19_reg_n_103,product19_reg_n_104,product19_reg_n_105}),
        .O({\sum1_8_reg[3]_i_1_n_4 ,\sum1_8_reg[3]_i_1_n_5 ,\sum1_8_reg[3]_i_1_n_6 ,\sum1_8_reg[3]_i_1_n_7 }),
        .S({\sum1_8[3]_i_2_n_0 ,\sum1_8[3]_i_3_n_0 ,\sum1_8[3]_i_4_n_0 ,\sum1_8[3]_i_5_n_0 }));
  FDRE \sum1_8_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[7]_i_1_n_7 ),
        .Q(sum1_8[4]),
        .R(Reset_In));
  FDRE \sum1_8_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[7]_i_1_n_6 ),
        .Q(sum1_8[5]),
        .R(Reset_In));
  FDRE \sum1_8_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[7]_i_1_n_5 ),
        .Q(sum1_8[6]),
        .R(Reset_In));
  FDRE \sum1_8_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[7]_i_1_n_4 ),
        .Q(sum1_8[7]),
        .R(Reset_In));
  CARRY4 \sum1_8_reg[7]_i_1 
       (.CI(\sum1_8_reg[3]_i_1_n_0 ),
        .CO({\sum1_8_reg[7]_i_1_n_0 ,\sum1_8_reg[7]_i_1_n_1 ,\sum1_8_reg[7]_i_1_n_2 ,\sum1_8_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product19_reg_n_98,product19_reg_n_99,product19_reg_n_100,product19_reg_n_101}),
        .O({\sum1_8_reg[7]_i_1_n_4 ,\sum1_8_reg[7]_i_1_n_5 ,\sum1_8_reg[7]_i_1_n_6 ,\sum1_8_reg[7]_i_1_n_7 }),
        .S({\sum1_8[7]_i_2_n_0 ,\sum1_8[7]_i_3_n_0 ,\sum1_8[7]_i_4_n_0 ,\sum1_8[7]_i_5_n_0 }));
  FDRE \sum1_8_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[11]_i_1_n_7 ),
        .Q(sum1_8[8]),
        .R(Reset_In));
  FDRE \sum1_8_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_8_reg[11]_i_1_n_6 ),
        .Q(sum1_8[9]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[11]_i_2 
       (.I0(product17_reg_n_94),
        .I1(product16_reg_n_94),
        .O(\sum1_9[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[11]_i_3 
       (.I0(product17_reg_n_95),
        .I1(product16_reg_n_95),
        .O(\sum1_9[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[11]_i_4 
       (.I0(product17_reg_n_96),
        .I1(product16_reg_n_96),
        .O(\sum1_9[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[11]_i_5 
       (.I0(product17_reg_n_97),
        .I1(product16_reg_n_97),
        .O(\sum1_9[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[15]_i_2 
       (.I0(product17_reg_n_90),
        .I1(product16_reg_n_90),
        .O(\sum1_9[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[15]_i_3 
       (.I0(product17_reg_n_91),
        .I1(product16_reg_n_91),
        .O(\sum1_9[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[15]_i_4 
       (.I0(product17_reg_n_92),
        .I1(product16_reg_n_92),
        .O(\sum1_9[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[15]_i_5 
       (.I0(product17_reg_n_93),
        .I1(product16_reg_n_93),
        .O(\sum1_9[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[19]_i_2 
       (.I0(product17_reg_n_86),
        .I1(product16_reg_n_86),
        .O(\sum1_9[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[19]_i_3 
       (.I0(product17_reg_n_87),
        .I1(product16_reg_n_87),
        .O(\sum1_9[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[19]_i_4 
       (.I0(product17_reg_n_88),
        .I1(product16_reg_n_88),
        .O(\sum1_9[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[19]_i_5 
       (.I0(product17_reg_n_89),
        .I1(product16_reg_n_89),
        .O(\sum1_9[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[23]_i_2 
       (.I0(product16_reg_n_82),
        .I1(product17_reg_n_82),
        .O(\sum1_9[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[23]_i_3 
       (.I0(product17_reg_n_83),
        .I1(product16_reg_n_83),
        .O(\sum1_9[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[23]_i_4 
       (.I0(product17_reg_n_84),
        .I1(product16_reg_n_84),
        .O(\sum1_9[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[23]_i_5 
       (.I0(product17_reg_n_85),
        .I1(product16_reg_n_85),
        .O(\sum1_9[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sum1_9[27]_i_2 
       (.I0(product16_reg_n_82),
        .O(\sum1_9[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_9[27]_i_3 
       (.I0(product17_reg_n_79),
        .I1(product17_reg_n_78),
        .O(\sum1_9[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_9[27]_i_4 
       (.I0(product17_reg_n_80),
        .I1(product17_reg_n_79),
        .O(\sum1_9[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_9[27]_i_5 
       (.I0(product17_reg_n_81),
        .I1(product17_reg_n_80),
        .O(\sum1_9[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[27]_i_6 
       (.I0(product16_reg_n_82),
        .I1(product17_reg_n_81),
        .O(\sum1_9[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_9[29]_i_2 
       (.I0(product17_reg_n_78),
        .I1(product17_reg_n_77),
        .O(\sum1_9[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[3]_i_2 
       (.I0(product17_reg_n_102),
        .I1(product16_reg_n_102),
        .O(\sum1_9[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[3]_i_3 
       (.I0(product17_reg_n_103),
        .I1(product16_reg_n_103),
        .O(\sum1_9[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[3]_i_4 
       (.I0(product17_reg_n_104),
        .I1(product16_reg_n_104),
        .O(\sum1_9[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[3]_i_5 
       (.I0(product17_reg_n_105),
        .I1(product16_reg_n_105),
        .O(\sum1_9[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[7]_i_2 
       (.I0(product17_reg_n_98),
        .I1(product16_reg_n_98),
        .O(\sum1_9[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[7]_i_3 
       (.I0(product17_reg_n_99),
        .I1(product16_reg_n_99),
        .O(\sum1_9[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[7]_i_4 
       (.I0(product17_reg_n_100),
        .I1(product16_reg_n_100),
        .O(\sum1_9[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_9[7]_i_5 
       (.I0(product17_reg_n_101),
        .I1(product16_reg_n_101),
        .O(\sum1_9[7]_i_5_n_0 ));
  FDRE \sum1_9_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[3]_i_1_n_7 ),
        .Q(sum1_9[0]),
        .R(Reset_In));
  FDRE \sum1_9_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[11]_i_1_n_5 ),
        .Q(sum1_9[10]),
        .R(Reset_In));
  FDRE \sum1_9_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[11]_i_1_n_4 ),
        .Q(sum1_9[11]),
        .R(Reset_In));
  CARRY4 \sum1_9_reg[11]_i_1 
       (.CI(\sum1_9_reg[7]_i_1_n_0 ),
        .CO({\sum1_9_reg[11]_i_1_n_0 ,\sum1_9_reg[11]_i_1_n_1 ,\sum1_9_reg[11]_i_1_n_2 ,\sum1_9_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product17_reg_n_94,product17_reg_n_95,product17_reg_n_96,product17_reg_n_97}),
        .O({\sum1_9_reg[11]_i_1_n_4 ,\sum1_9_reg[11]_i_1_n_5 ,\sum1_9_reg[11]_i_1_n_6 ,\sum1_9_reg[11]_i_1_n_7 }),
        .S({\sum1_9[11]_i_2_n_0 ,\sum1_9[11]_i_3_n_0 ,\sum1_9[11]_i_4_n_0 ,\sum1_9[11]_i_5_n_0 }));
  FDRE \sum1_9_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[15]_i_1_n_7 ),
        .Q(sum1_9[12]),
        .R(Reset_In));
  FDRE \sum1_9_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[15]_i_1_n_6 ),
        .Q(sum1_9[13]),
        .R(Reset_In));
  FDRE \sum1_9_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[15]_i_1_n_5 ),
        .Q(sum1_9[14]),
        .R(Reset_In));
  FDRE \sum1_9_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[15]_i_1_n_4 ),
        .Q(sum1_9[15]),
        .R(Reset_In));
  CARRY4 \sum1_9_reg[15]_i_1 
       (.CI(\sum1_9_reg[11]_i_1_n_0 ),
        .CO({\sum1_9_reg[15]_i_1_n_0 ,\sum1_9_reg[15]_i_1_n_1 ,\sum1_9_reg[15]_i_1_n_2 ,\sum1_9_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product17_reg_n_90,product17_reg_n_91,product17_reg_n_92,product17_reg_n_93}),
        .O({\sum1_9_reg[15]_i_1_n_4 ,\sum1_9_reg[15]_i_1_n_5 ,\sum1_9_reg[15]_i_1_n_6 ,\sum1_9_reg[15]_i_1_n_7 }),
        .S({\sum1_9[15]_i_2_n_0 ,\sum1_9[15]_i_3_n_0 ,\sum1_9[15]_i_4_n_0 ,\sum1_9[15]_i_5_n_0 }));
  FDRE \sum1_9_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[19]_i_1_n_7 ),
        .Q(sum1_9[16]),
        .R(Reset_In));
  FDRE \sum1_9_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[19]_i_1_n_6 ),
        .Q(sum1_9[17]),
        .R(Reset_In));
  FDRE \sum1_9_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[19]_i_1_n_5 ),
        .Q(sum1_9[18]),
        .R(Reset_In));
  FDRE \sum1_9_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[19]_i_1_n_4 ),
        .Q(sum1_9[19]),
        .R(Reset_In));
  CARRY4 \sum1_9_reg[19]_i_1 
       (.CI(\sum1_9_reg[15]_i_1_n_0 ),
        .CO({\sum1_9_reg[19]_i_1_n_0 ,\sum1_9_reg[19]_i_1_n_1 ,\sum1_9_reg[19]_i_1_n_2 ,\sum1_9_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product17_reg_n_86,product17_reg_n_87,product17_reg_n_88,product17_reg_n_89}),
        .O({\sum1_9_reg[19]_i_1_n_4 ,\sum1_9_reg[19]_i_1_n_5 ,\sum1_9_reg[19]_i_1_n_6 ,\sum1_9_reg[19]_i_1_n_7 }),
        .S({\sum1_9[19]_i_2_n_0 ,\sum1_9[19]_i_3_n_0 ,\sum1_9[19]_i_4_n_0 ,\sum1_9[19]_i_5_n_0 }));
  FDRE \sum1_9_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[3]_i_1_n_6 ),
        .Q(sum1_9[1]),
        .R(Reset_In));
  FDRE \sum1_9_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[23]_i_1_n_7 ),
        .Q(sum1_9[20]),
        .R(Reset_In));
  FDRE \sum1_9_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[23]_i_1_n_6 ),
        .Q(sum1_9[21]),
        .R(Reset_In));
  FDRE \sum1_9_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[23]_i_1_n_5 ),
        .Q(sum1_9[22]),
        .R(Reset_In));
  FDRE \sum1_9_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[23]_i_1_n_4 ),
        .Q(sum1_9[23]),
        .R(Reset_In));
  CARRY4 \sum1_9_reg[23]_i_1 
       (.CI(\sum1_9_reg[19]_i_1_n_0 ),
        .CO({\sum1_9_reg[23]_i_1_n_0 ,\sum1_9_reg[23]_i_1_n_1 ,\sum1_9_reg[23]_i_1_n_2 ,\sum1_9_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product16_reg_n_82,product17_reg_n_83,product17_reg_n_84,product17_reg_n_85}),
        .O({\sum1_9_reg[23]_i_1_n_4 ,\sum1_9_reg[23]_i_1_n_5 ,\sum1_9_reg[23]_i_1_n_6 ,\sum1_9_reg[23]_i_1_n_7 }),
        .S({\sum1_9[23]_i_2_n_0 ,\sum1_9[23]_i_3_n_0 ,\sum1_9[23]_i_4_n_0 ,\sum1_9[23]_i_5_n_0 }));
  FDRE \sum1_9_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[27]_i_1_n_7 ),
        .Q(sum1_9[24]),
        .R(Reset_In));
  FDRE \sum1_9_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[27]_i_1_n_6 ),
        .Q(sum1_9[25]),
        .R(Reset_In));
  FDRE \sum1_9_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[27]_i_1_n_5 ),
        .Q(sum1_9[26]),
        .R(Reset_In));
  FDRE \sum1_9_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[27]_i_1_n_4 ),
        .Q(sum1_9[27]),
        .R(Reset_In));
  CARRY4 \sum1_9_reg[27]_i_1 
       (.CI(\sum1_9_reg[23]_i_1_n_0 ),
        .CO({\sum1_9_reg[27]_i_1_n_0 ,\sum1_9_reg[27]_i_1_n_1 ,\sum1_9_reg[27]_i_1_n_2 ,\sum1_9_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product17_reg_n_79,product17_reg_n_80,product17_reg_n_81,\sum1_9[27]_i_2_n_0 }),
        .O({\sum1_9_reg[27]_i_1_n_4 ,\sum1_9_reg[27]_i_1_n_5 ,\sum1_9_reg[27]_i_1_n_6 ,\sum1_9_reg[27]_i_1_n_7 }),
        .S({\sum1_9[27]_i_3_n_0 ,\sum1_9[27]_i_4_n_0 ,\sum1_9[27]_i_5_n_0 ,\sum1_9[27]_i_6_n_0 }));
  FDRE \sum1_9_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[29]_i_1_n_7 ),
        .Q(sum1_9[28]),
        .R(Reset_In));
  FDRE \sum1_9_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[29]_i_1_n_6 ),
        .Q(sum1_9[29]),
        .R(Reset_In));
  CARRY4 \sum1_9_reg[29]_i_1 
       (.CI(\sum1_9_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum1_9_reg[29]_i_1_CO_UNCONNECTED [3:1],\sum1_9_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,product17_reg_n_78}),
        .O({\NLW_sum1_9_reg[29]_i_1_O_UNCONNECTED [3:2],\sum1_9_reg[29]_i_1_n_6 ,\sum1_9_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b1,\sum1_9[29]_i_2_n_0 }));
  FDRE \sum1_9_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[3]_i_1_n_5 ),
        .Q(sum1_9[2]),
        .R(Reset_In));
  FDRE \sum1_9_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[3]_i_1_n_4 ),
        .Q(sum1_9[3]),
        .R(Reset_In));
  CARRY4 \sum1_9_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_9_reg[3]_i_1_n_0 ,\sum1_9_reg[3]_i_1_n_1 ,\sum1_9_reg[3]_i_1_n_2 ,\sum1_9_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product17_reg_n_102,product17_reg_n_103,product17_reg_n_104,product17_reg_n_105}),
        .O({\sum1_9_reg[3]_i_1_n_4 ,\sum1_9_reg[3]_i_1_n_5 ,\sum1_9_reg[3]_i_1_n_6 ,\sum1_9_reg[3]_i_1_n_7 }),
        .S({\sum1_9[3]_i_2_n_0 ,\sum1_9[3]_i_3_n_0 ,\sum1_9[3]_i_4_n_0 ,\sum1_9[3]_i_5_n_0 }));
  FDRE \sum1_9_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[7]_i_1_n_7 ),
        .Q(sum1_9[4]),
        .R(Reset_In));
  FDRE \sum1_9_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[7]_i_1_n_6 ),
        .Q(sum1_9[5]),
        .R(Reset_In));
  FDRE \sum1_9_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[7]_i_1_n_5 ),
        .Q(sum1_9[6]),
        .R(Reset_In));
  FDRE \sum1_9_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[7]_i_1_n_4 ),
        .Q(sum1_9[7]),
        .R(Reset_In));
  CARRY4 \sum1_9_reg[7]_i_1 
       (.CI(\sum1_9_reg[3]_i_1_n_0 ),
        .CO({\sum1_9_reg[7]_i_1_n_0 ,\sum1_9_reg[7]_i_1_n_1 ,\sum1_9_reg[7]_i_1_n_2 ,\sum1_9_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product17_reg_n_98,product17_reg_n_99,product17_reg_n_100,product17_reg_n_101}),
        .O({\sum1_9_reg[7]_i_1_n_4 ,\sum1_9_reg[7]_i_1_n_5 ,\sum1_9_reg[7]_i_1_n_6 ,\sum1_9_reg[7]_i_1_n_7 }),
        .S({\sum1_9[7]_i_2_n_0 ,\sum1_9[7]_i_3_n_0 ,\sum1_9[7]_i_4_n_0 ,\sum1_9[7]_i_5_n_0 }));
  FDRE \sum1_9_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[11]_i_1_n_7 ),
        .Q(sum1_9[8]),
        .R(Reset_In));
  FDRE \sum1_9_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum1_9_reg[11]_i_1_n_6 ),
        .Q(sum1_9[9]),
        .R(Reset_In));
  FDRE \sum2_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[0] ),
        .Q(sum2_1[0]),
        .R(Reset_In));
  FDRE \sum2_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[10] ),
        .Q(sum2_1[10]),
        .R(Reset_In));
  FDRE \sum2_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[11] ),
        .Q(sum2_1[11]),
        .R(Reset_In));
  FDRE \sum2_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[12] ),
        .Q(sum2_1[12]),
        .R(Reset_In));
  FDRE \sum2_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[13] ),
        .Q(sum2_1[13]),
        .R(Reset_In));
  FDRE \sum2_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[14] ),
        .Q(sum2_1[14]),
        .R(Reset_In));
  FDRE \sum2_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[15] ),
        .Q(sum2_1[15]),
        .R(Reset_In));
  FDRE \sum2_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[16] ),
        .Q(sum2_1[16]),
        .R(Reset_In));
  FDRE \sum2_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[17] ),
        .Q(sum2_1[17]),
        .R(Reset_In));
  FDRE \sum2_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[18] ),
        .Q(sum2_1[18]),
        .R(Reset_In));
  FDRE \sum2_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[19] ),
        .Q(sum2_1[19]),
        .R(Reset_In));
  FDRE \sum2_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[1] ),
        .Q(sum2_1[1]),
        .R(Reset_In));
  FDRE \sum2_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[20] ),
        .Q(sum2_1[20]),
        .R(Reset_In));
  FDRE \sum2_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[21] ),
        .Q(sum2_1[21]),
        .R(Reset_In));
  FDRE \sum2_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[22] ),
        .Q(sum2_1[22]),
        .R(Reset_In));
  FDRE \sum2_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[23] ),
        .Q(sum2_1[23]),
        .R(Reset_In));
  FDRE \sum2_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[24] ),
        .Q(sum2_1[24]),
        .R(Reset_In));
  FDRE \sum2_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[25] ),
        .Q(sum2_1[25]),
        .R(Reset_In));
  FDRE \sum2_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[26] ),
        .Q(sum2_1[26]),
        .R(Reset_In));
  FDRE \sum2_1_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[27] ),
        .Q(sum2_1[27]),
        .R(Reset_In));
  FDRE \sum2_1_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[28] ),
        .Q(sum2_1[28]),
        .R(Reset_In));
  FDRE \sum2_1_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[29] ),
        .Q(sum2_1[29]),
        .R(Reset_In));
  FDRE \sum2_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[2] ),
        .Q(sum2_1[2]),
        .R(Reset_In));
  FDRE \sum2_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[3] ),
        .Q(sum2_1[3]),
        .R(Reset_In));
  FDRE \sum2_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[4] ),
        .Q(sum2_1[4]),
        .R(Reset_In));
  FDRE \sum2_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[5] ),
        .Q(sum2_1[5]),
        .R(Reset_In));
  FDRE \sum2_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[6] ),
        .Q(sum2_1[6]),
        .R(Reset_In));
  FDRE \sum2_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[7] ),
        .Q(sum2_1[7]),
        .R(Reset_In));
  FDRE \sum2_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[8] ),
        .Q(sum2_1[8]),
        .R(Reset_In));
  FDRE \sum2_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_reg_n_0_[9] ),
        .Q(sum2_1[9]),
        .R(Reset_In));
  FDRE \sum2_2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[0] ),
        .Q(sum2_2[0]),
        .R(Reset_In));
  FDRE \sum2_2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[10] ),
        .Q(sum2_2[10]),
        .R(Reset_In));
  FDRE \sum2_2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[11] ),
        .Q(sum2_2[11]),
        .R(Reset_In));
  FDRE \sum2_2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[12] ),
        .Q(sum2_2[12]),
        .R(Reset_In));
  FDRE \sum2_2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[13] ),
        .Q(sum2_2[13]),
        .R(Reset_In));
  FDRE \sum2_2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[14] ),
        .Q(sum2_2[14]),
        .R(Reset_In));
  FDRE \sum2_2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[15] ),
        .Q(sum2_2[15]),
        .R(Reset_In));
  FDRE \sum2_2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[16] ),
        .Q(sum2_2[16]),
        .R(Reset_In));
  FDRE \sum2_2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[17] ),
        .Q(sum2_2[17]),
        .R(Reset_In));
  FDRE \sum2_2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[18] ),
        .Q(sum2_2[18]),
        .R(Reset_In));
  FDRE \sum2_2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[19] ),
        .Q(sum2_2[19]),
        .R(Reset_In));
  FDRE \sum2_2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[1] ),
        .Q(sum2_2[1]),
        .R(Reset_In));
  FDRE \sum2_2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[20] ),
        .Q(sum2_2[20]),
        .R(Reset_In));
  FDRE \sum2_2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[21] ),
        .Q(sum2_2[21]),
        .R(Reset_In));
  FDRE \sum2_2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[22] ),
        .Q(sum2_2[22]),
        .R(Reset_In));
  FDRE \sum2_2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[23] ),
        .Q(sum2_2[23]),
        .R(Reset_In));
  FDRE \sum2_2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[24] ),
        .Q(sum2_2[24]),
        .R(Reset_In));
  FDRE \sum2_2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[25] ),
        .Q(sum2_2[25]),
        .R(Reset_In));
  FDRE \sum2_2_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[26] ),
        .Q(sum2_2[26]),
        .R(Reset_In));
  FDRE \sum2_2_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[27] ),
        .Q(sum2_2[27]),
        .R(Reset_In));
  FDRE \sum2_2_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[28] ),
        .Q(sum2_2[28]),
        .R(Reset_In));
  FDRE \sum2_2_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[29] ),
        .Q(sum2_2[29]),
        .R(Reset_In));
  FDRE \sum2_2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[2] ),
        .Q(sum2_2[2]),
        .R(Reset_In));
  FDRE \sum2_2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[3] ),
        .Q(sum2_2[3]),
        .R(Reset_In));
  FDRE \sum2_2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[4] ),
        .Q(sum2_2[4]),
        .R(Reset_In));
  FDRE \sum2_2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[5] ),
        .Q(sum2_2[5]),
        .R(Reset_In));
  FDRE \sum2_2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[6] ),
        .Q(sum2_2[6]),
        .R(Reset_In));
  FDRE \sum2_2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[7] ),
        .Q(sum2_2[7]),
        .R(Reset_In));
  FDRE \sum2_2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[8] ),
        .Q(sum2_2[8]),
        .R(Reset_In));
  FDRE \sum2_2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_1_reg_n_0_[9] ),
        .Q(sum2_2[9]),
        .R(Reset_In));
  FDRE \sum2_3_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[0] ),
        .Q(sum2_3[0]),
        .R(Reset_In));
  FDRE \sum2_3_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[10] ),
        .Q(sum2_3[10]),
        .R(Reset_In));
  FDRE \sum2_3_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[11] ),
        .Q(sum2_3[11]),
        .R(Reset_In));
  FDRE \sum2_3_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[12] ),
        .Q(sum2_3[12]),
        .R(Reset_In));
  FDRE \sum2_3_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[13] ),
        .Q(sum2_3[13]),
        .R(Reset_In));
  FDRE \sum2_3_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[14] ),
        .Q(sum2_3[14]),
        .R(Reset_In));
  FDRE \sum2_3_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[15] ),
        .Q(sum2_3[15]),
        .R(Reset_In));
  FDRE \sum2_3_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[16] ),
        .Q(sum2_3[16]),
        .R(Reset_In));
  FDRE \sum2_3_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[17] ),
        .Q(sum2_3[17]),
        .R(Reset_In));
  FDRE \sum2_3_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[18] ),
        .Q(sum2_3[18]),
        .R(Reset_In));
  FDRE \sum2_3_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[19] ),
        .Q(sum2_3[19]),
        .R(Reset_In));
  FDRE \sum2_3_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[1] ),
        .Q(sum2_3[1]),
        .R(Reset_In));
  FDRE \sum2_3_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[20] ),
        .Q(sum2_3[20]),
        .R(Reset_In));
  FDRE \sum2_3_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[21] ),
        .Q(sum2_3[21]),
        .R(Reset_In));
  FDRE \sum2_3_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[22] ),
        .Q(sum2_3[22]),
        .R(Reset_In));
  FDRE \sum2_3_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[23] ),
        .Q(sum2_3[23]),
        .R(Reset_In));
  FDRE \sum2_3_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[24] ),
        .Q(sum2_3[24]),
        .R(Reset_In));
  FDRE \sum2_3_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[25] ),
        .Q(sum2_3[25]),
        .R(Reset_In));
  FDRE \sum2_3_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[26] ),
        .Q(sum2_3[26]),
        .R(Reset_In));
  FDRE \sum2_3_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[27] ),
        .Q(sum2_3[27]),
        .R(Reset_In));
  FDRE \sum2_3_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[28] ),
        .Q(sum2_3[28]),
        .R(Reset_In));
  FDRE \sum2_3_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[29] ),
        .Q(sum2_3[29]),
        .R(Reset_In));
  FDRE \sum2_3_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[2] ),
        .Q(sum2_3[2]),
        .R(Reset_In));
  FDRE \sum2_3_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[3] ),
        .Q(sum2_3[3]),
        .R(Reset_In));
  FDRE \sum2_3_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[4] ),
        .Q(sum2_3[4]),
        .R(Reset_In));
  FDRE \sum2_3_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[5] ),
        .Q(sum2_3[5]),
        .R(Reset_In));
  FDRE \sum2_3_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[6] ),
        .Q(sum2_3[6]),
        .R(Reset_In));
  FDRE \sum2_3_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[7] ),
        .Q(sum2_3[7]),
        .R(Reset_In));
  FDRE \sum2_3_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[8] ),
        .Q(sum2_3[8]),
        .R(Reset_In));
  FDRE \sum2_3_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_2_reg_n_0_[9] ),
        .Q(sum2_3[9]),
        .R(Reset_In));
  FDRE \sum2_4_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[0] ),
        .Q(sum2_4[0]),
        .R(Reset_In));
  FDRE \sum2_4_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[10] ),
        .Q(sum2_4[10]),
        .R(Reset_In));
  FDRE \sum2_4_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[11] ),
        .Q(sum2_4[11]),
        .R(Reset_In));
  FDRE \sum2_4_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[12] ),
        .Q(sum2_4[12]),
        .R(Reset_In));
  FDRE \sum2_4_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[13] ),
        .Q(sum2_4[13]),
        .R(Reset_In));
  FDRE \sum2_4_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[14] ),
        .Q(sum2_4[14]),
        .R(Reset_In));
  FDRE \sum2_4_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[15] ),
        .Q(sum2_4[15]),
        .R(Reset_In));
  FDRE \sum2_4_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[16] ),
        .Q(sum2_4[16]),
        .R(Reset_In));
  FDRE \sum2_4_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[17] ),
        .Q(sum2_4[17]),
        .R(Reset_In));
  FDRE \sum2_4_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[18] ),
        .Q(sum2_4[18]),
        .R(Reset_In));
  FDRE \sum2_4_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[19] ),
        .Q(sum2_4[19]),
        .R(Reset_In));
  FDRE \sum2_4_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[1] ),
        .Q(sum2_4[1]),
        .R(Reset_In));
  FDRE \sum2_4_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[20] ),
        .Q(sum2_4[20]),
        .R(Reset_In));
  FDRE \sum2_4_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[21] ),
        .Q(sum2_4[21]),
        .R(Reset_In));
  FDRE \sum2_4_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[22] ),
        .Q(sum2_4[22]),
        .R(Reset_In));
  FDRE \sum2_4_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[23] ),
        .Q(sum2_4[23]),
        .R(Reset_In));
  FDRE \sum2_4_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[24] ),
        .Q(sum2_4[24]),
        .R(Reset_In));
  FDRE \sum2_4_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[25] ),
        .Q(sum2_4[25]),
        .R(Reset_In));
  FDRE \sum2_4_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[26] ),
        .Q(sum2_4[26]),
        .R(Reset_In));
  FDRE \sum2_4_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[27] ),
        .Q(sum2_4[27]),
        .R(Reset_In));
  FDRE \sum2_4_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[28] ),
        .Q(sum2_4[28]),
        .R(Reset_In));
  FDRE \sum2_4_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[29] ),
        .Q(sum2_4[29]),
        .R(Reset_In));
  FDRE \sum2_4_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[2] ),
        .Q(sum2_4[2]),
        .R(Reset_In));
  FDRE \sum2_4_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[3] ),
        .Q(sum2_4[3]),
        .R(Reset_In));
  FDRE \sum2_4_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[4] ),
        .Q(sum2_4[4]),
        .R(Reset_In));
  FDRE \sum2_4_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[5] ),
        .Q(sum2_4[5]),
        .R(Reset_In));
  FDRE \sum2_4_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[6] ),
        .Q(sum2_4[6]),
        .R(Reset_In));
  FDRE \sum2_4_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[7] ),
        .Q(sum2_4[7]),
        .R(Reset_In));
  FDRE \sum2_4_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[8] ),
        .Q(sum2_4[8]),
        .R(Reset_In));
  FDRE \sum2_4_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_3_reg_n_0_[9] ),
        .Q(sum2_4[9]),
        .R(Reset_In));
  FDRE \sum2_5_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[0] ),
        .Q(sum2_5[0]),
        .R(Reset_In));
  FDRE \sum2_5_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[10] ),
        .Q(sum2_5[10]),
        .R(Reset_In));
  FDRE \sum2_5_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[11] ),
        .Q(sum2_5[11]),
        .R(Reset_In));
  FDRE \sum2_5_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[12] ),
        .Q(sum2_5[12]),
        .R(Reset_In));
  FDRE \sum2_5_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[13] ),
        .Q(sum2_5[13]),
        .R(Reset_In));
  FDRE \sum2_5_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[14] ),
        .Q(sum2_5[14]),
        .R(Reset_In));
  FDRE \sum2_5_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[15] ),
        .Q(sum2_5[15]),
        .R(Reset_In));
  FDRE \sum2_5_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[16] ),
        .Q(sum2_5[16]),
        .R(Reset_In));
  FDRE \sum2_5_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[17] ),
        .Q(sum2_5[17]),
        .R(Reset_In));
  FDRE \sum2_5_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[18] ),
        .Q(sum2_5[18]),
        .R(Reset_In));
  FDRE \sum2_5_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[19] ),
        .Q(sum2_5[19]),
        .R(Reset_In));
  FDRE \sum2_5_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[1] ),
        .Q(sum2_5[1]),
        .R(Reset_In));
  FDRE \sum2_5_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[20] ),
        .Q(sum2_5[20]),
        .R(Reset_In));
  FDRE \sum2_5_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[21] ),
        .Q(sum2_5[21]),
        .R(Reset_In));
  FDRE \sum2_5_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[22] ),
        .Q(sum2_5[22]),
        .R(Reset_In));
  FDRE \sum2_5_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[23] ),
        .Q(sum2_5[23]),
        .R(Reset_In));
  FDRE \sum2_5_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[24] ),
        .Q(sum2_5[24]),
        .R(Reset_In));
  FDRE \sum2_5_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[25] ),
        .Q(sum2_5[25]),
        .R(Reset_In));
  FDRE \sum2_5_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[26] ),
        .Q(sum2_5[26]),
        .R(Reset_In));
  FDRE \sum2_5_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[27] ),
        .Q(sum2_5[27]),
        .R(Reset_In));
  FDRE \sum2_5_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[28] ),
        .Q(sum2_5[28]),
        .R(Reset_In));
  FDRE \sum2_5_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[29] ),
        .Q(sum2_5[29]),
        .R(Reset_In));
  FDRE \sum2_5_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[2] ),
        .Q(sum2_5[2]),
        .R(Reset_In));
  FDRE \sum2_5_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[3] ),
        .Q(sum2_5[3]),
        .R(Reset_In));
  FDRE \sum2_5_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[4] ),
        .Q(sum2_5[4]),
        .R(Reset_In));
  FDRE \sum2_5_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[5] ),
        .Q(sum2_5[5]),
        .R(Reset_In));
  FDRE \sum2_5_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[6] ),
        .Q(sum2_5[6]),
        .R(Reset_In));
  FDRE \sum2_5_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[7] ),
        .Q(sum2_5[7]),
        .R(Reset_In));
  FDRE \sum2_5_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[8] ),
        .Q(sum2_5[8]),
        .R(Reset_In));
  FDRE \sum2_5_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_4_reg_n_0_[9] ),
        .Q(sum2_5[9]),
        .R(Reset_In));
  FDRE \sum2_6_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[0] ),
        .Q(sum2_6[0]),
        .R(Reset_In));
  FDRE \sum2_6_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[10] ),
        .Q(sum2_6[10]),
        .R(Reset_In));
  FDRE \sum2_6_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[11] ),
        .Q(sum2_6[11]),
        .R(Reset_In));
  FDRE \sum2_6_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[12] ),
        .Q(sum2_6[12]),
        .R(Reset_In));
  FDRE \sum2_6_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[13] ),
        .Q(sum2_6[13]),
        .R(Reset_In));
  FDRE \sum2_6_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[14] ),
        .Q(sum2_6[14]),
        .R(Reset_In));
  FDRE \sum2_6_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[15] ),
        .Q(sum2_6[15]),
        .R(Reset_In));
  FDRE \sum2_6_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[16] ),
        .Q(sum2_6[16]),
        .R(Reset_In));
  FDRE \sum2_6_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[17] ),
        .Q(sum2_6[17]),
        .R(Reset_In));
  FDRE \sum2_6_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[18] ),
        .Q(sum2_6[18]),
        .R(Reset_In));
  FDRE \sum2_6_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[19] ),
        .Q(sum2_6[19]),
        .R(Reset_In));
  FDRE \sum2_6_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[1] ),
        .Q(sum2_6[1]),
        .R(Reset_In));
  FDRE \sum2_6_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[20] ),
        .Q(sum2_6[20]),
        .R(Reset_In));
  FDRE \sum2_6_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[21] ),
        .Q(sum2_6[21]),
        .R(Reset_In));
  FDRE \sum2_6_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[22] ),
        .Q(sum2_6[22]),
        .R(Reset_In));
  FDRE \sum2_6_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[23] ),
        .Q(sum2_6[23]),
        .R(Reset_In));
  FDRE \sum2_6_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[24] ),
        .Q(sum2_6[24]),
        .R(Reset_In));
  FDRE \sum2_6_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[25] ),
        .Q(sum2_6[25]),
        .R(Reset_In));
  FDRE \sum2_6_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[26] ),
        .Q(sum2_6[26]),
        .R(Reset_In));
  FDRE \sum2_6_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[27] ),
        .Q(sum2_6[27]),
        .R(Reset_In));
  FDRE \sum2_6_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[28] ),
        .Q(sum2_6[28]),
        .R(Reset_In));
  FDRE \sum2_6_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[29] ),
        .Q(sum2_6[29]),
        .R(Reset_In));
  FDRE \sum2_6_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[2] ),
        .Q(sum2_6[2]),
        .R(Reset_In));
  FDRE \sum2_6_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[3] ),
        .Q(sum2_6[3]),
        .R(Reset_In));
  FDRE \sum2_6_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[4] ),
        .Q(sum2_6[4]),
        .R(Reset_In));
  FDRE \sum2_6_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[5] ),
        .Q(sum2_6[5]),
        .R(Reset_In));
  FDRE \sum2_6_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[6] ),
        .Q(sum2_6[6]),
        .R(Reset_In));
  FDRE \sum2_6_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[7] ),
        .Q(sum2_6[7]),
        .R(Reset_In));
  FDRE \sum2_6_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[8] ),
        .Q(sum2_6[8]),
        .R(Reset_In));
  FDRE \sum2_6_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_5_reg_n_0_[9] ),
        .Q(sum2_6[9]),
        .R(Reset_In));
  FDRE \sum2_7_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[0] ),
        .Q(sum2_7[0]),
        .R(Reset_In));
  FDRE \sum2_7_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[10] ),
        .Q(sum2_7[10]),
        .R(Reset_In));
  FDRE \sum2_7_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[11] ),
        .Q(sum2_7[11]),
        .R(Reset_In));
  FDRE \sum2_7_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[12] ),
        .Q(sum2_7[12]),
        .R(Reset_In));
  FDRE \sum2_7_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[13] ),
        .Q(sum2_7[13]),
        .R(Reset_In));
  FDRE \sum2_7_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[14] ),
        .Q(sum2_7[14]),
        .R(Reset_In));
  FDRE \sum2_7_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[15] ),
        .Q(sum2_7[15]),
        .R(Reset_In));
  FDRE \sum2_7_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[16] ),
        .Q(sum2_7[16]),
        .R(Reset_In));
  FDRE \sum2_7_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[17] ),
        .Q(sum2_7[17]),
        .R(Reset_In));
  FDRE \sum2_7_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[18] ),
        .Q(sum2_7[18]),
        .R(Reset_In));
  FDRE \sum2_7_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[19] ),
        .Q(sum2_7[19]),
        .R(Reset_In));
  FDRE \sum2_7_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[1] ),
        .Q(sum2_7[1]),
        .R(Reset_In));
  FDRE \sum2_7_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[20] ),
        .Q(sum2_7[20]),
        .R(Reset_In));
  FDRE \sum2_7_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[21] ),
        .Q(sum2_7[21]),
        .R(Reset_In));
  FDRE \sum2_7_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[22] ),
        .Q(sum2_7[22]),
        .R(Reset_In));
  FDRE \sum2_7_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[23] ),
        .Q(sum2_7[23]),
        .R(Reset_In));
  FDRE \sum2_7_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[24] ),
        .Q(sum2_7[24]),
        .R(Reset_In));
  FDRE \sum2_7_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[25] ),
        .Q(sum2_7[25]),
        .R(Reset_In));
  FDRE \sum2_7_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[26] ),
        .Q(sum2_7[26]),
        .R(Reset_In));
  FDRE \sum2_7_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[27] ),
        .Q(sum2_7[27]),
        .R(Reset_In));
  FDRE \sum2_7_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[28] ),
        .Q(sum2_7[28]),
        .R(Reset_In));
  FDRE \sum2_7_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[29] ),
        .Q(sum2_7[29]),
        .R(Reset_In));
  FDRE \sum2_7_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[2] ),
        .Q(sum2_7[2]),
        .R(Reset_In));
  FDRE \sum2_7_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[3] ),
        .Q(sum2_7[3]),
        .R(Reset_In));
  FDRE \sum2_7_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[4] ),
        .Q(sum2_7[4]),
        .R(Reset_In));
  FDRE \sum2_7_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[5] ),
        .Q(sum2_7[5]),
        .R(Reset_In));
  FDRE \sum2_7_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[6] ),
        .Q(sum2_7[6]),
        .R(Reset_In));
  FDRE \sum2_7_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[7] ),
        .Q(sum2_7[7]),
        .R(Reset_In));
  FDRE \sum2_7_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[8] ),
        .Q(sum2_7[8]),
        .R(Reset_In));
  FDRE \sum2_7_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_6_reg_n_0_[9] ),
        .Q(sum2_7[9]),
        .R(Reset_In));
  FDRE \sum2_8_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[0] ),
        .Q(sum2_8[0]),
        .R(Reset_In));
  FDRE \sum2_8_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[10] ),
        .Q(sum2_8[10]),
        .R(Reset_In));
  FDRE \sum2_8_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[11] ),
        .Q(sum2_8[11]),
        .R(Reset_In));
  FDRE \sum2_8_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[12] ),
        .Q(sum2_8[12]),
        .R(Reset_In));
  FDRE \sum2_8_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[13] ),
        .Q(sum2_8[13]),
        .R(Reset_In));
  FDRE \sum2_8_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[14] ),
        .Q(sum2_8[14]),
        .R(Reset_In));
  FDRE \sum2_8_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[15] ),
        .Q(sum2_8[15]),
        .R(Reset_In));
  FDRE \sum2_8_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[16] ),
        .Q(sum2_8[16]),
        .R(Reset_In));
  FDRE \sum2_8_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[17] ),
        .Q(sum2_8[17]),
        .R(Reset_In));
  FDRE \sum2_8_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[18] ),
        .Q(sum2_8[18]),
        .R(Reset_In));
  FDRE \sum2_8_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[19] ),
        .Q(sum2_8[19]),
        .R(Reset_In));
  FDRE \sum2_8_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[1] ),
        .Q(sum2_8[1]),
        .R(Reset_In));
  FDRE \sum2_8_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[20] ),
        .Q(sum2_8[20]),
        .R(Reset_In));
  FDRE \sum2_8_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[21] ),
        .Q(sum2_8[21]),
        .R(Reset_In));
  FDRE \sum2_8_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[22] ),
        .Q(sum2_8[22]),
        .R(Reset_In));
  FDRE \sum2_8_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[23] ),
        .Q(sum2_8[23]),
        .R(Reset_In));
  FDRE \sum2_8_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[24] ),
        .Q(sum2_8[24]),
        .R(Reset_In));
  FDRE \sum2_8_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[25] ),
        .Q(sum2_8[25]),
        .R(Reset_In));
  FDRE \sum2_8_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[26] ),
        .Q(sum2_8[26]),
        .R(Reset_In));
  FDRE \sum2_8_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[27] ),
        .Q(sum2_8[27]),
        .R(Reset_In));
  FDRE \sum2_8_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[28] ),
        .Q(sum2_8[28]),
        .R(Reset_In));
  FDRE \sum2_8_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[29] ),
        .Q(sum2_8[29]),
        .R(Reset_In));
  FDRE \sum2_8_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[2] ),
        .Q(sum2_8[2]),
        .R(Reset_In));
  FDRE \sum2_8_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[3] ),
        .Q(sum2_8[3]),
        .R(Reset_In));
  FDRE \sum2_8_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[4] ),
        .Q(sum2_8[4]),
        .R(Reset_In));
  FDRE \sum2_8_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[5] ),
        .Q(sum2_8[5]),
        .R(Reset_In));
  FDRE \sum2_8_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[6] ),
        .Q(sum2_8[6]),
        .R(Reset_In));
  FDRE \sum2_8_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[7] ),
        .Q(sum2_8[7]),
        .R(Reset_In));
  FDRE \sum2_8_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[8] ),
        .Q(sum2_8[8]),
        .R(Reset_In));
  FDRE \sum2_8_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_7_reg_n_0_[9] ),
        .Q(sum2_8[9]),
        .R(Reset_In));
  FDRE \sum3_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[0] ),
        .Q(sum3_1[0]),
        .R(Reset_In));
  FDRE \sum3_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[10] ),
        .Q(sum3_1[10]),
        .R(Reset_In));
  FDRE \sum3_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[11] ),
        .Q(sum3_1[11]),
        .R(Reset_In));
  FDRE \sum3_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[12] ),
        .Q(sum3_1[12]),
        .R(Reset_In));
  FDRE \sum3_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[13] ),
        .Q(sum3_1[13]),
        .R(Reset_In));
  FDRE \sum3_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[14] ),
        .Q(sum3_1[14]),
        .R(Reset_In));
  FDRE \sum3_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[15] ),
        .Q(sum3_1[15]),
        .R(Reset_In));
  FDRE \sum3_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[16] ),
        .Q(sum3_1[16]),
        .R(Reset_In));
  FDRE \sum3_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[17] ),
        .Q(sum3_1[17]),
        .R(Reset_In));
  FDRE \sum3_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[18] ),
        .Q(sum3_1[18]),
        .R(Reset_In));
  FDRE \sum3_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[19] ),
        .Q(sum3_1[19]),
        .R(Reset_In));
  FDRE \sum3_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[1] ),
        .Q(sum3_1[1]),
        .R(Reset_In));
  FDRE \sum3_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[20] ),
        .Q(sum3_1[20]),
        .R(Reset_In));
  FDRE \sum3_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[21] ),
        .Q(sum3_1[21]),
        .R(Reset_In));
  FDRE \sum3_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[22] ),
        .Q(sum3_1[22]),
        .R(Reset_In));
  FDRE \sum3_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[23] ),
        .Q(sum3_1[23]),
        .R(Reset_In));
  FDRE \sum3_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[24] ),
        .Q(sum3_1[24]),
        .R(Reset_In));
  FDRE \sum3_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[25] ),
        .Q(sum3_1[25]),
        .R(Reset_In));
  FDRE \sum3_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[26] ),
        .Q(sum3_1[26]),
        .R(Reset_In));
  FDRE \sum3_1_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[27] ),
        .Q(sum3_1[27]),
        .R(Reset_In));
  FDRE \sum3_1_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[28] ),
        .Q(sum3_1[28]),
        .R(Reset_In));
  FDRE \sum3_1_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[29] ),
        .Q(sum3_1[29]),
        .R(Reset_In));
  FDRE \sum3_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[2] ),
        .Q(sum3_1[2]),
        .R(Reset_In));
  FDRE \sum3_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[3] ),
        .Q(sum3_1[3]),
        .R(Reset_In));
  FDRE \sum3_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[4] ),
        .Q(sum3_1[4]),
        .R(Reset_In));
  FDRE \sum3_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[5] ),
        .Q(sum3_1[5]),
        .R(Reset_In));
  FDRE \sum3_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[6] ),
        .Q(sum3_1[6]),
        .R(Reset_In));
  FDRE \sum3_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[7] ),
        .Q(sum3_1[7]),
        .R(Reset_In));
  FDRE \sum3_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[8] ),
        .Q(sum3_1[8]),
        .R(Reset_In));
  FDRE \sum3_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_8_reg_n_0_[9] ),
        .Q(sum3_1[9]),
        .R(Reset_In));
  FDRE \sum3_2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[0] ),
        .Q(sum3_2[0]),
        .R(Reset_In));
  FDRE \sum3_2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[10] ),
        .Q(sum3_2[10]),
        .R(Reset_In));
  FDRE \sum3_2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[11] ),
        .Q(sum3_2[11]),
        .R(Reset_In));
  FDRE \sum3_2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[12] ),
        .Q(sum3_2[12]),
        .R(Reset_In));
  FDRE \sum3_2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[13] ),
        .Q(sum3_2[13]),
        .R(Reset_In));
  FDRE \sum3_2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[14] ),
        .Q(sum3_2[14]),
        .R(Reset_In));
  FDRE \sum3_2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[15] ),
        .Q(sum3_2[15]),
        .R(Reset_In));
  FDRE \sum3_2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[16] ),
        .Q(sum3_2[16]),
        .R(Reset_In));
  FDRE \sum3_2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[17] ),
        .Q(sum3_2[17]),
        .R(Reset_In));
  FDRE \sum3_2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[18] ),
        .Q(sum3_2[18]),
        .R(Reset_In));
  FDRE \sum3_2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[19] ),
        .Q(sum3_2[19]),
        .R(Reset_In));
  FDRE \sum3_2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[1] ),
        .Q(sum3_2[1]),
        .R(Reset_In));
  FDRE \sum3_2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[20] ),
        .Q(sum3_2[20]),
        .R(Reset_In));
  FDRE \sum3_2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[21] ),
        .Q(sum3_2[21]),
        .R(Reset_In));
  FDRE \sum3_2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[22] ),
        .Q(sum3_2[22]),
        .R(Reset_In));
  FDRE \sum3_2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[23] ),
        .Q(sum3_2[23]),
        .R(Reset_In));
  FDRE \sum3_2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[24] ),
        .Q(sum3_2[24]),
        .R(Reset_In));
  FDRE \sum3_2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[25] ),
        .Q(sum3_2[25]),
        .R(Reset_In));
  FDRE \sum3_2_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[26] ),
        .Q(sum3_2[26]),
        .R(Reset_In));
  FDRE \sum3_2_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[27] ),
        .Q(sum3_2[27]),
        .R(Reset_In));
  FDRE \sum3_2_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[28] ),
        .Q(sum3_2[28]),
        .R(Reset_In));
  FDRE \sum3_2_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[29] ),
        .Q(sum3_2[29]),
        .R(Reset_In));
  FDRE \sum3_2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[2] ),
        .Q(sum3_2[2]),
        .R(Reset_In));
  FDRE \sum3_2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[3] ),
        .Q(sum3_2[3]),
        .R(Reset_In));
  FDRE \sum3_2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[4] ),
        .Q(sum3_2[4]),
        .R(Reset_In));
  FDRE \sum3_2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[5] ),
        .Q(sum3_2[5]),
        .R(Reset_In));
  FDRE \sum3_2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[6] ),
        .Q(sum3_2[6]),
        .R(Reset_In));
  FDRE \sum3_2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[7] ),
        .Q(sum3_2[7]),
        .R(Reset_In));
  FDRE \sum3_2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[8] ),
        .Q(sum3_2[8]),
        .R(Reset_In));
  FDRE \sum3_2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_9_reg_n_0_[9] ),
        .Q(sum3_2[9]),
        .R(Reset_In));
  FDRE \sum3_3_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[0] ),
        .Q(sum3_3[0]),
        .R(Reset_In));
  FDRE \sum3_3_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[10] ),
        .Q(sum3_3[10]),
        .R(Reset_In));
  FDRE \sum3_3_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[11] ),
        .Q(sum3_3[11]),
        .R(Reset_In));
  FDRE \sum3_3_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[12] ),
        .Q(sum3_3[12]),
        .R(Reset_In));
  FDRE \sum3_3_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[13] ),
        .Q(sum3_3[13]),
        .R(Reset_In));
  FDRE \sum3_3_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[14] ),
        .Q(sum3_3[14]),
        .R(Reset_In));
  FDRE \sum3_3_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[15] ),
        .Q(sum3_3[15]),
        .R(Reset_In));
  FDRE \sum3_3_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[16] ),
        .Q(sum3_3[16]),
        .R(Reset_In));
  FDRE \sum3_3_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[17] ),
        .Q(sum3_3[17]),
        .R(Reset_In));
  FDRE \sum3_3_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[18] ),
        .Q(sum3_3[18]),
        .R(Reset_In));
  FDRE \sum3_3_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[19] ),
        .Q(sum3_3[19]),
        .R(Reset_In));
  FDRE \sum3_3_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[1] ),
        .Q(sum3_3[1]),
        .R(Reset_In));
  FDRE \sum3_3_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[20] ),
        .Q(sum3_3[20]),
        .R(Reset_In));
  FDRE \sum3_3_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[21] ),
        .Q(sum3_3[21]),
        .R(Reset_In));
  FDRE \sum3_3_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[22] ),
        .Q(sum3_3[22]),
        .R(Reset_In));
  FDRE \sum3_3_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[23] ),
        .Q(sum3_3[23]),
        .R(Reset_In));
  FDRE \sum3_3_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[24] ),
        .Q(sum3_3[24]),
        .R(Reset_In));
  FDRE \sum3_3_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[25] ),
        .Q(sum3_3[25]),
        .R(Reset_In));
  FDRE \sum3_3_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[26] ),
        .Q(sum3_3[26]),
        .R(Reset_In));
  FDRE \sum3_3_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[27] ),
        .Q(sum3_3[27]),
        .R(Reset_In));
  FDRE \sum3_3_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[28] ),
        .Q(sum3_3[28]),
        .R(Reset_In));
  FDRE \sum3_3_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[29] ),
        .Q(sum3_3[29]),
        .R(Reset_In));
  FDRE \sum3_3_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[2] ),
        .Q(sum3_3[2]),
        .R(Reset_In));
  FDRE \sum3_3_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[3] ),
        .Q(sum3_3[3]),
        .R(Reset_In));
  FDRE \sum3_3_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[4] ),
        .Q(sum3_3[4]),
        .R(Reset_In));
  FDRE \sum3_3_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[5] ),
        .Q(sum3_3[5]),
        .R(Reset_In));
  FDRE \sum3_3_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[6] ),
        .Q(sum3_3[6]),
        .R(Reset_In));
  FDRE \sum3_3_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[7] ),
        .Q(sum3_3[7]),
        .R(Reset_In));
  FDRE \sum3_3_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[8] ),
        .Q(sum3_3[8]),
        .R(Reset_In));
  FDRE \sum3_3_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_10_reg_n_0_[9] ),
        .Q(sum3_3[9]),
        .R(Reset_In));
  FDRE \sum3_4_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[0] ),
        .Q(sum3_4[0]),
        .R(Reset_In));
  FDRE \sum3_4_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[10] ),
        .Q(sum3_4[10]),
        .R(Reset_In));
  FDRE \sum3_4_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[11] ),
        .Q(sum3_4[11]),
        .R(Reset_In));
  FDRE \sum3_4_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[12] ),
        .Q(sum3_4[12]),
        .R(Reset_In));
  FDRE \sum3_4_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[13] ),
        .Q(sum3_4[13]),
        .R(Reset_In));
  FDRE \sum3_4_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[14] ),
        .Q(sum3_4[14]),
        .R(Reset_In));
  FDRE \sum3_4_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[15] ),
        .Q(sum3_4[15]),
        .R(Reset_In));
  FDRE \sum3_4_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[16] ),
        .Q(sum3_4[16]),
        .R(Reset_In));
  FDRE \sum3_4_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[17] ),
        .Q(sum3_4[17]),
        .R(Reset_In));
  FDRE \sum3_4_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[18] ),
        .Q(sum3_4[18]),
        .R(Reset_In));
  FDRE \sum3_4_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[19] ),
        .Q(sum3_4[19]),
        .R(Reset_In));
  FDRE \sum3_4_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[1] ),
        .Q(sum3_4[1]),
        .R(Reset_In));
  FDRE \sum3_4_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[20] ),
        .Q(sum3_4[20]),
        .R(Reset_In));
  FDRE \sum3_4_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[21] ),
        .Q(sum3_4[21]),
        .R(Reset_In));
  FDRE \sum3_4_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[22] ),
        .Q(sum3_4[22]),
        .R(Reset_In));
  FDRE \sum3_4_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[23] ),
        .Q(sum3_4[23]),
        .R(Reset_In));
  FDRE \sum3_4_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[24] ),
        .Q(sum3_4[24]),
        .R(Reset_In));
  FDRE \sum3_4_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[25] ),
        .Q(sum3_4[25]),
        .R(Reset_In));
  FDRE \sum3_4_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[26] ),
        .Q(sum3_4[26]),
        .R(Reset_In));
  FDRE \sum3_4_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[27] ),
        .Q(sum3_4[27]),
        .R(Reset_In));
  FDRE \sum3_4_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[28] ),
        .Q(sum3_4[28]),
        .R(Reset_In));
  FDRE \sum3_4_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[29] ),
        .Q(sum3_4[29]),
        .R(Reset_In));
  FDRE \sum3_4_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[2] ),
        .Q(sum3_4[2]),
        .R(Reset_In));
  FDRE \sum3_4_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[3] ),
        .Q(sum3_4[3]),
        .R(Reset_In));
  FDRE \sum3_4_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[4] ),
        .Q(sum3_4[4]),
        .R(Reset_In));
  FDRE \sum3_4_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[5] ),
        .Q(sum3_4[5]),
        .R(Reset_In));
  FDRE \sum3_4_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[6] ),
        .Q(sum3_4[6]),
        .R(Reset_In));
  FDRE \sum3_4_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[7] ),
        .Q(sum3_4[7]),
        .R(Reset_In));
  FDRE \sum3_4_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[8] ),
        .Q(sum3_4[8]),
        .R(Reset_In));
  FDRE \sum3_4_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_11_reg_n_0_[9] ),
        .Q(sum3_4[9]),
        .R(Reset_In));
  FDRE \sum4_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[0] ),
        .Q(sum4_1[0]),
        .R(Reset_In));
  FDRE \sum4_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[10] ),
        .Q(sum4_1[10]),
        .R(Reset_In));
  FDRE \sum4_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[11] ),
        .Q(sum4_1[11]),
        .R(Reset_In));
  FDRE \sum4_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[12] ),
        .Q(sum4_1[12]),
        .R(Reset_In));
  FDRE \sum4_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[13] ),
        .Q(sum4_1[13]),
        .R(Reset_In));
  FDRE \sum4_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[14] ),
        .Q(sum4_1[14]),
        .R(Reset_In));
  FDRE \sum4_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[15] ),
        .Q(sum4_1[15]),
        .R(Reset_In));
  FDRE \sum4_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[16] ),
        .Q(sum4_1[16]),
        .R(Reset_In));
  FDRE \sum4_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[17] ),
        .Q(sum4_1[17]),
        .R(Reset_In));
  FDRE \sum4_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[18] ),
        .Q(sum4_1[18]),
        .R(Reset_In));
  FDRE \sum4_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[19] ),
        .Q(sum4_1[19]),
        .R(Reset_In));
  FDRE \sum4_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[1] ),
        .Q(sum4_1[1]),
        .R(Reset_In));
  FDRE \sum4_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[20] ),
        .Q(sum4_1[20]),
        .R(Reset_In));
  FDRE \sum4_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[21] ),
        .Q(sum4_1[21]),
        .R(Reset_In));
  FDRE \sum4_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[22] ),
        .Q(sum4_1[22]),
        .R(Reset_In));
  FDRE \sum4_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[23] ),
        .Q(sum4_1[23]),
        .R(Reset_In));
  FDRE \sum4_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[24] ),
        .Q(sum4_1[24]),
        .R(Reset_In));
  FDRE \sum4_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[25] ),
        .Q(sum4_1[25]),
        .R(Reset_In));
  FDRE \sum4_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[26] ),
        .Q(sum4_1[26]),
        .R(Reset_In));
  FDRE \sum4_1_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[27] ),
        .Q(sum4_1[27]),
        .R(Reset_In));
  FDRE \sum4_1_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[28] ),
        .Q(sum4_1[28]),
        .R(Reset_In));
  FDRE \sum4_1_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[29] ),
        .Q(sum4_1[29]),
        .R(Reset_In));
  FDRE \sum4_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[2] ),
        .Q(sum4_1[2]),
        .R(Reset_In));
  FDRE \sum4_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[3] ),
        .Q(sum4_1[3]),
        .R(Reset_In));
  FDRE \sum4_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[4] ),
        .Q(sum4_1[4]),
        .R(Reset_In));
  FDRE \sum4_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[5] ),
        .Q(sum4_1[5]),
        .R(Reset_In));
  FDRE \sum4_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[6] ),
        .Q(sum4_1[6]),
        .R(Reset_In));
  FDRE \sum4_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[7] ),
        .Q(sum4_1[7]),
        .R(Reset_In));
  FDRE \sum4_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[8] ),
        .Q(sum4_1[8]),
        .R(Reset_In));
  FDRE \sum4_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_12_reg_n_0_[9] ),
        .Q(sum4_1[9]),
        .R(Reset_In));
  FDRE \sum4_2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[0] ),
        .Q(sum4_2[0]),
        .R(Reset_In));
  FDRE \sum4_2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[10] ),
        .Q(sum4_2[10]),
        .R(Reset_In));
  FDRE \sum4_2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[11] ),
        .Q(sum4_2[11]),
        .R(Reset_In));
  FDRE \sum4_2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[12] ),
        .Q(sum4_2[12]),
        .R(Reset_In));
  FDRE \sum4_2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[13] ),
        .Q(sum4_2[13]),
        .R(Reset_In));
  FDRE \sum4_2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[14] ),
        .Q(sum4_2[14]),
        .R(Reset_In));
  FDRE \sum4_2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[15] ),
        .Q(sum4_2[15]),
        .R(Reset_In));
  FDRE \sum4_2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[16] ),
        .Q(sum4_2[16]),
        .R(Reset_In));
  FDRE \sum4_2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[17] ),
        .Q(sum4_2[17]),
        .R(Reset_In));
  FDRE \sum4_2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[18] ),
        .Q(sum4_2[18]),
        .R(Reset_In));
  FDRE \sum4_2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[19] ),
        .Q(sum4_2[19]),
        .R(Reset_In));
  FDRE \sum4_2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[1] ),
        .Q(sum4_2[1]),
        .R(Reset_In));
  FDRE \sum4_2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[20] ),
        .Q(sum4_2[20]),
        .R(Reset_In));
  FDRE \sum4_2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[21] ),
        .Q(sum4_2[21]),
        .R(Reset_In));
  FDRE \sum4_2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[22] ),
        .Q(sum4_2[22]),
        .R(Reset_In));
  FDRE \sum4_2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[23] ),
        .Q(sum4_2[23]),
        .R(Reset_In));
  FDRE \sum4_2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[24] ),
        .Q(sum4_2[24]),
        .R(Reset_In));
  FDRE \sum4_2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[25] ),
        .Q(sum4_2[25]),
        .R(Reset_In));
  FDRE \sum4_2_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[26] ),
        .Q(sum4_2[26]),
        .R(Reset_In));
  FDRE \sum4_2_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[27] ),
        .Q(sum4_2[27]),
        .R(Reset_In));
  FDRE \sum4_2_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[28] ),
        .Q(sum4_2[28]),
        .R(Reset_In));
  FDRE \sum4_2_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[29] ),
        .Q(sum4_2[29]),
        .R(Reset_In));
  FDRE \sum4_2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[2] ),
        .Q(sum4_2[2]),
        .R(Reset_In));
  FDRE \sum4_2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[3] ),
        .Q(sum4_2[3]),
        .R(Reset_In));
  FDRE \sum4_2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[4] ),
        .Q(sum4_2[4]),
        .R(Reset_In));
  FDRE \sum4_2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[5] ),
        .Q(sum4_2[5]),
        .R(Reset_In));
  FDRE \sum4_2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[6] ),
        .Q(sum4_2[6]),
        .R(Reset_In));
  FDRE \sum4_2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[7] ),
        .Q(sum4_2[7]),
        .R(Reset_In));
  FDRE \sum4_2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[8] ),
        .Q(sum4_2[8]),
        .R(Reset_In));
  FDRE \sum4_2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_13_reg_n_0_[9] ),
        .Q(sum4_2[9]),
        .R(Reset_In));
  FDRE \sum5_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[0] ),
        .Q(sum5_1[0]),
        .R(Reset_In));
  FDRE \sum5_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[10] ),
        .Q(sum5_1[10]),
        .R(Reset_In));
  FDRE \sum5_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[11] ),
        .Q(sum5_1[11]),
        .R(Reset_In));
  FDRE \sum5_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[12] ),
        .Q(sum5_1[12]),
        .R(Reset_In));
  FDRE \sum5_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[13] ),
        .Q(sum5_1[13]),
        .R(Reset_In));
  FDRE \sum5_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[14] ),
        .Q(sum5_1[14]),
        .R(Reset_In));
  FDRE \sum5_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[15] ),
        .Q(sum5_1[15]),
        .R(Reset_In));
  FDRE \sum5_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[16] ),
        .Q(sum5_1[16]),
        .R(Reset_In));
  FDRE \sum5_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[17] ),
        .Q(sum5_1[17]),
        .R(Reset_In));
  FDRE \sum5_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[18] ),
        .Q(sum5_1[18]),
        .R(Reset_In));
  FDRE \sum5_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[19] ),
        .Q(sum5_1[19]),
        .R(Reset_In));
  FDRE \sum5_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[1] ),
        .Q(sum5_1[1]),
        .R(Reset_In));
  FDRE \sum5_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[20] ),
        .Q(sum5_1[20]),
        .R(Reset_In));
  FDRE \sum5_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[21] ),
        .Q(sum5_1[21]),
        .R(Reset_In));
  FDRE \sum5_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[22] ),
        .Q(sum5_1[22]),
        .R(Reset_In));
  FDRE \sum5_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[23] ),
        .Q(sum5_1[23]),
        .R(Reset_In));
  FDRE \sum5_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[24] ),
        .Q(sum5_1[24]),
        .R(Reset_In));
  FDRE \sum5_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[25] ),
        .Q(sum5_1[25]),
        .R(Reset_In));
  FDRE \sum5_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[26] ),
        .Q(sum5_1[26]),
        .R(Reset_In));
  FDRE \sum5_1_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[27] ),
        .Q(sum5_1[27]),
        .R(Reset_In));
  FDRE \sum5_1_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[28] ),
        .Q(sum5_1[28]),
        .R(Reset_In));
  FDRE \sum5_1_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[29] ),
        .Q(sum5_1[29]),
        .R(Reset_In));
  FDRE \sum5_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[2] ),
        .Q(sum5_1[2]),
        .R(Reset_In));
  FDRE \sum5_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[3] ),
        .Q(sum5_1[3]),
        .R(Reset_In));
  FDRE \sum5_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[4] ),
        .Q(sum5_1[4]),
        .R(Reset_In));
  FDRE \sum5_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[5] ),
        .Q(sum5_1[5]),
        .R(Reset_In));
  FDRE \sum5_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[6] ),
        .Q(sum5_1[6]),
        .R(Reset_In));
  FDRE \sum5_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[7] ),
        .Q(sum5_1[7]),
        .R(Reset_In));
  FDRE \sum5_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[8] ),
        .Q(sum5_1[8]),
        .R(Reset_In));
  FDRE \sum5_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\add_temp_14_reg_n_0_[9] ),
        .Q(sum5_1[9]),
        .R(Reset_In));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[16]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[16]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 ),
        .Q(\sum6_1_reg[16]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[17]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[17]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ),
        .Q(\sum6_1_reg[17]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[18]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[18]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_5 ),
        .Q(\sum6_1_reg[18]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_4 ),
        .Q(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  CARRY4 \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1 
       (.CI(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ),
        .CO({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_1 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_2 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe5_1[19:16]),
        .O({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_4 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_5 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 }),
        .S({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_10 
       (.I0(sumpipe5_1[13]),
        .I1(sumpipe5_2[13]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_11 
       (.I0(sumpipe5_1[12]),
        .I1(sumpipe5_2[12]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_11_n_0 ));
  CARRY4 \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12 
       (.CI(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_n_0 ),
        .CO({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_n_1 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_n_2 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe5_1[7:4]),
        .O(\NLW_sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_O_UNCONNECTED [3:0]),
        .S({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_18_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_19_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_20_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_21_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_13 
       (.I0(sumpipe5_1[11]),
        .I1(sumpipe5_2[11]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_14 
       (.I0(sumpipe5_1[10]),
        .I1(sumpipe5_2[10]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_15 
       (.I0(sumpipe5_1[9]),
        .I1(sumpipe5_2[9]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_16 
       (.I0(sumpipe5_1[8]),
        .I1(sumpipe5_2[8]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_16_n_0 ));
  CARRY4 \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17 
       (.CI(1'b0),
        .CO({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_n_1 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_n_2 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe5_1[3:0]),
        .O(\NLW_sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_17_O_UNCONNECTED [3:0]),
        .S({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_22_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_23_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_24_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_25_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_18 
       (.I0(sumpipe5_1[7]),
        .I1(sumpipe5_2[7]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_19 
       (.I0(sumpipe5_1[6]),
        .I1(sumpipe5_2[6]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_19_n_0 ));
  CARRY4 \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2 
       (.CI(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_n_0 ),
        .CO({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_1 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_2 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe5_1[15:12]),
        .O(\NLW_sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_O_UNCONNECTED [3:0]),
        .S({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_8_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_9_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_10_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_11_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_20 
       (.I0(sumpipe5_1[5]),
        .I1(sumpipe5_2[5]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_21 
       (.I0(sumpipe5_1[4]),
        .I1(sumpipe5_2[4]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_22 
       (.I0(sumpipe5_1[3]),
        .I1(sumpipe5_2[3]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_23 
       (.I0(sumpipe5_1[2]),
        .I1(sumpipe5_2[2]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_24 
       (.I0(sumpipe5_1[1]),
        .I1(sumpipe5_2[1]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_25 
       (.I0(sumpipe5_1[0]),
        .I1(sumpipe5_2[0]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3 
       (.I0(sumpipe5_1[19]),
        .I1(sumpipe5_2[19]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4 
       (.I0(sumpipe5_1[18]),
        .I1(sumpipe5_2[18]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5 
       (.I0(sumpipe5_1[17]),
        .I1(sumpipe5_2[17]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_6 
       (.I0(sumpipe5_1[16]),
        .I1(sumpipe5_2[16]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_6_n_0 ));
  CARRY4 \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7 
       (.CI(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_12_n_0 ),
        .CO({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_n_1 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_n_2 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe5_1[11:8]),
        .O(\NLW_sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_7_O_UNCONNECTED [3:0]),
        .S({\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_13_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_14_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_15_n_0 ,\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_16_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_8 
       (.I0(sumpipe5_1[15]),
        .I1(sumpipe5_2[15]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_9 
       (.I0(sumpipe5_1[14]),
        .I1(sumpipe5_2[14]),
        .O(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_9_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[20]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[20]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 ),
        .Q(\sum6_1_reg[20]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[21]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[21]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ),
        .Q(\sum6_1_reg[21]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[22]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[22]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_5 ),
        .Q(\sum6_1_reg[22]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_4 ),
        .Q(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  CARRY4 \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1 
       (.CI(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_0 ),
        .CO({\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_0 ,\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_1 ,\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_2 ,\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sumpipe5_1[23:20]),
        .O({\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_4 ,\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_5 ,\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ,\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 }),
        .S({\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ,\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ,\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4_n_0 ,\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2 
       (.I0(sumpipe5_1[23]),
        .I1(sumpipe5_2[23]),
        .O(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3 
       (.I0(sumpipe5_1[22]),
        .I1(sumpipe5_2[22]),
        .O(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4 
       (.I0(sumpipe5_1[21]),
        .I1(sumpipe5_2[21]),
        .O(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5 
       (.I0(sumpipe5_1[20]),
        .I1(sumpipe5_2[20]),
        .O(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[24]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[24]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 ),
        .Q(\sum6_1_reg[24]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[25]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[25]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ),
        .Q(\sum6_1_reg[25]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[26]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[26]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_5 ),
        .Q(\sum6_1_reg[26]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_4 ),
        .Q(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  CARRY4 \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1 
       (.CI(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_0 ),
        .CO({\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_0 ,\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_1 ,\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_2 ,\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sumpipe5_1[26],\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ,sumpipe5_2[25],sumpipe5_1[24]}),
        .O({\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_4 ,\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_5 ,\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ,\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 }),
        .S({\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ,\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4_n_0 ,\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5_n_0 ,\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2 
       (.I0(sumpipe5_2[25]),
        .O(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3 
       (.I0(sumpipe5_1[26]),
        .I1(sumpipe5_1[27]),
        .O(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4 
       (.I0(sumpipe5_2[25]),
        .I1(sumpipe5_1[26]),
        .O(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5 
       (.I0(sumpipe5_2[25]),
        .I1(sumpipe5_1[25]),
        .O(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_6 
       (.I0(sumpipe5_1[24]),
        .I1(sumpipe5_2[24]),
        .O(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_6_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[28]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[28]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 ),
        .Q(\sum6_1_reg[28]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sum6_1_reg " *) 
  (* srl_name = "\inst/Input_Filter/sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ),
        .Q(\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  CARRY4 \sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1 
       (.CI(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_0 ),
        .CO({\NLW_sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_CO_UNCONNECTED [3:1],\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumpipe5_1[27]}),
        .O({\NLW_sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_O_UNCONNECTED [3:2],\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_6 ,\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_1_n_7 }),
        .S({1'b0,1'b0,\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ,\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2 
       (.I0(sumpipe5_1[28]),
        .I1(sumpipe5_1[29]),
        .O(\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3 
       (.I0(sumpipe5_1[27]),
        .I1(sumpipe5_1[28]),
        .O(\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_i_3_n_0 ));
  FDRE \sum_final_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__12_n_0),
        .Q(A[0]),
        .R(Reset_In));
  FDRE \sum_final_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__11_n_0),
        .Q(A[1]),
        .R(Reset_In));
  FDRE \sum_final_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__10_n_0),
        .Q(A[2]),
        .R(Reset_In));
  FDRE \sum_final_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__9_n_0),
        .Q(A[3]),
        .R(Reset_In));
  FDRE \sum_final_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__8_n_0),
        .Q(A[4]),
        .R(Reset_In));
  FDRE \sum_final_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__7_n_0),
        .Q(A[5]),
        .R(Reset_In));
  FDRE \sum_final_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__6_n_0),
        .Q(A[6]),
        .R(Reset_In));
  FDRE \sum_final_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__5_n_0),
        .Q(A[7]),
        .R(Reset_In));
  FDRE \sum_final_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__4_n_0),
        .Q(A[8]),
        .R(Reset_In));
  FDRE \sum_final_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__3_n_0),
        .Q(A[9]),
        .R(Reset_In));
  FDRE \sum_final_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__2_n_0),
        .Q(A[10]),
        .R(Reset_In));
  FDRE \sum_final_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__1_n_0),
        .Q(A[11]),
        .R(Reset_In));
  FDRE \sum_final_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate__0_n_0),
        .Q(A[12]),
        .R(Reset_In));
  FDRE \sum_final_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe6_1_reg_gate_n_0),
        .Q(A[13]),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[0]),
        .Q(\sumpipe1_10_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[10]),
        .Q(\sumpipe1_10_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[11]),
        .Q(\sumpipe1_10_reg_n_0_[11] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[12]),
        .Q(\sumpipe1_10_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[13]),
        .Q(\sumpipe1_10_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[14]),
        .Q(\sumpipe1_10_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[15]),
        .Q(\sumpipe1_10_reg_n_0_[15] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[16]),
        .Q(\sumpipe1_10_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[17]),
        .Q(\sumpipe1_10_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[18]),
        .Q(\sumpipe1_10_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[19]),
        .Q(\sumpipe1_10_reg_n_0_[19] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[1]),
        .Q(\sumpipe1_10_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[20]),
        .Q(\sumpipe1_10_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[21]),
        .Q(\sumpipe1_10_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[22]),
        .Q(\sumpipe1_10_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[23]),
        .Q(\sumpipe1_10_reg_n_0_[23] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[24]),
        .Q(\sumpipe1_10_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[2]),
        .Q(\sumpipe1_10_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[3]),
        .Q(\sumpipe1_10_reg_n_0_[3] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[4]),
        .Q(\sumpipe1_10_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[5]),
        .Q(\sumpipe1_10_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[6]),
        .Q(\sumpipe1_10_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[7]),
        .Q(\sumpipe1_10_reg_n_0_[7] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[8]),
        .Q(\sumpipe1_10_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \sumpipe1_10_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_10[9]),
        .Q(\sumpipe1_10_reg_n_0_[9] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[0]),
        .Q(\sumpipe1_11_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[10]),
        .Q(\sumpipe1_11_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[11]),
        .Q(\sumpipe1_11_reg_n_0_[11] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[12]),
        .Q(\sumpipe1_11_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[13]),
        .Q(\sumpipe1_11_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[14]),
        .Q(\sumpipe1_11_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[15]),
        .Q(\sumpipe1_11_reg_n_0_[15] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[16]),
        .Q(\sumpipe1_11_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[17]),
        .Q(\sumpipe1_11_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[18]),
        .Q(\sumpipe1_11_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[19]),
        .Q(\sumpipe1_11_reg_n_0_[19] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[1]),
        .Q(\sumpipe1_11_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[20]),
        .Q(\sumpipe1_11_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[21]),
        .Q(\sumpipe1_11_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[22]),
        .Q(\sumpipe1_11_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[23]),
        .Q(\sumpipe1_11_reg_n_0_[23] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[24]),
        .Q(\sumpipe1_11_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[2]),
        .Q(\sumpipe1_11_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[3]),
        .Q(\sumpipe1_11_reg_n_0_[3] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[4]),
        .Q(\sumpipe1_11_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[5]),
        .Q(\sumpipe1_11_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[6]),
        .Q(\sumpipe1_11_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[7]),
        .Q(\sumpipe1_11_reg_n_0_[7] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[8]),
        .Q(\sumpipe1_11_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \sumpipe1_11_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_11[9]),
        .Q(\sumpipe1_11_reg_n_0_[9] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[0]),
        .Q(\sumpipe1_12_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[10]),
        .Q(\sumpipe1_12_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[11]),
        .Q(\sumpipe1_12_reg_n_0_[11] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[12]),
        .Q(\sumpipe1_12_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[13]),
        .Q(\sumpipe1_12_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[14]),
        .Q(\sumpipe1_12_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[15]),
        .Q(\sumpipe1_12_reg_n_0_[15] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[16]),
        .Q(\sumpipe1_12_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[17]),
        .Q(\sumpipe1_12_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[18]),
        .Q(\sumpipe1_12_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[19]),
        .Q(\sumpipe1_12_reg_n_0_[19] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[1]),
        .Q(\sumpipe1_12_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[20]),
        .Q(\sumpipe1_12_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[21]),
        .Q(\sumpipe1_12_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[22]),
        .Q(\sumpipe1_12_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[23]),
        .Q(\sumpipe1_12_reg_n_0_[23] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[24]),
        .Q(\sumpipe1_12_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[2]),
        .Q(\sumpipe1_12_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[3]),
        .Q(\sumpipe1_12_reg_n_0_[3] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[4]),
        .Q(\sumpipe1_12_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[5]),
        .Q(\sumpipe1_12_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[6]),
        .Q(\sumpipe1_12_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[7]),
        .Q(\sumpipe1_12_reg_n_0_[7] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[8]),
        .Q(\sumpipe1_12_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \sumpipe1_12_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_12[9]),
        .Q(\sumpipe1_12_reg_n_0_[9] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[0]),
        .Q(\sumpipe1_13_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[10]),
        .Q(\sumpipe1_13_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[11]),
        .Q(\sumpipe1_13_reg_n_0_[11] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[12]),
        .Q(\sumpipe1_13_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[13]),
        .Q(\sumpipe1_13_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[14]),
        .Q(\sumpipe1_13_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[15]),
        .Q(\sumpipe1_13_reg_n_0_[15] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[16]),
        .Q(\sumpipe1_13_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[17]),
        .Q(\sumpipe1_13_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[18]),
        .Q(\sumpipe1_13_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[19]),
        .Q(\sumpipe1_13_reg_n_0_[19] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[1]),
        .Q(\sumpipe1_13_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[20]),
        .Q(\sumpipe1_13_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[21]),
        .Q(\sumpipe1_13_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[22]),
        .Q(\sumpipe1_13_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[23]),
        .Q(\sumpipe1_13_reg_n_0_[23] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[24]),
        .Q(\sumpipe1_13_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[2]),
        .Q(\sumpipe1_13_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[3]),
        .Q(\sumpipe1_13_reg_n_0_[3] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[4]),
        .Q(\sumpipe1_13_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[5]),
        .Q(\sumpipe1_13_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[6]),
        .Q(\sumpipe1_13_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[7]),
        .Q(\sumpipe1_13_reg_n_0_[7] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[8]),
        .Q(\sumpipe1_13_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \sumpipe1_13_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_13[9]),
        .Q(\sumpipe1_13_reg_n_0_[9] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[0]),
        .Q(\sumpipe1_14_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[10]),
        .Q(\sumpipe1_14_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[11]),
        .Q(\sumpipe1_14_reg_n_0_[11] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[12]),
        .Q(\sumpipe1_14_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[13]),
        .Q(\sumpipe1_14_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[14]),
        .Q(\sumpipe1_14_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[15]),
        .Q(\sumpipe1_14_reg_n_0_[15] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[16]),
        .Q(\sumpipe1_14_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[17]),
        .Q(\sumpipe1_14_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[18]),
        .Q(\sumpipe1_14_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[19]),
        .Q(\sumpipe1_14_reg_n_0_[19] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[1]),
        .Q(\sumpipe1_14_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[20]),
        .Q(\sumpipe1_14_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[21]),
        .Q(\sumpipe1_14_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[22]),
        .Q(\sumpipe1_14_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[23]),
        .Q(\sumpipe1_14_reg_n_0_[23] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[24]),
        .Q(\sumpipe1_14_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[2]),
        .Q(\sumpipe1_14_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[3]),
        .Q(\sumpipe1_14_reg_n_0_[3] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[4]),
        .Q(\sumpipe1_14_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[5]),
        .Q(\sumpipe1_14_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[6]),
        .Q(\sumpipe1_14_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[7]),
        .Q(\sumpipe1_14_reg_n_0_[7] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[8]),
        .Q(\sumpipe1_14_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \sumpipe1_14_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_14[9]),
        .Q(\sumpipe1_14_reg_n_0_[9] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[0]),
        .Q(\sumpipe1_15_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[10]),
        .Q(\sumpipe1_15_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[11]),
        .Q(\sumpipe1_15_reg_n_0_[11] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[12]),
        .Q(\sumpipe1_15_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[13]),
        .Q(\sumpipe1_15_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[14]),
        .Q(\sumpipe1_15_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[15]),
        .Q(\sumpipe1_15_reg_n_0_[15] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[16]),
        .Q(\sumpipe1_15_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[17]),
        .Q(\sumpipe1_15_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[18]),
        .Q(\sumpipe1_15_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[19]),
        .Q(\sumpipe1_15_reg_n_0_[19] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[1]),
        .Q(\sumpipe1_15_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[20]),
        .Q(\sumpipe1_15_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[21]),
        .Q(\sumpipe1_15_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[22]),
        .Q(\sumpipe1_15_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[24]),
        .Q(\sumpipe1_15_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[2]),
        .Q(\sumpipe1_15_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[3]),
        .Q(\sumpipe1_15_reg_n_0_[3] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[4]),
        .Q(\sumpipe1_15_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[5]),
        .Q(\sumpipe1_15_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[6]),
        .Q(\sumpipe1_15_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[7]),
        .Q(\sumpipe1_15_reg_n_0_[7] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[8]),
        .Q(\sumpipe1_15_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \sumpipe1_15_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_15[9]),
        .Q(\sumpipe1_15_reg_n_0_[9] ),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[0]),
        .Q(sumpipe1_1[0]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[10]),
        .Q(sumpipe1_1[10]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[11]),
        .Q(sumpipe1_1[11]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[12]),
        .Q(sumpipe1_1[12]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[13]),
        .Q(sumpipe1_1[13]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[14]),
        .Q(sumpipe1_1[14]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[15]),
        .Q(sumpipe1_1[15]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[16]),
        .Q(sumpipe1_1[16]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[17]),
        .Q(sumpipe1_1[17]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[18]),
        .Q(sumpipe1_1[18]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[19]),
        .Q(sumpipe1_1[19]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[1]),
        .Q(sumpipe1_1[1]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[20]),
        .Q(sumpipe1_1[20]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[21]),
        .Q(sumpipe1_1[21]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[22]),
        .Q(sumpipe1_1[22]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[24]),
        .Q(sumpipe1_1[24]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[2]),
        .Q(sumpipe1_1[2]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[3]),
        .Q(sumpipe1_1[3]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[4]),
        .Q(sumpipe1_1[4]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[5]),
        .Q(sumpipe1_1[5]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[6]),
        .Q(sumpipe1_1[6]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[7]),
        .Q(sumpipe1_1[7]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[8]),
        .Q(sumpipe1_1[8]),
        .R(Reset_In));
  FDRE \sumpipe1_16_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_16[9]),
        .Q(sumpipe1_1[9]),
        .R(Reset_In));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sumpipe1_17_reg
       (.A({P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P[13],P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sumpipe1_17_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sumpipe1_17_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sumpipe1_17_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sumpipe1_17_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sumpipe1_17_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sumpipe1_17_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sumpipe1_17_reg_P_UNCONNECTED[47:26],sumpipe1_17_reg_n_80,sumpipe1_17_reg_n_81,sumpipe1_17_reg_n_82,sumpipe1_17_reg_n_83,sumpipe1_17_reg_n_84,sumpipe1_17_reg_n_85,sumpipe1_17_reg_n_86,sumpipe1_17_reg_n_87,sumpipe1_17_reg_n_88,sumpipe1_17_reg_n_89,sumpipe1_17_reg_n_90,sumpipe1_17_reg_n_91,sumpipe1_17_reg_n_92,sumpipe1_17_reg_n_93,sumpipe1_17_reg_n_94,sumpipe1_17_reg_n_95,sumpipe1_17_reg_n_96,sumpipe1_17_reg_n_97,sumpipe1_17_reg_n_98,sumpipe1_17_reg_n_99,sumpipe1_17_reg_n_100,sumpipe1_17_reg_n_101,sumpipe1_17_reg_n_102,sumpipe1_17_reg_n_103,sumpipe1_17_reg_n_104,sumpipe1_17_reg_n_105}),
        .PATTERNBDETECT(NLW_sumpipe1_17_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sumpipe1_17_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_sumpipe1_17_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Reset_In),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_sumpipe1_17_reg_UNDERFLOW_UNCONNECTED));
  FDRE \sumpipe1_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[0]),
        .Q(\sumpipe1_1_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[10]),
        .Q(\sumpipe1_1_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[11]),
        .Q(\sumpipe1_1_reg_n_0_[11] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[12]),
        .Q(\sumpipe1_1_reg_n_0_[12] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[13]),
        .Q(\sumpipe1_1_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[14]),
        .Q(\sumpipe1_1_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[15]),
        .Q(\sumpipe1_1_reg_n_0_[15] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[16]),
        .Q(\sumpipe1_1_reg_n_0_[16] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[17]),
        .Q(\sumpipe1_1_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[18]),
        .Q(\sumpipe1_1_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[19]),
        .Q(\sumpipe1_1_reg_n_0_[19] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[1]),
        .Q(\sumpipe1_1_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[20]),
        .Q(\sumpipe1_1_reg_n_0_[20] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[21]),
        .Q(\sumpipe1_1_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[22]),
        .Q(\sumpipe1_1_reg_n_0_[22] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[23]),
        .Q(\sumpipe1_1_reg_n_0_[23] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[24]),
        .Q(\sumpipe1_1_reg_n_0_[24] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[25]),
        .Q(\sumpipe1_1_reg_n_0_[25] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[26]),
        .Q(\sumpipe1_1_reg_n_0_[26] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[2]),
        .Q(\sumpipe1_1_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[3]),
        .Q(\sumpipe1_1_reg_n_0_[3] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[4]),
        .Q(\sumpipe1_1_reg_n_0_[4] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[5]),
        .Q(\sumpipe1_1_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[6]),
        .Q(\sumpipe1_1_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[7]),
        .Q(\sumpipe1_1_reg_n_0_[7] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[8]),
        .Q(\sumpipe1_1_reg_n_0_[8] ),
        .R(Reset_In));
  FDRE \sumpipe1_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_1[9]),
        .Q(\sumpipe1_1_reg_n_0_[9] ),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[0]),
        .Q(sumpipe1_2[0]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[10]),
        .Q(sumpipe1_2[10]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[11]),
        .Q(sumpipe1_2[11]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[12]),
        .Q(sumpipe1_2[12]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[13]),
        .Q(sumpipe1_2[13]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[14]),
        .Q(sumpipe1_2[14]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[15]),
        .Q(sumpipe1_2[15]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[16]),
        .Q(sumpipe1_2[16]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[17]),
        .Q(sumpipe1_2[17]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[18]),
        .Q(sumpipe1_2[18]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[19]),
        .Q(sumpipe1_2[19]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[1]),
        .Q(sumpipe1_2[1]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[20]),
        .Q(sumpipe1_2[20]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[21]),
        .Q(sumpipe1_2[21]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[22]),
        .Q(sumpipe1_2[22]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[24]),
        .Q(sumpipe1_2[24]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[2]),
        .Q(sumpipe1_2[2]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[3]),
        .Q(sumpipe1_2[3]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[4]),
        .Q(sumpipe1_2[4]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[5]),
        .Q(sumpipe1_2[5]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[6]),
        .Q(sumpipe1_2[6]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[7]),
        .Q(sumpipe1_2[7]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[8]),
        .Q(sumpipe1_2[8]),
        .R(Reset_In));
  FDRE \sumpipe1_2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_2[9]),
        .Q(sumpipe1_2[9]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[0]),
        .Q(sumpipe1_3[0]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[10]),
        .Q(sumpipe1_3[10]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[11]),
        .Q(sumpipe1_3[11]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[12]),
        .Q(sumpipe1_3[12]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[13]),
        .Q(sumpipe1_3[13]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[14]),
        .Q(sumpipe1_3[14]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[15]),
        .Q(sumpipe1_3[15]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[16]),
        .Q(sumpipe1_3[16]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[17]),
        .Q(sumpipe1_3[17]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[18]),
        .Q(sumpipe1_3[18]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[19]),
        .Q(sumpipe1_3[19]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[1]),
        .Q(sumpipe1_3[1]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[20]),
        .Q(sumpipe1_3[20]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[21]),
        .Q(sumpipe1_3[21]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[22]),
        .Q(sumpipe1_3[22]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[24]),
        .Q(sumpipe1_3[24]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[2]),
        .Q(sumpipe1_3[2]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[3]),
        .Q(sumpipe1_3[3]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[4]),
        .Q(sumpipe1_3[4]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[5]),
        .Q(sumpipe1_3[5]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[6]),
        .Q(sumpipe1_3[6]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[7]),
        .Q(sumpipe1_3[7]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[8]),
        .Q(sumpipe1_3[8]),
        .R(Reset_In));
  FDRE \sumpipe1_3_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_3[9]),
        .Q(sumpipe1_3[9]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[0]),
        .Q(sumpipe1_4[0]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[10]),
        .Q(sumpipe1_4[10]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[11]),
        .Q(sumpipe1_4[11]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[12]),
        .Q(sumpipe1_4[12]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[13]),
        .Q(sumpipe1_4[13]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[14]),
        .Q(sumpipe1_4[14]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[15]),
        .Q(sumpipe1_4[15]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[16]),
        .Q(sumpipe1_4[16]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[17]),
        .Q(sumpipe1_4[17]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[18]),
        .Q(sumpipe1_4[18]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[19]),
        .Q(sumpipe1_4[19]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[1]),
        .Q(sumpipe1_4[1]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[20]),
        .Q(sumpipe1_4[20]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[21]),
        .Q(sumpipe1_4[21]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[22]),
        .Q(sumpipe1_4[22]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[23]),
        .Q(sumpipe1_4[23]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[24]),
        .Q(sumpipe1_4[24]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[2]),
        .Q(sumpipe1_4[2]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[3]),
        .Q(sumpipe1_4[3]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[4]),
        .Q(sumpipe1_4[4]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[5]),
        .Q(sumpipe1_4[5]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[6]),
        .Q(sumpipe1_4[6]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[7]),
        .Q(sumpipe1_4[7]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[8]),
        .Q(sumpipe1_4[8]),
        .R(Reset_In));
  FDRE \sumpipe1_4_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_4[9]),
        .Q(sumpipe1_4[9]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[0]),
        .Q(sumpipe1_5[0]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[10]),
        .Q(sumpipe1_5[10]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[11]),
        .Q(sumpipe1_5[11]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[12]),
        .Q(sumpipe1_5[12]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[13]),
        .Q(sumpipe1_5[13]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[14]),
        .Q(sumpipe1_5[14]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[15]),
        .Q(sumpipe1_5[15]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[16]),
        .Q(sumpipe1_5[16]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[17]),
        .Q(sumpipe1_5[17]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[18]),
        .Q(sumpipe1_5[18]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[19]),
        .Q(sumpipe1_5[19]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[1]),
        .Q(sumpipe1_5[1]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[20]),
        .Q(sumpipe1_5[20]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[21]),
        .Q(sumpipe1_5[21]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[22]),
        .Q(sumpipe1_5[22]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[23]),
        .Q(sumpipe1_5[23]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[24]),
        .Q(sumpipe1_5[24]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[2]),
        .Q(sumpipe1_5[2]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[3]),
        .Q(sumpipe1_5[3]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[4]),
        .Q(sumpipe1_5[4]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[5]),
        .Q(sumpipe1_5[5]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[6]),
        .Q(sumpipe1_5[6]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[7]),
        .Q(sumpipe1_5[7]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[8]),
        .Q(sumpipe1_5[8]),
        .R(Reset_In));
  FDRE \sumpipe1_5_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_5[9]),
        .Q(sumpipe1_5[9]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[0]),
        .Q(sumpipe1_6[0]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[10]),
        .Q(sumpipe1_6[10]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[11]),
        .Q(sumpipe1_6[11]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[12]),
        .Q(sumpipe1_6[12]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[13]),
        .Q(sumpipe1_6[13]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[14]),
        .Q(sumpipe1_6[14]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[15]),
        .Q(sumpipe1_6[15]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[16]),
        .Q(sumpipe1_6[16]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[17]),
        .Q(sumpipe1_6[17]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[18]),
        .Q(sumpipe1_6[18]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[19]),
        .Q(sumpipe1_6[19]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[1]),
        .Q(sumpipe1_6[1]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[20]),
        .Q(sumpipe1_6[20]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[21]),
        .Q(sumpipe1_6[21]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[22]),
        .Q(sumpipe1_6[22]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[23]),
        .Q(sumpipe1_6[23]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[24]),
        .Q(sumpipe1_6[24]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[2]),
        .Q(sumpipe1_6[2]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[3]),
        .Q(sumpipe1_6[3]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[4]),
        .Q(sumpipe1_6[4]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[5]),
        .Q(sumpipe1_6[5]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[6]),
        .Q(sumpipe1_6[6]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[7]),
        .Q(sumpipe1_6[7]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[8]),
        .Q(sumpipe1_6[8]),
        .R(Reset_In));
  FDRE \sumpipe1_6_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_6[9]),
        .Q(sumpipe1_6[9]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[0]),
        .Q(sumpipe1_7[0]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[10]),
        .Q(sumpipe1_7[10]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[11]),
        .Q(sumpipe1_7[11]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[12]),
        .Q(sumpipe1_7[12]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[13]),
        .Q(sumpipe1_7[13]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[14]),
        .Q(sumpipe1_7[14]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[15]),
        .Q(sumpipe1_7[15]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[16]),
        .Q(sumpipe1_7[16]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[17]),
        .Q(sumpipe1_7[17]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[18]),
        .Q(sumpipe1_7[18]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[19]),
        .Q(sumpipe1_7[19]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[1]),
        .Q(sumpipe1_7[1]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[20]),
        .Q(sumpipe1_7[20]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[21]),
        .Q(sumpipe1_7[21]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[22]),
        .Q(sumpipe1_7[22]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[23]),
        .Q(sumpipe1_7[23]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[24]),
        .Q(sumpipe1_7[24]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[2]),
        .Q(sumpipe1_7[2]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[3]),
        .Q(sumpipe1_7[3]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[4]),
        .Q(sumpipe1_7[4]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[5]),
        .Q(sumpipe1_7[5]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[6]),
        .Q(sumpipe1_7[6]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[7]),
        .Q(sumpipe1_7[7]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[8]),
        .Q(sumpipe1_7[8]),
        .R(Reset_In));
  FDRE \sumpipe1_7_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_7[9]),
        .Q(sumpipe1_7[9]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[0]),
        .Q(sumpipe1_8[0]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[10]),
        .Q(sumpipe1_8[10]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[11]),
        .Q(sumpipe1_8[11]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[12]),
        .Q(sumpipe1_8[12]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[13]),
        .Q(sumpipe1_8[13]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[14]),
        .Q(sumpipe1_8[14]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[15]),
        .Q(sumpipe1_8[15]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[16]),
        .Q(sumpipe1_8[16]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[17]),
        .Q(sumpipe1_8[17]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[18]),
        .Q(sumpipe1_8[18]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[19]),
        .Q(sumpipe1_8[19]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[1]),
        .Q(sumpipe1_8[1]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[20]),
        .Q(sumpipe1_8[20]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[21]),
        .Q(sumpipe1_8[21]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[22]),
        .Q(sumpipe1_8[22]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[23]),
        .Q(sumpipe1_8[23]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[24]),
        .Q(sumpipe1_8[24]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[2]),
        .Q(sumpipe1_8[2]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[3]),
        .Q(sumpipe1_8[3]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[4]),
        .Q(sumpipe1_8[4]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[5]),
        .Q(sumpipe1_8[5]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[6]),
        .Q(sumpipe1_8[6]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[7]),
        .Q(sumpipe1_8[7]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[8]),
        .Q(sumpipe1_8[8]),
        .R(Reset_In));
  FDRE \sumpipe1_8_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_8[9]),
        .Q(sumpipe1_8[9]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[0]),
        .Q(sumpipe1_9[0]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[10]),
        .Q(sumpipe1_9[10]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[11]),
        .Q(sumpipe1_9[11]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[12]),
        .Q(sumpipe1_9[12]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[13]),
        .Q(sumpipe1_9[13]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[14]),
        .Q(sumpipe1_9[14]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[15]),
        .Q(sumpipe1_9[15]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[16]),
        .Q(sumpipe1_9[16]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[17]),
        .Q(sumpipe1_9[17]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[18]),
        .Q(sumpipe1_9[18]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[19]),
        .Q(sumpipe1_9[19]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[1]),
        .Q(sumpipe1_9[1]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[20]),
        .Q(sumpipe1_9[20]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[21]),
        .Q(sumpipe1_9[21]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[22]),
        .Q(sumpipe1_9[22]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[23]),
        .Q(sumpipe1_9[23]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[24]),
        .Q(sumpipe1_9[24]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[25]),
        .Q(sumpipe1_9[25]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[26]),
        .Q(sumpipe1_9[26]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[27]),
        .Q(sumpipe1_9[27]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[28]),
        .Q(sumpipe1_9[28]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[29]),
        .Q(sumpipe1_9[29]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[2]),
        .Q(sumpipe1_9[2]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[3]),
        .Q(sumpipe1_9[3]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[4]),
        .Q(sumpipe1_9[4]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[5]),
        .Q(sumpipe1_9[5]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[6]),
        .Q(sumpipe1_9[6]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[7]),
        .Q(sumpipe1_9[7]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[8]),
        .Q(sumpipe1_9[8]),
        .R(Reset_In));
  FDRE \sumpipe1_9_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum1_9[9]),
        .Q(sumpipe1_9[9]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[0]),
        .Q(sumpipe2_1[0]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[10]),
        .Q(sumpipe2_1[10]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[11]),
        .Q(sumpipe2_1[11]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[12]),
        .Q(sumpipe2_1[12]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[13]),
        .Q(sumpipe2_1[13]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[14]),
        .Q(sumpipe2_1[14]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[15]),
        .Q(sumpipe2_1[15]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[16]),
        .Q(sumpipe2_1[16]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[17]),
        .Q(sumpipe2_1[17]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[18]),
        .Q(sumpipe2_1[18]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[19]),
        .Q(sumpipe2_1[19]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[1]),
        .Q(sumpipe2_1[1]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[20]),
        .Q(sumpipe2_1[20]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[21]),
        .Q(sumpipe2_1[21]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[22]),
        .Q(sumpipe2_1[22]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[23]),
        .Q(sumpipe2_1[23]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[24]),
        .Q(sumpipe2_1[24]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[25]),
        .Q(sumpipe2_1[25]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[26]),
        .Q(sumpipe2_1[26]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[27]),
        .Q(sumpipe2_1[27]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[28]),
        .Q(sumpipe2_1[28]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[29]),
        .Q(sumpipe2_1[29]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[2]),
        .Q(sumpipe2_1[2]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[3]),
        .Q(sumpipe2_1[3]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[4]),
        .Q(sumpipe2_1[4]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[5]),
        .Q(sumpipe2_1[5]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[6]),
        .Q(sumpipe2_1[6]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[7]),
        .Q(sumpipe2_1[7]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[8]),
        .Q(sumpipe2_1[8]),
        .R(Reset_In));
  FDRE \sumpipe2_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_1[9]),
        .Q(sumpipe2_1[9]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[0]),
        .Q(sumpipe2_2[0]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[10]),
        .Q(sumpipe2_2[10]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[11]),
        .Q(sumpipe2_2[11]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[12]),
        .Q(sumpipe2_2[12]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[13]),
        .Q(sumpipe2_2[13]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[14]),
        .Q(sumpipe2_2[14]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[15]),
        .Q(sumpipe2_2[15]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[16]),
        .Q(sumpipe2_2[16]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[17]),
        .Q(sumpipe2_2[17]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[18]),
        .Q(sumpipe2_2[18]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[19]),
        .Q(sumpipe2_2[19]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[1]),
        .Q(sumpipe2_2[1]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[20]),
        .Q(sumpipe2_2[20]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[21]),
        .Q(sumpipe2_2[21]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[22]),
        .Q(sumpipe2_2[22]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[23]),
        .Q(sumpipe2_2[23]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[24]),
        .Q(sumpipe2_2[24]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[25]),
        .Q(sumpipe2_2[25]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[26]),
        .Q(sumpipe2_2[26]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[27]),
        .Q(sumpipe2_2[27]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[28]),
        .Q(sumpipe2_2[28]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[29]),
        .Q(sumpipe2_2[29]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[2]),
        .Q(sumpipe2_2[2]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[3]),
        .Q(sumpipe2_2[3]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[4]),
        .Q(sumpipe2_2[4]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[5]),
        .Q(sumpipe2_2[5]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[6]),
        .Q(sumpipe2_2[6]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[7]),
        .Q(sumpipe2_2[7]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[8]),
        .Q(sumpipe2_2[8]),
        .R(Reset_In));
  FDRE \sumpipe2_2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_2[9]),
        .Q(sumpipe2_2[9]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[0]),
        .Q(sumpipe2_3[0]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[10]),
        .Q(sumpipe2_3[10]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[11]),
        .Q(sumpipe2_3[11]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[12]),
        .Q(sumpipe2_3[12]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[13]),
        .Q(sumpipe2_3[13]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[14]),
        .Q(sumpipe2_3[14]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[15]),
        .Q(sumpipe2_3[15]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[16]),
        .Q(sumpipe2_3[16]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[17]),
        .Q(sumpipe2_3[17]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[18]),
        .Q(sumpipe2_3[18]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[19]),
        .Q(sumpipe2_3[19]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[1]),
        .Q(sumpipe2_3[1]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[20]),
        .Q(sumpipe2_3[20]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[21]),
        .Q(sumpipe2_3[21]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[22]),
        .Q(sumpipe2_3[22]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[23]),
        .Q(sumpipe2_3[23]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[24]),
        .Q(sumpipe2_3[24]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[25]),
        .Q(sumpipe2_3[25]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[26]),
        .Q(sumpipe2_3[26]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[27]),
        .Q(sumpipe2_3[27]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[28]),
        .Q(sumpipe2_3[28]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[29]),
        .Q(sumpipe2_3[29]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[2]),
        .Q(sumpipe2_3[2]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[3]),
        .Q(sumpipe2_3[3]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[4]),
        .Q(sumpipe2_3[4]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[5]),
        .Q(sumpipe2_3[5]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[6]),
        .Q(sumpipe2_3[6]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[7]),
        .Q(sumpipe2_3[7]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[8]),
        .Q(sumpipe2_3[8]),
        .R(Reset_In));
  FDRE \sumpipe2_3_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_3[9]),
        .Q(sumpipe2_3[9]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[0]),
        .Q(sumpipe2_4[0]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[10]),
        .Q(sumpipe2_4[10]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[11]),
        .Q(sumpipe2_4[11]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[12]),
        .Q(sumpipe2_4[12]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[13]),
        .Q(sumpipe2_4[13]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[14]),
        .Q(sumpipe2_4[14]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[15]),
        .Q(sumpipe2_4[15]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[16]),
        .Q(sumpipe2_4[16]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[17]),
        .Q(sumpipe2_4[17]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[18]),
        .Q(sumpipe2_4[18]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[19]),
        .Q(sumpipe2_4[19]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[1]),
        .Q(sumpipe2_4[1]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[20]),
        .Q(sumpipe2_4[20]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[21]),
        .Q(sumpipe2_4[21]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[22]),
        .Q(sumpipe2_4[22]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[23]),
        .Q(sumpipe2_4[23]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[24]),
        .Q(sumpipe2_4[24]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[25]),
        .Q(sumpipe2_4[25]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[26]),
        .Q(sumpipe2_4[26]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[27]),
        .Q(sumpipe2_4[27]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[28]),
        .Q(sumpipe2_4[28]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[29]),
        .Q(sumpipe2_4[29]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[2]),
        .Q(sumpipe2_4[2]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[3]),
        .Q(sumpipe2_4[3]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[4]),
        .Q(sumpipe2_4[4]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[5]),
        .Q(sumpipe2_4[5]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[6]),
        .Q(sumpipe2_4[6]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[7]),
        .Q(sumpipe2_4[7]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[8]),
        .Q(sumpipe2_4[8]),
        .R(Reset_In));
  FDRE \sumpipe2_4_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_4[9]),
        .Q(sumpipe2_4[9]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[0]),
        .Q(sumpipe2_5[0]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[10]),
        .Q(sumpipe2_5[10]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[11]),
        .Q(sumpipe2_5[11]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[12]),
        .Q(sumpipe2_5[12]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[13]),
        .Q(sumpipe2_5[13]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[14]),
        .Q(sumpipe2_5[14]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[15]),
        .Q(sumpipe2_5[15]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[16]),
        .Q(sumpipe2_5[16]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[17]),
        .Q(sumpipe2_5[17]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[18]),
        .Q(sumpipe2_5[18]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[19]),
        .Q(sumpipe2_5[19]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[1]),
        .Q(sumpipe2_5[1]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[20]),
        .Q(sumpipe2_5[20]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[21]),
        .Q(sumpipe2_5[21]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[22]),
        .Q(sumpipe2_5[22]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[23]),
        .Q(sumpipe2_5[23]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[24]),
        .Q(sumpipe2_5[24]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[25]),
        .Q(sumpipe2_5[25]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[26]),
        .Q(sumpipe2_5[26]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[27]),
        .Q(sumpipe2_5[27]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[28]),
        .Q(sumpipe2_5[28]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[29]),
        .Q(sumpipe2_5[29]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[2]),
        .Q(sumpipe2_5[2]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[3]),
        .Q(sumpipe2_5[3]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[4]),
        .Q(sumpipe2_5[4]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[5]),
        .Q(sumpipe2_5[5]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[6]),
        .Q(sumpipe2_5[6]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[7]),
        .Q(sumpipe2_5[7]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[8]),
        .Q(sumpipe2_5[8]),
        .R(Reset_In));
  FDRE \sumpipe2_5_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_5[9]),
        .Q(sumpipe2_5[9]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[0]),
        .Q(sumpipe2_6[0]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[10]),
        .Q(sumpipe2_6[10]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[11]),
        .Q(sumpipe2_6[11]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[12]),
        .Q(sumpipe2_6[12]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[13]),
        .Q(sumpipe2_6[13]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[14]),
        .Q(sumpipe2_6[14]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[15]),
        .Q(sumpipe2_6[15]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[16]),
        .Q(sumpipe2_6[16]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[17]),
        .Q(sumpipe2_6[17]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[18]),
        .Q(sumpipe2_6[18]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[19]),
        .Q(sumpipe2_6[19]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[1]),
        .Q(sumpipe2_6[1]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[20]),
        .Q(sumpipe2_6[20]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[21]),
        .Q(sumpipe2_6[21]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[22]),
        .Q(sumpipe2_6[22]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[23]),
        .Q(sumpipe2_6[23]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[24]),
        .Q(sumpipe2_6[24]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[25]),
        .Q(sumpipe2_6[25]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[26]),
        .Q(sumpipe2_6[26]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[27]),
        .Q(sumpipe2_6[27]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[28]),
        .Q(sumpipe2_6[28]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[29]),
        .Q(sumpipe2_6[29]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[2]),
        .Q(sumpipe2_6[2]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[3]),
        .Q(sumpipe2_6[3]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[4]),
        .Q(sumpipe2_6[4]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[5]),
        .Q(sumpipe2_6[5]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[6]),
        .Q(sumpipe2_6[6]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[7]),
        .Q(sumpipe2_6[7]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[8]),
        .Q(sumpipe2_6[8]),
        .R(Reset_In));
  FDRE \sumpipe2_6_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_6[9]),
        .Q(sumpipe2_6[9]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[0]),
        .Q(sumpipe2_7[0]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[10]),
        .Q(sumpipe2_7[10]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[11]),
        .Q(sumpipe2_7[11]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[12]),
        .Q(sumpipe2_7[12]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[13]),
        .Q(sumpipe2_7[13]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[14]),
        .Q(sumpipe2_7[14]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[15]),
        .Q(sumpipe2_7[15]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[16]),
        .Q(sumpipe2_7[16]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[17]),
        .Q(sumpipe2_7[17]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[18]),
        .Q(sumpipe2_7[18]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[19]),
        .Q(sumpipe2_7[19]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[1]),
        .Q(sumpipe2_7[1]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[20]),
        .Q(sumpipe2_7[20]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[21]),
        .Q(sumpipe2_7[21]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[22]),
        .Q(sumpipe2_7[22]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[23]),
        .Q(sumpipe2_7[23]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[24]),
        .Q(sumpipe2_7[24]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[25]),
        .Q(sumpipe2_7[25]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[26]),
        .Q(sumpipe2_7[26]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[27]),
        .Q(sumpipe2_7[27]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[28]),
        .Q(sumpipe2_7[28]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[29]),
        .Q(sumpipe2_7[29]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[2]),
        .Q(sumpipe2_7[2]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[3]),
        .Q(sumpipe2_7[3]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[4]),
        .Q(sumpipe2_7[4]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[5]),
        .Q(sumpipe2_7[5]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[6]),
        .Q(sumpipe2_7[6]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[7]),
        .Q(sumpipe2_7[7]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[8]),
        .Q(sumpipe2_7[8]),
        .R(Reset_In));
  FDRE \sumpipe2_7_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_7[9]),
        .Q(sumpipe2_7[9]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[0]),
        .Q(sumpipe2_8[0]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[10]),
        .Q(sumpipe2_8[10]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[11]),
        .Q(sumpipe2_8[11]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[12]),
        .Q(sumpipe2_8[12]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[13]),
        .Q(sumpipe2_8[13]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[14]),
        .Q(sumpipe2_8[14]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[15]),
        .Q(sumpipe2_8[15]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[16]),
        .Q(sumpipe2_8[16]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[17]),
        .Q(sumpipe2_8[17]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[18]),
        .Q(sumpipe2_8[18]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[19]),
        .Q(sumpipe2_8[19]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[1]),
        .Q(sumpipe2_8[1]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[20]),
        .Q(sumpipe2_8[20]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[21]),
        .Q(sumpipe2_8[21]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[22]),
        .Q(sumpipe2_8[22]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[23]),
        .Q(sumpipe2_8[23]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[24]),
        .Q(sumpipe2_8[24]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[25]),
        .Q(sumpipe2_8[25]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[26]),
        .Q(sumpipe2_8[26]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[27]),
        .Q(sumpipe2_8[27]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[28]),
        .Q(sumpipe2_8[28]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[29]),
        .Q(sumpipe2_8[29]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[2]),
        .Q(sumpipe2_8[2]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[3]),
        .Q(sumpipe2_8[3]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[4]),
        .Q(sumpipe2_8[4]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[5]),
        .Q(sumpipe2_8[5]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[6]),
        .Q(sumpipe2_8[6]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[7]),
        .Q(sumpipe2_8[7]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[8]),
        .Q(sumpipe2_8[8]),
        .R(Reset_In));
  FDRE \sumpipe2_8_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum2_8[9]),
        .Q(sumpipe2_8[9]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[0]),
        .Q(sumpipe3_1[0]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[10]),
        .Q(sumpipe3_1[10]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[11]),
        .Q(sumpipe3_1[11]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[12]),
        .Q(sumpipe3_1[12]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[13]),
        .Q(sumpipe3_1[13]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[14]),
        .Q(sumpipe3_1[14]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[15]),
        .Q(sumpipe3_1[15]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[16]),
        .Q(sumpipe3_1[16]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[17]),
        .Q(sumpipe3_1[17]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[18]),
        .Q(sumpipe3_1[18]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[19]),
        .Q(sumpipe3_1[19]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[1]),
        .Q(sumpipe3_1[1]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[20]),
        .Q(sumpipe3_1[20]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[21]),
        .Q(sumpipe3_1[21]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[22]),
        .Q(sumpipe3_1[22]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[23]),
        .Q(sumpipe3_1[23]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[24]),
        .Q(sumpipe3_1[24]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[25]),
        .Q(sumpipe3_1[25]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[26]),
        .Q(sumpipe3_1[26]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[27]),
        .Q(sumpipe3_1[27]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[28]),
        .Q(sumpipe3_1[28]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[29]),
        .Q(sumpipe3_1[29]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[2]),
        .Q(sumpipe3_1[2]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[3]),
        .Q(sumpipe3_1[3]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[4]),
        .Q(sumpipe3_1[4]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[5]),
        .Q(sumpipe3_1[5]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[6]),
        .Q(sumpipe3_1[6]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[7]),
        .Q(sumpipe3_1[7]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[8]),
        .Q(sumpipe3_1[8]),
        .R(Reset_In));
  FDRE \sumpipe3_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_1[9]),
        .Q(sumpipe3_1[9]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[0]),
        .Q(sumpipe3_2[0]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[10]),
        .Q(sumpipe3_2[10]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[11]),
        .Q(sumpipe3_2[11]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[12]),
        .Q(sumpipe3_2[12]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[13]),
        .Q(sumpipe3_2[13]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[14]),
        .Q(sumpipe3_2[14]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[15]),
        .Q(sumpipe3_2[15]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[16]),
        .Q(sumpipe3_2[16]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[17]),
        .Q(sumpipe3_2[17]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[18]),
        .Q(sumpipe3_2[18]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[19]),
        .Q(sumpipe3_2[19]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[1]),
        .Q(sumpipe3_2[1]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[20]),
        .Q(sumpipe3_2[20]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[21]),
        .Q(sumpipe3_2[21]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[22]),
        .Q(sumpipe3_2[22]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[23]),
        .Q(sumpipe3_2[23]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[24]),
        .Q(sumpipe3_2[24]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[25]),
        .Q(sumpipe3_2[25]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[26]),
        .Q(sumpipe3_2[26]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[27]),
        .Q(sumpipe3_2[27]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[28]),
        .Q(sumpipe3_2[28]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[29]),
        .Q(sumpipe3_2[29]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[2]),
        .Q(sumpipe3_2[2]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[3]),
        .Q(sumpipe3_2[3]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[4]),
        .Q(sumpipe3_2[4]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[5]),
        .Q(sumpipe3_2[5]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[6]),
        .Q(sumpipe3_2[6]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[7]),
        .Q(sumpipe3_2[7]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[8]),
        .Q(sumpipe3_2[8]),
        .R(Reset_In));
  FDRE \sumpipe3_2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_2[9]),
        .Q(sumpipe3_2[9]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[0]),
        .Q(sumpipe3_3[0]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[10]),
        .Q(sumpipe3_3[10]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[11]),
        .Q(sumpipe3_3[11]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[12]),
        .Q(sumpipe3_3[12]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[13]),
        .Q(sumpipe3_3[13]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[14]),
        .Q(sumpipe3_3[14]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[15]),
        .Q(sumpipe3_3[15]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[16]),
        .Q(sumpipe3_3[16]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[17]),
        .Q(sumpipe3_3[17]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[18]),
        .Q(sumpipe3_3[18]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[19]),
        .Q(sumpipe3_3[19]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[1]),
        .Q(sumpipe3_3[1]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[20]),
        .Q(sumpipe3_3[20]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[21]),
        .Q(sumpipe3_3[21]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[22]),
        .Q(sumpipe3_3[22]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[23]),
        .Q(sumpipe3_3[23]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[24]),
        .Q(sumpipe3_3[24]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[25]),
        .Q(sumpipe3_3[25]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[26]),
        .Q(sumpipe3_3[26]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[27]),
        .Q(sumpipe3_3[27]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[28]),
        .Q(sumpipe3_3[28]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[29]),
        .Q(sumpipe3_3[29]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[2]),
        .Q(sumpipe3_3[2]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[3]),
        .Q(sumpipe3_3[3]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[4]),
        .Q(sumpipe3_3[4]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[5]),
        .Q(sumpipe3_3[5]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[6]),
        .Q(sumpipe3_3[6]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[7]),
        .Q(sumpipe3_3[7]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[8]),
        .Q(sumpipe3_3[8]),
        .R(Reset_In));
  FDRE \sumpipe3_3_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_3[9]),
        .Q(sumpipe3_3[9]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[0]),
        .Q(sumpipe3_4[0]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[10]),
        .Q(sumpipe3_4[10]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[11]),
        .Q(sumpipe3_4[11]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[12]),
        .Q(sumpipe3_4[12]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[13]),
        .Q(sumpipe3_4[13]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[14]),
        .Q(sumpipe3_4[14]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[15]),
        .Q(sumpipe3_4[15]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[16]),
        .Q(sumpipe3_4[16]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[17]),
        .Q(sumpipe3_4[17]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[18]),
        .Q(sumpipe3_4[18]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[19]),
        .Q(sumpipe3_4[19]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[1]),
        .Q(sumpipe3_4[1]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[20]),
        .Q(sumpipe3_4[20]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[21]),
        .Q(sumpipe3_4[21]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[22]),
        .Q(sumpipe3_4[22]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[23]),
        .Q(sumpipe3_4[23]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[24]),
        .Q(sumpipe3_4[24]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[25]),
        .Q(sumpipe3_4[25]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[26]),
        .Q(sumpipe3_4[26]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[27]),
        .Q(sumpipe3_4[27]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[28]),
        .Q(sumpipe3_4[28]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[29]),
        .Q(sumpipe3_4[29]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[2]),
        .Q(sumpipe3_4[2]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[3]),
        .Q(sumpipe3_4[3]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[4]),
        .Q(sumpipe3_4[4]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[5]),
        .Q(sumpipe3_4[5]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[6]),
        .Q(sumpipe3_4[6]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[7]),
        .Q(sumpipe3_4[7]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[8]),
        .Q(sumpipe3_4[8]),
        .R(Reset_In));
  FDRE \sumpipe3_4_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum3_4[9]),
        .Q(sumpipe3_4[9]),
        .R(Reset_In));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[0]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[0]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_105),
        .Q(\sumpipe3_5_reg[0]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[10]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[10]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_95),
        .Q(\sumpipe3_5_reg[10]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[11]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[11]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_94),
        .Q(\sumpipe3_5_reg[11]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[12]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[12]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_93),
        .Q(\sumpipe3_5_reg[12]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[13]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[13]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_92),
        .Q(\sumpipe3_5_reg[13]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[14]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[14]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_91),
        .Q(\sumpipe3_5_reg[14]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[15]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[15]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_90),
        .Q(\sumpipe3_5_reg[15]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[16]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[16]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_89),
        .Q(\sumpipe3_5_reg[16]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[17]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[17]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_88),
        .Q(\sumpipe3_5_reg[17]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[18]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[18]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_87),
        .Q(\sumpipe3_5_reg[18]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_86),
        .Q(\sumpipe3_5_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[1]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[1]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_104),
        .Q(\sumpipe3_5_reg[1]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[20]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[20]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_85),
        .Q(\sumpipe3_5_reg[20]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[21]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[21]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_84),
        .Q(\sumpipe3_5_reg[21]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[22]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[22]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_83),
        .Q(\sumpipe3_5_reg[22]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_82),
        .Q(\sumpipe3_5_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[24]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[24]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_81),
        .Q(\sumpipe3_5_reg[24]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[25]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[25]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_80),
        .Q(\sumpipe3_5_reg[25]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[2]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[2]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_103),
        .Q(\sumpipe3_5_reg[2]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[3]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[3]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_102),
        .Q(\sumpipe3_5_reg[3]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[4]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[4]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_101),
        .Q(\sumpipe3_5_reg[4]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[5]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[5]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_100),
        .Q(\sumpipe3_5_reg[5]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[6]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[6]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_99),
        .Q(\sumpipe3_5_reg[6]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[7]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[7]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_98),
        .Q(\sumpipe3_5_reg[7]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[8]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[8]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_97),
        .Q(\sumpipe3_5_reg[8]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  (* srl_bus_name = "\inst/Input_Filter/sumpipe3_5_reg " *) 
  (* srl_name = "\inst/Input_Filter/sumpipe3_5_reg[9]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 " *) 
  SRL16E \sumpipe3_5_reg[9]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AD_CLK_in),
        .D(sumpipe1_17_reg_n_96),
        .Q(\sumpipe3_5_reg[9]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ));
  FDRE \sumpipe4_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[0]),
        .Q(sumpipe4_1[0]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[10]),
        .Q(sumpipe4_1[10]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[11]),
        .Q(sumpipe4_1[11]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[12]),
        .Q(sumpipe4_1[12]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[13]),
        .Q(sumpipe4_1[13]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[14]),
        .Q(sumpipe4_1[14]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[15]),
        .Q(sumpipe4_1[15]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[16]),
        .Q(sumpipe4_1[16]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[17]),
        .Q(sumpipe4_1[17]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[18]),
        .Q(sumpipe4_1[18]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[19]),
        .Q(sumpipe4_1[19]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[1]),
        .Q(sumpipe4_1[1]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[20]),
        .Q(sumpipe4_1[20]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[21]),
        .Q(sumpipe4_1[21]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[22]),
        .Q(sumpipe4_1[22]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[23]),
        .Q(sumpipe4_1[23]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[24]),
        .Q(sumpipe4_1[24]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[25]),
        .Q(sumpipe4_1[25]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[26]),
        .Q(sumpipe4_1[26]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[27]),
        .Q(sumpipe4_1[27]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[28]),
        .Q(sumpipe4_1[28]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[29]),
        .Q(sumpipe4_1[29]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[2]),
        .Q(sumpipe4_1[2]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[3]),
        .Q(sumpipe4_1[3]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[4]),
        .Q(sumpipe4_1[4]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[5]),
        .Q(sumpipe4_1[5]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[6]),
        .Q(sumpipe4_1[6]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[7]),
        .Q(sumpipe4_1[7]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[8]),
        .Q(sumpipe4_1[8]),
        .R(Reset_In));
  FDRE \sumpipe4_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_1[9]),
        .Q(sumpipe4_1[9]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[0]),
        .Q(sumpipe4_2[0]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[10]),
        .Q(sumpipe4_2[10]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[11]),
        .Q(sumpipe4_2[11]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[12]),
        .Q(sumpipe4_2[12]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[13]),
        .Q(sumpipe4_2[13]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[14]),
        .Q(sumpipe4_2[14]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[15]),
        .Q(sumpipe4_2[15]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[16]),
        .Q(sumpipe4_2[16]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[17]),
        .Q(sumpipe4_2[17]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[18]),
        .Q(sumpipe4_2[18]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[19]),
        .Q(sumpipe4_2[19]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[1]),
        .Q(sumpipe4_2[1]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[20]),
        .Q(sumpipe4_2[20]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[21]),
        .Q(sumpipe4_2[21]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[22]),
        .Q(sumpipe4_2[22]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[23]),
        .Q(sumpipe4_2[23]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[24]),
        .Q(sumpipe4_2[24]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[25]),
        .Q(sumpipe4_2[25]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[26]),
        .Q(sumpipe4_2[26]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[27]),
        .Q(sumpipe4_2[27]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[28]),
        .Q(sumpipe4_2[28]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[29]),
        .Q(sumpipe4_2[29]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[2]),
        .Q(sumpipe4_2[2]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[3]),
        .Q(sumpipe4_2[3]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[4]),
        .Q(sumpipe4_2[4]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[5]),
        .Q(sumpipe4_2[5]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[6]),
        .Q(sumpipe4_2[6]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[7]),
        .Q(sumpipe4_2[7]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[8]),
        .Q(sumpipe4_2[8]),
        .R(Reset_In));
  FDRE \sumpipe4_2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum4_2[9]),
        .Q(sumpipe4_2[9]),
        .R(Reset_In));
  FDRE \sumpipe4_3_reg[0]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[0]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[0]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[10]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[10]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[10]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[11]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[11]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[11]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[12]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[12]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[12]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[13]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[13]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[13]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[14]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[14]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[14]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[15]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[15]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[15]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[16]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[16]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[16]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[17]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[17]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[17]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[18]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[18]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[18]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[19]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[19]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[1]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[1]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[1]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[20]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[20]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[20]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[21]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[21]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[21]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[22]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[22]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[22]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[23]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[23]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[24]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[24]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[24]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[25]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[25]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[25]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[2]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[2]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[2]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[3]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[3]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[3]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[4]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[4]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[4]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[5]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[5]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[5]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[6]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[6]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[6]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[7]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[7]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[7]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[8]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[8]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[8]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe4_3_reg[9]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sumpipe3_5_reg[9]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe4_3_reg[9]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate
       (.I0(\sumpipe4_3_reg[25]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__0
       (.I0(\sumpipe4_3_reg[24]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__1
       (.I0(\sumpipe4_3_reg[23]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__10
       (.I0(\sumpipe4_3_reg[14]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__11
       (.I0(\sumpipe4_3_reg[13]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__12
       (.I0(\sumpipe4_3_reg[12]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__13
       (.I0(\sumpipe4_3_reg[11]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__14
       (.I0(\sumpipe4_3_reg[10]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__15
       (.I0(\sumpipe4_3_reg[9]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__16
       (.I0(\sumpipe4_3_reg[8]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__17
       (.I0(\sumpipe4_3_reg[7]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__18
       (.I0(\sumpipe4_3_reg[6]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__19
       (.I0(\sumpipe4_3_reg[5]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__2
       (.I0(\sumpipe4_3_reg[22]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__20
       (.I0(\sumpipe4_3_reg[4]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__21
       (.I0(\sumpipe4_3_reg[3]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__22
       (.I0(\sumpipe4_3_reg[2]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__23
       (.I0(\sumpipe4_3_reg[1]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__24
       (.I0(\sumpipe4_3_reg[0]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__3
       (.I0(\sumpipe4_3_reg[21]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__4
       (.I0(\sumpipe4_3_reg[20]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__5
       (.I0(\sumpipe4_3_reg[19]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__6
       (.I0(\sumpipe4_3_reg[18]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__7
       (.I0(\sumpipe4_3_reg[17]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__8
       (.I0(\sumpipe4_3_reg[16]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe4_3_reg_gate__9
       (.I0(\sumpipe4_3_reg[15]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe4_3_reg_gate__9_n_0));
  FDRE \sumpipe5_1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[0]),
        .Q(sumpipe5_1[0]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[10]),
        .Q(sumpipe5_1[10]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[11]),
        .Q(sumpipe5_1[11]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[12]),
        .Q(sumpipe5_1[12]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[13]),
        .Q(sumpipe5_1[13]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[14]),
        .Q(sumpipe5_1[14]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[15]),
        .Q(sumpipe5_1[15]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[16]),
        .Q(sumpipe5_1[16]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[17]),
        .Q(sumpipe5_1[17]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[18]),
        .Q(sumpipe5_1[18]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[19]),
        .Q(sumpipe5_1[19]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[1]),
        .Q(sumpipe5_1[1]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[20]),
        .Q(sumpipe5_1[20]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[21]),
        .Q(sumpipe5_1[21]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[22]),
        .Q(sumpipe5_1[22]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[23]),
        .Q(sumpipe5_1[23]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[24]),
        .Q(sumpipe5_1[24]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[25]),
        .Q(sumpipe5_1[25]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[26]),
        .Q(sumpipe5_1[26]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[27]),
        .Q(sumpipe5_1[27]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[28]),
        .Q(sumpipe5_1[28]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[29]),
        .Q(sumpipe5_1[29]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[2]),
        .Q(sumpipe5_1[2]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[3]),
        .Q(sumpipe5_1[3]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[4]),
        .Q(sumpipe5_1[4]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[5]),
        .Q(sumpipe5_1[5]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[6]),
        .Q(sumpipe5_1[6]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[7]),
        .Q(sumpipe5_1[7]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[8]),
        .Q(sumpipe5_1[8]),
        .R(Reset_In));
  FDRE \sumpipe5_1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sum5_1[9]),
        .Q(sumpipe5_1[9]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__24_n_0),
        .Q(sumpipe5_2[0]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__14_n_0),
        .Q(sumpipe5_2[10]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__13_n_0),
        .Q(sumpipe5_2[11]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__12_n_0),
        .Q(sumpipe5_2[12]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__11_n_0),
        .Q(sumpipe5_2[13]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__10_n_0),
        .Q(sumpipe5_2[14]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__9_n_0),
        .Q(sumpipe5_2[15]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__8_n_0),
        .Q(sumpipe5_2[16]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__7_n_0),
        .Q(sumpipe5_2[17]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__6_n_0),
        .Q(sumpipe5_2[18]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__5_n_0),
        .Q(sumpipe5_2[19]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__23_n_0),
        .Q(sumpipe5_2[1]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__4_n_0),
        .Q(sumpipe5_2[20]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__3_n_0),
        .Q(sumpipe5_2[21]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__2_n_0),
        .Q(sumpipe5_2[22]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__1_n_0),
        .Q(sumpipe5_2[23]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__0_n_0),
        .Q(sumpipe5_2[24]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate_n_0),
        .Q(sumpipe5_2[25]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__22_n_0),
        .Q(sumpipe5_2[2]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__21_n_0),
        .Q(sumpipe5_2[3]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__20_n_0),
        .Q(sumpipe5_2[4]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__19_n_0),
        .Q(sumpipe5_2[5]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__18_n_0),
        .Q(sumpipe5_2[6]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__17_n_0),
        .Q(sumpipe5_2[7]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__16_n_0),
        .Q(sumpipe5_2[8]),
        .R(Reset_In));
  FDRE \sumpipe5_2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sumpipe4_3_reg_gate__15_n_0),
        .Q(sumpipe5_2[9]),
        .R(Reset_In));
  FDRE \sumpipe6_1_reg[16]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[16]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[16]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[17]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[17]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[17]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[18]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[18]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[18]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[19]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[19]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[19]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[20]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[20]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[20]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[21]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[21]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[21]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[22]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[22]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[22]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[23]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[23]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[23]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[24]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[24]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[24]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[25]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[25]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[25]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[26]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[26]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[26]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[27]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[27]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[27]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[28]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[28]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[28]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \sumpipe6_1_reg[29]_inst_Input_Filter_delay_pipeline_reg_r_1 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sum6_1_reg[29]_srl2___inst_Input_Filter_delay_pipeline_reg_r_0_n_0 ),
        .Q(\sumpipe6_1_reg[29]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate
       (.I0(\sumpipe6_1_reg[29]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__0
       (.I0(\sumpipe6_1_reg[28]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__1
       (.I0(\sumpipe6_1_reg[27]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__10
       (.I0(\sumpipe6_1_reg[18]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__11
       (.I0(\sumpipe6_1_reg[17]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__12
       (.I0(\sumpipe6_1_reg[16]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__2
       (.I0(\sumpipe6_1_reg[26]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__3
       (.I0(\sumpipe6_1_reg[25]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__4
       (.I0(\sumpipe6_1_reg[24]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__5
       (.I0(\sumpipe6_1_reg[23]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__6
       (.I0(\sumpipe6_1_reg[22]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__7
       (.I0(\sumpipe6_1_reg[21]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__8
       (.I0(\sumpipe6_1_reg[20]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sumpipe6_1_reg_gate__9
       (.I0(\sumpipe6_1_reg[19]_inst_Input_Filter_delay_pipeline_reg_r_1_n_0 ),
        .I1(delay_pipeline_reg_r_1_n_0),
        .O(sumpipe6_1_reg_gate__9_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mixer
   (P,
    AD_CLK_in,
    Reset_In,
    ADC_Stream_in);
  output [13:0]P;
  input AD_CLK_in;
  input Reset_In;
  input [13:0]ADC_Stream_in;

  wire [13:0]ADC_Stream_in;
  wire AD_CLK_in;
  wire Dout_reg_n_100;
  wire Dout_reg_n_101;
  wire Dout_reg_n_102;
  wire Dout_reg_n_103;
  wire Dout_reg_n_104;
  wire Dout_reg_n_105;
  wire Dout_reg_n_92;
  wire Dout_reg_n_93;
  wire Dout_reg_n_94;
  wire Dout_reg_n_95;
  wire Dout_reg_n_96;
  wire Dout_reg_n_97;
  wire Dout_reg_n_98;
  wire Dout_reg_n_99;
  wire [13:0]P;
  wire Reset_In;
  wire NLW_Dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_Dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_Dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_Dout_reg_P_UNCONNECTED;
  wire [47:0]NLW_Dout_reg_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Dout_reg
       (.A({ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in[13],ADC_Stream_in}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Dout_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_Dout_reg_P_UNCONNECTED[47:28],P,Dout_reg_n_92,Dout_reg_n_93,Dout_reg_n_94,Dout_reg_n_95,Dout_reg_n_96,Dout_reg_n_97,Dout_reg_n_98,Dout_reg_n_99,Dout_reg_n_100,Dout_reg_n_101,Dout_reg_n_102,Dout_reg_n_103,Dout_reg_n_104,Dout_reg_n_105}),
        .PATTERNBDETECT(NLW_Dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(Reset_In),
        .UNDERFLOW(NLW_Dout_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Mixer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mixer_0
   (O,
    Dout_reg_0,
    Dout_reg_1,
    Dout_reg_2,
    Dout_reg_3,
    Dout_reg_4,
    Dout_reg_5,
    AD_CLK_in,
    Reset_In,
    B,
    A,
    section_out1_reg_23_sp_1,
    section_out1_reg);
  output [3:0]O;
  output [3:0]Dout_reg_0;
  output [3:0]Dout_reg_1;
  output [3:0]Dout_reg_2;
  output [3:0]Dout_reg_3;
  output [3:0]Dout_reg_4;
  output [1:0]Dout_reg_5;
  input AD_CLK_in;
  input Reset_In;
  input [13:0]B;
  input [13:0]A;
  input section_out1_reg_23_sp_1;
  input [25:0]section_out1_reg;

  wire [13:0]A;
  wire AD_CLK_in;
  wire [13:0]B;
  wire [3:0]Dout_reg_0;
  wire [3:0]Dout_reg_1;
  wire [3:0]Dout_reg_2;
  wire [3:0]Dout_reg_3;
  wire [3:0]Dout_reg_4;
  wire [1:0]Dout_reg_5;
  wire Dout_reg_n_100;
  wire Dout_reg_n_101;
  wire Dout_reg_n_102;
  wire Dout_reg_n_103;
  wire Dout_reg_n_104;
  wire Dout_reg_n_105;
  wire Dout_reg_n_78;
  wire Dout_reg_n_79;
  wire Dout_reg_n_80;
  wire Dout_reg_n_81;
  wire Dout_reg_n_82;
  wire Dout_reg_n_83;
  wire Dout_reg_n_84;
  wire Dout_reg_n_85;
  wire Dout_reg_n_86;
  wire Dout_reg_n_87;
  wire Dout_reg_n_88;
  wire Dout_reg_n_89;
  wire Dout_reg_n_90;
  wire Dout_reg_n_91;
  wire Dout_reg_n_92;
  wire Dout_reg_n_93;
  wire Dout_reg_n_94;
  wire Dout_reg_n_95;
  wire Dout_reg_n_96;
  wire Dout_reg_n_97;
  wire Dout_reg_n_98;
  wire Dout_reg_n_99;
  wire [3:0]O;
  wire Reset_In;
  wire \section_out1[0]_i_2__0_n_0 ;
  wire \section_out1[0]_i_3__0_n_0 ;
  wire \section_out1[0]_i_4__0_n_0 ;
  wire \section_out1[0]_i_5__0_n_0 ;
  wire \section_out1[0]_i_6__0_n_0 ;
  wire \section_out1[0]_i_7__0_n_0 ;
  wire \section_out1[0]_i_8__0_n_0 ;
  wire \section_out1[0]_i_9__0_n_0 ;
  wire \section_out1[12]_i_2__0_n_0 ;
  wire \section_out1[12]_i_3__0_n_0 ;
  wire \section_out1[12]_i_4__0_n_0 ;
  wire \section_out1[12]_i_5__0_n_0 ;
  wire \section_out1[12]_i_6__0_n_0 ;
  wire \section_out1[12]_i_7__0_n_0 ;
  wire \section_out1[12]_i_8__0_n_0 ;
  wire \section_out1[12]_i_9__0_n_0 ;
  wire \section_out1[16]_i_2__0_n_0 ;
  wire \section_out1[16]_i_3__0_n_0 ;
  wire \section_out1[16]_i_4__0_n_0 ;
  wire \section_out1[16]_i_5__0_n_0 ;
  wire \section_out1[16]_i_6__0_n_0 ;
  wire \section_out1[16]_i_7__0_n_0 ;
  wire \section_out1[16]_i_8__0_n_0 ;
  wire \section_out1[16]_i_9__0_n_0 ;
  wire \section_out1[20]_i_2__0_n_0 ;
  wire \section_out1[20]_i_3__0_n_0 ;
  wire \section_out1[20]_i_4__0_n_0 ;
  wire \section_out1[20]_i_5__0_n_0 ;
  wire \section_out1[20]_i_6__0_n_0 ;
  wire \section_out1[20]_i_7__0_n_0 ;
  wire \section_out1[20]_i_8__0_n_0 ;
  wire \section_out1[20]_i_9__0_n_0 ;
  wire \section_out1[24]_i_2__0_n_0 ;
  wire \section_out1[24]_i_3__0_n_0 ;
  wire \section_out1[24]_i_4__0_n_0 ;
  wire \section_out1[4]_i_2__0_n_0 ;
  wire \section_out1[4]_i_3__0_n_0 ;
  wire \section_out1[4]_i_4__0_n_0 ;
  wire \section_out1[4]_i_5__0_n_0 ;
  wire \section_out1[4]_i_6__0_n_0 ;
  wire \section_out1[4]_i_7__0_n_0 ;
  wire \section_out1[4]_i_8__0_n_0 ;
  wire \section_out1[4]_i_9__0_n_0 ;
  wire \section_out1[8]_i_2__0_n_0 ;
  wire \section_out1[8]_i_3__0_n_0 ;
  wire \section_out1[8]_i_4__0_n_0 ;
  wire \section_out1[8]_i_5__0_n_0 ;
  wire \section_out1[8]_i_6__0_n_0 ;
  wire \section_out1[8]_i_7__0_n_0 ;
  wire \section_out1[8]_i_8__0_n_0 ;
  wire \section_out1[8]_i_9__0_n_0 ;
  wire [25:0]section_out1_reg;
  wire \section_out1_reg[0]_i_1__0_n_0 ;
  wire \section_out1_reg[0]_i_1__0_n_1 ;
  wire \section_out1_reg[0]_i_1__0_n_2 ;
  wire \section_out1_reg[0]_i_1__0_n_3 ;
  wire \section_out1_reg[12]_i_1__0_n_0 ;
  wire \section_out1_reg[12]_i_1__0_n_1 ;
  wire \section_out1_reg[12]_i_1__0_n_2 ;
  wire \section_out1_reg[12]_i_1__0_n_3 ;
  wire \section_out1_reg[16]_i_1__0_n_0 ;
  wire \section_out1_reg[16]_i_1__0_n_1 ;
  wire \section_out1_reg[16]_i_1__0_n_2 ;
  wire \section_out1_reg[16]_i_1__0_n_3 ;
  wire \section_out1_reg[20]_i_1__0_n_0 ;
  wire \section_out1_reg[20]_i_1__0_n_1 ;
  wire \section_out1_reg[20]_i_1__0_n_2 ;
  wire \section_out1_reg[20]_i_1__0_n_3 ;
  wire \section_out1_reg[24]_i_1__0_n_3 ;
  wire \section_out1_reg[4]_i_1__0_n_0 ;
  wire \section_out1_reg[4]_i_1__0_n_1 ;
  wire \section_out1_reg[4]_i_1__0_n_2 ;
  wire \section_out1_reg[4]_i_1__0_n_3 ;
  wire \section_out1_reg[8]_i_1__0_n_0 ;
  wire \section_out1_reg[8]_i_1__0_n_1 ;
  wire \section_out1_reg[8]_i_1__0_n_2 ;
  wire \section_out1_reg[8]_i_1__0_n_3 ;
  wire section_out1_reg_23_sn_1;
  wire NLW_Dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_Dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_Dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_Dout_reg_P_UNCONNECTED;
  wire [47:0]NLW_Dout_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_section_out1_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_section_out1_reg[24]_i_1__0_O_UNCONNECTED ;

  assign section_out1_reg_23_sn_1 = section_out1_reg_23_sp_1;
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Dout_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Dout_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_Dout_reg_P_UNCONNECTED[47:28],Dout_reg_n_78,Dout_reg_n_79,Dout_reg_n_80,Dout_reg_n_81,Dout_reg_n_82,Dout_reg_n_83,Dout_reg_n_84,Dout_reg_n_85,Dout_reg_n_86,Dout_reg_n_87,Dout_reg_n_88,Dout_reg_n_89,Dout_reg_n_90,Dout_reg_n_91,Dout_reg_n_92,Dout_reg_n_93,Dout_reg_n_94,Dout_reg_n_95,Dout_reg_n_96,Dout_reg_n_97,Dout_reg_n_98,Dout_reg_n_99,Dout_reg_n_100,Dout_reg_n_101,Dout_reg_n_102,Dout_reg_n_103,Dout_reg_n_104,Dout_reg_n_105}),
        .PATTERNBDETECT(NLW_Dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Dout_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[0]_i_2__0 
       (.I0(Dout_reg_n_90),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[0]_i_3__0 
       (.I0(Dout_reg_n_91),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[0]_i_4__0 
       (.I0(Dout_reg_n_92),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[0]_i_5__0 
       (.I0(Dout_reg_n_93),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[0]_i_6__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_90),
        .I2(section_out1_reg[3]),
        .O(\section_out1[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[0]_i_7__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_91),
        .I2(section_out1_reg[2]),
        .O(\section_out1[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[0]_i_8__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_92),
        .I2(section_out1_reg[1]),
        .O(\section_out1[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[0]_i_9__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_93),
        .I2(section_out1_reg[0]),
        .O(\section_out1[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[12]_i_2__0 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[12]_i_3__0 
       (.I0(Dout_reg_n_79),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[12]_i_4__0 
       (.I0(Dout_reg_n_80),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[12]_i_5__0 
       (.I0(Dout_reg_n_81),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[12]_i_6__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[15]),
        .O(\section_out1[12]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[12]_i_7__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_79),
        .I2(section_out1_reg[14]),
        .O(\section_out1[12]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[12]_i_8__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_80),
        .I2(section_out1_reg[13]),
        .O(\section_out1[12]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[12]_i_9__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_81),
        .I2(section_out1_reg[12]),
        .O(\section_out1[12]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[16]_i_2__0 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[16]_i_3__0 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[16]_i_4__0 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[16]_i_5__0 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[16]_i_6__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[19]),
        .O(\section_out1[16]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[16]_i_7__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[18]),
        .O(\section_out1[16]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[16]_i_8__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[17]),
        .O(\section_out1[16]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[16]_i_9__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[16]),
        .O(\section_out1[16]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[20]_i_2__0 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[20]_i_3__0 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[20]_i_4__0 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[20]_i_5__0 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[20]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[20]_i_6__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[23]),
        .O(\section_out1[20]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[20]_i_7__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[22]),
        .O(\section_out1[20]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[20]_i_8__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[21]),
        .O(\section_out1[20]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[20]_i_9__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[20]),
        .O(\section_out1[20]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[24]_i_2__0 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[24]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[24]_i_3__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[25]),
        .O(\section_out1[24]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[24]_i_4__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[24]),
        .O(\section_out1[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[4]_i_2__0 
       (.I0(Dout_reg_n_86),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[4]_i_3__0 
       (.I0(Dout_reg_n_87),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[4]_i_4__0 
       (.I0(Dout_reg_n_88),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[4]_i_5__0 
       (.I0(Dout_reg_n_89),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[4]_i_6__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_86),
        .I2(section_out1_reg[7]),
        .O(\section_out1[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[4]_i_7__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_87),
        .I2(section_out1_reg[6]),
        .O(\section_out1[4]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[4]_i_8__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_88),
        .I2(section_out1_reg[5]),
        .O(\section_out1[4]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[4]_i_9__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_89),
        .I2(section_out1_reg[4]),
        .O(\section_out1[4]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[8]_i_2__0 
       (.I0(Dout_reg_n_82),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[8]_i_3__0 
       (.I0(Dout_reg_n_83),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[8]_i_4__0 
       (.I0(Dout_reg_n_84),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[8]_i_5__0 
       (.I0(Dout_reg_n_85),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[8]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[8]_i_6__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_82),
        .I2(section_out1_reg[11]),
        .O(\section_out1[8]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[8]_i_7__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_83),
        .I2(section_out1_reg[10]),
        .O(\section_out1[8]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[8]_i_8__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_84),
        .I2(section_out1_reg[9]),
        .O(\section_out1[8]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[8]_i_9__0 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_85),
        .I2(section_out1_reg[8]),
        .O(\section_out1[8]_i_9__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\section_out1_reg[0]_i_1__0_n_0 ,\section_out1_reg[0]_i_1__0_n_1 ,\section_out1_reg[0]_i_1__0_n_2 ,\section_out1_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\section_out1[0]_i_2__0_n_0 ,\section_out1[0]_i_3__0_n_0 ,\section_out1[0]_i_4__0_n_0 ,\section_out1[0]_i_5__0_n_0 }),
        .O(O),
        .S({\section_out1[0]_i_6__0_n_0 ,\section_out1[0]_i_7__0_n_0 ,\section_out1[0]_i_8__0_n_0 ,\section_out1[0]_i_9__0_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[12]_i_1__0 
       (.CI(\section_out1_reg[8]_i_1__0_n_0 ),
        .CO({\section_out1_reg[12]_i_1__0_n_0 ,\section_out1_reg[12]_i_1__0_n_1 ,\section_out1_reg[12]_i_1__0_n_2 ,\section_out1_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\section_out1[12]_i_2__0_n_0 ,\section_out1[12]_i_3__0_n_0 ,\section_out1[12]_i_4__0_n_0 ,\section_out1[12]_i_5__0_n_0 }),
        .O(Dout_reg_2),
        .S({\section_out1[12]_i_6__0_n_0 ,\section_out1[12]_i_7__0_n_0 ,\section_out1[12]_i_8__0_n_0 ,\section_out1[12]_i_9__0_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[16]_i_1__0 
       (.CI(\section_out1_reg[12]_i_1__0_n_0 ),
        .CO({\section_out1_reg[16]_i_1__0_n_0 ,\section_out1_reg[16]_i_1__0_n_1 ,\section_out1_reg[16]_i_1__0_n_2 ,\section_out1_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\section_out1[16]_i_2__0_n_0 ,\section_out1[16]_i_3__0_n_0 ,\section_out1[16]_i_4__0_n_0 ,\section_out1[16]_i_5__0_n_0 }),
        .O(Dout_reg_3),
        .S({\section_out1[16]_i_6__0_n_0 ,\section_out1[16]_i_7__0_n_0 ,\section_out1[16]_i_8__0_n_0 ,\section_out1[16]_i_9__0_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[20]_i_1__0 
       (.CI(\section_out1_reg[16]_i_1__0_n_0 ),
        .CO({\section_out1_reg[20]_i_1__0_n_0 ,\section_out1_reg[20]_i_1__0_n_1 ,\section_out1_reg[20]_i_1__0_n_2 ,\section_out1_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\section_out1[20]_i_2__0_n_0 ,\section_out1[20]_i_3__0_n_0 ,\section_out1[20]_i_4__0_n_0 ,\section_out1[20]_i_5__0_n_0 }),
        .O(Dout_reg_4),
        .S({\section_out1[20]_i_6__0_n_0 ,\section_out1[20]_i_7__0_n_0 ,\section_out1[20]_i_8__0_n_0 ,\section_out1[20]_i_9__0_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[24]_i_1__0 
       (.CI(\section_out1_reg[20]_i_1__0_n_0 ),
        .CO({\NLW_section_out1_reg[24]_i_1__0_CO_UNCONNECTED [3:1],\section_out1_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\section_out1[24]_i_2__0_n_0 }),
        .O({\NLW_section_out1_reg[24]_i_1__0_O_UNCONNECTED [3:2],Dout_reg_5}),
        .S({1'b0,1'b0,\section_out1[24]_i_3__0_n_0 ,\section_out1[24]_i_4__0_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[4]_i_1__0 
       (.CI(\section_out1_reg[0]_i_1__0_n_0 ),
        .CO({\section_out1_reg[4]_i_1__0_n_0 ,\section_out1_reg[4]_i_1__0_n_1 ,\section_out1_reg[4]_i_1__0_n_2 ,\section_out1_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\section_out1[4]_i_2__0_n_0 ,\section_out1[4]_i_3__0_n_0 ,\section_out1[4]_i_4__0_n_0 ,\section_out1[4]_i_5__0_n_0 }),
        .O(Dout_reg_0),
        .S({\section_out1[4]_i_6__0_n_0 ,\section_out1[4]_i_7__0_n_0 ,\section_out1[4]_i_8__0_n_0 ,\section_out1[4]_i_9__0_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[8]_i_1__0 
       (.CI(\section_out1_reg[4]_i_1__0_n_0 ),
        .CO({\section_out1_reg[8]_i_1__0_n_0 ,\section_out1_reg[8]_i_1__0_n_1 ,\section_out1_reg[8]_i_1__0_n_2 ,\section_out1_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\section_out1[8]_i_2__0_n_0 ,\section_out1[8]_i_3__0_n_0 ,\section_out1[8]_i_4__0_n_0 ,\section_out1[8]_i_5__0_n_0 }),
        .O(Dout_reg_1),
        .S({\section_out1[8]_i_6__0_n_0 ,\section_out1[8]_i_7__0_n_0 ,\section_out1[8]_i_8__0_n_0 ,\section_out1[8]_i_9__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "Mixer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mixer_2
   (O,
    Dout_reg_0,
    Dout_reg_1,
    Dout_reg_2,
    Dout_reg_3,
    Dout_reg_4,
    Dout_reg_5,
    AD_CLK_in,
    Reset_In,
    Dout_reg_6,
    A,
    section_out1_reg_23_sp_1,
    section_out1_reg);
  output [3:0]O;
  output [3:0]Dout_reg_0;
  output [3:0]Dout_reg_1;
  output [3:0]Dout_reg_2;
  output [3:0]Dout_reg_3;
  output [3:0]Dout_reg_4;
  output [1:0]Dout_reg_5;
  input AD_CLK_in;
  input Reset_In;
  input [13:0]Dout_reg_6;
  input [13:0]A;
  input section_out1_reg_23_sp_1;
  input [25:0]section_out1_reg;

  wire [13:0]A;
  wire AD_CLK_in;
  wire [3:0]Dout_reg_0;
  wire [3:0]Dout_reg_1;
  wire [3:0]Dout_reg_2;
  wire [3:0]Dout_reg_3;
  wire [3:0]Dout_reg_4;
  wire [1:0]Dout_reg_5;
  wire [13:0]Dout_reg_6;
  wire Dout_reg_n_100;
  wire Dout_reg_n_101;
  wire Dout_reg_n_102;
  wire Dout_reg_n_103;
  wire Dout_reg_n_104;
  wire Dout_reg_n_105;
  wire Dout_reg_n_78;
  wire Dout_reg_n_79;
  wire Dout_reg_n_80;
  wire Dout_reg_n_81;
  wire Dout_reg_n_82;
  wire Dout_reg_n_83;
  wire Dout_reg_n_84;
  wire Dout_reg_n_85;
  wire Dout_reg_n_86;
  wire Dout_reg_n_87;
  wire Dout_reg_n_88;
  wire Dout_reg_n_89;
  wire Dout_reg_n_90;
  wire Dout_reg_n_91;
  wire Dout_reg_n_92;
  wire Dout_reg_n_93;
  wire Dout_reg_n_94;
  wire Dout_reg_n_95;
  wire Dout_reg_n_96;
  wire Dout_reg_n_97;
  wire Dout_reg_n_98;
  wire Dout_reg_n_99;
  wire [3:0]O;
  wire Reset_In;
  wire [15:0]in;
  wire \section_out1[0]_i_6_n_0 ;
  wire \section_out1[0]_i_7_n_0 ;
  wire \section_out1[0]_i_8_n_0 ;
  wire \section_out1[0]_i_9_n_0 ;
  wire \section_out1[12]_i_2_n_0 ;
  wire \section_out1[12]_i_6_n_0 ;
  wire \section_out1[12]_i_7_n_0 ;
  wire \section_out1[12]_i_8_n_0 ;
  wire \section_out1[12]_i_9_n_0 ;
  wire \section_out1[16]_i_2_n_0 ;
  wire \section_out1[16]_i_3_n_0 ;
  wire \section_out1[16]_i_4_n_0 ;
  wire \section_out1[16]_i_5_n_0 ;
  wire \section_out1[16]_i_6_n_0 ;
  wire \section_out1[16]_i_7_n_0 ;
  wire \section_out1[16]_i_8_n_0 ;
  wire \section_out1[16]_i_9_n_0 ;
  wire \section_out1[20]_i_2_n_0 ;
  wire \section_out1[20]_i_3_n_0 ;
  wire \section_out1[20]_i_4_n_0 ;
  wire \section_out1[20]_i_5_n_0 ;
  wire \section_out1[20]_i_6_n_0 ;
  wire \section_out1[20]_i_7_n_0 ;
  wire \section_out1[20]_i_8_n_0 ;
  wire \section_out1[20]_i_9_n_0 ;
  wire \section_out1[24]_i_3_n_0 ;
  wire \section_out1[24]_i_4_n_0 ;
  wire \section_out1[4]_i_6_n_0 ;
  wire \section_out1[4]_i_7_n_0 ;
  wire \section_out1[4]_i_8_n_0 ;
  wire \section_out1[4]_i_9_n_0 ;
  wire \section_out1[8]_i_6_n_0 ;
  wire \section_out1[8]_i_7_n_0 ;
  wire \section_out1[8]_i_8_n_0 ;
  wire \section_out1[8]_i_9_n_0 ;
  wire [25:0]section_out1_reg;
  wire \section_out1_reg[0]_i_1_n_0 ;
  wire \section_out1_reg[0]_i_1_n_1 ;
  wire \section_out1_reg[0]_i_1_n_2 ;
  wire \section_out1_reg[0]_i_1_n_3 ;
  wire \section_out1_reg[12]_i_1_n_0 ;
  wire \section_out1_reg[12]_i_1_n_1 ;
  wire \section_out1_reg[12]_i_1_n_2 ;
  wire \section_out1_reg[12]_i_1_n_3 ;
  wire \section_out1_reg[16]_i_1_n_0 ;
  wire \section_out1_reg[16]_i_1_n_1 ;
  wire \section_out1_reg[16]_i_1_n_2 ;
  wire \section_out1_reg[16]_i_1_n_3 ;
  wire \section_out1_reg[20]_i_1_n_0 ;
  wire \section_out1_reg[20]_i_1_n_1 ;
  wire \section_out1_reg[20]_i_1_n_2 ;
  wire \section_out1_reg[20]_i_1_n_3 ;
  wire \section_out1_reg[24]_i_1_n_3 ;
  wire \section_out1_reg[4]_i_1_n_0 ;
  wire \section_out1_reg[4]_i_1_n_1 ;
  wire \section_out1_reg[4]_i_1_n_2 ;
  wire \section_out1_reg[4]_i_1_n_3 ;
  wire \section_out1_reg[8]_i_1_n_0 ;
  wire \section_out1_reg[8]_i_1_n_1 ;
  wire \section_out1_reg[8]_i_1_n_2 ;
  wire \section_out1_reg[8]_i_1_n_3 ;
  wire section_out1_reg_23_sn_1;
  wire NLW_Dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_Dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_Dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_Dout_reg_P_UNCONNECTED;
  wire [47:0]NLW_Dout_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_section_out1_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_section_out1_reg[24]_i_1_O_UNCONNECTED ;

  assign section_out1_reg_23_sn_1 = section_out1_reg_23_sp_1;
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Dout_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Dout_reg_6[13],Dout_reg_6[13],Dout_reg_6[13],Dout_reg_6[13],Dout_reg_6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Dout_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_Dout_reg_P_UNCONNECTED[47:28],Dout_reg_n_78,Dout_reg_n_79,Dout_reg_n_80,Dout_reg_n_81,Dout_reg_n_82,Dout_reg_n_83,Dout_reg_n_84,Dout_reg_n_85,Dout_reg_n_86,Dout_reg_n_87,Dout_reg_n_88,Dout_reg_n_89,Dout_reg_n_90,Dout_reg_n_91,Dout_reg_n_92,Dout_reg_n_93,Dout_reg_n_94,Dout_reg_n_95,Dout_reg_n_96,Dout_reg_n_97,Dout_reg_n_98,Dout_reg_n_99,Dout_reg_n_100,Dout_reg_n_101,Dout_reg_n_102,Dout_reg_n_103,Dout_reg_n_104,Dout_reg_n_105}),
        .PATTERNBDETECT(NLW_Dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Reset_In),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Reset_In),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Dout_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[0]_i_2 
       (.I0(Dout_reg_n_90),
        .I1(section_out1_reg_23_sn_1),
        .O(in[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[0]_i_3 
       (.I0(Dout_reg_n_91),
        .I1(section_out1_reg_23_sn_1),
        .O(in[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[0]_i_4 
       (.I0(Dout_reg_n_92),
        .I1(section_out1_reg_23_sn_1),
        .O(in[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[0]_i_5 
       (.I0(Dout_reg_n_93),
        .I1(section_out1_reg_23_sn_1),
        .O(in[0]));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[0]_i_6 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_90),
        .I2(section_out1_reg[3]),
        .O(\section_out1[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[0]_i_7 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_91),
        .I2(section_out1_reg[2]),
        .O(\section_out1[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[0]_i_8 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_92),
        .I2(section_out1_reg[1]),
        .O(\section_out1[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[0]_i_9 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_93),
        .I2(section_out1_reg[0]),
        .O(\section_out1[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[12]_i_2 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[12]_i_3 
       (.I0(Dout_reg_n_79),
        .I1(section_out1_reg_23_sn_1),
        .O(in[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[12]_i_4 
       (.I0(Dout_reg_n_80),
        .I1(section_out1_reg_23_sn_1),
        .O(in[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[12]_i_5 
       (.I0(Dout_reg_n_81),
        .I1(section_out1_reg_23_sn_1),
        .O(in[12]));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[12]_i_6 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[15]),
        .O(\section_out1[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[12]_i_7 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_79),
        .I2(section_out1_reg[14]),
        .O(\section_out1[12]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[12]_i_8 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_80),
        .I2(section_out1_reg[13]),
        .O(\section_out1[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[12]_i_9 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_81),
        .I2(section_out1_reg[12]),
        .O(\section_out1[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[16]_i_2 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[16]_i_3 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[16]_i_4 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[16]_i_5 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[16]_i_6 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[19]),
        .O(\section_out1[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[16]_i_7 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[18]),
        .O(\section_out1[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[16]_i_8 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[17]),
        .O(\section_out1[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[16]_i_9 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[16]),
        .O(\section_out1[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[20]_i_2 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[20]_i_3 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[20]_i_4 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[20]_i_5 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(\section_out1[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[20]_i_6 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[23]),
        .O(\section_out1[20]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[20]_i_7 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[22]),
        .O(\section_out1[20]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[20]_i_8 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[21]),
        .O(\section_out1[20]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[20]_i_9 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[20]),
        .O(\section_out1[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[24]_i_2 
       (.I0(Dout_reg_n_78),
        .I1(section_out1_reg_23_sn_1),
        .O(in[15]));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[24]_i_3 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[25]),
        .O(\section_out1[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[24]_i_4 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_78),
        .I2(section_out1_reg[24]),
        .O(\section_out1[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[4]_i_2 
       (.I0(Dout_reg_n_86),
        .I1(section_out1_reg_23_sn_1),
        .O(in[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[4]_i_3 
       (.I0(Dout_reg_n_87),
        .I1(section_out1_reg_23_sn_1),
        .O(in[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[4]_i_4 
       (.I0(Dout_reg_n_88),
        .I1(section_out1_reg_23_sn_1),
        .O(in[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[4]_i_5 
       (.I0(Dout_reg_n_89),
        .I1(section_out1_reg_23_sn_1),
        .O(in[4]));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[4]_i_6 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_86),
        .I2(section_out1_reg[7]),
        .O(\section_out1[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[4]_i_7 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_87),
        .I2(section_out1_reg[6]),
        .O(\section_out1[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[4]_i_8 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_88),
        .I2(section_out1_reg[5]),
        .O(\section_out1[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[4]_i_9 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_89),
        .I2(section_out1_reg[4]),
        .O(\section_out1[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[8]_i_2 
       (.I0(Dout_reg_n_82),
        .I1(section_out1_reg_23_sn_1),
        .O(in[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[8]_i_3 
       (.I0(Dout_reg_n_83),
        .I1(section_out1_reg_23_sn_1),
        .O(in[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[8]_i_4 
       (.I0(Dout_reg_n_84),
        .I1(section_out1_reg_23_sn_1),
        .O(in[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \section_out1[8]_i_5 
       (.I0(Dout_reg_n_85),
        .I1(section_out1_reg_23_sn_1),
        .O(in[8]));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[8]_i_6 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_82),
        .I2(section_out1_reg[11]),
        .O(\section_out1[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[8]_i_7 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_83),
        .I2(section_out1_reg[10]),
        .O(\section_out1[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[8]_i_8 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_84),
        .I2(section_out1_reg[9]),
        .O(\section_out1[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out1[8]_i_9 
       (.I0(section_out1_reg_23_sn_1),
        .I1(Dout_reg_n_85),
        .I2(section_out1_reg[8]),
        .O(\section_out1[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\section_out1_reg[0]_i_1_n_0 ,\section_out1_reg[0]_i_1_n_1 ,\section_out1_reg[0]_i_1_n_2 ,\section_out1_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O(O),
        .S({\section_out1[0]_i_6_n_0 ,\section_out1[0]_i_7_n_0 ,\section_out1[0]_i_8_n_0 ,\section_out1[0]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[12]_i_1 
       (.CI(\section_out1_reg[8]_i_1_n_0 ),
        .CO({\section_out1_reg[12]_i_1_n_0 ,\section_out1_reg[12]_i_1_n_1 ,\section_out1_reg[12]_i_1_n_2 ,\section_out1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\section_out1[12]_i_2_n_0 ,in[14:12]}),
        .O(Dout_reg_2),
        .S({\section_out1[12]_i_6_n_0 ,\section_out1[12]_i_7_n_0 ,\section_out1[12]_i_8_n_0 ,\section_out1[12]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[16]_i_1 
       (.CI(\section_out1_reg[12]_i_1_n_0 ),
        .CO({\section_out1_reg[16]_i_1_n_0 ,\section_out1_reg[16]_i_1_n_1 ,\section_out1_reg[16]_i_1_n_2 ,\section_out1_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\section_out1[16]_i_2_n_0 ,\section_out1[16]_i_3_n_0 ,\section_out1[16]_i_4_n_0 ,\section_out1[16]_i_5_n_0 }),
        .O(Dout_reg_3),
        .S({\section_out1[16]_i_6_n_0 ,\section_out1[16]_i_7_n_0 ,\section_out1[16]_i_8_n_0 ,\section_out1[16]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[20]_i_1 
       (.CI(\section_out1_reg[16]_i_1_n_0 ),
        .CO({\section_out1_reg[20]_i_1_n_0 ,\section_out1_reg[20]_i_1_n_1 ,\section_out1_reg[20]_i_1_n_2 ,\section_out1_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\section_out1[20]_i_2_n_0 ,\section_out1[20]_i_3_n_0 ,\section_out1[20]_i_4_n_0 ,\section_out1[20]_i_5_n_0 }),
        .O(Dout_reg_4),
        .S({\section_out1[20]_i_6_n_0 ,\section_out1[20]_i_7_n_0 ,\section_out1[20]_i_8_n_0 ,\section_out1[20]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[24]_i_1 
       (.CI(\section_out1_reg[20]_i_1_n_0 ),
        .CO({\NLW_section_out1_reg[24]_i_1_CO_UNCONNECTED [3:1],\section_out1_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,in[15]}),
        .O({\NLW_section_out1_reg[24]_i_1_O_UNCONNECTED [3:2],Dout_reg_5}),
        .S({1'b0,1'b0,\section_out1[24]_i_3_n_0 ,\section_out1[24]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[4]_i_1 
       (.CI(\section_out1_reg[0]_i_1_n_0 ),
        .CO({\section_out1_reg[4]_i_1_n_0 ,\section_out1_reg[4]_i_1_n_1 ,\section_out1_reg[4]_i_1_n_2 ,\section_out1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O(Dout_reg_0),
        .S({\section_out1[4]_i_6_n_0 ,\section_out1[4]_i_7_n_0 ,\section_out1[4]_i_8_n_0 ,\section_out1[4]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[8]_i_1 
       (.CI(\section_out1_reg[4]_i_1_n_0 ),
        .CO({\section_out1_reg[8]_i_1_n_0 ,\section_out1_reg[8]_i_1_n_1 ,\section_out1_reg[8]_i_1_n_2 ,\section_out1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O(Dout_reg_1),
        .S({\section_out1[8]_i_6_n_0 ,\section_out1[8]_i_7_n_0 ,\section_out1[8]_i_8_n_0 ,\section_out1[8]_i_9_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO
   (DOBDO,
    E,
    B,
    \DelayPipe2_reg[0]_0 ,
    AD_CLK_in,
    Reset_In,
    Q,
    \phase_reg[31]_0 );
  output [12:0]DOBDO;
  output [0:0]E;
  output [13:0]B;
  output [13:0]\DelayPipe2_reg[0]_0 ;
  input AD_CLK_in;
  input Reset_In;
  input [7:0]Q;
  input [31:0]\phase_reg[31]_0 ;

  wire AD_CLK_in;
  wire [13:0]B;
  wire [12:0]DOBDO;
  wire \DelayPipe1_reg_n_0_[0] ;
  wire \DelayPipe1_reg_n_0_[1] ;
  wire [13:0]\DelayPipe2_reg[0]_0 ;
  wire \DelayPipe2_reg_n_0_[0] ;
  wire [0:0]E;
  wire \OffsetPhase_reg_n_0_[22] ;
  wire \OffsetPhase_reg_n_0_[23] ;
  wire \OffsetPhase_reg_n_0_[24] ;
  wire \OffsetPhase_reg_n_0_[25] ;
  wire \OffsetPhase_reg_n_0_[26] ;
  wire \OffsetPhase_reg_n_0_[27] ;
  wire \OffsetPhase_reg_n_0_[28] ;
  wire \OffsetPhase_reg_n_0_[29] ;
  wire \OffsetPhase_reg_n_0_[30] ;
  wire \OffsetPhase_reg_n_0_[31] ;
  wire [7:0]Q;
  wire \Quadrature_addr[0]_i_1_n_0 ;
  wire \Quadrature_addr[1]_i_1_n_0 ;
  wire \Quadrature_addr[2]_i_1_n_0 ;
  wire \Quadrature_addr[3]_i_1_n_0 ;
  wire \Quadrature_addr[4]_i_1_n_0 ;
  wire \Quadrature_addr[5]_i_1_n_0 ;
  wire \Quadrature_addr[6]_i_1_n_0 ;
  wire \Quadrature_addr[7]_i_1_n_0 ;
  wire \Quadrature_addr_reg_n_0_[0] ;
  wire \Quadrature_addr_reg_n_0_[1] ;
  wire \Quadrature_addr_reg_n_0_[2] ;
  wire \Quadrature_addr_reg_n_0_[3] ;
  wire \Quadrature_addr_reg_n_0_[4] ;
  wire \Quadrature_addr_reg_n_0_[5] ;
  wire \Quadrature_addr_reg_n_0_[6] ;
  wire \Quadrature_addr_reg_n_0_[7] ;
  wire [12:0]\^Quadrature_buffer_reg ;
  wire Reset_In;
  wire \dataAddr[0]_i_1_n_0 ;
  wire \dataAddr[1]_i_1_n_0 ;
  wire \dataAddr[2]_i_1_n_0 ;
  wire \dataAddr[3]_i_1_n_0 ;
  wire \dataAddr[4]_i_1_n_0 ;
  wire \dataAddr[5]_i_1_n_0 ;
  wire \dataAddr[6]_i_1_n_0 ;
  wire \dataAddr[7]_i_1_n_0 ;
  wire \dataAddr_reg_n_0_[0] ;
  wire \dataAddr_reg_n_0_[1] ;
  wire \dataAddr_reg_n_0_[2] ;
  wire \dataAddr_reg_n_0_[3] ;
  wire \dataAddr_reg_n_0_[4] ;
  wire \dataAddr_reg_n_0_[5] ;
  wire \dataAddr_reg_n_0_[6] ;
  wire \dataAddr_reg_n_0_[7] ;
  wire [12:0]\^databuffer_reg ;
  wire \phase[0]_i_2_n_0 ;
  wire \phase[0]_i_3_n_0 ;
  wire \phase[0]_i_4_n_0 ;
  wire \phase[0]_i_5_n_0 ;
  wire \phase[12]_i_2_n_0 ;
  wire \phase[12]_i_3_n_0 ;
  wire \phase[12]_i_4_n_0 ;
  wire \phase[12]_i_5_n_0 ;
  wire \phase[16]_i_2_n_0 ;
  wire \phase[16]_i_3_n_0 ;
  wire \phase[16]_i_4_n_0 ;
  wire \phase[16]_i_5_n_0 ;
  wire \phase[20]_i_2_n_0 ;
  wire \phase[20]_i_3_n_0 ;
  wire \phase[20]_i_4_n_0 ;
  wire \phase[20]_i_5_n_0 ;
  wire \phase[24]_i_2_n_0 ;
  wire \phase[24]_i_3_n_0 ;
  wire \phase[24]_i_4_n_0 ;
  wire \phase[24]_i_5_n_0 ;
  wire \phase[28]_i_2_n_0 ;
  wire \phase[28]_i_3_n_0 ;
  wire \phase[28]_i_4_n_0 ;
  wire \phase[28]_i_5_n_0 ;
  wire \phase[4]_i_2_n_0 ;
  wire \phase[4]_i_3_n_0 ;
  wire \phase[4]_i_4_n_0 ;
  wire \phase[4]_i_5_n_0 ;
  wire \phase[8]_i_2_n_0 ;
  wire \phase[8]_i_3_n_0 ;
  wire \phase[8]_i_4_n_0 ;
  wire \phase[8]_i_5_n_0 ;
  wire [31:22]phase_reg;
  wire \phase_reg[0]_i_1_n_0 ;
  wire \phase_reg[0]_i_1_n_1 ;
  wire \phase_reg[0]_i_1_n_2 ;
  wire \phase_reg[0]_i_1_n_3 ;
  wire \phase_reg[0]_i_1_n_4 ;
  wire \phase_reg[0]_i_1_n_5 ;
  wire \phase_reg[0]_i_1_n_6 ;
  wire \phase_reg[0]_i_1_n_7 ;
  wire \phase_reg[12]_i_1_n_0 ;
  wire \phase_reg[12]_i_1_n_1 ;
  wire \phase_reg[12]_i_1_n_2 ;
  wire \phase_reg[12]_i_1_n_3 ;
  wire \phase_reg[12]_i_1_n_4 ;
  wire \phase_reg[12]_i_1_n_5 ;
  wire \phase_reg[12]_i_1_n_6 ;
  wire \phase_reg[12]_i_1_n_7 ;
  wire \phase_reg[16]_i_1_n_0 ;
  wire \phase_reg[16]_i_1_n_1 ;
  wire \phase_reg[16]_i_1_n_2 ;
  wire \phase_reg[16]_i_1_n_3 ;
  wire \phase_reg[16]_i_1_n_4 ;
  wire \phase_reg[16]_i_1_n_5 ;
  wire \phase_reg[16]_i_1_n_6 ;
  wire \phase_reg[16]_i_1_n_7 ;
  wire \phase_reg[20]_i_1_n_0 ;
  wire \phase_reg[20]_i_1_n_1 ;
  wire \phase_reg[20]_i_1_n_2 ;
  wire \phase_reg[20]_i_1_n_3 ;
  wire \phase_reg[20]_i_1_n_4 ;
  wire \phase_reg[20]_i_1_n_5 ;
  wire \phase_reg[20]_i_1_n_6 ;
  wire \phase_reg[20]_i_1_n_7 ;
  wire \phase_reg[24]_i_1_n_0 ;
  wire \phase_reg[24]_i_1_n_1 ;
  wire \phase_reg[24]_i_1_n_2 ;
  wire \phase_reg[24]_i_1_n_3 ;
  wire \phase_reg[24]_i_1_n_4 ;
  wire \phase_reg[24]_i_1_n_5 ;
  wire \phase_reg[24]_i_1_n_6 ;
  wire \phase_reg[24]_i_1_n_7 ;
  wire \phase_reg[28]_i_1_n_1 ;
  wire \phase_reg[28]_i_1_n_2 ;
  wire \phase_reg[28]_i_1_n_3 ;
  wire \phase_reg[28]_i_1_n_4 ;
  wire \phase_reg[28]_i_1_n_5 ;
  wire \phase_reg[28]_i_1_n_6 ;
  wire \phase_reg[28]_i_1_n_7 ;
  wire [31:0]\phase_reg[31]_0 ;
  wire \phase_reg[4]_i_1_n_0 ;
  wire \phase_reg[4]_i_1_n_1 ;
  wire \phase_reg[4]_i_1_n_2 ;
  wire \phase_reg[4]_i_1_n_3 ;
  wire \phase_reg[4]_i_1_n_4 ;
  wire \phase_reg[4]_i_1_n_5 ;
  wire \phase_reg[4]_i_1_n_6 ;
  wire \phase_reg[4]_i_1_n_7 ;
  wire \phase_reg[8]_i_1_n_0 ;
  wire \phase_reg[8]_i_1_n_1 ;
  wire \phase_reg[8]_i_1_n_2 ;
  wire \phase_reg[8]_i_1_n_3 ;
  wire \phase_reg[8]_i_1_n_4 ;
  wire \phase_reg[8]_i_1_n_5 ;
  wire \phase_reg[8]_i_1_n_6 ;
  wire \phase_reg[8]_i_1_n_7 ;
  wire \phase_reg_n_0_[0] ;
  wire \phase_reg_n_0_[10] ;
  wire \phase_reg_n_0_[11] ;
  wire \phase_reg_n_0_[12] ;
  wire \phase_reg_n_0_[13] ;
  wire \phase_reg_n_0_[14] ;
  wire \phase_reg_n_0_[15] ;
  wire \phase_reg_n_0_[16] ;
  wire \phase_reg_n_0_[17] ;
  wire \phase_reg_n_0_[18] ;
  wire \phase_reg_n_0_[19] ;
  wire \phase_reg_n_0_[1] ;
  wire \phase_reg_n_0_[20] ;
  wire \phase_reg_n_0_[21] ;
  wire \phase_reg_n_0_[2] ;
  wire \phase_reg_n_0_[3] ;
  wire \phase_reg_n_0_[4] ;
  wire \phase_reg_n_0_[5] ;
  wire \phase_reg_n_0_[6] ;
  wire \phase_reg_n_0_[7] ;
  wire \phase_reg_n_0_[8] ;
  wire \phase_reg_n_0_[9] ;
  wire [15:13]NLW_Quadrature_buffer_reg_DOADO_UNCONNECTED;
  wire [15:13]NLW_Quadrature_buffer_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Quadrature_buffer_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Quadrature_buffer_reg_DOPBDOP_UNCONNECTED;
  wire [15:13]NLW_databuffer_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_databuffer_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_databuffer_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_databuffer_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]\NLW_phase_reg[28]_i_1_CO_UNCONNECTED ;

  FDRE \DelayPipe1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\OffsetPhase_reg_n_0_[30] ),
        .Q(\DelayPipe1_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \DelayPipe1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\OffsetPhase_reg_n_0_[31] ),
        .Q(\DelayPipe1_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE \DelayPipe2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\DelayPipe1_reg_n_0_[0] ),
        .Q(\DelayPipe2_reg_n_0_[0] ),
        .R(Reset_In));
  FDRE \DelayPipe2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\DelayPipe1_reg_n_0_[1] ),
        .Q(B[13]),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_1
       (.I0(\DelayPipe2_reg_n_0_[0] ),
        .I1(B[13]),
        .O(\DelayPipe2_reg[0]_0 [13]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_10
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [4]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_10__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_11
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [3]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_11__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_12
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [2]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_12__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_13
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [1]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_13__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_14
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [0]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_1__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [12]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_2
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [12]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_2__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [11]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_3
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [11]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_3__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [10]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_4
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [10]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_4__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [9]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_5
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [9]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_5__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [8]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_6
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [8]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_6__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_7
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [7]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_7__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_8
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [6]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_8__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h96)) 
    Dout_reg_i_9
       (.I0(B[13]),
        .I1(\^Quadrature_buffer_reg [5]),
        .I2(\DelayPipe2_reg_n_0_[0] ),
        .O(\DelayPipe2_reg[0]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    Dout_reg_i_9__0
       (.I0(B[13]),
        .I1(\^databuffer_reg [4]),
        .O(B[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \OffsetPhase[31]_i_1 
       (.I0(Reset_In),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[22] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(phase_reg[22]),
        .Q(\OffsetPhase_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[23] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(phase_reg[23]),
        .Q(\OffsetPhase_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[24] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(phase_reg[24]),
        .Q(\OffsetPhase_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[25] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(phase_reg[25]),
        .Q(\OffsetPhase_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[26] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(phase_reg[26]),
        .Q(\OffsetPhase_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[27] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(phase_reg[27]),
        .Q(\OffsetPhase_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[28] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(phase_reg[28]),
        .Q(\OffsetPhase_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[29] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(phase_reg[29]),
        .Q(\OffsetPhase_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[30] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(phase_reg[30]),
        .Q(\OffsetPhase_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[31] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(phase_reg[31]),
        .Q(\OffsetPhase_reg_n_0_[31] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Quadrature_addr[0]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[22] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\Quadrature_addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Quadrature_addr[1]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[23] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\Quadrature_addr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Quadrature_addr[2]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[24] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\Quadrature_addr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Quadrature_addr[3]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[25] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\Quadrature_addr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Quadrature_addr[4]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[26] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\Quadrature_addr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Quadrature_addr[5]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[27] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\Quadrature_addr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Quadrature_addr[6]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[28] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\Quadrature_addr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Quadrature_addr[7]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[29] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\Quadrature_addr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Quadrature_addr_reg[0] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\Quadrature_addr[0]_i_1_n_0 ),
        .Q(\Quadrature_addr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Quadrature_addr_reg[1] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\Quadrature_addr[1]_i_1_n_0 ),
        .Q(\Quadrature_addr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Quadrature_addr_reg[2] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\Quadrature_addr[2]_i_1_n_0 ),
        .Q(\Quadrature_addr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Quadrature_addr_reg[3] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\Quadrature_addr[3]_i_1_n_0 ),
        .Q(\Quadrature_addr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Quadrature_addr_reg[4] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\Quadrature_addr[4]_i_1_n_0 ),
        .Q(\Quadrature_addr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Quadrature_addr_reg[5] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\Quadrature_addr[5]_i_1_n_0 ),
        .Q(\Quadrature_addr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Quadrature_addr_reg[6] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\Quadrature_addr[6]_i_1_n_0 ),
        .Q(\Quadrature_addr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Quadrature_addr_reg[7] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\Quadrature_addr[7]_i_1_n_0 ),
        .Q(\Quadrature_addr_reg_n_0_[7] ),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3328" *) 
  (* RTL_RAM_NAME = "inst/PLL_NCO/Quadrature_buffer_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0178015F0146012D011400FB00E200C900B00097007E0064004B003200190000),
    .INIT_01(256'h030602EE02D502BC02A3028B0272025902400227020E01F501DC01C301AA0191),
    .INIT_02(256'h048D0475045C0444042C041403FB03E303CB03B2039A0381036903500338031F),
    .INIT_03(256'h060805F105D905C205AA0593057B0564054C0534051C050504ED04D504BD04A5),
    .INIT_04(256'h0774075E07480731071B070406EE06D706C006A90692067B0664064D0636061F),
    .INIT_05(256'h08CE08B908A4088F087A0864084F08390824080E07F807E207CD07B707A0078A),
    .INIT_06(256'h0A1209FF09EB09D709C409B0099C09870973095F094A09360921090D08F808E3),
    .INIT_07(256'h0B3E0B2C0B1A0B080AF50AE30AD10ABE0AAB0A990A860A730A600A4C0A390A26),
    .INIT_08(256'h0C4D0C3D0C2D0C1D0C0C0BFC0BEB0BDA0BC90BB80BA70B960B840B730B610B50),
    .INIT_09(256'h0D3F0D310D220D140D050CF70CE80CD90CCA0CBB0CAC0C9C0C8D0C7D0C6D0C5D),
    .INIT_0A(256'h0E100E040DF70DEB0DDF0DD20DC50DB80DAB0D9E0D910D840D760D690D5B0D4D),
    .INIT_0B(256'h0EBE0EB40EAA0EA00E950E8B0E810E760E6B0E600E550E4A0E3E0E330E270E1B),
    .INIT_0C(256'h0F470F400F380F300F280F200F180F100F070EFE0EF60EED0EE30EDA0ED10EC7),
    .INIT_0D(256'h0FAB0FA60FA10F9C0F960F900F8A0F840F7E0F780F710F6B0F640F5D0F560F4F),
    .INIT_0E(256'h0FE90FE60FE30FE00FDD0FDA0FD60FD30FCF0FCB0FC70FC30FBE0FBA0FB50FB0),
    .INIT_0F(256'h0FFF0FFF0FFE0FFE0FFD0FFC0FFB0FFA0FF90FF70FF60FF40FF20FF00FEE0FEB),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    Quadrature_buffer_reg
       (.ADDRARDADDR({1'b0,1'b0,\Quadrature_addr_reg_n_0_[7] ,\Quadrature_addr_reg_n_0_[6] ,\Quadrature_addr_reg_n_0_[5] ,\Quadrature_addr_reg_n_0_[4] ,\Quadrature_addr_reg_n_0_[3] ,\Quadrature_addr_reg_n_0_[2] ,\Quadrature_addr_reg_n_0_[1] ,\Quadrature_addr_reg_n_0_[0] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(AD_CLK_in),
        .CLKBWRCLK(AD_CLK_in),
        .DIADI({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_Quadrature_buffer_reg_DOADO_UNCONNECTED[15:13],\^Quadrature_buffer_reg }),
        .DOBDO({NLW_Quadrature_buffer_reg_DOBDO_UNCONNECTED[15:13],DOBDO}),
        .DOPADOP(NLW_Quadrature_buffer_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Quadrature_buffer_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Reset_In),
        .RSTRAMB(Reset_In),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[0]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[22] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[1]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[23] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[2]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[24] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[3]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[25] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[4]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[26] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[5]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[27] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[6]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[28] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[7]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[29] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[0] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[0]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[1] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[1]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[2] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[2]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[3] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[3]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[4] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[4]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[5] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[5]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[6] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[6]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[7] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[7]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[7] ),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3328" *) 
  (* RTL_RAM_NAME = "inst/PLL_NCO/databuffer_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0178015F0146012D011400FB00E200C900B00097007E0064004B003200190000),
    .INIT_01(256'h030602EE02D502BC02A3028B0272025902400227020E01F501DC01C301AA0191),
    .INIT_02(256'h048D0475045C0444042C041403FB03E303CB03B2039A0381036903500338031F),
    .INIT_03(256'h060805F105D905C205AA0593057B0564054C0534051C050504ED04D504BD04A5),
    .INIT_04(256'h0774075E07480731071B070406EE06D706C006A90692067B0664064D0636061F),
    .INIT_05(256'h08CE08B908A4088F087A0864084F08390824080E07F807E207CD07B707A0078A),
    .INIT_06(256'h0A1209FF09EB09D709C409B0099C09870973095F094A09360921090D08F808E3),
    .INIT_07(256'h0B3E0B2C0B1A0B080AF50AE30AD10ABE0AAB0A990A860A730A600A4C0A390A26),
    .INIT_08(256'h0C4D0C3D0C2D0C1D0C0C0BFC0BEB0BDA0BC90BB80BA70B960B840B730B610B50),
    .INIT_09(256'h0D3F0D310D220D140D050CF70CE80CD90CCA0CBB0CAC0C9C0C8D0C7D0C6D0C5D),
    .INIT_0A(256'h0E100E040DF70DEB0DDF0DD20DC50DB80DAB0D9E0D910D840D760D690D5B0D4D),
    .INIT_0B(256'h0EBE0EB40EAA0EA00E950E8B0E810E760E6B0E600E550E4A0E3E0E330E270E1B),
    .INIT_0C(256'h0F470F400F380F300F280F200F180F100F070EFE0EF60EED0EE30EDA0ED10EC7),
    .INIT_0D(256'h0FAB0FA60FA10F9C0F960F900F8A0F840F7E0F780F710F6B0F640F5D0F560F4F),
    .INIT_0E(256'h0FE90FE60FE30FE00FDD0FDA0FD60FD30FCF0FCB0FC70FC30FBE0FBA0FB50FB0),
    .INIT_0F(256'h0FFF0FFF0FFE0FFE0FFD0FFC0FFB0FFA0FF90FF70FF60FF40FF20FF00FEE0FEB),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    databuffer_reg
       (.ADDRARDADDR({1'b0,1'b0,\dataAddr_reg_n_0_[7] ,\dataAddr_reg_n_0_[6] ,\dataAddr_reg_n_0_[5] ,\dataAddr_reg_n_0_[4] ,\dataAddr_reg_n_0_[3] ,\dataAddr_reg_n_0_[2] ,\dataAddr_reg_n_0_[1] ,\dataAddr_reg_n_0_[0] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(AD_CLK_in),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_databuffer_reg_DOADO_UNCONNECTED[15:13],\^databuffer_reg }),
        .DOBDO(NLW_databuffer_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_databuffer_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_databuffer_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Reset_In),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[0]_i_2 
       (.I0(\phase_reg[31]_0 [3]),
        .I1(\phase_reg_n_0_[3] ),
        .O(\phase[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[0]_i_3 
       (.I0(\phase_reg[31]_0 [2]),
        .I1(\phase_reg_n_0_[2] ),
        .O(\phase[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[0]_i_4 
       (.I0(\phase_reg[31]_0 [1]),
        .I1(\phase_reg_n_0_[1] ),
        .O(\phase[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[0]_i_5 
       (.I0(\phase_reg[31]_0 [0]),
        .I1(\phase_reg_n_0_[0] ),
        .O(\phase[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[12]_i_2 
       (.I0(\phase_reg[31]_0 [15]),
        .I1(\phase_reg_n_0_[15] ),
        .O(\phase[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[12]_i_3 
       (.I0(\phase_reg[31]_0 [14]),
        .I1(\phase_reg_n_0_[14] ),
        .O(\phase[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[12]_i_4 
       (.I0(\phase_reg[31]_0 [13]),
        .I1(\phase_reg_n_0_[13] ),
        .O(\phase[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[12]_i_5 
       (.I0(\phase_reg[31]_0 [12]),
        .I1(\phase_reg_n_0_[12] ),
        .O(\phase[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[16]_i_2 
       (.I0(\phase_reg[31]_0 [19]),
        .I1(\phase_reg_n_0_[19] ),
        .O(\phase[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[16]_i_3 
       (.I0(\phase_reg[31]_0 [18]),
        .I1(\phase_reg_n_0_[18] ),
        .O(\phase[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[16]_i_4 
       (.I0(\phase_reg[31]_0 [17]),
        .I1(\phase_reg_n_0_[17] ),
        .O(\phase[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[16]_i_5 
       (.I0(\phase_reg[31]_0 [16]),
        .I1(\phase_reg_n_0_[16] ),
        .O(\phase[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[20]_i_2 
       (.I0(\phase_reg[31]_0 [23]),
        .I1(phase_reg[23]),
        .O(\phase[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[20]_i_3 
       (.I0(\phase_reg[31]_0 [22]),
        .I1(phase_reg[22]),
        .O(\phase[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[20]_i_4 
       (.I0(\phase_reg[31]_0 [21]),
        .I1(\phase_reg_n_0_[21] ),
        .O(\phase[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[20]_i_5 
       (.I0(\phase_reg[31]_0 [20]),
        .I1(\phase_reg_n_0_[20] ),
        .O(\phase[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[24]_i_2 
       (.I0(\phase_reg[31]_0 [27]),
        .I1(phase_reg[27]),
        .O(\phase[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[24]_i_3 
       (.I0(\phase_reg[31]_0 [26]),
        .I1(phase_reg[26]),
        .O(\phase[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[24]_i_4 
       (.I0(\phase_reg[31]_0 [25]),
        .I1(phase_reg[25]),
        .O(\phase[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[24]_i_5 
       (.I0(\phase_reg[31]_0 [24]),
        .I1(phase_reg[24]),
        .O(\phase[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[28]_i_2 
       (.I0(\phase_reg[31]_0 [31]),
        .I1(phase_reg[31]),
        .O(\phase[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[28]_i_3 
       (.I0(\phase_reg[31]_0 [30]),
        .I1(phase_reg[30]),
        .O(\phase[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[28]_i_4 
       (.I0(\phase_reg[31]_0 [29]),
        .I1(phase_reg[29]),
        .O(\phase[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[28]_i_5 
       (.I0(\phase_reg[31]_0 [28]),
        .I1(phase_reg[28]),
        .O(\phase[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[4]_i_2 
       (.I0(\phase_reg[31]_0 [7]),
        .I1(\phase_reg_n_0_[7] ),
        .O(\phase[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[4]_i_3 
       (.I0(\phase_reg[31]_0 [6]),
        .I1(\phase_reg_n_0_[6] ),
        .O(\phase[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[4]_i_4 
       (.I0(\phase_reg[31]_0 [5]),
        .I1(\phase_reg_n_0_[5] ),
        .O(\phase[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[4]_i_5 
       (.I0(\phase_reg[31]_0 [4]),
        .I1(\phase_reg_n_0_[4] ),
        .O(\phase[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[8]_i_2 
       (.I0(\phase_reg[31]_0 [11]),
        .I1(\phase_reg_n_0_[11] ),
        .O(\phase[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[8]_i_3 
       (.I0(\phase_reg[31]_0 [10]),
        .I1(\phase_reg_n_0_[10] ),
        .O(\phase[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[8]_i_4 
       (.I0(\phase_reg[31]_0 [9]),
        .I1(\phase_reg_n_0_[9] ),
        .O(\phase[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[8]_i_5 
       (.I0(\phase_reg[31]_0 [8]),
        .I1(\phase_reg_n_0_[8] ),
        .O(\phase[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[0] ),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\phase_reg[0]_i_1_n_0 ,\phase_reg[0]_i_1_n_1 ,\phase_reg[0]_i_1_n_2 ,\phase_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\phase_reg[31]_0 [3:0]),
        .O({\phase_reg[0]_i_1_n_4 ,\phase_reg[0]_i_1_n_5 ,\phase_reg[0]_i_1_n_6 ,\phase_reg[0]_i_1_n_7 }),
        .S({\phase[0]_i_2_n_0 ,\phase[0]_i_3_n_0 ,\phase[0]_i_4_n_0 ,\phase[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[10] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[11] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[12] ),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[12]_i_1 
       (.CI(\phase_reg[8]_i_1_n_0 ),
        .CO({\phase_reg[12]_i_1_n_0 ,\phase_reg[12]_i_1_n_1 ,\phase_reg[12]_i_1_n_2 ,\phase_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\phase_reg[31]_0 [15:12]),
        .O({\phase_reg[12]_i_1_n_4 ,\phase_reg[12]_i_1_n_5 ,\phase_reg[12]_i_1_n_6 ,\phase_reg[12]_i_1_n_7 }),
        .S({\phase[12]_i_2_n_0 ,\phase[12]_i_3_n_0 ,\phase[12]_i_4_n_0 ,\phase[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[13] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[14] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[15] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[16] ),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[16]_i_1 
       (.CI(\phase_reg[12]_i_1_n_0 ),
        .CO({\phase_reg[16]_i_1_n_0 ,\phase_reg[16]_i_1_n_1 ,\phase_reg[16]_i_1_n_2 ,\phase_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\phase_reg[31]_0 [19:16]),
        .O({\phase_reg[16]_i_1_n_4 ,\phase_reg[16]_i_1_n_5 ,\phase_reg[16]_i_1_n_6 ,\phase_reg[16]_i_1_n_7 }),
        .S({\phase[16]_i_2_n_0 ,\phase[16]_i_3_n_0 ,\phase[16]_i_4_n_0 ,\phase[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[17] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[18] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[19] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[1] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[20] ),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[20]_i_1 
       (.CI(\phase_reg[16]_i_1_n_0 ),
        .CO({\phase_reg[20]_i_1_n_0 ,\phase_reg[20]_i_1_n_1 ,\phase_reg[20]_i_1_n_2 ,\phase_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\phase_reg[31]_0 [23:20]),
        .O({\phase_reg[20]_i_1_n_4 ,\phase_reg[20]_i_1_n_5 ,\phase_reg[20]_i_1_n_6 ,\phase_reg[20]_i_1_n_7 }),
        .S({\phase[20]_i_2_n_0 ,\phase[20]_i_3_n_0 ,\phase[20]_i_4_n_0 ,\phase[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[21] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1_n_5 ),
        .Q(phase_reg[22]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1_n_4 ),
        .Q(phase_reg[23]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1_n_7 ),
        .Q(phase_reg[24]),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[24]_i_1 
       (.CI(\phase_reg[20]_i_1_n_0 ),
        .CO({\phase_reg[24]_i_1_n_0 ,\phase_reg[24]_i_1_n_1 ,\phase_reg[24]_i_1_n_2 ,\phase_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\phase_reg[31]_0 [27:24]),
        .O({\phase_reg[24]_i_1_n_4 ,\phase_reg[24]_i_1_n_5 ,\phase_reg[24]_i_1_n_6 ,\phase_reg[24]_i_1_n_7 }),
        .S({\phase[24]_i_2_n_0 ,\phase[24]_i_3_n_0 ,\phase[24]_i_4_n_0 ,\phase[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1_n_6 ),
        .Q(phase_reg[25]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1_n_5 ),
        .Q(phase_reg[26]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1_n_4 ),
        .Q(phase_reg[27]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1_n_7 ),
        .Q(phase_reg[28]),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[28]_i_1 
       (.CI(\phase_reg[24]_i_1_n_0 ),
        .CO({\NLW_phase_reg[28]_i_1_CO_UNCONNECTED [3],\phase_reg[28]_i_1_n_1 ,\phase_reg[28]_i_1_n_2 ,\phase_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phase_reg[31]_0 [30:28]}),
        .O({\phase_reg[28]_i_1_n_4 ,\phase_reg[28]_i_1_n_5 ,\phase_reg[28]_i_1_n_6 ,\phase_reg[28]_i_1_n_7 }),
        .S({\phase[28]_i_2_n_0 ,\phase[28]_i_3_n_0 ,\phase[28]_i_4_n_0 ,\phase[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1_n_6 ),
        .Q(phase_reg[29]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[2] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1_n_5 ),
        .Q(phase_reg[30]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1_n_4 ),
        .Q(phase_reg[31]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[3] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[4] ),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[4]_i_1 
       (.CI(\phase_reg[0]_i_1_n_0 ),
        .CO({\phase_reg[4]_i_1_n_0 ,\phase_reg[4]_i_1_n_1 ,\phase_reg[4]_i_1_n_2 ,\phase_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\phase_reg[31]_0 [7:4]),
        .O({\phase_reg[4]_i_1_n_4 ,\phase_reg[4]_i_1_n_5 ,\phase_reg[4]_i_1_n_6 ,\phase_reg[4]_i_1_n_7 }),
        .S({\phase[4]_i_2_n_0 ,\phase[4]_i_3_n_0 ,\phase[4]_i_4_n_0 ,\phase[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[5] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[6] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[7] ),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[8] ),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[8]_i_1 
       (.CI(\phase_reg[4]_i_1_n_0 ),
        .CO({\phase_reg[8]_i_1_n_0 ,\phase_reg[8]_i_1_n_1 ,\phase_reg[8]_i_1_n_2 ,\phase_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\phase_reg[31]_0 [11:8]),
        .O({\phase_reg[8]_i_1_n_4 ,\phase_reg[8]_i_1_n_5 ,\phase_reg[8]_i_1_n_6 ,\phase_reg[8]_i_1_n_7 }),
        .S({\phase[8]_i_2_n_0 ,\phase[8]_i_3_n_0 ,\phase[8]_i_4_n_0 ,\phase[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[9] ),
        .R(Reset_In));
endmodule

(* ORIG_REF_NAME = "NCO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_1
   (Phase_Measured,
    \dataAddr_reg[7]_0 ,
    Locked_Carrier,
    Reset_In,
    AD_CLK_in,
    Q,
    E,
    DOBDO);
  output [31:0]Phase_Measured;
  output [7:0]\dataAddr_reg[7]_0 ;
  output [13:0]Locked_Carrier;
  input Reset_In;
  input AD_CLK_in;
  input [30:0]Q;
  input [0:0]E;
  input [12:0]DOBDO;

  wire AD_CLK_in;
  wire [12:0]DOBDO;
  wire [1:1]DelayPipe1;
  wire [1:1]DelayPipe2;
  wire \Dout[0]_i_1_n_0 ;
  wire \Dout[10]_i_1_n_0 ;
  wire \Dout[11]_i_1_n_0 ;
  wire \Dout[12]_i_1_n_0 ;
  wire \Dout[1]_i_1_n_0 ;
  wire \Dout[2]_i_1_n_0 ;
  wire \Dout[3]_i_1_n_0 ;
  wire \Dout[4]_i_1_n_0 ;
  wire \Dout[5]_i_1_n_0 ;
  wire \Dout[6]_i_1_n_0 ;
  wire \Dout[7]_i_1_n_0 ;
  wire \Dout[8]_i_1_n_0 ;
  wire \Dout[9]_i_1_n_0 ;
  wire [0:0]E;
  wire [29:22]L;
  wire [13:0]Locked_Carrier;
  wire [31:0]Phase_Measured;
  wire [30:0]Q;
  wire Reset_In;
  wire \dataAddr[0]_i_1_n_0 ;
  wire \dataAddr[1]_i_1_n_0 ;
  wire \dataAddr[2]_i_1_n_0 ;
  wire \dataAddr[3]_i_1_n_0 ;
  wire \dataAddr[4]_i_1_n_0 ;
  wire \dataAddr[5]_i_1_n_0 ;
  wire \dataAddr[6]_i_1_n_0 ;
  wire \dataAddr[7]_i_1_n_0 ;
  wire [7:0]\dataAddr_reg[7]_0 ;
  wire [1:0]p_0_in;
  wire \phase[11]_i_2_n_0 ;
  wire \phase[11]_i_3_n_0 ;
  wire \phase[11]_i_4_n_0 ;
  wire \phase[11]_i_5_n_0 ;
  wire \phase[15]_i_2_n_0 ;
  wire \phase[15]_i_3_n_0 ;
  wire \phase[15]_i_4_n_0 ;
  wire \phase[15]_i_5_n_0 ;
  wire \phase[19]_i_2_n_0 ;
  wire \phase[19]_i_3_n_0 ;
  wire \phase[19]_i_4_n_0 ;
  wire \phase[19]_i_5_n_0 ;
  wire \phase[23]_i_2_n_0 ;
  wire \phase[23]_i_3_n_0 ;
  wire \phase[23]_i_4_n_0 ;
  wire \phase[23]_i_5_n_0 ;
  wire \phase[27]_i_2_n_0 ;
  wire \phase[27]_i_3_n_0 ;
  wire \phase[27]_i_4_n_0 ;
  wire \phase[27]_i_5_n_0 ;
  wire \phase[31]_i_2_n_0 ;
  wire \phase[31]_i_3_n_0 ;
  wire \phase[31]_i_4_n_0 ;
  wire \phase[31]_i_5_n_0 ;
  wire \phase[3]_i_2_n_0 ;
  wire \phase[3]_i_3_n_0 ;
  wire \phase[3]_i_4_n_0 ;
  wire \phase[3]_i_5_n_0 ;
  wire \phase[7]_i_2_n_0 ;
  wire \phase[7]_i_3_n_0 ;
  wire \phase[7]_i_4_n_0 ;
  wire \phase[7]_i_5_n_0 ;
  wire \phase_reg[11]_i_1_n_0 ;
  wire \phase_reg[11]_i_1_n_1 ;
  wire \phase_reg[11]_i_1_n_2 ;
  wire \phase_reg[11]_i_1_n_3 ;
  wire \phase_reg[11]_i_1_n_4 ;
  wire \phase_reg[11]_i_1_n_5 ;
  wire \phase_reg[11]_i_1_n_6 ;
  wire \phase_reg[11]_i_1_n_7 ;
  wire \phase_reg[15]_i_1_n_0 ;
  wire \phase_reg[15]_i_1_n_1 ;
  wire \phase_reg[15]_i_1_n_2 ;
  wire \phase_reg[15]_i_1_n_3 ;
  wire \phase_reg[15]_i_1_n_4 ;
  wire \phase_reg[15]_i_1_n_5 ;
  wire \phase_reg[15]_i_1_n_6 ;
  wire \phase_reg[15]_i_1_n_7 ;
  wire \phase_reg[19]_i_1_n_0 ;
  wire \phase_reg[19]_i_1_n_1 ;
  wire \phase_reg[19]_i_1_n_2 ;
  wire \phase_reg[19]_i_1_n_3 ;
  wire \phase_reg[19]_i_1_n_4 ;
  wire \phase_reg[19]_i_1_n_5 ;
  wire \phase_reg[19]_i_1_n_6 ;
  wire \phase_reg[19]_i_1_n_7 ;
  wire \phase_reg[23]_i_1_n_0 ;
  wire \phase_reg[23]_i_1_n_1 ;
  wire \phase_reg[23]_i_1_n_2 ;
  wire \phase_reg[23]_i_1_n_3 ;
  wire \phase_reg[23]_i_1_n_4 ;
  wire \phase_reg[23]_i_1_n_5 ;
  wire \phase_reg[23]_i_1_n_6 ;
  wire \phase_reg[23]_i_1_n_7 ;
  wire \phase_reg[27]_i_1_n_0 ;
  wire \phase_reg[27]_i_1_n_1 ;
  wire \phase_reg[27]_i_1_n_2 ;
  wire \phase_reg[27]_i_1_n_3 ;
  wire \phase_reg[27]_i_1_n_4 ;
  wire \phase_reg[27]_i_1_n_5 ;
  wire \phase_reg[27]_i_1_n_6 ;
  wire \phase_reg[27]_i_1_n_7 ;
  wire \phase_reg[31]_i_1_n_1 ;
  wire \phase_reg[31]_i_1_n_2 ;
  wire \phase_reg[31]_i_1_n_3 ;
  wire \phase_reg[31]_i_1_n_4 ;
  wire \phase_reg[31]_i_1_n_5 ;
  wire \phase_reg[31]_i_1_n_6 ;
  wire \phase_reg[31]_i_1_n_7 ;
  wire \phase_reg[3]_i_1_n_0 ;
  wire \phase_reg[3]_i_1_n_1 ;
  wire \phase_reg[3]_i_1_n_2 ;
  wire \phase_reg[3]_i_1_n_3 ;
  wire \phase_reg[3]_i_1_n_4 ;
  wire \phase_reg[3]_i_1_n_5 ;
  wire \phase_reg[3]_i_1_n_6 ;
  wire \phase_reg[3]_i_1_n_7 ;
  wire \phase_reg[7]_i_1_n_0 ;
  wire \phase_reg[7]_i_1_n_1 ;
  wire \phase_reg[7]_i_1_n_2 ;
  wire \phase_reg[7]_i_1_n_3 ;
  wire \phase_reg[7]_i_1_n_4 ;
  wire \phase_reg[7]_i_1_n_5 ;
  wire \phase_reg[7]_i_1_n_6 ;
  wire \phase_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_phase_reg[31]_i_1_CO_UNCONNECTED ;

  FDRE \DelayPipe1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(DelayPipe1),
        .R(Reset_In));
  FDRE \DelayPipe2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(DelayPipe1),
        .Q(DelayPipe2),
        .R(Reset_In));
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[0]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[0]),
        .O(\Dout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[10]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[10]),
        .O(\Dout[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[11]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[11]),
        .O(\Dout[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[12]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[12]),
        .O(\Dout[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[1]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[1]),
        .O(\Dout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[2]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[2]),
        .O(\Dout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[3]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[3]),
        .O(\Dout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[4]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[4]),
        .O(\Dout[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[5]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[5]),
        .O(\Dout[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[6]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[6]),
        .O(\Dout[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[7]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[7]),
        .O(\Dout[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[8]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[8]),
        .O(\Dout[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[9]_i_1 
       (.I0(DelayPipe2),
        .I1(DOBDO[9]),
        .O(\Dout[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[0]_i_1_n_0 ),
        .Q(Locked_Carrier[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[10]_i_1_n_0 ),
        .Q(Locked_Carrier[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[11]_i_1_n_0 ),
        .Q(Locked_Carrier[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[12]_i_1_n_0 ),
        .Q(Locked_Carrier[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(DelayPipe2),
        .Q(Locked_Carrier[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[1]_i_1_n_0 ),
        .Q(Locked_Carrier[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[2]_i_1_n_0 ),
        .Q(Locked_Carrier[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[3]_i_1_n_0 ),
        .Q(Locked_Carrier[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[4]_i_1_n_0 ),
        .Q(Locked_Carrier[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[5]_i_1_n_0 ),
        .Q(Locked_Carrier[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[6]_i_1_n_0 ),
        .Q(Locked_Carrier[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[7]_i_1_n_0 ),
        .Q(Locked_Carrier[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[8]_i_1_n_0 ),
        .Q(Locked_Carrier[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Dout[9]_i_1_n_0 ),
        .Q(Locked_Carrier[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[22] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(Phase_Measured[22]),
        .Q(L[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[23] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(Phase_Measured[23]),
        .Q(L[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[24] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(Phase_Measured[24]),
        .Q(L[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[25] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(Phase_Measured[25]),
        .Q(L[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[26] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(Phase_Measured[26]),
        .Q(L[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[27] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(Phase_Measured[27]),
        .Q(L[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[28] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(Phase_Measured[28]),
        .Q(L[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[29] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(Phase_Measured[29]),
        .Q(L[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[30] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(Phase_Measured[30]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[31] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(Phase_Measured[31]),
        .Q(p_0_in[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[0]_i_1 
       (.I0(L[22]),
        .I1(p_0_in[0]),
        .O(\dataAddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[1]_i_1 
       (.I0(L[23]),
        .I1(p_0_in[0]),
        .O(\dataAddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[2]_i_1 
       (.I0(L[24]),
        .I1(p_0_in[0]),
        .O(\dataAddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[3]_i_1 
       (.I0(L[25]),
        .I1(p_0_in[0]),
        .O(\dataAddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[4]_i_1 
       (.I0(L[26]),
        .I1(p_0_in[0]),
        .O(\dataAddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[5]_i_1 
       (.I0(L[27]),
        .I1(p_0_in[0]),
        .O(\dataAddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[6]_i_1 
       (.I0(L[28]),
        .I1(p_0_in[0]),
        .O(\dataAddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[7]_i_1 
       (.I0(L[29]),
        .I1(p_0_in[0]),
        .O(\dataAddr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[0] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[0]_i_1_n_0 ),
        .Q(\dataAddr_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[1] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[1]_i_1_n_0 ),
        .Q(\dataAddr_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[2] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[2]_i_1_n_0 ),
        .Q(\dataAddr_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[3] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[3]_i_1_n_0 ),
        .Q(\dataAddr_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[4] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[4]_i_1_n_0 ),
        .Q(\dataAddr_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[5] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[5]_i_1_n_0 ),
        .Q(\dataAddr_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[6] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[6]_i_1_n_0 ),
        .Q(\dataAddr_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[7] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(\dataAddr[7]_i_1_n_0 ),
        .Q(\dataAddr_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[11]_i_2 
       (.I0(Q[11]),
        .I1(Phase_Measured[11]),
        .O(\phase[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[11]_i_3 
       (.I0(Q[10]),
        .I1(Phase_Measured[10]),
        .O(\phase[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[11]_i_4 
       (.I0(Q[9]),
        .I1(Phase_Measured[9]),
        .O(\phase[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[11]_i_5 
       (.I0(Q[8]),
        .I1(Phase_Measured[8]),
        .O(\phase[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[15]_i_2 
       (.I0(Q[15]),
        .I1(Phase_Measured[15]),
        .O(\phase[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[15]_i_3 
       (.I0(Q[14]),
        .I1(Phase_Measured[14]),
        .O(\phase[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[15]_i_4 
       (.I0(Q[13]),
        .I1(Phase_Measured[13]),
        .O(\phase[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[15]_i_5 
       (.I0(Q[12]),
        .I1(Phase_Measured[12]),
        .O(\phase[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[19]_i_2 
       (.I0(Q[19]),
        .I1(Phase_Measured[19]),
        .O(\phase[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[19]_i_3 
       (.I0(Q[18]),
        .I1(Phase_Measured[18]),
        .O(\phase[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[19]_i_4 
       (.I0(Q[17]),
        .I1(Phase_Measured[17]),
        .O(\phase[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[19]_i_5 
       (.I0(Q[16]),
        .I1(Phase_Measured[16]),
        .O(\phase[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[23]_i_2 
       (.I0(Q[23]),
        .I1(Phase_Measured[23]),
        .O(\phase[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[23]_i_3 
       (.I0(Q[22]),
        .I1(Phase_Measured[22]),
        .O(\phase[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[23]_i_4 
       (.I0(Q[21]),
        .I1(Phase_Measured[21]),
        .O(\phase[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[23]_i_5 
       (.I0(Q[20]),
        .I1(Phase_Measured[20]),
        .O(\phase[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[27]_i_2 
       (.I0(Q[27]),
        .I1(Phase_Measured[27]),
        .O(\phase[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[27]_i_3 
       (.I0(Q[26]),
        .I1(Phase_Measured[26]),
        .O(\phase[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[27]_i_4 
       (.I0(Q[25]),
        .I1(Phase_Measured[25]),
        .O(\phase[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[27]_i_5 
       (.I0(Q[24]),
        .I1(Phase_Measured[24]),
        .O(\phase[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[31]_i_2 
       (.I0(Q[30]),
        .I1(Phase_Measured[31]),
        .O(\phase[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[31]_i_3 
       (.I0(Q[30]),
        .I1(Phase_Measured[30]),
        .O(\phase[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[31]_i_4 
       (.I0(Q[29]),
        .I1(Phase_Measured[29]),
        .O(\phase[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[31]_i_5 
       (.I0(Q[28]),
        .I1(Phase_Measured[28]),
        .O(\phase[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[3]_i_2 
       (.I0(Q[3]),
        .I1(Phase_Measured[3]),
        .O(\phase[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[3]_i_3 
       (.I0(Q[2]),
        .I1(Phase_Measured[2]),
        .O(\phase[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[3]_i_4 
       (.I0(Q[1]),
        .I1(Phase_Measured[1]),
        .O(\phase[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[3]_i_5 
       (.I0(Q[0]),
        .I1(Phase_Measured[0]),
        .O(\phase[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[7]_i_2 
       (.I0(Q[7]),
        .I1(Phase_Measured[7]),
        .O(\phase[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[7]_i_3 
       (.I0(Q[6]),
        .I1(Phase_Measured[6]),
        .O(\phase[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[7]_i_4 
       (.I0(Q[5]),
        .I1(Phase_Measured[5]),
        .O(\phase[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[7]_i_5 
       (.I0(Q[4]),
        .I1(Phase_Measured[4]),
        .O(\phase[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[3]_i_1_n_7 ),
        .Q(Phase_Measured[0]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[11]_i_1_n_5 ),
        .Q(Phase_Measured[10]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[11]_i_1_n_4 ),
        .Q(Phase_Measured[11]),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[11]_i_1 
       (.CI(\phase_reg[7]_i_1_n_0 ),
        .CO({\phase_reg[11]_i_1_n_0 ,\phase_reg[11]_i_1_n_1 ,\phase_reg[11]_i_1_n_2 ,\phase_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({\phase_reg[11]_i_1_n_4 ,\phase_reg[11]_i_1_n_5 ,\phase_reg[11]_i_1_n_6 ,\phase_reg[11]_i_1_n_7 }),
        .S({\phase[11]_i_2_n_0 ,\phase[11]_i_3_n_0 ,\phase[11]_i_4_n_0 ,\phase[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[15]_i_1_n_7 ),
        .Q(Phase_Measured[12]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[15]_i_1_n_6 ),
        .Q(Phase_Measured[13]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[15]_i_1_n_5 ),
        .Q(Phase_Measured[14]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[15]_i_1_n_4 ),
        .Q(Phase_Measured[15]),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[15]_i_1 
       (.CI(\phase_reg[11]_i_1_n_0 ),
        .CO({\phase_reg[15]_i_1_n_0 ,\phase_reg[15]_i_1_n_1 ,\phase_reg[15]_i_1_n_2 ,\phase_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({\phase_reg[15]_i_1_n_4 ,\phase_reg[15]_i_1_n_5 ,\phase_reg[15]_i_1_n_6 ,\phase_reg[15]_i_1_n_7 }),
        .S({\phase[15]_i_2_n_0 ,\phase[15]_i_3_n_0 ,\phase[15]_i_4_n_0 ,\phase[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[19]_i_1_n_7 ),
        .Q(Phase_Measured[16]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[19]_i_1_n_6 ),
        .Q(Phase_Measured[17]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[19]_i_1_n_5 ),
        .Q(Phase_Measured[18]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[19]_i_1_n_4 ),
        .Q(Phase_Measured[19]),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[19]_i_1 
       (.CI(\phase_reg[15]_i_1_n_0 ),
        .CO({\phase_reg[19]_i_1_n_0 ,\phase_reg[19]_i_1_n_1 ,\phase_reg[19]_i_1_n_2 ,\phase_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({\phase_reg[19]_i_1_n_4 ,\phase_reg[19]_i_1_n_5 ,\phase_reg[19]_i_1_n_6 ,\phase_reg[19]_i_1_n_7 }),
        .S({\phase[19]_i_2_n_0 ,\phase[19]_i_3_n_0 ,\phase[19]_i_4_n_0 ,\phase[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[3]_i_1_n_6 ),
        .Q(Phase_Measured[1]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[23]_i_1_n_7 ),
        .Q(Phase_Measured[20]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[23]_i_1_n_6 ),
        .Q(Phase_Measured[21]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[23]_i_1_n_5 ),
        .Q(Phase_Measured[22]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[23]_i_1_n_4 ),
        .Q(Phase_Measured[23]),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[23]_i_1 
       (.CI(\phase_reg[19]_i_1_n_0 ),
        .CO({\phase_reg[23]_i_1_n_0 ,\phase_reg[23]_i_1_n_1 ,\phase_reg[23]_i_1_n_2 ,\phase_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({\phase_reg[23]_i_1_n_4 ,\phase_reg[23]_i_1_n_5 ,\phase_reg[23]_i_1_n_6 ,\phase_reg[23]_i_1_n_7 }),
        .S({\phase[23]_i_2_n_0 ,\phase[23]_i_3_n_0 ,\phase[23]_i_4_n_0 ,\phase[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[27]_i_1_n_7 ),
        .Q(Phase_Measured[24]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[27]_i_1_n_6 ),
        .Q(Phase_Measured[25]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[27]_i_1_n_5 ),
        .Q(Phase_Measured[26]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[27]_i_1_n_4 ),
        .Q(Phase_Measured[27]),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[27]_i_1 
       (.CI(\phase_reg[23]_i_1_n_0 ),
        .CO({\phase_reg[27]_i_1_n_0 ,\phase_reg[27]_i_1_n_1 ,\phase_reg[27]_i_1_n_2 ,\phase_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({\phase_reg[27]_i_1_n_4 ,\phase_reg[27]_i_1_n_5 ,\phase_reg[27]_i_1_n_6 ,\phase_reg[27]_i_1_n_7 }),
        .S({\phase[27]_i_2_n_0 ,\phase[27]_i_3_n_0 ,\phase[27]_i_4_n_0 ,\phase[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[31]_i_1_n_7 ),
        .Q(Phase_Measured[28]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[31]_i_1_n_6 ),
        .Q(Phase_Measured[29]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[3]_i_1_n_5 ),
        .Q(Phase_Measured[2]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[31]_i_1_n_5 ),
        .Q(Phase_Measured[30]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[31]_i_1_n_4 ),
        .Q(Phase_Measured[31]),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[31]_i_1 
       (.CI(\phase_reg[27]_i_1_n_0 ),
        .CO({\NLW_phase_reg[31]_i_1_CO_UNCONNECTED [3],\phase_reg[31]_i_1_n_1 ,\phase_reg[31]_i_1_n_2 ,\phase_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O({\phase_reg[31]_i_1_n_4 ,\phase_reg[31]_i_1_n_5 ,\phase_reg[31]_i_1_n_6 ,\phase_reg[31]_i_1_n_7 }),
        .S({\phase[31]_i_2_n_0 ,\phase[31]_i_3_n_0 ,\phase[31]_i_4_n_0 ,\phase[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[3]_i_1_n_4 ),
        .Q(Phase_Measured[3]),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\phase_reg[3]_i_1_n_0 ,\phase_reg[3]_i_1_n_1 ,\phase_reg[3]_i_1_n_2 ,\phase_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({\phase_reg[3]_i_1_n_4 ,\phase_reg[3]_i_1_n_5 ,\phase_reg[3]_i_1_n_6 ,\phase_reg[3]_i_1_n_7 }),
        .S({\phase[3]_i_2_n_0 ,\phase[3]_i_3_n_0 ,\phase[3]_i_4_n_0 ,\phase[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[7]_i_1_n_7 ),
        .Q(Phase_Measured[4]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[7]_i_1_n_6 ),
        .Q(Phase_Measured[5]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[7]_i_1_n_5 ),
        .Q(Phase_Measured[6]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[7]_i_1_n_4 ),
        .Q(Phase_Measured[7]),
        .R(Reset_In));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[7]_i_1 
       (.CI(\phase_reg[3]_i_1_n_0 ),
        .CO({\phase_reg[7]_i_1_n_0 ,\phase_reg[7]_i_1_n_1 ,\phase_reg[7]_i_1_n_2 ,\phase_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({\phase_reg[7]_i_1_n_4 ,\phase_reg[7]_i_1_n_5 ,\phase_reg[7]_i_1_n_6 ,\phase_reg[7]_i_1_n_7 }),
        .S({\phase[7]_i_2_n_0 ,\phase[7]_i_3_n_0 ,\phase[7]_i_4_n_0 ,\phase[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[11]_i_1_n_7 ),
        .Q(Phase_Measured[8]),
        .R(Reset_In));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[11]_i_1_n_6 ),
        .Q(Phase_Measured[9]),
        .R(Reset_In));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PID_Controller
   (\SignalOutput_reg[31]_0 ,
    AD_CLK_in,
    Control_Ki,
    Q,
    Control_Kp,
    Integrator_Reset,
    Reset_In);
  output [31:0]\SignalOutput_reg[31]_0 ;
  input AD_CLK_in;
  input [31:0]Control_Ki;
  input [25:0]Q;
  input [31:0]Control_Kp;
  input Integrator_Reset;
  input Reset_In;

  wire AD_CLK_in;
  wire ARG__0_n_100;
  wire ARG__0_n_101;
  wire ARG__0_n_102;
  wire ARG__0_n_103;
  wire ARG__0_n_104;
  wire ARG__0_n_105;
  wire ARG__0_n_58;
  wire ARG__0_n_59;
  wire ARG__0_n_60;
  wire ARG__0_n_61;
  wire ARG__0_n_62;
  wire ARG__0_n_63;
  wire ARG__0_n_64;
  wire ARG__0_n_65;
  wire ARG__0_n_66;
  wire ARG__0_n_67;
  wire ARG__0_n_68;
  wire ARG__0_n_69;
  wire ARG__0_n_70;
  wire ARG__0_n_71;
  wire ARG__0_n_72;
  wire ARG__0_n_73;
  wire ARG__0_n_74;
  wire ARG__0_n_75;
  wire ARG__0_n_76;
  wire ARG__0_n_77;
  wire ARG__0_n_78;
  wire ARG__0_n_79;
  wire ARG__0_n_80;
  wire ARG__0_n_81;
  wire ARG__0_n_82;
  wire ARG__0_n_83;
  wire ARG__0_n_84;
  wire ARG__0_n_85;
  wire ARG__0_n_86;
  wire ARG__0_n_87;
  wire ARG__0_n_88;
  wire ARG__0_n_89;
  wire ARG__0_n_90;
  wire ARG__0_n_91;
  wire ARG__0_n_92;
  wire ARG__0_n_93;
  wire ARG__0_n_94;
  wire ARG__0_n_95;
  wire ARG__0_n_96;
  wire ARG__0_n_97;
  wire ARG__0_n_98;
  wire ARG__0_n_99;
  wire ARG__1_n_100;
  wire ARG__1_n_101;
  wire ARG__1_n_102;
  wire ARG__1_n_103;
  wire ARG__1_n_104;
  wire ARG__1_n_105;
  wire ARG__1_n_106;
  wire ARG__1_n_107;
  wire ARG__1_n_108;
  wire ARG__1_n_109;
  wire ARG__1_n_110;
  wire ARG__1_n_111;
  wire ARG__1_n_112;
  wire ARG__1_n_113;
  wire ARG__1_n_114;
  wire ARG__1_n_115;
  wire ARG__1_n_116;
  wire ARG__1_n_117;
  wire ARG__1_n_118;
  wire ARG__1_n_119;
  wire ARG__1_n_120;
  wire ARG__1_n_121;
  wire ARG__1_n_122;
  wire ARG__1_n_123;
  wire ARG__1_n_124;
  wire ARG__1_n_125;
  wire ARG__1_n_126;
  wire ARG__1_n_127;
  wire ARG__1_n_128;
  wire ARG__1_n_129;
  wire ARG__1_n_130;
  wire ARG__1_n_131;
  wire ARG__1_n_132;
  wire ARG__1_n_133;
  wire ARG__1_n_134;
  wire ARG__1_n_135;
  wire ARG__1_n_136;
  wire ARG__1_n_137;
  wire ARG__1_n_138;
  wire ARG__1_n_139;
  wire ARG__1_n_140;
  wire ARG__1_n_141;
  wire ARG__1_n_142;
  wire ARG__1_n_143;
  wire ARG__1_n_144;
  wire ARG__1_n_145;
  wire ARG__1_n_146;
  wire ARG__1_n_147;
  wire ARG__1_n_148;
  wire ARG__1_n_149;
  wire ARG__1_n_150;
  wire ARG__1_n_151;
  wire ARG__1_n_152;
  wire ARG__1_n_153;
  wire ARG__1_n_24;
  wire ARG__1_n_25;
  wire ARG__1_n_26;
  wire ARG__1_n_27;
  wire ARG__1_n_28;
  wire ARG__1_n_29;
  wire ARG__1_n_30;
  wire ARG__1_n_31;
  wire ARG__1_n_32;
  wire ARG__1_n_33;
  wire ARG__1_n_34;
  wire ARG__1_n_35;
  wire ARG__1_n_36;
  wire ARG__1_n_37;
  wire ARG__1_n_38;
  wire ARG__1_n_39;
  wire ARG__1_n_40;
  wire ARG__1_n_41;
  wire ARG__1_n_42;
  wire ARG__1_n_43;
  wire ARG__1_n_44;
  wire ARG__1_n_45;
  wire ARG__1_n_46;
  wire ARG__1_n_47;
  wire ARG__1_n_48;
  wire ARG__1_n_49;
  wire ARG__1_n_50;
  wire ARG__1_n_51;
  wire ARG__1_n_52;
  wire ARG__1_n_53;
  wire ARG__1_n_58;
  wire ARG__1_n_59;
  wire ARG__1_n_60;
  wire ARG__1_n_61;
  wire ARG__1_n_62;
  wire ARG__1_n_63;
  wire ARG__1_n_64;
  wire ARG__1_n_65;
  wire ARG__1_n_66;
  wire ARG__1_n_67;
  wire ARG__1_n_68;
  wire ARG__1_n_69;
  wire ARG__1_n_70;
  wire ARG__1_n_71;
  wire ARG__1_n_72;
  wire ARG__1_n_73;
  wire ARG__1_n_74;
  wire ARG__1_n_75;
  wire ARG__1_n_76;
  wire ARG__1_n_77;
  wire ARG__1_n_78;
  wire ARG__1_n_79;
  wire ARG__1_n_80;
  wire ARG__1_n_81;
  wire ARG__1_n_82;
  wire ARG__1_n_83;
  wire ARG__1_n_84;
  wire ARG__1_n_85;
  wire ARG__1_n_86;
  wire ARG__1_n_87;
  wire ARG__1_n_88;
  wire ARG__1_n_89;
  wire ARG__1_n_90;
  wire ARG__1_n_91;
  wire ARG__1_n_92;
  wire ARG__1_n_93;
  wire ARG__1_n_94;
  wire ARG__1_n_95;
  wire ARG__1_n_96;
  wire ARG__1_n_97;
  wire ARG__1_n_98;
  wire ARG__1_n_99;
  wire ARG__2_n_100;
  wire ARG__2_n_101;
  wire ARG__2_n_102;
  wire ARG__2_n_103;
  wire ARG__2_n_104;
  wire ARG__2_n_105;
  wire ARG__2_n_58;
  wire ARG__2_n_59;
  wire ARG__2_n_60;
  wire ARG__2_n_61;
  wire ARG__2_n_62;
  wire ARG__2_n_63;
  wire ARG__2_n_64;
  wire ARG__2_n_65;
  wire ARG__2_n_66;
  wire ARG__2_n_67;
  wire ARG__2_n_68;
  wire ARG__2_n_69;
  wire ARG__2_n_70;
  wire ARG__2_n_71;
  wire ARG__2_n_72;
  wire ARG__2_n_73;
  wire ARG__2_n_74;
  wire ARG__2_n_75;
  wire ARG__2_n_76;
  wire ARG__2_n_77;
  wire ARG__2_n_78;
  wire ARG__2_n_79;
  wire ARG__2_n_80;
  wire ARG__2_n_81;
  wire ARG__2_n_82;
  wire ARG__2_n_83;
  wire ARG__2_n_84;
  wire ARG__2_n_85;
  wire ARG__2_n_86;
  wire ARG__2_n_87;
  wire ARG__2_n_88;
  wire ARG__2_n_89;
  wire ARG__2_n_90;
  wire ARG__2_n_91;
  wire ARG__2_n_92;
  wire ARG__2_n_93;
  wire ARG__2_n_94;
  wire ARG__2_n_95;
  wire ARG__2_n_96;
  wire ARG__2_n_97;
  wire ARG__2_n_98;
  wire ARG__2_n_99;
  wire ARG__3_n_100;
  wire ARG__3_n_101;
  wire ARG__3_n_102;
  wire ARG__3_n_103;
  wire ARG__3_n_104;
  wire ARG__3_n_105;
  wire ARG__3_n_106;
  wire ARG__3_n_107;
  wire ARG__3_n_108;
  wire ARG__3_n_109;
  wire ARG__3_n_110;
  wire ARG__3_n_111;
  wire ARG__3_n_112;
  wire ARG__3_n_113;
  wire ARG__3_n_114;
  wire ARG__3_n_115;
  wire ARG__3_n_116;
  wire ARG__3_n_117;
  wire ARG__3_n_118;
  wire ARG__3_n_119;
  wire ARG__3_n_120;
  wire ARG__3_n_121;
  wire ARG__3_n_122;
  wire ARG__3_n_123;
  wire ARG__3_n_124;
  wire ARG__3_n_125;
  wire ARG__3_n_126;
  wire ARG__3_n_127;
  wire ARG__3_n_128;
  wire ARG__3_n_129;
  wire ARG__3_n_130;
  wire ARG__3_n_131;
  wire ARG__3_n_132;
  wire ARG__3_n_133;
  wire ARG__3_n_134;
  wire ARG__3_n_135;
  wire ARG__3_n_136;
  wire ARG__3_n_137;
  wire ARG__3_n_138;
  wire ARG__3_n_139;
  wire ARG__3_n_140;
  wire ARG__3_n_141;
  wire ARG__3_n_142;
  wire ARG__3_n_143;
  wire ARG__3_n_144;
  wire ARG__3_n_145;
  wire ARG__3_n_146;
  wire ARG__3_n_147;
  wire ARG__3_n_148;
  wire ARG__3_n_149;
  wire ARG__3_n_150;
  wire ARG__3_n_151;
  wire ARG__3_n_152;
  wire ARG__3_n_153;
  wire ARG__3_n_58;
  wire ARG__3_n_59;
  wire ARG__3_n_60;
  wire ARG__3_n_61;
  wire ARG__3_n_62;
  wire ARG__3_n_63;
  wire ARG__3_n_64;
  wire ARG__3_n_65;
  wire ARG__3_n_66;
  wire ARG__3_n_67;
  wire ARG__3_n_68;
  wire ARG__3_n_69;
  wire ARG__3_n_70;
  wire ARG__3_n_71;
  wire ARG__3_n_72;
  wire ARG__3_n_73;
  wire ARG__3_n_74;
  wire ARG__3_n_75;
  wire ARG__3_n_76;
  wire ARG__3_n_77;
  wire ARG__3_n_78;
  wire ARG__3_n_79;
  wire ARG__3_n_80;
  wire ARG__3_n_81;
  wire ARG__3_n_82;
  wire ARG__3_n_83;
  wire ARG__3_n_84;
  wire ARG__3_n_85;
  wire ARG__3_n_86;
  wire ARG__3_n_87;
  wire ARG__3_n_88;
  wire ARG__3_n_89;
  wire ARG__3_n_90;
  wire ARG__3_n_91;
  wire ARG__3_n_92;
  wire ARG__3_n_93;
  wire ARG__3_n_94;
  wire ARG__3_n_95;
  wire ARG__3_n_96;
  wire ARG__3_n_97;
  wire ARG__3_n_98;
  wire ARG__3_n_99;
  wire ARG__4_n_100;
  wire ARG__4_n_101;
  wire ARG__4_n_102;
  wire ARG__4_n_103;
  wire ARG__4_n_104;
  wire ARG__4_n_105;
  wire ARG__4_n_58;
  wire ARG__4_n_59;
  wire ARG__4_n_60;
  wire ARG__4_n_61;
  wire ARG__4_n_62;
  wire ARG__4_n_63;
  wire ARG__4_n_64;
  wire ARG__4_n_65;
  wire ARG__4_n_66;
  wire ARG__4_n_67;
  wire ARG__4_n_68;
  wire ARG__4_n_69;
  wire ARG__4_n_70;
  wire ARG__4_n_71;
  wire ARG__4_n_72;
  wire ARG__4_n_73;
  wire ARG__4_n_74;
  wire ARG__4_n_75;
  wire ARG__4_n_76;
  wire ARG__4_n_77;
  wire ARG__4_n_78;
  wire ARG__4_n_79;
  wire ARG__4_n_80;
  wire ARG__4_n_81;
  wire ARG__4_n_82;
  wire ARG__4_n_83;
  wire ARG__4_n_84;
  wire ARG__4_n_85;
  wire ARG__4_n_86;
  wire ARG__4_n_87;
  wire ARG__4_n_88;
  wire ARG__4_n_89;
  wire ARG__4_n_90;
  wire ARG__4_n_91;
  wire ARG__4_n_92;
  wire ARG__4_n_93;
  wire ARG__4_n_94;
  wire ARG__4_n_95;
  wire ARG__4_n_96;
  wire ARG__4_n_97;
  wire ARG__4_n_98;
  wire ARG__4_n_99;
  wire ARG__5_n_100;
  wire ARG__5_n_101;
  wire ARG__5_n_102;
  wire ARG__5_n_103;
  wire ARG__5_n_104;
  wire ARG__5_n_105;
  wire ARG__5_n_106;
  wire ARG__5_n_107;
  wire ARG__5_n_108;
  wire ARG__5_n_109;
  wire ARG__5_n_110;
  wire ARG__5_n_111;
  wire ARG__5_n_112;
  wire ARG__5_n_113;
  wire ARG__5_n_114;
  wire ARG__5_n_115;
  wire ARG__5_n_116;
  wire ARG__5_n_117;
  wire ARG__5_n_118;
  wire ARG__5_n_119;
  wire ARG__5_n_120;
  wire ARG__5_n_121;
  wire ARG__5_n_122;
  wire ARG__5_n_123;
  wire ARG__5_n_124;
  wire ARG__5_n_125;
  wire ARG__5_n_126;
  wire ARG__5_n_127;
  wire ARG__5_n_128;
  wire ARG__5_n_129;
  wire ARG__5_n_130;
  wire ARG__5_n_131;
  wire ARG__5_n_132;
  wire ARG__5_n_133;
  wire ARG__5_n_134;
  wire ARG__5_n_135;
  wire ARG__5_n_136;
  wire ARG__5_n_137;
  wire ARG__5_n_138;
  wire ARG__5_n_139;
  wire ARG__5_n_140;
  wire ARG__5_n_141;
  wire ARG__5_n_142;
  wire ARG__5_n_143;
  wire ARG__5_n_144;
  wire ARG__5_n_145;
  wire ARG__5_n_146;
  wire ARG__5_n_147;
  wire ARG__5_n_148;
  wire ARG__5_n_149;
  wire ARG__5_n_150;
  wire ARG__5_n_151;
  wire ARG__5_n_152;
  wire ARG__5_n_153;
  wire ARG__5_n_24;
  wire ARG__5_n_25;
  wire ARG__5_n_26;
  wire ARG__5_n_27;
  wire ARG__5_n_28;
  wire ARG__5_n_29;
  wire ARG__5_n_30;
  wire ARG__5_n_31;
  wire ARG__5_n_32;
  wire ARG__5_n_33;
  wire ARG__5_n_34;
  wire ARG__5_n_35;
  wire ARG__5_n_36;
  wire ARG__5_n_37;
  wire ARG__5_n_38;
  wire ARG__5_n_39;
  wire ARG__5_n_40;
  wire ARG__5_n_41;
  wire ARG__5_n_42;
  wire ARG__5_n_43;
  wire ARG__5_n_44;
  wire ARG__5_n_45;
  wire ARG__5_n_46;
  wire ARG__5_n_47;
  wire ARG__5_n_48;
  wire ARG__5_n_49;
  wire ARG__5_n_50;
  wire ARG__5_n_51;
  wire ARG__5_n_52;
  wire ARG__5_n_53;
  wire ARG__5_n_58;
  wire ARG__5_n_59;
  wire ARG__5_n_60;
  wire ARG__5_n_61;
  wire ARG__5_n_62;
  wire ARG__5_n_63;
  wire ARG__5_n_64;
  wire ARG__5_n_65;
  wire ARG__5_n_66;
  wire ARG__5_n_67;
  wire ARG__5_n_68;
  wire ARG__5_n_69;
  wire ARG__5_n_70;
  wire ARG__5_n_71;
  wire ARG__5_n_72;
  wire ARG__5_n_73;
  wire ARG__5_n_74;
  wire ARG__5_n_75;
  wire ARG__5_n_76;
  wire ARG__5_n_77;
  wire ARG__5_n_78;
  wire ARG__5_n_79;
  wire ARG__5_n_80;
  wire ARG__5_n_81;
  wire ARG__5_n_82;
  wire ARG__5_n_83;
  wire ARG__5_n_84;
  wire ARG__5_n_85;
  wire ARG__5_n_86;
  wire ARG__5_n_87;
  wire ARG__5_n_88;
  wire ARG__5_n_89;
  wire ARG__5_n_90;
  wire ARG__5_n_91;
  wire ARG__5_n_92;
  wire ARG__5_n_93;
  wire ARG__5_n_94;
  wire ARG__5_n_95;
  wire ARG__5_n_96;
  wire ARG__5_n_97;
  wire ARG__5_n_98;
  wire ARG__5_n_99;
  wire ARG__6_n_100;
  wire ARG__6_n_101;
  wire ARG__6_n_102;
  wire ARG__6_n_103;
  wire ARG__6_n_104;
  wire ARG__6_n_105;
  wire ARG__6_n_58;
  wire ARG__6_n_59;
  wire ARG__6_n_60;
  wire ARG__6_n_61;
  wire ARG__6_n_62;
  wire ARG__6_n_63;
  wire ARG__6_n_64;
  wire ARG__6_n_65;
  wire ARG__6_n_66;
  wire ARG__6_n_67;
  wire ARG__6_n_68;
  wire ARG__6_n_69;
  wire ARG__6_n_70;
  wire ARG__6_n_71;
  wire ARG__6_n_72;
  wire ARG__6_n_73;
  wire ARG__6_n_74;
  wire ARG__6_n_75;
  wire ARG__6_n_76;
  wire ARG__6_n_77;
  wire ARG__6_n_78;
  wire ARG__6_n_79;
  wire ARG__6_n_80;
  wire ARG__6_n_81;
  wire ARG__6_n_82;
  wire ARG__6_n_83;
  wire ARG__6_n_84;
  wire ARG__6_n_85;
  wire ARG__6_n_86;
  wire ARG__6_n_87;
  wire ARG__6_n_88;
  wire ARG__6_n_89;
  wire ARG__6_n_90;
  wire ARG__6_n_91;
  wire ARG__6_n_92;
  wire ARG__6_n_93;
  wire ARG__6_n_94;
  wire ARG__6_n_95;
  wire ARG__6_n_96;
  wire ARG__6_n_97;
  wire ARG__6_n_98;
  wire ARG__6_n_99;
  wire ARG_n_100;
  wire ARG_n_101;
  wire ARG_n_102;
  wire ARG_n_103;
  wire ARG_n_104;
  wire ARG_n_105;
  wire ARG_n_106;
  wire ARG_n_107;
  wire ARG_n_108;
  wire ARG_n_109;
  wire ARG_n_110;
  wire ARG_n_111;
  wire ARG_n_112;
  wire ARG_n_113;
  wire ARG_n_114;
  wire ARG_n_115;
  wire ARG_n_116;
  wire ARG_n_117;
  wire ARG_n_118;
  wire ARG_n_119;
  wire ARG_n_120;
  wire ARG_n_121;
  wire ARG_n_122;
  wire ARG_n_123;
  wire ARG_n_124;
  wire ARG_n_125;
  wire ARG_n_126;
  wire ARG_n_127;
  wire ARG_n_128;
  wire ARG_n_129;
  wire ARG_n_130;
  wire ARG_n_131;
  wire ARG_n_132;
  wire ARG_n_133;
  wire ARG_n_134;
  wire ARG_n_135;
  wire ARG_n_136;
  wire ARG_n_137;
  wire ARG_n_138;
  wire ARG_n_139;
  wire ARG_n_140;
  wire ARG_n_141;
  wire ARG_n_142;
  wire ARG_n_143;
  wire ARG_n_144;
  wire ARG_n_145;
  wire ARG_n_146;
  wire ARG_n_147;
  wire ARG_n_148;
  wire ARG_n_149;
  wire ARG_n_150;
  wire ARG_n_151;
  wire ARG_n_152;
  wire ARG_n_153;
  wire ARG_n_58;
  wire ARG_n_59;
  wire ARG_n_60;
  wire ARG_n_61;
  wire ARG_n_62;
  wire ARG_n_63;
  wire ARG_n_64;
  wire ARG_n_65;
  wire ARG_n_66;
  wire ARG_n_67;
  wire ARG_n_68;
  wire ARG_n_69;
  wire ARG_n_70;
  wire ARG_n_71;
  wire ARG_n_72;
  wire ARG_n_73;
  wire ARG_n_74;
  wire ARG_n_75;
  wire ARG_n_76;
  wire ARG_n_77;
  wire ARG_n_78;
  wire ARG_n_79;
  wire ARG_n_80;
  wire ARG_n_81;
  wire ARG_n_82;
  wire ARG_n_83;
  wire ARG_n_84;
  wire ARG_n_85;
  wire ARG_n_86;
  wire ARG_n_87;
  wire ARG_n_88;
  wire ARG_n_89;
  wire ARG_n_90;
  wire ARG_n_91;
  wire ARG_n_92;
  wire ARG_n_93;
  wire ARG_n_94;
  wire ARG_n_95;
  wire ARG_n_96;
  wire ARG_n_97;
  wire ARG_n_98;
  wire ARG_n_99;
  wire [31:0]Accumulated_Output;
  wire Accumulated_Output0_carry__0_i_1_n_0;
  wire Accumulated_Output0_carry__0_i_2_n_0;
  wire Accumulated_Output0_carry__0_i_3_n_0;
  wire Accumulated_Output0_carry__0_i_4_n_0;
  wire Accumulated_Output0_carry__0_n_0;
  wire Accumulated_Output0_carry__0_n_1;
  wire Accumulated_Output0_carry__0_n_2;
  wire Accumulated_Output0_carry__0_n_3;
  wire Accumulated_Output0_carry__0_n_4;
  wire Accumulated_Output0_carry__0_n_5;
  wire Accumulated_Output0_carry__0_n_6;
  wire Accumulated_Output0_carry__0_n_7;
  wire Accumulated_Output0_carry__1_i_1_n_0;
  wire Accumulated_Output0_carry__1_i_2_n_0;
  wire Accumulated_Output0_carry__1_i_3_n_0;
  wire Accumulated_Output0_carry__1_i_4_n_0;
  wire Accumulated_Output0_carry__1_n_0;
  wire Accumulated_Output0_carry__1_n_1;
  wire Accumulated_Output0_carry__1_n_2;
  wire Accumulated_Output0_carry__1_n_3;
  wire Accumulated_Output0_carry__1_n_4;
  wire Accumulated_Output0_carry__1_n_5;
  wire Accumulated_Output0_carry__1_n_6;
  wire Accumulated_Output0_carry__1_n_7;
  wire Accumulated_Output0_carry__2_i_1_n_0;
  wire Accumulated_Output0_carry__2_i_2_n_0;
  wire Accumulated_Output0_carry__2_i_3_n_0;
  wire Accumulated_Output0_carry__2_i_4_n_0;
  wire Accumulated_Output0_carry__2_n_0;
  wire Accumulated_Output0_carry__2_n_1;
  wire Accumulated_Output0_carry__2_n_2;
  wire Accumulated_Output0_carry__2_n_3;
  wire Accumulated_Output0_carry__2_n_4;
  wire Accumulated_Output0_carry__2_n_5;
  wire Accumulated_Output0_carry__2_n_6;
  wire Accumulated_Output0_carry__2_n_7;
  wire Accumulated_Output0_carry__3_i_1_n_0;
  wire Accumulated_Output0_carry__3_i_2_n_0;
  wire Accumulated_Output0_carry__3_i_3_n_0;
  wire Accumulated_Output0_carry__3_i_4_n_0;
  wire Accumulated_Output0_carry__3_n_0;
  wire Accumulated_Output0_carry__3_n_1;
  wire Accumulated_Output0_carry__3_n_2;
  wire Accumulated_Output0_carry__3_n_3;
  wire Accumulated_Output0_carry__3_n_4;
  wire Accumulated_Output0_carry__3_n_5;
  wire Accumulated_Output0_carry__3_n_6;
  wire Accumulated_Output0_carry__3_n_7;
  wire Accumulated_Output0_carry__4_i_1_n_0;
  wire Accumulated_Output0_carry__4_i_2_n_0;
  wire Accumulated_Output0_carry__4_i_3_n_0;
  wire Accumulated_Output0_carry__4_i_4_n_0;
  wire Accumulated_Output0_carry__4_n_0;
  wire Accumulated_Output0_carry__4_n_1;
  wire Accumulated_Output0_carry__4_n_2;
  wire Accumulated_Output0_carry__4_n_3;
  wire Accumulated_Output0_carry__4_n_4;
  wire Accumulated_Output0_carry__4_n_5;
  wire Accumulated_Output0_carry__4_n_6;
  wire Accumulated_Output0_carry__4_n_7;
  wire Accumulated_Output0_carry__5_i_1_n_0;
  wire Accumulated_Output0_carry__5_i_2_n_0;
  wire Accumulated_Output0_carry__5_i_3_n_0;
  wire Accumulated_Output0_carry__5_i_4_n_0;
  wire Accumulated_Output0_carry__5_n_0;
  wire Accumulated_Output0_carry__5_n_1;
  wire Accumulated_Output0_carry__5_n_2;
  wire Accumulated_Output0_carry__5_n_3;
  wire Accumulated_Output0_carry__5_n_4;
  wire Accumulated_Output0_carry__5_n_5;
  wire Accumulated_Output0_carry__5_n_6;
  wire Accumulated_Output0_carry__5_n_7;
  wire Accumulated_Output0_carry__6_i_1_n_0;
  wire Accumulated_Output0_carry__6_i_2_n_0;
  wire Accumulated_Output0_carry__6_i_3_n_0;
  wire Accumulated_Output0_carry__6_i_4_n_0;
  wire Accumulated_Output0_carry__6_n_1;
  wire Accumulated_Output0_carry__6_n_2;
  wire Accumulated_Output0_carry__6_n_3;
  wire Accumulated_Output0_carry__6_n_4;
  wire Accumulated_Output0_carry__6_n_5;
  wire Accumulated_Output0_carry__6_n_6;
  wire Accumulated_Output0_carry__6_n_7;
  wire Accumulated_Output0_carry_i_1_n_0;
  wire Accumulated_Output0_carry_i_2_n_0;
  wire Accumulated_Output0_carry_i_3_n_0;
  wire Accumulated_Output0_carry_i_4_n_0;
  wire Accumulated_Output0_carry_n_0;
  wire Accumulated_Output0_carry_n_1;
  wire Accumulated_Output0_carry_n_2;
  wire Accumulated_Output0_carry_n_3;
  wire Accumulated_Output0_carry_n_4;
  wire Accumulated_Output0_carry_n_5;
  wire Accumulated_Output0_carry_n_6;
  wire Accumulated_Output0_carry_n_7;
  wire [31:0]Control_Ki;
  wire [31:0]Control_Kp;
  wire [31:0]I_pipeline;
  wire \I_pipeline[11]_i_2_n_0 ;
  wire \I_pipeline[11]_i_3_n_0 ;
  wire \I_pipeline[11]_i_4_n_0 ;
  wire \I_pipeline[11]_i_5_n_0 ;
  wire \I_pipeline[15]_i_2_n_0 ;
  wire \I_pipeline[15]_i_3_n_0 ;
  wire \I_pipeline[15]_i_4_n_0 ;
  wire \I_pipeline[15]_i_5_n_0 ;
  wire \I_pipeline[19]_i_2_n_0 ;
  wire \I_pipeline[19]_i_3_n_0 ;
  wire \I_pipeline[19]_i_4_n_0 ;
  wire \I_pipeline[19]_i_5_n_0 ;
  wire \I_pipeline[23]_i_2_n_0 ;
  wire \I_pipeline[23]_i_3_n_0 ;
  wire \I_pipeline[23]_i_4_n_0 ;
  wire \I_pipeline[23]_i_5_n_0 ;
  wire \I_pipeline[27]_i_2_n_0 ;
  wire \I_pipeline[27]_i_3_n_0 ;
  wire \I_pipeline[27]_i_4_n_0 ;
  wire \I_pipeline[27]_i_5_n_0 ;
  wire \I_pipeline[31]_i_2_n_0 ;
  wire \I_pipeline[31]_i_3_n_0 ;
  wire \I_pipeline[31]_i_4_n_0 ;
  wire \I_pipeline[31]_i_5_n_0 ;
  wire \I_pipeline[3]_i_2_n_0 ;
  wire \I_pipeline[3]_i_3_n_0 ;
  wire \I_pipeline[3]_i_4_n_0 ;
  wire \I_pipeline[7]_i_2_n_0 ;
  wire \I_pipeline[7]_i_3_n_0 ;
  wire \I_pipeline[7]_i_4_n_0 ;
  wire \I_pipeline[7]_i_5_n_0 ;
  wire \I_pipeline_reg[11]_i_1_n_0 ;
  wire \I_pipeline_reg[11]_i_1_n_1 ;
  wire \I_pipeline_reg[11]_i_1_n_2 ;
  wire \I_pipeline_reg[11]_i_1_n_3 ;
  wire \I_pipeline_reg[11]_i_1_n_4 ;
  wire \I_pipeline_reg[11]_i_1_n_5 ;
  wire \I_pipeline_reg[11]_i_1_n_6 ;
  wire \I_pipeline_reg[11]_i_1_n_7 ;
  wire \I_pipeline_reg[15]_i_1_n_0 ;
  wire \I_pipeline_reg[15]_i_1_n_1 ;
  wire \I_pipeline_reg[15]_i_1_n_2 ;
  wire \I_pipeline_reg[15]_i_1_n_3 ;
  wire \I_pipeline_reg[15]_i_1_n_4 ;
  wire \I_pipeline_reg[15]_i_1_n_5 ;
  wire \I_pipeline_reg[15]_i_1_n_6 ;
  wire \I_pipeline_reg[15]_i_1_n_7 ;
  wire \I_pipeline_reg[19]_i_1_n_0 ;
  wire \I_pipeline_reg[19]_i_1_n_1 ;
  wire \I_pipeline_reg[19]_i_1_n_2 ;
  wire \I_pipeline_reg[19]_i_1_n_3 ;
  wire \I_pipeline_reg[19]_i_1_n_4 ;
  wire \I_pipeline_reg[19]_i_1_n_5 ;
  wire \I_pipeline_reg[19]_i_1_n_6 ;
  wire \I_pipeline_reg[19]_i_1_n_7 ;
  wire \I_pipeline_reg[23]_i_1_n_0 ;
  wire \I_pipeline_reg[23]_i_1_n_1 ;
  wire \I_pipeline_reg[23]_i_1_n_2 ;
  wire \I_pipeline_reg[23]_i_1_n_3 ;
  wire \I_pipeline_reg[23]_i_1_n_4 ;
  wire \I_pipeline_reg[23]_i_1_n_5 ;
  wire \I_pipeline_reg[23]_i_1_n_6 ;
  wire \I_pipeline_reg[23]_i_1_n_7 ;
  wire \I_pipeline_reg[27]_i_1_n_0 ;
  wire \I_pipeline_reg[27]_i_1_n_1 ;
  wire \I_pipeline_reg[27]_i_1_n_2 ;
  wire \I_pipeline_reg[27]_i_1_n_3 ;
  wire \I_pipeline_reg[27]_i_1_n_4 ;
  wire \I_pipeline_reg[27]_i_1_n_5 ;
  wire \I_pipeline_reg[27]_i_1_n_6 ;
  wire \I_pipeline_reg[27]_i_1_n_7 ;
  wire \I_pipeline_reg[31]_i_1_n_1 ;
  wire \I_pipeline_reg[31]_i_1_n_2 ;
  wire \I_pipeline_reg[31]_i_1_n_3 ;
  wire \I_pipeline_reg[31]_i_1_n_4 ;
  wire \I_pipeline_reg[31]_i_1_n_5 ;
  wire \I_pipeline_reg[31]_i_1_n_6 ;
  wire \I_pipeline_reg[31]_i_1_n_7 ;
  wire \I_pipeline_reg[3]_i_1_n_0 ;
  wire \I_pipeline_reg[3]_i_1_n_1 ;
  wire \I_pipeline_reg[3]_i_1_n_2 ;
  wire \I_pipeline_reg[3]_i_1_n_3 ;
  wire \I_pipeline_reg[3]_i_1_n_4 ;
  wire \I_pipeline_reg[3]_i_1_n_5 ;
  wire \I_pipeline_reg[3]_i_1_n_6 ;
  wire \I_pipeline_reg[3]_i_1_n_7 ;
  wire \I_pipeline_reg[7]_i_1_n_0 ;
  wire \I_pipeline_reg[7]_i_1_n_1 ;
  wire \I_pipeline_reg[7]_i_1_n_2 ;
  wire \I_pipeline_reg[7]_i_1_n_3 ;
  wire \I_pipeline_reg[7]_i_1_n_4 ;
  wire \I_pipeline_reg[7]_i_1_n_5 ;
  wire \I_pipeline_reg[7]_i_1_n_6 ;
  wire \I_pipeline_reg[7]_i_1_n_7 ;
  wire [31:0]Integral_Stage;
  wire Integrator_Reset;
  wire [31:0]P_pipeline;
  wire \P_pipeline[11]_i_2_n_0 ;
  wire \P_pipeline[11]_i_3_n_0 ;
  wire \P_pipeline[11]_i_4_n_0 ;
  wire \P_pipeline[11]_i_5_n_0 ;
  wire \P_pipeline[15]_i_2_n_0 ;
  wire \P_pipeline[15]_i_3_n_0 ;
  wire \P_pipeline[15]_i_4_n_0 ;
  wire \P_pipeline[15]_i_5_n_0 ;
  wire \P_pipeline[19]_i_2_n_0 ;
  wire \P_pipeline[19]_i_3_n_0 ;
  wire \P_pipeline[19]_i_4_n_0 ;
  wire \P_pipeline[19]_i_5_n_0 ;
  wire \P_pipeline[23]_i_2_n_0 ;
  wire \P_pipeline[23]_i_3_n_0 ;
  wire \P_pipeline[23]_i_4_n_0 ;
  wire \P_pipeline[23]_i_5_n_0 ;
  wire \P_pipeline[27]_i_2_n_0 ;
  wire \P_pipeline[27]_i_3_n_0 ;
  wire \P_pipeline[27]_i_4_n_0 ;
  wire \P_pipeline[27]_i_5_n_0 ;
  wire \P_pipeline[31]_i_2_n_0 ;
  wire \P_pipeline[31]_i_3_n_0 ;
  wire \P_pipeline[31]_i_4_n_0 ;
  wire \P_pipeline[31]_i_5_n_0 ;
  wire \P_pipeline[3]_i_2_n_0 ;
  wire \P_pipeline[3]_i_3_n_0 ;
  wire \P_pipeline[3]_i_4_n_0 ;
  wire \P_pipeline[7]_i_2_n_0 ;
  wire \P_pipeline[7]_i_3_n_0 ;
  wire \P_pipeline[7]_i_4_n_0 ;
  wire \P_pipeline[7]_i_5_n_0 ;
  wire \P_pipeline_reg[11]_i_1_n_0 ;
  wire \P_pipeline_reg[11]_i_1_n_1 ;
  wire \P_pipeline_reg[11]_i_1_n_2 ;
  wire \P_pipeline_reg[11]_i_1_n_3 ;
  wire \P_pipeline_reg[11]_i_1_n_4 ;
  wire \P_pipeline_reg[11]_i_1_n_5 ;
  wire \P_pipeline_reg[11]_i_1_n_6 ;
  wire \P_pipeline_reg[11]_i_1_n_7 ;
  wire \P_pipeline_reg[15]_i_1_n_0 ;
  wire \P_pipeline_reg[15]_i_1_n_1 ;
  wire \P_pipeline_reg[15]_i_1_n_2 ;
  wire \P_pipeline_reg[15]_i_1_n_3 ;
  wire \P_pipeline_reg[15]_i_1_n_4 ;
  wire \P_pipeline_reg[15]_i_1_n_5 ;
  wire \P_pipeline_reg[15]_i_1_n_6 ;
  wire \P_pipeline_reg[15]_i_1_n_7 ;
  wire \P_pipeline_reg[19]_i_1_n_0 ;
  wire \P_pipeline_reg[19]_i_1_n_1 ;
  wire \P_pipeline_reg[19]_i_1_n_2 ;
  wire \P_pipeline_reg[19]_i_1_n_3 ;
  wire \P_pipeline_reg[19]_i_1_n_4 ;
  wire \P_pipeline_reg[19]_i_1_n_5 ;
  wire \P_pipeline_reg[19]_i_1_n_6 ;
  wire \P_pipeline_reg[19]_i_1_n_7 ;
  wire \P_pipeline_reg[23]_i_1_n_0 ;
  wire \P_pipeline_reg[23]_i_1_n_1 ;
  wire \P_pipeline_reg[23]_i_1_n_2 ;
  wire \P_pipeline_reg[23]_i_1_n_3 ;
  wire \P_pipeline_reg[23]_i_1_n_4 ;
  wire \P_pipeline_reg[23]_i_1_n_5 ;
  wire \P_pipeline_reg[23]_i_1_n_6 ;
  wire \P_pipeline_reg[23]_i_1_n_7 ;
  wire \P_pipeline_reg[27]_i_1_n_0 ;
  wire \P_pipeline_reg[27]_i_1_n_1 ;
  wire \P_pipeline_reg[27]_i_1_n_2 ;
  wire \P_pipeline_reg[27]_i_1_n_3 ;
  wire \P_pipeline_reg[27]_i_1_n_4 ;
  wire \P_pipeline_reg[27]_i_1_n_5 ;
  wire \P_pipeline_reg[27]_i_1_n_6 ;
  wire \P_pipeline_reg[27]_i_1_n_7 ;
  wire \P_pipeline_reg[31]_i_1_n_1 ;
  wire \P_pipeline_reg[31]_i_1_n_2 ;
  wire \P_pipeline_reg[31]_i_1_n_3 ;
  wire \P_pipeline_reg[31]_i_1_n_4 ;
  wire \P_pipeline_reg[31]_i_1_n_5 ;
  wire \P_pipeline_reg[31]_i_1_n_6 ;
  wire \P_pipeline_reg[31]_i_1_n_7 ;
  wire \P_pipeline_reg[3]_i_1_n_0 ;
  wire \P_pipeline_reg[3]_i_1_n_1 ;
  wire \P_pipeline_reg[3]_i_1_n_2 ;
  wire \P_pipeline_reg[3]_i_1_n_3 ;
  wire \P_pipeline_reg[3]_i_1_n_4 ;
  wire \P_pipeline_reg[3]_i_1_n_5 ;
  wire \P_pipeline_reg[3]_i_1_n_6 ;
  wire \P_pipeline_reg[3]_i_1_n_7 ;
  wire \P_pipeline_reg[7]_i_1_n_0 ;
  wire \P_pipeline_reg[7]_i_1_n_1 ;
  wire \P_pipeline_reg[7]_i_1_n_2 ;
  wire \P_pipeline_reg[7]_i_1_n_3 ;
  wire \P_pipeline_reg[7]_i_1_n_4 ;
  wire \P_pipeline_reg[7]_i_1_n_5 ;
  wire \P_pipeline_reg[7]_i_1_n_6 ;
  wire \P_pipeline_reg[7]_i_1_n_7 ;
  wire [25:0]Q;
  wire Reset;
  wire Reset_In;
  wire Sig_Buffer_reg0_carry__0_i_1_n_0;
  wire Sig_Buffer_reg0_carry__0_i_2_n_0;
  wire Sig_Buffer_reg0_carry__0_i_3_n_0;
  wire Sig_Buffer_reg0_carry__0_i_4_n_0;
  wire Sig_Buffer_reg0_carry__0_n_0;
  wire Sig_Buffer_reg0_carry__0_n_1;
  wire Sig_Buffer_reg0_carry__0_n_2;
  wire Sig_Buffer_reg0_carry__0_n_3;
  wire Sig_Buffer_reg0_carry__0_n_4;
  wire Sig_Buffer_reg0_carry__0_n_5;
  wire Sig_Buffer_reg0_carry__0_n_6;
  wire Sig_Buffer_reg0_carry__0_n_7;
  wire Sig_Buffer_reg0_carry__1_i_1_n_0;
  wire Sig_Buffer_reg0_carry__1_i_2_n_0;
  wire Sig_Buffer_reg0_carry__1_i_3_n_0;
  wire Sig_Buffer_reg0_carry__1_i_4_n_0;
  wire Sig_Buffer_reg0_carry__1_n_0;
  wire Sig_Buffer_reg0_carry__1_n_1;
  wire Sig_Buffer_reg0_carry__1_n_2;
  wire Sig_Buffer_reg0_carry__1_n_3;
  wire Sig_Buffer_reg0_carry__1_n_4;
  wire Sig_Buffer_reg0_carry__1_n_5;
  wire Sig_Buffer_reg0_carry__1_n_6;
  wire Sig_Buffer_reg0_carry__1_n_7;
  wire Sig_Buffer_reg0_carry__2_i_1_n_0;
  wire Sig_Buffer_reg0_carry__2_i_2_n_0;
  wire Sig_Buffer_reg0_carry__2_i_3_n_0;
  wire Sig_Buffer_reg0_carry__2_i_4_n_0;
  wire Sig_Buffer_reg0_carry__2_n_0;
  wire Sig_Buffer_reg0_carry__2_n_1;
  wire Sig_Buffer_reg0_carry__2_n_2;
  wire Sig_Buffer_reg0_carry__2_n_3;
  wire Sig_Buffer_reg0_carry__2_n_4;
  wire Sig_Buffer_reg0_carry__2_n_5;
  wire Sig_Buffer_reg0_carry__2_n_6;
  wire Sig_Buffer_reg0_carry__2_n_7;
  wire Sig_Buffer_reg0_carry__3_i_1_n_0;
  wire Sig_Buffer_reg0_carry__3_i_2_n_0;
  wire Sig_Buffer_reg0_carry__3_i_3_n_0;
  wire Sig_Buffer_reg0_carry__3_i_4_n_0;
  wire Sig_Buffer_reg0_carry__3_n_0;
  wire Sig_Buffer_reg0_carry__3_n_1;
  wire Sig_Buffer_reg0_carry__3_n_2;
  wire Sig_Buffer_reg0_carry__3_n_3;
  wire Sig_Buffer_reg0_carry__3_n_4;
  wire Sig_Buffer_reg0_carry__3_n_5;
  wire Sig_Buffer_reg0_carry__3_n_6;
  wire Sig_Buffer_reg0_carry__3_n_7;
  wire Sig_Buffer_reg0_carry__4_i_1_n_0;
  wire Sig_Buffer_reg0_carry__4_i_2_n_0;
  wire Sig_Buffer_reg0_carry__4_i_3_n_0;
  wire Sig_Buffer_reg0_carry__4_i_4_n_0;
  wire Sig_Buffer_reg0_carry__4_n_0;
  wire Sig_Buffer_reg0_carry__4_n_1;
  wire Sig_Buffer_reg0_carry__4_n_2;
  wire Sig_Buffer_reg0_carry__4_n_3;
  wire Sig_Buffer_reg0_carry__4_n_4;
  wire Sig_Buffer_reg0_carry__4_n_5;
  wire Sig_Buffer_reg0_carry__4_n_6;
  wire Sig_Buffer_reg0_carry__4_n_7;
  wire Sig_Buffer_reg0_carry__5_i_1_n_0;
  wire Sig_Buffer_reg0_carry__5_i_2_n_0;
  wire Sig_Buffer_reg0_carry__5_i_3_n_0;
  wire Sig_Buffer_reg0_carry__5_i_4_n_0;
  wire Sig_Buffer_reg0_carry__5_n_0;
  wire Sig_Buffer_reg0_carry__5_n_1;
  wire Sig_Buffer_reg0_carry__5_n_2;
  wire Sig_Buffer_reg0_carry__5_n_3;
  wire Sig_Buffer_reg0_carry__5_n_4;
  wire Sig_Buffer_reg0_carry__5_n_5;
  wire Sig_Buffer_reg0_carry__5_n_6;
  wire Sig_Buffer_reg0_carry__5_n_7;
  wire Sig_Buffer_reg0_carry__6_i_1_n_0;
  wire Sig_Buffer_reg0_carry__6_i_2_n_0;
  wire Sig_Buffer_reg0_carry__6_i_3_n_0;
  wire Sig_Buffer_reg0_carry__6_i_4_n_0;
  wire Sig_Buffer_reg0_carry__6_n_1;
  wire Sig_Buffer_reg0_carry__6_n_2;
  wire Sig_Buffer_reg0_carry__6_n_3;
  wire Sig_Buffer_reg0_carry__6_n_4;
  wire Sig_Buffer_reg0_carry__6_n_5;
  wire Sig_Buffer_reg0_carry__6_n_6;
  wire Sig_Buffer_reg0_carry__6_n_7;
  wire Sig_Buffer_reg0_carry_i_1_n_0;
  wire Sig_Buffer_reg0_carry_i_2_n_0;
  wire Sig_Buffer_reg0_carry_i_3_n_0;
  wire Sig_Buffer_reg0_carry_i_4_n_0;
  wire Sig_Buffer_reg0_carry_n_0;
  wire Sig_Buffer_reg0_carry_n_1;
  wire Sig_Buffer_reg0_carry_n_2;
  wire Sig_Buffer_reg0_carry_n_3;
  wire Sig_Buffer_reg0_carry_n_4;
  wire Sig_Buffer_reg0_carry_n_5;
  wire Sig_Buffer_reg0_carry_n_6;
  wire Sig_Buffer_reg0_carry_n_7;
  wire \Sig_Buffer_reg_n_0_[0] ;
  wire \Sig_Buffer_reg_n_0_[10] ;
  wire \Sig_Buffer_reg_n_0_[11] ;
  wire \Sig_Buffer_reg_n_0_[12] ;
  wire \Sig_Buffer_reg_n_0_[13] ;
  wire \Sig_Buffer_reg_n_0_[14] ;
  wire \Sig_Buffer_reg_n_0_[15] ;
  wire \Sig_Buffer_reg_n_0_[16] ;
  wire \Sig_Buffer_reg_n_0_[17] ;
  wire \Sig_Buffer_reg_n_0_[18] ;
  wire \Sig_Buffer_reg_n_0_[19] ;
  wire \Sig_Buffer_reg_n_0_[1] ;
  wire \Sig_Buffer_reg_n_0_[20] ;
  wire \Sig_Buffer_reg_n_0_[21] ;
  wire \Sig_Buffer_reg_n_0_[22] ;
  wire \Sig_Buffer_reg_n_0_[23] ;
  wire \Sig_Buffer_reg_n_0_[24] ;
  wire \Sig_Buffer_reg_n_0_[25] ;
  wire \Sig_Buffer_reg_n_0_[26] ;
  wire \Sig_Buffer_reg_n_0_[27] ;
  wire \Sig_Buffer_reg_n_0_[28] ;
  wire \Sig_Buffer_reg_n_0_[29] ;
  wire \Sig_Buffer_reg_n_0_[2] ;
  wire \Sig_Buffer_reg_n_0_[30] ;
  wire \Sig_Buffer_reg_n_0_[31] ;
  wire \Sig_Buffer_reg_n_0_[3] ;
  wire \Sig_Buffer_reg_n_0_[4] ;
  wire \Sig_Buffer_reg_n_0_[5] ;
  wire \Sig_Buffer_reg_n_0_[6] ;
  wire \Sig_Buffer_reg_n_0_[7] ;
  wire \Sig_Buffer_reg_n_0_[8] ;
  wire \Sig_Buffer_reg_n_0_[9] ;
  wire \SignalOutput[31]_i_1_n_0 ;
  wire [31:0]\SignalOutput_reg[31]_0 ;
  wire NLW_ARG_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG_OVERFLOW_UNCONNECTED;
  wire NLW_ARG_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG_CARRYOUT_UNCONNECTED;
  wire NLW_ARG__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__0_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_ARG__0_PCOUT_UNCONNECTED;
  wire NLW_ARG__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__1_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_ARG__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__1_CARRYOUT_UNCONNECTED;
  wire NLW_ARG__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__2_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_ARG__2_PCOUT_UNCONNECTED;
  wire NLW_ARG__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__3_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__3_CARRYOUT_UNCONNECTED;
  wire NLW_ARG__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__4_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__4_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_ARG__4_PCOUT_UNCONNECTED;
  wire NLW_ARG__5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__5_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__5_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__5_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_ARG__5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__5_CARRYOUT_UNCONNECTED;
  wire NLW_ARG__6_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__6_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__6_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__6_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__6_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__6_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__6_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__6_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__6_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_ARG__6_PCOUT_UNCONNECTED;
  wire [3:3]NLW_Accumulated_Output0_carry__6_CO_UNCONNECTED;
  wire [3:3]\NLW_I_pipeline_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_P_pipeline_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_Sig_Buffer_reg0_carry__6_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG_OVERFLOW_UNCONNECTED),
        .P({ARG_n_58,ARG_n_59,ARG_n_60,ARG_n_61,ARG_n_62,ARG_n_63,ARG_n_64,ARG_n_65,ARG_n_66,ARG_n_67,ARG_n_68,ARG_n_69,ARG_n_70,ARG_n_71,ARG_n_72,ARG_n_73,ARG_n_74,ARG_n_75,ARG_n_76,ARG_n_77,ARG_n_78,ARG_n_79,ARG_n_80,ARG_n_81,ARG_n_82,ARG_n_83,ARG_n_84,ARG_n_85,ARG_n_86,ARG_n_87,ARG_n_88,ARG_n_89,ARG_n_90,ARG_n_91,ARG_n_92,ARG_n_93,ARG_n_94,ARG_n_95,ARG_n_96,ARG_n_97,ARG_n_98,ARG_n_99,ARG_n_100,ARG_n_101,ARG_n_102,ARG_n_103,ARG_n_104,ARG_n_105}),
        .PATTERNBDETECT(NLW_ARG_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({ARG_n_106,ARG_n_107,ARG_n_108,ARG_n_109,ARG_n_110,ARG_n_111,ARG_n_112,ARG_n_113,ARG_n_114,ARG_n_115,ARG_n_116,ARG_n_117,ARG_n_118,ARG_n_119,ARG_n_120,ARG_n_121,ARG_n_122,ARG_n_123,ARG_n_124,ARG_n_125,ARG_n_126,ARG_n_127,ARG_n_128,ARG_n_129,ARG_n_130,ARG_n_131,ARG_n_132,ARG_n_133,ARG_n_134,ARG_n_135,ARG_n_136,ARG_n_137,ARG_n_138,ARG_n_139,ARG_n_140,ARG_n_141,ARG_n_142,ARG_n_143,ARG_n_144,ARG_n_145,ARG_n_146,ARG_n_147,ARG_n_148,ARG_n_149,ARG_n_150,ARG_n_151,ARG_n_152,ARG_n_153}),
        .RSTA(Reset),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__0
       (.A({Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__0_OVERFLOW_UNCONNECTED),
        .P({ARG__0_n_58,ARG__0_n_59,ARG__0_n_60,ARG__0_n_61,ARG__0_n_62,ARG__0_n_63,ARG__0_n_64,ARG__0_n_65,ARG__0_n_66,ARG__0_n_67,ARG__0_n_68,ARG__0_n_69,ARG__0_n_70,ARG__0_n_71,ARG__0_n_72,ARG__0_n_73,ARG__0_n_74,ARG__0_n_75,ARG__0_n_76,ARG__0_n_77,ARG__0_n_78,ARG__0_n_79,ARG__0_n_80,ARG__0_n_81,ARG__0_n_82,ARG__0_n_83,ARG__0_n_84,ARG__0_n_85,ARG__0_n_86,ARG__0_n_87,ARG__0_n_88,ARG__0_n_89,ARG__0_n_90,ARG__0_n_91,ARG__0_n_92,ARG__0_n_93,ARG__0_n_94,ARG__0_n_95,ARG__0_n_96,ARG__0_n_97,ARG__0_n_98,ARG__0_n_99,ARG__0_n_100,ARG__0_n_101,ARG__0_n_102,ARG__0_n_103,ARG__0_n_104,ARG__0_n_105}),
        .PATTERNBDETECT(NLW_ARG__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({ARG_n_106,ARG_n_107,ARG_n_108,ARG_n_109,ARG_n_110,ARG_n_111,ARG_n_112,ARG_n_113,ARG_n_114,ARG_n_115,ARG_n_116,ARG_n_117,ARG_n_118,ARG_n_119,ARG_n_120,ARG_n_121,ARG_n_122,ARG_n_123,ARG_n_124,ARG_n_125,ARG_n_126,ARG_n_127,ARG_n_128,ARG_n_129,ARG_n_130,ARG_n_131,ARG_n_132,ARG_n_133,ARG_n_134,ARG_n_135,ARG_n_136,ARG_n_137,ARG_n_138,ARG_n_139,ARG_n_140,ARG_n_141,ARG_n_142,ARG_n_143,ARG_n_144,ARG_n_145,ARG_n_146,ARG_n_147,ARG_n_148,ARG_n_149,ARG_n_150,ARG_n_151,ARG_n_152,ARG_n_153}),
        .PCOUT(NLW_ARG__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Reset),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Control_Ki[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({ARG__1_n_24,ARG__1_n_25,ARG__1_n_26,ARG__1_n_27,ARG__1_n_28,ARG__1_n_29,ARG__1_n_30,ARG__1_n_31,ARG__1_n_32,ARG__1_n_33,ARG__1_n_34,ARG__1_n_35,ARG__1_n_36,ARG__1_n_37,ARG__1_n_38,ARG__1_n_39,ARG__1_n_40,ARG__1_n_41,ARG__1_n_42,ARG__1_n_43,ARG__1_n_44,ARG__1_n_45,ARG__1_n_46,ARG__1_n_47,ARG__1_n_48,ARG__1_n_49,ARG__1_n_50,ARG__1_n_51,ARG__1_n_52,ARG__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__1_OVERFLOW_UNCONNECTED),
        .P({ARG__1_n_58,ARG__1_n_59,ARG__1_n_60,ARG__1_n_61,ARG__1_n_62,ARG__1_n_63,ARG__1_n_64,ARG__1_n_65,ARG__1_n_66,ARG__1_n_67,ARG__1_n_68,ARG__1_n_69,ARG__1_n_70,ARG__1_n_71,ARG__1_n_72,ARG__1_n_73,ARG__1_n_74,ARG__1_n_75,ARG__1_n_76,ARG__1_n_77,ARG__1_n_78,ARG__1_n_79,ARG__1_n_80,ARG__1_n_81,ARG__1_n_82,ARG__1_n_83,ARG__1_n_84,ARG__1_n_85,ARG__1_n_86,ARG__1_n_87,ARG__1_n_88,ARG__1_n_89,ARG__1_n_90,ARG__1_n_91,ARG__1_n_92,ARG__1_n_93,ARG__1_n_94,ARG__1_n_95,ARG__1_n_96,ARG__1_n_97,ARG__1_n_98,ARG__1_n_99,ARG__1_n_100,ARG__1_n_101,ARG__1_n_102,ARG__1_n_103,ARG__1_n_104,ARG__1_n_105}),
        .PATTERNBDETECT(NLW_ARG__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({ARG__1_n_106,ARG__1_n_107,ARG__1_n_108,ARG__1_n_109,ARG__1_n_110,ARG__1_n_111,ARG__1_n_112,ARG__1_n_113,ARG__1_n_114,ARG__1_n_115,ARG__1_n_116,ARG__1_n_117,ARG__1_n_118,ARG__1_n_119,ARG__1_n_120,ARG__1_n_121,ARG__1_n_122,ARG__1_n_123,ARG__1_n_124,ARG__1_n_125,ARG__1_n_126,ARG__1_n_127,ARG__1_n_128,ARG__1_n_129,ARG__1_n_130,ARG__1_n_131,ARG__1_n_132,ARG__1_n_133,ARG__1_n_134,ARG__1_n_135,ARG__1_n_136,ARG__1_n_137,ARG__1_n_138,ARG__1_n_139,ARG__1_n_140,ARG__1_n_141,ARG__1_n_142,ARG__1_n_143,ARG__1_n_144,ARG__1_n_145,ARG__1_n_146,ARG__1_n_147,ARG__1_n_148,ARG__1_n_149,ARG__1_n_150,ARG__1_n_151,ARG__1_n_152,ARG__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Reset),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({ARG__1_n_24,ARG__1_n_25,ARG__1_n_26,ARG__1_n_27,ARG__1_n_28,ARG__1_n_29,ARG__1_n_30,ARG__1_n_31,ARG__1_n_32,ARG__1_n_33,ARG__1_n_34,ARG__1_n_35,ARG__1_n_36,ARG__1_n_37,ARG__1_n_38,ARG__1_n_39,ARG__1_n_40,ARG__1_n_41,ARG__1_n_42,ARG__1_n_43,ARG__1_n_44,ARG__1_n_45,ARG__1_n_46,ARG__1_n_47,ARG__1_n_48,ARG__1_n_49,ARG__1_n_50,ARG__1_n_51,ARG__1_n_52,ARG__1_n_53}),
        .ACOUT(NLW_ARG__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__2_OVERFLOW_UNCONNECTED),
        .P({ARG__2_n_58,ARG__2_n_59,ARG__2_n_60,ARG__2_n_61,ARG__2_n_62,ARG__2_n_63,ARG__2_n_64,ARG__2_n_65,ARG__2_n_66,ARG__2_n_67,ARG__2_n_68,ARG__2_n_69,ARG__2_n_70,ARG__2_n_71,ARG__2_n_72,ARG__2_n_73,ARG__2_n_74,ARG__2_n_75,ARG__2_n_76,ARG__2_n_77,ARG__2_n_78,ARG__2_n_79,ARG__2_n_80,ARG__2_n_81,ARG__2_n_82,ARG__2_n_83,ARG__2_n_84,ARG__2_n_85,ARG__2_n_86,ARG__2_n_87,ARG__2_n_88,ARG__2_n_89,ARG__2_n_90,ARG__2_n_91,ARG__2_n_92,ARG__2_n_93,ARG__2_n_94,ARG__2_n_95,ARG__2_n_96,ARG__2_n_97,ARG__2_n_98,ARG__2_n_99,ARG__2_n_100,ARG__2_n_101,ARG__2_n_102,ARG__2_n_103,ARG__2_n_104,ARG__2_n_105}),
        .PATTERNBDETECT(NLW_ARG__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({ARG__1_n_106,ARG__1_n_107,ARG__1_n_108,ARG__1_n_109,ARG__1_n_110,ARG__1_n_111,ARG__1_n_112,ARG__1_n_113,ARG__1_n_114,ARG__1_n_115,ARG__1_n_116,ARG__1_n_117,ARG__1_n_118,ARG__1_n_119,ARG__1_n_120,ARG__1_n_121,ARG__1_n_122,ARG__1_n_123,ARG__1_n_124,ARG__1_n_125,ARG__1_n_126,ARG__1_n_127,ARG__1_n_128,ARG__1_n_129,ARG__1_n_130,ARG__1_n_131,ARG__1_n_132,ARG__1_n_133,ARG__1_n_134,ARG__1_n_135,ARG__1_n_136,ARG__1_n_137,ARG__1_n_138,ARG__1_n_139,ARG__1_n_140,ARG__1_n_141,ARG__1_n_142,ARG__1_n_143,ARG__1_n_144,ARG__1_n_145,ARG__1_n_146,ARG__1_n_147,ARG__1_n_148,ARG__1_n_149,ARG__1_n_150,ARG__1_n_151,ARG__1_n_152,ARG__1_n_153}),
        .PCOUT(NLW_ARG__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Reset),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__3_OVERFLOW_UNCONNECTED),
        .P({ARG__3_n_58,ARG__3_n_59,ARG__3_n_60,ARG__3_n_61,ARG__3_n_62,ARG__3_n_63,ARG__3_n_64,ARG__3_n_65,ARG__3_n_66,ARG__3_n_67,ARG__3_n_68,ARG__3_n_69,ARG__3_n_70,ARG__3_n_71,ARG__3_n_72,ARG__3_n_73,ARG__3_n_74,ARG__3_n_75,ARG__3_n_76,ARG__3_n_77,ARG__3_n_78,ARG__3_n_79,ARG__3_n_80,ARG__3_n_81,ARG__3_n_82,ARG__3_n_83,ARG__3_n_84,ARG__3_n_85,ARG__3_n_86,ARG__3_n_87,ARG__3_n_88,ARG__3_n_89,ARG__3_n_90,ARG__3_n_91,ARG__3_n_92,ARG__3_n_93,ARG__3_n_94,ARG__3_n_95,ARG__3_n_96,ARG__3_n_97,ARG__3_n_98,ARG__3_n_99,ARG__3_n_100,ARG__3_n_101,ARG__3_n_102,ARG__3_n_103,ARG__3_n_104,ARG__3_n_105}),
        .PATTERNBDETECT(NLW_ARG__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({ARG__3_n_106,ARG__3_n_107,ARG__3_n_108,ARG__3_n_109,ARG__3_n_110,ARG__3_n_111,ARG__3_n_112,ARG__3_n_113,ARG__3_n_114,ARG__3_n_115,ARG__3_n_116,ARG__3_n_117,ARG__3_n_118,ARG__3_n_119,ARG__3_n_120,ARG__3_n_121,ARG__3_n_122,ARG__3_n_123,ARG__3_n_124,ARG__3_n_125,ARG__3_n_126,ARG__3_n_127,ARG__3_n_128,ARG__3_n_129,ARG__3_n_130,ARG__3_n_131,ARG__3_n_132,ARG__3_n_133,ARG__3_n_134,ARG__3_n_135,ARG__3_n_136,ARG__3_n_137,ARG__3_n_138,ARG__3_n_139,ARG__3_n_140,ARG__3_n_141,ARG__3_n_142,ARG__3_n_143,ARG__3_n_144,ARG__3_n_145,ARG__3_n_146,ARG__3_n_147,ARG__3_n_148,ARG__3_n_149,ARG__3_n_150,ARG__3_n_151,ARG__3_n_152,ARG__3_n_153}),
        .RSTA(Reset),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__4
       (.A({Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__4_OVERFLOW_UNCONNECTED),
        .P({ARG__4_n_58,ARG__4_n_59,ARG__4_n_60,ARG__4_n_61,ARG__4_n_62,ARG__4_n_63,ARG__4_n_64,ARG__4_n_65,ARG__4_n_66,ARG__4_n_67,ARG__4_n_68,ARG__4_n_69,ARG__4_n_70,ARG__4_n_71,ARG__4_n_72,ARG__4_n_73,ARG__4_n_74,ARG__4_n_75,ARG__4_n_76,ARG__4_n_77,ARG__4_n_78,ARG__4_n_79,ARG__4_n_80,ARG__4_n_81,ARG__4_n_82,ARG__4_n_83,ARG__4_n_84,ARG__4_n_85,ARG__4_n_86,ARG__4_n_87,ARG__4_n_88,ARG__4_n_89,ARG__4_n_90,ARG__4_n_91,ARG__4_n_92,ARG__4_n_93,ARG__4_n_94,ARG__4_n_95,ARG__4_n_96,ARG__4_n_97,ARG__4_n_98,ARG__4_n_99,ARG__4_n_100,ARG__4_n_101,ARG__4_n_102,ARG__4_n_103,ARG__4_n_104,ARG__4_n_105}),
        .PATTERNBDETECT(NLW_ARG__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({ARG__3_n_106,ARG__3_n_107,ARG__3_n_108,ARG__3_n_109,ARG__3_n_110,ARG__3_n_111,ARG__3_n_112,ARG__3_n_113,ARG__3_n_114,ARG__3_n_115,ARG__3_n_116,ARG__3_n_117,ARG__3_n_118,ARG__3_n_119,ARG__3_n_120,ARG__3_n_121,ARG__3_n_122,ARG__3_n_123,ARG__3_n_124,ARG__3_n_125,ARG__3_n_126,ARG__3_n_127,ARG__3_n_128,ARG__3_n_129,ARG__3_n_130,ARG__3_n_131,ARG__3_n_132,ARG__3_n_133,ARG__3_n_134,ARG__3_n_135,ARG__3_n_136,ARG__3_n_137,ARG__3_n_138,ARG__3_n_139,ARG__3_n_140,ARG__3_n_141,ARG__3_n_142,ARG__3_n_143,ARG__3_n_144,ARG__3_n_145,ARG__3_n_146,ARG__3_n_147,ARG__3_n_148,ARG__3_n_149,ARG__3_n_150,ARG__3_n_151,ARG__3_n_152,ARG__3_n_153}),
        .PCOUT(NLW_ARG__4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Reset),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__4_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__5
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Control_Kp[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({ARG__5_n_24,ARG__5_n_25,ARG__5_n_26,ARG__5_n_27,ARG__5_n_28,ARG__5_n_29,ARG__5_n_30,ARG__5_n_31,ARG__5_n_32,ARG__5_n_33,ARG__5_n_34,ARG__5_n_35,ARG__5_n_36,ARG__5_n_37,ARG__5_n_38,ARG__5_n_39,ARG__5_n_40,ARG__5_n_41,ARG__5_n_42,ARG__5_n_43,ARG__5_n_44,ARG__5_n_45,ARG__5_n_46,ARG__5_n_47,ARG__5_n_48,ARG__5_n_49,ARG__5_n_50,ARG__5_n_51,ARG__5_n_52,ARG__5_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__5_OVERFLOW_UNCONNECTED),
        .P({ARG__5_n_58,ARG__5_n_59,ARG__5_n_60,ARG__5_n_61,ARG__5_n_62,ARG__5_n_63,ARG__5_n_64,ARG__5_n_65,ARG__5_n_66,ARG__5_n_67,ARG__5_n_68,ARG__5_n_69,ARG__5_n_70,ARG__5_n_71,ARG__5_n_72,ARG__5_n_73,ARG__5_n_74,ARG__5_n_75,ARG__5_n_76,ARG__5_n_77,ARG__5_n_78,ARG__5_n_79,ARG__5_n_80,ARG__5_n_81,ARG__5_n_82,ARG__5_n_83,ARG__5_n_84,ARG__5_n_85,ARG__5_n_86,ARG__5_n_87,ARG__5_n_88,ARG__5_n_89,ARG__5_n_90,ARG__5_n_91,ARG__5_n_92,ARG__5_n_93,ARG__5_n_94,ARG__5_n_95,ARG__5_n_96,ARG__5_n_97,ARG__5_n_98,ARG__5_n_99,ARG__5_n_100,ARG__5_n_101,ARG__5_n_102,ARG__5_n_103,ARG__5_n_104,ARG__5_n_105}),
        .PATTERNBDETECT(NLW_ARG__5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__5_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({ARG__5_n_106,ARG__5_n_107,ARG__5_n_108,ARG__5_n_109,ARG__5_n_110,ARG__5_n_111,ARG__5_n_112,ARG__5_n_113,ARG__5_n_114,ARG__5_n_115,ARG__5_n_116,ARG__5_n_117,ARG__5_n_118,ARG__5_n_119,ARG__5_n_120,ARG__5_n_121,ARG__5_n_122,ARG__5_n_123,ARG__5_n_124,ARG__5_n_125,ARG__5_n_126,ARG__5_n_127,ARG__5_n_128,ARG__5_n_129,ARG__5_n_130,ARG__5_n_131,ARG__5_n_132,ARG__5_n_133,ARG__5_n_134,ARG__5_n_135,ARG__5_n_136,ARG__5_n_137,ARG__5_n_138,ARG__5_n_139,ARG__5_n_140,ARG__5_n_141,ARG__5_n_142,ARG__5_n_143,ARG__5_n_144,ARG__5_n_145,ARG__5_n_146,ARG__5_n_147,ARG__5_n_148,ARG__5_n_149,ARG__5_n_150,ARG__5_n_151,ARG__5_n_152,ARG__5_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Reset),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__5_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__6
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({ARG__5_n_24,ARG__5_n_25,ARG__5_n_26,ARG__5_n_27,ARG__5_n_28,ARG__5_n_29,ARG__5_n_30,ARG__5_n_31,ARG__5_n_32,ARG__5_n_33,ARG__5_n_34,ARG__5_n_35,ARG__5_n_36,ARG__5_n_37,ARG__5_n_38,ARG__5_n_39,ARG__5_n_40,ARG__5_n_41,ARG__5_n_42,ARG__5_n_43,ARG__5_n_44,ARG__5_n_45,ARG__5_n_46,ARG__5_n_47,ARG__5_n_48,ARG__5_n_49,ARG__5_n_50,ARG__5_n_51,ARG__5_n_52,ARG__5_n_53}),
        .ACOUT(NLW_ARG__6_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25],Q[25:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__6_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__6_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__6_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__6_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__6_OVERFLOW_UNCONNECTED),
        .P({ARG__6_n_58,ARG__6_n_59,ARG__6_n_60,ARG__6_n_61,ARG__6_n_62,ARG__6_n_63,ARG__6_n_64,ARG__6_n_65,ARG__6_n_66,ARG__6_n_67,ARG__6_n_68,ARG__6_n_69,ARG__6_n_70,ARG__6_n_71,ARG__6_n_72,ARG__6_n_73,ARG__6_n_74,ARG__6_n_75,ARG__6_n_76,ARG__6_n_77,ARG__6_n_78,ARG__6_n_79,ARG__6_n_80,ARG__6_n_81,ARG__6_n_82,ARG__6_n_83,ARG__6_n_84,ARG__6_n_85,ARG__6_n_86,ARG__6_n_87,ARG__6_n_88,ARG__6_n_89,ARG__6_n_90,ARG__6_n_91,ARG__6_n_92,ARG__6_n_93,ARG__6_n_94,ARG__6_n_95,ARG__6_n_96,ARG__6_n_97,ARG__6_n_98,ARG__6_n_99,ARG__6_n_100,ARG__6_n_101,ARG__6_n_102,ARG__6_n_103,ARG__6_n_104,ARG__6_n_105}),
        .PATTERNBDETECT(NLW_ARG__6_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__6_PATTERNDETECT_UNCONNECTED),
        .PCIN({ARG__5_n_106,ARG__5_n_107,ARG__5_n_108,ARG__5_n_109,ARG__5_n_110,ARG__5_n_111,ARG__5_n_112,ARG__5_n_113,ARG__5_n_114,ARG__5_n_115,ARG__5_n_116,ARG__5_n_117,ARG__5_n_118,ARG__5_n_119,ARG__5_n_120,ARG__5_n_121,ARG__5_n_122,ARG__5_n_123,ARG__5_n_124,ARG__5_n_125,ARG__5_n_126,ARG__5_n_127,ARG__5_n_128,ARG__5_n_129,ARG__5_n_130,ARG__5_n_131,ARG__5_n_132,ARG__5_n_133,ARG__5_n_134,ARG__5_n_135,ARG__5_n_136,ARG__5_n_137,ARG__5_n_138,ARG__5_n_139,ARG__5_n_140,ARG__5_n_141,ARG__5_n_142,ARG__5_n_143,ARG__5_n_144,ARG__5_n_145,ARG__5_n_146,ARG__5_n_147,ARG__5_n_148,ARG__5_n_149,ARG__5_n_150,ARG__5_n_151,ARG__5_n_152,ARG__5_n_153}),
        .PCOUT(NLW_ARG__6_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Reset),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__6_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    ARG_i_1
       (.I0(Reset_In),
        .I1(Integrator_Reset),
        .O(Reset));
  CARRY4 Accumulated_Output0_carry
       (.CI(1'b0),
        .CO({Accumulated_Output0_carry_n_0,Accumulated_Output0_carry_n_1,Accumulated_Output0_carry_n_2,Accumulated_Output0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Integral_Stage[3:0]),
        .O({Accumulated_Output0_carry_n_4,Accumulated_Output0_carry_n_5,Accumulated_Output0_carry_n_6,Accumulated_Output0_carry_n_7}),
        .S({Accumulated_Output0_carry_i_1_n_0,Accumulated_Output0_carry_i_2_n_0,Accumulated_Output0_carry_i_3_n_0,Accumulated_Output0_carry_i_4_n_0}));
  CARRY4 Accumulated_Output0_carry__0
       (.CI(Accumulated_Output0_carry_n_0),
        .CO({Accumulated_Output0_carry__0_n_0,Accumulated_Output0_carry__0_n_1,Accumulated_Output0_carry__0_n_2,Accumulated_Output0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Integral_Stage[7:4]),
        .O({Accumulated_Output0_carry__0_n_4,Accumulated_Output0_carry__0_n_5,Accumulated_Output0_carry__0_n_6,Accumulated_Output0_carry__0_n_7}),
        .S({Accumulated_Output0_carry__0_i_1_n_0,Accumulated_Output0_carry__0_i_2_n_0,Accumulated_Output0_carry__0_i_3_n_0,Accumulated_Output0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__0_i_1
       (.I0(Integral_Stage[7]),
        .I1(I_pipeline[7]),
        .O(Accumulated_Output0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__0_i_2
       (.I0(Integral_Stage[6]),
        .I1(I_pipeline[6]),
        .O(Accumulated_Output0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__0_i_3
       (.I0(Integral_Stage[5]),
        .I1(I_pipeline[5]),
        .O(Accumulated_Output0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__0_i_4
       (.I0(Integral_Stage[4]),
        .I1(I_pipeline[4]),
        .O(Accumulated_Output0_carry__0_i_4_n_0));
  CARRY4 Accumulated_Output0_carry__1
       (.CI(Accumulated_Output0_carry__0_n_0),
        .CO({Accumulated_Output0_carry__1_n_0,Accumulated_Output0_carry__1_n_1,Accumulated_Output0_carry__1_n_2,Accumulated_Output0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Integral_Stage[11:8]),
        .O({Accumulated_Output0_carry__1_n_4,Accumulated_Output0_carry__1_n_5,Accumulated_Output0_carry__1_n_6,Accumulated_Output0_carry__1_n_7}),
        .S({Accumulated_Output0_carry__1_i_1_n_0,Accumulated_Output0_carry__1_i_2_n_0,Accumulated_Output0_carry__1_i_3_n_0,Accumulated_Output0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__1_i_1
       (.I0(Integral_Stage[11]),
        .I1(I_pipeline[11]),
        .O(Accumulated_Output0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__1_i_2
       (.I0(Integral_Stage[10]),
        .I1(I_pipeline[10]),
        .O(Accumulated_Output0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__1_i_3
       (.I0(Integral_Stage[9]),
        .I1(I_pipeline[9]),
        .O(Accumulated_Output0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__1_i_4
       (.I0(Integral_Stage[8]),
        .I1(I_pipeline[8]),
        .O(Accumulated_Output0_carry__1_i_4_n_0));
  CARRY4 Accumulated_Output0_carry__2
       (.CI(Accumulated_Output0_carry__1_n_0),
        .CO({Accumulated_Output0_carry__2_n_0,Accumulated_Output0_carry__2_n_1,Accumulated_Output0_carry__2_n_2,Accumulated_Output0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Integral_Stage[15:12]),
        .O({Accumulated_Output0_carry__2_n_4,Accumulated_Output0_carry__2_n_5,Accumulated_Output0_carry__2_n_6,Accumulated_Output0_carry__2_n_7}),
        .S({Accumulated_Output0_carry__2_i_1_n_0,Accumulated_Output0_carry__2_i_2_n_0,Accumulated_Output0_carry__2_i_3_n_0,Accumulated_Output0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__2_i_1
       (.I0(Integral_Stage[15]),
        .I1(I_pipeline[15]),
        .O(Accumulated_Output0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__2_i_2
       (.I0(Integral_Stage[14]),
        .I1(I_pipeline[14]),
        .O(Accumulated_Output0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__2_i_3
       (.I0(Integral_Stage[13]),
        .I1(I_pipeline[13]),
        .O(Accumulated_Output0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__2_i_4
       (.I0(Integral_Stage[12]),
        .I1(I_pipeline[12]),
        .O(Accumulated_Output0_carry__2_i_4_n_0));
  CARRY4 Accumulated_Output0_carry__3
       (.CI(Accumulated_Output0_carry__2_n_0),
        .CO({Accumulated_Output0_carry__3_n_0,Accumulated_Output0_carry__3_n_1,Accumulated_Output0_carry__3_n_2,Accumulated_Output0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Integral_Stage[19:16]),
        .O({Accumulated_Output0_carry__3_n_4,Accumulated_Output0_carry__3_n_5,Accumulated_Output0_carry__3_n_6,Accumulated_Output0_carry__3_n_7}),
        .S({Accumulated_Output0_carry__3_i_1_n_0,Accumulated_Output0_carry__3_i_2_n_0,Accumulated_Output0_carry__3_i_3_n_0,Accumulated_Output0_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__3_i_1
       (.I0(Integral_Stage[19]),
        .I1(I_pipeline[19]),
        .O(Accumulated_Output0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__3_i_2
       (.I0(Integral_Stage[18]),
        .I1(I_pipeline[18]),
        .O(Accumulated_Output0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__3_i_3
       (.I0(Integral_Stage[17]),
        .I1(I_pipeline[17]),
        .O(Accumulated_Output0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__3_i_4
       (.I0(Integral_Stage[16]),
        .I1(I_pipeline[16]),
        .O(Accumulated_Output0_carry__3_i_4_n_0));
  CARRY4 Accumulated_Output0_carry__4
       (.CI(Accumulated_Output0_carry__3_n_0),
        .CO({Accumulated_Output0_carry__4_n_0,Accumulated_Output0_carry__4_n_1,Accumulated_Output0_carry__4_n_2,Accumulated_Output0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Integral_Stage[23:20]),
        .O({Accumulated_Output0_carry__4_n_4,Accumulated_Output0_carry__4_n_5,Accumulated_Output0_carry__4_n_6,Accumulated_Output0_carry__4_n_7}),
        .S({Accumulated_Output0_carry__4_i_1_n_0,Accumulated_Output0_carry__4_i_2_n_0,Accumulated_Output0_carry__4_i_3_n_0,Accumulated_Output0_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__4_i_1
       (.I0(Integral_Stage[23]),
        .I1(I_pipeline[23]),
        .O(Accumulated_Output0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__4_i_2
       (.I0(Integral_Stage[22]),
        .I1(I_pipeline[22]),
        .O(Accumulated_Output0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__4_i_3
       (.I0(Integral_Stage[21]),
        .I1(I_pipeline[21]),
        .O(Accumulated_Output0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__4_i_4
       (.I0(Integral_Stage[20]),
        .I1(I_pipeline[20]),
        .O(Accumulated_Output0_carry__4_i_4_n_0));
  CARRY4 Accumulated_Output0_carry__5
       (.CI(Accumulated_Output0_carry__4_n_0),
        .CO({Accumulated_Output0_carry__5_n_0,Accumulated_Output0_carry__5_n_1,Accumulated_Output0_carry__5_n_2,Accumulated_Output0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Integral_Stage[27:24]),
        .O({Accumulated_Output0_carry__5_n_4,Accumulated_Output0_carry__5_n_5,Accumulated_Output0_carry__5_n_6,Accumulated_Output0_carry__5_n_7}),
        .S({Accumulated_Output0_carry__5_i_1_n_0,Accumulated_Output0_carry__5_i_2_n_0,Accumulated_Output0_carry__5_i_3_n_0,Accumulated_Output0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__5_i_1
       (.I0(Integral_Stage[27]),
        .I1(I_pipeline[27]),
        .O(Accumulated_Output0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__5_i_2
       (.I0(Integral_Stage[26]),
        .I1(I_pipeline[26]),
        .O(Accumulated_Output0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__5_i_3
       (.I0(Integral_Stage[25]),
        .I1(I_pipeline[25]),
        .O(Accumulated_Output0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__5_i_4
       (.I0(Integral_Stage[24]),
        .I1(I_pipeline[24]),
        .O(Accumulated_Output0_carry__5_i_4_n_0));
  CARRY4 Accumulated_Output0_carry__6
       (.CI(Accumulated_Output0_carry__5_n_0),
        .CO({NLW_Accumulated_Output0_carry__6_CO_UNCONNECTED[3],Accumulated_Output0_carry__6_n_1,Accumulated_Output0_carry__6_n_2,Accumulated_Output0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Integral_Stage[30:28]}),
        .O({Accumulated_Output0_carry__6_n_4,Accumulated_Output0_carry__6_n_5,Accumulated_Output0_carry__6_n_6,Accumulated_Output0_carry__6_n_7}),
        .S({Accumulated_Output0_carry__6_i_1_n_0,Accumulated_Output0_carry__6_i_2_n_0,Accumulated_Output0_carry__6_i_3_n_0,Accumulated_Output0_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__6_i_1
       (.I0(Integral_Stage[31]),
        .I1(I_pipeline[31]),
        .O(Accumulated_Output0_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__6_i_2
       (.I0(Integral_Stage[30]),
        .I1(I_pipeline[30]),
        .O(Accumulated_Output0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__6_i_3
       (.I0(Integral_Stage[29]),
        .I1(I_pipeline[29]),
        .O(Accumulated_Output0_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry__6_i_4
       (.I0(Integral_Stage[28]),
        .I1(I_pipeline[28]),
        .O(Accumulated_Output0_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry_i_1
       (.I0(Integral_Stage[3]),
        .I1(I_pipeline[3]),
        .O(Accumulated_Output0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry_i_2
       (.I0(Integral_Stage[2]),
        .I1(I_pipeline[2]),
        .O(Accumulated_Output0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry_i_3
       (.I0(Integral_Stage[1]),
        .I1(I_pipeline[1]),
        .O(Accumulated_Output0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Accumulated_Output0_carry_i_4
       (.I0(Integral_Stage[0]),
        .I1(I_pipeline[0]),
        .O(Accumulated_Output0_carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry_n_7),
        .Q(Accumulated_Output[0]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__1_n_5),
        .Q(Accumulated_Output[10]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__1_n_4),
        .Q(Accumulated_Output[11]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__2_n_7),
        .Q(Accumulated_Output[12]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__2_n_6),
        .Q(Accumulated_Output[13]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__2_n_5),
        .Q(Accumulated_Output[14]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__2_n_4),
        .Q(Accumulated_Output[15]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__3_n_7),
        .Q(Accumulated_Output[16]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__3_n_6),
        .Q(Accumulated_Output[17]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__3_n_5),
        .Q(Accumulated_Output[18]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__3_n_4),
        .Q(Accumulated_Output[19]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry_n_6),
        .Q(Accumulated_Output[1]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__4_n_7),
        .Q(Accumulated_Output[20]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__4_n_6),
        .Q(Accumulated_Output[21]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__4_n_5),
        .Q(Accumulated_Output[22]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__4_n_4),
        .Q(Accumulated_Output[23]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__5_n_7),
        .Q(Accumulated_Output[24]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__5_n_6),
        .Q(Accumulated_Output[25]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__5_n_5),
        .Q(Accumulated_Output[26]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__5_n_4),
        .Q(Accumulated_Output[27]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__6_n_7),
        .Q(Accumulated_Output[28]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__6_n_6),
        .Q(Accumulated_Output[29]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry_n_5),
        .Q(Accumulated_Output[2]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__6_n_5),
        .Q(Accumulated_Output[30]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__6_n_4),
        .Q(Accumulated_Output[31]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry_n_4),
        .Q(Accumulated_Output[3]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__0_n_7),
        .Q(Accumulated_Output[4]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__0_n_6),
        .Q(Accumulated_Output[5]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__0_n_5),
        .Q(Accumulated_Output[6]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__0_n_4),
        .Q(Accumulated_Output[7]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__1_n_7),
        .Q(Accumulated_Output[8]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output0_carry__1_n_6),
        .Q(Accumulated_Output[9]),
        .R(Reset));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[11]_i_2 
       (.I0(ARG__2_n_95),
        .I1(ARG_n_95),
        .O(\I_pipeline[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[11]_i_3 
       (.I0(ARG__2_n_96),
        .I1(ARG_n_96),
        .O(\I_pipeline[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[11]_i_4 
       (.I0(ARG__2_n_97),
        .I1(ARG_n_97),
        .O(\I_pipeline[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[11]_i_5 
       (.I0(ARG__2_n_98),
        .I1(ARG_n_98),
        .O(\I_pipeline[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[15]_i_2 
       (.I0(ARG__2_n_91),
        .I1(ARG_n_91),
        .O(\I_pipeline[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[15]_i_3 
       (.I0(ARG__2_n_92),
        .I1(ARG_n_92),
        .O(\I_pipeline[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[15]_i_4 
       (.I0(ARG__2_n_93),
        .I1(ARG_n_93),
        .O(\I_pipeline[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[15]_i_5 
       (.I0(ARG__2_n_94),
        .I1(ARG_n_94),
        .O(\I_pipeline[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[19]_i_2 
       (.I0(ARG__2_n_87),
        .I1(ARG__0_n_104),
        .O(\I_pipeline[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[19]_i_3 
       (.I0(ARG__2_n_88),
        .I1(ARG__0_n_105),
        .O(\I_pipeline[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[19]_i_4 
       (.I0(ARG__2_n_89),
        .I1(ARG_n_89),
        .O(\I_pipeline[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[19]_i_5 
       (.I0(ARG__2_n_90),
        .I1(ARG_n_90),
        .O(\I_pipeline[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[23]_i_2 
       (.I0(ARG__2_n_83),
        .I1(ARG__0_n_100),
        .O(\I_pipeline[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[23]_i_3 
       (.I0(ARG__2_n_84),
        .I1(ARG__0_n_101),
        .O(\I_pipeline[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[23]_i_4 
       (.I0(ARG__2_n_85),
        .I1(ARG__0_n_102),
        .O(\I_pipeline[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[23]_i_5 
       (.I0(ARG__2_n_86),
        .I1(ARG__0_n_103),
        .O(\I_pipeline[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[27]_i_2 
       (.I0(ARG__2_n_79),
        .I1(ARG__0_n_96),
        .O(\I_pipeline[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[27]_i_3 
       (.I0(ARG__2_n_80),
        .I1(ARG__0_n_97),
        .O(\I_pipeline[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[27]_i_4 
       (.I0(ARG__2_n_81),
        .I1(ARG__0_n_98),
        .O(\I_pipeline[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[27]_i_5 
       (.I0(ARG__2_n_82),
        .I1(ARG__0_n_99),
        .O(\I_pipeline[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[31]_i_2 
       (.I0(ARG__2_n_75),
        .I1(ARG__0_n_92),
        .O(\I_pipeline[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[31]_i_3 
       (.I0(ARG__2_n_76),
        .I1(ARG__0_n_93),
        .O(\I_pipeline[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[31]_i_4 
       (.I0(ARG__2_n_77),
        .I1(ARG__0_n_94),
        .O(\I_pipeline[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[31]_i_5 
       (.I0(ARG__2_n_78),
        .I1(ARG__0_n_95),
        .O(\I_pipeline[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[3]_i_2 
       (.I0(ARG__2_n_103),
        .I1(ARG_n_103),
        .O(\I_pipeline[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[3]_i_3 
       (.I0(ARG__2_n_104),
        .I1(ARG_n_104),
        .O(\I_pipeline[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[3]_i_4 
       (.I0(ARG__2_n_105),
        .I1(ARG_n_105),
        .O(\I_pipeline[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[7]_i_2 
       (.I0(ARG__2_n_99),
        .I1(ARG_n_99),
        .O(\I_pipeline[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[7]_i_3 
       (.I0(ARG__2_n_100),
        .I1(ARG_n_100),
        .O(\I_pipeline[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[7]_i_4 
       (.I0(ARG__2_n_101),
        .I1(ARG_n_101),
        .O(\I_pipeline[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \I_pipeline[7]_i_5 
       (.I0(ARG__2_n_102),
        .I1(ARG_n_102),
        .O(\I_pipeline[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[3]_i_1_n_7 ),
        .Q(I_pipeline[0]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[11]_i_1_n_5 ),
        .Q(I_pipeline[10]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[11]_i_1_n_4 ),
        .Q(I_pipeline[11]),
        .R(Reset));
  CARRY4 \I_pipeline_reg[11]_i_1 
       (.CI(\I_pipeline_reg[7]_i_1_n_0 ),
        .CO({\I_pipeline_reg[11]_i_1_n_0 ,\I_pipeline_reg[11]_i_1_n_1 ,\I_pipeline_reg[11]_i_1_n_2 ,\I_pipeline_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__2_n_95,ARG__2_n_96,ARG__2_n_97,ARG__2_n_98}),
        .O({\I_pipeline_reg[11]_i_1_n_4 ,\I_pipeline_reg[11]_i_1_n_5 ,\I_pipeline_reg[11]_i_1_n_6 ,\I_pipeline_reg[11]_i_1_n_7 }),
        .S({\I_pipeline[11]_i_2_n_0 ,\I_pipeline[11]_i_3_n_0 ,\I_pipeline[11]_i_4_n_0 ,\I_pipeline[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[15]_i_1_n_7 ),
        .Q(I_pipeline[12]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[15]_i_1_n_6 ),
        .Q(I_pipeline[13]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[15]_i_1_n_5 ),
        .Q(I_pipeline[14]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[15]_i_1_n_4 ),
        .Q(I_pipeline[15]),
        .R(Reset));
  CARRY4 \I_pipeline_reg[15]_i_1 
       (.CI(\I_pipeline_reg[11]_i_1_n_0 ),
        .CO({\I_pipeline_reg[15]_i_1_n_0 ,\I_pipeline_reg[15]_i_1_n_1 ,\I_pipeline_reg[15]_i_1_n_2 ,\I_pipeline_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__2_n_91,ARG__2_n_92,ARG__2_n_93,ARG__2_n_94}),
        .O({\I_pipeline_reg[15]_i_1_n_4 ,\I_pipeline_reg[15]_i_1_n_5 ,\I_pipeline_reg[15]_i_1_n_6 ,\I_pipeline_reg[15]_i_1_n_7 }),
        .S({\I_pipeline[15]_i_2_n_0 ,\I_pipeline[15]_i_3_n_0 ,\I_pipeline[15]_i_4_n_0 ,\I_pipeline[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[19]_i_1_n_7 ),
        .Q(I_pipeline[16]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[19]_i_1_n_6 ),
        .Q(I_pipeline[17]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[19]_i_1_n_5 ),
        .Q(I_pipeline[18]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[19]_i_1_n_4 ),
        .Q(I_pipeline[19]),
        .R(Reset));
  CARRY4 \I_pipeline_reg[19]_i_1 
       (.CI(\I_pipeline_reg[15]_i_1_n_0 ),
        .CO({\I_pipeline_reg[19]_i_1_n_0 ,\I_pipeline_reg[19]_i_1_n_1 ,\I_pipeline_reg[19]_i_1_n_2 ,\I_pipeline_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__2_n_87,ARG__2_n_88,ARG__2_n_89,ARG__2_n_90}),
        .O({\I_pipeline_reg[19]_i_1_n_4 ,\I_pipeline_reg[19]_i_1_n_5 ,\I_pipeline_reg[19]_i_1_n_6 ,\I_pipeline_reg[19]_i_1_n_7 }),
        .S({\I_pipeline[19]_i_2_n_0 ,\I_pipeline[19]_i_3_n_0 ,\I_pipeline[19]_i_4_n_0 ,\I_pipeline[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[3]_i_1_n_6 ),
        .Q(I_pipeline[1]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[23]_i_1_n_7 ),
        .Q(I_pipeline[20]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[23]_i_1_n_6 ),
        .Q(I_pipeline[21]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[23]_i_1_n_5 ),
        .Q(I_pipeline[22]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[23]_i_1_n_4 ),
        .Q(I_pipeline[23]),
        .R(Reset));
  CARRY4 \I_pipeline_reg[23]_i_1 
       (.CI(\I_pipeline_reg[19]_i_1_n_0 ),
        .CO({\I_pipeline_reg[23]_i_1_n_0 ,\I_pipeline_reg[23]_i_1_n_1 ,\I_pipeline_reg[23]_i_1_n_2 ,\I_pipeline_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__2_n_83,ARG__2_n_84,ARG__2_n_85,ARG__2_n_86}),
        .O({\I_pipeline_reg[23]_i_1_n_4 ,\I_pipeline_reg[23]_i_1_n_5 ,\I_pipeline_reg[23]_i_1_n_6 ,\I_pipeline_reg[23]_i_1_n_7 }),
        .S({\I_pipeline[23]_i_2_n_0 ,\I_pipeline[23]_i_3_n_0 ,\I_pipeline[23]_i_4_n_0 ,\I_pipeline[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[27]_i_1_n_7 ),
        .Q(I_pipeline[24]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[27]_i_1_n_6 ),
        .Q(I_pipeline[25]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[27]_i_1_n_5 ),
        .Q(I_pipeline[26]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[27]_i_1_n_4 ),
        .Q(I_pipeline[27]),
        .R(Reset));
  CARRY4 \I_pipeline_reg[27]_i_1 
       (.CI(\I_pipeline_reg[23]_i_1_n_0 ),
        .CO({\I_pipeline_reg[27]_i_1_n_0 ,\I_pipeline_reg[27]_i_1_n_1 ,\I_pipeline_reg[27]_i_1_n_2 ,\I_pipeline_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__2_n_79,ARG__2_n_80,ARG__2_n_81,ARG__2_n_82}),
        .O({\I_pipeline_reg[27]_i_1_n_4 ,\I_pipeline_reg[27]_i_1_n_5 ,\I_pipeline_reg[27]_i_1_n_6 ,\I_pipeline_reg[27]_i_1_n_7 }),
        .S({\I_pipeline[27]_i_2_n_0 ,\I_pipeline[27]_i_3_n_0 ,\I_pipeline[27]_i_4_n_0 ,\I_pipeline[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[31]_i_1_n_7 ),
        .Q(I_pipeline[28]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[31]_i_1_n_6 ),
        .Q(I_pipeline[29]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[3]_i_1_n_5 ),
        .Q(I_pipeline[2]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[31]_i_1_n_5 ),
        .Q(I_pipeline[30]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[31]_i_1_n_4 ),
        .Q(I_pipeline[31]),
        .R(Reset));
  CARRY4 \I_pipeline_reg[31]_i_1 
       (.CI(\I_pipeline_reg[27]_i_1_n_0 ),
        .CO({\NLW_I_pipeline_reg[31]_i_1_CO_UNCONNECTED [3],\I_pipeline_reg[31]_i_1_n_1 ,\I_pipeline_reg[31]_i_1_n_2 ,\I_pipeline_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ARG__2_n_76,ARG__2_n_77,ARG__2_n_78}),
        .O({\I_pipeline_reg[31]_i_1_n_4 ,\I_pipeline_reg[31]_i_1_n_5 ,\I_pipeline_reg[31]_i_1_n_6 ,\I_pipeline_reg[31]_i_1_n_7 }),
        .S({\I_pipeline[31]_i_2_n_0 ,\I_pipeline[31]_i_3_n_0 ,\I_pipeline[31]_i_4_n_0 ,\I_pipeline[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[3]_i_1_n_4 ),
        .Q(I_pipeline[3]),
        .R(Reset));
  CARRY4 \I_pipeline_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\I_pipeline_reg[3]_i_1_n_0 ,\I_pipeline_reg[3]_i_1_n_1 ,\I_pipeline_reg[3]_i_1_n_2 ,\I_pipeline_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__2_n_103,ARG__2_n_104,ARG__2_n_105,1'b0}),
        .O({\I_pipeline_reg[3]_i_1_n_4 ,\I_pipeline_reg[3]_i_1_n_5 ,\I_pipeline_reg[3]_i_1_n_6 ,\I_pipeline_reg[3]_i_1_n_7 }),
        .S({\I_pipeline[3]_i_2_n_0 ,\I_pipeline[3]_i_3_n_0 ,\I_pipeline[3]_i_4_n_0 ,ARG__1_n_89}));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[7]_i_1_n_7 ),
        .Q(I_pipeline[4]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[7]_i_1_n_6 ),
        .Q(I_pipeline[5]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[7]_i_1_n_5 ),
        .Q(I_pipeline[6]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[7]_i_1_n_4 ),
        .Q(I_pipeline[7]),
        .R(Reset));
  CARRY4 \I_pipeline_reg[7]_i_1 
       (.CI(\I_pipeline_reg[3]_i_1_n_0 ),
        .CO({\I_pipeline_reg[7]_i_1_n_0 ,\I_pipeline_reg[7]_i_1_n_1 ,\I_pipeline_reg[7]_i_1_n_2 ,\I_pipeline_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__2_n_99,ARG__2_n_100,ARG__2_n_101,ARG__2_n_102}),
        .O({\I_pipeline_reg[7]_i_1_n_4 ,\I_pipeline_reg[7]_i_1_n_5 ,\I_pipeline_reg[7]_i_1_n_6 ,\I_pipeline_reg[7]_i_1_n_7 }),
        .S({\I_pipeline[7]_i_2_n_0 ,\I_pipeline[7]_i_3_n_0 ,\I_pipeline[7]_i_4_n_0 ,\I_pipeline[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[11]_i_1_n_7 ),
        .Q(I_pipeline[8]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \I_pipeline_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\I_pipeline_reg[11]_i_1_n_6 ),
        .Q(I_pipeline[9]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[0]),
        .Q(Integral_Stage[0]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[10]),
        .Q(Integral_Stage[10]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[11]),
        .Q(Integral_Stage[11]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[12]),
        .Q(Integral_Stage[12]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[13]),
        .Q(Integral_Stage[13]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[14]),
        .Q(Integral_Stage[14]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[15]),
        .Q(Integral_Stage[15]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[16]),
        .Q(Integral_Stage[16]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[17]),
        .Q(Integral_Stage[17]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[18]),
        .Q(Integral_Stage[18]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[19]),
        .Q(Integral_Stage[19]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[1]),
        .Q(Integral_Stage[1]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[20]),
        .Q(Integral_Stage[20]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[21]),
        .Q(Integral_Stage[21]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[22]),
        .Q(Integral_Stage[22]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[23]),
        .Q(Integral_Stage[23]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[24]),
        .Q(Integral_Stage[24]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[25]),
        .Q(Integral_Stage[25]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[26]),
        .Q(Integral_Stage[26]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[27]),
        .Q(Integral_Stage[27]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[28]),
        .Q(Integral_Stage[28]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[29]),
        .Q(Integral_Stage[29]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[2]),
        .Q(Integral_Stage[2]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[30]),
        .Q(Integral_Stage[30]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[31]),
        .Q(Integral_Stage[31]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[3]),
        .Q(Integral_Stage[3]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[4]),
        .Q(Integral_Stage[4]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[5]),
        .Q(Integral_Stage[5]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[6]),
        .Q(Integral_Stage[6]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[7]),
        .Q(Integral_Stage[7]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[8]),
        .Q(Integral_Stage[8]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Accumulated_Output[9]),
        .Q(Integral_Stage[9]),
        .R(Reset));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[11]_i_2 
       (.I0(ARG__6_n_95),
        .I1(ARG__3_n_95),
        .O(\P_pipeline[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[11]_i_3 
       (.I0(ARG__6_n_96),
        .I1(ARG__3_n_96),
        .O(\P_pipeline[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[11]_i_4 
       (.I0(ARG__6_n_97),
        .I1(ARG__3_n_97),
        .O(\P_pipeline[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[11]_i_5 
       (.I0(ARG__6_n_98),
        .I1(ARG__3_n_98),
        .O(\P_pipeline[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[15]_i_2 
       (.I0(ARG__6_n_91),
        .I1(ARG__3_n_91),
        .O(\P_pipeline[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[15]_i_3 
       (.I0(ARG__6_n_92),
        .I1(ARG__3_n_92),
        .O(\P_pipeline[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[15]_i_4 
       (.I0(ARG__6_n_93),
        .I1(ARG__3_n_93),
        .O(\P_pipeline[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[15]_i_5 
       (.I0(ARG__6_n_94),
        .I1(ARG__3_n_94),
        .O(\P_pipeline[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[19]_i_2 
       (.I0(ARG__6_n_87),
        .I1(ARG__4_n_104),
        .O(\P_pipeline[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[19]_i_3 
       (.I0(ARG__6_n_88),
        .I1(ARG__4_n_105),
        .O(\P_pipeline[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[19]_i_4 
       (.I0(ARG__6_n_89),
        .I1(ARG__3_n_89),
        .O(\P_pipeline[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[19]_i_5 
       (.I0(ARG__6_n_90),
        .I1(ARG__3_n_90),
        .O(\P_pipeline[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[23]_i_2 
       (.I0(ARG__6_n_83),
        .I1(ARG__4_n_100),
        .O(\P_pipeline[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[23]_i_3 
       (.I0(ARG__6_n_84),
        .I1(ARG__4_n_101),
        .O(\P_pipeline[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[23]_i_4 
       (.I0(ARG__6_n_85),
        .I1(ARG__4_n_102),
        .O(\P_pipeline[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[23]_i_5 
       (.I0(ARG__6_n_86),
        .I1(ARG__4_n_103),
        .O(\P_pipeline[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[27]_i_2 
       (.I0(ARG__6_n_79),
        .I1(ARG__4_n_96),
        .O(\P_pipeline[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[27]_i_3 
       (.I0(ARG__6_n_80),
        .I1(ARG__4_n_97),
        .O(\P_pipeline[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[27]_i_4 
       (.I0(ARG__6_n_81),
        .I1(ARG__4_n_98),
        .O(\P_pipeline[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[27]_i_5 
       (.I0(ARG__6_n_82),
        .I1(ARG__4_n_99),
        .O(\P_pipeline[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[31]_i_2 
       (.I0(ARG__6_n_75),
        .I1(ARG__4_n_92),
        .O(\P_pipeline[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[31]_i_3 
       (.I0(ARG__6_n_76),
        .I1(ARG__4_n_93),
        .O(\P_pipeline[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[31]_i_4 
       (.I0(ARG__6_n_77),
        .I1(ARG__4_n_94),
        .O(\P_pipeline[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[31]_i_5 
       (.I0(ARG__6_n_78),
        .I1(ARG__4_n_95),
        .O(\P_pipeline[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[3]_i_2 
       (.I0(ARG__6_n_103),
        .I1(ARG__3_n_103),
        .O(\P_pipeline[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[3]_i_3 
       (.I0(ARG__6_n_104),
        .I1(ARG__3_n_104),
        .O(\P_pipeline[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[3]_i_4 
       (.I0(ARG__6_n_105),
        .I1(ARG__3_n_105),
        .O(\P_pipeline[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[7]_i_2 
       (.I0(ARG__6_n_99),
        .I1(ARG__3_n_99),
        .O(\P_pipeline[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[7]_i_3 
       (.I0(ARG__6_n_100),
        .I1(ARG__3_n_100),
        .O(\P_pipeline[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[7]_i_4 
       (.I0(ARG__6_n_101),
        .I1(ARG__3_n_101),
        .O(\P_pipeline[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \P_pipeline[7]_i_5 
       (.I0(ARG__6_n_102),
        .I1(ARG__3_n_102),
        .O(\P_pipeline[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[3]_i_1_n_7 ),
        .Q(P_pipeline[0]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[11]_i_1_n_5 ),
        .Q(P_pipeline[10]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[11]_i_1_n_4 ),
        .Q(P_pipeline[11]),
        .R(Reset));
  CARRY4 \P_pipeline_reg[11]_i_1 
       (.CI(\P_pipeline_reg[7]_i_1_n_0 ),
        .CO({\P_pipeline_reg[11]_i_1_n_0 ,\P_pipeline_reg[11]_i_1_n_1 ,\P_pipeline_reg[11]_i_1_n_2 ,\P_pipeline_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__6_n_95,ARG__6_n_96,ARG__6_n_97,ARG__6_n_98}),
        .O({\P_pipeline_reg[11]_i_1_n_4 ,\P_pipeline_reg[11]_i_1_n_5 ,\P_pipeline_reg[11]_i_1_n_6 ,\P_pipeline_reg[11]_i_1_n_7 }),
        .S({\P_pipeline[11]_i_2_n_0 ,\P_pipeline[11]_i_3_n_0 ,\P_pipeline[11]_i_4_n_0 ,\P_pipeline[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[15]_i_1_n_7 ),
        .Q(P_pipeline[12]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[15]_i_1_n_6 ),
        .Q(P_pipeline[13]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[15]_i_1_n_5 ),
        .Q(P_pipeline[14]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[15]_i_1_n_4 ),
        .Q(P_pipeline[15]),
        .R(Reset));
  CARRY4 \P_pipeline_reg[15]_i_1 
       (.CI(\P_pipeline_reg[11]_i_1_n_0 ),
        .CO({\P_pipeline_reg[15]_i_1_n_0 ,\P_pipeline_reg[15]_i_1_n_1 ,\P_pipeline_reg[15]_i_1_n_2 ,\P_pipeline_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__6_n_91,ARG__6_n_92,ARG__6_n_93,ARG__6_n_94}),
        .O({\P_pipeline_reg[15]_i_1_n_4 ,\P_pipeline_reg[15]_i_1_n_5 ,\P_pipeline_reg[15]_i_1_n_6 ,\P_pipeline_reg[15]_i_1_n_7 }),
        .S({\P_pipeline[15]_i_2_n_0 ,\P_pipeline[15]_i_3_n_0 ,\P_pipeline[15]_i_4_n_0 ,\P_pipeline[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[19]_i_1_n_7 ),
        .Q(P_pipeline[16]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[19]_i_1_n_6 ),
        .Q(P_pipeline[17]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[19]_i_1_n_5 ),
        .Q(P_pipeline[18]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[19]_i_1_n_4 ),
        .Q(P_pipeline[19]),
        .R(Reset));
  CARRY4 \P_pipeline_reg[19]_i_1 
       (.CI(\P_pipeline_reg[15]_i_1_n_0 ),
        .CO({\P_pipeline_reg[19]_i_1_n_0 ,\P_pipeline_reg[19]_i_1_n_1 ,\P_pipeline_reg[19]_i_1_n_2 ,\P_pipeline_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__6_n_87,ARG__6_n_88,ARG__6_n_89,ARG__6_n_90}),
        .O({\P_pipeline_reg[19]_i_1_n_4 ,\P_pipeline_reg[19]_i_1_n_5 ,\P_pipeline_reg[19]_i_1_n_6 ,\P_pipeline_reg[19]_i_1_n_7 }),
        .S({\P_pipeline[19]_i_2_n_0 ,\P_pipeline[19]_i_3_n_0 ,\P_pipeline[19]_i_4_n_0 ,\P_pipeline[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[3]_i_1_n_6 ),
        .Q(P_pipeline[1]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[23]_i_1_n_7 ),
        .Q(P_pipeline[20]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[23]_i_1_n_6 ),
        .Q(P_pipeline[21]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[23]_i_1_n_5 ),
        .Q(P_pipeline[22]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[23]_i_1_n_4 ),
        .Q(P_pipeline[23]),
        .R(Reset));
  CARRY4 \P_pipeline_reg[23]_i_1 
       (.CI(\P_pipeline_reg[19]_i_1_n_0 ),
        .CO({\P_pipeline_reg[23]_i_1_n_0 ,\P_pipeline_reg[23]_i_1_n_1 ,\P_pipeline_reg[23]_i_1_n_2 ,\P_pipeline_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__6_n_83,ARG__6_n_84,ARG__6_n_85,ARG__6_n_86}),
        .O({\P_pipeline_reg[23]_i_1_n_4 ,\P_pipeline_reg[23]_i_1_n_5 ,\P_pipeline_reg[23]_i_1_n_6 ,\P_pipeline_reg[23]_i_1_n_7 }),
        .S({\P_pipeline[23]_i_2_n_0 ,\P_pipeline[23]_i_3_n_0 ,\P_pipeline[23]_i_4_n_0 ,\P_pipeline[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[27]_i_1_n_7 ),
        .Q(P_pipeline[24]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[27]_i_1_n_6 ),
        .Q(P_pipeline[25]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[27]_i_1_n_5 ),
        .Q(P_pipeline[26]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[27]_i_1_n_4 ),
        .Q(P_pipeline[27]),
        .R(Reset));
  CARRY4 \P_pipeline_reg[27]_i_1 
       (.CI(\P_pipeline_reg[23]_i_1_n_0 ),
        .CO({\P_pipeline_reg[27]_i_1_n_0 ,\P_pipeline_reg[27]_i_1_n_1 ,\P_pipeline_reg[27]_i_1_n_2 ,\P_pipeline_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__6_n_79,ARG__6_n_80,ARG__6_n_81,ARG__6_n_82}),
        .O({\P_pipeline_reg[27]_i_1_n_4 ,\P_pipeline_reg[27]_i_1_n_5 ,\P_pipeline_reg[27]_i_1_n_6 ,\P_pipeline_reg[27]_i_1_n_7 }),
        .S({\P_pipeline[27]_i_2_n_0 ,\P_pipeline[27]_i_3_n_0 ,\P_pipeline[27]_i_4_n_0 ,\P_pipeline[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[31]_i_1_n_7 ),
        .Q(P_pipeline[28]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[31]_i_1_n_6 ),
        .Q(P_pipeline[29]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[3]_i_1_n_5 ),
        .Q(P_pipeline[2]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[31]_i_1_n_5 ),
        .Q(P_pipeline[30]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[31]_i_1_n_4 ),
        .Q(P_pipeline[31]),
        .R(Reset));
  CARRY4 \P_pipeline_reg[31]_i_1 
       (.CI(\P_pipeline_reg[27]_i_1_n_0 ),
        .CO({\NLW_P_pipeline_reg[31]_i_1_CO_UNCONNECTED [3],\P_pipeline_reg[31]_i_1_n_1 ,\P_pipeline_reg[31]_i_1_n_2 ,\P_pipeline_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ARG__6_n_76,ARG__6_n_77,ARG__6_n_78}),
        .O({\P_pipeline_reg[31]_i_1_n_4 ,\P_pipeline_reg[31]_i_1_n_5 ,\P_pipeline_reg[31]_i_1_n_6 ,\P_pipeline_reg[31]_i_1_n_7 }),
        .S({\P_pipeline[31]_i_2_n_0 ,\P_pipeline[31]_i_3_n_0 ,\P_pipeline[31]_i_4_n_0 ,\P_pipeline[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[3]_i_1_n_4 ),
        .Q(P_pipeline[3]),
        .R(Reset));
  CARRY4 \P_pipeline_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\P_pipeline_reg[3]_i_1_n_0 ,\P_pipeline_reg[3]_i_1_n_1 ,\P_pipeline_reg[3]_i_1_n_2 ,\P_pipeline_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__6_n_103,ARG__6_n_104,ARG__6_n_105,1'b0}),
        .O({\P_pipeline_reg[3]_i_1_n_4 ,\P_pipeline_reg[3]_i_1_n_5 ,\P_pipeline_reg[3]_i_1_n_6 ,\P_pipeline_reg[3]_i_1_n_7 }),
        .S({\P_pipeline[3]_i_2_n_0 ,\P_pipeline[3]_i_3_n_0 ,\P_pipeline[3]_i_4_n_0 ,ARG__5_n_89}));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[7]_i_1_n_7 ),
        .Q(P_pipeline[4]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[7]_i_1_n_6 ),
        .Q(P_pipeline[5]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[7]_i_1_n_5 ),
        .Q(P_pipeline[6]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[7]_i_1_n_4 ),
        .Q(P_pipeline[7]),
        .R(Reset));
  CARRY4 \P_pipeline_reg[7]_i_1 
       (.CI(\P_pipeline_reg[3]_i_1_n_0 ),
        .CO({\P_pipeline_reg[7]_i_1_n_0 ,\P_pipeline_reg[7]_i_1_n_1 ,\P_pipeline_reg[7]_i_1_n_2 ,\P_pipeline_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG__6_n_99,ARG__6_n_100,ARG__6_n_101,ARG__6_n_102}),
        .O({\P_pipeline_reg[7]_i_1_n_4 ,\P_pipeline_reg[7]_i_1_n_5 ,\P_pipeline_reg[7]_i_1_n_6 ,\P_pipeline_reg[7]_i_1_n_7 }),
        .S({\P_pipeline[7]_i_2_n_0 ,\P_pipeline[7]_i_3_n_0 ,\P_pipeline[7]_i_4_n_0 ,\P_pipeline[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[11]_i_1_n_7 ),
        .Q(P_pipeline[8]),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \P_pipeline_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\P_pipeline_reg[11]_i_1_n_6 ),
        .Q(P_pipeline[9]),
        .R(Reset));
  CARRY4 Sig_Buffer_reg0_carry
       (.CI(1'b0),
        .CO({Sig_Buffer_reg0_carry_n_0,Sig_Buffer_reg0_carry_n_1,Sig_Buffer_reg0_carry_n_2,Sig_Buffer_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(P_pipeline[3:0]),
        .O({Sig_Buffer_reg0_carry_n_4,Sig_Buffer_reg0_carry_n_5,Sig_Buffer_reg0_carry_n_6,Sig_Buffer_reg0_carry_n_7}),
        .S({Sig_Buffer_reg0_carry_i_1_n_0,Sig_Buffer_reg0_carry_i_2_n_0,Sig_Buffer_reg0_carry_i_3_n_0,Sig_Buffer_reg0_carry_i_4_n_0}));
  CARRY4 Sig_Buffer_reg0_carry__0
       (.CI(Sig_Buffer_reg0_carry_n_0),
        .CO({Sig_Buffer_reg0_carry__0_n_0,Sig_Buffer_reg0_carry__0_n_1,Sig_Buffer_reg0_carry__0_n_2,Sig_Buffer_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(P_pipeline[7:4]),
        .O({Sig_Buffer_reg0_carry__0_n_4,Sig_Buffer_reg0_carry__0_n_5,Sig_Buffer_reg0_carry__0_n_6,Sig_Buffer_reg0_carry__0_n_7}),
        .S({Sig_Buffer_reg0_carry__0_i_1_n_0,Sig_Buffer_reg0_carry__0_i_2_n_0,Sig_Buffer_reg0_carry__0_i_3_n_0,Sig_Buffer_reg0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__0_i_1
       (.I0(P_pipeline[7]),
        .I1(Integral_Stage[7]),
        .O(Sig_Buffer_reg0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__0_i_2
       (.I0(P_pipeline[6]),
        .I1(Integral_Stage[6]),
        .O(Sig_Buffer_reg0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__0_i_3
       (.I0(P_pipeline[5]),
        .I1(Integral_Stage[5]),
        .O(Sig_Buffer_reg0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__0_i_4
       (.I0(P_pipeline[4]),
        .I1(Integral_Stage[4]),
        .O(Sig_Buffer_reg0_carry__0_i_4_n_0));
  CARRY4 Sig_Buffer_reg0_carry__1
       (.CI(Sig_Buffer_reg0_carry__0_n_0),
        .CO({Sig_Buffer_reg0_carry__1_n_0,Sig_Buffer_reg0_carry__1_n_1,Sig_Buffer_reg0_carry__1_n_2,Sig_Buffer_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(P_pipeline[11:8]),
        .O({Sig_Buffer_reg0_carry__1_n_4,Sig_Buffer_reg0_carry__1_n_5,Sig_Buffer_reg0_carry__1_n_6,Sig_Buffer_reg0_carry__1_n_7}),
        .S({Sig_Buffer_reg0_carry__1_i_1_n_0,Sig_Buffer_reg0_carry__1_i_2_n_0,Sig_Buffer_reg0_carry__1_i_3_n_0,Sig_Buffer_reg0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__1_i_1
       (.I0(P_pipeline[11]),
        .I1(Integral_Stage[11]),
        .O(Sig_Buffer_reg0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__1_i_2
       (.I0(P_pipeline[10]),
        .I1(Integral_Stage[10]),
        .O(Sig_Buffer_reg0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__1_i_3
       (.I0(P_pipeline[9]),
        .I1(Integral_Stage[9]),
        .O(Sig_Buffer_reg0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__1_i_4
       (.I0(P_pipeline[8]),
        .I1(Integral_Stage[8]),
        .O(Sig_Buffer_reg0_carry__1_i_4_n_0));
  CARRY4 Sig_Buffer_reg0_carry__2
       (.CI(Sig_Buffer_reg0_carry__1_n_0),
        .CO({Sig_Buffer_reg0_carry__2_n_0,Sig_Buffer_reg0_carry__2_n_1,Sig_Buffer_reg0_carry__2_n_2,Sig_Buffer_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(P_pipeline[15:12]),
        .O({Sig_Buffer_reg0_carry__2_n_4,Sig_Buffer_reg0_carry__2_n_5,Sig_Buffer_reg0_carry__2_n_6,Sig_Buffer_reg0_carry__2_n_7}),
        .S({Sig_Buffer_reg0_carry__2_i_1_n_0,Sig_Buffer_reg0_carry__2_i_2_n_0,Sig_Buffer_reg0_carry__2_i_3_n_0,Sig_Buffer_reg0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__2_i_1
       (.I0(P_pipeline[15]),
        .I1(Integral_Stage[15]),
        .O(Sig_Buffer_reg0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__2_i_2
       (.I0(P_pipeline[14]),
        .I1(Integral_Stage[14]),
        .O(Sig_Buffer_reg0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__2_i_3
       (.I0(P_pipeline[13]),
        .I1(Integral_Stage[13]),
        .O(Sig_Buffer_reg0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__2_i_4
       (.I0(P_pipeline[12]),
        .I1(Integral_Stage[12]),
        .O(Sig_Buffer_reg0_carry__2_i_4_n_0));
  CARRY4 Sig_Buffer_reg0_carry__3
       (.CI(Sig_Buffer_reg0_carry__2_n_0),
        .CO({Sig_Buffer_reg0_carry__3_n_0,Sig_Buffer_reg0_carry__3_n_1,Sig_Buffer_reg0_carry__3_n_2,Sig_Buffer_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(P_pipeline[19:16]),
        .O({Sig_Buffer_reg0_carry__3_n_4,Sig_Buffer_reg0_carry__3_n_5,Sig_Buffer_reg0_carry__3_n_6,Sig_Buffer_reg0_carry__3_n_7}),
        .S({Sig_Buffer_reg0_carry__3_i_1_n_0,Sig_Buffer_reg0_carry__3_i_2_n_0,Sig_Buffer_reg0_carry__3_i_3_n_0,Sig_Buffer_reg0_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__3_i_1
       (.I0(P_pipeline[19]),
        .I1(Integral_Stage[19]),
        .O(Sig_Buffer_reg0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__3_i_2
       (.I0(P_pipeline[18]),
        .I1(Integral_Stage[18]),
        .O(Sig_Buffer_reg0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__3_i_3
       (.I0(P_pipeline[17]),
        .I1(Integral_Stage[17]),
        .O(Sig_Buffer_reg0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__3_i_4
       (.I0(P_pipeline[16]),
        .I1(Integral_Stage[16]),
        .O(Sig_Buffer_reg0_carry__3_i_4_n_0));
  CARRY4 Sig_Buffer_reg0_carry__4
       (.CI(Sig_Buffer_reg0_carry__3_n_0),
        .CO({Sig_Buffer_reg0_carry__4_n_0,Sig_Buffer_reg0_carry__4_n_1,Sig_Buffer_reg0_carry__4_n_2,Sig_Buffer_reg0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(P_pipeline[23:20]),
        .O({Sig_Buffer_reg0_carry__4_n_4,Sig_Buffer_reg0_carry__4_n_5,Sig_Buffer_reg0_carry__4_n_6,Sig_Buffer_reg0_carry__4_n_7}),
        .S({Sig_Buffer_reg0_carry__4_i_1_n_0,Sig_Buffer_reg0_carry__4_i_2_n_0,Sig_Buffer_reg0_carry__4_i_3_n_0,Sig_Buffer_reg0_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__4_i_1
       (.I0(P_pipeline[23]),
        .I1(Integral_Stage[23]),
        .O(Sig_Buffer_reg0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__4_i_2
       (.I0(P_pipeline[22]),
        .I1(Integral_Stage[22]),
        .O(Sig_Buffer_reg0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__4_i_3
       (.I0(P_pipeline[21]),
        .I1(Integral_Stage[21]),
        .O(Sig_Buffer_reg0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__4_i_4
       (.I0(P_pipeline[20]),
        .I1(Integral_Stage[20]),
        .O(Sig_Buffer_reg0_carry__4_i_4_n_0));
  CARRY4 Sig_Buffer_reg0_carry__5
       (.CI(Sig_Buffer_reg0_carry__4_n_0),
        .CO({Sig_Buffer_reg0_carry__5_n_0,Sig_Buffer_reg0_carry__5_n_1,Sig_Buffer_reg0_carry__5_n_2,Sig_Buffer_reg0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(P_pipeline[27:24]),
        .O({Sig_Buffer_reg0_carry__5_n_4,Sig_Buffer_reg0_carry__5_n_5,Sig_Buffer_reg0_carry__5_n_6,Sig_Buffer_reg0_carry__5_n_7}),
        .S({Sig_Buffer_reg0_carry__5_i_1_n_0,Sig_Buffer_reg0_carry__5_i_2_n_0,Sig_Buffer_reg0_carry__5_i_3_n_0,Sig_Buffer_reg0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__5_i_1
       (.I0(P_pipeline[27]),
        .I1(Integral_Stage[27]),
        .O(Sig_Buffer_reg0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__5_i_2
       (.I0(P_pipeline[26]),
        .I1(Integral_Stage[26]),
        .O(Sig_Buffer_reg0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__5_i_3
       (.I0(P_pipeline[25]),
        .I1(Integral_Stage[25]),
        .O(Sig_Buffer_reg0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__5_i_4
       (.I0(P_pipeline[24]),
        .I1(Integral_Stage[24]),
        .O(Sig_Buffer_reg0_carry__5_i_4_n_0));
  CARRY4 Sig_Buffer_reg0_carry__6
       (.CI(Sig_Buffer_reg0_carry__5_n_0),
        .CO({NLW_Sig_Buffer_reg0_carry__6_CO_UNCONNECTED[3],Sig_Buffer_reg0_carry__6_n_1,Sig_Buffer_reg0_carry__6_n_2,Sig_Buffer_reg0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,P_pipeline[30:28]}),
        .O({Sig_Buffer_reg0_carry__6_n_4,Sig_Buffer_reg0_carry__6_n_5,Sig_Buffer_reg0_carry__6_n_6,Sig_Buffer_reg0_carry__6_n_7}),
        .S({Sig_Buffer_reg0_carry__6_i_1_n_0,Sig_Buffer_reg0_carry__6_i_2_n_0,Sig_Buffer_reg0_carry__6_i_3_n_0,Sig_Buffer_reg0_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__6_i_1
       (.I0(P_pipeline[31]),
        .I1(Integral_Stage[31]),
        .O(Sig_Buffer_reg0_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__6_i_2
       (.I0(P_pipeline[30]),
        .I1(Integral_Stage[30]),
        .O(Sig_Buffer_reg0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__6_i_3
       (.I0(P_pipeline[29]),
        .I1(Integral_Stage[29]),
        .O(Sig_Buffer_reg0_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry__6_i_4
       (.I0(P_pipeline[28]),
        .I1(Integral_Stage[28]),
        .O(Sig_Buffer_reg0_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry_i_1
       (.I0(P_pipeline[3]),
        .I1(Integral_Stage[3]),
        .O(Sig_Buffer_reg0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry_i_2
       (.I0(P_pipeline[2]),
        .I1(Integral_Stage[2]),
        .O(Sig_Buffer_reg0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry_i_3
       (.I0(P_pipeline[1]),
        .I1(Integral_Stage[1]),
        .O(Sig_Buffer_reg0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Sig_Buffer_reg0_carry_i_4
       (.I0(P_pipeline[0]),
        .I1(Integral_Stage[0]),
        .O(Sig_Buffer_reg0_carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry_n_7),
        .Q(\Sig_Buffer_reg_n_0_[0] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__1_n_5),
        .Q(\Sig_Buffer_reg_n_0_[10] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__1_n_4),
        .Q(\Sig_Buffer_reg_n_0_[11] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__2_n_7),
        .Q(\Sig_Buffer_reg_n_0_[12] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__2_n_6),
        .Q(\Sig_Buffer_reg_n_0_[13] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__2_n_5),
        .Q(\Sig_Buffer_reg_n_0_[14] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__2_n_4),
        .Q(\Sig_Buffer_reg_n_0_[15] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__3_n_7),
        .Q(\Sig_Buffer_reg_n_0_[16] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__3_n_6),
        .Q(\Sig_Buffer_reg_n_0_[17] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__3_n_5),
        .Q(\Sig_Buffer_reg_n_0_[18] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__3_n_4),
        .Q(\Sig_Buffer_reg_n_0_[19] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry_n_6),
        .Q(\Sig_Buffer_reg_n_0_[1] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__4_n_7),
        .Q(\Sig_Buffer_reg_n_0_[20] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__4_n_6),
        .Q(\Sig_Buffer_reg_n_0_[21] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__4_n_5),
        .Q(\Sig_Buffer_reg_n_0_[22] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__4_n_4),
        .Q(\Sig_Buffer_reg_n_0_[23] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__5_n_7),
        .Q(\Sig_Buffer_reg_n_0_[24] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__5_n_6),
        .Q(\Sig_Buffer_reg_n_0_[25] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__5_n_5),
        .Q(\Sig_Buffer_reg_n_0_[26] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__5_n_4),
        .Q(\Sig_Buffer_reg_n_0_[27] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__6_n_7),
        .Q(\Sig_Buffer_reg_n_0_[28] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__6_n_6),
        .Q(\Sig_Buffer_reg_n_0_[29] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry_n_5),
        .Q(\Sig_Buffer_reg_n_0_[2] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__6_n_5),
        .Q(\Sig_Buffer_reg_n_0_[30] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__6_n_4),
        .Q(\Sig_Buffer_reg_n_0_[31] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry_n_4),
        .Q(\Sig_Buffer_reg_n_0_[3] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__0_n_7),
        .Q(\Sig_Buffer_reg_n_0_[4] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__0_n_6),
        .Q(\Sig_Buffer_reg_n_0_[5] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__0_n_5),
        .Q(\Sig_Buffer_reg_n_0_[6] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__0_n_4),
        .Q(\Sig_Buffer_reg_n_0_[7] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__1_n_7),
        .Q(\Sig_Buffer_reg_n_0_[8] ),
        .R(Reset));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer_reg0_carry__1_n_6),
        .Q(\Sig_Buffer_reg_n_0_[9] ),
        .R(Reset));
  LUT2 #(
    .INIT(4'h1)) 
    \SignalOutput[31]_i_1 
       (.I0(Integrator_Reset),
        .I1(Reset_In),
        .O(\SignalOutput[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[0] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[0] ),
        .Q(\SignalOutput_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[10] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[10] ),
        .Q(\SignalOutput_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[11] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[11] ),
        .Q(\SignalOutput_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[12] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[12] ),
        .Q(\SignalOutput_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[13] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[13] ),
        .Q(\SignalOutput_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[14] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[14] ),
        .Q(\SignalOutput_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[15] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[15] ),
        .Q(\SignalOutput_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[16] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[16] ),
        .Q(\SignalOutput_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[17] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[17] ),
        .Q(\SignalOutput_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[18] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[18] ),
        .Q(\SignalOutput_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[19] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[19] ),
        .Q(\SignalOutput_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[1] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[1] ),
        .Q(\SignalOutput_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[20] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[20] ),
        .Q(\SignalOutput_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[21] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[21] ),
        .Q(\SignalOutput_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[22] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[22] ),
        .Q(\SignalOutput_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[23] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[23] ),
        .Q(\SignalOutput_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[24] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[24] ),
        .Q(\SignalOutput_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[25] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[25] ),
        .Q(\SignalOutput_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[26] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[26] ),
        .Q(\SignalOutput_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[27] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[27] ),
        .Q(\SignalOutput_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[28] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[28] ),
        .Q(\SignalOutput_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[29] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[29] ),
        .Q(\SignalOutput_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[2] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[2] ),
        .Q(\SignalOutput_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[30] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[30] ),
        .Q(\SignalOutput_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[31] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[31] ),
        .Q(\SignalOutput_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[3] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[3] ),
        .Q(\SignalOutput_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[4] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[4] ),
        .Q(\SignalOutput_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[5] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[5] ),
        .Q(\SignalOutput_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[6] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[6] ),
        .Q(\SignalOutput_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[7] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[7] ),
        .Q(\SignalOutput_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[8] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[8] ),
        .Q(\SignalOutput_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[9] 
       (.C(AD_CLK_in),
        .CE(\SignalOutput[31]_i_1_n_0 ),
        .D(\Sig_Buffer_reg_n_0_[9] ),
        .Q(\SignalOutput_reg[31]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Squared_Phase_Locked_Loop
   (Phase_Measured,
    Locked_Carrier,
    Lock_Strength,
    Freq_Measured,
    Reset_Out,
    Reset_In,
    AD_CLK_in,
    \section_out1_reg[23] ,
    \section_out1_reg[23]_0 ,
    ADC_Stream_in,
    Control_Ki,
    Control_Kp,
    PLL_Guess_Freq,
    Integrator_Reset);
  output [31:0]Phase_Measured;
  output [13:0]Locked_Carrier;
  output [25:0]Lock_Strength;
  output [30:0]Freq_Measured;
  output Reset_Out;
  input Reset_In;
  input AD_CLK_in;
  input \section_out1_reg[23] ;
  input \section_out1_reg[23]_0 ;
  input [13:0]ADC_Stream_in;
  input [31:0]Control_Ki;
  input [31:0]Control_Kp;
  input [31:0]PLL_Guess_Freq;
  input Integrator_Reset;

  wire [13:0]ADC_Stream_in;
  wire AD_CLK_in;
  wire [31:0]Control_Ki;
  wire [31:0]Control_Kp;
  wire [1:1]DelayPipe2;
  wire [30:0]Freq_Measured;
  wire Init_State;
  wire Integrator_Reset;
  wire Lock_Mixer_n_0;
  wire Lock_Mixer_n_1;
  wire Lock_Mixer_n_10;
  wire Lock_Mixer_n_11;
  wire Lock_Mixer_n_12;
  wire Lock_Mixer_n_13;
  wire Lock_Mixer_n_14;
  wire Lock_Mixer_n_15;
  wire Lock_Mixer_n_16;
  wire Lock_Mixer_n_17;
  wire Lock_Mixer_n_18;
  wire Lock_Mixer_n_19;
  wire Lock_Mixer_n_2;
  wire Lock_Mixer_n_20;
  wire Lock_Mixer_n_21;
  wire Lock_Mixer_n_22;
  wire Lock_Mixer_n_23;
  wire Lock_Mixer_n_24;
  wire Lock_Mixer_n_25;
  wire Lock_Mixer_n_3;
  wire Lock_Mixer_n_4;
  wire Lock_Mixer_n_5;
  wire Lock_Mixer_n_6;
  wire Lock_Mixer_n_7;
  wire Lock_Mixer_n_8;
  wire Lock_Mixer_n_9;
  wire [25:0]Lock_Strength;
  wire [13:0]Locked_Carrier;
  wire \PLL_FreqHalve_reg_n_0_[0] ;
  wire \PLL_FreqHalve_reg_n_0_[10] ;
  wire \PLL_FreqHalve_reg_n_0_[11] ;
  wire \PLL_FreqHalve_reg_n_0_[12] ;
  wire \PLL_FreqHalve_reg_n_0_[13] ;
  wire \PLL_FreqHalve_reg_n_0_[14] ;
  wire \PLL_FreqHalve_reg_n_0_[15] ;
  wire \PLL_FreqHalve_reg_n_0_[16] ;
  wire \PLL_FreqHalve_reg_n_0_[17] ;
  wire \PLL_FreqHalve_reg_n_0_[18] ;
  wire \PLL_FreqHalve_reg_n_0_[19] ;
  wire \PLL_FreqHalve_reg_n_0_[1] ;
  wire \PLL_FreqHalve_reg_n_0_[20] ;
  wire \PLL_FreqHalve_reg_n_0_[21] ;
  wire \PLL_FreqHalve_reg_n_0_[22] ;
  wire \PLL_FreqHalve_reg_n_0_[23] ;
  wire \PLL_FreqHalve_reg_n_0_[24] ;
  wire \PLL_FreqHalve_reg_n_0_[25] ;
  wire \PLL_FreqHalve_reg_n_0_[26] ;
  wire \PLL_FreqHalve_reg_n_0_[27] ;
  wire \PLL_FreqHalve_reg_n_0_[28] ;
  wire \PLL_FreqHalve_reg_n_0_[29] ;
  wire \PLL_FreqHalve_reg_n_0_[2] ;
  wire \PLL_FreqHalve_reg_n_0_[31] ;
  wire \PLL_FreqHalve_reg_n_0_[3] ;
  wire \PLL_FreqHalve_reg_n_0_[4] ;
  wire \PLL_FreqHalve_reg_n_0_[5] ;
  wire \PLL_FreqHalve_reg_n_0_[6] ;
  wire \PLL_FreqHalve_reg_n_0_[7] ;
  wire \PLL_FreqHalve_reg_n_0_[8] ;
  wire \PLL_FreqHalve_reg_n_0_[9] ;
  wire \PLL_Freq[11]_i_2_n_0 ;
  wire \PLL_Freq[11]_i_3_n_0 ;
  wire \PLL_Freq[11]_i_4_n_0 ;
  wire \PLL_Freq[11]_i_5_n_0 ;
  wire \PLL_Freq[15]_i_2_n_0 ;
  wire \PLL_Freq[15]_i_3_n_0 ;
  wire \PLL_Freq[15]_i_4_n_0 ;
  wire \PLL_Freq[15]_i_5_n_0 ;
  wire \PLL_Freq[19]_i_2_n_0 ;
  wire \PLL_Freq[19]_i_3_n_0 ;
  wire \PLL_Freq[19]_i_4_n_0 ;
  wire \PLL_Freq[19]_i_5_n_0 ;
  wire \PLL_Freq[23]_i_2_n_0 ;
  wire \PLL_Freq[23]_i_3_n_0 ;
  wire \PLL_Freq[23]_i_4_n_0 ;
  wire \PLL_Freq[23]_i_5_n_0 ;
  wire \PLL_Freq[27]_i_2_n_0 ;
  wire \PLL_Freq[27]_i_3_n_0 ;
  wire \PLL_Freq[27]_i_4_n_0 ;
  wire \PLL_Freq[27]_i_5_n_0 ;
  wire \PLL_Freq[31]_i_2_n_0 ;
  wire \PLL_Freq[31]_i_3_n_0 ;
  wire \PLL_Freq[31]_i_4_n_0 ;
  wire \PLL_Freq[31]_i_5_n_0 ;
  wire \PLL_Freq[3]_i_2_n_0 ;
  wire \PLL_Freq[3]_i_3_n_0 ;
  wire \PLL_Freq[3]_i_4_n_0 ;
  wire \PLL_Freq[3]_i_5_n_0 ;
  wire \PLL_Freq[7]_i_2_n_0 ;
  wire \PLL_Freq[7]_i_3_n_0 ;
  wire \PLL_Freq[7]_i_4_n_0 ;
  wire \PLL_Freq[7]_i_5_n_0 ;
  wire \PLL_Freq_reg[11]_i_1_n_0 ;
  wire \PLL_Freq_reg[11]_i_1_n_1 ;
  wire \PLL_Freq_reg[11]_i_1_n_2 ;
  wire \PLL_Freq_reg[11]_i_1_n_3 ;
  wire \PLL_Freq_reg[11]_i_1_n_4 ;
  wire \PLL_Freq_reg[11]_i_1_n_5 ;
  wire \PLL_Freq_reg[11]_i_1_n_6 ;
  wire \PLL_Freq_reg[11]_i_1_n_7 ;
  wire \PLL_Freq_reg[15]_i_1_n_0 ;
  wire \PLL_Freq_reg[15]_i_1_n_1 ;
  wire \PLL_Freq_reg[15]_i_1_n_2 ;
  wire \PLL_Freq_reg[15]_i_1_n_3 ;
  wire \PLL_Freq_reg[15]_i_1_n_4 ;
  wire \PLL_Freq_reg[15]_i_1_n_5 ;
  wire \PLL_Freq_reg[15]_i_1_n_6 ;
  wire \PLL_Freq_reg[15]_i_1_n_7 ;
  wire \PLL_Freq_reg[19]_i_1_n_0 ;
  wire \PLL_Freq_reg[19]_i_1_n_1 ;
  wire \PLL_Freq_reg[19]_i_1_n_2 ;
  wire \PLL_Freq_reg[19]_i_1_n_3 ;
  wire \PLL_Freq_reg[19]_i_1_n_4 ;
  wire \PLL_Freq_reg[19]_i_1_n_5 ;
  wire \PLL_Freq_reg[19]_i_1_n_6 ;
  wire \PLL_Freq_reg[19]_i_1_n_7 ;
  wire \PLL_Freq_reg[23]_i_1_n_0 ;
  wire \PLL_Freq_reg[23]_i_1_n_1 ;
  wire \PLL_Freq_reg[23]_i_1_n_2 ;
  wire \PLL_Freq_reg[23]_i_1_n_3 ;
  wire \PLL_Freq_reg[23]_i_1_n_4 ;
  wire \PLL_Freq_reg[23]_i_1_n_5 ;
  wire \PLL_Freq_reg[23]_i_1_n_6 ;
  wire \PLL_Freq_reg[23]_i_1_n_7 ;
  wire \PLL_Freq_reg[27]_i_1_n_0 ;
  wire \PLL_Freq_reg[27]_i_1_n_1 ;
  wire \PLL_Freq_reg[27]_i_1_n_2 ;
  wire \PLL_Freq_reg[27]_i_1_n_3 ;
  wire \PLL_Freq_reg[27]_i_1_n_4 ;
  wire \PLL_Freq_reg[27]_i_1_n_5 ;
  wire \PLL_Freq_reg[27]_i_1_n_6 ;
  wire \PLL_Freq_reg[27]_i_1_n_7 ;
  wire \PLL_Freq_reg[31]_i_1_n_1 ;
  wire \PLL_Freq_reg[31]_i_1_n_2 ;
  wire \PLL_Freq_reg[31]_i_1_n_3 ;
  wire \PLL_Freq_reg[31]_i_1_n_4 ;
  wire \PLL_Freq_reg[31]_i_1_n_5 ;
  wire \PLL_Freq_reg[31]_i_1_n_6 ;
  wire \PLL_Freq_reg[31]_i_1_n_7 ;
  wire \PLL_Freq_reg[3]_i_1_n_0 ;
  wire \PLL_Freq_reg[3]_i_1_n_1 ;
  wire \PLL_Freq_reg[3]_i_1_n_2 ;
  wire \PLL_Freq_reg[3]_i_1_n_3 ;
  wire \PLL_Freq_reg[3]_i_1_n_4 ;
  wire \PLL_Freq_reg[3]_i_1_n_5 ;
  wire \PLL_Freq_reg[3]_i_1_n_6 ;
  wire \PLL_Freq_reg[3]_i_1_n_7 ;
  wire \PLL_Freq_reg[7]_i_1_n_0 ;
  wire \PLL_Freq_reg[7]_i_1_n_1 ;
  wire \PLL_Freq_reg[7]_i_1_n_2 ;
  wire \PLL_Freq_reg[7]_i_1_n_3 ;
  wire \PLL_Freq_reg[7]_i_1_n_4 ;
  wire \PLL_Freq_reg[7]_i_1_n_5 ;
  wire \PLL_Freq_reg[7]_i_1_n_6 ;
  wire \PLL_Freq_reg[7]_i_1_n_7 ;
  wire \PLL_Freq_reg_n_0_[0] ;
  wire \PLL_Freq_reg_n_0_[10] ;
  wire \PLL_Freq_reg_n_0_[11] ;
  wire \PLL_Freq_reg_n_0_[12] ;
  wire \PLL_Freq_reg_n_0_[13] ;
  wire \PLL_Freq_reg_n_0_[14] ;
  wire \PLL_Freq_reg_n_0_[15] ;
  wire \PLL_Freq_reg_n_0_[16] ;
  wire \PLL_Freq_reg_n_0_[17] ;
  wire \PLL_Freq_reg_n_0_[18] ;
  wire \PLL_Freq_reg_n_0_[19] ;
  wire \PLL_Freq_reg_n_0_[1] ;
  wire \PLL_Freq_reg_n_0_[20] ;
  wire \PLL_Freq_reg_n_0_[21] ;
  wire \PLL_Freq_reg_n_0_[22] ;
  wire \PLL_Freq_reg_n_0_[23] ;
  wire \PLL_Freq_reg_n_0_[24] ;
  wire \PLL_Freq_reg_n_0_[25] ;
  wire \PLL_Freq_reg_n_0_[26] ;
  wire \PLL_Freq_reg_n_0_[27] ;
  wire \PLL_Freq_reg_n_0_[28] ;
  wire \PLL_Freq_reg_n_0_[29] ;
  wire \PLL_Freq_reg_n_0_[2] ;
  wire \PLL_Freq_reg_n_0_[30] ;
  wire \PLL_Freq_reg_n_0_[31] ;
  wire \PLL_Freq_reg_n_0_[3] ;
  wire \PLL_Freq_reg_n_0_[4] ;
  wire \PLL_Freq_reg_n_0_[5] ;
  wire \PLL_Freq_reg_n_0_[6] ;
  wire \PLL_Freq_reg_n_0_[7] ;
  wire \PLL_Freq_reg_n_0_[8] ;
  wire \PLL_Freq_reg_n_0_[9] ;
  wire [31:0]PLL_Guess_Freq;
  wire PLL_NCO_n_13;
  wire PLL_NCO_n_15;
  wire PLL_NCO_n_16;
  wire PLL_NCO_n_17;
  wire PLL_NCO_n_18;
  wire PLL_NCO_n_19;
  wire PLL_NCO_n_20;
  wire PLL_NCO_n_21;
  wire PLL_NCO_n_22;
  wire PLL_NCO_n_23;
  wire PLL_NCO_n_24;
  wire PLL_NCO_n_25;
  wire PLL_NCO_n_26;
  wire PLL_NCO_n_27;
  wire PLL_NCO_n_28;
  wire PLL_NCO_n_29;
  wire PLL_NCO_n_30;
  wire PLL_NCO_n_31;
  wire PLL_NCO_n_32;
  wire PLL_NCO_n_33;
  wire PLL_NCO_n_34;
  wire PLL_NCO_n_35;
  wire PLL_NCO_n_36;
  wire PLL_NCO_n_37;
  wire PLL_NCO_n_38;
  wire PLL_NCO_n_39;
  wire PLL_NCO_n_40;
  wire PLL_NCO_n_41;
  wire [31:0]Phase_Measured;
  wire Quadrature_Mixer_n_0;
  wire Quadrature_Mixer_n_1;
  wire Quadrature_Mixer_n_10;
  wire Quadrature_Mixer_n_11;
  wire Quadrature_Mixer_n_12;
  wire Quadrature_Mixer_n_13;
  wire Quadrature_Mixer_n_14;
  wire Quadrature_Mixer_n_15;
  wire Quadrature_Mixer_n_16;
  wire Quadrature_Mixer_n_17;
  wire Quadrature_Mixer_n_18;
  wire Quadrature_Mixer_n_19;
  wire Quadrature_Mixer_n_2;
  wire Quadrature_Mixer_n_20;
  wire Quadrature_Mixer_n_21;
  wire Quadrature_Mixer_n_22;
  wire Quadrature_Mixer_n_23;
  wire Quadrature_Mixer_n_24;
  wire Quadrature_Mixer_n_25;
  wire Quadrature_Mixer_n_3;
  wire Quadrature_Mixer_n_4;
  wire Quadrature_Mixer_n_5;
  wire Quadrature_Mixer_n_6;
  wire Quadrature_Mixer_n_7;
  wire Quadrature_Mixer_n_8;
  wire Quadrature_Mixer_n_9;
  wire Reset_In;
  wire Reset_Out;
  wire [31:0]SignalOutput;
  wire [7:0]dataAddr;
  wire [12:0]databuffer_reg;
  wire [13:0]filter_in;
  wire [25:0]output_register;
  wire [25:0]section_out1_reg;
  wire \section_out1_reg[23]_0 ;
  wire [25:0]section_out1_reg_0;
  wire section_out1_reg_23_sn_1;
  wire [29:16]sum_final;
  wire [3:3]\NLW_PLL_Freq_reg[31]_i_1_CO_UNCONNECTED ;

  assign section_out1_reg_23_sn_1 = \section_out1_reg[23] ;
  FDRE \Freq_Measured_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[0] ),
        .Q(Freq_Measured[0]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[10] ),
        .Q(Freq_Measured[10]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[11] ),
        .Q(Freq_Measured[11]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[12] ),
        .Q(Freq_Measured[12]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[13] ),
        .Q(Freq_Measured[13]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[14] ),
        .Q(Freq_Measured[14]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[15] ),
        .Q(Freq_Measured[15]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[16] ),
        .Q(Freq_Measured[16]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[17] ),
        .Q(Freq_Measured[17]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[18] ),
        .Q(Freq_Measured[18]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[19] ),
        .Q(Freq_Measured[19]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[1] ),
        .Q(Freq_Measured[1]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[20] ),
        .Q(Freq_Measured[20]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[21] ),
        .Q(Freq_Measured[21]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[22] ),
        .Q(Freq_Measured[22]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[23] ),
        .Q(Freq_Measured[23]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[24] ),
        .Q(Freq_Measured[24]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[25] ),
        .Q(Freq_Measured[25]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[26] ),
        .Q(Freq_Measured[26]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[27] ),
        .Q(Freq_Measured[27]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[28] ),
        .Q(Freq_Measured[28]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[29] ),
        .Q(Freq_Measured[29]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[2] ),
        .Q(Freq_Measured[2]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[31] ),
        .Q(Freq_Measured[30]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[3] ),
        .Q(Freq_Measured[3]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[4] ),
        .Q(Freq_Measured[4]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[5] ),
        .Q(Freq_Measured[5]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[6] ),
        .Q(Freq_Measured[6]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[7] ),
        .Q(Freq_Measured[7]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[8] ),
        .Q(Freq_Measured[8]),
        .R(1'b0));
  FDRE \Freq_Measured_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_FreqHalve_reg_n_0_[9] ),
        .Q(Freq_Measured[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    Init_State_reg
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Init_State),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LiteHPFilter Input_Filter
       (.A(sum_final),
        .AD_CLK_in(AD_CLK_in),
        .P(filter_in),
        .Reset_In(Reset_In));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mixer Input_Mixer
       (.ADC_Stream_in(ADC_Stream_in),
        .AD_CLK_in(AD_CLK_in),
        .P(filter_in),
        .Reset_In(Reset_In));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mixer_0 Lock_Mixer
       (.A(sum_final),
        .AD_CLK_in(AD_CLK_in),
        .B({DelayPipe2,PLL_NCO_n_15,PLL_NCO_n_16,PLL_NCO_n_17,PLL_NCO_n_18,PLL_NCO_n_19,PLL_NCO_n_20,PLL_NCO_n_21,PLL_NCO_n_22,PLL_NCO_n_23,PLL_NCO_n_24,PLL_NCO_n_25,PLL_NCO_n_26,PLL_NCO_n_27}),
        .Dout_reg_0({Lock_Mixer_n_4,Lock_Mixer_n_5,Lock_Mixer_n_6,Lock_Mixer_n_7}),
        .Dout_reg_1({Lock_Mixer_n_8,Lock_Mixer_n_9,Lock_Mixer_n_10,Lock_Mixer_n_11}),
        .Dout_reg_2({Lock_Mixer_n_12,Lock_Mixer_n_13,Lock_Mixer_n_14,Lock_Mixer_n_15}),
        .Dout_reg_3({Lock_Mixer_n_16,Lock_Mixer_n_17,Lock_Mixer_n_18,Lock_Mixer_n_19}),
        .Dout_reg_4({Lock_Mixer_n_20,Lock_Mixer_n_21,Lock_Mixer_n_22,Lock_Mixer_n_23}),
        .Dout_reg_5({Lock_Mixer_n_24,Lock_Mixer_n_25}),
        .O({Lock_Mixer_n_0,Lock_Mixer_n_1,Lock_Mixer_n_2,Lock_Mixer_n_3}),
        .Reset_In(Reset_In),
        .section_out1_reg(section_out1_reg_0),
        .section_out1_reg_23_sp_1(\section_out1_reg[23]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PID_Controller Loop_Controller
       (.AD_CLK_in(AD_CLK_in),
        .Control_Ki(Control_Ki),
        .Control_Kp(Control_Kp),
        .Integrator_Reset(Integrator_Reset),
        .Q(output_register),
        .Reset_In(Reset_In),
        .\SignalOutput_reg[31]_0 (SignalOutput));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CIC32 Loop_Filter
       (.AD_CLK_in(AD_CLK_in),
        .O({Quadrature_Mixer_n_0,Quadrature_Mixer_n_1,Quadrature_Mixer_n_2,Quadrature_Mixer_n_3}),
        .Q(output_register),
        .Reset_In(Reset_In),
        .section_out1_reg(section_out1_reg),
        .\section_out1_reg[11]_0 ({Quadrature_Mixer_n_8,Quadrature_Mixer_n_9,Quadrature_Mixer_n_10,Quadrature_Mixer_n_11}),
        .\section_out1_reg[15]_0 ({Quadrature_Mixer_n_12,Quadrature_Mixer_n_13,Quadrature_Mixer_n_14,Quadrature_Mixer_n_15}),
        .\section_out1_reg[19]_0 ({Quadrature_Mixer_n_16,Quadrature_Mixer_n_17,Quadrature_Mixer_n_18,Quadrature_Mixer_n_19}),
        .\section_out1_reg[23]_0 ({Quadrature_Mixer_n_20,Quadrature_Mixer_n_21,Quadrature_Mixer_n_22,Quadrature_Mixer_n_23}),
        .\section_out1_reg[25]_0 ({Quadrature_Mixer_n_24,Quadrature_Mixer_n_25}),
        .\section_out1_reg[7]_0 ({Quadrature_Mixer_n_4,Quadrature_Mixer_n_5,Quadrature_Mixer_n_6,Quadrature_Mixer_n_7}));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[1] ),
        .Q(\PLL_FreqHalve_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[11] ),
        .Q(\PLL_FreqHalve_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[12] ),
        .Q(\PLL_FreqHalve_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[13] ),
        .Q(\PLL_FreqHalve_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[14] ),
        .Q(\PLL_FreqHalve_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[15] ),
        .Q(\PLL_FreqHalve_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[16] ),
        .Q(\PLL_FreqHalve_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[17] ),
        .Q(\PLL_FreqHalve_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[18] ),
        .Q(\PLL_FreqHalve_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[19] ),
        .Q(\PLL_FreqHalve_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[20] ),
        .Q(\PLL_FreqHalve_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[2] ),
        .Q(\PLL_FreqHalve_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[21] ),
        .Q(\PLL_FreqHalve_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[22] ),
        .Q(\PLL_FreqHalve_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[23] ),
        .Q(\PLL_FreqHalve_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[24] ),
        .Q(\PLL_FreqHalve_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[25] ),
        .Q(\PLL_FreqHalve_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[26] ),
        .Q(\PLL_FreqHalve_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[27] ),
        .Q(\PLL_FreqHalve_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[28] ),
        .Q(\PLL_FreqHalve_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[29] ),
        .Q(\PLL_FreqHalve_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[30] ),
        .Q(\PLL_FreqHalve_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[3] ),
        .Q(\PLL_FreqHalve_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[31] ),
        .Q(\PLL_FreqHalve_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[4] ),
        .Q(\PLL_FreqHalve_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[5] ),
        .Q(\PLL_FreqHalve_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[6] ),
        .Q(\PLL_FreqHalve_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[7] ),
        .Q(\PLL_FreqHalve_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[8] ),
        .Q(\PLL_FreqHalve_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[9] ),
        .Q(\PLL_FreqHalve_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_FreqHalve_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg_n_0_[10] ),
        .Q(\PLL_FreqHalve_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[11]_i_2 
       (.I0(PLL_Guess_Freq[11]),
        .I1(SignalOutput[11]),
        .O(\PLL_Freq[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[11]_i_3 
       (.I0(PLL_Guess_Freq[10]),
        .I1(SignalOutput[10]),
        .O(\PLL_Freq[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[11]_i_4 
       (.I0(PLL_Guess_Freq[9]),
        .I1(SignalOutput[9]),
        .O(\PLL_Freq[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[11]_i_5 
       (.I0(PLL_Guess_Freq[8]),
        .I1(SignalOutput[8]),
        .O(\PLL_Freq[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[15]_i_2 
       (.I0(PLL_Guess_Freq[15]),
        .I1(SignalOutput[15]),
        .O(\PLL_Freq[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[15]_i_3 
       (.I0(PLL_Guess_Freq[14]),
        .I1(SignalOutput[14]),
        .O(\PLL_Freq[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[15]_i_4 
       (.I0(PLL_Guess_Freq[13]),
        .I1(SignalOutput[13]),
        .O(\PLL_Freq[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[15]_i_5 
       (.I0(PLL_Guess_Freq[12]),
        .I1(SignalOutput[12]),
        .O(\PLL_Freq[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[19]_i_2 
       (.I0(PLL_Guess_Freq[19]),
        .I1(SignalOutput[19]),
        .O(\PLL_Freq[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[19]_i_3 
       (.I0(PLL_Guess_Freq[18]),
        .I1(SignalOutput[18]),
        .O(\PLL_Freq[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[19]_i_4 
       (.I0(PLL_Guess_Freq[17]),
        .I1(SignalOutput[17]),
        .O(\PLL_Freq[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[19]_i_5 
       (.I0(PLL_Guess_Freq[16]),
        .I1(SignalOutput[16]),
        .O(\PLL_Freq[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[23]_i_2 
       (.I0(PLL_Guess_Freq[23]),
        .I1(SignalOutput[23]),
        .O(\PLL_Freq[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[23]_i_3 
       (.I0(PLL_Guess_Freq[22]),
        .I1(SignalOutput[22]),
        .O(\PLL_Freq[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[23]_i_4 
       (.I0(PLL_Guess_Freq[21]),
        .I1(SignalOutput[21]),
        .O(\PLL_Freq[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[23]_i_5 
       (.I0(PLL_Guess_Freq[20]),
        .I1(SignalOutput[20]),
        .O(\PLL_Freq[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[27]_i_2 
       (.I0(PLL_Guess_Freq[27]),
        .I1(SignalOutput[27]),
        .O(\PLL_Freq[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[27]_i_3 
       (.I0(PLL_Guess_Freq[26]),
        .I1(SignalOutput[26]),
        .O(\PLL_Freq[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[27]_i_4 
       (.I0(PLL_Guess_Freq[25]),
        .I1(SignalOutput[25]),
        .O(\PLL_Freq[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[27]_i_5 
       (.I0(PLL_Guess_Freq[24]),
        .I1(SignalOutput[24]),
        .O(\PLL_Freq[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[31]_i_2 
       (.I0(PLL_Guess_Freq[31]),
        .I1(SignalOutput[31]),
        .O(\PLL_Freq[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[31]_i_3 
       (.I0(PLL_Guess_Freq[30]),
        .I1(SignalOutput[30]),
        .O(\PLL_Freq[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[31]_i_4 
       (.I0(PLL_Guess_Freq[29]),
        .I1(SignalOutput[29]),
        .O(\PLL_Freq[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[31]_i_5 
       (.I0(PLL_Guess_Freq[28]),
        .I1(SignalOutput[28]),
        .O(\PLL_Freq[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[3]_i_2 
       (.I0(PLL_Guess_Freq[3]),
        .I1(SignalOutput[3]),
        .O(\PLL_Freq[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[3]_i_3 
       (.I0(PLL_Guess_Freq[2]),
        .I1(SignalOutput[2]),
        .O(\PLL_Freq[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[3]_i_4 
       (.I0(PLL_Guess_Freq[1]),
        .I1(SignalOutput[1]),
        .O(\PLL_Freq[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[3]_i_5 
       (.I0(PLL_Guess_Freq[0]),
        .I1(SignalOutput[0]),
        .O(\PLL_Freq[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[7]_i_2 
       (.I0(PLL_Guess_Freq[7]),
        .I1(SignalOutput[7]),
        .O(\PLL_Freq[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[7]_i_3 
       (.I0(PLL_Guess_Freq[6]),
        .I1(SignalOutput[6]),
        .O(\PLL_Freq[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[7]_i_4 
       (.I0(PLL_Guess_Freq[5]),
        .I1(SignalOutput[5]),
        .O(\PLL_Freq[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PLL_Freq[7]_i_5 
       (.I0(PLL_Guess_Freq[4]),
        .I1(SignalOutput[4]),
        .O(\PLL_Freq[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[3]_i_1_n_7 ),
        .Q(\PLL_Freq_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[11]_i_1_n_5 ),
        .Q(\PLL_Freq_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[11]_i_1_n_4 ),
        .Q(\PLL_Freq_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PLL_Freq_reg[11]_i_1 
       (.CI(\PLL_Freq_reg[7]_i_1_n_0 ),
        .CO({\PLL_Freq_reg[11]_i_1_n_0 ,\PLL_Freq_reg[11]_i_1_n_1 ,\PLL_Freq_reg[11]_i_1_n_2 ,\PLL_Freq_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[11:8]),
        .O({\PLL_Freq_reg[11]_i_1_n_4 ,\PLL_Freq_reg[11]_i_1_n_5 ,\PLL_Freq_reg[11]_i_1_n_6 ,\PLL_Freq_reg[11]_i_1_n_7 }),
        .S({\PLL_Freq[11]_i_2_n_0 ,\PLL_Freq[11]_i_3_n_0 ,\PLL_Freq[11]_i_4_n_0 ,\PLL_Freq[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[15]_i_1_n_7 ),
        .Q(\PLL_Freq_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[15]_i_1_n_6 ),
        .Q(\PLL_Freq_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[15]_i_1_n_5 ),
        .Q(\PLL_Freq_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[15]_i_1_n_4 ),
        .Q(\PLL_Freq_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PLL_Freq_reg[15]_i_1 
       (.CI(\PLL_Freq_reg[11]_i_1_n_0 ),
        .CO({\PLL_Freq_reg[15]_i_1_n_0 ,\PLL_Freq_reg[15]_i_1_n_1 ,\PLL_Freq_reg[15]_i_1_n_2 ,\PLL_Freq_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[15:12]),
        .O({\PLL_Freq_reg[15]_i_1_n_4 ,\PLL_Freq_reg[15]_i_1_n_5 ,\PLL_Freq_reg[15]_i_1_n_6 ,\PLL_Freq_reg[15]_i_1_n_7 }),
        .S({\PLL_Freq[15]_i_2_n_0 ,\PLL_Freq[15]_i_3_n_0 ,\PLL_Freq[15]_i_4_n_0 ,\PLL_Freq[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[19]_i_1_n_7 ),
        .Q(\PLL_Freq_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[19]_i_1_n_6 ),
        .Q(\PLL_Freq_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[19]_i_1_n_5 ),
        .Q(\PLL_Freq_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[19]_i_1_n_4 ),
        .Q(\PLL_Freq_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PLL_Freq_reg[19]_i_1 
       (.CI(\PLL_Freq_reg[15]_i_1_n_0 ),
        .CO({\PLL_Freq_reg[19]_i_1_n_0 ,\PLL_Freq_reg[19]_i_1_n_1 ,\PLL_Freq_reg[19]_i_1_n_2 ,\PLL_Freq_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[19:16]),
        .O({\PLL_Freq_reg[19]_i_1_n_4 ,\PLL_Freq_reg[19]_i_1_n_5 ,\PLL_Freq_reg[19]_i_1_n_6 ,\PLL_Freq_reg[19]_i_1_n_7 }),
        .S({\PLL_Freq[19]_i_2_n_0 ,\PLL_Freq[19]_i_3_n_0 ,\PLL_Freq[19]_i_4_n_0 ,\PLL_Freq[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[3]_i_1_n_6 ),
        .Q(\PLL_Freq_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[23]_i_1_n_7 ),
        .Q(\PLL_Freq_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[23]_i_1_n_6 ),
        .Q(\PLL_Freq_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[23]_i_1_n_5 ),
        .Q(\PLL_Freq_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[23]_i_1_n_4 ),
        .Q(\PLL_Freq_reg_n_0_[23] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PLL_Freq_reg[23]_i_1 
       (.CI(\PLL_Freq_reg[19]_i_1_n_0 ),
        .CO({\PLL_Freq_reg[23]_i_1_n_0 ,\PLL_Freq_reg[23]_i_1_n_1 ,\PLL_Freq_reg[23]_i_1_n_2 ,\PLL_Freq_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[23:20]),
        .O({\PLL_Freq_reg[23]_i_1_n_4 ,\PLL_Freq_reg[23]_i_1_n_5 ,\PLL_Freq_reg[23]_i_1_n_6 ,\PLL_Freq_reg[23]_i_1_n_7 }),
        .S({\PLL_Freq[23]_i_2_n_0 ,\PLL_Freq[23]_i_3_n_0 ,\PLL_Freq[23]_i_4_n_0 ,\PLL_Freq[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[27]_i_1_n_7 ),
        .Q(\PLL_Freq_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[27]_i_1_n_6 ),
        .Q(\PLL_Freq_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[27]_i_1_n_5 ),
        .Q(\PLL_Freq_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[27]_i_1_n_4 ),
        .Q(\PLL_Freq_reg_n_0_[27] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PLL_Freq_reg[27]_i_1 
       (.CI(\PLL_Freq_reg[23]_i_1_n_0 ),
        .CO({\PLL_Freq_reg[27]_i_1_n_0 ,\PLL_Freq_reg[27]_i_1_n_1 ,\PLL_Freq_reg[27]_i_1_n_2 ,\PLL_Freq_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[27:24]),
        .O({\PLL_Freq_reg[27]_i_1_n_4 ,\PLL_Freq_reg[27]_i_1_n_5 ,\PLL_Freq_reg[27]_i_1_n_6 ,\PLL_Freq_reg[27]_i_1_n_7 }),
        .S({\PLL_Freq[27]_i_2_n_0 ,\PLL_Freq[27]_i_3_n_0 ,\PLL_Freq[27]_i_4_n_0 ,\PLL_Freq[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[31]_i_1_n_7 ),
        .Q(\PLL_Freq_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[31]_i_1_n_6 ),
        .Q(\PLL_Freq_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[3]_i_1_n_5 ),
        .Q(\PLL_Freq_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[31]_i_1_n_5 ),
        .Q(\PLL_Freq_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[31]_i_1_n_4 ),
        .Q(\PLL_Freq_reg_n_0_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PLL_Freq_reg[31]_i_1 
       (.CI(\PLL_Freq_reg[27]_i_1_n_0 ),
        .CO({\NLW_PLL_Freq_reg[31]_i_1_CO_UNCONNECTED [3],\PLL_Freq_reg[31]_i_1_n_1 ,\PLL_Freq_reg[31]_i_1_n_2 ,\PLL_Freq_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,PLL_Guess_Freq[30:28]}),
        .O({\PLL_Freq_reg[31]_i_1_n_4 ,\PLL_Freq_reg[31]_i_1_n_5 ,\PLL_Freq_reg[31]_i_1_n_6 ,\PLL_Freq_reg[31]_i_1_n_7 }),
        .S({\PLL_Freq[31]_i_2_n_0 ,\PLL_Freq[31]_i_3_n_0 ,\PLL_Freq[31]_i_4_n_0 ,\PLL_Freq[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[3]_i_1_n_4 ),
        .Q(\PLL_Freq_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PLL_Freq_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\PLL_Freq_reg[3]_i_1_n_0 ,\PLL_Freq_reg[3]_i_1_n_1 ,\PLL_Freq_reg[3]_i_1_n_2 ,\PLL_Freq_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[3:0]),
        .O({\PLL_Freq_reg[3]_i_1_n_4 ,\PLL_Freq_reg[3]_i_1_n_5 ,\PLL_Freq_reg[3]_i_1_n_6 ,\PLL_Freq_reg[3]_i_1_n_7 }),
        .S({\PLL_Freq[3]_i_2_n_0 ,\PLL_Freq[3]_i_3_n_0 ,\PLL_Freq[3]_i_4_n_0 ,\PLL_Freq[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[7]_i_1_n_7 ),
        .Q(\PLL_Freq_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[7]_i_1_n_6 ),
        .Q(\PLL_Freq_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[7]_i_1_n_5 ),
        .Q(\PLL_Freq_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[7]_i_1_n_4 ),
        .Q(\PLL_Freq_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PLL_Freq_reg[7]_i_1 
       (.CI(\PLL_Freq_reg[3]_i_1_n_0 ),
        .CO({\PLL_Freq_reg[7]_i_1_n_0 ,\PLL_Freq_reg[7]_i_1_n_1 ,\PLL_Freq_reg[7]_i_1_n_2 ,\PLL_Freq_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[7:4]),
        .O({\PLL_Freq_reg[7]_i_1_n_4 ,\PLL_Freq_reg[7]_i_1_n_5 ,\PLL_Freq_reg[7]_i_1_n_6 ,\PLL_Freq_reg[7]_i_1_n_7 }),
        .S({\PLL_Freq[7]_i_2_n_0 ,\PLL_Freq[7]_i_3_n_0 ,\PLL_Freq[7]_i_4_n_0 ,\PLL_Freq[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[11]_i_1_n_7 ),
        .Q(\PLL_Freq_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PLL_Freq_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\PLL_Freq_reg[11]_i_1_n_6 ),
        .Q(\PLL_Freq_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO PLL_NCO
       (.AD_CLK_in(AD_CLK_in),
        .B({DelayPipe2,PLL_NCO_n_15,PLL_NCO_n_16,PLL_NCO_n_17,PLL_NCO_n_18,PLL_NCO_n_19,PLL_NCO_n_20,PLL_NCO_n_21,PLL_NCO_n_22,PLL_NCO_n_23,PLL_NCO_n_24,PLL_NCO_n_25,PLL_NCO_n_26,PLL_NCO_n_27}),
        .DOBDO(databuffer_reg),
        .\DelayPipe2_reg[0]_0 ({PLL_NCO_n_28,PLL_NCO_n_29,PLL_NCO_n_30,PLL_NCO_n_31,PLL_NCO_n_32,PLL_NCO_n_33,PLL_NCO_n_34,PLL_NCO_n_35,PLL_NCO_n_36,PLL_NCO_n_37,PLL_NCO_n_38,PLL_NCO_n_39,PLL_NCO_n_40,PLL_NCO_n_41}),
        .E(PLL_NCO_n_13),
        .Q(dataAddr),
        .Reset_In(Reset_In),
        .\phase_reg[31]_0 ({\PLL_Freq_reg_n_0_[31] ,\PLL_Freq_reg_n_0_[30] ,\PLL_Freq_reg_n_0_[29] ,\PLL_Freq_reg_n_0_[28] ,\PLL_Freq_reg_n_0_[27] ,\PLL_Freq_reg_n_0_[26] ,\PLL_Freq_reg_n_0_[25] ,\PLL_Freq_reg_n_0_[24] ,\PLL_Freq_reg_n_0_[23] ,\PLL_Freq_reg_n_0_[22] ,\PLL_Freq_reg_n_0_[21] ,\PLL_Freq_reg_n_0_[20] ,\PLL_Freq_reg_n_0_[19] ,\PLL_Freq_reg_n_0_[18] ,\PLL_Freq_reg_n_0_[17] ,\PLL_Freq_reg_n_0_[16] ,\PLL_Freq_reg_n_0_[15] ,\PLL_Freq_reg_n_0_[14] ,\PLL_Freq_reg_n_0_[13] ,\PLL_Freq_reg_n_0_[12] ,\PLL_Freq_reg_n_0_[11] ,\PLL_Freq_reg_n_0_[10] ,\PLL_Freq_reg_n_0_[9] ,\PLL_Freq_reg_n_0_[8] ,\PLL_Freq_reg_n_0_[7] ,\PLL_Freq_reg_n_0_[6] ,\PLL_Freq_reg_n_0_[5] ,\PLL_Freq_reg_n_0_[4] ,\PLL_Freq_reg_n_0_[3] ,\PLL_Freq_reg_n_0_[2] ,\PLL_Freq_reg_n_0_[1] ,\PLL_Freq_reg_n_0_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_1 PLL_NCO_Havled
       (.AD_CLK_in(AD_CLK_in),
        .DOBDO(databuffer_reg),
        .E(PLL_NCO_n_13),
        .Locked_Carrier(Locked_Carrier),
        .Phase_Measured(Phase_Measured),
        .Q({\PLL_FreqHalve_reg_n_0_[31] ,\PLL_FreqHalve_reg_n_0_[29] ,\PLL_FreqHalve_reg_n_0_[28] ,\PLL_FreqHalve_reg_n_0_[27] ,\PLL_FreqHalve_reg_n_0_[26] ,\PLL_FreqHalve_reg_n_0_[25] ,\PLL_FreqHalve_reg_n_0_[24] ,\PLL_FreqHalve_reg_n_0_[23] ,\PLL_FreqHalve_reg_n_0_[22] ,\PLL_FreqHalve_reg_n_0_[21] ,\PLL_FreqHalve_reg_n_0_[20] ,\PLL_FreqHalve_reg_n_0_[19] ,\PLL_FreqHalve_reg_n_0_[18] ,\PLL_FreqHalve_reg_n_0_[17] ,\PLL_FreqHalve_reg_n_0_[16] ,\PLL_FreqHalve_reg_n_0_[15] ,\PLL_FreqHalve_reg_n_0_[14] ,\PLL_FreqHalve_reg_n_0_[13] ,\PLL_FreqHalve_reg_n_0_[12] ,\PLL_FreqHalve_reg_n_0_[11] ,\PLL_FreqHalve_reg_n_0_[10] ,\PLL_FreqHalve_reg_n_0_[9] ,\PLL_FreqHalve_reg_n_0_[8] ,\PLL_FreqHalve_reg_n_0_[7] ,\PLL_FreqHalve_reg_n_0_[6] ,\PLL_FreqHalve_reg_n_0_[5] ,\PLL_FreqHalve_reg_n_0_[4] ,\PLL_FreqHalve_reg_n_0_[3] ,\PLL_FreqHalve_reg_n_0_[2] ,\PLL_FreqHalve_reg_n_0_[1] ,\PLL_FreqHalve_reg_n_0_[0] }),
        .Reset_In(Reset_In),
        .\dataAddr_reg[7]_0 (dataAddr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mixer_2 Quadrature_Mixer
       (.A(sum_final),
        .AD_CLK_in(AD_CLK_in),
        .Dout_reg_0({Quadrature_Mixer_n_4,Quadrature_Mixer_n_5,Quadrature_Mixer_n_6,Quadrature_Mixer_n_7}),
        .Dout_reg_1({Quadrature_Mixer_n_8,Quadrature_Mixer_n_9,Quadrature_Mixer_n_10,Quadrature_Mixer_n_11}),
        .Dout_reg_2({Quadrature_Mixer_n_12,Quadrature_Mixer_n_13,Quadrature_Mixer_n_14,Quadrature_Mixer_n_15}),
        .Dout_reg_3({Quadrature_Mixer_n_16,Quadrature_Mixer_n_17,Quadrature_Mixer_n_18,Quadrature_Mixer_n_19}),
        .Dout_reg_4({Quadrature_Mixer_n_20,Quadrature_Mixer_n_21,Quadrature_Mixer_n_22,Quadrature_Mixer_n_23}),
        .Dout_reg_5({Quadrature_Mixer_n_24,Quadrature_Mixer_n_25}),
        .Dout_reg_6({PLL_NCO_n_28,PLL_NCO_n_29,PLL_NCO_n_30,PLL_NCO_n_31,PLL_NCO_n_32,PLL_NCO_n_33,PLL_NCO_n_34,PLL_NCO_n_35,PLL_NCO_n_36,PLL_NCO_n_37,PLL_NCO_n_38,PLL_NCO_n_39,PLL_NCO_n_40,PLL_NCO_n_41}),
        .O({Quadrature_Mixer_n_0,Quadrature_Mixer_n_1,Quadrature_Mixer_n_2,Quadrature_Mixer_n_3}),
        .Reset_In(Reset_In),
        .section_out1_reg(section_out1_reg),
        .section_out1_reg_23_sp_1(section_out1_reg_23_sn_1));
  FDRE Reset_Out_reg
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Init_State),
        .Q(Reset_Out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CIC32_3 Supervisor_Filter
       (.AD_CLK_in(AD_CLK_in),
        .Lock_Strength(Lock_Strength),
        .O({Lock_Mixer_n_0,Lock_Mixer_n_1,Lock_Mixer_n_2,Lock_Mixer_n_3}),
        .Reset_In(Reset_In),
        .section_out1_reg(section_out1_reg_0),
        .\section_out1_reg[11]_0 ({Lock_Mixer_n_8,Lock_Mixer_n_9,Lock_Mixer_n_10,Lock_Mixer_n_11}),
        .\section_out1_reg[15]_0 ({Lock_Mixer_n_12,Lock_Mixer_n_13,Lock_Mixer_n_14,Lock_Mixer_n_15}),
        .\section_out1_reg[19]_0 ({Lock_Mixer_n_16,Lock_Mixer_n_17,Lock_Mixer_n_18,Lock_Mixer_n_19}),
        .\section_out1_reg[23]_0 ({Lock_Mixer_n_20,Lock_Mixer_n_21,Lock_Mixer_n_22,Lock_Mixer_n_23}),
        .\section_out1_reg[25]_0 ({Lock_Mixer_n_24,Lock_Mixer_n_25}),
        .\section_out1_reg[7]_0 ({Lock_Mixer_n_4,Lock_Mixer_n_5,Lock_Mixer_n_6,Lock_Mixer_n_7}));
endmodule

(* CHECK_LICENSE_TYPE = "system_Squared_Phase_Locked_0_0,Squared_Phase_Locked_Loop,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "Squared_Phase_Locked_Loop,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (PLL_Guess_Freq,
    Control_Kp,
    Control_Ki,
    Freq_Measured,
    Phase_Measured,
    Lock_Strength,
    ADC_Stream_in,
    DAC_Stream_out,
    Locked_Carrier,
    AD_CLK_in,
    Reset_In,
    Reset_Out,
    Integrator_Reset);
  input [31:0]PLL_Guess_Freq;
  input [31:0]Control_Kp;
  input [31:0]Control_Ki;
  output [31:0]Freq_Measured;
  output [31:0]Phase_Measured;
  output [25:0]Lock_Strength;
  input [31:0]ADC_Stream_in;
  output [31:0]DAC_Stream_out;
  output [13:0]Locked_Carrier;
  input AD_CLK_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 Reset_In RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME Reset_In, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input Reset_In;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 Reset_Out RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME Reset_Out, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output Reset_Out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 Integrator_Reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME Integrator_Reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input Integrator_Reset;

  wire \<const0> ;
  wire [31:0]ADC_Stream_in;
  wire AD_CLK_in;
  wire [31:0]Control_Ki;
  wire [31:0]Control_Kp;
  wire [30:0]\^Freq_Measured ;
  wire Integrator_Reset;
  wire [25:0]Lock_Strength;
  wire [13:0]Locked_Carrier;
  wire [31:0]PLL_Guess_Freq;
  wire [31:0]Phase_Measured;
  wire Reset_In;
  wire Reset_Out;
  wire \section_out1_reg[0]_i_10__0_n_0 ;
  wire \section_out1_reg[0]_i_10_n_0 ;

  assign DAC_Stream_out[31] = \<const0> ;
  assign DAC_Stream_out[30] = \<const0> ;
  assign DAC_Stream_out[29:16] = ADC_Stream_in[13:0];
  assign DAC_Stream_out[15] = \<const0> ;
  assign DAC_Stream_out[14] = \<const0> ;
  assign DAC_Stream_out[13:0] = Locked_Carrier;
  assign Freq_Measured[31] = \^Freq_Measured [30];
  assign Freq_Measured[30:0] = \^Freq_Measured [30:0];
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Squared_Phase_Locked_Loop inst
       (.ADC_Stream_in(ADC_Stream_in[13:0]),
        .AD_CLK_in(AD_CLK_in),
        .Control_Ki(Control_Ki),
        .Control_Kp(Control_Kp),
        .Freq_Measured(\^Freq_Measured ),
        .Integrator_Reset(Integrator_Reset),
        .Lock_Strength(Lock_Strength),
        .Locked_Carrier(Locked_Carrier),
        .PLL_Guess_Freq(PLL_Guess_Freq),
        .Phase_Measured(Phase_Measured),
        .Reset_In(Reset_In),
        .Reset_Out(Reset_Out),
        .\section_out1_reg[23] (\section_out1_reg[0]_i_10_n_0 ),
        .\section_out1_reg[23]_0 (\section_out1_reg[0]_i_10__0_n_0 ));
  FDCE \section_out1_reg[0]_i_10 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(1'b1),
        .Q(\section_out1_reg[0]_i_10_n_0 ));
  FDCE \section_out1_reg[0]_i_10__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .CLR(Reset_In),
        .D(1'b1),
        .Q(\section_out1_reg[0]_i_10__0_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
