// Seed: 2284709898
module module_0 (
    output tri id_0
);
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    output wand  id_2,
    output tri0  id_3,
    output tri1  id_4
);
  module_0(
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  wire id_7;
  wire id_8;
  id_9 :
  assert property (@(id_2) 1)
  else;
endmodule
