# From Verilog to SystemVerilog

!!! info
    - Contributors: TA 峻豪
    - Last updated: 2024/09/22

---

!!! success
    推薦閱讀論文：[Synthesiing SystemVerilog - Busting the Myth that SystemVerilog is only for Verification](https://sutherland-hdl.com/papers/2013-SNUG-SV_Synthesizable-SystemVerilog_paper.pdf)

## What is  SystemVerilog?

TBD

## Migrate from Verilog to SystemVerilog

### New Data-Type in SV

### `typedef` and `enum`

### Structures

### Unions

### Packages

### The Change of `always` Block

### `case...inside`

### Unique and Priority Keywords

### Interface and Modport

### Others

#### Ending Name

#### Vector Fill Token

#### Constant Variable

#### Expression Size Function

#### for-loop and foreach

## Something about Design Verification

TBD

