// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _deconv_HH_
#define _deconv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "p_extend_stream_1_1.h"
#include "p_extend_stream_181.h"
#include "p_extend_stream_1.h"
#include "p_wt_kernel_282.h"
#include "p_extend_stream_283.h"
#include "p_extend_stream_284.h"
#include "p_wt_kernel_385.h"
#include "stream_deconv_1.h"
#include "stream_deconv_286.h"
#include "Block_proc102.h"
#include "stream_deconv_387.h"
#include "deconv_layer2_kerudo.h"
#include "deconv_layer3_kerKfY.h"
#include "fifo_w18_d1_A.h"
#include "fifo_w18_d3_A.h"

namespace ap_rtl {

struct deconv : public sc_module {
    // Port declarations 97
    sc_out< sc_lv<2> > param_I_h_V_address0;
    sc_out< sc_logic > param_I_h_V_ce0;
    sc_out< sc_lv<6> > param_I_h_V_d0;
    sc_in< sc_lv<6> > param_I_h_V_q0;
    sc_out< sc_logic > param_I_h_V_we0;
    sc_out< sc_lv<2> > param_I_w_V_address0;
    sc_out< sc_logic > param_I_w_V_ce0;
    sc_out< sc_lv<6> > param_I_w_V_d0;
    sc_in< sc_lv<6> > param_I_w_V_q0;
    sc_out< sc_logic > param_I_w_V_we0;
    sc_out< sc_lv<2> > param_I_c_V_address0;
    sc_out< sc_logic > param_I_c_V_ce0;
    sc_out< sc_lv<6> > param_I_c_V_d0;
    sc_in< sc_lv<6> > param_I_c_V_q0;
    sc_out< sc_logic > param_I_c_V_we0;
    sc_out< sc_lv<2> > param_O_h_V_address0;
    sc_out< sc_logic > param_O_h_V_ce0;
    sc_out< sc_lv<6> > param_O_h_V_d0;
    sc_in< sc_lv<6> > param_O_h_V_q0;
    sc_out< sc_logic > param_O_h_V_we0;
    sc_out< sc_lv<2> > param_O_w_V_address0;
    sc_out< sc_logic > param_O_w_V_ce0;
    sc_out< sc_lv<6> > param_O_w_V_d0;
    sc_in< sc_lv<6> > param_O_w_V_q0;
    sc_out< sc_logic > param_O_w_V_we0;
    sc_out< sc_lv<2> > param_O_c_V_address0;
    sc_out< sc_logic > param_O_c_V_ce0;
    sc_out< sc_lv<6> > param_O_c_V_d0;
    sc_in< sc_lv<6> > param_O_c_V_q0;
    sc_out< sc_logic > param_O_c_V_we0;
    sc_out< sc_lv<2> > param_K_V_address0;
    sc_out< sc_logic > param_K_V_ce0;
    sc_out< sc_lv<6> > param_K_V_d0;
    sc_in< sc_lv<6> > param_K_V_q0;
    sc_out< sc_logic > param_K_V_we0;
    sc_out< sc_lv<2> > param_S_V_address0;
    sc_out< sc_logic > param_S_V_ce0;
    sc_out< sc_lv<6> > param_S_V_d0;
    sc_in< sc_lv<6> > param_S_V_q0;
    sc_out< sc_logic > param_S_V_we0;
    sc_out< sc_lv<2> > param_P_V_address0;
    sc_out< sc_logic > param_P_V_ce0;
    sc_out< sc_lv<6> > param_P_V_d0;
    sc_in< sc_lv<6> > param_P_V_q0;
    sc_out< sc_logic > param_P_V_we0;
    sc_out< sc_lv<2> > param_norm_V_address0;
    sc_out< sc_logic > param_norm_V_ce0;
    sc_out< sc_lv<1> > param_norm_V_d0;
    sc_in< sc_lv<1> > param_norm_V_q0;
    sc_out< sc_logic > param_norm_V_we0;
    sc_out< sc_lv<2> > param_sig_V_address0;
    sc_out< sc_logic > param_sig_V_ce0;
    sc_out< sc_lv<1> > param_sig_V_d0;
    sc_in< sc_lv<1> > param_sig_V_q0;
    sc_out< sc_logic > param_sig_V_we0;
    sc_in< sc_lv<18> > stream_i_V_V_dout;
    sc_in< sc_logic > stream_i_V_V_empty_n;
    sc_out< sc_logic > stream_i_V_V_read;
    sc_in< sc_lv<18> > kernel_0_V_V_dout;
    sc_in< sc_logic > kernel_0_V_V_empty_n;
    sc_out< sc_logic > kernel_0_V_V_read;
    sc_in< sc_lv<18> > kernel_1_V_V_dout;
    sc_in< sc_logic > kernel_1_V_V_empty_n;
    sc_out< sc_logic > kernel_1_V_V_read;
    sc_in< sc_lv<18> > kernel_2_V_V_dout;
    sc_in< sc_logic > kernel_2_V_V_empty_n;
    sc_out< sc_logic > kernel_2_V_V_read;
    sc_in< sc_lv<18> > bias_0_V_V_dout;
    sc_in< sc_logic > bias_0_V_V_empty_n;
    sc_out< sc_logic > bias_0_V_V_read;
    sc_in< sc_lv<18> > bias_1_V_V_dout;
    sc_in< sc_logic > bias_1_V_V_empty_n;
    sc_out< sc_logic > bias_1_V_V_read;
    sc_in< sc_lv<18> > bias_2_V_V_dout;
    sc_in< sc_logic > bias_2_V_V_empty_n;
    sc_out< sc_logic > bias_2_V_V_read;
    sc_in< sc_lv<18> > mean_0_V_V_dout;
    sc_in< sc_logic > mean_0_V_V_empty_n;
    sc_out< sc_logic > mean_0_V_V_read;
    sc_in< sc_lv<18> > mean_1_V_V_dout;
    sc_in< sc_logic > mean_1_V_V_empty_n;
    sc_out< sc_logic > mean_1_V_V_read;
    sc_in< sc_lv<18> > std_0_V_V_dout;
    sc_in< sc_logic > std_0_V_V_empty_n;
    sc_out< sc_logic > std_0_V_V_read;
    sc_in< sc_lv<18> > std_1_V_V_dout;
    sc_in< sc_logic > std_1_V_V_empty_n;
    sc_out< sc_logic > std_1_V_V_read;
    sc_out< sc_lv<18> > stream_o_V_V_din;
    sc_in< sc_logic > stream_o_V_V_full_n;
    sc_out< sc_logic > stream_o_V_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<18> > ap_var_for_const2;
    sc_signal< sc_logic > ap_var_for_const3;
    sc_signal< sc_lv<12> > ap_var_for_const0;


    // Module declarations
    deconv(sc_module_name name);
    SC_HAS_PROCESS(deconv);

    ~deconv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    p_extend_stream_1_1* p_extend_stream_1_1_U0;
    p_extend_stream_181* p_extend_stream_181_U0;
    p_extend_stream_1* p_extend_stream_1_U0;
    p_wt_kernel_282* p_wt_kernel_282_U0;
    p_extend_stream_283* p_extend_stream_283_U0;
    p_extend_stream_284* p_extend_stream_284_U0;
    p_wt_kernel_385* p_wt_kernel_385_U0;
    stream_deconv_1* stream_deconv_1_U0;
    stream_deconv_286* stream_deconv_286_U0;
    Block_proc102* Block_proc102_U0;
    stream_deconv_387* stream_deconv_387_U0;
    deconv_layer2_kerudo* layer2_kernel_V_0_U;
    deconv_layer2_kerudo* layer2_kernel_V_1_U;
    deconv_layer2_kerudo* layer2_kernel_V_10_U;
    deconv_layer2_kerudo* layer2_kernel_V_11_U;
    deconv_layer2_kerudo* layer2_kernel_V_12_U;
    deconv_layer2_kerudo* layer2_kernel_V_13_U;
    deconv_layer2_kerudo* layer2_kernel_V_14_U;
    deconv_layer2_kerudo* layer2_kernel_V_15_U;
    deconv_layer2_kerudo* layer2_kernel_V_2_U;
    deconv_layer2_kerudo* layer2_kernel_V_3_U;
    deconv_layer2_kerudo* layer2_kernel_V_4_U;
    deconv_layer2_kerudo* layer2_kernel_V_5_U;
    deconv_layer2_kerudo* layer2_kernel_V_6_U;
    deconv_layer2_kerudo* layer2_kernel_V_7_U;
    deconv_layer2_kerudo* layer2_kernel_V_8_U;
    deconv_layer2_kerudo* layer2_kernel_V_9_U;
    deconv_layer3_kerKfY* layer3_kernel_V_0_U;
    deconv_layer3_kerKfY* layer3_kernel_V_1_U;
    deconv_layer3_kerKfY* layer3_kernel_V_10_U;
    deconv_layer3_kerKfY* layer3_kernel_V_11_U;
    deconv_layer3_kerKfY* layer3_kernel_V_12_U;
    deconv_layer3_kerKfY* layer3_kernel_V_13_U;
    deconv_layer3_kerKfY* layer3_kernel_V_14_U;
    deconv_layer3_kerKfY* layer3_kernel_V_15_U;
    deconv_layer3_kerKfY* layer3_kernel_V_16_U;
    deconv_layer3_kerKfY* layer3_kernel_V_17_U;
    deconv_layer3_kerKfY* layer3_kernel_V_18_U;
    deconv_layer3_kerKfY* layer3_kernel_V_19_U;
    deconv_layer3_kerKfY* layer3_kernel_V_2_U;
    deconv_layer3_kerKfY* layer3_kernel_V_20_U;
    deconv_layer3_kerKfY* layer3_kernel_V_21_U;
    deconv_layer3_kerKfY* layer3_kernel_V_22_U;
    deconv_layer3_kerKfY* layer3_kernel_V_23_U;
    deconv_layer3_kerKfY* layer3_kernel_V_24_U;
    deconv_layer3_kerKfY* layer3_kernel_V_25_U;
    deconv_layer3_kerKfY* layer3_kernel_V_26_U;
    deconv_layer3_kerKfY* layer3_kernel_V_27_U;
    deconv_layer3_kerKfY* layer3_kernel_V_28_U;
    deconv_layer3_kerKfY* layer3_kernel_V_29_U;
    deconv_layer3_kerKfY* layer3_kernel_V_3_U;
    deconv_layer3_kerKfY* layer3_kernel_V_30_U;
    deconv_layer3_kerKfY* layer3_kernel_V_31_U;
    deconv_layer3_kerKfY* layer3_kernel_V_4_U;
    deconv_layer3_kerKfY* layer3_kernel_V_5_U;
    deconv_layer3_kerKfY* layer3_kernel_V_6_U;
    deconv_layer3_kerKfY* layer3_kernel_V_7_U;
    deconv_layer3_kerKfY* layer3_kernel_V_8_U;
    deconv_layer3_kerKfY* layer3_kernel_V_9_U;
    fifo_w18_d1_A* bias0_V_V_U;
    fifo_w18_d1_A* mean0_V_V_U;
    fifo_w18_d1_A* std0_V_V_U;
    fifo_w18_d1_A* mean1_V_V_U;
    fifo_w18_d1_A* std1_V_V_U;
    fifo_w18_d1_A* stream_res_0_V_V_U;
    fifo_w18_d1_A* stream_res_1_V_V_U;
    fifo_w18_d3_A* tmp_V_load_loc_c_U;
    sc_signal< sc_logic > p_extend_stream_1_1_U0_ap_start;
    sc_signal< sc_logic > p_extend_stream_1_1_U0_ap_done;
    sc_signal< sc_logic > p_extend_stream_1_1_U0_ap_continue;
    sc_signal< sc_logic > p_extend_stream_1_1_U0_ap_idle;
    sc_signal< sc_logic > p_extend_stream_1_1_U0_ap_ready;
    sc_signal< sc_logic > p_extend_stream_1_1_U0_stream_i_V_V_read;
    sc_signal< sc_lv<18> > p_extend_stream_1_1_U0_stream_o_V_V_din;
    sc_signal< sc_logic > p_extend_stream_1_1_U0_stream_o_V_V_write;
    sc_signal< sc_logic > p_extend_stream_181_U0_ap_start;
    sc_signal< sc_logic > p_extend_stream_181_U0_ap_done;
    sc_signal< sc_logic > p_extend_stream_181_U0_ap_continue;
    sc_signal< sc_logic > p_extend_stream_181_U0_ap_idle;
    sc_signal< sc_logic > p_extend_stream_181_U0_ap_ready;
    sc_signal< sc_logic > p_extend_stream_181_U0_stream_i_V_V_read;
    sc_signal< sc_lv<18> > p_extend_stream_181_U0_stream_o_V_V_din;
    sc_signal< sc_logic > p_extend_stream_181_U0_stream_o_V_V_write;
    sc_signal< sc_logic > p_extend_stream_1_U0_ap_start;
    sc_signal< sc_logic > p_extend_stream_1_U0_ap_done;
    sc_signal< sc_logic > p_extend_stream_1_U0_ap_continue;
    sc_signal< sc_logic > p_extend_stream_1_U0_ap_idle;
    sc_signal< sc_logic > p_extend_stream_1_U0_ap_ready;
    sc_signal< sc_logic > p_extend_stream_1_U0_stream_i_0_V_V_read;
    sc_signal< sc_lv<18> > p_extend_stream_1_U0_stream_o_V_V_din;
    sc_signal< sc_logic > p_extend_stream_1_U0_stream_o_V_V_write;
    sc_signal< sc_logic > p_wt_kernel_282_U0_ap_start;
    sc_signal< sc_logic > p_wt_kernel_282_U0_ap_done;
    sc_signal< sc_logic > p_wt_kernel_282_U0_ap_continue;
    sc_signal< sc_logic > p_wt_kernel_282_U0_ap_idle;
    sc_signal< sc_logic > p_wt_kernel_282_U0_ap_ready;
    sc_signal< sc_logic > p_wt_kernel_282_U0_kernel_i_V_V1_read;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_0_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_0_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_0_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_0_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_1_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_1_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_1_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_1_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_10_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_10_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_10_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_10_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_11_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_11_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_11_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_11_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_12_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_12_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_12_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_12_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_13_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_13_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_13_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_13_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_14_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_14_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_14_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_14_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_15_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_15_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_15_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_15_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_2_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_2_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_2_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_2_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_3_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_3_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_3_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_3_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_4_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_4_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_4_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_4_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_5_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_5_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_5_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_5_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_6_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_6_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_6_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_6_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_7_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_7_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_7_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_7_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_8_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_8_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_8_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_8_d0;
    sc_signal< sc_lv<12> > p_wt_kernel_282_U0_layer2_kernel_V_9_address0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_9_ce0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_9_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_282_U0_layer2_kernel_V_9_d0;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_9;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_9_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_9;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_9;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_8;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_8_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_8;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_8;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_7;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_7_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_7;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_7;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_6;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_6_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_6;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_6;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_5;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_5_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_5;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_5;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_4;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_4_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_4;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_4;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_3;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_3_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_3;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_3;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_2;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_2_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_2;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_2;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_15;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_15_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_15;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_15;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_14;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_14_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_14;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_14;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_13;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_13_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_13;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_13;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_12;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_12_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_12;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_12;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_11;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_11_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_11;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_11;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_10;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_10_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_10;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_10;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_1;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_kernel_V_0;
    sc_signal< sc_logic > p_wt_kernel_282_U0_layer2_kernel_V_0_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_kernel_V_0;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_kernel_V_0;
    sc_signal< sc_logic > p_extend_stream_283_U0_ap_start;
    sc_signal< sc_logic > p_extend_stream_283_U0_ap_done;
    sc_signal< sc_logic > p_extend_stream_283_U0_ap_continue;
    sc_signal< sc_logic > p_extend_stream_283_U0_ap_idle;
    sc_signal< sc_logic > p_extend_stream_283_U0_ap_ready;
    sc_signal< sc_logic > p_extend_stream_283_U0_stream_i_V_V1_read;
    sc_signal< sc_lv<18> > p_extend_stream_283_U0_stream_o_V_V_din;
    sc_signal< sc_logic > p_extend_stream_283_U0_stream_o_V_V_write;
    sc_signal< sc_logic > p_extend_stream_284_U0_ap_start;
    sc_signal< sc_logic > p_extend_stream_284_U0_ap_done;
    sc_signal< sc_logic > p_extend_stream_284_U0_ap_continue;
    sc_signal< sc_logic > p_extend_stream_284_U0_ap_idle;
    sc_signal< sc_logic > p_extend_stream_284_U0_ap_ready;
    sc_signal< sc_logic > p_extend_stream_284_U0_stream_i_V_V1_read;
    sc_signal< sc_lv<18> > p_extend_stream_284_U0_stream_o_V_V_din;
    sc_signal< sc_logic > p_extend_stream_284_U0_stream_o_V_V_write;
    sc_signal< sc_logic > p_wt_kernel_385_U0_ap_start;
    sc_signal< sc_logic > p_wt_kernel_385_U0_ap_done;
    sc_signal< sc_logic > p_wt_kernel_385_U0_ap_continue;
    sc_signal< sc_logic > p_wt_kernel_385_U0_ap_idle;
    sc_signal< sc_logic > p_wt_kernel_385_U0_ap_ready;
    sc_signal< sc_logic > p_wt_kernel_385_U0_kernel_i_V_V2_read;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_0_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_0_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_0_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_0_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_1_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_1_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_1_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_1_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_10_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_10_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_10_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_10_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_11_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_11_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_11_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_11_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_12_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_12_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_12_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_12_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_13_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_13_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_13_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_13_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_14_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_14_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_14_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_14_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_15_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_15_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_15_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_15_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_16_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_16_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_16_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_16_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_17_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_17_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_17_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_17_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_18_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_18_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_18_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_18_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_19_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_19_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_19_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_19_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_2_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_2_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_2_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_2_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_20_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_20_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_20_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_20_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_21_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_21_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_21_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_21_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_22_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_22_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_22_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_22_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_23_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_23_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_23_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_23_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_24_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_24_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_24_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_24_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_25_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_25_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_25_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_25_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_26_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_26_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_26_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_26_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_27_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_27_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_27_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_27_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_28_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_28_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_28_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_28_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_29_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_29_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_29_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_29_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_3_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_3_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_3_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_3_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_30_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_30_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_30_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_30_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_31_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_31_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_31_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_31_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_4_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_4_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_4_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_4_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_5_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_5_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_5_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_5_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_6_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_6_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_6_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_6_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_7_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_7_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_7_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_7_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_8_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_8_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_8_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_8_d0;
    sc_signal< sc_lv<6> > p_wt_kernel_385_U0_layer3_kernel_V_9_address0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_9_ce0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_9_we0;
    sc_signal< sc_lv<18> > p_wt_kernel_385_U0_layer3_kernel_V_9_d0;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_9;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_9_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_9;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_9;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_8;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_8_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_8;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_8;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_7;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_7_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_7;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_7;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_6;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_6_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_6;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_6;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_5;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_5_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_5;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_5;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_4;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_4_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_4;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_4;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_31;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_31_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_31;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_31;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_30;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_30_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_30;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_30;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_3;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_3_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_3;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_3;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_29;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_29_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_29;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_29;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_28;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_28_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_28;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_28;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_27;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_27_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_27;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_27;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_26;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_26_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_26;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_26;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_25;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_25_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_25;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_25;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_24;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_24_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_24;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_24;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_23;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_23_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_23;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_23;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_22;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_22_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_22;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_22;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_21;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_21_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_21;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_21;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_20;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_20_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_20;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_20;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_2;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_2_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_2;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_2;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_19;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_19_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_19;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_19;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_18;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_18_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_18;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_18;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_17;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_17_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_17;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_17;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_16;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_16_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_16;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_16;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_15;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_15_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_15;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_15;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_14;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_14_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_14;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_14;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_13;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_13_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_13;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_13;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_12;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_12_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_12;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_12;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_11;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_11_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_11;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_11;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_10;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_10_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_10;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_10;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_1;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_1;
    sc_signal< sc_logic > ap_channel_done_layer3_kernel_V_0;
    sc_signal< sc_logic > p_wt_kernel_385_U0_layer3_kernel_V_0_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_kernel_V_0;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_kernel_V_0;
    sc_signal< sc_logic > stream_deconv_1_U0_ap_start;
    sc_signal< sc_logic > stream_deconv_1_U0_ap_done;
    sc_signal< sc_logic > stream_deconv_1_U0_ap_continue;
    sc_signal< sc_logic > stream_deconv_1_U0_ap_idle;
    sc_signal< sc_logic > stream_deconv_1_U0_ap_ready;
    sc_signal< sc_logic > stream_deconv_1_U0_stream_i_V_V_read;
    sc_signal< sc_logic > stream_deconv_1_U0_kernel_0_V_V_read;
    sc_signal< sc_logic > stream_deconv_1_U0_bias_V_V_read;
    sc_signal< sc_logic > stream_deconv_1_U0_mean_V_V_read;
    sc_signal< sc_logic > stream_deconv_1_U0_std_V_V_read;
    sc_signal< sc_lv<18> > stream_deconv_1_U0_stream_o_0_V_V_din;
    sc_signal< sc_logic > stream_deconv_1_U0_stream_o_0_V_V_write;
    sc_signal< sc_logic > stream_deconv_286_U0_ap_start;
    sc_signal< sc_logic > stream_deconv_286_U0_ap_done;
    sc_signal< sc_logic > stream_deconv_286_U0_ap_continue;
    sc_signal< sc_logic > stream_deconv_286_U0_ap_idle;
    sc_signal< sc_logic > stream_deconv_286_U0_ap_ready;
    sc_signal< sc_logic > stream_deconv_286_U0_stream_i_V_V_read;
    sc_signal< sc_logic > stream_deconv_286_U0_bias_V_V2_read;
    sc_signal< sc_logic > stream_deconv_286_U0_mean_V_V_read;
    sc_signal< sc_logic > stream_deconv_286_U0_std_V_V_read;
    sc_signal< sc_lv<18> > stream_deconv_286_U0_stream_o_V_V4_din;
    sc_signal< sc_logic > stream_deconv_286_U0_stream_o_V_V4_write;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_0_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_0_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_0_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_0_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_1_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_1_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_1_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_1_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_2_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_2_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_2_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_2_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_3_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_3_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_3_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_3_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_4_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_4_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_4_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_4_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_5_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_5_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_5_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_5_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_6_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_6_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_6_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_6_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_7_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_7_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_7_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_7_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_8_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_8_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_8_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_8_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_9_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_9_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_9_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_9_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_10_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_10_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_10_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_10_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_11_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_11_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_11_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_11_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_12_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_12_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_12_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_12_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_13_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_13_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_13_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_13_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_14_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_14_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_14_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_14_ce1;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_15_address0;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_15_ce0;
    sc_signal< sc_lv<12> > stream_deconv_286_U0_layer2_kernel_V_15_address1;
    sc_signal< sc_logic > stream_deconv_286_U0_layer2_kernel_V_15_ce1;
    sc_signal< sc_logic > Block_proc102_U0_ap_start;
    sc_signal< sc_logic > Block_proc102_U0_ap_done;
    sc_signal< sc_logic > Block_proc102_U0_ap_continue;
    sc_signal< sc_logic > Block_proc102_U0_ap_idle;
    sc_signal< sc_logic > Block_proc102_U0_ap_ready;
    sc_signal< sc_logic > Block_proc102_U0_bias_2_V_V_read;
    sc_signal< sc_lv<18> > Block_proc102_U0_tmp_V_load_out_out_din;
    sc_signal< sc_logic > Block_proc102_U0_tmp_V_load_out_out_write;
    sc_signal< sc_logic > stream_deconv_387_U0_ap_start;
    sc_signal< sc_logic > stream_deconv_387_U0_ap_done;
    sc_signal< sc_logic > stream_deconv_387_U0_ap_continue;
    sc_signal< sc_logic > stream_deconv_387_U0_ap_idle;
    sc_signal< sc_logic > stream_deconv_387_U0_ap_ready;
    sc_signal< sc_logic > stream_deconv_387_U0_stream_res_1_V_V_read;
    sc_signal< sc_logic > stream_deconv_387_U0_tmp_V_load_loc_read;
    sc_signal< sc_lv<18> > stream_deconv_387_U0_stream_o_V_V_din;
    sc_signal< sc_logic > stream_deconv_387_U0_stream_o_V_V_write;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_0_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_0_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_1_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_1_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_2_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_2_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_3_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_3_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_4_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_4_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_5_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_5_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_6_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_6_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_7_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_7_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_8_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_8_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_9_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_9_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_10_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_10_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_11_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_11_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_12_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_12_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_13_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_13_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_14_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_14_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_15_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_15_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_16_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_16_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_17_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_17_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_18_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_18_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_19_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_19_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_20_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_20_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_21_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_21_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_22_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_22_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_23_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_23_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_24_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_24_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_25_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_25_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_26_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_26_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_27_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_27_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_28_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_28_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_29_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_29_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_30_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_30_ce0;
    sc_signal< sc_lv<6> > stream_deconv_387_U0_layer3_kernel_V_31_address0;
    sc_signal< sc_logic > stream_deconv_387_U0_layer3_kernel_V_31_ce0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_lv<18> > layer2_kernel_V_0_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_0_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_0_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_0_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_0_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_0_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_0_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_0_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_1_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_1_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_1_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_1_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_1_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_1_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_1_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_1_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_10_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_10_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_10_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_10_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_10_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_10_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_10_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_10_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_11_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_11_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_11_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_11_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_11_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_11_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_11_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_11_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_12_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_12_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_12_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_12_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_12_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_12_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_12_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_12_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_13_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_13_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_13_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_13_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_13_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_13_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_13_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_13_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_14_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_14_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_14_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_14_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_14_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_14_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_14_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_14_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_15_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_15_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_15_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_15_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_15_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_15_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_15_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_15_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_2_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_2_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_2_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_2_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_2_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_2_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_2_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_2_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_3_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_3_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_3_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_3_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_3_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_3_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_3_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_3_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_4_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_4_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_4_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_4_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_4_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_4_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_4_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_4_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_5_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_5_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_5_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_5_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_5_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_5_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_5_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_5_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_6_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_6_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_6_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_6_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_6_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_6_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_6_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_6_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_7_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_7_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_7_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_7_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_7_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_7_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_7_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_7_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_8_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_8_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_8_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_8_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_8_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_8_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_8_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_8_t_we1;
    sc_signal< sc_lv<18> > layer2_kernel_V_9_i_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_9_i_q1;
    sc_signal< sc_lv<18> > layer2_kernel_V_9_t_q0;
    sc_signal< sc_lv<18> > layer2_kernel_V_9_t_q1;
    sc_signal< sc_logic > layer2_kernel_V_9_i_full_n;
    sc_signal< sc_logic > layer2_kernel_V_9_t_empty_n;
    sc_signal< sc_lv<18> > layer2_kernel_V_9_t_d1;
    sc_signal< sc_logic > layer2_kernel_V_9_t_we1;
    sc_signal< sc_lv<18> > layer3_kernel_V_0_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_0_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_0_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_0_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_1_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_1_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_1_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_1_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_10_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_10_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_10_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_10_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_11_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_11_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_11_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_11_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_12_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_12_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_12_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_12_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_13_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_13_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_13_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_13_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_14_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_14_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_14_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_14_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_15_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_15_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_15_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_15_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_16_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_16_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_16_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_16_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_17_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_17_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_17_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_17_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_18_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_18_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_18_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_18_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_19_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_19_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_19_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_19_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_2_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_2_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_2_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_2_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_20_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_20_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_20_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_20_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_21_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_21_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_21_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_21_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_22_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_22_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_22_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_22_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_23_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_23_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_23_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_23_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_24_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_24_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_24_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_24_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_25_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_25_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_25_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_25_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_26_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_26_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_26_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_26_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_27_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_27_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_27_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_27_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_28_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_28_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_28_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_28_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_29_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_29_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_29_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_29_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_3_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_3_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_3_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_3_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_30_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_30_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_30_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_30_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_31_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_31_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_31_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_31_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_4_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_4_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_4_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_4_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_5_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_5_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_5_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_5_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_6_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_6_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_6_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_6_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_7_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_7_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_7_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_7_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_8_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_8_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_8_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_8_t_empty_n;
    sc_signal< sc_lv<18> > layer3_kernel_V_9_i_q0;
    sc_signal< sc_lv<18> > layer3_kernel_V_9_t_q0;
    sc_signal< sc_logic > layer3_kernel_V_9_i_full_n;
    sc_signal< sc_logic > layer3_kernel_V_9_t_empty_n;
    sc_signal< sc_logic > bias0_V_V_full_n;
    sc_signal< sc_lv<18> > bias0_V_V_dout;
    sc_signal< sc_logic > bias0_V_V_empty_n;
    sc_signal< sc_logic > mean0_V_V_full_n;
    sc_signal< sc_lv<18> > mean0_V_V_dout;
    sc_signal< sc_logic > mean0_V_V_empty_n;
    sc_signal< sc_logic > std0_V_V_full_n;
    sc_signal< sc_lv<18> > std0_V_V_dout;
    sc_signal< sc_logic > std0_V_V_empty_n;
    sc_signal< sc_logic > mean1_V_V_full_n;
    sc_signal< sc_lv<18> > mean1_V_V_dout;
    sc_signal< sc_logic > mean1_V_V_empty_n;
    sc_signal< sc_logic > std1_V_V_full_n;
    sc_signal< sc_lv<18> > std1_V_V_dout;
    sc_signal< sc_logic > std1_V_V_empty_n;
    sc_signal< sc_logic > stream_res_0_V_V_full_n;
    sc_signal< sc_lv<18> > stream_res_0_V_V_dout;
    sc_signal< sc_logic > stream_res_0_V_V_empty_n;
    sc_signal< sc_logic > stream_res_1_V_V_full_n;
    sc_signal< sc_lv<18> > stream_res_1_V_V_dout;
    sc_signal< sc_logic > stream_res_1_V_V_empty_n;
    sc_signal< sc_logic > tmp_V_load_loc_c_full_n;
    sc_signal< sc_lv<18> > tmp_V_load_loc_c_dout;
    sc_signal< sc_logic > tmp_V_load_loc_c_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_stream_deconv_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_stream_deconv_1_U0_ap_ready;
    sc_signal< sc_lv<2> > stream_deconv_1_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_p_wt_kernel_282_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_p_wt_kernel_282_U0_ap_ready;
    sc_signal< sc_lv<2> > p_wt_kernel_282_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_p_wt_kernel_385_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_p_wt_kernel_385_U0_ap_ready;
    sc_signal< sc_lv<2> > p_wt_kernel_385_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_p_extend_stream_1_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_p_extend_stream_1_1_U0_ap_ready;
    sc_signal< sc_lv<2> > p_extend_stream_1_1_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_stream_deconv_286_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_stream_deconv_286_U0_ap_ready;
    sc_signal< sc_lv<2> > stream_deconv_286_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Block_proc102_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_proc102_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_proc102_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_p_extend_stream_181_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_p_extend_stream_181_U0_ap_ready;
    sc_signal< sc_lv<2> > p_extend_stream_181_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_p_extend_stream_283_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_p_extend_stream_283_U0_ap_ready;
    sc_signal< sc_lv<2> > p_extend_stream_283_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_p_extend_stream_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_p_extend_stream_1_U0_ap_ready;
    sc_signal< sc_lv<2> > p_extend_stream_1_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_p_extend_stream_284_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_p_extend_stream_284_U0_ap_ready;
    sc_signal< sc_lv<2> > p_extend_stream_284_U0_ap_ready_count;
    sc_signal< sc_logic > p_extend_stream_1_1_U0_start_full_n;
    sc_signal< sc_logic > p_extend_stream_1_1_U0_start_write;
    sc_signal< sc_logic > p_extend_stream_181_U0_start_full_n;
    sc_signal< sc_logic > p_extend_stream_181_U0_start_write;
    sc_signal< sc_logic > p_extend_stream_1_U0_start_full_n;
    sc_signal< sc_logic > p_extend_stream_1_U0_start_write;
    sc_signal< sc_logic > p_wt_kernel_282_U0_start_full_n;
    sc_signal< sc_logic > p_wt_kernel_282_U0_start_write;
    sc_signal< sc_logic > p_extend_stream_283_U0_start_full_n;
    sc_signal< sc_logic > p_extend_stream_283_U0_start_write;
    sc_signal< sc_logic > p_extend_stream_284_U0_start_full_n;
    sc_signal< sc_logic > p_extend_stream_284_U0_start_write;
    sc_signal< sc_logic > p_wt_kernel_385_U0_start_full_n;
    sc_signal< sc_logic > p_wt_kernel_385_U0_start_write;
    sc_signal< sc_logic > stream_deconv_1_U0_start_full_n;
    sc_signal< sc_logic > stream_deconv_1_U0_start_write;
    sc_signal< sc_logic > stream_deconv_286_U0_start_full_n;
    sc_signal< sc_logic > stream_deconv_286_U0_start_write;
    sc_signal< sc_logic > Block_proc102_U0_start_full_n;
    sc_signal< sc_logic > Block_proc102_U0_start_write;
    sc_signal< sc_logic > stream_deconv_387_U0_start_full_n;
    sc_signal< sc_logic > stream_deconv_387_U0_start_write;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Block_proc102_U0_ap_continue();
    void thread_Block_proc102_U0_ap_start();
    void thread_Block_proc102_U0_start_full_n();
    void thread_Block_proc102_U0_start_write();
    void thread_ap_channel_done_layer2_kernel_V_0();
    void thread_ap_channel_done_layer2_kernel_V_1();
    void thread_ap_channel_done_layer2_kernel_V_10();
    void thread_ap_channel_done_layer2_kernel_V_11();
    void thread_ap_channel_done_layer2_kernel_V_12();
    void thread_ap_channel_done_layer2_kernel_V_13();
    void thread_ap_channel_done_layer2_kernel_V_14();
    void thread_ap_channel_done_layer2_kernel_V_15();
    void thread_ap_channel_done_layer2_kernel_V_2();
    void thread_ap_channel_done_layer2_kernel_V_3();
    void thread_ap_channel_done_layer2_kernel_V_4();
    void thread_ap_channel_done_layer2_kernel_V_5();
    void thread_ap_channel_done_layer2_kernel_V_6();
    void thread_ap_channel_done_layer2_kernel_V_7();
    void thread_ap_channel_done_layer2_kernel_V_8();
    void thread_ap_channel_done_layer2_kernel_V_9();
    void thread_ap_channel_done_layer3_kernel_V_0();
    void thread_ap_channel_done_layer3_kernel_V_1();
    void thread_ap_channel_done_layer3_kernel_V_10();
    void thread_ap_channel_done_layer3_kernel_V_11();
    void thread_ap_channel_done_layer3_kernel_V_12();
    void thread_ap_channel_done_layer3_kernel_V_13();
    void thread_ap_channel_done_layer3_kernel_V_14();
    void thread_ap_channel_done_layer3_kernel_V_15();
    void thread_ap_channel_done_layer3_kernel_V_16();
    void thread_ap_channel_done_layer3_kernel_V_17();
    void thread_ap_channel_done_layer3_kernel_V_18();
    void thread_ap_channel_done_layer3_kernel_V_19();
    void thread_ap_channel_done_layer3_kernel_V_2();
    void thread_ap_channel_done_layer3_kernel_V_20();
    void thread_ap_channel_done_layer3_kernel_V_21();
    void thread_ap_channel_done_layer3_kernel_V_22();
    void thread_ap_channel_done_layer3_kernel_V_23();
    void thread_ap_channel_done_layer3_kernel_V_24();
    void thread_ap_channel_done_layer3_kernel_V_25();
    void thread_ap_channel_done_layer3_kernel_V_26();
    void thread_ap_channel_done_layer3_kernel_V_27();
    void thread_ap_channel_done_layer3_kernel_V_28();
    void thread_ap_channel_done_layer3_kernel_V_29();
    void thread_ap_channel_done_layer3_kernel_V_3();
    void thread_ap_channel_done_layer3_kernel_V_30();
    void thread_ap_channel_done_layer3_kernel_V_31();
    void thread_ap_channel_done_layer3_kernel_V_4();
    void thread_ap_channel_done_layer3_kernel_V_5();
    void thread_ap_channel_done_layer3_kernel_V_6();
    void thread_ap_channel_done_layer3_kernel_V_7();
    void thread_ap_channel_done_layer3_kernel_V_8();
    void thread_ap_channel_done_layer3_kernel_V_9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_Block_proc102_U0_ap_ready();
    void thread_ap_sync_channel_write_layer2_kernel_V_0();
    void thread_ap_sync_channel_write_layer2_kernel_V_1();
    void thread_ap_sync_channel_write_layer2_kernel_V_10();
    void thread_ap_sync_channel_write_layer2_kernel_V_11();
    void thread_ap_sync_channel_write_layer2_kernel_V_12();
    void thread_ap_sync_channel_write_layer2_kernel_V_13();
    void thread_ap_sync_channel_write_layer2_kernel_V_14();
    void thread_ap_sync_channel_write_layer2_kernel_V_15();
    void thread_ap_sync_channel_write_layer2_kernel_V_2();
    void thread_ap_sync_channel_write_layer2_kernel_V_3();
    void thread_ap_sync_channel_write_layer2_kernel_V_4();
    void thread_ap_sync_channel_write_layer2_kernel_V_5();
    void thread_ap_sync_channel_write_layer2_kernel_V_6();
    void thread_ap_sync_channel_write_layer2_kernel_V_7();
    void thread_ap_sync_channel_write_layer2_kernel_V_8();
    void thread_ap_sync_channel_write_layer2_kernel_V_9();
    void thread_ap_sync_channel_write_layer3_kernel_V_0();
    void thread_ap_sync_channel_write_layer3_kernel_V_1();
    void thread_ap_sync_channel_write_layer3_kernel_V_10();
    void thread_ap_sync_channel_write_layer3_kernel_V_11();
    void thread_ap_sync_channel_write_layer3_kernel_V_12();
    void thread_ap_sync_channel_write_layer3_kernel_V_13();
    void thread_ap_sync_channel_write_layer3_kernel_V_14();
    void thread_ap_sync_channel_write_layer3_kernel_V_15();
    void thread_ap_sync_channel_write_layer3_kernel_V_16();
    void thread_ap_sync_channel_write_layer3_kernel_V_17();
    void thread_ap_sync_channel_write_layer3_kernel_V_18();
    void thread_ap_sync_channel_write_layer3_kernel_V_19();
    void thread_ap_sync_channel_write_layer3_kernel_V_2();
    void thread_ap_sync_channel_write_layer3_kernel_V_20();
    void thread_ap_sync_channel_write_layer3_kernel_V_21();
    void thread_ap_sync_channel_write_layer3_kernel_V_22();
    void thread_ap_sync_channel_write_layer3_kernel_V_23();
    void thread_ap_sync_channel_write_layer3_kernel_V_24();
    void thread_ap_sync_channel_write_layer3_kernel_V_25();
    void thread_ap_sync_channel_write_layer3_kernel_V_26();
    void thread_ap_sync_channel_write_layer3_kernel_V_27();
    void thread_ap_sync_channel_write_layer3_kernel_V_28();
    void thread_ap_sync_channel_write_layer3_kernel_V_29();
    void thread_ap_sync_channel_write_layer3_kernel_V_3();
    void thread_ap_sync_channel_write_layer3_kernel_V_30();
    void thread_ap_sync_channel_write_layer3_kernel_V_31();
    void thread_ap_sync_channel_write_layer3_kernel_V_4();
    void thread_ap_sync_channel_write_layer3_kernel_V_5();
    void thread_ap_sync_channel_write_layer3_kernel_V_6();
    void thread_ap_sync_channel_write_layer3_kernel_V_7();
    void thread_ap_sync_channel_write_layer3_kernel_V_8();
    void thread_ap_sync_channel_write_layer3_kernel_V_9();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_p_extend_stream_181_U0_ap_ready();
    void thread_ap_sync_p_extend_stream_1_1_U0_ap_ready();
    void thread_ap_sync_p_extend_stream_1_U0_ap_ready();
    void thread_ap_sync_p_extend_stream_283_U0_ap_ready();
    void thread_ap_sync_p_extend_stream_284_U0_ap_ready();
    void thread_ap_sync_p_wt_kernel_282_U0_ap_ready();
    void thread_ap_sync_p_wt_kernel_385_U0_ap_ready();
    void thread_ap_sync_ready();
    void thread_ap_sync_stream_deconv_1_U0_ap_ready();
    void thread_ap_sync_stream_deconv_286_U0_ap_ready();
    void thread_bias_0_V_V_read();
    void thread_bias_1_V_V_read();
    void thread_bias_2_V_V_read();
    void thread_kernel_0_V_V_read();
    void thread_kernel_1_V_V_read();
    void thread_kernel_2_V_V_read();
    void thread_layer2_kernel_V_0_t_d1();
    void thread_layer2_kernel_V_0_t_we1();
    void thread_layer2_kernel_V_10_t_d1();
    void thread_layer2_kernel_V_10_t_we1();
    void thread_layer2_kernel_V_11_t_d1();
    void thread_layer2_kernel_V_11_t_we1();
    void thread_layer2_kernel_V_12_t_d1();
    void thread_layer2_kernel_V_12_t_we1();
    void thread_layer2_kernel_V_13_t_d1();
    void thread_layer2_kernel_V_13_t_we1();
    void thread_layer2_kernel_V_14_t_d1();
    void thread_layer2_kernel_V_14_t_we1();
    void thread_layer2_kernel_V_15_t_d1();
    void thread_layer2_kernel_V_15_t_we1();
    void thread_layer2_kernel_V_1_t_d1();
    void thread_layer2_kernel_V_1_t_we1();
    void thread_layer2_kernel_V_2_t_d1();
    void thread_layer2_kernel_V_2_t_we1();
    void thread_layer2_kernel_V_3_t_d1();
    void thread_layer2_kernel_V_3_t_we1();
    void thread_layer2_kernel_V_4_t_d1();
    void thread_layer2_kernel_V_4_t_we1();
    void thread_layer2_kernel_V_5_t_d1();
    void thread_layer2_kernel_V_5_t_we1();
    void thread_layer2_kernel_V_6_t_d1();
    void thread_layer2_kernel_V_6_t_we1();
    void thread_layer2_kernel_V_7_t_d1();
    void thread_layer2_kernel_V_7_t_we1();
    void thread_layer2_kernel_V_8_t_d1();
    void thread_layer2_kernel_V_8_t_we1();
    void thread_layer2_kernel_V_9_t_d1();
    void thread_layer2_kernel_V_9_t_we1();
    void thread_mean_0_V_V_read();
    void thread_mean_1_V_V_read();
    void thread_p_extend_stream_181_U0_ap_continue();
    void thread_p_extend_stream_181_U0_ap_start();
    void thread_p_extend_stream_181_U0_start_full_n();
    void thread_p_extend_stream_181_U0_start_write();
    void thread_p_extend_stream_1_1_U0_ap_continue();
    void thread_p_extend_stream_1_1_U0_ap_start();
    void thread_p_extend_stream_1_1_U0_start_full_n();
    void thread_p_extend_stream_1_1_U0_start_write();
    void thread_p_extend_stream_1_U0_ap_continue();
    void thread_p_extend_stream_1_U0_ap_start();
    void thread_p_extend_stream_1_U0_start_full_n();
    void thread_p_extend_stream_1_U0_start_write();
    void thread_p_extend_stream_283_U0_ap_continue();
    void thread_p_extend_stream_283_U0_ap_start();
    void thread_p_extend_stream_283_U0_start_full_n();
    void thread_p_extend_stream_283_U0_start_write();
    void thread_p_extend_stream_284_U0_ap_continue();
    void thread_p_extend_stream_284_U0_ap_start();
    void thread_p_extend_stream_284_U0_start_full_n();
    void thread_p_extend_stream_284_U0_start_write();
    void thread_p_wt_kernel_282_U0_ap_continue();
    void thread_p_wt_kernel_282_U0_ap_start();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_0_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_10_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_11_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_12_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_13_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_14_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_15_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_1_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_2_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_3_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_4_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_5_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_6_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_7_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_8_full_n();
    void thread_p_wt_kernel_282_U0_layer2_kernel_V_9_full_n();
    void thread_p_wt_kernel_282_U0_start_full_n();
    void thread_p_wt_kernel_282_U0_start_write();
    void thread_p_wt_kernel_385_U0_ap_continue();
    void thread_p_wt_kernel_385_U0_ap_start();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_0_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_10_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_11_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_12_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_13_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_14_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_15_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_16_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_17_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_18_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_19_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_1_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_20_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_21_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_22_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_23_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_24_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_25_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_26_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_27_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_28_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_29_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_2_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_30_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_31_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_3_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_4_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_5_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_6_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_7_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_8_full_n();
    void thread_p_wt_kernel_385_U0_layer3_kernel_V_9_full_n();
    void thread_p_wt_kernel_385_U0_start_full_n();
    void thread_p_wt_kernel_385_U0_start_write();
    void thread_param_I_c_V_address0();
    void thread_param_I_c_V_ce0();
    void thread_param_I_c_V_d0();
    void thread_param_I_c_V_we0();
    void thread_param_I_h_V_address0();
    void thread_param_I_h_V_ce0();
    void thread_param_I_h_V_d0();
    void thread_param_I_h_V_we0();
    void thread_param_I_w_V_address0();
    void thread_param_I_w_V_ce0();
    void thread_param_I_w_V_d0();
    void thread_param_I_w_V_we0();
    void thread_param_K_V_address0();
    void thread_param_K_V_ce0();
    void thread_param_K_V_d0();
    void thread_param_K_V_we0();
    void thread_param_O_c_V_address0();
    void thread_param_O_c_V_ce0();
    void thread_param_O_c_V_d0();
    void thread_param_O_c_V_we0();
    void thread_param_O_h_V_address0();
    void thread_param_O_h_V_ce0();
    void thread_param_O_h_V_d0();
    void thread_param_O_h_V_we0();
    void thread_param_O_w_V_address0();
    void thread_param_O_w_V_ce0();
    void thread_param_O_w_V_d0();
    void thread_param_O_w_V_we0();
    void thread_param_P_V_address0();
    void thread_param_P_V_ce0();
    void thread_param_P_V_d0();
    void thread_param_P_V_we0();
    void thread_param_S_V_address0();
    void thread_param_S_V_ce0();
    void thread_param_S_V_d0();
    void thread_param_S_V_we0();
    void thread_param_norm_V_address0();
    void thread_param_norm_V_ce0();
    void thread_param_norm_V_d0();
    void thread_param_norm_V_we0();
    void thread_param_sig_V_address0();
    void thread_param_sig_V_ce0();
    void thread_param_sig_V_d0();
    void thread_param_sig_V_we0();
    void thread_std_0_V_V_read();
    void thread_std_1_V_V_read();
    void thread_stream_deconv_1_U0_ap_continue();
    void thread_stream_deconv_1_U0_ap_start();
    void thread_stream_deconv_1_U0_start_full_n();
    void thread_stream_deconv_1_U0_start_write();
    void thread_stream_deconv_286_U0_ap_continue();
    void thread_stream_deconv_286_U0_ap_start();
    void thread_stream_deconv_286_U0_start_full_n();
    void thread_stream_deconv_286_U0_start_write();
    void thread_stream_deconv_387_U0_ap_continue();
    void thread_stream_deconv_387_U0_ap_start();
    void thread_stream_deconv_387_U0_start_full_n();
    void thread_stream_deconv_387_U0_start_write();
    void thread_stream_i_V_V_read();
    void thread_stream_o_V_V_din();
    void thread_stream_o_V_V_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
