// Seed: 843874055
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  assign #(1'b0) id_3 = id_3;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output logic id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input uwire id_10,
    input wire id_11,
    output supply0 id_12
);
  wire id_14;
  assign id_4 = id_8;
  module_0(
      id_8, id_10
  );
  wire id_15;
  always @(*) begin
    id_6 <= id_7 > id_1;
  end
endmodule
