.model 004_tav.kiss2
.inputs I0 I1 I2 I3 
.outputs O0 O1 O2 O3 
.clock clk
# st2 011
# st1 110
# st3 001
# st0 000
.names S0 S1 S2 I0 I1 I2 I3 next_S0
0000001 1
0000010 1
0000000 1
0001000 1
0000100 1
00011-- 1
000-1-1 1
000-11- 1
0001--1 1
0001-1- 1
000--11 1
.latch next_S0 S0 re clk 0


.names S0 S1 S2 I0 I1 I2 I3 next_S1
1100010 1
1100011 1
1101010 1
1101011 1
1100110 1
1100111 1
1101110 1
1101111 1
1100001 1
1100000 1
1101000 1
1101001 1
1100100 1
1100101 1
1101100 1
1101101 1
0000001 1
0000010 1
0000000 1
0001000 1
0000100 1
00011-- 1
000-1-1 1
000-11- 1
0001--1 1
0001-1- 1
000--11 1
.latch next_S1 S1 re clk 0


.names S0 S1 S2 I0 I1 I2 I3 next_S2
0110001 1
0110010 1
0110000 1
0111000 1
0110100 1
01111-- 1
011-1-1 1
011-11- 1
0111--1 1
0111-1- 1
011--11 1
1100010 1
1100011 1
1101010 1
1101011 1
1100110 1
1100111 1
1101110 1
1101111 1
1100001 1
1100000 1
1101000 1
1101001 1
1100100 1
1100101 1
1101100 1
1101101 1
.latch next_S2 S2 re clk 0


.names S0 S1 S2 I0 I1 I2 I3 next_O0
0111000 1
1101010 1
1101011 1
1101110 1
1101111 1
1101000 1
1101001 1
1101100 1
1101101 1
0011000 1
0001000 1
.latch next_O0 O0 re clk 0


.names S0 S1 S2 I0 I1 I2 I3 next_O1
0110100 1
1100100 1
1100101 1
1101100 1
1101101 1
0010100 1
0000100 1
.latch next_O1 O1 re clk 0


.names S0 S1 S2 I0 I1 I2 I3 next_O2
0110010 1
1100010 1
1100011 1
1101010 1
1101011 1
0010010 1
0000010 1
.latch next_O2 O2 re clk 0


.names S0 S1 S2 I0 I1 I2 I3 next_O3
0110001 1
1100011 1
1101011 1
1100111 1
1101111 1
1100001 1
1101001 1
1100101 1
1101101 1
0010001 1
0000001 1
.latch next_O3 O3 re clk 0

