\hypertarget{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc2\+:\+:\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_afc0a65ceb1e15bd535eee091c8522f10}{E\+N\+E\+Tb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_a97a377862527d955d03830c3655723da}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 11
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_a41cae2b8a158e5f1730a0b016b7943e1}{D\+A\+C0b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_aec18092ef80cb3ea29e227fb5bb4dda3}{D\+A\+C1b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_af5ec9783dab68b6ddf9cdba04bb64245}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 18
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}!D\+A\+C0b@{D\+A\+C0b}}
\index{D\+A\+C0b@{D\+A\+C0b}!\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+A\+C0b}{DAC0b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields\+::\+D\+A\+C0b}\hypertarget{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_a41cae2b8a158e5f1730a0b016b7943e1}{}\label{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_a41cae2b8a158e5f1730a0b016b7943e1}
\mbox{[}12\mbox{]} D\+A\+C0 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}!D\+A\+C1b@{D\+A\+C1b}}
\index{D\+A\+C1b@{D\+A\+C1b}!\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+A\+C1b}{DAC1b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields\+::\+D\+A\+C1b}\hypertarget{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_aec18092ef80cb3ea29e227fb5bb4dda3}{}\label{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_aec18092ef80cb3ea29e227fb5bb4dda3}
\mbox{[}13\mbox{]} D\+A\+C1 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}!E\+N\+E\+Tb@{E\+N\+E\+Tb}}
\index{E\+N\+E\+Tb@{E\+N\+E\+Tb}!\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+N\+E\+Tb}{ENETb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields\+::\+E\+N\+E\+Tb}\hypertarget{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_afc0a65ceb1e15bd535eee091c8522f10}{}\label{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_afc0a65ceb1e15bd535eee091c8522f10}
\mbox{[}0\mbox{]} E\+N\+ET Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_a97a377862527d955d03830c3655723da}{}\label{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_a97a377862527d955d03830c3655723da}
\mbox{[}11\+:1\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc2\+::\+\_\+hw\+\_\+sim\+\_\+scgc2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_af5ec9783dab68b6ddf9cdba04bb64245}{}\label{struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_af5ec9783dab68b6ddf9cdba04bb64245}
\mbox{[}31\+:14\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
