// Seed: 3294333859
`timescale 1 ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  reg id_4;
  always @(posedge id_4, id_4) id_4 <= 1;
endmodule
