

================================================================
== Vivado HLS Report for 'aes128_shift_row_hw'
================================================================
* Date:           Tue Apr  9 22:40:14 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   13|    1|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    0|   12|         4|          -|          -| 0 ~ 3 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %n)"   --->   Operation 6 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %state_offset)"   --->   Operation 7 'read' 'state_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_offset_cast3 = zext i5 %state_offset_read to i64"   --->   Operation 8 'zext' 'state_offset_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %state_offset_cast3" [AES_HLS_ECE1155/src/aes_hw.cpp:91]   --->   Operation 9 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i4 %n_read to i3" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 10 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i5 %state_offset_read to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 11 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%sum = add i4 3, %tmp_5" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 12 'add' 'sum' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_cast = zext i4 %sum to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 13 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr [16 x i8]* %state, i64 0, i64 %sum_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 14 'getelementptr' 'state_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%sum2 = add i4 1, %tmp_5" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 15 'add' 'sum2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum2_cast = zext i4 %sum2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 16 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_addr_17 = getelementptr [16 x i8]* %state, i64 0, i64 %sum2_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 17 'getelementptr' 'state_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%sum2_1 = add i4 2, %tmp_5" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 18 'add' 'sum2_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum2_1_cast = zext i4 %sum2_1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 19 'zext' 'sum2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_addr_18 = getelementptr [16 x i8]* %state, i64 0, i64 %sum2_1_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 20 'getelementptr' 'state_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i to i3" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 23 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i_cast, %tmp_4" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 24 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3, i64 0)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 26 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%tmp = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:94]   --->   Operation 28 'load' 'tmp' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 29 'load' 'state_load' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:101]   --->   Operation 30 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%tmp = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:94]   --->   Operation 31 'load' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 32 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 33 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 34 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 34 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 35 [1/1] (2.32ns)   --->   "store i8 %state_load, i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 36 [1/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 36 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 37 [1/1] (2.32ns)   --->   "store i8 %state_load_1, i8* %state_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 38 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 39 [1/1] (2.32ns)   --->   "store i8 %state_load_2, i8* %state_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:97]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 40 [1/1] (2.32ns)   --->   "store i8 %tmp, i8* %state_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:99]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:93]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:93) [21]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('tmp', AES_HLS_ECE1155/src/aes_hw.cpp:94) on array 'state' [28]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('tmp', AES_HLS_ECE1155/src/aes_hw.cpp:94) on array 'state' [28]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:97) on array 'state' [31]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:97) of variable 'state_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:97 on array 'state' [32]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:97) of variable 'state_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:97 on array 'state' [34]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
