#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014f9b85cdc0 .scope module, "comp_tb" "comp_tb" 2 3;
 .timescale -9 -12;
v0000014f9b8b2d30_0 .var "A_TB", 0 0;
v0000014f9b8b20b0_0 .var "B_TB", 0 0;
v0000014f9b8b2ab0_0 .var "I0_TB", 0 0;
v0000014f9b8b14d0_0 .var "I1_TB", 0 0;
v0000014f9b8b2470_0 .var "I2_TB", 0 0;
v0000014f9b8b1430_0 .var "I3_TB", 0 0;
v0000014f9b8b1890_0 .net "S_sys1", 0 0, L_0000014f9b8b2e70;  1 drivers
v0000014f9b8b2330_0 .net "S_sys2", 0 0, L_0000014f9b8467e0;  1 drivers
v0000014f9b8b2c90_0 .var "Sel_TB", 1 0;
S_0000014f9b85cf50 .scope module, "DUT" "mux_4t1a" 2 15, 3 3 0, S_0000014f9b85cdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "S";
v0000014f9b84b3f0_0 .net "I0", 0 0, v0000014f9b8b2ab0_0;  1 drivers
v0000014f9b8b0600_0 .net "I1", 0 0, v0000014f9b8b14d0_0;  1 drivers
v0000014f9b8b06a0_0 .net "I2", 0 0, v0000014f9b8b2470_0;  1 drivers
v0000014f9b8b0560_0 .net "I3", 0 0, v0000014f9b8b1430_0;  1 drivers
v0000014f9b8b0420_0 .net "S", 0 0, L_0000014f9b8b2e70;  alias, 1 drivers
v0000014f9b8b0380_0 .net "Sel", 1 0, v0000014f9b8b2c90_0;  1 drivers
L_0000014f9b8b3038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014f9b8b0f60_0 .net/2u *"_ivl_0", 1 0, L_0000014f9b8b3038;  1 drivers
v0000014f9b8b04c0_0 .net *"_ivl_10", 0 0, L_0000014f9b8b2bf0;  1 drivers
L_0000014f9b8b3110 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000014f9b8b0c40_0 .net/2u *"_ivl_12", 1 0, L_0000014f9b8b3110;  1 drivers
v0000014f9b8b0100_0 .net *"_ivl_14", 0 0, L_0000014f9b8b2dd0;  1 drivers
L_0000014f9b8b3158 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0000014f9b8b0a60_0 .net *"_ivl_16", 0 0, L_0000014f9b8b3158;  1 drivers
v0000014f9b8b01a0_0 .net *"_ivl_18", 0 0, L_0000014f9b8b1930;  1 drivers
v0000014f9b8b0ba0_0 .net *"_ivl_2", 0 0, L_0000014f9b8b2510;  1 drivers
v0000014f9b8b07e0_0 .net *"_ivl_20", 0 0, L_0000014f9b8b23d0;  1 drivers
v0000014f9b8b0e20_0 .net *"_ivl_22", 0 0, L_0000014f9b8b21f0;  1 drivers
L_0000014f9b8b3080 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000014f9b8b0240_0 .net/2u *"_ivl_4", 1 0, L_0000014f9b8b3080;  1 drivers
v0000014f9b8b0920_0 .net *"_ivl_6", 0 0, L_0000014f9b8b2970;  1 drivers
L_0000014f9b8b30c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000014f9b8b0740_0 .net/2u *"_ivl_8", 1 0, L_0000014f9b8b30c8;  1 drivers
L_0000014f9b8b2510 .cmp/eq 2, v0000014f9b8b2c90_0, L_0000014f9b8b3038;
L_0000014f9b8b2970 .cmp/eq 2, v0000014f9b8b2c90_0, L_0000014f9b8b3080;
L_0000014f9b8b2bf0 .cmp/eq 2, v0000014f9b8b2c90_0, L_0000014f9b8b30c8;
L_0000014f9b8b2dd0 .cmp/eq 2, v0000014f9b8b2c90_0, L_0000014f9b8b3110;
L_0000014f9b8b1930 .functor MUXZ 1, L_0000014f9b8b3158, v0000014f9b8b1430_0, L_0000014f9b8b2dd0, C4<>;
L_0000014f9b8b23d0 .functor MUXZ 1, L_0000014f9b8b1930, v0000014f9b8b2470_0, L_0000014f9b8b2bf0, C4<>;
L_0000014f9b8b21f0 .functor MUXZ 1, L_0000014f9b8b23d0, v0000014f9b8b14d0_0, L_0000014f9b8b2970, C4<>;
L_0000014f9b8b2e70 .functor MUXZ 1, L_0000014f9b8b21f0, v0000014f9b8b2ab0_0, L_0000014f9b8b2510, C4<>;
S_0000014f9b859fa0 .scope module, "REF" "mux_4t1b" 2 22, 4 1 0, S_0000014f9b85cdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 1 "A";
    .port_info 5 /INPUT 1 "B";
    .port_info 6 /OUTPUT 1 "S";
L_0000014f9b8469a0 .functor NAND 1, v0000014f9b8b2d30_0, v0000014f9b8b2d30_0, C4<1>, C4<1>;
L_0000014f9b846d90 .functor NAND 1, v0000014f9b8b20b0_0, v0000014f9b8b20b0_0, C4<1>, C4<1>;
L_0000014f9b846b60 .functor NAND 1, v0000014f9b8b2ab0_0, L_0000014f9b8469a0, L_0000014f9b846d90, C4<1>;
L_0000014f9b846c40 .functor NAND 1, v0000014f9b8b14d0_0, L_0000014f9b8469a0, v0000014f9b8b20b0_0, C4<1>;
L_0000014f9b846cb0 .functor NAND 1, v0000014f9b8b2470_0, v0000014f9b8b2d30_0, L_0000014f9b846d90, C4<1>;
L_0000014f9b846690 .functor NAND 1, v0000014f9b8b1430_0, v0000014f9b8b2d30_0, v0000014f9b8b20b0_0, C4<1>;
L_0000014f9b8467e0 .functor NAND 1, L_0000014f9b846b60, L_0000014f9b846c40, L_0000014f9b846cb0, L_0000014f9b846690;
v0000014f9b8b0d80_0 .net "A", 0 0, v0000014f9b8b2d30_0;  1 drivers
v0000014f9b8b0ce0_0 .net "An", 0 0, L_0000014f9b8469a0;  1 drivers
v0000014f9b8b02e0_0 .net "B", 0 0, v0000014f9b8b20b0_0;  1 drivers
v0000014f9b8b0ec0_0 .net "Bn", 0 0, L_0000014f9b846d90;  1 drivers
v0000014f9b8b09c0_0 .net "I0", 0 0, v0000014f9b8b2ab0_0;  alias, 1 drivers
v0000014f9b8b0880_0 .net "I1", 0 0, v0000014f9b8b14d0_0;  alias, 1 drivers
v0000014f9b8b0060_0 .net "I2", 0 0, v0000014f9b8b2470_0;  alias, 1 drivers
v0000014f9b8b0b00_0 .net "I3", 0 0, v0000014f9b8b1430_0;  alias, 1 drivers
v0000014f9b8b1b10_0 .net "S", 0 0, L_0000014f9b8467e0;  alias, 1 drivers
v0000014f9b8b2290_0 .net "w0", 0 0, L_0000014f9b846b60;  1 drivers
v0000014f9b8b1390_0 .net "w1", 0 0, L_0000014f9b846c40;  1 drivers
v0000014f9b8b1f70_0 .net "w2", 0 0, L_0000014f9b846cb0;  1 drivers
v0000014f9b8b2790_0 .net "w3", 0 0, L_0000014f9b846690;  1 drivers
    .scope S_0000014f9b85cdc0;
T_0 ;
    %vpi_call 2 30 "$display", "I0 I1 I2 I3 | Sel1 Sel0 | S_sys1 S_sys2 | Resultado" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f9b8b2ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f9b8b14d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f9b8b2470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f9b8b1430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014f9b8b2c90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f9b8b2d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f9b8b20b0_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 38 "$write", "%b  %b  %b  %b |  %b    %b   |   %b     %b   | ", v0000014f9b8b2ab0_0, v0000014f9b8b14d0_0, v0000014f9b8b2470_0, v0000014f9b8b1430_0, &PV<v0000014f9b8b2c90_0, 1, 1>, &PV<v0000014f9b8b2c90_0, 0, 1>, v0000014f9b8b1890_0, v0000014f9b8b2330_0 {0 0 0};
    %load/vec4 v0000014f9b8b1890_0;
    %load/vec4 v0000014f9b8b2330_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 39 "$display", "PASS" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 39 "$display", "FAIL" {0 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000014f9b8b2c90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f9b8b2d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f9b8b20b0_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 44 "$write", "%b  %b  %b  %b |  %b    %b   |   %b     %b   | ", v0000014f9b8b2ab0_0, v0000014f9b8b14d0_0, v0000014f9b8b2470_0, v0000014f9b8b1430_0, &PV<v0000014f9b8b2c90_0, 1, 1>, &PV<v0000014f9b8b2c90_0, 0, 1>, v0000014f9b8b1890_0, v0000014f9b8b2330_0 {0 0 0};
    %load/vec4 v0000014f9b8b1890_0;
    %load/vec4 v0000014f9b8b2330_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 45 "$display", "PASS" {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 45 "$display", "FAIL" {0 0 0};
T_0.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000014f9b8b2c90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f9b8b2d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f9b8b20b0_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 50 "$write", "%b  %b  %b  %b |  %b    %b   |   %b     %b   | ", v0000014f9b8b2ab0_0, v0000014f9b8b14d0_0, v0000014f9b8b2470_0, v0000014f9b8b1430_0, &PV<v0000014f9b8b2c90_0, 1, 1>, &PV<v0000014f9b8b2c90_0, 0, 1>, v0000014f9b8b1890_0, v0000014f9b8b2330_0 {0 0 0};
    %load/vec4 v0000014f9b8b1890_0;
    %load/vec4 v0000014f9b8b2330_0;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 51 "$display", "PASS" {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 51 "$display", "FAIL" {0 0 0};
T_0.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014f9b8b2c90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f9b8b2d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f9b8b20b0_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 56 "$write", "%b  %b  %b  %b |  %b    %b   |   %b     %b   | ", v0000014f9b8b2ab0_0, v0000014f9b8b14d0_0, v0000014f9b8b2470_0, v0000014f9b8b1430_0, &PV<v0000014f9b8b2c90_0, 1, 1>, &PV<v0000014f9b8b2c90_0, 0, 1>, v0000014f9b8b1890_0, v0000014f9b8b2330_0 {0 0 0};
    %load/vec4 v0000014f9b8b1890_0;
    %load/vec4 v0000014f9b8b2330_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 57 "$display", "PASS" {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 57 "$display", "FAIL" {0 0 0};
T_0.7 ;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "mux_4t1_testbench.v";
    "mux_4t1a.v";
    "mux_4t1b.v";
