// Seed: 3301944904
module module_0;
  id_1 :
  assert property (@(posedge id_1) 1)
  else $display(1'b0);
  assign id_1 = 1;
  assign id_1 = id_1;
  nmos (id_2, 1'd0 - 1, id_2, id_2);
  assign module_2.id_1 = 0;
  wire id_3;
  reg  id_4;
  always disable id_5;
  assign id_1 = id_5;
  initial begin : LABEL_0
    id_2 <= id_4;
  end
  wire id_6;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign id_2 = 1'h0 & id_2 && id_1;
  wire id_3;
endmodule
