TimeQuest Timing Analyzer report for computer
Sat May 24 19:16:06 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Timing Closure Recommendations
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Setup: 'clk50M'
 14. Setup: 'clk25M'
 15. Setup: 'clk10K'
 16. Setup: 'altera_reserved_tck'
 17. Hold: 'clk50M'
 18. Hold: 'altera_reserved_tck'
 19. Hold: 'clk10K'
 20. Hold: 'clk25M'
 21. Recovery: 'altera_reserved_tck'
 22. Removal: 'altera_reserved_tck'
 23. Minimum Pulse Width: 'clk50M'
 24. Minimum Pulse Width: 'clk25M'
 25. Minimum Pulse Width: 'altera_reserved_tck'
 26. Minimum Pulse Width: 'clk10K'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Metastability Report
 36. Board Trace Model Assignments
 37. Input Transition Times
 38. Signal Integrity Metrics (Slow 1200mv 85c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; computer                                                          ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Slow 1200mV 85C Model                                             ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; computer.sdc  ; OK     ; Sat May 24 19:16:05 2025 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                               ;
+---------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base      ; 100.000    ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk10K              ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ;            ; 2500      ; 1           ;       ;        ;           ;            ; false    ; clk25M ; clk25M ; { clk10K }              ;
; clk25M              ; Generated ; 40.000     ; 25.0 MHz  ; 0.000 ; 20.000    ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk50M ; clk50M ; { clk25M }              ;
; clk50M              ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50M }              ;
+---------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Fmax Summary                                             ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 3.52 MHz  ; 3.52 MHz        ; clk50M              ;      ;
; 64.29 MHz ; 64.29 MHz       ; clk25M              ;      ;
; 70.57 MHz ; 70.57 MHz       ; altera_reserved_tck ;      ;
; 77.3 MHz  ; 77.3 MHz        ; clk10K              ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Setup Summary                                ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk50M              ; -6.599 ; -595.278      ;
; clk25M              ; 12.223 ; 0.000         ;
; clk10K              ; 13.255 ; 0.000         ;
; altera_reserved_tck ; 42.915 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Hold Summary                                ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk50M              ; 0.352 ; 0.000         ;
; altera_reserved_tck ; 0.452 ; 0.000         ;
; clk10K              ; 0.453 ; 0.000         ;
; clk25M              ; 0.453 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Recovery Summary                             ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.894 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Removal Summary                             ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.379 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------+
; Minimum Pulse Width Summary                     ;
+---------------------+-----------+---------------+
; Clock               ; Slack     ; End Point TNS ;
+---------------------+-----------+---------------+
; clk50M              ; 0.349     ; 0.000         ;
; clk25M              ; 19.753    ; 0.000         ;
; altera_reserved_tck ; 49.400    ; 0.000         ;
; clk10K              ; 49999.780 ; 0.000         ;
+---------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk50M'                                                                                                                                        ;
+--------+---------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.599 ; addr_is_written[10] ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 7.095      ;
; -6.476 ; bus_n_write_enable  ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.019      ; 6.956      ;
; -6.364 ; addr_is_written[12] ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.860      ;
; -6.304 ; addr_is_written[10] ; memory_controller:mc|ram_addr[0]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.800      ;
; -6.302 ; addr_is_written[10] ; memory_controller:mc|ram_addr[3]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.798      ;
; -6.282 ; addr_is_written[10] ; memory_controller:mc|ram_addr[7]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.778      ;
; -6.273 ; addr_is_written[10] ; memory_controller:mc|ram_addr[1]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.769      ;
; -6.265 ; addr_is_written[10] ; memory_controller:mc|ram_addr[2]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.761      ;
; -6.243 ; addr_is_written[13] ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.739      ;
; -6.159 ; bus_n_write_enable  ; memory_controller:mc|ram_addr[3]                  ; clk50M       ; clk50M      ; 0.500        ; 0.019      ; 6.639      ;
; -6.157 ; bus_n_write_enable  ; memory_controller:mc|ram_addr[0]                  ; clk50M       ; clk50M      ; 0.500        ; 0.019      ; 6.637      ;
; -6.133 ; bus_n_write_enable  ; memory_controller:mc|ram_addr[7]                  ; clk50M       ; clk50M      ; 0.500        ; 0.019      ; 6.613      ;
; -6.129 ; addr_is_written[9]  ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.625      ;
; -6.128 ; addr_is_written[11] ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.624      ;
; -6.124 ; bus_n_write_enable  ; memory_controller:mc|ram_addr[1]                  ; clk50M       ; clk50M      ; 0.500        ; 0.019      ; 6.604      ;
; -6.122 ; bus_n_write_enable  ; memory_controller:mc|ram_addr[2]                  ; clk50M       ; clk50M      ; 0.500        ; 0.019      ; 6.602      ;
; -6.117 ; addr_is_written[14] ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.613      ;
; -6.097 ; addr_is_written[12] ; memory_controller:mc|ram_addr[0]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.593      ;
; -6.095 ; addr_is_written[12] ; memory_controller:mc|ram_addr[3]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.591      ;
; -6.075 ; addr_is_written[12] ; memory_controller:mc|ram_addr[7]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.571      ;
; -6.066 ; addr_is_written[12] ; memory_controller:mc|ram_addr[1]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.562      ;
; -6.058 ; addr_is_written[12] ; memory_controller:mc|ram_addr[2]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.554      ;
; -6.047 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[2]     ; clk50M       ; clk50M      ; 0.500        ; 0.489      ; 6.997      ;
; -6.047 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[6]     ; clk50M       ; clk50M      ; 0.500        ; 0.489      ; 6.997      ;
; -6.047 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[10]    ; clk50M       ; clk50M      ; 0.500        ; 0.489      ; 6.997      ;
; -6.047 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[13]    ; clk50M       ; clk50M      ; 0.500        ; 0.489      ; 6.997      ;
; -6.047 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[14]    ; clk50M       ; clk50M      ; 0.500        ; 0.489      ; 6.997      ;
; -6.021 ; addr_is_written[17] ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.024      ; 6.506      ;
; -6.004 ; addr_is_written[10] ; memory_controller:mc|ram_addr[6]                  ; clk50M       ; clk50M      ; 0.500        ; 0.444      ; 6.909      ;
; -5.995 ; addr_is_written[10] ; memory_controller:mc|time_counter[27]             ; clk50M       ; clk50M      ; 0.500        ; 0.459      ; 6.915      ;
; -5.995 ; addr_is_written[10] ; memory_controller:mc|time_counter[31]             ; clk50M       ; clk50M      ; 0.500        ; 0.459      ; 6.915      ;
; -5.976 ; addr_is_written[13] ; memory_controller:mc|ram_addr[0]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.472      ;
; -5.974 ; addr_is_written[13] ; memory_controller:mc|ram_addr[3]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.470      ;
; -5.954 ; addr_is_written[13] ; memory_controller:mc|ram_addr[7]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.450      ;
; -5.945 ; addr_is_written[13] ; memory_controller:mc|ram_addr[1]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.441      ;
; -5.937 ; addr_is_written[13] ; memory_controller:mc|ram_addr[2]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.433      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[0]     ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[0]~en  ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[1]     ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[1]~en  ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[3]~en  ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[4]     ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[4]~en  ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[5]     ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[5]~en  ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[8]     ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[8]~en  ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[9]     ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[12]    ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[12]~en ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[13]~en ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.934 ; addr_is_written[10] ; memory_controller:mc|ram_data_write_buffer[14]~en ; clk50M       ; clk50M      ; 0.500        ; 0.495      ; 6.890      ;
; -5.931 ; addr_is_written[10] ; memory_controller:mc|time_counter[26]             ; clk50M       ; clk50M      ; 0.500        ; 0.508      ; 6.900      ;
; -5.930 ; addr_is_written[10] ; memory_controller:mc|time_counter[24]             ; clk50M       ; clk50M      ; 0.500        ; 0.508      ; 6.899      ;
; -5.930 ; addr_is_written[10] ; memory_controller:mc|time_counter[25]             ; clk50M       ; clk50M      ; 0.500        ; 0.508      ; 6.899      ;
; -5.924 ; bus_n_write_enable  ; memory_controller:mc|ram_data_write_buffer[2]     ; clk50M       ; clk50M      ; 0.500        ; 0.473      ; 6.858      ;
; -5.924 ; bus_n_write_enable  ; memory_controller:mc|ram_data_write_buffer[6]     ; clk50M       ; clk50M      ; 0.500        ; 0.473      ; 6.858      ;
; -5.924 ; bus_n_write_enable  ; memory_controller:mc|ram_data_write_buffer[10]    ; clk50M       ; clk50M      ; 0.500        ; 0.473      ; 6.858      ;
; -5.924 ; bus_n_write_enable  ; memory_controller:mc|ram_data_write_buffer[13]    ; clk50M       ; clk50M      ; 0.500        ; 0.473      ; 6.858      ;
; -5.924 ; bus_n_write_enable  ; memory_controller:mc|ram_data_write_buffer[14]    ; clk50M       ; clk50M      ; 0.500        ; 0.473      ; 6.858      ;
; -5.923 ; addr_is_written[10] ; memory_controller:mc|time_counter[18]             ; clk50M       ; clk50M      ; 0.500        ; 0.491      ; 6.875      ;
; -5.923 ; addr_is_written[10] ; memory_controller:mc|time_counter[13]             ; clk50M       ; clk50M      ; 0.500        ; 0.491      ; 6.875      ;
; -5.922 ; addr_is_written[10] ; memory_controller:mc|time_counter[16]             ; clk50M       ; clk50M      ; 0.500        ; 0.491      ; 6.874      ;
; -5.922 ; addr_is_written[10] ; memory_controller:mc|time_counter[8]              ; clk50M       ; clk50M      ; 0.500        ; 0.491      ; 6.874      ;
; -5.921 ; addr_is_written[15] ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.417      ;
; -5.919 ; addr_is_written[10] ; memory_controller:mc|local_save_ready             ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.415      ;
; -5.894 ; addr_is_written[10] ; memory_controller:mc|local_data_ready             ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.390      ;
; -5.870 ; addr_is_written[10] ; memory_controller:mc|time_counter[10]             ; clk50M       ; clk50M      ; 0.500        ; 0.500      ; 6.831      ;
; -5.869 ; addr_is_written[16] ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.024      ; 6.354      ;
; -5.868 ; addr_is_written[10] ; memory_controller:mc|time_counter[5]              ; clk50M       ; clk50M      ; 0.500        ; 0.500      ; 6.829      ;
; -5.867 ; addr_is_written[10] ; memory_controller:mc|time_counter[12]             ; clk50M       ; clk50M      ; 0.500        ; 0.500      ; 6.828      ;
; -5.866 ; addr_is_written[10] ; memory_controller:mc|time_counter[14]             ; clk50M       ; clk50M      ; 0.500        ; 0.500      ; 6.827      ;
; -5.864 ; addr_is_written[10] ; memory_controller:mc|time_counter[11]             ; clk50M       ; clk50M      ; 0.500        ; 0.500      ; 6.825      ;
; -5.863 ; addr_is_written[10] ; memory_controller:mc|time_counter[6]              ; clk50M       ; clk50M      ; 0.500        ; 0.500      ; 6.824      ;
; -5.861 ; addr_is_written[10] ; memory_controller:mc|time_counter[15]             ; clk50M       ; clk50M      ; 0.500        ; 0.500      ; 6.822      ;
; -5.860 ; addr_is_written[10] ; memory_controller:mc|time_counter[9]              ; clk50M       ; clk50M      ; 0.500        ; 0.500      ; 6.821      ;
; -5.855 ; bus_n_write_enable  ; memory_controller:mc|ram_addr[6]                  ; clk50M       ; clk50M      ; 0.500        ; 0.428      ; 6.744      ;
; -5.846 ; bus_n_write_enable  ; memory_controller:mc|time_counter[27]             ; clk50M       ; clk50M      ; 0.500        ; 0.443      ; 6.750      ;
; -5.846 ; bus_n_write_enable  ; memory_controller:mc|time_counter[31]             ; clk50M       ; clk50M      ; 0.500        ; 0.443      ; 6.750      ;
; -5.843 ; addr_is_written[11] ; memory_controller:mc|ram_addr[0]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.339      ;
; -5.841 ; addr_is_written[11] ; memory_controller:mc|ram_addr[3]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.337      ;
; -5.836 ; addr_is_written[14] ; memory_controller:mc|ram_addr[0]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.332      ;
; -5.834 ; addr_is_written[14] ; memory_controller:mc|ram_addr[3]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.330      ;
; -5.833 ; addr_is_written[9]  ; memory_controller:mc|ram_addr[0]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.329      ;
; -5.831 ; addr_is_written[9]  ; memory_controller:mc|ram_addr[3]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.327      ;
; -5.821 ; addr_is_written[11] ; memory_controller:mc|ram_addr[7]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.317      ;
; -5.818 ; addr_is_written[8]  ; memory_controller:mc|ram_addr[4]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.314      ;
; -5.814 ; addr_is_written[14] ; memory_controller:mc|ram_addr[7]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.310      ;
; -5.812 ; addr_is_written[11] ; memory_controller:mc|ram_addr[1]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.308      ;
; -5.812 ; addr_is_written[12] ; memory_controller:mc|ram_data_write_buffer[2]     ; clk50M       ; clk50M      ; 0.500        ; 0.489      ; 6.762      ;
; -5.812 ; addr_is_written[12] ; memory_controller:mc|ram_data_write_buffer[6]     ; clk50M       ; clk50M      ; 0.500        ; 0.489      ; 6.762      ;
; -5.812 ; addr_is_written[12] ; memory_controller:mc|ram_data_write_buffer[10]    ; clk50M       ; clk50M      ; 0.500        ; 0.489      ; 6.762      ;
; -5.812 ; addr_is_written[12] ; memory_controller:mc|ram_data_write_buffer[13]    ; clk50M       ; clk50M      ; 0.500        ; 0.489      ; 6.762      ;
; -5.812 ; addr_is_written[12] ; memory_controller:mc|ram_data_write_buffer[14]    ; clk50M       ; clk50M      ; 0.500        ; 0.489      ; 6.762      ;
; -5.811 ; addr_is_written[9]  ; memory_controller:mc|ram_addr[7]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.307      ;
; -5.809 ; addr_is_written[10] ; memory_controller:mc|ram_addr[5]                  ; clk50M       ; clk50M      ; 0.500        ; 0.037      ; 6.307      ;
; -5.805 ; addr_is_written[14] ; memory_controller:mc|ram_addr[1]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.301      ;
; -5.804 ; addr_is_written[11] ; memory_controller:mc|ram_addr[2]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.300      ;
; -5.802 ; addr_is_written[9]  ; memory_controller:mc|ram_addr[1]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.298      ;
; -5.797 ; addr_is_written[14] ; memory_controller:mc|ram_addr[2]                  ; clk50M       ; clk50M      ; 0.500        ; 0.035      ; 6.293      ;
+--------+---------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk25M'                                                                                                                   ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 12.223 ; video_controller:vc|hcount[0] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.692      ;
; 12.223 ; video_controller:vc|hcount[0] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.692      ;
; 12.223 ; video_controller:vc|hcount[0] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.692      ;
; 12.223 ; video_controller:vc|hcount[0] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.692      ;
; 12.223 ; video_controller:vc|hcount[0] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.692      ;
; 12.223 ; video_controller:vc|hcount[0] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.692      ;
; 12.223 ; video_controller:vc|hcount[0] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.692      ;
; 12.223 ; video_controller:vc|hcount[0] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.692      ;
; 12.223 ; video_controller:vc|hcount[0] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.692      ;
; 12.234 ; video_controller:vc|hcount[2] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.681      ;
; 12.234 ; video_controller:vc|hcount[2] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.681      ;
; 12.234 ; video_controller:vc|hcount[2] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.681      ;
; 12.234 ; video_controller:vc|hcount[2] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.681      ;
; 12.234 ; video_controller:vc|hcount[2] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.681      ;
; 12.234 ; video_controller:vc|hcount[2] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.681      ;
; 12.234 ; video_controller:vc|hcount[2] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.681      ;
; 12.234 ; video_controller:vc|hcount[2] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.681      ;
; 12.234 ; video_controller:vc|hcount[2] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.681      ;
; 12.360 ; video_controller:vc|hcount[3] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.555      ;
; 12.360 ; video_controller:vc|hcount[3] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.555      ;
; 12.360 ; video_controller:vc|hcount[3] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.555      ;
; 12.360 ; video_controller:vc|hcount[3] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.555      ;
; 12.360 ; video_controller:vc|hcount[3] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.555      ;
; 12.360 ; video_controller:vc|hcount[3] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.555      ;
; 12.360 ; video_controller:vc|hcount[3] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.555      ;
; 12.360 ; video_controller:vc|hcount[3] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.555      ;
; 12.360 ; video_controller:vc|hcount[3] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.555      ;
; 12.544 ; video_controller:vc|hcount[1] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.371      ;
; 12.544 ; video_controller:vc|hcount[1] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.371      ;
; 12.544 ; video_controller:vc|hcount[1] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.371      ;
; 12.544 ; video_controller:vc|hcount[1] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.371      ;
; 12.544 ; video_controller:vc|hcount[1] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.371      ;
; 12.544 ; video_controller:vc|hcount[1] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.371      ;
; 12.544 ; video_controller:vc|hcount[1] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.371      ;
; 12.544 ; video_controller:vc|hcount[1] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.371      ;
; 12.544 ; video_controller:vc|hcount[1] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.371      ;
; 12.827 ; video_controller:vc|hcount[0] ; rgb_data[0]        ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.088      ;
; 12.827 ; video_controller:vc|hcount[0] ; rgb_data[1]        ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.088      ;
; 12.838 ; video_controller:vc|hcount[2] ; rgb_data[0]        ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.077      ;
; 12.838 ; video_controller:vc|hcount[2] ; rgb_data[1]        ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 7.077      ;
; 12.874 ; video_controller:vc|vcount[7] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 7.039      ;
; 12.874 ; video_controller:vc|vcount[7] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 7.039      ;
; 12.874 ; video_controller:vc|vcount[7] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 7.039      ;
; 12.874 ; video_controller:vc|vcount[7] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 7.039      ;
; 12.874 ; video_controller:vc|vcount[7] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 7.039      ;
; 12.874 ; video_controller:vc|vcount[7] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 7.039      ;
; 12.874 ; video_controller:vc|vcount[7] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 7.039      ;
; 12.874 ; video_controller:vc|vcount[7] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 7.039      ;
; 12.874 ; video_controller:vc|vcount[7] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 7.039      ;
; 12.964 ; video_controller:vc|hcount[3] ; rgb_data[0]        ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.951      ;
; 12.964 ; video_controller:vc|hcount[3] ; rgb_data[1]        ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.951      ;
; 13.106 ; video_controller:vc|vcount[8] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 6.807      ;
; 13.106 ; video_controller:vc|vcount[8] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 6.807      ;
; 13.106 ; video_controller:vc|vcount[8] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 6.807      ;
; 13.106 ; video_controller:vc|vcount[8] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 6.807      ;
; 13.106 ; video_controller:vc|vcount[8] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 6.807      ;
; 13.106 ; video_controller:vc|vcount[8] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 6.807      ;
; 13.106 ; video_controller:vc|vcount[8] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 6.807      ;
; 13.106 ; video_controller:vc|vcount[8] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 6.807      ;
; 13.106 ; video_controller:vc|vcount[8] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.048     ; 6.807      ;
; 13.148 ; video_controller:vc|hcount[1] ; rgb_data[0]        ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.767      ;
; 13.148 ; video_controller:vc|hcount[1] ; rgb_data[1]        ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.767      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[2]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[3]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[4]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[5]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[6]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[7]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[8]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[9]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[10]    ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[11]    ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[12]    ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.149 ; video_controller:vc|hcount[0] ; data4length[14]    ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.763      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[2]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[3]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[4]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[5]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[6]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[7]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[8]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[9]     ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[10]    ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[11]    ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[12]    ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.160 ; video_controller:vc|hcount[2] ; data4length[14]    ; clk25M       ; clk25M      ; 20.000       ; -0.049     ; 6.752      ;
; 13.163 ; video_controller:vc|hcount[6] ; is_current_first   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.752      ;
; 13.163 ; video_controller:vc|hcount[6] ; data4pixel[102][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.752      ;
; 13.163 ; video_controller:vc|hcount[6] ; data4pixel[103][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.752      ;
; 13.163 ; video_controller:vc|hcount[6] ; data4pixel[101][0] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.752      ;
; 13.163 ; video_controller:vc|hcount[6] ; data4pixel[0][0]   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.752      ;
; 13.163 ; video_controller:vc|hcount[6] ; data4pixel[101][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.752      ;
; 13.163 ; video_controller:vc|hcount[6] ; data4pixel[102][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.752      ;
; 13.163 ; video_controller:vc|hcount[6] ; data4pixel[0][1]   ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.752      ;
; 13.163 ; video_controller:vc|hcount[6] ; data4pixel[103][1] ; clk25M       ; clk25M      ; 20.000       ; -0.046     ; 6.752      ;
; 13.169 ; video_controller:vc|hcount[0] ; data4pixel[101][2] ; clk25M       ; clk25M      ; 20.000       ; -0.044     ; 6.748      ;
; 13.169 ; video_controller:vc|hcount[0] ; data4pixel[0][2]   ; clk25M       ; clk25M      ; 20.000       ; -0.044     ; 6.748      ;
; 13.169 ; video_controller:vc|hcount[0] ; data4pixel[102][2] ; clk25M       ; clk25M      ; 20.000       ; -0.044     ; 6.748      ;
; 13.169 ; video_controller:vc|hcount[0] ; data4pixel[103][2] ; clk25M       ; clk25M      ; 20.000       ; -0.044     ; 6.748      ;
; 13.180 ; video_controller:vc|hcount[2] ; data4pixel[101][2] ; clk25M       ; clk25M      ; 20.000       ; -0.044     ; 6.737      ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk10K'                                                                                                            ;
+--------+---------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 13.255 ; addr_is_written[4]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.812     ;
; 13.261 ; addr_is_written[5]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.806     ;
; 13.392 ; addr_is_written[11] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 11.673     ;
; 13.401 ; addr_is_written[4]  ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.666     ;
; 13.407 ; addr_is_written[5]  ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.660     ;
; 13.431 ; addr_is_written[4]  ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.636     ;
; 13.437 ; addr_is_written[5]  ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.630     ;
; 13.538 ; addr_is_written[11] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 11.527     ;
; 13.547 ; addr_is_written[4]  ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.520     ;
; 13.553 ; addr_is_written[5]  ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.514     ;
; 13.568 ; addr_is_written[11] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 11.497     ;
; 13.577 ; addr_is_written[4]  ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.490     ;
; 13.583 ; addr_is_written[5]  ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.484     ;
; 13.684 ; addr_is_written[11] ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 11.381     ;
; 13.693 ; addr_is_written[4]  ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.374     ;
; 13.699 ; addr_is_written[5]  ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.368     ;
; 13.714 ; addr_is_written[11] ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 11.351     ;
; 13.723 ; addr_is_written[4]  ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.344     ;
; 13.729 ; addr_is_written[5]  ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.338     ;
; 13.830 ; addr_is_written[11] ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 11.235     ;
; 13.839 ; addr_is_written[4]  ; addr_write_buffer[15] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.228     ;
; 13.845 ; addr_is_written[5]  ; addr_write_buffer[15] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.222     ;
; 13.860 ; addr_is_written[11] ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 11.205     ;
; 13.869 ; addr_is_written[4]  ; addr_write_buffer[16] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.198     ;
; 13.875 ; addr_is_written[5]  ; addr_write_buffer[16] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.192     ;
; 13.976 ; addr_is_written[11] ; addr_write_buffer[15] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 11.089     ;
; 13.985 ; addr_is_written[4]  ; addr_write_buffer[13] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.082     ;
; 13.991 ; addr_is_written[5]  ; addr_write_buffer[13] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.076     ;
; 14.006 ; addr_is_written[11] ; addr_write_buffer[16] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 11.059     ;
; 14.015 ; addr_is_written[4]  ; addr_write_buffer[14] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.052     ;
; 14.021 ; addr_is_written[5]  ; addr_write_buffer[14] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 11.046     ;
; 14.122 ; addr_is_written[11] ; addr_write_buffer[13] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.943     ;
; 14.132 ; addr_is_written[4]  ; addr_write_buffer[11] ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.936     ;
; 14.138 ; addr_is_written[5]  ; addr_write_buffer[11] ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.930     ;
; 14.152 ; addr_is_written[11] ; addr_write_buffer[14] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.913     ;
; 14.161 ; addr_is_written[4]  ; addr_write_buffer[12] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 10.906     ;
; 14.165 ; addr_is_written[10] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.900     ;
; 14.167 ; addr_is_written[5]  ; addr_write_buffer[12] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 10.900     ;
; 14.235 ; addr_is_written[1]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.829     ;
; 14.250 ; addr_is_written[0]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.814     ;
; 14.269 ; addr_is_written[11] ; addr_write_buffer[11] ; clk50M       ; clk10K      ; 20.000       ; 5.075      ; 10.797     ;
; 14.278 ; addr_is_written[4]  ; addr_write_buffer[9]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.790     ;
; 14.284 ; addr_is_written[5]  ; addr_write_buffer[9]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.784     ;
; 14.298 ; addr_is_written[11] ; addr_write_buffer[12] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.767     ;
; 14.308 ; addr_is_written[4]  ; addr_write_buffer[10] ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.760     ;
; 14.311 ; addr_is_written[10] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.754     ;
; 14.314 ; addr_is_written[5]  ; addr_write_buffer[10] ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.754     ;
; 14.341 ; addr_is_written[10] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.724     ;
; 14.368 ; addr_is_written[7]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.696     ;
; 14.381 ; addr_is_written[1]  ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.683     ;
; 14.396 ; addr_is_written[0]  ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.668     ;
; 14.411 ; addr_is_written[1]  ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.653     ;
; 14.415 ; addr_is_written[11] ; addr_write_buffer[9]  ; clk50M       ; clk10K      ; 20.000       ; 5.075      ; 10.651     ;
; 14.424 ; addr_is_written[4]  ; addr_write_buffer[7]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.644     ;
; 14.426 ; addr_is_written[0]  ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.638     ;
; 14.430 ; addr_is_written[5]  ; addr_write_buffer[7]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.638     ;
; 14.445 ; addr_is_written[11] ; addr_write_buffer[10] ; clk50M       ; clk10K      ; 20.000       ; 5.075      ; 10.621     ;
; 14.445 ; addr_is_written[3]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.619     ;
; 14.454 ; addr_is_written[4]  ; addr_write_buffer[8]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.614     ;
; 14.457 ; addr_is_written[10] ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.608     ;
; 14.460 ; addr_is_written[5]  ; addr_write_buffer[8]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.608     ;
; 14.487 ; addr_is_written[10] ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.578     ;
; 14.514 ; addr_is_written[7]  ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.550     ;
; 14.527 ; addr_is_written[1]  ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.537     ;
; 14.542 ; addr_is_written[0]  ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.522     ;
; 14.544 ; addr_is_written[7]  ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.520     ;
; 14.557 ; addr_is_written[1]  ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.507     ;
; 14.561 ; addr_is_written[11] ; addr_write_buffer[7]  ; clk50M       ; clk10K      ; 20.000       ; 5.075      ; 10.505     ;
; 14.570 ; addr_is_written[4]  ; addr_write_buffer[5]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.498     ;
; 14.572 ; addr_is_written[0]  ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.492     ;
; 14.576 ; addr_is_written[5]  ; addr_write_buffer[5]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.492     ;
; 14.580 ; addr_is_written[12] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.485     ;
; 14.591 ; addr_is_written[11] ; addr_write_buffer[8]  ; clk50M       ; clk10K      ; 20.000       ; 5.075      ; 10.475     ;
; 14.591 ; addr_is_written[3]  ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.473     ;
; 14.600 ; addr_is_written[4]  ; addr_write_buffer[6]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.468     ;
; 14.603 ; addr_is_written[10] ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.462     ;
; 14.606 ; addr_is_written[5]  ; addr_write_buffer[6]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.462     ;
; 14.618 ; addr_is_written[9]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.447     ;
; 14.621 ; addr_is_written[3]  ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.443     ;
; 14.624 ; addr_is_written[6]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.440     ;
; 14.633 ; addr_is_written[10] ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.432     ;
; 14.651 ; addr_is_written[19] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 10.416     ;
; 14.660 ; addr_is_written[7]  ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.404     ;
; 14.673 ; addr_is_written[1]  ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.391     ;
; 14.675 ; addr_is_written[17] ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.076      ; 10.392     ;
; 14.685 ; addr_is_written[2]  ; addr_write_buffer[23] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.379     ;
; 14.688 ; addr_is_written[0]  ; addr_write_buffer[17] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.376     ;
; 14.690 ; addr_is_written[7]  ; addr_write_buffer[20] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.374     ;
; 14.703 ; addr_is_written[1]  ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.361     ;
; 14.707 ; addr_is_written[11] ; addr_write_buffer[5]  ; clk50M       ; clk10K      ; 20.000       ; 5.075      ; 10.359     ;
; 14.716 ; addr_is_written[4]  ; addr_write_buffer[3]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.352     ;
; 14.718 ; addr_is_written[0]  ; addr_write_buffer[18] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.346     ;
; 14.722 ; addr_is_written[5]  ; addr_write_buffer[3]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.346     ;
; 14.726 ; addr_is_written[12] ; addr_write_buffer[21] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.339     ;
; 14.737 ; addr_is_written[11] ; addr_write_buffer[6]  ; clk50M       ; clk10K      ; 20.000       ; 5.075      ; 10.329     ;
; 14.737 ; addr_is_written[3]  ; addr_write_buffer[19] ; clk50M       ; clk10K      ; 20.000       ; 5.073      ; 10.327     ;
; 14.746 ; addr_is_written[4]  ; addr_write_buffer[4]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.322     ;
; 14.749 ; addr_is_written[10] ; addr_write_buffer[15] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.316     ;
; 14.752 ; addr_is_written[5]  ; addr_write_buffer[4]  ; clk50M       ; clk10K      ; 20.000       ; 5.077      ; 10.316     ;
; 14.756 ; addr_is_written[12] ; addr_write_buffer[22] ; clk50M       ; clk10K      ; 20.000       ; 5.074      ; 10.309     ;
+--------+---------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 7.325      ;
; 43.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 7.186      ;
; 43.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 7.129      ;
; 43.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 6.956      ;
; 43.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 6.956      ;
; 43.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.879      ;
; 43.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 6.549      ;
; 43.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.536      ;
; 43.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.501      ;
; 43.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.364      ;
; 43.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 6.350      ;
; 43.964 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 6.275      ;
; 44.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 5.574      ;
; 44.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.450      ;
; 44.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 5.320      ;
; 46.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.751      ;
; 46.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.672      ;
; 46.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.614      ;
; 46.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.470      ;
; 46.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.442      ;
; 46.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.319      ;
; 47.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.059      ;
; 47.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.247      ;
; 48.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.635      ;
; 93.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.675      ;
; 93.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.675      ;
; 93.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.675      ;
; 93.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.675      ;
; 93.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.675      ;
; 93.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.675      ;
; 93.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.675      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.457      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.457      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.457      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.457      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.457      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.457      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.457      ;
; 93.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.438      ;
; 93.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.446      ;
; 93.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.446      ;
; 93.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.446      ;
; 93.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.446      ;
; 93.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.446      ;
; 93.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.446      ;
; 93.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.446      ;
; 93.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.419      ;
; 93.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.411      ;
; 93.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.411      ;
; 93.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.406      ;
; 93.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.392      ;
; 93.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.390      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.394      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.394      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.394      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.394      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.394      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.394      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.394      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.392      ;
; 93.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.385      ;
; 93.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.391      ;
; 93.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.391      ;
; 93.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.391      ;
; 93.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.391      ;
; 93.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.391      ;
; 93.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.391      ;
; 93.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.391      ;
; 93.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.389      ;
; 93.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.389      ;
; 93.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.389      ;
; 93.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.389      ;
; 93.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.389      ;
; 93.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.389      ;
; 93.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.389      ;
; 93.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.389      ;
; 93.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.389      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.385      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.385      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.385      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.385      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.385      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.386      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.386      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.386      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.386      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.386      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.386      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.386      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.386      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.386      ;
; 93.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.382      ;
; 93.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.382      ;
; 93.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.382      ;
; 93.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.382      ;
; 93.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.382      ;
; 93.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.369      ;
; 93.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.367      ;
; 93.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.365      ;
; 93.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.349      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.478      ; 1.084      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][146]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.489      ; 1.151      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.487      ; 1.151      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.489      ; 1.159      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.487      ; 1.159      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.486      ; 1.160      ;
; 0.425 ; clk25M                                                                                                                                                                                                                                                                                                                                       ; clk25M                                                                                                                                                                                                                                                                                                                                         ; clk25M       ; clk50M      ; 0.000        ; -0.180     ; 0.758      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.480      ; 1.164      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                      ; clk50M       ; clk50M      ; 0.000        ; 0.477      ; 1.163      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.480      ; 1.166      ;
; 0.433 ; memory_controller:mc|time_counter[30]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[30]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; memory_controller:mc|time_counter[29]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[29]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; memory_controller:mc|time_counter[28]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[28]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[0]                                                                                                                                                                                                                                                                                                         ; memory_controller:mc|time_counter[0]                                                                                                                                                                                                                                                                                                           ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[7]                                                                                                                                                                                                                                                                                                         ; memory_controller:mc|time_counter[7]                                                                                                                                                                                                                                                                                                           ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[24]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[24]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[26]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[26]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[25]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[25]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[19]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[19]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[17]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[17]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[16]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[16]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[18]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[18]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[8]                                                                                                                                                                                                                                                                                                         ; memory_controller:mc|time_counter[8]                                                                                                                                                                                                                                                                                                           ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; memory_controller:mc|time_counter[13]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[13]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.100      ; 0.746      ;
; 0.436 ; memory_controller:mc|time_counter[23]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[23]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; memory_controller:mc|time_counter[21]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[21]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; memory_controller:mc|time_counter[22]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[22]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; memory_controller:mc|time_counter[20]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[20]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.098      ; 0.746      ;
; 0.437 ; memory_controller:mc|last_command_register.command_write                                                                                                                                                                                                                                                                                     ; memory_controller:mc|last_command_register.command_write                                                                                                                                                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; memory_controller:mc|time_counter[27]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[27]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; memory_controller:mc|time_counter[31]                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|time_counter[31]                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; memory_controller:mc|last_command_register.command_precharge                                                                                                                                                                                                                                                                                 ; memory_controller:mc|last_command_register.command_precharge                                                                                                                                                                                                                                                                                   ; clk50M       ; clk50M      ; 0.000        ; 0.097      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                      ; clk50M       ; clk50M      ; 0.000        ; 0.477      ; 1.175      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; clk50M       ; clk50M      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; clk50M       ; clk50M      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                ; clk50M       ; clk50M      ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; clk25M                                                                                                                                                                                                                                                                                                                                       ; clk25M                                                                                                                                                                                                                                                                                                                                         ; clk25M       ; clk50M      ; 0.000        ; -0.180     ; 0.785      ;
; 0.453 ; bus_n_write_enable                                                                                                                                                                                                                                                                                                                           ; bus_n_write_enable                                                                                                                                                                                                                                                                                                                             ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; memory_controller:mc|last_command_register.command_read                                                                                                                                                                                                                                                                                      ; memory_controller:mc|last_command_register.command_read                                                                                                                                                                                                                                                                                        ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|step[1]                                                                                                                                                                                                                                                                                                                 ; memory_controller:mc|step[1]                                                                                                                                                                                                                                                                                                                   ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|step[2]                                                                                                                                                                                                                                                                                                                 ; memory_controller:mc|step[2]                                                                                                                                                                                                                                                                                                                   ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|last_command_register.command_bank_active                                                                                                                                                                                                                                                                               ; memory_controller:mc|last_command_register.command_bank_active                                                                                                                                                                                                                                                                                 ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|last_command_register.command_no_operation                                                                                                                                                                                                                                                                              ; memory_controller:mc|last_command_register.command_no_operation                                                                                                                                                                                                                                                                                ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|local_save_ready                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|local_save_ready                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|local_data_ready                                                                                                                                                                                                                                                                                                        ; memory_controller:mc|local_data_ready                                                                                                                                                                                                                                                                                                          ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[8]~reg0                                                                                                                                                                                                                                                                                                   ; memory_controller:mc|bus_data_read[8]~reg0                                                                                                                                                                                                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[12]~reg0                                                                                                                                                                                                                                                                                                  ; memory_controller:mc|bus_data_read[12]~reg0                                                                                                                                                                                                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[4]~reg0                                                                                                                                                                                                                                                                                                   ; memory_controller:mc|bus_data_read[4]~reg0                                                                                                                                                                                                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[0]~reg0                                                                                                                                                                                                                                                                                                   ; memory_controller:mc|bus_data_read[0]~reg0                                                                                                                                                                                                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[5]~reg0                                                                                                                                                                                                                                                                                                   ; memory_controller:mc|bus_data_read[5]~reg0                                                                                                                                                                                                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[9]~reg0                                                                                                                                                                                                                                                                                                   ; memory_controller:mc|bus_data_read[9]~reg0                                                                                                                                                                                                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[1]~reg0                                                                                                                                                                                                                                                                                                   ; memory_controller:mc|bus_data_read[1]~reg0                                                                                                                                                                                                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[13]~reg0                                                                                                                                                                                                                                                                                                  ; memory_controller:mc|bus_data_read[13]~reg0                                                                                                                                                                                                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[6]~reg0                                                                                                                                                                                                                                                                                                   ; memory_controller:mc|bus_data_read[6]~reg0                                                                                                                                                                                                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[2]~reg0                                                                                                                                                                                                                                                                                                   ; memory_controller:mc|bus_data_read[2]~reg0                                                                                                                                                                                                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[10]~reg0                                                                                                                                                                                                                                                                                                  ; memory_controller:mc|bus_data_read[10]~reg0                                                                                                                                                                                                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[14]~reg0                                                                                                                                                                                                                                                                                                  ; memory_controller:mc|bus_data_read[14]~reg0                                                                                                                                                                                                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|ram_command_register[3]                                                                                                                                                                                                                                                                                                 ; memory_controller:mc|ram_command_register[3]                                                                                                                                                                                                                                                                                                   ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[11]~reg0                                                                                                                                                                                                                                                                                                  ; memory_controller:mc|bus_data_read[11]~reg0                                                                                                                                                                                                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[15]~reg0                                                                                                                                                                                                                                                                                                  ; memory_controller:mc|bus_data_read[15]~reg0                                                                                                                                                                                                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[3]~reg0                                                                                                                                                                                                                                                                                                   ; memory_controller:mc|bus_data_read[3]~reg0                                                                                                                                                                                                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|bus_data_read[7]~reg0                                                                                                                                                                                                                                                                                                   ; memory_controller:mc|bus_data_read[7]~reg0                                                                                                                                                                                                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|ram_command_register[4]                                                                                                                                                                                                                                                                                                 ; memory_controller:mc|ram_command_register[4]                                                                                                                                                                                                                                                                                                   ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|ram_addr[5]                                                                                                                                                                                                                                                                                                             ; memory_controller:mc|ram_addr[5]                                                                                                                                                                                                                                                                                                               ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|ram_addr[8]                                                                                                                                                                                                                                                                                                             ; memory_controller:mc|ram_addr[8]                                                                                                                                                                                                                                                                                                               ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|ram_addr[9]                                                                                                                                                                                                                                                                                                             ; memory_controller:mc|ram_addr[9]                                                                                                                                                                                                                                                                                                               ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|ram_addr[10]                                                                                                                                                                                                                                                                                                            ; memory_controller:mc|ram_addr[10]                                                                                                                                                                                                                                                                                                              ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memory_controller:mc|ram_addr[11]                                                                                                                                                                                                                                                                                                            ; memory_controller:mc|ram_addr[11]                                                                                                                                                                                                                                                                                                              ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                      ; clk50M       ; clk50M      ; 0.000        ; 0.477      ; 1.187      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.487      ; 1.205      ;
; 0.466 ; memory_controller:mc|step[0]                                                                                                                                                                                                                                                                                                                 ; memory_controller:mc|step[0]                                                                                                                                                                                                                                                                                                                   ; clk50M       ; clk50M      ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.483      ; 1.204      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.487      ; 1.209      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.513      ; 1.236      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.484      ; 1.210      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                      ; clk50M       ; clk50M      ; 0.000        ; 0.483      ; 1.212      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff   ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.777      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.778      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.778      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.483      ; 1.221      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.778      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.779      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.779      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.779      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff   ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.779      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.779      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.780      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|regoutff ; clk50M       ; clk50M      ; 0.000        ; 0.081      ; 0.779      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff  ; clk50M       ; clk50M      ; 0.000        ; 0.082      ; 0.781      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.511      ; 1.252      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                      ; clk50M       ; clk50M      ; 0.000        ; 0.511      ; 1.256      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                     ; clk50M       ; clk50M      ; 0.000        ; 0.484      ; 1.229      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; clk50M       ; clk50M      ; 0.000        ; 0.483      ; 1.230      ;
; 0.493 ; clk25M                                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                                                                                                                                          ; clk25M       ; clk50M      ; 0.000        ; -0.180     ; 0.826      ;
; 0.498 ; clk25M                                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                                                                                                                                             ; clk25M       ; clk50M      ; 0.000        ; -0.180     ; 0.831      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.798      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk10K'                                                                                                              ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; value[0]              ; value[0]              ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; clk1H                 ; clk1H                 ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; value[1]              ; value[1]              ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; value[2]              ; value[2]              ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 0.746      ;
; 0.491 ; value[1]              ; value[2]              ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 0.783      ;
; 0.761 ; counter5000[15]       ; counter5000[15]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; counter5000[1]        ; counter5000[1]        ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; counter5000[5]        ; counter5000[5]        ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; counter5000[11]       ; counter5000[11]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; counter5000[13]       ; counter5000[13]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; counter5000[19]       ; counter5000[19]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; addr_write_buffer[13] ; addr_write_buffer[13] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; addr_write_buffer[15] ; addr_write_buffer[15] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; counter5000[17]       ; counter5000[17]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; counter5000[21]       ; counter5000[21]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; counter5000[27]       ; counter5000[27]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; counter5000[29]       ; counter5000[29]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; counter5000[2]        ; counter5000[2]        ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; counter5000[6]        ; counter5000[6]        ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; counter5000[16]       ; counter5000[16]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; counter5000[31]       ; counter5000[31]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; counter5000[4]        ; counter5000[4]        ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; counter5000[14]       ; counter5000[14]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; counter5000[18]       ; counter5000[18]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; counter5000[22]       ; counter5000[22]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; counter5000[23]       ; counter5000[23]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; counter5000[25]       ; counter5000[25]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; addr_write_buffer[14] ; addr_write_buffer[14] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; counter5000[10]       ; counter5000[10]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; counter5000[20]       ; counter5000[20]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; counter5000[30]       ; counter5000[30]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; counter5000[24]       ; counter5000[24]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; counter5000[26]       ; counter5000[26]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; counter5000[28]       ; counter5000[28]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; addr_write_buffer[11] ; addr_write_buffer[11] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.060      ;
; 0.769 ; addr_write_buffer[7]  ; addr_write_buffer[7]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.061      ;
; 0.769 ; addr_write_buffer[9]  ; addr_write_buffer[9]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.061      ;
; 0.771 ; addr_write_buffer[1]  ; addr_write_buffer[1]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; addr_write_buffer[5]  ; addr_write_buffer[5]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; addr_write_buffer[17] ; addr_write_buffer[17] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; addr_write_buffer[2]  ; addr_write_buffer[2]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; addr_write_buffer[3]  ; addr_write_buffer[3]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; addr_write_buffer[8]  ; addr_write_buffer[8]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; addr_write_buffer[10] ; addr_write_buffer[10] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; addr_write_buffer[18] ; addr_write_buffer[18] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; addr_write_buffer[23] ; addr_write_buffer[23] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; addr_write_buffer[19] ; addr_write_buffer[19] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; addr_write_buffer[4]  ; addr_write_buffer[4]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; addr_write_buffer[16] ; addr_write_buffer[16] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; addr_write_buffer[21] ; addr_write_buffer[21] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; addr_write_buffer[22] ; addr_write_buffer[22] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.067      ;
; 0.787 ; counter5000[0]        ; counter5000[0]        ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.079      ;
; 0.792 ; addr_write_buffer[0]  ; addr_write_buffer[0]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.084      ;
; 0.803 ; addr_is_written[15]   ; addr_write_buffer[0]  ; clk50M       ; clk10K      ; 0.000        ; 5.488      ; 6.533      ;
; 0.891 ; addr_is_written[20]   ; addr_write_buffer[0]  ; clk50M       ; clk10K      ; 0.000        ; 5.477      ; 6.610      ;
; 0.942 ; addr_is_written[22]   ; addr_write_buffer[0]  ; clk50M       ; clk10K      ; 0.000        ; 5.477      ; 6.661      ;
; 0.956 ; addr_write_buffer[6]  ; addr_write_buffer[6]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.248      ;
; 0.958 ; addr_write_buffer[20] ; addr_write_buffer[20] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.250      ;
; 1.007 ; addr_is_written[18]   ; addr_write_buffer[0]  ; clk50M       ; clk10K      ; 0.000        ; 5.477      ; 6.726      ;
; 1.013 ; addr_write_buffer[12] ; addr_write_buffer[12] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.305      ;
; 1.037 ; counter5000[7]        ; clk1H                 ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.330      ;
; 1.056 ; addr_is_written[16]   ; addr_write_buffer[0]  ; clk50M       ; clk10K      ; 0.000        ; 5.477      ; 6.775      ;
; 1.080 ; addr_is_written[8]    ; addr_write_buffer[0]  ; clk50M       ; clk10K      ; 0.000        ; 5.488      ; 6.810      ;
; 1.089 ; counter5000[7]        ; counter5000[8]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.382      ;
; 1.089 ; counter5000[7]        ; counter5000[7]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.382      ;
; 1.089 ; counter5000[7]        ; counter5000[3]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.382      ;
; 1.090 ; counter5000[7]        ; counter5000[9]        ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.383      ;
; 1.090 ; counter5000[7]        ; counter5000[12]       ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.383      ;
; 1.116 ; counter5000[1]        ; counter5000[2]        ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; counter5000[15]       ; counter5000[16]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; counter5000[5]        ; counter5000[6]        ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; counter5000[13]       ; counter5000[14]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; counter5000[17]       ; counter5000[18]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; addr_write_buffer[13] ; addr_write_buffer[14] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; counter5000[19]       ; counter5000[20]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; counter5000[21]       ; counter5000[22]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; counter5000[29]       ; counter5000[30]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; counter5000[27]       ; counter5000[28]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; addr_write_buffer[15] ; addr_write_buffer[16] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; counter5000[1]        ; clk1H                 ; clk10K       ; clk10K      ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; counter5000[23]       ; counter5000[24]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; counter5000[25]       ; counter5000[26]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; addr_write_buffer[7]  ; addr_write_buffer[8]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.416      ;
; 1.124 ; addr_write_buffer[9]  ; addr_write_buffer[10] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.416      ;
; 1.124 ; addr_write_buffer[11] ; addr_write_buffer[12] ; clk10K       ; clk10K      ; 0.000        ; 0.079      ; 1.415      ;
; 1.125 ; counter5000[0]        ; counter5000[1]        ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; counter5000[16]       ; counter5000[17]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; addr_write_buffer[5]  ; addr_write_buffer[6]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; addr_write_buffer[1]  ; addr_write_buffer[2]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; addr_write_buffer[17] ; addr_write_buffer[18] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; addr_write_buffer[3]  ; addr_write_buffer[4]  ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; counter5000[14]       ; counter5000[15]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; counter5000[4]        ; counter5000[5]        ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; counter5000[18]       ; counter5000[19]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; counter5000[22]       ; counter5000[23]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; counter5000[10]       ; counter5000[11]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; addr_write_buffer[14] ; addr_write_buffer[15] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; counter5000[20]       ; counter5000[21]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; counter5000[30]       ; counter5000[31]       ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; addr_write_buffer[19] ; addr_write_buffer[20] ; clk10K       ; clk10K      ; 0.000        ; 0.080      ; 1.419      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk25M'                                                                                                                              ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; video_controller:vc|vcount[3] ; video_controller:vc|vcount[3] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[7] ; video_controller:vc|vcount[7] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[8] ; video_controller:vc|vcount[8] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[9] ; video_controller:vc|vcount[9] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[2] ; video_controller:vc|vcount[2] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[5] ; video_controller:vc|vcount[5] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[4] ; video_controller:vc|vcount[4] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[1] ; video_controller:vc|vcount[1] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[0] ; video_controller:vc|vcount[0] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_controller:vc|vcount[6] ; video_controller:vc|vcount[6] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; is_current_first              ; is_current_first              ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.758      ;
; 0.644 ; data4pixel[103][0]            ; rgb_data[0]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; data4pixel[102][2]            ; rgb_data[2]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.938      ;
; 0.693 ; data4pixel[102][0]            ; rgb_data[0]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.986      ;
; 0.698 ; data4pixel[101][1]            ; rgb_data[1]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 0.991      ;
; 0.718 ; video_controller:vc|hcount[7] ; video_controller:vc|vga_hsync ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.011      ;
; 0.726 ; video_controller:vc|vcount[0] ; video_controller:vc|vga_vsync ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.019      ;
; 0.741 ; data4pixel[103][2]            ; rgb_data[2]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.034      ;
; 0.744 ; counter1250[11]               ; counter1250[11]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; counter1250[12]               ; counter1250[12]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; data4pixel[103][1]            ; rgb_data[1]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; video_controller:vc|hcount[1] ; video_controller:vc|hcount[1] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; video_controller:vc|hcount[2] ; video_controller:vc|hcount[2] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; video_controller:vc|hcount[3] ; video_controller:vc|hcount[3] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; counter1250[9]                ; counter1250[9]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.040      ;
; 0.760 ; counter1250[16]               ; counter1250[16]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; counter1250[2]                ; counter1250[2]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; data4pixel1[3][2]             ; data4pixel[103][2]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 3.816      ;
; 0.761 ; counter1250[14]               ; counter1250[14]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; counter1250[15]               ; counter1250[15]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; counter1250[18]               ; counter1250[18]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; counter1250[22]               ; counter1250[22]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; counter1250[3]                ; counter1250[3]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; counter1250[4]                ; counter1250[4]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; counter1250[8]                ; counter1250[8]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; counter1250[13]               ; counter1250[13]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; counter1250[19]               ; counter1250[19]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; counter1250[20]               ; counter1250[20]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; counter1250[30]               ; counter1250[30]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; video_controller:vc|hcount[6] ; video_controller:vc|hcount[6] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; counter1250[17]               ; counter1250[17]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; counter1250[21]               ; counter1250[21]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; counter1250[24]               ; counter1250[24]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; counter1250[26]               ; counter1250[26]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; counter1250[27]               ; counter1250[27]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; counter1250[28]               ; counter1250[28]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; counter1250[29]               ; counter1250[29]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; data4length[1]                ; data4length[1]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; counter1250[31]               ; counter1250[31]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; video_controller:vc|hcount[4] ; video_controller:vc|hcount[4] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; counter1250[23]               ; counter1250[23]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; counter1250[25]               ; counter1250[25]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.059      ;
; 0.769 ; video_controller:vc|hcount[7] ; video_controller:vc|hcount[7] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.062      ;
; 0.795 ; video_controller:vc|hcount[0] ; video_controller:vc|hcount[0] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.088      ;
; 0.796 ; data4pixel1[1][2]             ; data4pixel[101][2]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 3.852      ;
; 0.803 ; data4pixel1[1][1]             ; data4pixel[101][1]            ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 3.861      ;
; 0.809 ; data4length[0]                ; data4length[0]                ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.102      ;
; 0.832 ; data4pixel[0][2]              ; rgb_data[2]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.125      ;
; 0.840 ; video_controller:vc|hcount[8] ; video_controller:vc|vga_hsync ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.133      ;
; 0.846 ; data4length[1]                ; data4length[7]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.140      ;
; 0.849 ; data4length[1]                ; data4length[5]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.143      ;
; 0.849 ; data4length[1]                ; data4length[6]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.143      ;
; 0.852 ; data4length[1]                ; data4length[8]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.146      ;
; 0.853 ; data4length[1]                ; data4length[4]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.147      ;
; 0.867 ; data4pixel1[3][0]             ; data4pixel[103][0]            ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 3.925      ;
; 0.883 ; data4pixel[101][2]            ; rgb_data[2]                   ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.176      ;
; 0.886 ; data4pixel2[1][1]             ; data4pixel[101][1]            ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 3.944      ;
; 0.892 ; data4pixel1[0][2]             ; data4pixel[0][2]              ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 3.948      ;
; 0.898 ; data4pixel1[2][2]             ; data4pixel[102][2]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 3.954      ;
; 0.902 ; data4pixel1[2][1]             ; data4pixel[102][1]            ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 3.960      ;
; 0.905 ; video_controller:vc|vcount[9] ; video_controller:vc|vga_vsync ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.198      ;
; 0.935 ; data4pixel2[3][2]             ; data4pixel[103][2]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 3.991      ;
; 0.941 ; video_controller:vc|hcount[4] ; video_controller:vc|hcount[9] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.234      ;
; 0.945 ; counter1250[5]                ; counter1250[1]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.239      ;
; 0.945 ; counter1250[5]                ; counter1250[5]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.239      ;
; 0.946 ; counter1250[5]                ; counter1250[10]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.240      ;
; 0.949 ; counter1250[5]                ; counter1250[7]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.243      ;
; 0.950 ; counter1250[5]                ; counter1250[6]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.244      ;
; 0.953 ; data4pixel2[3][0]             ; data4pixel[103][0]            ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 4.011      ;
; 0.970 ; data4pixel2[1][2]             ; data4pixel[101][2]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 4.026      ;
; 0.986 ; data4pixel1[0][1]             ; data4pixel[0][1]              ; clk50M       ; clk25M      ; 0.000        ; 2.802      ; 4.040      ;
; 0.987 ; data4pixel1[0][0]             ; data4pixel[0][0]              ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 4.045      ;
; 1.009 ; data4length[0]                ; data4length[11]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.303      ;
; 1.011 ; data4length[0]                ; data4length[2]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.305      ;
; 1.011 ; data4length[0]                ; data4length[9]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.305      ;
; 1.012 ; data4length[0]                ; data4length[14]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.306      ;
; 1.013 ; data4length[0]                ; data4length[10]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.307      ;
; 1.013 ; data4length[0]                ; data4length[7]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.307      ;
; 1.017 ; data4length[0]                ; data4length[5]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.311      ;
; 1.017 ; data4length[0]                ; data4length[6]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.311      ;
; 1.018 ; data4length[0]                ; data4length[3]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.312      ;
; 1.019 ; data4pixel1[2][0]             ; data4pixel[102][0]            ; clk50M       ; clk25M      ; 0.000        ; 2.805      ; 4.076      ;
; 1.020 ; data4length[0]                ; data4length[8]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.314      ;
; 1.021 ; data4length[0]                ; data4length[12]               ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.315      ;
; 1.022 ; data4length[0]                ; data4length[4]                ; clk25M       ; clk25M      ; 0.000        ; 0.082      ; 1.316      ;
; 1.058 ; video_controller:vc|hcount[9] ; video_controller:vc|vga_hsync ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.351      ;
; 1.066 ; data4pixel2[0][2]             ; data4pixel[0][2]              ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 4.122      ;
; 1.068 ; video_controller:vc|hcount[9] ; video_controller:vc|hcount[9] ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.361      ;
; 1.072 ; data4pixel2[0][0]             ; data4pixel[0][0]              ; clk50M       ; clk25M      ; 0.000        ; 2.806      ; 4.130      ;
; 1.074 ; data4pixel2[2][2]             ; data4pixel[102][2]            ; clk50M       ; clk25M      ; 0.000        ; 2.804      ; 4.130      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.346      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.775      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.776      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.768      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.773      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.774      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.761      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.761      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.765      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.765      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.765      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.765      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.765      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.747      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.747      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.747      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.747      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.747      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.747      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.747      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.747      ;
; 96.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.747      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.675      ;
; 1.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.675      ;
; 1.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.675      ;
; 1.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.675      ;
; 1.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.675      ;
; 1.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.682      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.892      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.892      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.892      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.892      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.892      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.892      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.892      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.892      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.933      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.933      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.933      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.933      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.933      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.933      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.979      ;
; 1.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.014      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.588      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.581      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.587      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.588      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.588      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.588      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.588      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.588      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
; 3.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.589      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk50M'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                                                                                                                                                                            ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                             ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                                                                                                                                                                                                                         ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[93]                                                                                                                                                                                                                                                                                         ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]                                                                                                                                                                                                                                                                                         ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][95]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][98]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][73]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][95]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][98]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][72]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][73]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][95]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][98]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                                                                                                                                       ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|regoutff ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|holdff   ;
; 0.349 ; 0.569        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|regoutff ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                                                                                                                                           ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                             ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                             ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                                                                                                                                                                            ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[100]                                                                                                                                                                                                                                                                                        ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                                                                                                                                                                        ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                          ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                                                                                                                                                                         ;
; 0.350 ; 0.570        ; 0.220          ; High Pulse Width ; clk50M ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk25M'                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[13]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[15]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[20]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[21]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[22]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[23]                ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[0][2]               ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[101][2]             ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[102][2]             ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[103][2]             ;
; 19.753 ; 19.973       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; rgb_data[2]                    ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[0]                 ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[10]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[11]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[12]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[14]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[16]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[17]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[18]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[19]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[1]                 ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[24]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[25]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[26]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[27]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[28]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[29]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[2]                 ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[30]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[31]                ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[3]                 ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[4]                 ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[5]                 ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[6]                 ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[7]                 ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[8]                 ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4length[9]                 ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[0][0]               ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[0][1]               ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[101][0]             ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[101][1]             ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[102][0]             ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[102][1]             ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[103][0]             ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; data4pixel[103][1]             ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; is_current_first               ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; rgb_data[0]                    ;
; 19.754 ; 19.974       ; 0.220          ; High Pulse Width ; clk25M ; Fall       ; rgb_data[1]                    ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; clk10K                         ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[10]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[11]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[12]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[13]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[14]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[15]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[16]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[17]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[18]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[19]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[1]                 ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[20]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[21]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[22]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[23]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[24]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[25]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[26]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[27]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[28]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[29]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[2]                 ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[30]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[31]                ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[3]                 ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[4]                 ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[5]                 ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[6]                 ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[7]                 ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[8]                 ;
; 19.776 ; 19.996       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; counter1250[9]                 ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[0]  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[1]  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[2]  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[3]  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[4]  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[5]  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[6]  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[7]  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[8]  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|hcount[9]  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vga_hsync  ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vga_rgb[0] ;
; 19.777 ; 19.997       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vga_rgb[1] ;
; 19.778 ; 19.998       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[0]  ;
; 19.778 ; 19.998       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[1]  ;
; 19.778 ; 19.998       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[2]  ;
; 19.778 ; 19.998       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[3]  ;
; 19.778 ; 19.998       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[4]  ;
; 19.778 ; 19.998       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[5]  ;
; 19.778 ; 19.998       ; 0.220          ; High Pulse Width ; clk25M ; Rise       ; video_controller:vc|vcount[6]  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.400 ; 49.635       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.400 ; 49.635       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a144~portb_address_reg0                                                        ;
; 49.400 ; 49.635       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.462 ; 49.682       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391] ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[436] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[437] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438] ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[439] ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                               ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk10K'                                                                              ;
+-----------+--------------+----------------+------------------+--------+------------+-----------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                ;
+-----------+--------------+----------------+------------------+--------+------------+-----------------------+
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[0]        ;
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[10]       ;
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[11]       ;
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[13]       ;
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[14]       ;
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[15]       ;
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[1]        ;
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[2]        ;
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[4]        ;
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[5]        ;
; 49999.780 ; 50000.000    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[6]        ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[0]  ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[10] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[11] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[12] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[13] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[14] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[15] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[16] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[17] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[18] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[19] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[1]  ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[20] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[21] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[22] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[23] ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[2]  ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[3]  ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[4]  ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[5]  ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[6]  ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[7]  ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[8]  ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; addr_write_buffer[9]  ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; clk1H                 ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[12]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[16]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[17]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[18]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[19]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[20]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[21]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[22]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[23]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[24]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[25]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[26]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[27]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[28]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[29]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[30]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[31]       ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[3]        ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[7]        ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[8]        ;
; 49999.781 ; 50000.001    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; counter5000[9]        ;
; 49999.783 ; 50000.003    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; value[0]              ;
; 49999.786 ; 50000.006    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; value[1]              ;
; 49999.786 ; 50000.006    ; 0.220          ; High Pulse Width ; clk10K ; Rise       ; value[2]              ;
; 49999.805 ; 49999.993    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; value[1]              ;
; 49999.805 ; 49999.993    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; value[2]              ;
; 49999.807 ; 49999.995    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; value[0]              ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[0]  ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[10] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[11] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[12] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[13] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[14] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[15] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[16] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[17] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[18] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[19] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[1]  ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[20] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[21] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[22] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[23] ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[2]  ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[3]  ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[4]  ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[5]  ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[6]  ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[7]  ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[8]  ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; addr_write_buffer[9]  ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[16]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[17]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[18]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[19]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[20]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[21]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[22]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[23]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[24]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[25]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[26]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[27]       ;
; 49999.810 ; 49999.998    ; 0.188          ; Low Pulse Width  ; clk10K ; Rise       ; counter5000[28]       ;
+-----------+--------------+----------------+------------------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.138  ; 4.537  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.246  ; 7.450  ; Rise       ; altera_reserved_tck ;
; nreset              ; clk50M              ; -1.965 ; -1.533 ; Rise       ; clk10K              ;
; key3                ; clk50M              ; 4.685  ; 4.483  ; Rise       ; clk50M              ;
; key4                ; clk50M              ; 2.472  ; 2.498  ; Rise       ; clk50M              ;
; nreset              ; clk50M              ; 3.283  ; 3.347  ; Fall       ; clk50M              ;
; ram_dq[*]           ; clk50M              ; 2.622  ; 2.917  ; Fall       ; clk50M              ;
;  ram_dq[0]          ; clk50M              ; 2.423  ; 2.745  ; Fall       ; clk50M              ;
;  ram_dq[1]          ; clk50M              ; 2.422  ; 2.744  ; Fall       ; clk50M              ;
;  ram_dq[2]          ; clk50M              ; 2.404  ; 2.677  ; Fall       ; clk50M              ;
;  ram_dq[3]          ; clk50M              ; 2.287  ; 2.545  ; Fall       ; clk50M              ;
;  ram_dq[4]          ; clk50M              ; 2.280  ; 2.524  ; Fall       ; clk50M              ;
;  ram_dq[5]          ; clk50M              ; 2.387  ; 2.683  ; Fall       ; clk50M              ;
;  ram_dq[6]          ; clk50M              ; 2.576  ; 2.864  ; Fall       ; clk50M              ;
;  ram_dq[7]          ; clk50M              ; 2.622  ; 2.917  ; Fall       ; clk50M              ;
;  ram_dq[8]          ; clk50M              ; 2.360  ; 2.709  ; Fall       ; clk50M              ;
;  ram_dq[9]          ; clk50M              ; 2.411  ; 2.730  ; Fall       ; clk50M              ;
;  ram_dq[10]         ; clk50M              ; 2.390  ; 2.730  ; Fall       ; clk50M              ;
;  ram_dq[11]         ; clk50M              ; 2.394  ; 2.721  ; Fall       ; clk50M              ;
;  ram_dq[12]         ; clk50M              ; 2.393  ; 2.759  ; Fall       ; clk50M              ;
;  ram_dq[13]         ; clk50M              ; 2.463  ; 2.807  ; Fall       ; clk50M              ;
;  ram_dq[14]         ; clk50M              ; 2.446  ; 2.740  ; Fall       ; clk50M              ;
;  ram_dq[15]         ; clk50M              ; 2.281  ; 2.632  ; Fall       ; clk50M              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.308  ; 0.054  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.591 ; -1.795 ; Rise       ; altera_reserved_tck ;
; nreset              ; clk50M              ; 6.173  ; 6.010  ; Rise       ; clk10K              ;
; key3                ; clk50M              ; -0.746 ; -0.811 ; Rise       ; clk50M              ;
; key4                ; clk50M              ; -1.382 ; -1.512 ; Rise       ; clk50M              ;
; nreset              ; clk50M              ; 0.299  ; 0.122  ; Fall       ; clk50M              ;
; ram_dq[*]           ; clk50M              ; -1.736 ; -1.940 ; Fall       ; clk50M              ;
;  ram_dq[0]          ; clk50M              ; -1.877 ; -2.152 ; Fall       ; clk50M              ;
;  ram_dq[1]          ; clk50M              ; -1.876 ; -2.151 ; Fall       ; clk50M              ;
;  ram_dq[2]          ; clk50M              ; -1.860 ; -2.087 ; Fall       ; clk50M              ;
;  ram_dq[3]          ; clk50M              ; -1.747 ; -1.960 ; Fall       ; clk50M              ;
;  ram_dq[4]          ; clk50M              ; -1.740 ; -1.940 ; Fall       ; clk50M              ;
;  ram_dq[5]          ; clk50M              ; -1.844 ; -2.093 ; Fall       ; clk50M              ;
;  ram_dq[6]          ; clk50M              ; -2.020 ; -2.265 ; Fall       ; clk50M              ;
;  ram_dq[7]          ; clk50M              ; -2.064 ; -2.317 ; Fall       ; clk50M              ;
;  ram_dq[8]          ; clk50M              ; -1.844 ; -2.145 ; Fall       ; clk50M              ;
;  ram_dq[9]          ; clk50M              ; -1.893 ; -2.165 ; Fall       ; clk50M              ;
;  ram_dq[10]         ; clk50M              ; -1.873 ; -2.165 ; Fall       ; clk50M              ;
;  ram_dq[11]         ; clk50M              ; -1.877 ; -2.156 ; Fall       ; clk50M              ;
;  ram_dq[12]         ; clk50M              ; -1.876 ; -2.193 ; Fall       ; clk50M              ;
;  ram_dq[13]         ; clk50M              ; -1.912 ; -2.211 ; Fall       ; clk50M              ;
;  ram_dq[14]         ; clk50M              ; -1.896 ; -2.146 ; Fall       ; clk50M              ;
;  ram_dq[15]         ; clk50M              ; -1.736 ; -2.043 ; Fall       ; clk50M              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.201 ; 13.551 ; Fall       ; altera_reserved_tck ;
; led1                ; clk50M              ; 13.284 ; 13.029 ; Rise       ; clk10K              ;
; vga_hsync           ; clk50M              ; 9.721  ; 9.540  ; Rise       ; clk25M              ;
; vga_rgb[*]          ; clk50M              ; 11.861 ; 11.344 ; Rise       ; clk25M              ;
;  vga_rgb[0]         ; clk50M              ; 9.839  ; 9.621  ; Rise       ; clk25M              ;
;  vga_rgb[1]         ; clk50M              ; 11.861 ; 11.344 ; Rise       ; clk25M              ;
;  vga_rgb[2]         ; clk50M              ; 9.231  ; 9.091  ; Rise       ; clk25M              ;
; vga_vsync           ; clk50M              ; 9.159  ; 9.048  ; Rise       ; clk25M              ;
; ram_clk             ; clk50M              ; 5.310  ; 5.483  ; Rise       ; clk50M              ;
; ram_addr[*]         ; clk50M              ; 10.019 ; 9.426  ; Fall       ; clk50M              ;
;  ram_addr[0]        ; clk50M              ; 7.827  ; 7.618  ; Fall       ; clk50M              ;
;  ram_addr[1]        ; clk50M              ; 7.494  ; 7.334  ; Fall       ; clk50M              ;
;  ram_addr[2]        ; clk50M              ; 9.728  ; 9.232  ; Fall       ; clk50M              ;
;  ram_addr[3]        ; clk50M              ; 7.690  ; 7.430  ; Fall       ; clk50M              ;
;  ram_addr[4]        ; clk50M              ; 7.545  ; 7.376  ; Fall       ; clk50M              ;
;  ram_addr[5]        ; clk50M              ; 7.559  ; 7.370  ; Fall       ; clk50M              ;
;  ram_addr[6]        ; clk50M              ; 8.310  ; 8.068  ; Fall       ; clk50M              ;
;  ram_addr[7]        ; clk50M              ; 10.019 ; 9.426  ; Fall       ; clk50M              ;
;  ram_addr[8]        ; clk50M              ; 7.652  ; 7.464  ; Fall       ; clk50M              ;
;  ram_addr[9]        ; clk50M              ; 7.626  ; 7.443  ; Fall       ; clk50M              ;
;  ram_addr[10]       ; clk50M              ; 8.408  ; 8.104  ; Fall       ; clk50M              ;
;  ram_addr[11]       ; clk50M              ; 7.613  ; 7.425  ; Fall       ; clk50M              ;
; ram_ba0             ; clk50M              ; 8.160  ; 7.891  ; Fall       ; clk50M              ;
; ram_ba1             ; clk50M              ; 7.852  ; 7.626  ; Fall       ; clk50M              ;
; ram_cke             ; clk50M              ; 7.918  ; 7.676  ; Fall       ; clk50M              ;
; ram_clk             ; clk50M              ; 5.310  ; 5.483  ; Fall       ; clk50M              ;
; ram_dq[*]           ; clk50M              ; 10.945 ; 10.396 ; Fall       ; clk50M              ;
;  ram_dq[0]          ; clk50M              ; 8.616  ; 8.429  ; Fall       ; clk50M              ;
;  ram_dq[1]          ; clk50M              ; 8.777  ; 8.522  ; Fall       ; clk50M              ;
;  ram_dq[2]          ; clk50M              ; 10.267 ; 9.792  ; Fall       ; clk50M              ;
;  ram_dq[3]          ; clk50M              ; 8.865  ; 9.040  ; Fall       ; clk50M              ;
;  ram_dq[4]          ; clk50M              ; 9.005  ; 8.727  ; Fall       ; clk50M              ;
;  ram_dq[5]          ; clk50M              ; 9.135  ; 8.878  ; Fall       ; clk50M              ;
;  ram_dq[6]          ; clk50M              ; 9.450  ; 9.132  ; Fall       ; clk50M              ;
;  ram_dq[7]          ; clk50M              ; 8.996  ; 9.159  ; Fall       ; clk50M              ;
;  ram_dq[8]          ; clk50M              ; 8.093  ; 7.905  ; Fall       ; clk50M              ;
;  ram_dq[9]          ; clk50M              ; 8.264  ; 8.186  ; Fall       ; clk50M              ;
;  ram_dq[10]         ; clk50M              ; 8.352  ; 8.175  ; Fall       ; clk50M              ;
;  ram_dq[11]         ; clk50M              ; 8.160  ; 8.376  ; Fall       ; clk50M              ;
;  ram_dq[12]         ; clk50M              ; 8.287  ; 8.164  ; Fall       ; clk50M              ;
;  ram_dq[13]         ; clk50M              ; 8.701  ; 8.433  ; Fall       ; clk50M              ;
;  ram_dq[14]         ; clk50M              ; 10.945 ; 10.396 ; Fall       ; clk50M              ;
;  ram_dq[15]         ; clk50M              ; 9.025  ; 9.337  ; Fall       ; clk50M              ;
; ram_ncas            ; clk50M              ; 7.801  ; 7.560  ; Fall       ; clk50M              ;
; ram_ncs             ; clk50M              ; 8.212  ; 7.944  ; Fall       ; clk50M              ;
; ram_nras            ; clk50M              ; 8.114  ; 7.826  ; Fall       ; clk50M              ;
; ram_nwe             ; clk50M              ; 8.225  ; 7.923  ; Fall       ; clk50M              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.834 ; 11.194 ; Fall       ; altera_reserved_tck ;
; led1                ; clk50M              ; 12.766 ; 12.516 ; Rise       ; clk10K              ;
; vga_hsync           ; clk50M              ; 9.358  ; 9.179  ; Rise       ; clk25M              ;
; vga_rgb[*]          ; clk50M              ; 8.882  ; 8.743  ; Rise       ; clk25M              ;
;  vga_rgb[0]         ; clk50M              ; 9.472  ; 9.258  ; Rise       ; clk25M              ;
;  vga_rgb[1]         ; clk50M              ; 11.496 ; 10.981 ; Rise       ; clk25M              ;
;  vga_rgb[2]         ; clk50M              ; 8.882  ; 8.743  ; Rise       ; clk25M              ;
; vga_vsync           ; clk50M              ; 8.819  ; 8.707  ; Rise       ; clk25M              ;
; ram_clk             ; clk50M              ; 5.146  ; 5.312  ; Rise       ; clk50M              ;
; ram_addr[*]         ; clk50M              ; 7.229  ; 7.072  ; Fall       ; clk50M              ;
;  ram_addr[0]        ; clk50M              ; 7.549  ; 7.344  ; Fall       ; clk50M              ;
;  ram_addr[1]        ; clk50M              ; 7.229  ; 7.072  ; Fall       ; clk50M              ;
;  ram_addr[2]        ; clk50M              ; 9.462  ; 8.969  ; Fall       ; clk50M              ;
;  ram_addr[3]        ; clk50M              ; 7.417  ; 7.164  ; Fall       ; clk50M              ;
;  ram_addr[4]        ; clk50M              ; 7.284  ; 7.117  ; Fall       ; clk50M              ;
;  ram_addr[5]        ; clk50M              ; 7.298  ; 7.112  ; Fall       ; clk50M              ;
;  ram_addr[6]        ; clk50M              ; 8.018  ; 7.782  ; Fall       ; clk50M              ;
;  ram_addr[7]        ; clk50M              ; 9.748  ; 9.160  ; Fall       ; clk50M              ;
;  ram_addr[8]        ; clk50M              ; 7.387  ; 7.201  ; Fall       ; clk50M              ;
;  ram_addr[9]        ; clk50M              ; 7.362  ; 7.182  ; Fall       ; clk50M              ;
;  ram_addr[10]       ; clk50M              ; 8.107  ; 7.811  ; Fall       ; clk50M              ;
;  ram_addr[11]       ; clk50M              ; 7.349  ; 7.164  ; Fall       ; clk50M              ;
; ram_ba0             ; clk50M              ; 7.869  ; 7.606  ; Fall       ; clk50M              ;
; ram_ba1             ; clk50M              ; 7.573  ; 7.352  ; Fall       ; clk50M              ;
; ram_cke             ; clk50M              ; 7.642  ; 7.406  ; Fall       ; clk50M              ;
; ram_clk             ; clk50M              ; 5.146  ; 5.312  ; Fall       ; clk50M              ;
; ram_dq[*]           ; clk50M              ; 7.810  ; 7.626  ; Fall       ; clk50M              ;
;  ram_dq[0]          ; clk50M              ; 8.313  ; 8.129  ; Fall       ; clk50M              ;
;  ram_dq[1]          ; clk50M              ; 8.468  ; 8.218  ; Fall       ; clk50M              ;
;  ram_dq[2]          ; clk50M              ; 9.980  ; 9.506  ; Fall       ; clk50M              ;
;  ram_dq[3]          ; clk50M              ; 8.542  ; 8.714  ; Fall       ; clk50M              ;
;  ram_dq[4]          ; clk50M              ; 8.680  ; 8.409  ; Fall       ; clk50M              ;
;  ram_dq[5]          ; clk50M              ; 8.805  ; 8.554  ; Fall       ; clk50M              ;
;  ram_dq[6]          ; clk50M              ; 9.113  ; 8.803  ; Fall       ; clk50M              ;
;  ram_dq[7]          ; clk50M              ; 8.673  ; 8.834  ; Fall       ; clk50M              ;
;  ram_dq[8]          ; clk50M              ; 7.810  ; 7.626  ; Fall       ; clk50M              ;
;  ram_dq[9]          ; clk50M              ; 7.975  ; 7.895  ; Fall       ; clk50M              ;
;  ram_dq[10]         ; clk50M              ; 8.058  ; 7.884  ; Fall       ; clk50M              ;
;  ram_dq[11]         ; clk50M              ; 7.871  ; 8.083  ; Fall       ; clk50M              ;
;  ram_dq[12]         ; clk50M              ; 7.996  ; 7.874  ; Fall       ; clk50M              ;
;  ram_dq[13]         ; clk50M              ; 8.394  ; 8.132  ; Fall       ; clk50M              ;
;  ram_dq[14]         ; clk50M              ; 10.637 ; 10.091 ; Fall       ; clk50M              ;
;  ram_dq[15]         ; clk50M              ; 8.701  ; 9.005  ; Fall       ; clk50M              ;
; ram_ncas            ; clk50M              ; 7.530  ; 7.294  ; Fall       ; clk50M              ;
; ram_ncs             ; clk50M              ; 7.924  ; 7.662  ; Fall       ; clk50M              ;
; ram_nras            ; clk50M              ; 7.831  ; 7.549  ; Fall       ; clk50M              ;
; ram_nwe             ; clk50M              ; 7.937  ; 7.642  ; Fall       ; clk50M              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ram_dq[*]   ; clk50M     ; 7.832  ; 7.662  ; Fall       ; clk50M          ;
;  ram_dq[0]  ; clk50M     ; 8.927  ; 8.749  ; Fall       ; clk50M          ;
;  ram_dq[1]  ; clk50M     ; 8.800  ; 8.622  ; Fall       ; clk50M          ;
;  ram_dq[2]  ; clk50M     ; 11.611 ; 11.095 ; Fall       ; clk50M          ;
;  ram_dq[4]  ; clk50M     ; 8.891  ; 8.738  ; Fall       ; clk50M          ;
;  ram_dq[5]  ; clk50M     ; 9.025  ; 8.872  ; Fall       ; clk50M          ;
;  ram_dq[6]  ; clk50M     ; 9.245  ; 9.075  ; Fall       ; clk50M          ;
;  ram_dq[8]  ; clk50M     ; 7.832  ; 7.662  ; Fall       ; clk50M          ;
;  ram_dq[9]  ; clk50M     ; 8.904  ; 8.734  ; Fall       ; clk50M          ;
;  ram_dq[10] ; clk50M     ; 8.837  ; 8.667  ; Fall       ; clk50M          ;
;  ram_dq[12] ; clk50M     ; 8.677  ; 8.507  ; Fall       ; clk50M          ;
;  ram_dq[13] ; clk50M     ; 8.727  ; 8.557  ; Fall       ; clk50M          ;
;  ram_dq[14] ; clk50M     ; 10.884 ; 10.345 ; Fall       ; clk50M          ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ram_dq[*]   ; clk50M     ; 7.533  ; 7.363  ; Fall       ; clk50M          ;
;  ram_dq[0]  ; clk50M     ; 8.626  ; 8.448  ; Fall       ; clk50M          ;
;  ram_dq[1]  ; clk50M     ; 8.504  ; 8.326  ; Fall       ; clk50M          ;
;  ram_dq[2]  ; clk50M     ; 11.285 ; 10.769 ; Fall       ; clk50M          ;
;  ram_dq[4]  ; clk50M     ; 8.584  ; 8.431  ; Fall       ; clk50M          ;
;  ram_dq[5]  ; clk50M     ; 8.713  ; 8.560  ; Fall       ; clk50M          ;
;  ram_dq[6]  ; clk50M     ; 8.890  ; 8.720  ; Fall       ; clk50M          ;
;  ram_dq[8]  ; clk50M     ; 7.533  ; 7.363  ; Fall       ; clk50M          ;
;  ram_dq[9]  ; clk50M     ; 8.562  ; 8.392  ; Fall       ; clk50M          ;
;  ram_dq[10] ; clk50M     ; 8.498  ; 8.328  ; Fall       ; clk50M          ;
;  ram_dq[12] ; clk50M     ; 8.344  ; 8.174  ; Fall       ; clk50M          ;
;  ram_dq[13] ; clk50M     ; 8.392  ; 8.222  ; Fall       ; clk50M          ;
;  ram_dq[14] ; clk50M     ; 10.552 ; 10.013 ; Fall       ; clk50M          ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Output Disable Times                                                            ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; ram_dq[*]   ; clk50M     ; 7.648     ; 7.818     ; Fall       ; clk50M          ;
;  ram_dq[0]  ; clk50M     ; 8.633     ; 8.811     ; Fall       ; clk50M          ;
;  ram_dq[1]  ; clk50M     ; 8.486     ; 8.664     ; Fall       ; clk50M          ;
;  ram_dq[2]  ; clk50M     ; 10.911    ; 11.427    ; Fall       ; clk50M          ;
;  ram_dq[4]  ; clk50M     ; 8.634     ; 8.787     ; Fall       ; clk50M          ;
;  ram_dq[5]  ; clk50M     ; 8.703     ; 8.856     ; Fall       ; clk50M          ;
;  ram_dq[6]  ; clk50M     ; 9.011     ; 9.181     ; Fall       ; clk50M          ;
;  ram_dq[8]  ; clk50M     ; 7.648     ; 7.818     ; Fall       ; clk50M          ;
;  ram_dq[9]  ; clk50M     ; 8.581     ; 8.751     ; Fall       ; clk50M          ;
;  ram_dq[10] ; clk50M     ; 8.534     ; 8.704     ; Fall       ; clk50M          ;
;  ram_dq[12] ; clk50M     ; 8.464     ; 8.634     ; Fall       ; clk50M          ;
;  ram_dq[13] ; clk50M     ; 8.497     ; 8.667     ; Fall       ; clk50M          ;
;  ram_dq[14] ; clk50M     ; 10.318    ; 10.857    ; Fall       ; clk50M          ;
+-------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                    ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; ram_dq[*]   ; clk50M     ; 7.349     ; 7.519     ; Fall       ; clk50M          ;
;  ram_dq[0]  ; clk50M     ; 8.337     ; 8.515     ; Fall       ; clk50M          ;
;  ram_dq[1]  ; clk50M     ; 8.195     ; 8.373     ; Fall       ; clk50M          ;
;  ram_dq[2]  ; clk50M     ; 10.592    ; 11.108    ; Fall       ; clk50M          ;
;  ram_dq[4]  ; clk50M     ; 8.332     ; 8.485     ; Fall       ; clk50M          ;
;  ram_dq[5]  ; clk50M     ; 8.398     ; 8.551     ; Fall       ; clk50M          ;
;  ram_dq[6]  ; clk50M     ; 8.658     ; 8.828     ; Fall       ; clk50M          ;
;  ram_dq[8]  ; clk50M     ; 7.349     ; 7.519     ; Fall       ; clk50M          ;
;  ram_dq[9]  ; clk50M     ; 8.245     ; 8.415     ; Fall       ; clk50M          ;
;  ram_dq[10] ; clk50M     ; 8.201     ; 8.371     ; Fall       ; clk50M          ;
;  ram_dq[12] ; clk50M     ; 8.133     ; 8.303     ; Fall       ; clk50M          ;
;  ram_dq[13] ; clk50M     ; 8.164     ; 8.334     ; Fall       ; clk50M          ;
;  ram_dq[14] ; clk50M     ; 9.987     ; 10.526    ; Fall       ; clk50M          ;
+-------------+------------+-----------+-----------+------------+-----------------+


------------------------
; Metastability Report ;
------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led1                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_clk             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_cke             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_ncs             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_ba0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_ba1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_addr[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_nras            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_ncas            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_nwe             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_udqm            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_ldqm            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_dq[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ram_dq[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ram_dq[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk50M                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key3                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key4                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; nreset                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_rgb[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_rgb[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_clk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_cke             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_ncs             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_ba0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_ba1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_addr[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_addr[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_addr[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ram_addr[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_addr[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_addr[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_addr[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_addr[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ram_addr[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_addr[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_addr[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_addr[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_nras            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_ncas            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_nwe             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_udqm            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_ldqm            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ram_dq[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ram_dq[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ram_dq[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_dq[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_dq[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ram_dq[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ram_dq[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ram_dq[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6027       ; 0        ; 64       ; 0        ;
; clk50M              ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; clk10K              ; clk10K              ; 2251       ; 0        ; 0        ; 0        ;
; clk50M              ; clk10K              ; 576        ; 0        ; 0        ; 0        ;
; clk10K              ; clk25M              ; 1          ; 1        ; 0        ; 0        ;
; clk25M              ; clk25M              ; 1183       ; 3        ; 1344     ; 1938     ;
; clk50M              ; clk25M              ; 0          ; 0        ; 24       ; 0        ;
; altera_reserved_tck ; clk50M              ; false path ; 0        ; 0        ; 0        ;
; clk10K              ; clk50M              ; 773        ; 0        ; 0        ; 0        ;
; clk25M              ; clk50M              ; 723        ; 2781     ; 0        ; 0        ;
; clk50M              ; clk50M              ; 4684       ; 9386     ; 9705     ; 236676   ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6027       ; 0        ; 64       ; 0        ;
; clk50M              ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; clk10K              ; clk10K              ; 2251       ; 0        ; 0        ; 0        ;
; clk50M              ; clk10K              ; 576        ; 0        ; 0        ; 0        ;
; clk10K              ; clk25M              ; 1          ; 1        ; 0        ; 0        ;
; clk25M              ; clk25M              ; 1183       ; 3        ; 1344     ; 1938     ;
; clk50M              ; clk25M              ; 0          ; 0        ; 24       ; 0        ;
; altera_reserved_tck ; clk50M              ; false path ; 0        ; 0        ; 0        ;
; clk10K              ; clk50M              ; 773        ; 0        ; 0        ; 0        ;
; clk25M              ; clk50M              ; 723        ; 2781     ; 0        ; 0        ;
; clk50M              ; clk50M              ; 4684       ; 9386     ; 9705     ; 236676   ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 673        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; clk50M              ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 673        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; clk50M              ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 266   ; 266  ;
; Unconstrained Output Ports      ; 43    ; 43   ;
; Unconstrained Output Port Paths ; 55    ; 55   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 24 19:16:03 2025
Info: Command: quartus_sta computer -c computer
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'computer.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at computer.sdc(51): clk1K could not be matched with a register
Warning (332049): Ignored create_generated_clock at computer.sdc(51): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {clk1K} -source [get_registers {clk10K}] -divide_by 10 -master_clock {clk10K} [get_registers {clk1K}] 
Warning (332174): Ignored filter at computer.sdc(100): clk1K could not be matched with a clock
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(100): Argument -rise_to with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk10K}] -rise_to [get_clocks {clk1K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(101): Argument -fall_to with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk10K}] -fall_to [get_clocks {clk1K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(102): Argument -rise_to with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk10K}] -rise_to [get_clocks {clk1K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(103): Argument -fall_to with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk10K}] -fall_to [get_clocks {clk1K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(104): Argument -rise_to with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk50M}] -rise_to [get_clocks {clk1K}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(105): Argument -fall_to with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk50M}] -fall_to [get_clocks {clk1K}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(106): Argument -rise_to with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk50M}] -rise_to [get_clocks {clk1K}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(107): Argument -fall_to with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk50M}] -fall_to [get_clocks {clk1K}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(112): Argument -rise_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk1K}] -rise_to [get_clocks {clk10K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(113): Argument -rise_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk1K}] -fall_to [get_clocks {clk10K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(114): Argument -rise_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk1K}] -rise_to [get_clocks {clk50M}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(115): Argument -rise_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk1K}] -fall_to [get_clocks {clk50M}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(116): Argument -rise_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk1K}] -rise_to [get_clocks {clk1K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(116): Argument -rise_to with value [get_clocks {clk1K}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(117): Argument -rise_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk1K}] -fall_to [get_clocks {clk1K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(117): Argument -fall_to with value [get_clocks {clk1K}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(118): Argument -fall_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk1K}] -rise_to [get_clocks {clk10K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(119): Argument -fall_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk1K}] -fall_to [get_clocks {clk10K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(120): Argument -fall_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk1K}] -rise_to [get_clocks {clk50M}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(121): Argument -fall_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk1K}] -fall_to [get_clocks {clk50M}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(122): Argument -fall_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk1K}] -rise_to [get_clocks {clk1K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(122): Argument -rise_to with value [get_clocks {clk1K}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(123): Argument -fall_from with value [get_clocks {clk1K}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk1K}] -fall_to [get_clocks {clk1K}]  0.040  
Warning (332049): Ignored set_clock_uncertainty at computer.sdc(123): Argument -fall_to with value [get_clocks {clk1K}] contains zero elements
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.599      -595.278 clk50M 
    Info (332119):    12.223         0.000 clk25M 
    Info (332119):    13.255         0.000 clk10K 
    Info (332119):    42.915         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.352         0.000 clk50M 
    Info (332119):     0.452         0.000 altera_reserved_tck 
    Info (332119):     0.453         0.000 clk10K 
    Info (332119):     0.453         0.000 clk25M 
Info (332146): Worst-case recovery slack is 47.894
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.894         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.379
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.379         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.349
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.349         0.000 clk50M 
    Info (332119):    19.753         0.000 clk25M 
    Info (332119):    49.400         0.000 altera_reserved_tck 
    Info (332119): 49999.780         0.000 clk10K 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4617 megabytes
    Info: Processing ended: Sat May 24 19:16:06 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


