Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Nov 10 10:27:36 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_master_timing_summary_routed.rpt -pb SPI_master_timing_summary_routed.pb -rpx SPI_master_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_master
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               66          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (955)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (13)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (955)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: MIN[0] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: Master_Enable (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: RESET (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[26]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[27]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[28]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[29]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[30]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[31]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DATA_COUNTER_reg[9]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: SCK_DONE_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.181        0.000                      0                   66        0.164        0.000                      0                   66        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.181        0.000                      0                   66        0.164        0.000                      0                   66        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 SCK_COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.828ns (19.105%)  route 3.506ns (80.895%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  SCK_COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.862     6.626    SCK_COUNTER_reg[22]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.750 f  SCK_COUNTER[0]_i_11/O
                         net (fo=1, routed)           0.663     7.413    SCK_COUNTER[0]_i_11_n_1
    SLICE_X76Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.537 f  SCK_COUNTER[0]_i_4/O
                         net (fo=3, routed)           0.964     8.501    SCK_COUNTER[0]_i_4_n_1
    SLICE_X76Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.625 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          1.017     9.642    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589    15.012    CLK_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[28]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X77Y82         FDRE (Setup_fdre_C_R)       -0.429    14.822    SCK_COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 SCK_COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.828ns (19.105%)  route 3.506ns (80.895%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  SCK_COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.862     6.626    SCK_COUNTER_reg[22]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.750 f  SCK_COUNTER[0]_i_11/O
                         net (fo=1, routed)           0.663     7.413    SCK_COUNTER[0]_i_11_n_1
    SLICE_X76Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.537 f  SCK_COUNTER[0]_i_4/O
                         net (fo=3, routed)           0.964     8.501    SCK_COUNTER[0]_i_4_n_1
    SLICE_X76Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.625 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          1.017     9.642    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589    15.012    CLK_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[29]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X77Y82         FDRE (Setup_fdre_C_R)       -0.429    14.822    SCK_COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 SCK_COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.828ns (19.105%)  route 3.506ns (80.895%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  SCK_COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.862     6.626    SCK_COUNTER_reg[22]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.750 f  SCK_COUNTER[0]_i_11/O
                         net (fo=1, routed)           0.663     7.413    SCK_COUNTER[0]_i_11_n_1
    SLICE_X76Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.537 f  SCK_COUNTER[0]_i_4/O
                         net (fo=3, routed)           0.964     8.501    SCK_COUNTER[0]_i_4_n_1
    SLICE_X76Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.625 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          1.017     9.642    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589    15.012    CLK_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[30]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X77Y82         FDRE (Setup_fdre_C_R)       -0.429    14.822    SCK_COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 SCK_COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.828ns (19.105%)  route 3.506ns (80.895%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  SCK_COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.862     6.626    SCK_COUNTER_reg[22]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.750 f  SCK_COUNTER[0]_i_11/O
                         net (fo=1, routed)           0.663     7.413    SCK_COUNTER[0]_i_11_n_1
    SLICE_X76Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.537 f  SCK_COUNTER[0]_i_4/O
                         net (fo=3, routed)           0.964     8.501    SCK_COUNTER[0]_i_4_n_1
    SLICE_X76Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.625 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          1.017     9.642    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589    15.012    CLK_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[31]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X77Y82         FDRE (Setup_fdre_C_R)       -0.429    14.822    SCK_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 SCK_COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.828ns (19.792%)  route 3.356ns (80.208%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  SCK_COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.862     6.626    SCK_COUNTER_reg[22]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.750 f  SCK_COUNTER[0]_i_11/O
                         net (fo=1, routed)           0.663     7.413    SCK_COUNTER[0]_i_11_n_1
    SLICE_X76Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.537 f  SCK_COUNTER[0]_i_4/O
                         net (fo=3, routed)           0.964     8.501    SCK_COUNTER[0]_i_4_n_1
    SLICE_X76Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.625 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.867     9.491    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.586    15.009    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[20]/C
                         clock pessimism              0.299    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X77Y80         FDRE (Setup_fdre_C_R)       -0.429    14.843    SCK_COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 SCK_COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.828ns (19.792%)  route 3.356ns (80.208%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  SCK_COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.862     6.626    SCK_COUNTER_reg[22]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.750 f  SCK_COUNTER[0]_i_11/O
                         net (fo=1, routed)           0.663     7.413    SCK_COUNTER[0]_i_11_n_1
    SLICE_X76Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.537 f  SCK_COUNTER[0]_i_4/O
                         net (fo=3, routed)           0.964     8.501    SCK_COUNTER[0]_i_4_n_1
    SLICE_X76Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.625 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.867     9.491    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.586    15.009    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[21]/C
                         clock pessimism              0.299    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X77Y80         FDRE (Setup_fdre_C_R)       -0.429    14.843    SCK_COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 SCK_COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.828ns (19.792%)  route 3.356ns (80.208%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  SCK_COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.862     6.626    SCK_COUNTER_reg[22]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.750 f  SCK_COUNTER[0]_i_11/O
                         net (fo=1, routed)           0.663     7.413    SCK_COUNTER[0]_i_11_n_1
    SLICE_X76Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.537 f  SCK_COUNTER[0]_i_4/O
                         net (fo=3, routed)           0.964     8.501    SCK_COUNTER[0]_i_4_n_1
    SLICE_X76Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.625 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.867     9.491    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.586    15.009    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
                         clock pessimism              0.299    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X77Y80         FDRE (Setup_fdre_C_R)       -0.429    14.843    SCK_COUNTER_reg[22]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 SCK_COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.828ns (19.792%)  route 3.356ns (80.208%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  SCK_COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.862     6.626    SCK_COUNTER_reg[22]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.750 f  SCK_COUNTER[0]_i_11/O
                         net (fo=1, routed)           0.663     7.413    SCK_COUNTER[0]_i_11_n_1
    SLICE_X76Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.537 f  SCK_COUNTER[0]_i_4/O
                         net (fo=3, routed)           0.964     8.501    SCK_COUNTER[0]_i_4_n_1
    SLICE_X76Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.625 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.867     9.491    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.586    15.009    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[23]/C
                         clock pessimism              0.299    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X77Y80         FDRE (Setup_fdre_C_R)       -0.429    14.843    SCK_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 SCK_COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.828ns (20.432%)  route 3.224ns (79.568%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  SCK_COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.862     6.626    SCK_COUNTER_reg[22]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.750 f  SCK_COUNTER[0]_i_11/O
                         net (fo=1, routed)           0.663     7.413    SCK_COUNTER[0]_i_11_n_1
    SLICE_X76Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.537 f  SCK_COUNTER[0]_i_4/O
                         net (fo=3, routed)           0.964     8.501    SCK_COUNTER[0]_i_4_n_1
    SLICE_X76Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.625 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.736     9.360    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y79         FDRE                                         r  SCK_COUNTER_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.586    15.009    CLK_IBUF_BUFG
    SLICE_X77Y79         FDRE                                         r  SCK_COUNTER_reg[16]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X77Y79         FDRE (Setup_fdre_C_R)       -0.429    14.819    SCK_COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 SCK_COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.828ns (20.432%)  route 3.224ns (79.568%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  SCK_COUNTER_reg[22]/Q
                         net (fo=2, routed)           0.862     6.626    SCK_COUNTER_reg[22]
    SLICE_X76Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.750 f  SCK_COUNTER[0]_i_11/O
                         net (fo=1, routed)           0.663     7.413    SCK_COUNTER[0]_i_11_n_1
    SLICE_X76Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.537 f  SCK_COUNTER[0]_i_4/O
                         net (fo=3, routed)           0.964     8.501    SCK_COUNTER[0]_i_4_n_1
    SLICE_X76Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.625 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.736     9.360    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y79         FDRE                                         r  SCK_COUNTER_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.586    15.009    CLK_IBUF_BUFG
    SLICE_X77Y79         FDRE                                         r  SCK_COUNTER_reg[17]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X77Y79         FDRE (Setup_fdre_C_R)       -0.429    14.819    SCK_COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 SCK_COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_DONE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.506    CLK_IBUF_BUFG
    SLICE_X77Y78         FDRE                                         r  SCK_COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y78         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  SCK_COUNTER_reg[12]/Q
                         net (fo=4, routed)           0.111     1.759    SCK_COUNTER_reg[12]
    SLICE_X76Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  SCK_DONE_i_1/O
                         net (fo=1, routed)           0.000     1.804    SCK_DONE_i_1_n_1
    SLICE_X76Y78         FDRE                                         r  SCK_DONE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.023    CLK_IBUF_BUFG
    SLICE_X76Y78         FDRE                                         r  SCK_DONE_reg/C
                         clock pessimism             -0.503     1.519    
    SLICE_X76Y78         FDRE (Hold_fdre_C_D)         0.120     1.639    SCK_DONE_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SCK_COUNTER_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.509    CLK_IBUF_BUFG
    SLICE_X77Y81         FDRE                                         r  SCK_COUNTER_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y81         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  SCK_COUNTER_reg[27]/Q
                         net (fo=2, routed)           0.118     1.768    SCK_COUNTER_reg[27]
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  SCK_COUNTER_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    SCK_COUNTER_reg[24]_i_1_n_5
    SLICE_X77Y81         FDRE                                         r  SCK_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.026    CLK_IBUF_BUFG
    SLICE_X77Y81         FDRE                                         r  SCK_COUNTER_reg[27]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X77Y81         FDRE (Hold_fdre_C_D)         0.105     1.614    SCK_COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SCK_COUNTER_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.508    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  SCK_COUNTER_reg[23]/Q
                         net (fo=2, routed)           0.119     1.769    SCK_COUNTER_reg[23]
    SLICE_X77Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  SCK_COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    SCK_COUNTER_reg[20]_i_1_n_5
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     2.025    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[23]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X77Y80         FDRE (Hold_fdre_C_D)         0.105     1.613    SCK_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SCK_COUNTER_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.506    CLK_IBUF_BUFG
    SLICE_X77Y77         FDRE                                         r  SCK_COUNTER_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y77         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SCK_COUNTER_reg[11]/Q
                         net (fo=2, routed)           0.119     1.767    SCK_COUNTER_reg[11]
    SLICE_X77Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  SCK_COUNTER_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    SCK_COUNTER_reg[8]_i_1_n_5
    SLICE_X77Y77         FDRE                                         r  SCK_COUNTER_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     2.022    CLK_IBUF_BUFG
    SLICE_X77Y77         FDRE                                         r  SCK_COUNTER_reg[11]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X77Y77         FDRE (Hold_fdre_C_D)         0.105     1.611    SCK_COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SCK_COUNTER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.504    CLK_IBUF_BUFG
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y76         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  SCK_COUNTER_reg[7]/Q
                         net (fo=2, routed)           0.119     1.765    SCK_COUNTER_reg[7]
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  SCK_COUNTER_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    SCK_COUNTER_reg[4]_i_1_n_5
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.020    CLK_IBUF_BUFG
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[7]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X77Y76         FDRE (Hold_fdre_C_D)         0.105     1.609    SCK_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SCK_COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.506    CLK_IBUF_BUFG
    SLICE_X77Y78         FDRE                                         r  SCK_COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y78         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SCK_COUNTER_reg[15]/Q
                         net (fo=2, routed)           0.119     1.767    SCK_COUNTER_reg[15]
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  SCK_COUNTER_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    SCK_COUNTER_reg[12]_i_1_n_5
    SLICE_X77Y78         FDRE                                         r  SCK_COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.023    CLK_IBUF_BUFG
    SLICE_X77Y78         FDRE                                         r  SCK_COUNTER_reg[15]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X77Y78         FDRE (Hold_fdre_C_D)         0.105     1.611    SCK_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SCK_COUNTER_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.507    CLK_IBUF_BUFG
    SLICE_X77Y79         FDRE                                         r  SCK_COUNTER_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  SCK_COUNTER_reg[19]/Q
                         net (fo=2, routed)           0.120     1.769    SCK_COUNTER_reg[19]
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  SCK_COUNTER_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    SCK_COUNTER_reg[16]_i_1_n_5
    SLICE_X77Y79         FDRE                                         r  SCK_COUNTER_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.024    CLK_IBUF_BUFG
    SLICE_X77Y79         FDRE                                         r  SCK_COUNTER_reg[19]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X77Y79         FDRE (Hold_fdre_C_D)         0.105     1.612    SCK_COUNTER_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SCK_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.503    CLK_IBUF_BUFG
    SLICE_X77Y75         FDRE                                         r  SCK_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y75         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  SCK_COUNTER_reg[3]/Q
                         net (fo=2, routed)           0.120     1.765    SCK_COUNTER_reg[3]
    SLICE_X77Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  SCK_COUNTER_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.873    SCK_COUNTER_reg[0]_i_2_n_5
    SLICE_X77Y75         FDRE                                         r  SCK_COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     2.019    CLK_IBUF_BUFG
    SLICE_X77Y75         FDRE                                         r  SCK_COUNTER_reg[3]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X77Y75         FDRE (Hold_fdre_C_D)         0.105     1.608    SCK_COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SCK_COUNTER_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.510    CLK_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  SCK_COUNTER_reg[31]/Q
                         net (fo=2, routed)           0.123     1.774    SCK_COUNTER_reg[31]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  SCK_COUNTER_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    SCK_COUNTER_reg[28]_i_1_n_5
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     2.027    CLK_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[31]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X77Y82         FDRE (Hold_fdre_C_D)         0.105     1.615    SCK_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SCK_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK_COUNTER_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.508    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  SCK_COUNTER_reg[20]/Q
                         net (fo=2, routed)           0.116     1.766    SCK_COUNTER_reg[20]
    SLICE_X77Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  SCK_COUNTER_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    SCK_COUNTER_reg[20]_i_1_n_8
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     2.025    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[20]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X77Y80         FDRE (Hold_fdre_C_D)         0.105     1.613    SCK_COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X74Y78    FSM_onehot_PS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X72Y77    FSM_onehot_PS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X74Y78    FSM_onehot_PS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y75    SCK_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y77    SCK_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y77    SCK_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y78    SCK_COUNTER_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y78    SCK_COUNTER_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y78    SCK_COUNTER_reg[14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X74Y78    FSM_onehot_PS_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X74Y78    FSM_onehot_PS_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X72Y77    FSM_onehot_PS_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X72Y77    FSM_onehot_PS_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y78    FSM_onehot_PS_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y78    FSM_onehot_PS_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y75    SCK_COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y75    SCK_COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y77    SCK_COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y77    SCK_COUNTER_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X74Y78    FSM_onehot_PS_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X74Y78    FSM_onehot_PS_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X72Y77    FSM_onehot_PS_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X72Y77    FSM_onehot_PS_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y78    FSM_onehot_PS_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y78    FSM_onehot_PS_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y75    SCK_COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y75    SCK_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y77    SCK_COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y77    SCK_COUNTER_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MOUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.403ns  (logic 4.455ns (39.063%)  route 6.949ns (60.937%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.504     5.981    RESET_IBUF
    SLICE_X74Y74         LUT2 (Prop_lut2_I1_O)        0.152     6.133 r  MOUT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.445     8.579    MOUT_OBUF[7]
    M4                   OBUF (Prop_obuf_I_O)         2.825    11.403 r  MOUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.403    MOUT[7]
    M4                                                                r  MOUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.294ns  (logic 4.455ns (39.446%)  route 6.839ns (60.554%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.514     5.991    RESET_IBUF
    SLICE_X74Y74         LUT2 (Prop_lut2_I1_O)        0.150     6.141 r  MOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.325     8.467    MOUT_OBUF[5]
    R1                   OBUF (Prop_obuf_I_O)         2.828    11.294 r  MOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.294    MOUT[5]
    R1                                                                r  MOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.215ns  (logic 4.441ns (39.595%)  route 6.775ns (60.405%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.249     5.726    RESET_IBUF
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.116     5.842 r  MOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.526     8.368    MOUT_OBUF[1]
    R6                   OBUF (Prop_obuf_I_O)         2.847    11.215 r  MOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.215    MOUT[1]
    R6                                                                r  MOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.113ns  (logic 4.227ns (38.032%)  route 6.887ns (61.968%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.514     5.991    RESET_IBUF
    SLICE_X74Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.115 r  MOUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.373     8.488    MOUT_OBUF[4]
    T1                   OBUF (Prop_obuf_I_O)         2.625    11.113 r  MOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.113    MOUT[4]
    T1                                                                r  MOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.094ns  (logic 4.422ns (39.857%)  route 6.672ns (60.143%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.112     5.590    RESET_IBUF
    SLICE_X74Y75         LUT2 (Prop_lut2_I1_O)        0.116     5.706 r  MOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.560     8.266    MOUT_OBUF[3]
    M6                   OBUF (Prop_obuf_I_O)         2.828    11.094 r  MOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.094    MOUT[3]
    M6                                                                r  MOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.046ns  (logic 4.214ns (38.147%)  route 6.832ns (61.853%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.504     5.981    RESET_IBUF
    SLICE_X74Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  MOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.329     8.434    MOUT_OBUF[6]
    N4                   OBUF (Prop_obuf_I_O)         2.612    11.046 r  MOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.046    MOUT[6]
    N4                                                                r  MOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MOUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.908ns  (logic 4.478ns (41.048%)  route 6.431ns (58.952%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.026     5.504    RESET_IBUF
    SLICE_X74Y75         LUT2 (Prop_lut2_I1_O)        0.150     5.654 r  MOUT_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.404     8.058    MOUT_OBUF[9]
    P2                   OBUF (Prop_obuf_I_O)         2.850    10.908 r  MOUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.908    MOUT[9]
    P2                                                                r  MOUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.870ns  (logic 4.235ns (38.961%)  route 6.635ns (61.039%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.249     5.726    RESET_IBUF
    SLICE_X74Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.850 r  MOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.386     8.237    MOUT_OBUF[0]
    R5                   OBUF (Prop_obuf_I_O)         2.634    10.870 r  MOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.870    MOUT[0]
    R5                                                                r  MOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.755ns  (logic 4.221ns (39.247%)  route 6.534ns (60.753%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.112     5.590    RESET_IBUF
    SLICE_X74Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.714 r  MOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.422     8.136    MOUT_OBUF[2]
    N6                   OBUF (Prop_obuf_I_O)         2.620    10.755 r  MOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.755    MOUT[2]
    N6                                                                r  MOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MOUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.589ns  (logic 4.224ns (39.893%)  route 6.365ns (60.107%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.026     5.504    RESET_IBUF
    SLICE_X74Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.628 r  MOUT_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.339     7.967    MOUT_OBUF[8]
    R2                   OBUF (Prop_obuf_I_O)         2.623    10.589 r  MOUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.589    MOUT[8]
    R2                                                                r  MOUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_REG_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            MOUT_REG_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.158ns (55.735%)  route 0.125ns (44.265%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y76         LDCE                         0.000     0.000 r  MISO_REG_reg[7]/G
    SLICE_X73Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MISO_REG_reg[7]/Q
                         net (fo=2, routed)           0.125     0.283    p_0_in[6]
    SLICE_X74Y75         LDCE                                         r  MOUT_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO_REG_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            MOUT_REG_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.178ns (53.447%)  route 0.155ns (46.553%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y76         LDCE                         0.000     0.000 r  MISO_REG_reg[6]/G
    SLICE_X74Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MISO_REG_reg[6]/Q
                         net (fo=2, routed)           0.155     0.333    p_0_in[5]
    SLICE_X74Y75         LDCE                                         r  MOUT_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO_REG_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            MOUT_REG_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.158ns (42.747%)  route 0.212ns (57.253%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         LDCE                         0.000     0.000 r  MISO_REG_reg[4]/G
    SLICE_X75Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MISO_REG_reg[4]/Q
                         net (fo=2, routed)           0.212     0.370    p_0_in[3]
    SLICE_X74Y74         LDCE                                         r  MOUT_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO_REG_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            MOUT_REG_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.158ns (39.466%)  route 0.242ns (60.534%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         LDCE                         0.000     0.000 r  MISO_REG_reg[5]/G
    SLICE_X75Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MISO_REG_reg[5]/Q
                         net (fo=2, routed)           0.242     0.400    p_0_in[4]
    SLICE_X74Y74         LDCE                                         r  MOUT_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO_REG_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MOUT_REG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.178ns (42.567%)  route 0.240ns (57.433%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y76         LDCE                         0.000     0.000 r  MISO_REG_reg[0]/G
    SLICE_X74Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MISO_REG_reg[0]/Q
                         net (fo=2, routed)           0.240     0.418    p_0_in[7]
    SLICE_X74Y75         LDCE                                         r  MOUT_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO_REG_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            MOUT_REG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.178ns (42.435%)  route 0.241ns (57.565%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y76         LDCE                         0.000     0.000 r  MISO_REG_reg[1]/G
    SLICE_X74Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MISO_REG_reg[1]/Q
                         net (fo=2, routed)           0.241     0.419    p_0_in[0]
    SLICE_X74Y75         LDCE                                         r  MOUT_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO_REG_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            MISO_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.201ns (46.580%)  route 0.231ns (53.420%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         LDCE                         0.000     0.000 r  MISO_REG_reg[5]/G
    SLICE_X75Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MISO_REG_reg[5]/Q
                         net (fo=2, routed)           0.231     0.389    p_0_in[4]
    SLICE_X75Y77         LUT2 (Prop_lut2_I1_O)        0.043     0.432 r  MISO_REG_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.432    MISO_REG[4]
    SLICE_X75Y77         LDCE                                         r  MISO_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_COUNTER_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            DATA_COUNTER_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.203ns (46.584%)  route 0.233ns (53.416%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y78         LDCE                         0.000     0.000 r  DATA_COUNTER_reg[4]/G
    SLICE_X72Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  DATA_COUNTER_reg[4]/Q
                         net (fo=41, routed)          0.233     0.391    DATA_COUNTER[4]
    SLICE_X72Y78         LUT5 (Prop_lut5_I2_O)        0.045     0.436 r  DATA_COUNTER_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.436    DATA_COUNTER__0[4]
    SLICE_X72Y78         LDCE                                         r  DATA_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_COUNTER_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            DATA_COUNTER_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.203ns (46.282%)  route 0.236ns (53.718%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y78         LDCE                         0.000     0.000 r  DATA_COUNTER_reg[4]/G
    SLICE_X72Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  DATA_COUNTER_reg[4]/Q
                         net (fo=41, routed)          0.236     0.394    DATA_COUNTER[4]
    SLICE_X72Y78         LUT5 (Prop_lut5_I2_O)        0.045     0.439 r  DATA_COUNTER_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.439    DATA_COUNTER__0[3]
    SLICE_X72Y78         LDCE                                         r  DATA_COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO_REG_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            MOUT_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.178ns (39.451%)  route 0.273ns (60.549%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y76         LDCE                         0.000     0.000 r  MISO_REG_reg[2]/G
    SLICE_X74Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MISO_REG_reg[2]/Q
                         net (fo=2, routed)           0.273     0.451    p_0_in[1]
    SLICE_X74Y74         LDCE                                         r  MOUT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCK_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.326ns  (logic 3.142ns (59.005%)  route 2.183ns (40.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.703     5.306    CLK_IBUF_BUFG
    SLICE_X76Y78         FDRE                                         r  SCK_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y78         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  SCK_REG_reg/Q
                         net (fo=2, routed)           2.183     8.007    SCK_OBUF
    N5                   OBUF (Prop_obuf_I_O)         2.624    10.632 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000    10.632    SCK
    N5                                                                r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.580ns  (logic 0.580ns (16.199%)  route 3.000ns (83.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698     5.301    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          1.923     7.680    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.804 r  DATA_COUNTER_reg[27]_i_1/O
                         net (fo=1, routed)           1.077     8.881    DATA_COUNTER__0[27]
    SLICE_X73Y84         LDCE                                         r  DATA_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.310ns  (logic 0.580ns (17.522%)  route 2.730ns (82.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698     5.301    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          2.074     7.831    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y85         LUT5 (Prop_lut5_I0_O)        0.124     7.955 r  DATA_COUNTER_reg[31]_i_1/O
                         net (fo=1, routed)           0.656     8.611    DATA_COUNTER__0[31]
    SLICE_X73Y85         LDCE                                         r  DATA_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.204ns  (logic 0.580ns (18.100%)  route 2.624ns (81.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698     5.301    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          1.680     7.437    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y85         LUT5 (Prop_lut5_I0_O)        0.124     7.561 r  DATA_COUNTER_reg[29]_i_1/O
                         net (fo=1, routed)           0.944     8.505    DATA_COUNTER__0[29]
    SLICE_X73Y85         LDCE                                         r  DATA_COUNTER_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.107ns  (logic 0.580ns (18.666%)  route 2.527ns (81.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698     5.301    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          1.583     7.340    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.464 r  DATA_COUNTER_reg[13]_i_1/O
                         net (fo=1, routed)           0.944     8.408    DATA_COUNTER__0[13]
    SLICE_X73Y81         LDCE                                         r  DATA_COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.986ns  (logic 0.580ns (19.423%)  route 2.406ns (80.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698     5.301    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          1.383     7.139    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.263 r  DATA_COUNTER_reg[15]_i_1/O
                         net (fo=1, routed)           1.024     8.287    DATA_COUNTER__0[15]
    SLICE_X73Y81         LDCE                                         r  DATA_COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.969ns  (logic 0.580ns (19.533%)  route 2.389ns (80.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698     5.301    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          1.580     7.336    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X74Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.460 r  DATA_COUNTER_reg[23]_i_1/O
                         net (fo=1, routed)           0.810     8.270    DATA_COUNTER__0[23]
    SLICE_X73Y83         LDCE                                         r  DATA_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.957ns  (logic 0.580ns (19.613%)  route 2.377ns (80.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698     5.301    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          1.571     7.327    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X74Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.451 r  DATA_COUNTER_reg[22]_i_1/O
                         net (fo=1, routed)           0.807     8.258    DATA_COUNTER__0[22]
    SLICE_X73Y83         LDCE                                         r  DATA_COUNTER_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 0.580ns (19.891%)  route 2.336ns (80.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698     5.301    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          1.680     7.437    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.561 r  DATA_COUNTER_reg[26]_i_1/O
                         net (fo=1, routed)           0.656     8.217    DATA_COUNTER__0[26]
    SLICE_X73Y84         LDCE                                         r  DATA_COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.725ns  (logic 0.580ns (21.283%)  route 2.145ns (78.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698     5.301    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          1.533     7.290    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.414 r  DATA_COUNTER_reg[24]_i_1/O
                         net (fo=1, routed)           0.612     8.026    DATA_COUNTER__0[24]
    SLICE_X72Y83         LDCE                                         r  DATA_COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.141ns (36.476%)  route 0.246ns (63.524%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.504    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          0.246     1.891    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X73Y77         LDCE                                         r  FSM_onehot_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_Done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.209ns (51.609%)  route 0.196ns (48.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.506    CLK_IBUF_BUFG
    SLICE_X74Y78         FDCE                                         r  FSM_onehot_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  FSM_onehot_PS_reg[2]/Q
                         net (fo=15, routed)          0.196     1.866    MOUT_REG__0
    SLICE_X75Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.911 r  M_Done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.911    M_Done_reg_i_1_n_1
    SLICE_X75Y78         LDCE                                         r  M_Done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.186ns (40.277%)  route 0.276ns (59.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.504    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          0.276     1.921    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y78         LUT5 (Prop_lut5_I0_O)        0.045     1.966 r  DATA_COUNTER_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.966    DATA_COUNTER__0[2]
    SLICE_X72Y78         LDCE                                         r  DATA_COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.183ns (38.959%)  route 0.287ns (61.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.504    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          0.287     1.932    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y78         LUT5 (Prop_lut5_I0_O)        0.042     1.974 r  DATA_COUNTER_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.974    DATA_COUNTER__0[1]
    SLICE_X72Y78         LDCE                                         r  DATA_COUNTER_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MISO_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.190ns (38.612%)  route 0.302ns (61.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.504    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          0.302     1.947    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X75Y77         LUT2 (Prop_lut2_I0_O)        0.049     1.996 r  MISO_REG_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.996    MISO_REG[4]
    SLICE_X75Y77         LDCE                                         r  MISO_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI_REG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.209ns (42.442%)  route 0.283ns (57.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.506    CLK_IBUF_BUFG
    SLICE_X74Y78         FDPE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.670 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=19, routed)          0.283     1.954    FSM_onehot_PS_reg_n_1_[0]
    SLICE_X76Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  MOSI_REG_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.999    MOSI_REG__0[1]
    SLICE_X76Y75         LDCE                                         r  MOSI_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.186ns (35.307%)  route 0.341ns (64.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.504    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          0.341     1.986    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y78         LUT5 (Prop_lut5_I0_O)        0.045     2.031 r  DATA_COUNTER_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.031    DATA_COUNTER__0[4]
    SLICE_X72Y78         LDCE                                         r  DATA_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_COUNTER_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.186ns (35.128%)  route 0.343ns (64.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.504    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=56, routed)          0.343     1.989    FSM_onehot_PS_reg_n_1_[1]
    SLICE_X72Y78         LUT5 (Prop_lut5_I0_O)        0.045     2.034 r  DATA_COUNTER_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.034    DATA_COUNTER__0[3]
    SLICE_X72Y78         LDCE                                         r  DATA_COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCK_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.209ns (38.608%)  route 0.332ns (61.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.506    CLK_IBUF_BUFG
    SLICE_X76Y78         FDRE                                         r  SCK_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y78         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  SCK_DONE_reg/Q
                         net (fo=8, routed)           0.231     1.901    SCK_DONE
    SLICE_X75Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.946 r  MOSI_reg_i_1/O
                         net (fo=1, routed)           0.101     2.048    MOSI_reg_i_1_n_1
    SLICE_X76Y77         LDCE                                         r  MOSI_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_Ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.209ns (38.350%)  route 0.336ns (61.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.506    CLK_IBUF_BUFG
    SLICE_X74Y78         FDPE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.670 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=19, routed)          0.227     1.897    FSM_onehot_PS_reg_n_1_[0]
    SLICE_X75Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.942 r  M_Ready_reg_i_1/O
                         net (fo=1, routed)           0.109     2.051    M_Ready_reg_i_1_n_1
    SLICE_X75Y75         LDCE                                         r  M_Ready_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.692ns  (logic 1.478ns (25.960%)  route 4.214ns (74.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.214     5.692    RESET_IBUF
    SLICE_X74Y78         FDPE                                         f  FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.585     5.008    CLK_IBUF_BUFG
    SLICE_X74Y78         FDPE                                         r  FSM_onehot_PS_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.692ns  (logic 1.478ns (25.960%)  route 4.214ns (74.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          4.214     5.692    RESET_IBUF
    SLICE_X74Y78         FDCE                                         f  FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.585     5.008    CLK_IBUF_BUFG
    SLICE_X74Y78         FDCE                                         r  FSM_onehot_PS_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.407ns  (logic 1.478ns (27.327%)  route 3.929ns (72.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=28, routed)          3.929     5.407    RESET_IBUF
    SLICE_X72Y77         FDCE                                         f  FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.581     5.004    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 MIN[1]
                            (input port)
  Destination:            SCK_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.106ns (30.215%)  route 2.555ns (69.785%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  MIN[1] (IN)
                         net (fo=0)                   0.000     0.000    MIN[1]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  MIN_IBUF[1]_inst/O
                         net (fo=2, routed)           2.555     3.537    MIN_IBUF[1]
    SLICE_X76Y78         LUT6 (Prop_lut6_I4_O)        0.124     3.661 r  SCK_REG_i_1/O
                         net (fo=1, routed)           0.000     3.661    SCK_REG_i_1_n_1
    SLICE_X76Y78         FDRE                                         r  SCK_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.585     5.008    CLK_IBUF_BUFG
    SLICE_X76Y78         FDRE                                         r  SCK_REG_reg/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.991ns  (logic 0.973ns (32.531%)  route 2.018ns (67.469%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  SCK_EN_reg/Q
                         net (fo=3, routed)           1.001     1.850    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.974 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          1.017     2.991    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589     5.012    CLK_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[28]/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.991ns  (logic 0.973ns (32.531%)  route 2.018ns (67.469%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  SCK_EN_reg/Q
                         net (fo=3, routed)           1.001     1.850    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.974 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          1.017     2.991    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589     5.012    CLK_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[29]/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.991ns  (logic 0.973ns (32.531%)  route 2.018ns (67.469%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  SCK_EN_reg/Q
                         net (fo=3, routed)           1.001     1.850    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.974 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          1.017     2.991    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589     5.012    CLK_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[30]/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.991ns  (logic 0.973ns (32.531%)  route 2.018ns (67.469%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  SCK_EN_reg/Q
                         net (fo=3, routed)           1.001     1.850    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.974 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          1.017     2.991    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589     5.012    CLK_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  SCK_COUNTER_reg[31]/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.841ns  (logic 0.973ns (34.254%)  route 1.868ns (65.746%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  SCK_EN_reg/Q
                         net (fo=3, routed)           1.001     1.850    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.974 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.867     2.841    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.586     5.009    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[20]/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.841ns  (logic 0.973ns (34.254%)  route 1.868ns (65.746%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  SCK_EN_reg/Q
                         net (fo=3, routed)           1.001     1.850    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.974 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.867     2.841    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.586     5.009    CLK_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  SCK_COUNTER_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_NS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.424%)  route 0.122ns (43.576%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y77         LDCE                         0.000     0.000 r  FSM_onehot_NS_reg[1]/G
    SLICE_X73Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_NS_reg[1]/Q
                         net (fo=1, routed)           0.122     0.280    FSM_onehot_NS_reg_n_1_[1]
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     2.019    CLK_IBUF_BUFG
    SLICE_X72Y77         FDCE                                         r  FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 FSM_onehot_NS_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_PS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.158ns (48.047%)  route 0.171ns (51.953%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y77         LDCE                         0.000     0.000 r  FSM_onehot_NS_reg[2]/G
    SLICE_X73Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_NS_reg[2]/Q
                         net (fo=1, routed)           0.171     0.329    FSM_onehot_NS_reg_n_1_[2]
    SLICE_X74Y78         FDCE                                         r  FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.023    CLK_IBUF_BUFG
    SLICE_X74Y78         FDCE                                         r  FSM_onehot_PS_reg[2]/C

Slack:                    inf
  Source:                 FSM_onehot_NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.158ns (43.305%)  route 0.207ns (56.695%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y77         LDCE                         0.000     0.000 r  FSM_onehot_NS_reg[0]/G
    SLICE_X73Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_NS_reg[0]/Q
                         net (fo=1, routed)           0.207     0.365    FSM_onehot_NS_reg_n_1_[0]
    SLICE_X74Y78         FDPE                                         r  FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.023    CLK_IBUF_BUFG
    SLICE_X74Y78         FDPE                                         r  FSM_onehot_PS_reg[0]/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.296ns (56.187%)  route 0.231ns (43.813%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  SCK_EN_reg/Q
                         net (fo=3, routed)           0.231     0.482    SCK_EN
    SLICE_X76Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.527 r  SCK_REG_i_1/O
                         net (fo=1, routed)           0.000     0.527    SCK_REG_i_1_n_1
    SLICE_X76Y78         FDRE                                         r  SCK_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.023    CLK_IBUF_BUFG
    SLICE_X76Y78         FDRE                                         r  SCK_REG_reg/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_DONE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.296ns (45.211%)  route 0.359ns (54.789%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  SCK_EN_reg/Q
                         net (fo=3, routed)           0.359     0.610    SCK_EN
    SLICE_X76Y78         LUT6 (Prop_lut6_I3_O)        0.045     0.655 r  SCK_DONE_i_1/O
                         net (fo=1, routed)           0.000     0.655    SCK_DONE_i_1_n_1
    SLICE_X76Y78         FDRE                                         r  SCK_DONE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.023    CLK_IBUF_BUFG
    SLICE_X76Y78         FDRE                                         r  SCK_DONE_reg/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.296ns (35.176%)  route 0.545ns (64.824%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 f  SCK_EN_reg/Q
                         net (fo=3, routed)           0.391     0.642    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.045     0.687 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.155     0.841    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.020    CLK_IBUF_BUFG
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[4]/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.296ns (35.176%)  route 0.545ns (64.824%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 f  SCK_EN_reg/Q
                         net (fo=3, routed)           0.391     0.642    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.045     0.687 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.155     0.841    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.020    CLK_IBUF_BUFG
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[5]/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.296ns (35.176%)  route 0.545ns (64.824%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 f  SCK_EN_reg/Q
                         net (fo=3, routed)           0.391     0.642    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.045     0.687 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.155     0.841    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.020    CLK_IBUF_BUFG
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[6]/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.296ns (35.176%)  route 0.545ns (64.824%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 f  SCK_EN_reg/Q
                         net (fo=3, routed)           0.391     0.642    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.045     0.687 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.155     0.841    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.020    CLK_IBUF_BUFG
    SLICE_X77Y76         FDRE                                         r  SCK_COUNTER_reg[7]/C

Slack:                    inf
  Source:                 SCK_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            SCK_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.296ns (31.764%)  route 0.636ns (68.236%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         LDCE                         0.000     0.000 r  SCK_EN_reg/G
    SLICE_X74Y77         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 f  SCK_EN_reg/Q
                         net (fo=3, routed)           0.391     0.642    SCK_EN
    SLICE_X76Y77         LUT4 (Prop_lut4_I0_O)        0.045     0.687 r  SCK_COUNTER[0]_i_1/O
                         net (fo=32, routed)          0.245     0.932    SCK_COUNTER[0]_i_1_n_1
    SLICE_X77Y78         FDRE                                         r  SCK_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.023    CLK_IBUF_BUFG
    SLICE_X77Y78         FDRE                                         r  SCK_COUNTER_reg[12]/C





