 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.61	  vpr	  57.25 MiB	  	  -1	  -1	  0.07	  17368	  1	  0.03	  -1	  -1	  29984	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  58620	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  18.5 MiB	  0.00	  6	  9	  6	  3	  0	  57.2 MiB	  0.00	  0.00	  0.55447	  -0.91031	  -0.55447	  0.55447	  0.00	  1.6807e-05	  1.1824e-05	  0.000119813	  9.1115e-05	  -1	  -1	  -1	  -1	  -1	  2	  4	  18000	  18000	  14049.7	  1561.07	  0.00	  0.0015798	  0.00147928	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.59	  vpr	  57.21 MiB	  	  -1	  -1	  0.08	  17320	  1	  0.03	  -1	  -1	  30044	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  58584	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  18.6 MiB	  0.00	  9	  9	  5	  2	  2	  57.2 MiB	  0.00	  0.00	  0.48631	  -0.91031	  -0.48631	  0.48631	  0.00	  1.8256e-05	  1.1481e-05	  0.000119179	  8.8895e-05	  -1	  -1	  -1	  -1	  -1	  4	  1	  18000	  18000	  15707.9	  1745.32	  0.00	  0.00156657	  0.00148701	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  38.32	  parmys	  205.31 MiB	  	  -1	  -1	  31.78	  210240	  2	  1.22	  -1	  -1	  54528	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  60600	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  19.7 MiB	  0.04	  31	  86316	  62145	  3320	  20851	  59.2 MiB	  0.16	  0.00	  1.49664	  -15.0848	  -1.49664	  1.49664	  0.00	  0.000581684	  0.000550637	  0.0478501	  0.0452811	  -1	  -1	  -1	  -1	  -1	  50	  5	  3.042e+06	  2.79e+06	  863192.	  3836.41	  0.01	  0.0572937	  0.0539594	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  154	  9	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  38.38	  parmys	  205.27 MiB	  	  -1	  -1	  31.80	  210196	  2	  1.48	  -1	  -1	  54476	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  60720	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  19.7 MiB	  0.04	  33	  86316	  61936	  3548	  20832	  59.3 MiB	  0.13	  0.00	  1.51877	  -14.6769	  -1.51877	  1.51877	  0.00	  0.00039327	  0.000370069	  0.0328101	  0.030775	  -1	  -1	  -1	  -1	  -1	  59	  7	  3.042e+06	  2.79e+06	  892591.	  3967.07	  0.01	  0.0420611	  0.0392993	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  153	  10	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.64	  vpr	  62.86 MiB	  	  -1	  -1	  0.10	  17484	  1	  0.03	  -1	  -1	  30080	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  64368	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  24.2 MiB	  0.00	  6	  9	  6	  2	  1	  62.9 MiB	  0.00	  0.00	  0.55247	  -0.90831	  -0.55247	  0.55247	  0.00	  1.8165e-05	  1.317e-05	  0.000125618	  9.4159e-05	  -1	  -1	  -1	  -1	  -1	  2	  2	  53894	  53894	  12370.0	  1374.45	  0.00	  0.00159727	  0.00150396	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.64	  vpr	  62.82 MiB	  	  -1	  -1	  0.10	  17360	  1	  0.02	  -1	  -1	  29972	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  64332	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  24.1 MiB	  0.01	  9	  9	  5	  2	  2	  62.8 MiB	  0.00	  0.00	  0.48631	  -0.90831	  -0.48631	  0.48631	  0.00	  1.693e-05	  1.0549e-05	  0.000124748	  8.9675e-05	  -1	  -1	  -1	  -1	  -1	  8	  1	  53894	  53894	  14028.3	  1558.70	  0.00	  0.00264161	  0.002541	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  7.90	  vpr	  70.32 MiB	  	  -1	  -1	  1.65	  25700	  2	  0.23	  -1	  -1	  33916	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  72008	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  29.8 MiB	  0.49	  8857	  212225	  75880	  124970	  11375	  70.3 MiB	  1.71	  0.02	  3.97422	  -4305.11	  -3.97422	  3.97422	  0.00	  0.00572888	  0.00511108	  0.585707	  0.519764	  -1	  -1	  -1	  -1	  -1	  12735	  10	  4.25198e+07	  1.05374e+07	  2.96205e+06	  3778.13	  0.46	  0.855078	  0.77478	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  15	  938	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  7.81	  vpr	  70.43 MiB	  	  -1	  -1	  1.46	  26084	  2	  0.15	  -1	  -1	  33892	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  72124	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  29.8 MiB	  0.58	  9179	  216459	  74948	  128246	  13265	  70.4 MiB	  1.73	  0.01	  3.98529	  -3456.75	  -3.98529	  3.98529	  0.00	  0.00402513	  0.00355029	  0.622817	  0.553567	  -1	  -1	  -1	  -1	  -1	  13300	  12	  4.25198e+07	  1.05374e+07	  3.02951e+06	  3864.17	  0.44	  0.790802	  0.707413	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  14	  939	 
