// Seed: 1483559543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output logic id_2,
    input tri1 id_3
);
  always @(posedge -1 == 1 or posedge id_1)
    if ("")
      if (-1'b0) id_2 = id_3;
      else id_2 <= id_0;
    else begin : LABEL_0
      assign id_2 = id_1 + id_1;
      id_2 <= id_0;
    end
  wire id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
