Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jul 18 17:31:32 2025
| Host         : DESKTOP-0DQBFK7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Voltimetro_timing_summary_routed.rpt -pb Voltimetro_timing_summary_routed.pb -rpx Voltimetro_timing_summary_routed.rpx -warn_on_violation
| Design       : Voltimetro
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  90          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (214)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_volti (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: CONT_2B/cont_bin10[1].etapa_1.ffdN/q_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (214)
--------------------------------------------------
 There are 214 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  219          inf        0.000                      0                  219           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           219 Endpoints
Min Delay           219 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_vga/sincronismo_vertical/cont525/cont_bin10[8].etapa_1.ffdN/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.759ns  (logic 5.256ns (41.193%)  route 7.503ns (58.807%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  VGA_vga/sincronismo_vertical/cont525/cont_bin10[8].etapa_1.ffdN/q_o_reg/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_vga/sincronismo_vertical/cont525/cont_bin10[8].etapa_1.ffdN/q_o_reg/Q
                         net (fo=8, routed)           1.196     1.714    VGA_vga/sincronismo_vertical/cont525/cont_bin10[9].etapa_1.ffdN/cont_v_vga[2]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.152     1.866 r  VGA_vga/sincronismo_vertical/cont525/cont_bin10[9].etapa_1.ffdN/r_o_OBUF_inst_i_20/O
                         net (fo=4, routed)           0.800     2.667    REGISTRO/reg1/ffd2/r_o_OBUF_inst_i_7_1
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.332     2.999 r  REGISTRO/reg1/ffd2/r_o_OBUF_inst_i_17/O
                         net (fo=16, routed)          1.227     4.226    REGISTRO/reg1/ffd1/r_o_OBUF_inst_i_11_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I3_O)        0.150     4.376 r  REGISTRO/reg1/ffd1/r_o_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.452     4.828    REGISTRO/reg1/ffd1/r_o_OBUF_inst_i_25_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.328     5.156 r  REGISTRO/reg1/ffd1/r_o_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.799     5.955    REGISTRO/reg1/ffd1/data7
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.079 r  REGISTRO/reg1/ffd1/r_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.810     6.890    VGA_vga/sincronismo_horizontal/cont800/cont_bin10[4].etapa_1.ffdN/g_o_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.014 r  VGA_vga/sincronismo_horizontal/cont800/cont_bin10[4].etapa_1.ffdN/r_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.218     9.231    g_o_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528    12.759 r  r_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.759    r_o
    G13                                                               r  r_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_vga/sincronismo_vertical/cont525/cont_bin10[8].etapa_1.ffdN/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.461ns  (logic 5.297ns (42.506%)  route 7.164ns (57.494%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  VGA_vga/sincronismo_vertical/cont525/cont_bin10[8].etapa_1.ffdN/q_o_reg/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_vga/sincronismo_vertical/cont525/cont_bin10[8].etapa_1.ffdN/q_o_reg/Q
                         net (fo=8, routed)           1.196     1.714    VGA_vga/sincronismo_vertical/cont525/cont_bin10[9].etapa_1.ffdN/cont_v_vga[2]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.152     1.866 r  VGA_vga/sincronismo_vertical/cont525/cont_bin10[9].etapa_1.ffdN/r_o_OBUF_inst_i_20/O
                         net (fo=4, routed)           0.800     2.667    REGISTRO/reg1/ffd2/r_o_OBUF_inst_i_7_1
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.332     2.999 r  REGISTRO/reg1/ffd2/r_o_OBUF_inst_i_17/O
                         net (fo=16, routed)          1.227     4.226    REGISTRO/reg1/ffd1/r_o_OBUF_inst_i_11_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I3_O)        0.150     4.376 r  REGISTRO/reg1/ffd1/r_o_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.452     4.828    REGISTRO/reg1/ffd1/r_o_OBUF_inst_i_25_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.328     5.156 r  REGISTRO/reg1/ffd1/r_o_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.799     5.955    REGISTRO/reg1/ffd1/data7
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.079 r  REGISTRO/reg1/ffd1/r_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.810     6.890    VGA_vga/sincronismo_horizontal/cont800/cont_bin10[4].etapa_1.ffdN/g_o_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.014 r  VGA_vga/sincronismo_horizontal/cont800/cont_bin10[4].etapa_1.ffdN/r_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.879     8.892    g_o_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569    12.461 r  g_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.461    g_o
    B11                                                               r  g_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_vga/sincronismo_vertical/ffdvsync/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.086ns (54.295%)  route 3.439ns (45.705%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  VGA_vga/sincronismo_vertical/ffdvsync/q_o_reg/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VGA_vga/sincronismo_vertical/ffdvsync/q_o_reg/Q
                         net (fo=2, routed)           1.096     1.552    VGA_vga/sincronismo_vertical/ffdvsync/q_o_reg_0
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     1.676 r  VGA_vga/sincronismo_vertical/ffdvsync/vs_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.343     4.019    vs_o_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.506     7.525 r  vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.525    vs_o
    K16                                                               r  vs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFD_ENTRADA/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            voltaje_s
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.131ns  (logic 4.120ns (57.780%)  route 3.011ns (42.220%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE                         0.000     0.000 r  FFD_ENTRADA/q_o_reg/C
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FFD_ENTRADA/q_o_reg/Q
                         net (fo=7, routed)           0.665     1.121    FFD_ENTRADA/q_o
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.245 r  FFD_ENTRADA/voltaje_s_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.345     3.591    voltaje_s_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.540     7.131 r  voltaje_s_OBUF_inst/O
                         net (fo=0)                   0.000     7.131    voltaje_s
    F3                                                                r  voltaje_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFD_ENTRADA/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONT_1S/bcd6/FF0/q_o_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 0.952ns (13.911%)  route 5.892ns (86.089%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE                         0.000     0.000 r  FFD_ENTRADA/q_o_reg/C
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFD_ENTRADA/q_o_reg/Q
                         net (fo=7, routed)           2.398     2.854    CONT_1S/bcd2/FF0/q_o
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     2.978 r  CONT_1S/bcd2/FF0/q_o_i_1__71/O
                         net (fo=6, routed)           1.173     4.151    CONT_1S/bcd3/FF1/p_7_in
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.275 r  CONT_1S/bcd3/FF1/q_o_i_1__70/O
                         net (fo=6, routed)           0.413     4.689    CONT_1S/bcd5/FF2/p_15_in
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.813 r  CONT_1S/bcd5/FF2/q_o_i_1__69/O
                         net (fo=5, routed)           0.801     5.613    CONT_1S/bcd7/FF1/p_23_in
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  CONT_1S/bcd7/FF1/q_o_i_1__68/O
                         net (fo=28, routed)          1.107     6.844    CONT_1S/bcd6/FF0/rst_bcd
    SLICE_X4Y84          FDRE                                         r  CONT_1S/bcd6/FF0/q_o_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFD_ENTRADA/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONT_1S/bcd6/FF1/q_o_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 0.952ns (13.911%)  route 5.892ns (86.089%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE                         0.000     0.000 r  FFD_ENTRADA/q_o_reg/C
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFD_ENTRADA/q_o_reg/Q
                         net (fo=7, routed)           2.398     2.854    CONT_1S/bcd2/FF0/q_o
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     2.978 r  CONT_1S/bcd2/FF0/q_o_i_1__71/O
                         net (fo=6, routed)           1.173     4.151    CONT_1S/bcd3/FF1/p_7_in
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.275 r  CONT_1S/bcd3/FF1/q_o_i_1__70/O
                         net (fo=6, routed)           0.413     4.689    CONT_1S/bcd5/FF2/p_15_in
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.813 r  CONT_1S/bcd5/FF2/q_o_i_1__69/O
                         net (fo=5, routed)           0.801     5.613    CONT_1S/bcd7/FF1/p_23_in
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  CONT_1S/bcd7/FF1/q_o_i_1__68/O
                         net (fo=28, routed)          1.107     6.844    CONT_1S/bcd6/FF1/rst_bcd
    SLICE_X4Y84          FDRE                                         r  CONT_1S/bcd6/FF1/q_o_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFD_ENTRADA/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONT_1S/bcd6/FF2/q_o_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 0.952ns (13.911%)  route 5.892ns (86.089%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE                         0.000     0.000 r  FFD_ENTRADA/q_o_reg/C
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFD_ENTRADA/q_o_reg/Q
                         net (fo=7, routed)           2.398     2.854    CONT_1S/bcd2/FF0/q_o
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     2.978 r  CONT_1S/bcd2/FF0/q_o_i_1__71/O
                         net (fo=6, routed)           1.173     4.151    CONT_1S/bcd3/FF1/p_7_in
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.275 r  CONT_1S/bcd3/FF1/q_o_i_1__70/O
                         net (fo=6, routed)           0.413     4.689    CONT_1S/bcd5/FF2/p_15_in
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.813 r  CONT_1S/bcd5/FF2/q_o_i_1__69/O
                         net (fo=5, routed)           0.801     5.613    CONT_1S/bcd7/FF1/p_23_in
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  CONT_1S/bcd7/FF1/q_o_i_1__68/O
                         net (fo=28, routed)          1.107     6.844    CONT_1S/bcd6/FF2/rst_bcd
    SLICE_X4Y84          FDRE                                         r  CONT_1S/bcd6/FF2/q_o_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFD_ENTRADA/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONT_1S/bcd6/FF3/q_o_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 0.952ns (13.911%)  route 5.892ns (86.089%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE                         0.000     0.000 r  FFD_ENTRADA/q_o_reg/C
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFD_ENTRADA/q_o_reg/Q
                         net (fo=7, routed)           2.398     2.854    CONT_1S/bcd2/FF0/q_o
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     2.978 r  CONT_1S/bcd2/FF0/q_o_i_1__71/O
                         net (fo=6, routed)           1.173     4.151    CONT_1S/bcd3/FF1/p_7_in
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.275 r  CONT_1S/bcd3/FF1/q_o_i_1__70/O
                         net (fo=6, routed)           0.413     4.689    CONT_1S/bcd5/FF2/p_15_in
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.813 r  CONT_1S/bcd5/FF2/q_o_i_1__69/O
                         net (fo=5, routed)           0.801     5.613    CONT_1S/bcd7/FF1/p_23_in
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  CONT_1S/bcd7/FF1/q_o_i_1__68/O
                         net (fo=28, routed)          1.107     6.844    CONT_1S/bcd6/FF3/rst_bcd
    SLICE_X4Y84          FDRE                                         r  CONT_1S/bcd6/FF3/q_o_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFD_ENTRADA/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONT_1S/bcd5/FF0/q_o_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.839ns  (logic 0.952ns (13.920%)  route 5.887ns (86.080%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE                         0.000     0.000 r  FFD_ENTRADA/q_o_reg/C
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFD_ENTRADA/q_o_reg/Q
                         net (fo=7, routed)           2.398     2.854    CONT_1S/bcd2/FF0/q_o
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     2.978 r  CONT_1S/bcd2/FF0/q_o_i_1__71/O
                         net (fo=6, routed)           1.173     4.151    CONT_1S/bcd3/FF1/p_7_in
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.275 r  CONT_1S/bcd3/FF1/q_o_i_1__70/O
                         net (fo=6, routed)           0.413     4.689    CONT_1S/bcd5/FF2/p_15_in
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.813 r  CONT_1S/bcd5/FF2/q_o_i_1__69/O
                         net (fo=5, routed)           0.801     5.613    CONT_1S/bcd7/FF1/p_23_in
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  CONT_1S/bcd7/FF1/q_o_i_1__68/O
                         net (fo=28, routed)          1.102     6.839    CONT_1S/bcd5/FF0/rst_bcd
    SLICE_X5Y84          FDRE                                         r  CONT_1S/bcd5/FF0/q_o_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFD_ENTRADA/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONT_1S/bcd5/FF1/q_o_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.839ns  (logic 0.952ns (13.920%)  route 5.887ns (86.080%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE                         0.000     0.000 r  FFD_ENTRADA/q_o_reg/C
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFD_ENTRADA/q_o_reg/Q
                         net (fo=7, routed)           2.398     2.854    CONT_1S/bcd2/FF0/q_o
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     2.978 r  CONT_1S/bcd2/FF0/q_o_i_1__71/O
                         net (fo=6, routed)           1.173     4.151    CONT_1S/bcd3/FF1/p_7_in
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124     4.275 r  CONT_1S/bcd3/FF1/q_o_i_1__70/O
                         net (fo=6, routed)           0.413     4.689    CONT_1S/bcd5/FF2/p_15_in
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.813 r  CONT_1S/bcd5/FF2/q_o_i_1__69/O
                         net (fo=5, routed)           0.801     5.613    CONT_1S/bcd7/FF1/p_23_in
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  CONT_1S/bcd7/FF1/q_o_i_1__68/O
                         net (fo=28, routed)          1.102     6.839    CONT_1S/bcd5/FF1/rst_bcd
    SLICE_X5Y84          FDRE                                         r  CONT_1S/bcd5/FF1/q_o_reg/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONT_1S/bcd6/FF3/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            REGISTRO/reg2/ffd3/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.222%)  route 0.129ns (47.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  CONT_1S/bcd6/FF3/q_o_reg/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONT_1S/bcd6/FF3/q_o_reg/Q
                         net (fo=4, routed)           0.129     0.270    REGISTRO/reg2/ffd3/q_bcd6[0]
    SLICE_X5Y85          FDRE                                         r  REGISTRO/reg2/ffd3/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT_1S/bcd6/FF1/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            REGISTRO/reg2/ffd1/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.050%)  route 0.141ns (49.950%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  CONT_1S/bcd6/FF1/q_o_reg/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONT_1S/bcd6/FF1/q_o_reg/Q
                         net (fo=5, routed)           0.141     0.282    REGISTRO/reg2/ffd1/q_bcd6[0]
    SLICE_X4Y85          FDRE                                         r  REGISTRO/reg2/ffd1/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT_1S/bcd5/FF1/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            REGISTRO/reg3/ffd1/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.629%)  route 0.143ns (50.371%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  CONT_1S/bcd5/FF1/q_o_reg/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONT_1S/bcd5/FF1/q_o_reg/Q
                         net (fo=6, routed)           0.143     0.284    REGISTRO/reg3/ffd1/q_bcd5[0]
    SLICE_X5Y85          FDRE                                         r  REGISTRO/reg3/ffd1/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT_BINARIO/cont33k/cont_bin10[13].etapa_1.ffdN/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONT_BINARIO/cont33k/cont_bin10[15].etapa_1.ffdN/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  CONT_BINARIO/cont33k/cont_bin10[13].etapa_1.ffdN/q_o_reg/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONT_BINARIO/cont33k/cont_bin10[13].etapa_1.ffdN/q_o_reg/Q
                         net (fo=5, routed)           0.098     0.239    CONT_BINARIO/cont33k/cont_bin10[15].etapa_1.ffdN/q_o_reg_4
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.284 r  CONT_BINARIO/cont33k/cont_bin10[15].etapa_1.ffdN/q_o_i_1__6/O
                         net (fo=1, routed)           0.000     0.284    CONT_BINARIO/cont33k/cont_bin10[15].etapa_1.ffdN/d_i4_out
    SLICE_X5Y87          FDRE                                         r  CONT_BINARIO/cont33k/cont_bin10[15].etapa_1.ffdN/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT_1S/bcd5/FF3/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            REGISTRO/reg3/ffd3/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.282%)  route 0.145ns (50.718%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  CONT_1S/bcd5/FF3/q_o_reg/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONT_1S/bcd5/FF3/q_o_reg/Q
                         net (fo=5, routed)           0.145     0.286    REGISTRO/reg3/ffd3/q_bcd5[0]
    SLICE_X5Y85          FDRE                                         r  REGISTRO/reg3/ffd3/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT_1S/bcd5/FF0/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            REGISTRO/reg3/ffd0/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.562%)  route 0.149ns (51.438%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  CONT_1S/bcd5/FF0/q_o_reg/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONT_1S/bcd5/FF0/q_o_reg/Q
                         net (fo=7, routed)           0.149     0.290    REGISTRO/reg3/ffd0/q_bcd5[0]
    SLICE_X5Y85          FDRE                                         r  REGISTRO/reg3/ffd0/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT_1S/bcd7/FF3/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            REGISTRO/reg1/ffd3/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (55.013%)  route 0.134ns (44.987%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE                         0.000     0.000 r  CONT_1S/bcd7/FF3/q_o_reg/C
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CONT_1S/bcd7/FF3/q_o_reg/Q
                         net (fo=4, routed)           0.134     0.298    REGISTRO/reg1/ffd3/q_bcd7[0]
    SLICE_X4Y85          FDRE                                         r  REGISTRO/reg1/ffd3/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT_BINARIO/cont33k/cont_bin10[17].etapa_1.ffdN/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONT_BINARIO/cont33k/cont_bin10[20].etapa_1.ffdN/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE                         0.000     0.000 r  CONT_BINARIO/cont33k/cont_bin10[17].etapa_1.ffdN/q_o_reg/C
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CONT_BINARIO/cont33k/cont_bin10[17].etapa_1.ffdN/q_o_reg/Q
                         net (fo=6, routed)           0.094     0.258    CONT_BINARIO/cont33k/cont_bin10[20].etapa_1.ffdN/q_o_reg_2
    SLICE_X7Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.303 r  CONT_BINARIO/cont33k/cont_bin10[20].etapa_1.ffdN/q_o_i_1__1/O
                         net (fo=1, routed)           0.000     0.303    CONT_BINARIO/cont33k/cont_bin10[20].etapa_1.ffdN/d_i
    SLICE_X7Y87          FDRE                                         r  CONT_BINARIO/cont33k/cont_bin10[20].etapa_1.ffdN/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT_1S/bcd2/FF1/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONT_1S/bcd2/FF2/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE                         0.000     0.000 r  CONT_1S/bcd2/FF1/q_o_reg/C
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CONT_1S/bcd2/FF1/q_o_reg/Q
                         net (fo=4, routed)           0.120     0.261    CONT_1S/bcd2/FF0/q_o_reg_2
    SLICE_X6Y82          LUT3 (Prop_lut3_I1_O)        0.048     0.309 r  CONT_1S/bcd2/FF0/q_o_i_1__49/O
                         net (fo=1, routed)           0.000     0.309    CONT_1S/bcd2/FF2/q_o_reg_1
    SLICE_X6Y82          FDRE                                         r  CONT_1S/bcd2/FF2/q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT_1S/bcd2/FF0/q_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CONT_1S/bcd2/FF1/q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.577%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE                         0.000     0.000 r  CONT_1S/bcd2/FF0/q_o_reg/C
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CONT_1S/bcd2/FF0/q_o_reg/Q
                         net (fo=5, routed)           0.115     0.279    CONT_1S/bcd2/FF3/q_o_reg_1
    SLICE_X7Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.324 r  CONT_1S/bcd2/FF3/q_o_i_1__47/O
                         net (fo=1, routed)           0.000     0.324    CONT_1S/bcd2/FF1/d_i2_out
    SLICE_X7Y82          FDRE                                         r  CONT_1S/bcd2/FF1/q_o_reg/D
  -------------------------------------------------------------------    -------------------





