    6.609791] @@@@ avpu driver ok(version H20220825a) @@@@@
[    6.646921] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    6.649366] Additional GPIO keys device registered with 1 buttons
[    6.659415] The version of PWM driver is H20210412a
[    6.670246] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.148552] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.261569] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.320005] mmc1: new SDIO card at address 0001
[    7.538341] RTW: module init start
[    7.538355] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    7.538361] RTW: build time: Aug 28 2025 05:46:40
[    7.538584] RTW: == SDIO Card Info ==
[    7.538593] RTW:   card: 84299c00
[    7.538599] RTW:   clock: 24000000 Hz
[    7.538605] RTW:   timing spec: legacy
[    7.538613] RTW:   sd3_bus_mode: FALSE
[    7.538618] RTW:   func num: 1
[    7.538624] RTW:   func1: 848a7300 (*)
[    7.538629] RTW: ================
[    7.567973] RTW: HW EFUSE
[    7.567985] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.568018] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.568051] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568083] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568116] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568149] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568181] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568214] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568247] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568279] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568312] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568345] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.568377] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.568409] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.568441] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.568473] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.568505] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.568536] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.568568] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568601] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568633] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568666] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568699] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568731] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568764] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568797] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568830] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568863] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568895] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568928] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568960] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568993] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.569035] RTW: hal_com_config_channel_plan chplan:0x20
[    7.652959] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.652973] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.652979] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.652986] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.652993] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.652999] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.653007] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.653013] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.653019] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.654261] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.674314] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.687517] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.703063] RTW: module init ret=0
[    8.331773] RTW: txpath=0x1, rxpath=0x1
[    8.331785] RTW: txpath_1ss:0x1, num:1
[    8.417630] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.103050] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.373437] RTW: start auth
[   10.378441] RTW: auth success, start assoc
[   10.383737] RTW: assoc success
[   10.383829] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.385299] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.385310] RTW: mac_id : 0
[   10.385315] RTW: wireless_mode : 0x0b
[   10.385321] RTW: mimo_type : 0
[   10.385326] RTW: static smps : N
[   10.385333] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.385338] RTW: rate_id : 3
[   10.385344] RTW: rssi : -1 (%), rssi_level : 0
[   10.385350] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.385356] RTW: disable_ra : N, disable_pt : N
[   10.385361] RTW: is_noisy : N
[   10.385367] RTW: txrx_state : 0
[   10.385373] RTW: curr_tx_rate : CCK_1M (L)
[   10.385379] RTW: curr_tx_bw : 20MHz
[   10.385384] RTW: curr_retry_ratio : 0
[   10.385390] RTW: ra_mask : 0x00000000000fffff
[   10.385390] 
[   10.388719] RTW: recv eapol packet 1/4
[   10.389993] RTW: send eapol packet 2/4
[   10.408639] RTW: recv eapol packet 3/4
[   10.409013] RTW: send eapol packet 4/4
[   10.412435] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.412713] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.653319] codec_codec_ctl: set repaly channel...
[   13.653358] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.653364] codec_codec_ctl: set sample rate...
[   13.653448] codec_codec_ctl: set device...
[   13.889194] codec_set_device: set device: speaker...
[  163.839563] ISP Register Monitor v1.3 initializing
[  163.839702] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  163.867281] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  163.868844] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  163.868982] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  165.720678] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  165.723164] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  165.723183] *** PROBE: ISP device allocated successfully: 81140000 ***
[  165.723199] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  165.723205] *** PROBE: ISP device mutex and spinlock initialized ***
[  165.723212] *** PROBE: Event callback structure initialized at 0x8057d680 (offset 0xc from isp_dev) ***
[  165.723222] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  165.723230] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  165.723236] *** PROBE: Platform data: c06b58b0 ***
[  165.723242] *** PROBE: Platform data validation passed ***
[  165.723247] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  165.723253] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  165.723259] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  165.723264] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  165.723270] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  165.743006] All ISP subdev platform drivers registered successfully
[  165.748250] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  165.748264] *** Registering platform device 0 from platform data ***
[  165.756281] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  165.756297] *** tx_isp_subdev_init: pdev=c06b5590, sd=85f40000, ops=c06b5bb0 ***
[  165.756303] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  165.756310] *** tx_isp_subdev_init: ops=c06b5bb0, ops->core=c06b5be4 ***
[  165.756316] *** tx_isp_subdev_init: ops->core->init=c066c238 ***
[  165.756324] *** tx_isp_subdev_init: Set sd->dev=c06b55a0, sd->pdev=c06b5590 ***
[  165.756330] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  165.756336] tx_isp_module_init: Module initialized for isp-w00
[  165.756342] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  165.756349] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  165.756356] tx_isp_subdev_init: platform_get_resource returned c06b5688 for device isp-w00
[  165.756364] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  165.756373] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  165.756380] isp_subdev_init_clks: Using platform data clock arrays: c06b5678
[  165.756386] isp_subdev_init_clks: Using platform data clock configs
[  165.756393] Platform data clock[0]: name=cgu_isp, rate=100000000
[  165.756404] Clock cgu_isp: set rate 100000000 Hz, result=0
[  165.756412] Clock cgu_isp enabled successfully
[  165.756418] Platform data clock[1]: name=isp, rate=65535
[  165.756426] Clock isp enabled successfully
[  165.780403] CPM clock gates configured
[  165.780417] isp_subdev_init_clks: Successfully initialized 2 clocks
[  165.780427] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5590, sd=85f40000, ourISPdev=81140000 ***
[  165.780436] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=81140000 ***
[  165.780442] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  165.780447] *** DEBUG: About to check device name matches ***
[  165.780454] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  165.780460] *** LINKED CSI device: 85f40000, regs: b0022000 ***
[  165.780468] *** CSI PROBE: Set dev_priv to csi_dev 85f40000 AFTER subdev_init ***
[  165.780474] *** CSI PROBE: Set host_priv to csi_dev 85f40000 AFTER subdev_init ***
[  165.780480] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  165.780486] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  165.780509] *** Platform device 0 (isp-w00) registered successfully ***
[  165.780516] *** Registering platform device 1 from platform data ***
[  165.786638] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  165.786653] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  165.786660] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  165.786666] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  165.786672] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  165.786678] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  165.786684] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  165.786690] *** VIC will operate in FULL mode with complete buffer operations ***
[  165.786696] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  165.786702] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  165.786708] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  165.786715] *** VIC PROBE: Stored vic_dev pointer 85f40400 in subdev dev_priv ***
[  165.786722] *** VIC PROBE: Set host_priv to vic_dev 85f40400 for Binary Ninja compatibility ***
[  165.786727] *** VIC PROBE: CRITICAL - Configuring VIC interrupts BEFORE clock enablement ***
[  165.786734] *** VIC HW INIT: Using SECONDARY VIC space (0x10023000) for interrupt configuration ***
[  165.786739] *** VIC HW INIT: CRITICAL - Enabling VIC hardware before interrupt configuration ***
[  165.786746] *** VIC HW INIT: VIC hardware enabled and ready (status=0x00000000 after 1 iterations) ***
[  165.786752] *** VIC HW INIT: VIC hardware fully enabled - now configuring interrupt registers ***
[  165.786758] *** VIC HW INIT: Configuring VIC interrupts EXACTLY like working branch ***
[  165.786764] *** VIC HW INIT: Applied ISP control interrupts 0x04=0x07800438, 0x0c=0xb5742249 ***
[  165.786770] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  165.786778] *** VIC HW INIT VERIFY (SECONDARY): 0x04=0x00000000 (expected 0x07800438), 0x0c=0x00000000 (expected 0xb5742249) ***
[  165.786785] *** VIC HW INIT VERIFY (SECONDARY): 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  165.786790] *** VIC HW INIT: Secondary space failed, trying PRIMARY VIC space (0x133e0000) ***
[  165.786799] *** VIC HW INIT VERIFY (PRIMARY): 0x04=0x07800438 (expected 0x07800438), 0x0c=0x00000001 (expected 0xb5742249) ***
[  165.786806] *** VIC HW INIT VERIFY (PRIMARY): 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  165.786813] *** VIC HW INIT: WARNING - VIC interrupt configuration issues: int_ok=0, basic_ok=1 ***
[  165.786819] *** VIC HW INIT: Basic hardware initialization complete - ready for full VIC configuration ***
[  165.786825] *** VIC PROBE: SUCCESS - VIC interrupts configured BEFORE clocks enabled ***
[  165.786832] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  165.786840] *** tx_isp_subdev_init: pdev=c06b56a8, sd=85f40400, ops=c06b5b30 ***
[  165.786846] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  165.786853] *** tx_isp_subdev_init: ops=c06b5b30, ops->core=c06b5b4c ***
[  165.786859] *** tx_isp_subdev_init: ops->core->init=c068147c ***
[  165.786866] *** tx_isp_subdev_init: Set sd->dev=c06b56b8, sd->pdev=c06b56a8 ***
[  165.786872] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  165.786878] tx_isp_module_init: Module initialized for isp-w02
[  165.786884] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  165.786893] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  165.786900] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  165.786910] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c06743f8, thread=c0667584, flags=0x80, name=isp-w02, dev_id=81140000) ***
[  165.786918] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c06743f8, thread=c0667584 ***
[  165.789186] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  165.789198] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  165.789204] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  165.789214] tx_isp_subdev_init: platform_get_resource returned c06b57a0 for device isp-w02
[  165.789222] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  165.789232] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  165.789238] isp_subdev_init_clks: Using platform data clock arrays: c06b5790
[  165.789245] isp_subdev_init_clks: Using platform data clock configs
[  165.789252] Platform data clock[0]: name=cgu_isp, rate=100000000
[  165.789262] Clock cgu_isp: set rate 100000000 Hz, result=0
[  165.789268] Clock cgu_isp enabled successfully
[  165.789275] Platform data clock[1]: name=isp, rate=65535
[  165.789282] Clock isp enabled successfully
[  165.803980] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  165.803996] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.804005] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  165.804014] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  165.804026] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  165.804036] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  165.804046] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  165.804055] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  165.804068] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  165.804077] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  165.804086] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  165.804096] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  165.804105] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  165.804114] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  165.804124] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  165.804134] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  165.804143] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  165.804152] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  165.804162] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  165.804171] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  165.804180] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  165.804190] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  165.804199] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  165.804208] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  165.804218] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  165.804228] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  165.804237] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  165.804253] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  165.804262] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  165.804272] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  165.810397] CPM clock gates configured
[  165.810409] isp_subdev_init_clks: Successfully initialized 2 clocks
[  165.810419] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b56a8, sd=85f40400, ourISPdev=81140000 ***
[  165.810428] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=81140000 ***
[  165.810434] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  165.810439] *** DEBUG: About to check device name matches ***
[  165.810444] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  165.810450] *** DEBUG: Retrieved vic_dev from subdev data: 85f40400 ***
[  165.810457] *** DEBUG: About to set ourISPdev->vic_dev = 85f40400 ***
[  165.810463] *** DEBUG: ourISPdev before linking: 81140000 ***
[  165.810469] *** DEBUG: ourISPdev->vic_dev set to: 85f40400 ***
[  165.810475] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  165.810480] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  165.810486] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  165.810494] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  165.810500] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  165.810506] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  165.810511] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  165.810534] *** Platform device 1 (isp-w02) registered successfully ***
[  165.810541] *** Registering platform device 2 from platform data ***
[  165.810694] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  165.810707] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  165.810716] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.810726] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  165.810736] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.810745] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  165.810759] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.810768] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.810777] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  165.810787] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  165.810797] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  165.810807] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  165.810816] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  165.810826] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  165.810835] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  165.810844] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  165.810854] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  165.810863] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  165.810873] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  165.810884] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  165.810894] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  165.812737] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  165.812753] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  165.812763] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  165.812772] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812781] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812791] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  165.812801] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  165.812810] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  165.812836] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  165.812846] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  165.812856] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  165.812866] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812877] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812887] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812896] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  165.812905] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812915] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812924] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  165.812935] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  165.812944] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  165.813197] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  165.813206] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813216] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813226] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813235] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  165.813244] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813254] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813264] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813273] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  165.813282] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  165.813292] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  165.813301] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  165.813311] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  165.813320] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  165.813330] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  165.813339] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  165.813350] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  165.813360] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  165.813369] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  165.813378] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  165.813388] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  165.816974] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  165.816989] *** tx_isp_subdev_init: pdev=c06b54b8, sd=85f44000, ops=c06b6a14 ***
[  165.816996] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  165.817003] *** tx_isp_subdev_init: ops=c06b6a14, ops->core=c06b6a34 ***
[  165.817009] *** tx_isp_subdev_init: ops->core->init=c068da5c ***
[  165.817016] *** tx_isp_subdev_init: Set sd->dev=c06b54c8, sd->pdev=c06b54b8 ***
[  165.817022] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6a14 ***
[  165.817030] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b5bb0 ***
[  165.817036] tx_isp_module_init: Module initialized for isp-w01
[  165.817041] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  165.817050] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b54b8, sd=85f44000, ourISPdev=81140000 ***
[  165.817057] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=81140000 ***
[  165.817063] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  165.817068] *** DEBUG: About to check device name matches ***
[  165.817074] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  165.817080] *** LINKED VIN device: 85f44000 ***
[  165.817087] *** VIN SUBDEV OPS CONFIGURED: core=c06b6a34, video=c06b6a28, s_stream=c068dc54 ***
[  165.817094] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  165.817100] *** VIN INITIALIZATION: Calling tx_isp_vin_init immediately during probe ***
[  165.817106] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  165.817112] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.817118] *** tx_isp_get_sensor: subdevs[5] = NULL ***
[  165.817124] *** tx_isp_get_sensor: subdevs[6] = NULL ***
[  165.817130] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  165.817136] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  165.817141] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  165.817147] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  165.817152] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  165.817158] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  165.817164] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  165.817170] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  165.817175] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  165.817182] *** tx_isp_get_sensor: Found real sensor: 85f40000 ***
[  165.817187] *** tx_isp_get_sensor: Sensor attributes are NULL - setting up default attributes ***
[  165.817194] *** tx_isp_get_sensor: Default sensor attributes set up successfully ***
[  165.817200] VIN: tx_isp_vin_init: a0 (sensor) = 85f40000
[  165.817206] VIN: tx_isp_vin_init: using VIN device from global ISP: 85f44000
[  165.817212] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  165.817220] csi_core_ops_init: sd=85f40000, csi_dev=85f40000, enable=1
[  165.817226] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  165.817232] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  165.817237] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  165.817242] *** VIN INITIALIZATION: SUCCESS during probe phase ***
[  165.817249] *** VIN PROBE: Set dev_priv to vin_dev 85f44000 AFTER subdev_init ***
[  165.817255] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  165.817275] *** Platform device 2 (isp-w01) registered successfully ***
[  165.817282] *** Registering platform device 3 from platform data ***
[  165.820000] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  165.820016] *** tx_isp_subdev_init: pdev=c06b5378, sd=85f44400, ops=c06b5c64 ***
[  165.820022] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  165.820030] *** tx_isp_subdev_init: ops=c06b5c64, ops->core=c06bcc3c ***
[  165.820036] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  165.820042] *** tx_isp_subdev_init: Set sd->dev=c06b5388, sd->pdev=c06b5378 ***
[  165.820049] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b5c64 ***
[  165.820056] *** tx_isp_subdev_init: ops->sensor=c06bcc30, csi_subdev_ops=c06b5bb0 ***
[  165.820062] tx_isp_module_init: Module initialized for isp-fs
[  165.820068] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  165.820074] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  165.820082] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  165.820088] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  165.820095] *** FS PROBE: Set dev_priv to fs_dev 85f44400 AFTER subdev_init ***
[  165.820102] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  165.820122] *** Platform device 3 (isp-fs) registered successfully ***
[  165.820128] *** Registering platform device 4 from platform data ***
[  165.822692] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  165.822705] *** tx_isp_create_core_device: Creating ISP core device ***
[  165.822715] *** tx_isp_create_core_device: Core device created successfully: 85f40800 ***
[  165.822722] *** CORE PROBE: Set dev_priv to core_dev 85f40800 ***
[  165.822728] *** CORE PROBE: Set host_priv to core_dev 85f40800 - PREVENTS BadVA CRASH ***
[  165.822735] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  165.822743] *** tx_isp_subdev_init: pdev=c06b5240, sd=85f40800, ops=c06b5968 ***
[  165.822749] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  165.822756] *** tx_isp_subdev_init: ops=c06b5968, ops->core=c06b5994 ***
[  165.822762] *** tx_isp_subdev_init: ops->core->init=c067dfa8 ***
[  165.822769] *** tx_isp_subdev_init: Set sd->dev=c06b5250, sd->pdev=c06b5240 ***
[  165.822776] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  165.822782] *** tx_isp_subdev_init: Calling core init function to trigger tisp_init ***
[  165.822788] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  165.822794] *** ispcore_core_ops_init: ISP device=81140000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  165.822803] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.822809] *** tx_isp_get_sensor: subdevs[5] = NULL ***
[  165.822814] *** tx_isp_get_sensor: subdevs[6] = NULL ***
[  165.822820] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  165.822826] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  165.822832] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  165.822837] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  165.822843] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  165.822848] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  165.822854] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  165.822860] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  165.822866] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  165.822872] *** tx_isp_get_sensor: Found real sensor: 85f40000 ***
[  165.822878] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  165.822884] ispcore_core_ops_init: VIC device=85f40400, state=1ispcore_core_ops_init: Complete, result=0
[  165.822892] *** tx_isp_subdev_init: Core init SUCCESS - tisp_init should have been called ***
[  165.822898] tx_isp_module_init: Module initialized for isp-m0
[  165.822904] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  165.822912] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  165.822919] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  165.822929] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06743f8, thread=c0667584, flags=0x80, name=isp-m0, dev_id=81140000) ***
[  165.822938] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c06743f8, thread=c0667584 ***
[  165.825200] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  165.825212] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  165.825219] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  165.825228] tx_isp_subdev_init: platform_get_resource returned c06b5340 for device isp-m0
[  165.825236] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  165.825246] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  165.825253] isp_subdev_init_clks: Using platform data clock arrays: c06b5328
[  165.825260] isp_subdev_init_clks: Using platform data clock configs
[  165.825268] Platform data clock[0]: name=cgu_isp, rate=100000000
[  165.825278] Clock cgu_isp: set rate 100000000 Hz, result=0
[  165.825284] Clock cgu_isp enabled successfully
[  165.825290] Platform data clock[1]: name=isp, rate=65535
[  165.825298] Clock isp enabled successfully
[  165.825304] Platform data clock[2]: name=csi, rate=65535
[  165.825319] Clock csi enabled successfully
[  165.850402] CPM clock gates configured
[  165.850416] isp_subdev_init_clks: Successfully initialized 3 clocks
[  165.850426] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5240, sd=85f40800, ourISPdev=81140000 ***
[  165.850434] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=81140000 ***
[  165.850440] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  165.850445] *** DEBUG: About to check device name matches ***
[  165.850452] *** DEBUG: CORE device name matched! Setting up Core device ***
[  165.850458] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  165.850466] *** tx_isp_link_core_device: Linking core device 85f40800 to ISP device 81140000 ***
[  165.850472] *** tx_isp_link_core_device: Core device linked successfully ***
[  165.850478] *** Core subdev registered at slot 4: 85f40800 ***
[  165.850484] *** LINKED CORE device: 85f40800 ***
[  165.850489] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  165.850495] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  165.850502] *** tx_isp_core_device_init: Initializing core device: 85f40800 ***
[  165.850514] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  165.850520] *** tx_isp_core_device_init: Core device initialized successfully ***
[  165.850526] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  165.850533] *** tx_isp_link_core_device: Linking core device 85f40800 to ISP device 81140000 ***
[  165.850538] *** tx_isp_link_core_device: Core device linked successfully ***
[  165.850545] *** Core subdev registered at slot 5: 85f40800 ***
[  165.850559] *** tx_isp_core_probe: Assigned frame_channels=85f40c00 to core_dev ***
[  165.850564] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  165.850570] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  165.850576] *** tx_isp_core_probe: Calling sensor_early_init ***
[  165.850582] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  165.850587] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  165.850593] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  165.850600] ispcore_slake_module: VIC device=85f40400, state=1ispcore_slake_module: Processing subdevices
[  165.850608] *** DEBUG: isp_dev=81140000, isp_dev->subdevs=81143274 ***<6>[  165.850616] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  165.850623] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  165.850630] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  165.850635] ispcore_slake_module: CSI slake success
[  165.850639] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  165.850646] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f40400 ***
[  165.850652] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f40400, current state=1 ***
[  165.850659] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  165.850664] ispcore_slake_module: VIC slake success
[  165.850669] *** ispcore_slake_module: Calling slake_module for Sensor subdev ***
[  165.850675] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  165.850681] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  165.850686] ispcore_slake_module: Sensor slake success
[  165.850690] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  165.850696] ispcore_slake_module: Managing ISP clocks
[  165.850700] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  165.850707] ispcore_slake_module: Complete, result=0<6>[  165.850713] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  165.850718] *** tx_isp_core_probe: Core device setup complete ***
[  165.850724] ***   - Core device: 85f40800 ***
[  165.850730] ***   - Channel count: 6 ***
[  165.850735] ***   - Linked to ISP device: 81140000 ***
[  165.850740] *** tx_isp_core_probe: Initializing core tuning system ***
[  165.850746] isp_core_tuning_init: Initializing tuning data structure
[  165.850758] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[  165.850764] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  165.850770] *** SAFE: mode_flag properly initialized using struct member access ***
[  165.850775] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  165.850780] *** tx_isp_core_probe: Set platform driver data ***
[  165.850786] *** tx_isp_core_probe: Set global core device reference ***
[  165.850791] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  165.850797] ***   - Core device: 85f40800 ***
[  165.850802] ***   - Tuning device: 84bf6000 ***
[  165.850808] *** tx_isp_core_probe: Creating frame channel devices ***
[  165.850813] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  165.857390] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  165.859900] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  165.862538] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  165.867513] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  165.867524] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  165.867530] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  165.867535] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  165.867541] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  165.867550] tisp_code_create_tuning_node: Allocated dynamic major 251
[  165.877631] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  165.877642] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  165.877648] *** tx_isp_core_probe: Core probe completed successfully ***
[  165.877668] *** Platform device 4 (isp-m0) registered successfully ***
[  165.877674] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  165.877696] *** Created /proc/jz/isp directory ***
[  165.877704] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  165.877714] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  165.877720] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  165.877727] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683274 ***
[  165.877735] *** PROC ENTRY FIX: Using ISP device 81140000 instead of VIC device 85f40400 for isp-w02 ***
[  165.877744] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  165.877750] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  165.877759] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  165.877769] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  165.877778] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  165.877784] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  165.877790] *** Misc device registration handled via main tx-isp device ***
[  165.877795] *** Misc device registration handled via main tx-isp device ***
[  165.877800] *** Misc device registration handled via main tx-isp device ***
[  165.877806] *** Misc device registration handled via main tx-isp device ***
[  165.877811] *** Misc device registration handled via main tx-isp device ***
[  165.877817] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  165.877825] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  165.877833] *** Frame channel 1 initialized: 640x360, state=2 ***
[  165.877838] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  165.877846] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f40400 ***
[  165.877852] *** tx_isp_module_init: VIC device successfully linked ***
[  165.877857] *** INITIALIZING HARDWARE INTERRUPTS FOR IRQ 37 AND 38 ***
[  165.877862] *** USING BINARY NINJA tx_isp_request_irq FOR HARDWARE INTERRUPTS ***
[  165.877868] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  165.877873] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  165.877878] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[  165.877885] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[  165.877890] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  165.877896] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  165.877902] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  165.877908] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  165.877913] *** vic_start_ok SET TO 1 - INTERRUPTS WILL NOW BE PROCESSED! ***
[  165.877918] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  165.877924] *** PROBE: Binary Ninja reference implementation complete ***
[  165.880512] *** tx_isp_init: Platform device and driver registered successfully ***
[  165.897086] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  165.897101] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.897111] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  165.900451] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  165.902287] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 90.000 ms)
[  165.902329] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 90.000 ms)
[  165.902339] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 90.000 ms)
[  167.048748] === gc2053 SENSOR MODULE INIT ===
[  167.050614] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
d[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[    7.538361] RTW: build time: Aug 28 2025 05:46:40
[    7.538584] RTW: == SDIO Card Info ==
[    7.538593] RTW:   card: 84299c00
[    7.538599] RTW:   clock: 24000000 Hz
[    7.538605] RTW:   timing spec: legacy
[    7.538613] RTW:   sd3_bus_mode: FALSE
[    7.538618] RTW:   func num: 1
[    7.538624] RTW:   func1: 848a7300 (*)
[    7.538629] RTW: ================
[    7.567973] RTW: HW EFUSE
[    7.567985] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.568018] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.568051] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568083] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568116] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568149] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568181] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568214] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568247] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568279] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568312] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568345] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.568377] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.568409] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.568441] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.568473] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.568505] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.568536] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.568568] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568601] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568633] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568666] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568699] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568731] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568764] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568797] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568830] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568863] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568895] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568928] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568960] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568993] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.569035] RTW: hal_com_config_channel_plan chplan:0x20
[    7.652959] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.652973] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.652979] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.652986] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.652993] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.652999] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.653007] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.653013] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.653019] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.654261] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.674314] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.687517] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.703063] RTW: module init ret=0
[    8.331773] RTW: txpath=0x1, rxpath=0x1
[    8.331785] RTW: txpath_1ss:0x1, num:1
[    8.417630] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.103050] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.373437] RTW: start auth
[   10.378441] RTW: auth success, start assoc
[   10.383737] RTW: assoc success
[   10.383829] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.385299] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.385310] RTW: mac_id : 0
[   10.385315] RTW: wireless_mode : 0x0b
[   10.385321] RTW: mimo_type : 0
[   10.385326] RTW: static smps : N
[   10.385333] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.385338] RTW: rate_id : 3
[   10.385344] RTW: rssi : -1 (%), rssi_level : 0
[   10.385350] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.385356] RTW: disable_ra : N, disable_pt : N
[   10.385361] RTW: is_noisy : N
[   10.385367] RTW: txrx_state : 0
[   10.385373] RTW: curr_tx_rate : CCK_1M (L)
[   10.385379] RTW: curr_tx_bw : 20MHz
[   10.385384] RTW: curr_retry_ratio : 0
[   10.385390] RTW: ra_mask : 0x00000000000fffff
[   10.385390] 
[   10.388719] RTW: recv eapol packet 1/4
[   10.389993] RTW: send eapol packet 2/4
[   10.408639] RTW: recv eapol packet 3/4
[   10.409013] RTW: send eapol packet 4/4
[   10.412435] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.412713] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.653319] codec_codec_ctl: set repaly channel...
[   13.653358] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.653364] codec_codec_ctl: set sample rate...
[   13.653448] codec_codec_ctl: set device...
[   13.889194] codec_set_device: set device: speaker...
[  163.839563] ISP Register Monitor v1.3 initializing
[  163.839702] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  163.867281] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  163.868844] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  163.868982] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  165.720678] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  165.723164] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  165.723183] *** PROBE: ISP device allocated successfully: 81140000 ***
[  165.723199] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  165.723205] *** PROBE: ISP device mutex and spinlock initialized ***
[  165.723212] *** PROBE: Event callback structure initialized at 0x8057d680 (offset 0xc from isp_dev) ***
[  165.723222] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  165.723230] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  165.723236] *** PROBE: Platform data: c06b58b0 ***
[  165.723242] *** PROBE: Platform data validation passed ***
[  165.723247] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  165.723253] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  165.723259] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  165.723264] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  165.723270] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  165.743006] All ISP subdev platform drivers registered successfully
[  165.748250] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  165.748264] *** Registering platform device 0 from platform data ***
[  165.756281] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  165.756297] *** tx_isp_subdev_init: pdev=c06b5590, sd=85f40000, ops=c06b5bb0 ***
[  165.756303] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  165.756310] *** tx_isp_subdev_init: ops=c06b5bb0, ops->core=c06b5be4 ***
[  165.756316] *** tx_isp_subdev_init: ops->core->init=c066c238 ***
[  165.756324] *** tx_isp_subdev_init: Set sd->dev=c06b55a0, sd->pdev=c06b5590 ***
[  165.756330] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  165.756336] tx_isp_module_init: Module initialized for isp-w00
[  165.756342] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  165.756349] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  165.756356] tx_isp_subdev_init: platform_get_resource returned c06b5688 for device isp-w00
[  165.756364] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  165.756373] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  165.756380] isp_subdev_init_clks: Using platform data clock arrays: c06b5678
[  165.756386] isp_subdev_init_clks: Using platform data clock configs
[  165.756393] Platform data clock[0]: name=cgu_isp, rate=100000000
[  165.756404] Clock cgu_isp: set rate 100000000 Hz, result=0
[  165.756412] Clock cgu_isp enabled successfully
[  165.756418] Platform data clock[1]: name=isp, rate=65535
[  165.756426] Clock isp enabled successfully
[  165.780403] CPM clock gates configured
[  165.780417] isp_subdev_init_clks: Successfully initialized 2 clocks
[  165.780427] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5590, sd=85f40000, ourISPdev=81140000 ***
[  165.780436] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=81140000 ***
[  165.780442] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  165.780447] *** DEBUG: About to check device name matches ***
[  165.780454] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  165.780460] *** LINKED CSI device: 85f40000, regs: b0022000 ***
[  165.780468] *** CSI PROBE: Set dev_priv to csi_dev 85f40000 AFTER subdev_init ***
[  165.780474] *** CSI PROBE: Set host_priv to csi_dev 85f40000 AFTER subdev_init ***
[  165.780480] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  165.780486] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  165.780509] *** Platform device 0 (isp-w00) registered successfully ***
[  165.780516] *** Registering platform device 1 from platform data ***
[  165.786638] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  165.786653] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  165.786660] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  165.786666] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  165.786672] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  165.786678] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  165.786684] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  165.786690] *** VIC will operate in FULL mode with complete buffer operations ***
[  165.786696] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  165.786702] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  165.786708] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  165.786715] *** VIC PROBE: Stored vic_dev pointer 85f40400 in subdev dev_priv ***
[  165.786722] *** VIC PROBE: Set host_priv to vic_dev 85f40400 for Binary Ninja compatibility ***
[  165.786727] *** VIC PROBE: CRITICAL - Configuring VIC interrupts BEFORE clock enablement ***
[  165.786734] *** VIC HW INIT: Using SECONDARY VIC space (0x10023000) for interrupt configuration ***
[  165.786739] *** VIC HW INIT: CRITICAL - Enabling VIC hardware before interrupt configuration ***
[  165.786746] *** VIC HW INIT: VIC hardware enabled and ready (status=0x00000000 after 1 iterations) ***
[  165.786752] *** VIC HW INIT: VIC hardware fully enabled - now configuring interrupt registers ***
[  165.786758] *** VIC HW INIT: Configuring VIC interrupts EXACTLY like working branch ***
[  165.786764] *** VIC HW INIT: Applied ISP control interrupts 0x04=0x07800438, 0x0c=0xb5742249 ***
[  165.786770] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  165.786778] *** VIC HW INIT VERIFY (SECONDARY): 0x04=0x00000000 (expected 0x07800438), 0x0c=0x00000000 (expected 0xb5742249) ***
[  165.786785] *** VIC HW INIT VERIFY (SECONDARY): 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  165.786790] *** VIC HW INIT: Secondary space failed, trying PRIMARY VIC space (0x133e0000) ***
[  165.786799] *** VIC HW INIT VERIFY (PRIMARY): 0x04=0x07800438 (expected 0x07800438), 0x0c=0x00000001 (expected 0xb5742249) ***
[  165.786806] *** VIC HW INIT VERIFY (PRIMARY): 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  165.786813] *** VIC HW INIT: WARNING - VIC interrupt configuration issues: int_ok=0, basic_ok=1 ***
[  165.786819] *** VIC HW INIT: Basic hardware initialization complete - ready for full VIC configuration ***
[  165.786825] *** VIC PROBE: SUCCESS - VIC interrupts configured BEFORE clocks enabled ***
[  165.786832] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  165.786840] *** tx_isp_subdev_init: pdev=c06b56a8, sd=85f40400, ops=c06b5b30 ***
[  165.786846] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  165.786853] *** tx_isp_subdev_init: ops=c06b5b30, ops->core=c06b5b4c ***
[  165.786859] *** tx_isp_subdev_init: ops->core->init=c068147c ***
[  165.786866] *** tx_isp_subdev_init: Set sd->dev=c06b56b8, sd->pdev=c06b56a8 ***
[  165.786872] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  165.786878] tx_isp_module_init: Module initialized for isp-w02
[  165.786884] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  165.786893] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  165.786900] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  165.786910] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c06743f8, thread=c0667584, flags=0x80, name=isp-w02, dev_id=81140000) ***
[  165.786918] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c06743f8, thread=c0667584 ***
[  165.789186] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  165.789198] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  165.789204] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  165.789214] tx_isp_subdev_init: platform_get_resource returned c06b57a0 for device isp-w02
[  165.789222] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  165.789232] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  165.789238] isp_subdev_init_clks: Using platform data clock arrays: c06b5790
[  165.789245] isp_subdev_init_clks: Using platform data clock configs
[  165.789252] Platform data clock[0]: name=cgu_isp, rate=100000000
[  165.789262] Clock cgu_isp: set rate 100000000 Hz, result=0
[  165.789268] Clock cgu_isp enabled successfully
[  165.789275] Platform data clock[1]: name=isp, rate=65535
[  165.789282] Clock isp enabled successfully
[  165.803980] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  165.803996] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.804005] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  165.804014] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  165.804026] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  165.804036] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  165.804046] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  165.804055] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  165.804068] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  165.804077] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  165.804086] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  165.804096] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  165.804105] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  165.804114] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  165.804124] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  165.804134] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  165.804143] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  165.804152] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  165.804162] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  165.804171] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  165.804180] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  165.804190] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  165.804199] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  165.804208] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  165.804218] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  165.804228] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  165.804237] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  165.804253] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  165.804262] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  165.804272] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  165.810397] CPM clock gates configured
[  165.810409] isp_subdev_init_clks: Successfully initialized 2 clocks
[  165.810419] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b56a8, sd=85f40400, ourISPdev=81140000 ***
[  165.810428] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=81140000 ***
[  165.810434] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  165.810439] *** DEBUG: About to check device name matches ***
[  165.810444] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  165.810450] *** DEBUG: Retrieved vic_dev from subdev data: 85f40400 ***
[  165.810457] *** DEBUG: About to set ourISPdev->vic_dev = 85f40400 ***
[  165.810463] *** DEBUG: ourISPdev before linking: 81140000 ***
[  165.810469] *** DEBUG: ourISPdev->vic_dev set to: 85f40400 ***
[  165.810475] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  165.810480] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  165.810486] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  165.810494] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  165.810500] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  165.810506] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  165.810511] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  165.810534] *** Platform device 1 (isp-w02) registered successfully ***
[  165.810541] *** Registering platform device 2 from platform data ***
[  165.810694] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  165.810707] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  165.810716] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.810726] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  165.810736] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.810745] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  165.810759] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.810768] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.810777] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  165.810787] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  165.810797] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  165.810807] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  165.810816] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  165.810826] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  165.810835] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  165.810844] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  165.810854] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  165.810863] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  165.810873] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  165.810884] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  165.810894] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  165.812737] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  165.812753] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  165.812763] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  165.812772] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812781] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812791] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  165.812801] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  165.812810] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  165.812836] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  165.812846] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  165.812856] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  165.812866] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812877] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812887] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812896] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  165.812905] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812915] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.812924] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  165.812935] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  165.812944] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  165.813197] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  165.813206] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813216] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813226] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813235] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  165.813244] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813254] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813264] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  165.813273] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  165.813282] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  165.813292] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  165.813301] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  165.813311] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  165.813320] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  165.813330] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  165.813339] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  165.813350] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  165.813360] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  165.813369] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  165.813378] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  165.813388] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  165.816974] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  165.816989] *** tx_isp_subdev_init: pdev=c06b54b8, sd=85f44000, ops=c06b6a14 ***
[  165.816996] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  165.817003] *** tx_isp_subdev_init: ops=c06b6a14, ops->core=c06b6a34 ***
[  165.817009] *** tx_isp_subdev_init: ops->core->init=c068da5c ***
[  165.817016] *** tx_isp_subdev_init: Set sd->dev=c06b54c8, sd->pdev=c06b54b8 ***
[  165.817022] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6a14 ***
[  165.817030] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b5bb0 ***
[  165.817036] tx_isp_module_init: Module initialized for isp-w01
[  165.817041] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  165.817050] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b54b8, sd=85f44000, ourISPdev=81140000 ***
[  165.817057] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=81140000 ***
[  165.817063] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  165.817068] *** DEBUG: About to check device name matches ***
[  165.817074] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  165.817080] *** LINKED VIN device: 85f44000 ***
[  165.817087] *** VIN SUBDEV OPS CONFIGURED: core=c06b6a34, video=c06b6a28, s_stream=c068dc54 ***
[  165.817094] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  165.817100] *** VIN INITIALIZATION: Calling tx_isp_vin_init immediately during probe ***
[  165.817106] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  165.817112] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.817118] *** tx_isp_get_sensor: subdevs[5] = NULL ***
[  165.817124] *** tx_isp_get_sensor: subdevs[6] = NULL ***
[  165.817130] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  165.817136] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  165.817141] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  165.817147] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  165.817152] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  165.817158] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  165.817164] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  165.817170] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  165.817175] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  165.817182] *** tx_isp_get_sensor: Found real sensor: 85f40000 ***
[  165.817187] *** tx_isp_get_sensor: Sensor attributes are NULL - setting up default attributes ***
[  165.817194] *** tx_isp_get_sensor: Default sensor attributes set up successfully ***
[  165.817200] VIN: tx_isp_vin_init: a0 (sensor) = 85f40000
[  165.817206] VIN: tx_isp_vin_init: using VIN device from global ISP: 85f44000
[  165.817212] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  165.817220] csi_core_ops_init: sd=85f40000, csi_dev=85f40000, enable=1
[  165.817226] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  165.817232] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  165.817237] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  165.817242] *** VIN INITIALIZATION: SUCCESS during probe phase ***
[  165.817249] *** VIN PROBE: Set dev_priv to vin_dev 85f44000 AFTER subdev_init ***
[  165.817255] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  165.817275] *** Platform device 2 (isp-w01) registered successfully ***
[  165.817282] *** Registering platform device 3 from platform data ***
[  165.820000] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  165.820016] *** tx_isp_subdev_init: pdev=c06b5378, sd=85f44400, ops=c06b5c64 ***
[  165.820022] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  165.820030] *** tx_isp_subdev_init: ops=c06b5c64, ops->core=c06bcc3c ***
[  165.820036] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  165.820042] *** tx_isp_subdev_init: Set sd->dev=c06b5388, sd->pdev=c06b5378 ***
[  165.820049] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b5c64 ***
[  165.820056] *** tx_isp_subdev_init: ops->sensor=c06bcc30, csi_subdev_ops=c06b5bb0 ***
[  165.820062] tx_isp_module_init: Module initialized for isp-fs
[  165.820068] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  165.820074] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  165.820082] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  165.820088] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  165.820095] *** FS PROBE: Set dev_priv to fs_dev 85f44400 AFTER subdev_init ***
[  165.820102] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  165.820122] *** Platform device 3 (isp-fs) registered successfully ***
[  165.820128] *** Registering platform device 4 from platform data ***
[  165.822692] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  165.822705] *** tx_isp_create_core_device: Creating ISP core device ***
[  165.822715] *** tx_isp_create_core_device: Core device created successfully: 85f40800 ***
[  165.822722] *** CORE PROBE: Set dev_priv to core_dev 85f40800 ***
[  165.822728] *** CORE PROBE: Set host_priv to core_dev 85f40800 - PREVENTS BadVA CRASH ***
[  165.822735] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  165.822743] *** tx_isp_subdev_init: pdev=c06b5240, sd=85f40800, ops=c06b5968 ***
[  165.822749] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  165.822756] *** tx_isp_subdev_init: ops=c06b5968, ops->core=c06b5994 ***
[  165.822762] *** tx_isp_subdev_init: ops->core->init=c067dfa8 ***
[  165.822769] *** tx_isp_subdev_init: Set sd->dev=c06b5250, sd->pdev=c06b5240 ***
[  165.822776] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  165.822782] *** tx_isp_subdev_init: Calling core init function to trigger tisp_init ***
[  165.822788] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  165.822794] *** ispcore_core_ops_init: ISP device=81140000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  165.822803] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.822809] *** tx_isp_get_sensor: subdevs[5] = NULL ***
[  165.822814] *** tx_isp_get_sensor: subdevs[6] = NULL ***
[  165.822820] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  165.822826] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  165.822832] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  165.822837] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  165.822843] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  165.822848] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  165.822854] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  165.822860] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  165.822866] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  165.822872] *** tx_isp_get_sensor: Found real sensor: 85f40000 ***
[  165.822878] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  165.822884] ispcore_core_ops_init: VIC device=85f40400, state=1ispcore_core_ops_init: Complete, result=0
[  165.822892] *** tx_isp_subdev_init: Core init SUCCESS - tisp_init should have been called ***
[  165.822898] tx_isp_module_init: Module initialized for isp-m0
[  165.822904] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  165.822912] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  165.822919] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  165.822929] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06743f8, thread=c0667584, flags=0x80, name=isp-m0, dev_id=81140000) ***
[  165.822938] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c06743f8, thread=c0667584 ***
[  165.825200] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  165.825212] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  165.825219] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  165.825228] tx_isp_subdev_init: platform_get_resource returned c06b5340 for device isp-m0
[  165.825236] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  165.825246] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  165.825253] isp_subdev_init_clks: Using platform data clock arrays: c06b5328
[  165.825260] isp_subdev_init_clks: Using platform data clock configs
[  165.825268] Platform data clock[0]: name=cgu_isp, rate=100000000
[  165.825278] Clock cgu_isp: set rate 100000000 Hz, result=0
[  165.825284] Clock cgu_isp enabled successfully
[  165.825290] Platform data clock[1]: name=isp, rate=65535
[  165.825298] Clock isp enabled successfully
[  165.825304] Platform data clock[2]: name=csi, rate=65535
[  165.825319] Clock csi enabled successfully
[  165.850402] CPM clock gates configured
[  165.850416] isp_subdev_init_clks: Successfully initialized 3 clocks
[  165.850426] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5240, sd=85f40800, ourISPdev=81140000 ***
[  165.850434] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=81140000 ***
[  165.850440] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  165.850445] *** DEBUG: About to check device name matches ***
[  165.850452] *** DEBUG: CORE device name matched! Setting up Core device ***
[  165.850458] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  165.850466] *** tx_isp_link_core_device: Linking core device 85f40800 to ISP device 81140000 ***
[  165.850472] *** tx_isp_link_core_device: Core device linked successfully ***
[  165.850478] *** Core subdev registered at slot 4: 85f40800 ***
[  165.850484] *** LINKED CORE device: 85f40800 ***
[  165.850489] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  165.850495] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  165.850502] *** tx_isp_core_device_init: Initializing core device: 85f40800 ***
[  165.850514] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  165.850520] *** tx_isp_core_device_init: Core device initialized successfully ***
[  165.850526] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  165.850533] *** tx_isp_link_core_device: Linking core device 85f40800 to ISP device 81140000 ***
[  165.850538] *** tx_isp_link_core_device: Core device linked successfully ***
[  165.850545] *** Core subdev registered at slot 5: 85f40800 ***
[  165.850559] *** tx_isp_core_probe: Assigned frame_channels=85f40c00 to core_dev ***
[  165.850564] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  165.850570] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  165.850576] *** tx_isp_core_probe: Calling sensor_early_init ***
[  165.850582] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  165.850587] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  165.850593] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  165.850600] ispcore_slake_module: VIC device=85f40400, state=1ispcore_slake_module: Processing subdevices
[  165.850608] *** DEBUG: isp_dev=81140000, isp_dev->subdevs=81143274 ***<6>[  165.850616] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  165.850623] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  165.850630] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  165.850635] ispcore_slake_module: CSI slake success
[  165.850639] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  165.850646] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f40400 ***
[  165.850652] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f40400, current state=1 ***
[  165.850659] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  165.850664] ispcore_slake_module: VIC slake success
[  165.850669] *** ispcore_slake_module: Calling slake_module for Sensor subdev ***
[  165.850675] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  165.850681] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  165.850686] ispcore_slake_module: Sensor slake success
[  165.850690] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  165.850696] ispcore_slake_module: Managing ISP clocks
[  165.850700] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  165.850707] ispcore_slake_module: Complete, result=0<6>[  165.850713] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  165.850718] *** tx_isp_core_probe: Core device setup complete ***
[  165.850724] ***   - Core device: 85f40800 ***
[  165.850730] ***   - Channel count: 6 ***
[  165.850735] ***   - Linked to ISP device: 81140000 ***
[  165.850740] *** tx_isp_core_probe: Initializing core tuning system ***
[  165.850746] isp_core_tuning_init: Initializing tuning data structure
[  165.850758] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[  165.850764] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  165.850770] *** SAFE: mode_flag properly initialized using struct member access ***
[  165.850775] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  165.850780] *** tx_isp_core_probe: Set platform driver data ***
[  165.850786] *** tx_isp_core_probe: Set global core device reference ***
[  165.850791] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  165.850797] ***   - Core device: 85f40800 ***
[  165.850802] ***   - Tuning device: 84bf6000 ***
[  165.850808] *** tx_isp_core_probe: Creating frame channel devices ***
[  165.850813] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  165.857390] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  165.859900] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  165.862538] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  165.867513] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  165.867524] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  165.867530] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  165.867535] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  165.867541] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  165.867550] tisp_code_create_tuning_node: Allocated dynamic major 251
[  165.877631] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  165.877642] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  165.877648] *** tx_isp_core_probe: Core probe completed successfully ***
[  165.877668] *** Platform device 4 (isp-m0) registered successfully ***
[  165.877674] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  165.877696] *** Created /proc/jz/isp directory ***
[  165.877704] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  165.877714] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  165.877720] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  165.877727] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683274 ***
[  165.877735] *** PROC ENTRY FIX: Using ISP device 81140000 instead of VIC device 85f40400 for isp-w02 ***
[  165.877744] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  165.877750] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  165.877759] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  165.877769] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  165.877778] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  165.877784] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  165.877790] *** Misc device registration handled via main tx-isp device ***
[  165.877795] *** Misc device registration handled via main tx-isp device ***
[  165.877800] *** Misc device registration handled via main tx-isp device ***
[  165.877806] *** Misc device registration handled via main tx-isp device ***
[  165.877811] *** Misc device registration handled via main tx-isp device ***
[  165.877817] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  165.877825] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  165.877833] *** Frame channel 1 initialized: 640x360, state=2 ***
[  165.877838] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  165.877846] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f40400 ***
[  165.877852] *** tx_isp_module_init: VIC device successfully linked ***
[  165.877857] *** INITIALIZING HARDWARE INTERRUPTS FOR IRQ 37 AND 38 ***
[  165.877862] *** USING BINARY NINJA tx_isp_request_irq FOR HARDWARE INTERRUPTS ***
[  165.877868] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  165.877873] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  165.877878] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[  165.877885] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[  165.877890] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  165.877896] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  165.877902] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  165.877908] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  165.877913] *** vic_start_ok SET TO 1 - INTERRUPTS WILL NOW BE PROCESSED! ***
[  165.877918] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  165.877924] *** PROBE: Binary Ninja reference implementation complete ***
[  165.880512] *** tx_isp_init: Platform device and driver registered successfully ***
[  165.897086] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  165.897101] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  165.897111] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  165.900451] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  165.902287] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 90.000 ms)
[  165.902329] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 90.000 ms)
[  165.902339] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 90.000 ms)
[  167.048748] === gc2053 SENSOR MODULE INIT ===
[  167.050614] gc2053 I2C driver registered, waiting for device creation by ISP
[  169.290779] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[  169.290793] *** tx_isp_open: Calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[  169.290801] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  169.290807] *** ispcore_core_ops_init: ISP device=81140000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  169.290816] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  169.290824] *** tx_isp_get_sensor: subdevs[5] = 85f40800, ops = c06b5968 ***
[  169.290831] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b597c ***
[  169.290837] *** tx_isp_get_sensor: subdevs[6] = NULL ***
[  169.290842] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  169.290847] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  169.290853] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  169.290859] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  169.290865] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  169.290870] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  169.290876] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  169.290881] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  169.290887] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  169.290894] *** tx_isp_get_sensor: Found real sensor: 85f40000 ***
[  169.290900] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  169.290906] ispcore_core_ops_init: VIC device=85f40400, state=1ispcore_core_ops_init: Complete, result=0
[  169.290914] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[  169.290920] *** tx_isp_open: REFERENCE DRIVER TIMING - Tuning system now available for immediate use ***
[  169.290926] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[  169.291276] ISP IOCTL: cmd=0x805056c1 arg=0x77cbad60
[  169.291291] subdev_sensor_ops_ioctl: cmd=0x2000000
[  169.291297] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  169.291303] *** Creating I2C sensor device on adapter 0 ***
[  169.291311] *** Creating I2C device: gc2053 at 0x37 ***
[  169.291317] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
d[  169.291325] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  169.291331] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  169.300195] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  169.300565] === GC2053 SENSOR PROBE START ===
[  169.300581] sensor_probe: client=85560e00, addr=0x37, adapter=84074c10 (i2c0)
[  169.300587] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  169.300593] Requesting reset GPIO 18
[  169.300601] GPIO reset sequence: HIGH -> LOW -> HIGH
[  169.530451] GPIO reset sequence completed successfully
[  169.530464] === GPIO INITIALIZATION COMPLETE ===
[  169.530474] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  169.530490] sensor_probe: data_interface=1, sensor_max_fps=30
[  169.530495] sensor_probe: MIPI 30fps
[  169.530502] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  169.530510] *** tx_isp_subdev_init: pdev=c06df018, sd=81151400, ops=c06df0f8 ***
[  169.530516] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[  169.530524] *** tx_isp_subdev_init: ops=c06df0f8, ops->core=c06df124 ***
[  169.530530] *** tx_isp_subdev_init: ops->core->init=c06dc654 ***
[  169.530608] *** tx_isp_subdev_init: Set sd->dev=c06df028, sd->pdev=c06df018 ***
[  169.530965] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06df0f8, ops->sensor=c06df10c ***
[  169.530976] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  169.530984] *** tx_isp_subdev_init: SENSOR subdev registered at slot 6, sd=81151400 ***
[  169.530991] *** tx_isp_subdev_init: SENSOR ops=c06df0f8, ops->sensor=c06df10c ***
[  169.530997] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  169.531004] tx_isp_module_init: Module initialized for (null)
[  169.531010] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  169.531019] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06df018, sd=81151400, ourISPdev=81140000 ***
[  169.531026] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=81140000 ***
[  169.531032] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  169.531038] *** DEBUG: About to check device name matches ***
[  169.531045] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  169.531052] *** SENSOR 'gc2053' already registered at subdev index 6 (sd=81151400) ***
[  169.531058] *** SENSOR: Skipping duplicate registration to prevent multiple sensor inits ***
[  169.531065] sensor_probe: I2C client association complete
[  169.531073]   sd=81151400, client=85560e00, addr=0x37, adapter=i2c0
[  169.531079] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  169.531087] sensor_read: reg=0xf0, client=85560e00, adapter=i2c0, addr=0x37
[  169.531584] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  169.531592] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  169.531598] *** SUCCESS: I2C communication working after GPIO reset! ***
[  169.531606] sensor_read: reg=0xf1, client=85560e00, adapter=i2c0, addr=0x37
[  169.532013] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  169.532020] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  169.532026] === I2C COMMUNICATION TEST COMPLETE ===
[  169.532033] Registering gc2053 with ISP framework (sd=81151400, sensor=81151400)
[  169.532040] gc2053 registered with ISP framework successfully
[  169.532060] *** MIPS-SAFE: I2C device created successfully at 0x85560e00 ***
[  169.532067] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  169.532073] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  169.532080] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  169.532086] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  169.532094] subdev_sensor_ops_ioctl: cmd=0x2000000
[  169.532100] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  169.532106] *** Creating I2C sensor device on adapter 0 ***
[  169.532113] *** Creating I2C device: gc2053 at 0x37 ***
[  169.532119] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  169.532126] *** REUSING EXISTING I2C CLIENT: gc2053 at 0x37 (MIPS-safe) ***
[  169.532132] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  169.532138] subdev_sensor_ops_ioctl: cmd=0x2000000
[  169.532144] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  169.532150] *** Creating I2C sensor device on adapter 0 ***
[  169.532156] *** Creating I2C device: gc2053 at 0x37 ***
[  169.532162] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  169.532168] *** REUSING EXISTING I2C CLIENT: gc2053 at 0x37 (MIPS-safe) ***
[  169.532175] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  169.532190] ISP IOCTL: cmd=0xc050561a arg=0x7fb17468
[  169.532197] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  169.532204] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  169.532212] ISP IOCTL: cmd=0xc050561a arg=0x7fb17468
[  169.532218] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  169.532224] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  169.532232] ISP IOCTL: cmd=0xc0045627 arg=0x7fb174c0
[  169.532242] ISP IOCTL: cmd=0x800856d5 arg=0x7fb174b8
[  169.532247] TX_ISP_GET_BUF: IOCTL handler called
[  169.532254] TX_ISP_GET_BUF: core_dev=85f40800, isp_dev=81140000
[  169.532261] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  169.532268] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  169.608994] ISP IOCTL: cmd=0x800856d4 arg=0x7fb174b8
[  169.609007] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  169.609226] ISP IOCTL: cmd=0x40045626 arg=0x7fb174d0
[  169.609239] subdev_sensor_ops_ioctl: cmd=0x2000003
[  169.609245] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  169.609252] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  169.609258] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  169.609264] subdev_sensor_ops_ioctl: cmd=0x2000003
[  169.609269] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  169.609275] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  169.609281] subdev_sensor_ops_ioctl: cmd=0x2000003
[  169.609286] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  169.609292] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  169.609300] ISP IOCTL: cmd=0x80045612 arg=0x0
[  169.609308] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  169.609313] === ISP Subdevice Array Status ===
[  169.609322]   [0]: isp-w00 (sd=85f40000)
[  169.609328]   [1]: isp-w02 (sd=85f40400)
[  169.609335]   [2]: isp-w01 (sd=85f44000)
[  169.609342]   [3]: isp-m0 (sd=85f40800)
[  169.609348]   [4]: isp-m0 (sd=85f40800)
[  169.609355]   [5]: isp-m0 (sd=85f40800)
[  169.609362]   [6]: gc2053 (sd=81151400)
[  169.609367]   [7]: (empty)
[  169.609372]   [8]: (empty)
[  169.609377]   [9]: (empty)
[  169.609382]   [10]: (empty)
[  169.609388]   [11]: (empty)
[  169.609392]   [12]: (empty)
[  169.609398]   [13]: (empty)
[  169.609403]   [14]: (empty)
[  169.609408]   [15]: (empty)
[  169.609413] === End Subdevice Array ===
[  169.609418] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  169.609424] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  169.609430] *** ispcore_activate_module: Fixed for our struct layouts ***
[  169.609435] *** VIC device in state 1, proceeding with activation ***
[  169.609442] *** CLOCK CONFIGURATION SECTION: clk_array=81147300, clk_count=2 ***
[  169.609450] Clock 0 set to 100000000 Hz
[  169.609456] Clock 0 enabled
[  169.609463] Clock 1 set to 100000000 Hz
[  169.609468] Clock 1 enabled
[  169.609473] *** SUBDEVICE VALIDATION SECTION ***
[  169.609478] VIC device state set to 2 (activated)
[  169.609483] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  169.609488] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  169.609494] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  169.609499] *** SUBDEVICE INITIALIZATION LOOP ***
[  169.609505] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  169.609511] Calling subdev 6 initialization (REVERSE ORDER - sensors first)
[  169.609519] *** SENSOR_INIT: gc2053 enable=1 ***
[  169.609527] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  169.609534] *** CALLING SENSOR_WRITE_ARRAY WITH c06dfcd0 (should be 137 registers) ***
[  169.609544] sensor_write: reg=0xfe val=0x80, client=85560e00, adapter=i2c0, addr=0x37
[  169.609867] sensor_write: reg=0xfe val=0x80 SUCCESS
[  169.609875] sensor_write_array: reg[1] 0xfe=0x80 OK
[  169.609884] sensor_write: reg=0xfe val=0x80, client=85560e00, adapter=i2c0, addr=0x37
[  169.610205] sensor_write: reg=0xfe val=0x80 SUCCESS
[  169.610212] sensor_write_array: reg[2] 0xfe=0x80 OK
[  169.610221] sensor_write: reg=0xfe val=0x80, client=85560e00, adapter=i2c0, addr=0x37
[  169.610568] sensor_write: reg=0xfe val=0x80 SUCCESS
[  169.610576] sensor_write_array: reg[3] 0xfe=0x80 OK
[  169.610585] sensor_write: reg=0xfe val=0x00, client=85560e00, adapter=i2c0, addr=0x37
[  169.610902] sensor_write: reg=0xfe val=0x00 SUCCESS
[  169.610908] sensor_write_array: reg[4] 0xfe=0x00 OK
[  169.610918] sensor_write: reg=0xf2 val=0x00, client=85560e00, adapter=i2c0, addr=0x37
[  169.617356] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  169.617368] sensor_write_array: reg[5] 0xf2=0x00 OK
[  169.617378] sensor_write: reg=0xf3 val=0x00, client=85560e00, adapter=i2c0, addr=0x37
[  169.617696] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  169.617704] sensor_write_array: reg[6] 0xf3=0x00 OK
[  169.617712] sensor_write: reg=0xf4 val=0x36, client=85560e00, adapter=i2c0, addr=0x37
[  169.618030] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  169.618038] sensor_write_array: reg[7] 0xf4=0x36 OK
[  169.618046] sensor_write: reg=0xf5 val=0xc0, client=85560e00, adapter=i2c0, addr=0x37
[  169.618361] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  169.618368] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  169.618377] sensor_write: reg=0xf6 val=0x44, client=85560e00, adapter=i2c0, addr=0x37
[  169.618690] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  169.618697] sensor_write_array: reg[9] 0xf6=0x44 OK
[  169.618706] sensor_write: reg=0xf7 val=0x01, client=85560e00, adapter=i2c0, addr=0x37
[  169.619019] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  169.619026] sensor_write_array: reg[10] 0xf7=0x01 OK
[  169.619034] sensor_write: reg=0xf8 val=0x68, client=85560e00, adapter=i2c0, addr=0x37
[  169.619348] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  169.619356] sensor_write: reg=0xf9 val=0x40, client=85560e00, adapter=i2c0, addr=0x37
[  169.619670] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  169.619678] sensor_write: reg=0xfc val=0x8e, client=85560e00, adapter=i2c0, addr=0x37
[  169.619991] sensor_write: reg=0xfc val=0x8e SUCCESS
[  169.620000] sensor_write: reg=0xfe val=0x00, client=85560e00, adapter=i2c0, addr=0x37
[  169.620312] sensor_write: reg=0xfe val=0x00 SUCCESS
[  169.620321] sensor_write: reg=0x87 val=0x18, client=85560e00, adapter=i2c0, addr=0x37
[  169.620628] sensor_write: reg=0x87 val=0x18 SUCCESS
[  169.620638] sensor_write: reg=0xee val=0x30, client=85560e00, adapter=i2c0, addr=0x37
[  169.620951] sensor_write: reg=0xee val=0x30 SUCCESS
[  169.620960] sensor_write: reg=0xd0 val=0xb7, client=85560e00, adapter=i2c0, addr=0x37
[  169.621274] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  169.621283] sensor_write: reg=0x03 val=0x04, client=85560e00, adapter=i2c0, addr=0x37
[  169.621596] sensor_write: reg=0x03 val=0x04 SUCCESS
[  169.621604] sensor_write: reg=0x04 val=0x60, client=85560e00, adapter=i2c0, addr=0x37
[  169.621918] sensor_write: reg=0x04 val=0x60 SUCCESS
[  169.621926] sensor_write: reg=0x05 val=0x04, client=85560e00, adapter=i2c0, addr=0x37
[  169.622240] sensor_write: reg=0x05 val=0x04 SUCCESS
[  169.622248] sensor_write: reg=0x06 val=0x4c, client=85560e00, adapter=i2c0, addr=0x37
[  169.622561] sensor_write: reg=0x06 val=0x4c SUCCESS
[  169.622570] sensor_write: reg=0x07 val=0x00, client=85560e00, adapter=i2c0, addr=0x37
[  169.622882] sensor_write: reg=0x07 val=0x00 SUCCESS
[  169.622891] sensor_write: reg=0x08 val=0x11, client=85560e00, adapter=i2c0, addr=0x37
[  169.623204] sensor_write: reg=0x08 val=0x11 SUCCESS
[  169.623212] sensor_write: reg=0x09 val=0x00, client=85560e00, adapter=i2c0, addr=0x37
[  169.627258] sensor_write: reg=0x09 val=0x00 SUCCESS
[  169.627272] sensor_write: reg=0x0a val=0x02, client=85560e00, adapter=i2c0, addr=0x37
[  169.627710] sensor_write: reg=0x0a val=0x02 SUCCESS
[  169.627725] sensor_write: reg=0x0b val=0x00, client=85560e00, adapter=i2c0, addr=0x37
[  169.628040] sensor_write: reg=0x0b val=0x00 SUCCESS
[  169.628049] sensor_write: reg=0x0c val=0x02, client=85560e00, adapter=i2c0, addr=0x37
[  169.628379] sensor_write: reg=0x0c val=0x02 SUCCESS
[  169.628388] sensor_write: reg=0x0d val=0x04, client=85560e00, adapter=i2c0, addr=0x37
[  169.628711] sensor_write: reg=0x0d val=0x04 SUCCESS
[  169.628720] sensor_write: reg=0x0e val=0x40, client=85560e00, adapter=i2c0, addr=0x37
[  169.629076] sensor_write: reg=0x0e val=0x40 SUCCESS
[  169.629182] sensor_write: reg=0x12 val=0xe2, client=85560e00, adapter=i2c0, addr=0x37
[  169.629889] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  169.629906] sensor_write: reg=0x13 val=0x16, client=85560e00, adapter=i2c0, addr=0x37
[  169.630217] sensor_write: reg=0x13 val=0x16 SUCCESS
[  169.630226] sensor_write: reg=0x19 val=0x0a, client=85560e00, adapter=i2c0, addr=0x37
[  169.630600] sensor_write: reg=0x19 val=0x0a SUCCESS
[  169.630611] sensor_write: reg=0x21 val=0x1c, client=85560e00, adapter=i2c0, addr=0x37
[  169.630927] sensor_write: reg=0x21 val=0x1c SUCCESS
[  169.630936] sensor_write: reg=0x28 val=0x0a, client=85560e00, adapter=i2c0, addr=0x37
[  169.637582] sensor_write: reg=0x28 val=0x0a SUCCESS
[  169.637598] sensor_write: reg=0x29 val=0x24, client=85560e00, adapter=i2c0, addr=0x37
[  169.637916] sensor_write: reg=0x29 val=0x24 SUCCESS
[  169.637926] sensor_write: reg=0x2b val=0x04, client=85560e00, adapter=i2c0, addr=0x37
[  169.638244] sensor_write: reg=0x2b val=0x04 SUCCESS
[  169.638252] sensor_write: reg=0x32 val=0xf8, client=85560e00, adapter=i2c0, addr=0x37
[  169.638564] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  169.638573] sensor_write: reg=0x37 val=0x03, client=85560e00, adapter=i2c0, addr=0x37
[  169.638886] sensor_write: reg=0x37 val=0x03 SUCCESS
[  169.638895] sensor_write: reg=0x39 val=0x15, client=85560e00, adapter=i2c0, addr=0x37
[  169.640514] sensor_write: reg=0x39 val=0x15 SUCCESS
[  169.640530] sensor_write: reg=0x43 val=0x07, client=85560e00, adapter=i2c0, addr=0x37
[  169.640846] sensor_write: reg=0x43 val=0x07 SUCCESS
[  169.640856] sensor_write: reg=0x44 val=0x40, client=85560e00, adapter=i2c0, addr=0x37
[  169.641172] sensor_write: reg=0x44 val=0x40 SUCCESS
[  169.641180] sensor_write: reg=0x46 val=0x0b, client=85560e00, adapter=i2c0, addr=0x37
[  169.641494] sensor_write: reg=0x46 val=0x0b SUCCESS
[  169.641503] sensor_write: reg=0x4b val=0x20, client=85560e00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[  170.193515] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  170.193521] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  170.193527] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  170.193533] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40400, enable=1 ***
[  170.193540] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  170.193545] *** vic_core_s_stream: STREAM ON ***
[  170.193551] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  170.193557] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  170.193562] tx_isp_subdev_pipo: completed successfully, returning 0
[  170.193568] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  170.193573] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  170.193579] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  170.193585] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  170.193591] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  170.193598] *** ispcore_core_ops_init: Second tisp_init completed ***
[  170.193603] *** ispcore_core_ops_init: VIC already streaming (state 4) - preserving state to avoid reinitialization ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  170.193613] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  170.193621] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  170.193627] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  170.193632] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  170.193638] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  170.193643] ispcore_core_ops_init: Complete, result=0<6>[  170.193650] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[  170.193656] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  170.193661] *** ispcore_core_ops_init: ISP device=81140000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  170.193670] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  170.193677] *** tx_isp_get_sensor: subdevs[5] = 85f40800, ops = c06b5968 ***
[  170.193684] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b597c ***
[  170.193691] *** tx_isp_get_sensor: subdevs[6] = 81151400, ops = c06df0f8 ***
[  170.193699] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06df10c ***
[  170.193705] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  170.193710] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  170.193716] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  170.193721] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  170.193727] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  170.193733] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  170.193739] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  170.193745] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  170.193750] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  170.193757] *** tx_isp_get_sensor: Found real sensor: 85f40000 ***
[  170.193763] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  170.193768] ispcore_core_ops_init: VIC device=85f40400, state=4*** ispcore_core_ops_init: INITIALIZING CORE (on=1) ***
[  170.193777] *** ispcore_core_ops_init: Current vic_state (VIC state): 4 ****** ispcore_core_ops_init: VIC already streaming (state 4) - initializing during streaming ***
[  170.193785] *** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***<6>[  170.193791] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  170.193798] *** tx_isp_get_sensor: subdevs[5] = 85f40800, ops = c06b5968 ***
[  170.193805] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b597c ***
[  170.193812] *** tx_isp_get_sensor: subdevs[6] = 81151400, ops = c06df0f8 ***
[  170.193819] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06df10c ***
[  170.193825] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  170.193830] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  170.193836] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  170.193841] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  170.193847] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  170.193853] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  170.193859] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  170.193865] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  170.193870] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  170.193876] *** tx_isp_get_sensor: Found real sensor: 85f40000 ***
[  170.193881] *** ispcore_core_ops_init: BINARY NINJA MCP - First tisp_init call (00079050) ***
[  170.193886] *** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***<6>[  170.193892] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[  170.193899] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  170.193906] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  170.193911] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.193919] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  170.193926] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  170.193933] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  170.193940] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  170.193947] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  170.193954] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  170.193961] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  170.193967] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  170.193975] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  170.193981] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  170.193989] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  170.193995] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  170.194002] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  170.194009] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  170.194016] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  170.194023] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  170.194029] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  170.194035] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  170.194042] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  170.194049] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  170.194056] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  170.194061] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  170.194067] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.194074] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  170.194081] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  170.194088] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  170.194095] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  170.194101] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  170.194108] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  170.194115] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  170.194122] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  170.194128] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.194135] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  170.194141] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  170.194149] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  170.194155] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  170.194162] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  170.194169] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  170.194175] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  170.194182] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  170.194189] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  170.194195] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  170.194201] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  170.194209] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  170.194217] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  170.194223] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  170.194229] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  170.194235] *** tisp_init: ISP control register set to enable processing pipeline ***
[ERROR:IMPSystem.cpp]: IMP_ISP_EnableSensor() = -1
terminate called after throwing an instance of 'std::invalid_argument'
  what():  error initializing the imp system.
[  170.194242] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  170.194248] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  170.194255] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  170.194261] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  170.194267] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  170.194273] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  170.194285] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=81140000 ***
[  170.201737] *** isp_irq_handle: IRQ 37 received, dev_id=81140000 ***
[  170.201743] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  170.209470] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=81140000 ***
[  170.209479] *** ISP CORE INTERRUPT: bank=legacy(+0xb*) status=0x00000400 (legacy=0x00000400 new=0x00000000) ***
[  170.229866] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  170.229881] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  170.229888] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  170.229894] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  170.229901] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  170.229908] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  170.229915] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  170.229922] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  170.229929] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  170.229935] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  170.229941] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  170.229948] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  170.229955] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  170.229961] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  170.229967] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  170.229974] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  170.229981] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  170.229988] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  170.229997] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  170.230004] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  170.230011] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  170.230017] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  170.230024] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  170.230031] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  170.230037] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  170.230042] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  170.230048] *** This should eliminate green frames by enabling proper color processing ***
[  170.230055] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  170.230061] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  170.230068] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  170.230074] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  170.230081] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  170.230087] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  170.230094] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  170.230101] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  170.230107] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  170.230113] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  170.230119] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  170.230124] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  170.230129] *** tisp_init: Standard tuning parameters loaded successfully ***
[  170.230135] *** tisp_init: Custom tuning parameters loaded successfully ***
[  170.230141] tisp_set_csc_version: Setting CSC version 0
[  170.230147] *** CRITICAL ROOT CAUSE FIX: Skipping CSI PHY register 0xc write to prevent VIC interrupt corruption ***
[  170.230153] *** Register 0xc is CSI PHY Control - tuning system must not write to it! ***
[  170.230159] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  170.230165] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  170.230172] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  170.230177] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  170.230183] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  170.230189] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  170.230196] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  170.230201] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  170.230208] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  170.230214] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  170.230220] *** tisp_init: ISP processing pipeline fully enabled ***
[  170.230226] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  170.230233] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  170.230239] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  170.230245] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  170.230252] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  170.230257] tisp_init: ISP memory buffers configured
[  170.230263] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  170.230270] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  170.230279] tiziano_ae_params_refresh: Refreshing AE parameters
[  170.230289] tiziano_ae_params_refresh: AE parameters refreshed
[  170.230295] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  170.230301] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  170.230307] tiziano_ae_para_addr: Setting up AE parameter addresses
[  170.230311] tiziano_ae_para_addr: AE parameter addresses configured
[  170.230318] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  170.230325] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  170.230332] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  170.230339] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  170.230346] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  170.230353] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  170.230360] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  170.230367] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b697814 (Binary Ninja EXACT) ***
[  170.230373] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  170.230381] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  170.230387] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  170.230394] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  170.230400] tiziano_ae_set_hardware_param: Parameters written to AE0
[  170.230406] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  170.230413] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  170.230451] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  170.230459] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  170.230465] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  170.230472] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  170.230479] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  170.230485] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  170.230492] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  170.230499] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  170.230505] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  170.230512] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  170.230517] tiziano_ae_set_hardware_param: Parameters written to AE1
[  170.230524] *** system_irq_func_set: Registered handler at index 27 ***
[  170.230530] *** system_irq_func_set: Registered handler at index 26 ***
[  170.230536] *** system_irq_func_set: Registered handler at index 29 ***
[  170.230542] *** system_irq_func_set: Registered handler at index 28 ***
[  170.230550] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  170.230567] tiziano_deflicker_expt: Generated 119 LUT entries
[  170.230573] tisp_event_set_cb: Setting callback for event 1
[  170.230580] tisp_event_set_cb: Event 1 callback set to c0684d38
[  170.230586] tisp_event_set_cb: Setting callback for event 6
[  170.230593] tisp_event_set_cb: Event 6 callback set to c0684218
[  170.230598] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  170.230604] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  170.230611] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  170.230617] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  170.230624] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  170.230629] tiziano_awb_init: AWB hardware blocks enabled
[  170.230635] tiziano_gamma_init: Initializing Gamma processing
[  170.230640] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  170.230700] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  170.230705] tiziano_gib_init: Initializing GIB processing
[  170.230711] tiziano_lsc_init: Initializing LSC processing
[  170.230716] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  170.230723] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  170.230729] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  170.230736] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  170.230741] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  170.230798] tiziano_ccm_init: Initializing Color Correction Matrix
[  170.230803] tiziano_ccm_init: Using linear CCM parameters
[  170.230809] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  170.230816] jz_isp_ccm: EV=64, CT=9984
[  170.230822] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  170.230828] cm_control: saturation=128
[  170.230833] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  170.230840] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  170.230845] tiziano_ccm_init: CCM initialized successfully
[  170.230851] tiziano_dmsc_init: Initializing DMSC processing
[  170.230856] tiziano_sharpen_init: Initializing Sharpening
[  170.230861] tiziano_sharpen_init: Using linear sharpening parameters
[  170.230867] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  170.230873] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  170.230879] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  170.230906] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  170.230913] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  170.230918] tiziano_sharpen_init: Sharpening initialized successfully
[  170.230923] tiziano_sdns_init: Initializing SDNS processing
[  170.230932] tiziano_sdns_init: Using linear SDNS parameters
[  170.230937] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  170.230945] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  170.230950] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  170.230983] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  170.230990] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  170.230995] tiziano_sdns_init: SDNS processing initialized successfully
[  170.231002] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  170.231007] tiziano_mdns_init: Using linear MDNS parameters
[  170.231017] tiziano_mdns_init: MDNS processing initialized successfully
[  170.231023] tiziano_clm_init: Initializing CLM processing
[  170.231028] tiziano_dpc_init: Initializing DPC processing
[  170.231033] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  170.231039] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  170.231046] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  170.231052] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  170.231067] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  170.231073] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  170.231079] tiziano_hldc_init: Initializing HLDC processing
[  170.231085] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  170.231092] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  170.231099] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  170.231106] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  170.231113] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  170.231120] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  170.231127] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  170.231133] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  170.231141] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  170.231147] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  170.231154] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  170.231161] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  170.231168] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  170.231173] tiziano_adr_params_refresh: Refreshing ADR parameters
[  170.231179] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  170.231185] tiziano_adr_params_init: Initializing ADR parameter arrays
[  170.231191] tisp_adr_set_params: Writing ADR parameters to registers
[  170.231224] tisp_adr_set_params: ADR parameters written to hardware
[  170.231229] tisp_event_set_cb: Setting callback for event 18
[  170.231236] tisp_event_set_cb: Event 18 callback set to c0683eb4
[  170.231242] tisp_event_set_cb: Setting callback for event 2
[  170.231248] tisp_event_set_cb: Event 2 callback set to c0683e88
[  170.231253] tiziano_adr_init: ADR processing initialized successfully
[  170.231260] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  170.231265] tiziano_bcsh_init: Initializing BCSH processing
[  170.231271] tiziano_ydns_init: Initializing YDNS processing
[  170.231276] tiziano_rdns_init: Initializing RDNS processing
[  170.231281] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  170.231295] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x11b0000 (Binary Ninja EXACT) ***
[  170.231303] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x11b1000 (Binary Ninja EXACT) ***
[  170.231310] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x11b2000 (Binary Ninja EXACT) ***
[  170.231317] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x11b3000 (Binary Ninja EXACT) ***
[  170.231324] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x11b4000 (Binary Ninja EXACT) ***
[  170.231331] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x11b4800 (Binary Ninja EXACT) ***
[  170.231338] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x11b5000 (Binary Ninja EXACT) ***
[  170.231345] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x11b5800 (Binary Ninja EXACT) ***
[  170.231351] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  170.231357] *** tisp_init: AE0 buffer allocated at 0x011b0000 ***
[  170.231364] *** CRITICAL FIX: data_b2f3c initialized to 0x811b0000 (prevents stack corruption) ***
[  170.231372] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11b8000 (Binary Ninja EXACT) ***
[  170.231379] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11b9000 (Binary Ninja EXACT) ***
[  170.231386] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11ba000 (Binary Ninja EXACT) ***
[  170.231393] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11bb000 (Binary Ninja EXACT) ***
[  170.231400] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11bc000 (Binary Ninja EXACT) ***
[  170.231407] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11bc800 (Binary Ninja EXACT) ***
[  170.231414] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11bd000 (Binary Ninja EXACT) ***
[  170.231421] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11bd800 (Binary Ninja EXACT) ***
[  170.231428] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  170.231434] *** tisp_init: AE1 buffer allocated at 0x011b8000 ***
[  170.231439] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  170.231446] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  170.231451] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  170.231458] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  170.231463] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  170.231471] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  170.231478] tiziano_ae_params_refresh: Refreshing AE parameters
[  170.231487] tiziano_ae_params_refresh: AE parameters refreshed
[  170.231492] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  170.231498] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  170.231503] tiziano_ae_para_addr: Setting up AE parameter addresses
[  170.231509] tiziano_ae_para_addr: AE parameter addresses configured
[  170.231515] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  170.231521] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  170.231529] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  170.231535] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  170.231543] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  170.231549] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  170.231556] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  170.231563] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b697814 (Binary Ninja EXACT) ***
[  170.231570] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  170.231577] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  170.231584] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  170.231591] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  170.231597] tiziano_ae_set_hardware_param: Parameters written to AE0
[  170.231603] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  170.231609] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  170.231616] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  170.231623] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  170.231629] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  170.231636] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  170.231643] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  170.231649] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  170.231656] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  170.231663] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  170.231669] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  170.231676] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  170.231681] tiziano_ae_set_hardware_param: Parameters written to AE1
[  170.231687] *** system_irq_func_set: Registered handler at index 27 ***
[  170.231693] *** system_irq_func_set: Registered handler at index 26 ***
[  170.231699] *** system_irq_func_set: Registered handler at index 29 ***
[  170.231705] *** system_irq_func_set: Registered handler at index 28 ***
[  170.231713] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  170.231729] tiziano_deflicker_expt: Generated 119 LUT entries
[  170.231735] tisp_event_set_cb: Setting callback for event 1
[  170.231741] tisp_event_set_cb: Event 1 callback set to c0684d38
[  170.231747] tisp_event_set_cb: Setting callback for event 6
[  170.231753] tisp_event_set_cb: Event 6 callback set to c0684218
[  170.231759] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  170.231765] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  170.231771] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  170.231778] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  170.231785] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  170.231790] tiziano_awb_init: AWB hardware blocks enabled
[  170.231795] tiziano_gamma_init: Initializing Gamma processing
[  170.231801] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  170.231859] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  170.231865] tiziano_gib_init: Initializing GIB processing
[  170.231870] tiziano_lsc_init: Initializing LSC processing
[  170.231875] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  170.231882] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  170.231889] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  170.231895] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  170.231901] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  170.231955] tiziano_ccm_init: Initializing Color Correction Matrix
[  170.231959] tiziano_ccm_init: Using linear CCM parameters
[  170.231965] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  170.231971] jz_isp_ccm: EV=64, CT=9984
[  170.231977] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  170.231983] cm_control: saturation=128
[  170.231989] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  170.231995] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  170.232000] tiziano_ccm_init: CCM initialized successfully
[  170.232005] tiziano_dmsc_init: Initializing DMSC processing
[  170.232011] tiziano_sharpen_init: Initializing Sharpening
[  170.232016] tiziano_sharpen_init: Using linear sharpening parameters
[  170.232021] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  170.232029] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  170.232034] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  170.232060] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  170.232067] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  170.232072] tiziano_sharpen_init: Sharpening initialized successfully
[  170.232077] tiziano_sdns_init: Initializing SDNS processing
[  170.232085] tiziano_sdns_init: Using linear SDNS parameters
[  170.232091] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  170.232097] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  170.232103] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  170.232135] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  170.232141] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  170.232147] tiziano_sdns_init: SDNS processing initialized successfully
[  170.232153] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  170.232159] tiziano_mdns_init: Using linear MDNS parameters
[  170.232169] tiziano_mdns_init: MDNS processing initialized successfully
[  170.232174] tiziano_clm_init: Initializing CLM processing
[  170.232179] tiziano_dpc_init: Initializing DPC processing
[  170.232185] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  170.232191] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  170.232197] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  170.232203] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  170.232217] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  170.232224] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  170.232229] tiziano_hldc_init: Initializing HLDC processing
[  170.232236] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  170.232242] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  170.232249] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  170.232255] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  170.232263] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  170.232269] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  170.232276] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  170.232283] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  170.232290] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  170.232297] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  170.232304] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  170.232311] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  170.232318] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  170.232323] tiziano_adr_params_refresh: Refreshing ADR parameters
[  170.232329] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  170.232335] tiziano_adr_params_init: Initializing ADR parameter arrays
[  170.232341] tisp_adr_set_params: Writing ADR parameters to registers
[  170.232373] tisp_adr_set_params: ADR parameters written to hardware
[  170.232379] tisp_event_set_cb: Setting callback for event 18
[  170.232385] tisp_event_set_cb: Event 18 callback set to c0683eb4
[  170.232391] tisp_event_set_cb: Setting callback for event 2
[  170.232397] tisp_event_set_cb: Event 2 callback set to c0683e88
[  170.232403] tiziano_adr_init: ADR processing initialized successfully
[  170.232409] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  170.232415] tiziano_bcsh_init: Initializing BCSH processing
[  170.232420] tiziano_ydns_init: Initializing YDNS processing
[  170.232425] tiziano_rdns_init: Initializing RDNS processing
[  170.232430] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  170.232435] tisp_event_init: Initializing ISP event system
[  170.232443] tisp_event_init: SAFE event system initialized with 20 nodes
[  170.232449] tisp_event_set_cb: Setting callback for event 4
[  170.232455] tisp_event_set_cb: Event 4 callback set to c0683ee0
[  170.232461] tisp_event_set_cb: Setting callback for event 5
[  170.232467] tisp_event_set_cb: Event 5 callback set to c06843a8
[  170.232473] tisp_event_set_cb: Setting callback for event 7
[  170.232479] tisp_event_set_cb: Event 7 callback set to c0683f74
[  170.232485] tisp_event_set_cb: Setting callback for event 9
[  170.232491] tisp_event_set_cb: Event 9 callback set to c0683ffc
[  170.232497] tisp_event_set_cb: Setting callback for event 8
[  170.232503] tisp_event_set_cb: Event 8 callback set to c06840c0
[  170.232509] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  170.232515] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  170.232521] *** system_irq_func_set: Registered handler at index 13 ***
[  170.232527] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  170.232533] tisp_param_operate_init: Initializing parameter operations
[  170.232545] tisp_netlink_init: Initializing netlink communication
[  170.232551] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  170.232583] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  170.232597] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  170.232609] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  170.232615] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  170.232622] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  170.232627] tisp_code_create_tuning_node: Device already created, skipping
[  170.232634] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  170.232641] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  170.232648] tx_isp_subdev_pipo: entry - sd=85f40400, arg=81145d90
[  170.232655] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 85f40400
[  170.232660] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  170.232666] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  170.232672] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  170.232677] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  170.232683] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  170.232690] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[  170.232697] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  170.232703] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[  170.232709] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  170.232717] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[  170.232723] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  170.232730] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[  170.232737] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  170.232743] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[  170.232749] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  170.232755] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  170.232761] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  170.232767] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  170.232773] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  170.232779] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  170.232787] ispvic_frame_channel_qbuf: arg1=85f40400, arg2=  (null)
[  170.232793] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  170.232800] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  170.232806] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  170.232813] ispvic_frame_channel_s_stream: arg1=85f40400, arg2=1
[  170.232819] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f40400
[  170.232825] ispvic_frame_channel_s_stream[2603]: streamon
[  170.232832] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  170.232838] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  170.232844] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  170.232850] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  170.232856] get_cached_sensor_dimensions: Dimensions not cached, using defaults
[  170.232863] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  170.232869] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  170.232876] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  170.232882] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  170.232888] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  170.232893] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  170.232899] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  170.232907] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  170.232914] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  170.232921] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  170.232929] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  170.232937] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  170.232944] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  170.232950] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  170.232956] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  170.232962] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  170.232969] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  170.232975] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  170.232981] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  170.232989] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40400, enable=1 ***
[  170.232995] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  170.233000] *** vic_core_s_stream: STREAM ON ***
[  170.233005] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  170.233011] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  170.233017] tx_isp_subdev_pipo: completed successfully, returning 0
[  170.233023] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  170.233029] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  170.233035] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  170.233041] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  170.233047] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  170.233053] *** ispcore_core_ops_init: First tisp_init completed ***
[  170.233059] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***<6>[  170.233065] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[  170.233073] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  170.233079] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  170.233085] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.233092] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  170.233099] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233106] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233113] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233120] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  170.233127] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233134] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233141] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233148] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  170.233155] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  170.233162] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  170.233169] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  170.233176] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  170.233183] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  170.233189] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  170.233196] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  170.233202] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  170.233209] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  170.233215] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  170.233223] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  170.233229] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  170.233235] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  170.233241] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.233247] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  170.233255] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  170.233262] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  170.233269] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  170.233275] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  170.233282] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  170.233289] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  170.233296] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  170.233301] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.233309] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  170.233315] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  170.233323] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  170.233329] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  170.233336] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  170.233343] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  170.233349] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  170.233356] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  170.233363] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  170.233369] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  170.233375] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  170.233383] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  170.233391] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  170.233397] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  170.233404] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  170.233409] *** tisp_init: ISP control register set to enable processing pipeline ***
[  170.233416] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  170.233422] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  170.233429] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  170.233435] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  170.233441] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  170.233448] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  170.233460] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=81140000 ***
[  170.240910] *** isp_irq_handle: IRQ 37 received, dev_id=81140000 ***
[  170.240916] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  170.248638] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=81140000 ***
[  170.248647] *** ISP CORE INTERRUPT: bank=legacy(+0xb*) status=0x00000400 (legacy=0x00000400 new=0x00000000) ***
[  170.252642] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.252657] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 180.000 ms)
[  170.252666] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 180.000 ms)
[  170.252675] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 180.000 ms)
[  170.252685] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 180.000 ms)
[  170.252694] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.252703] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 180.000 ms)
[  170.252713] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 180.000 ms)
[  170.252722] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 180.000 ms)
[  170.252731] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 180.000 ms)
[  170.252741] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 180.000 ms)
[  170.252750] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 180.000 ms)
[  170.252759] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 180.000 ms)
[  170.252769] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 180.000 ms)
[  170.252778] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.252787] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.252797] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.252806] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.252815] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 180.000 ms)
[  170.252825] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 180.000 ms)
[  170.252834] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.252843] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 180.000 ms)
[  170.252853] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 180.000 ms)
[  170.252862] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 180.000 ms)
[  170.252871] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 180.000 ms)
[  170.252881] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 180.000 ms)
[  170.252890] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 180.000 ms)
[  170.252899] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 180.000 ms)
[  170.252912] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.252921] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.252931] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.252941] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.252950] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.252959] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.252969] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 180.000 ms)
[  170.252977] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 180.000 ms)
[  170.252987] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.252996] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253005] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253015] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253025] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253034] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253043] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253053] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253062] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253071] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253081] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253090] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253099] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253109] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 180.000 ms)
d[  170.253119] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253128] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253137] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253147] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.253156] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.253165] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.253175] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.253184] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.253193] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253203] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 180.000 ms)
[  170.253212] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253221] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.253231] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253240] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253249] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253259] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253268] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253277] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253287] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253296] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253305] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253315] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253324] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253333] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253343] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253353] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253362] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253371] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253381] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.253390] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.253399] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.253409] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.253419] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.253428] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253437] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 180.000 ms)
[  170.253447] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253456] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.253465] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253475] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253484] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253493] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253503] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253512] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253521] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253531] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253540] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253550] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253559] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253569] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253578] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253587] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253597] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253607] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253616] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.253625] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.253635] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.253645] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.253654] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.253663] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253672] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 180.000 ms)
[  170.253681] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253691] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.253701] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253710] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253719] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253729] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253738] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253747] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253757] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253766] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253775] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253785] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253794] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253804] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253813] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253823] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253832] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253841] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.254001] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.254010] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 180.000 ms)
[  170.254541] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 170.000 ms)
[  170.254555] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 170.000 ms)
[  170.256678] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 170.000 ms)
[  170.256688] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 170.000 ms)
[1]+  Aborted                    prudynt
root@ing-wyze-cam3-a000 ~# dmesg 
[  170.232717] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[  170.232723] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  170.232730] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[  170.232737] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  170.232743] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[  170.232749] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  170.232755] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  170.232761] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  170.232767] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  170.232773] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  170.232779] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  170.232787] ispvic_frame_channel_qbuf: arg1=85f40400, arg2=  (null)
[  170.232793] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  170.232800] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  170.232806] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  170.232813] ispvic_frame_channel_s_stream: arg1=85f40400, arg2=1
[  170.232819] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f40400
[  170.232825] ispvic_frame_channel_s_stream[2603]: streamon
[  170.232832] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  170.232838] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  170.232844] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  170.232850] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  170.232856] get_cached_sensor_dimensions: Dimensions not cached, using defaults
[  170.232863] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  170.232869] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  170.232876] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  170.232882] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  170.232888] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  170.232893] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  170.232899] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  170.232907] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  170.232914] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  170.232921] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  170.232929] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  170.232937] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  170.232944] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  170.232950] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  170.232956] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  170.232962] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  170.232969] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  170.232975] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  170.232981] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  170.232989] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40400, enable=1 ***
[  170.232995] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  170.233000] *** vic_core_s_stream: STREAM ON ***
[  170.233005] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  170.233011] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  170.233017] tx_isp_subdev_pipo: completed successfully, returning 0
[  170.233023] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  170.233029] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  170.233035] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  170.233041] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  170.233047] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  170.233053] *** ispcore_core_ops_init: First tisp_init completed ***
[  170.233059] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***<6>[  170.233065] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[  170.233073] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  170.233079] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  170.233085] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.233092] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  170.233099] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233106] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233113] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233120] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  170.233127] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233134] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233141] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233148] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  170.233155] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  170.233162] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  170.233169] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  170.233176] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  170.233183] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  170.233189] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  170.233196] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  170.233202] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  170.233209] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  170.233215] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  170.233223] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  170.233229] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  170.233235] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  170.233241] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.233247] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  170.233255] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  170.233262] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  170.233269] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  170.233275] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  170.233282] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  170.233289] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  170.233296] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  170.233301] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.233309] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  170.233315] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  170.233323] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  170.233329] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  170.233336] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  170.233343] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  170.233349] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  170.233356] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  170.233363] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  170.233369] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  170.233375] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  170.233383] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  170.233391] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  170.233397] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  170.233404] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  170.233409] *** tisp_init: ISP control register set to enable processing pipeline ***
[  170.233416] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  170.233422] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  170.233429] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  170.233435] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  170.233441] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  170.233448] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  170.233460] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=81140000 ***
[  170.240910] *** isp_irq_handle: IRQ 37 received, dev_id=81140000 ***
[  170.240916] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  170.248638] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=81140000 ***
[  170.248647] *** ISP CORE INTERRUPT: bank=legacy(+0xb*) status=0x00000400 (legacy=0x00000400 new=0x00000000) ***
[  170.252642] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.252657] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 180.000 ms)
[  170.252666] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 180.000 ms)
[  170.252675] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 180.000 ms)
[  170.252685] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 180.000 ms)
[  170.252694] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.252703] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 180.000 ms)
[  170.252713] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 180.000 ms)
[  170.252722] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 180.000 ms)
[  170.252731] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 180.000 ms)
[  170.252741] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 180.000 ms)
[  170.252750] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 180.000 ms)
[  170.252759] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 180.000 ms)
[  170.252769] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 180.000 ms)
[  170.252778] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.252787] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.252797] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.252806] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.252815] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 180.000 ms)
[  170.252825] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 180.000 ms)
[  170.252834] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.252843] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 180.000 ms)
[  170.252853] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 180.000 ms)
[  170.252862] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 180.000 ms)
[  170.252871] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 180.000 ms)
[  170.252881] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 180.000 ms)
[  170.252890] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 180.000 ms)
[  170.252899] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 180.000 ms)
[  170.252912] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.252921] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.252931] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.252941] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.252950] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.252959] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.252969] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 180.000 ms)
[  170.252977] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 180.000 ms)
[  170.252987] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.252996] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253005] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253015] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253025] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253034] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253043] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253053] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253062] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253071] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253081] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253090] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253099] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253109] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253119] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253128] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253137] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253147] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.253156] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.253165] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.253175] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.253184] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.253193] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253203] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 180.000 ms)
[  170.253212] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253221] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.253231] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253240] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253249] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253259] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253268] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253277] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253287] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253296] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253305] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253315] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253324] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253333] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253343] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253353] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253362] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253371] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253381] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.253390] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.253399] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.253409] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.253419] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.253428] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253437] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 180.000 ms)
[  170.253447] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253456] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.253465] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253475] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253484] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253493] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253503] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253512] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253521] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253531] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253540] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253550] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253559] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253569] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253578] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253587] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253597] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253607] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253616] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.253625] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.253635] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.253645] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.253654] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.253663] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253672] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 180.000 ms)
[  170.253681] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253691] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.253701] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253710] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253719] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253729] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253738] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253747] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253757] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253766] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253775] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253785] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253794] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253804] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253813] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253823] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253832] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253841] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.254001] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.254010] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 180.000 ms)
[  170.254541] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 170.000 ms)
[  170.254555] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 170.000 ms)
[  170.256678] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 170.000 ms)
[  170.256688] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 170.000 ms)
[  170.279109] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  170.279124] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  170.279131] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  170.279137] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  170.279143] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  170.279151] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  170.279158] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  170.279165] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  170.279172] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  170.279179] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  170.279185] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  170.279191] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  170.279197] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  170.279204] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  170.279211] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  170.279217] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  170.279224] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  170.279231] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  170.279240] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  170.279247] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  170.279254] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  170.279261] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  170.279267] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  170.279274] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  170.279280] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  170.279285] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  170.279291] *** This should eliminate green frames by enabling proper color processing ***
[  170.279298] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  170.279304] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  170.279311] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  170.279317] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  170.279324] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  170.279331] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  170.279337] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  170.279344] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  170.279351] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  170.279357] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  170.279362] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  170.279367] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  170.279373] *** tisp_init: Standard tuning parameters loaded successfully ***
[  170.279379] *** tisp_init: Custom tuning parameters loaded successfully ***
[  170.279385] tisp_set_csc_version: Setting CSC version 0
[  170.279391] *** CRITICAL ROOT CAUSE FIX: Skipping CSI PHY register 0xc write to prevent VIC interrupt corruption ***
[  170.279397] *** Register 0xc is CSI PHY Control - tuning system must not write to it! ***
[  170.279402] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  170.279409] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  170.279415] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  170.279421] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  170.279426] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  170.279433] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  170.279439] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  170.279445] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  170.279451] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  170.279458] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  170.279463] *** tisp_init: ISP processing pipeline fully enabled ***
[  170.279470] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  170.279477] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  170.279482] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  170.279489] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  170.279496] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  170.279501] tisp_init: ISP memory buffers configured
[  170.279507] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  170.279514] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  170.279523] tiziano_ae_params_refresh: Refreshing AE parameters
[  170.279533] tiziano_ae_params_refresh: AE parameters refreshed
[  170.279539] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  170.279545] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  170.279550] tiziano_ae_para_addr: Setting up AE parameter addresses
[  170.279555] tiziano_ae_para_addr: AE parameter addresses configured
[  170.279562] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  170.279569] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  170.279576] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  170.279583] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  170.279590] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  170.279597] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  170.279603] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  170.279611] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b697814 (Binary Ninja EXACT) ***
[  170.279617] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  170.279625] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  170.279631] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  170.279638] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  170.279644] tiziano_ae_set_hardware_param: Parameters written to AE0
[  170.279650] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  170.279657] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  170.279663] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  170.279670] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  170.279677] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  170.279683] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  170.279690] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  170.279697] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  170.279703] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  170.279710] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  170.279717] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  170.279723] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  170.279729] tiziano_ae_set_hardware_param: Parameters written to AE1
[  170.279736] *** system_irq_func_set: Registered handler at index 27 ***
[  170.279741] *** system_irq_func_set: Registered handler at index 26 ***
[  170.279747] *** system_irq_func_set: Registered handler at index 29 ***
[  170.279753] *** system_irq_func_set: Registered handler at index 28 ***
[  170.279761] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  170.279778] tiziano_deflicker_expt: Generated 119 LUT entries
[  170.279784] tisp_event_set_cb: Setting callback for event 1
[  170.279791] tisp_event_set_cb: Event 1 callback set to c0684d38
[  170.279797] tisp_event_set_cb: Setting callback for event 6
[  170.279804] tisp_event_set_cb: Event 6 callback set to c0684218
[  170.279809] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  170.279815] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  170.279822] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  170.279829] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  170.279835] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  170.279841] tiziano_awb_init: AWB hardware blocks enabled
[  170.279846] tiziano_gamma_init: Initializing Gamma processing
[  170.279851] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  170.279911] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  170.279917] tiziano_gib_init: Initializing GIB processing
[  170.279922] tiziano_lsc_init: Initializing LSC processing
[  170.279927] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  170.279934] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  170.279941] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  170.279947] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  170.279953] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  170.280010] tiziano_ccm_init: Initializing Color Correction Matrix
[  170.280015] tiziano_ccm_init: Using linear CCM parameters
[  170.280021] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  170.280027] jz_isp_ccm: EV=64, CT=9984
[  170.280034] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  170.280040] cm_control: saturation=128
[  170.280045] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  170.280052] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  170.280057] tiziano_ccm_init: CCM initialized successfully
[  170.280063] tiziano_dmsc_init: Initializing DMSC processing
[  170.280068] tiziano_sharpen_init: Initializing Sharpening
[  170.280073] tiziano_sharpen_init: Using linear sharpening parameters
[  170.280079] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  170.280085] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  170.280091] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  170.280118] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  170.280125] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  170.280130] tiziano_sharpen_init: Sharpening initialized successfully
[  170.280135] tiziano_sdns_init: Initializing SDNS processing
[  170.280144] tiziano_sdns_init: Using linear SDNS parameters
[  170.280149] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  170.280156] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  170.280162] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  170.280195] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  170.280201] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  170.280207] tiziano_sdns_init: SDNS processing initialized successfully
[  170.280213] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  170.280219] tiziano_mdns_init: Using linear MDNS parameters
[  170.280229] tiziano_mdns_init: MDNS processing initialized successfully
[  170.280235] tiziano_clm_init: Initializing CLM processing
[  170.280240] tiziano_dpc_init: Initializing DPC processing
[  170.280245] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  170.280251] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  170.280258] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  170.280263] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  170.280279] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  170.280285] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  170.280291] tiziano_hldc_init: Initializing HLDC processing
[  170.280297] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  170.280304] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  170.280311] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  170.280317] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  170.280325] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  170.280331] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  170.280338] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  170.280345] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  170.280352] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  170.280359] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  170.280366] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  170.280373] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  170.280380] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  170.280385] tiziano_adr_params_refresh: Refreshing ADR parameters
[  170.280391] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  170.280397] tiziano_adr_params_init: Initializing ADR parameter arrays
[  170.280403] tisp_adr_set_params: Writing ADR parameters to registers
[  170.280467] tisp_adr_set_params: ADR parameters written to hardware
[  170.280476] tisp_event_set_cb: Setting callback for event 18
[  170.280483] tisp_event_set_cb: Event 18 callback set to c0683eb4
[  170.280489] tisp_event_set_cb: Setting callback for event 2
[  170.280495] tisp_event_set_cb: Event 2 callback set to c0683e88
[  170.280501] tiziano_adr_init: ADR processing initialized successfully
[  170.280507] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  170.280513] tiziano_bcsh_init: Initializing BCSH processing
[  170.280518] tiziano_ydns_init: Initializing YDNS processing
[  170.280523] tiziano_rdns_init: Initializing RDNS processing
[  170.280528] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  170.280542] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x11c0000 (Binary Ninja EXACT) ***
[  170.280549] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x11c1000 (Binary Ninja EXACT) ***
[  170.280557] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x11c2000 (Binary Ninja EXACT) ***
[  170.280563] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x11c3000 (Binary Ninja EXACT) ***
[  170.280571] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x11c4000 (Binary Ninja EXACT) ***
[  170.280577] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x11c4800 (Binary Ninja EXACT) ***
[  170.280585] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x11c5000 (Binary Ninja EXACT) ***
[  170.280591] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x11c5800 (Binary Ninja EXACT) ***
[  170.280598] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  170.280605] *** tisp_init: AE0 buffer allocated at 0x011c0000 ***
[  170.280611] *** CRITICAL FIX: data_b2f3c initialized to 0x811c0000 (prevents stack corruption) ***
[  170.280619] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11c8000 (Binary Ninja EXACT) ***
[  170.280626] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11c9000 (Binary Ninja EXACT) ***
[  170.280633] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11ca000 (Binary Ninja EXACT) ***
[  170.280640] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11cb000 (Binary Ninja EXACT) ***
[  170.280647] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11cc000 (Binary Ninja EXACT) ***
[  170.280654] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11cc800 (Binary Ninja EXACT) ***
[  170.280661] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11cd000 (Binary Ninja EXACT) ***
[  170.280668] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11cd800 (Binary Ninja EXACT) ***
[  170.280675] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  170.280681] *** tisp_init: AE1 buffer allocated at 0x011c8000 ***
[  170.280687] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  170.280693] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  170.280699] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  170.280705] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  170.280711] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  170.280718] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  170.280725] tiziano_ae_params_refresh: Refreshing AE parameters
[  170.280733] tiziano_ae_params_refresh: AE parameters refreshed
[  170.280739] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  170.280745] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  170.280751] tiziano_ae_para_addr: Setting up AE parameter addresses
[  170.280756] tiziano_ae_para_addr: AE parameter addresses configured
[  170.280762] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  170.280769] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  170.280776] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  170.280783] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  170.280790] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  170.280797] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  170.280804] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  170.280811] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b697814 (Binary Ninja EXACT) ***
[  170.280818] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  170.280825] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  170.280831] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  170.280839] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  170.280844] tiziano_ae_set_hardware_param: Parameters written to AE0
[  170.280851] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  170.280857] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  170.280864] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  170.280871] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  170.280877] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  170.280884] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  170.280891] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  170.280897] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  170.280903] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  170.280910] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  170.280917] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  170.280923] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  170.280929] tiziano_ae_set_hardware_param: Parameters written to AE1
[  170.280935] *** system_irq_func_set: Registered handler at index 27 ***
[  170.280941] *** system_irq_func_set: Registered handler at index 26 ***
[  170.280947] *** system_irq_func_set: Registered handler at index 29 ***
[  170.280953] *** system_irq_func_set: Registered handler at index 28 ***
[  170.280961] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  170.280977] tiziano_deflicker_expt: Generated 119 LUT entries
[  170.280983] tisp_event_set_cb: Setting callback for event 1
[  170.280990] tisp_event_set_cb: Event 1 callback set to c0684d38
[  170.280995] tisp_event_set_cb: Setting callback for event 6
[  170.281002] tisp_event_set_cb: Event 6 callback set to c0684218
[  170.281007] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  170.281013] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  170.281020] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  170.281027] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  170.281033] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  170.281039] tiziano_awb_init: AWB hardware blocks enabled
[  170.281044] tiziano_gamma_init: Initializing Gamma processing
[  170.281049] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  170.281109] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  170.281114] tiziano_gib_init: Initializing GIB processing
[  170.281119] tiziano_lsc_init: Initializing LSC processing
[  170.281125] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  170.281131] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  170.281137] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  170.281145] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  170.281150] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  170.281205] tiziano_ccm_init: Initializing Color Correction Matrix
[  170.281210] tiziano_ccm_init: Using linear CCM parameters
[  170.281216] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  170.281222] jz_isp_ccm: EV=64, CT=9984
[  170.281229] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  170.281234] cm_control: saturation=128
[  170.281239] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  170.281246] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  170.281251] tiziano_ccm_init: CCM initialized successfully
[  170.281257] tiziano_dmsc_init: Initializing DMSC processing
[  170.281262] tiziano_sharpen_init: Initializing Sharpening
[  170.281267] tiziano_sharpen_init: Using linear sharpening parameters
[  170.281273] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  170.281280] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  170.281285] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  170.281312] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  170.281319] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  170.281325] tiziano_sharpen_init: Sharpening initialized successfully
[  170.281330] tiziano_sdns_init: Initializing SDNS processing
[  170.281337] tiziano_sdns_init: Using linear SDNS parameters
[  170.281343] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  170.281349] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  170.281355] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  170.281387] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  170.281394] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  170.281400] tiziano_sdns_init: SDNS processing initialized successfully
[  170.281406] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  170.281411] tiziano_mdns_init: Using linear MDNS parameters
[  170.281421] tiziano_mdns_init: MDNS processing initialized successfully
[  170.281427] tiziano_clm_init: Initializing CLM processing
[  170.281432] tiziano_dpc_init: Initializing DPC processing
[  170.281437] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  170.281443] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  170.281450] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  170.281456] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  170.281471] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  170.281477] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  170.281483] tiziano_hldc_init: Initializing HLDC processing
[  170.281489] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  170.281495] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  170.281502] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  170.281509] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  170.281516] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  170.281523] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  170.281530] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  170.281537] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  170.281544] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  170.281551] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  170.281557] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  170.281565] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  170.281571] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  170.281577] tiziano_adr_params_refresh: Refreshing ADR parameters
[  170.281583] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  170.281588] tiziano_adr_params_init: Initializing ADR parameter arrays
[  170.281595] tisp_adr_set_params: Writing ADR parameters to registers
[  170.281627] tisp_adr_set_params: ADR parameters written to hardware
[  170.281633] tisp_event_set_cb: Setting callback for event 18
[  170.281639] tisp_event_set_cb: Event 18 callback set to c0683eb4
[  170.281645] tisp_event_set_cb: Setting callback for event 2
[  170.281651] tisp_event_set_cb: Event 2 callback set to c0683e88
[  170.281657] tiziano_adr_init: ADR processing initialized successfully
[  170.281663] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  170.281669] tiziano_bcsh_init: Initializing BCSH processing
[  170.281674] tiziano_ydns_init: Initializing YDNS processing
[  170.281679] tiziano_rdns_init: Initializing RDNS processing
[  170.281684] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  170.281689] tisp_event_init: Initializing ISP event system
[  170.281697] tisp_event_init: SAFE event system initialized with 20 nodes
[  170.281703] tisp_event_set_cb: Setting callback for event 4
[  170.281709] tisp_event_set_cb: Event 4 callback set to c0683ee0
[  170.281715] tisp_event_set_cb: Setting callback for event 5
[  170.281721] tisp_event_set_cb: Event 5 callback set to c06843a8
[  170.281727] tisp_event_set_cb: Setting callback for event 7
[  170.281733] tisp_event_set_cb: Event 7 callback set to c0683f74
[  170.281739] tisp_event_set_cb: Setting callback for event 9
[  170.281745] tisp_event_set_cb: Event 9 callback set to c0683ffc
[  170.281751] tisp_event_set_cb: Setting callback for event 8
[  170.281757] tisp_event_set_cb: Event 8 callback set to c06840c0
[  170.281763] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  170.281769] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  170.281775] *** system_irq_func_set: Registered handler at index 13 ***
[  170.281781] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  170.281787] tisp_param_operate_init: Initializing parameter operations
[  170.281794] tisp_netlink_init: Initializing netlink communication
[  170.281800] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  170.281831] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  170.281846] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  170.281859] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  170.281865] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  170.281871] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  170.281877] tisp_code_create_tuning_node: Device already created, skipping
[  170.281883] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  170.281889] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  170.281897] tx_isp_subdev_pipo: entry - sd=85f40400, arg=81145d90
[  170.281903] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 85f40400
[  170.281909] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  170.281915] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  170.281921] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  170.281927] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  170.281932] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  170.281939] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[  170.281946] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  170.281952] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[  170.281959] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  170.281965] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[  170.281972] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  170.281979] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[  170.281985] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  170.281991] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[  170.281998] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  170.282004] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  170.282010] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  170.282016] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  170.282022] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  170.282028] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  170.282035] ispvic_frame_channel_qbuf: arg1=85f40400, arg2=  (null)
[  170.282043] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  170.282049] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  170.282055] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  170.282061] ispvic_frame_channel_s_stream: arg1=85f40400, arg2=1
[  170.282067] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f40400
[  170.282074] ispvic_frame_channel_s_stream[2603]: streamon
[  170.282081] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  170.282087] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  170.282093] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  170.282099] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  170.282105] get_cached_sensor_dimensions: Dimensions not cached, using defaults
[  170.282111] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  170.282117] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  170.282125] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  170.282131] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  170.282137] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  170.282142] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  170.282148] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  170.282155] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  170.282163] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  170.282170] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  170.282177] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  170.282185] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  170.282193] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  170.282199] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  170.282205] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  170.282211] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  170.282217] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  170.282223] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  170.282229] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  170.282237] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40400, enable=1 ***
[  170.282243] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  170.282248] *** vic_core_s_stream: STREAM ON ***
[  170.282253] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  170.282259] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  170.282265] tx_isp_subdev_pipo: completed successfully, returning 0
[  170.282271] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  170.282277] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  170.282283] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  170.282289] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  170.282295] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  170.282301] *** ispcore_core_ops_init: Second tisp_init completed ***
[  170.282307] *** ispcore_core_ops_init: VIC already streaming (state 4) - preserving state to avoid reinitialization ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  170.282316] *** ispcore_core_ops_init: STREAMING ACTIVE - Skipping ISP core interrupt enable to prevent hardware reset ****** ispcore_core_ops_init: ISP core interrupts should be enabled BEFORE streaming starts ***
[  170.282325] ispcore_core_ops_init: Complete, result=0<6>[  170.282333] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  170.282339] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  170.282346] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  170.282354] *** tx_isp_get_sensor: subdevs[5] = 85f40800, ops = c06b5968 ***
[  170.282361] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b597c ***
[  170.282368] *** tx_isp_get_sensor: subdevs[6] = 81151400, ops = c06df0f8 ***
[  170.282375] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06df10c ***
[  170.282381] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  170.282387] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  170.282393] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  170.282398] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  170.282404] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  170.282409] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  170.282415] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  170.282421] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  170.282427] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  170.282433] *** tx_isp_get_sensor: Found real sensor: 85f40000 ***
[  170.282440] VIN: tx_isp_vin_init: a0 (sensor) = 85f40000
[  170.282446] VIN: tx_isp_vin_init: using VIN device from global ISP: 85f44000
[  170.282452] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  170.282460] csi_core_ops_init: sd=85f40000, csi_dev=85f40000, enable=1
[  170.282466] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  170.282472] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  170.282478] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  170.282484] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  170.282491] *** vic_core_ops_init: ENTRY - sd=85f40400, enable=1 ***
[  170.282497] *** vic_core_ops_init: vic_dev=85f40400, current state check ***
[  170.282503] *** vic_core_ops_init: current_state=4, enable=1 ***
[  170.282509] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  170.282515] *** VIC HW INIT: Using SECONDARY VIC space (0x10023000) for interrupt configuration ***
[  170.282521] *** VIC HW INIT: CRITICAL - Enabling VIC hardware before interrupt configuration ***
[  170.283659] *** VIC HW INIT: TIMEOUT - VIC hardware failed to become ready (status=0x3130322a) ***
[  170.283665] vic_core_ops_init: VIC hardware init FAILED: -145
[  170.283671] Err [VIC_INT] : mipi ch1 hcomp err !!!
[  170.283682] CPU: 0 PID: 2441 Comm: prudynt Tainted: G           O 3.10.14__isvp_swan_1.0__ #1
[  170.283689] Stack : 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  170.283689] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  170.283689] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  170.283689] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  170.283689] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 81145d60
[  170.283689] 	  ...
[  170.283763] Call Trace:[<8001f744>] 0x8001f744
[  170.283777] [<8001f744>] 0x8001f744
[  170.283785] [<c0668478>] 0xc0668478
[  170.283791] [<803b462c>] 0x803b462c
[  170.283798] [<c0675a60>] 0xc0675a60
[  170.283805] [<80014470>] 0x80014470
[  170.283811] [<803b4664>] 0x803b4664
[  170.283817] [<803b462c>] 0x803b462c
[  170.283824] [<c0675b68>] 0xc0675b68
[  170.283831] [<80045612>] 0x80045612
[  170.283837] [<800dadb0>] 0x800dadb0
[  170.283844] [<800dbbb8>] 0x800dbbb8
[  170.283851] [<80045612>] 0x80045612
[  170.283857] [<800224bc>] 0x800224bc
[  170.283865] [<80045612>] 0x80045612
[  170.283872] 
[  170.283877] *** VIC device final state set to 2 (fully activated) ***
[  170.283883] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  170.283889] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  170.283895] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  170.283901] *** vic_core_ops_init: ENTRY - sd=85f40400, enable=1 ***
[  170.283907] *** vic_core_ops_init: vic_dev=85f40400, current state check ***
[  170.283913] *** vic_core_ops_init: current_state=2, enable=1 ***
[  170.283919] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  170.283925] *** VIC HW INIT: Using SECONDARY VIC space (0x10023000) for interrupt configuration ***
[  170.283931] *** VIC HW INIT: CRITICAL - Enabling VIC hardware before interrupt configuration ***
[  170.285067] *** VIC HW INIT: TIMEOUT - VIC hardware failed to become ready (status=0x3130322a) ***
[  170.285073] vic_core_ops_init: VIC hardware init FAILED: -145
[  170.285079] tx_isp_video_s_stream: VIC core->init failed: -145
[  170.325351] ISP released (refcnt=0)
[  170.332939] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 80.000 ms)
[  170.332955] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 80.000 ms)
[  170.335139] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 80.000 ms)
[  170.335151] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 80.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[  170.232717] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[  170.232723] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  170.232730] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[  170.232737] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  170.232743] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[  170.232749] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  170.232755] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  170.232761] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  170.232767] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  170.232773] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  170.232779] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  170.232787] ispvic_frame_channel_qbuf: arg1=85f40400, arg2=  (null)
[  170.232793] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  170.232800] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  170.232806] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  170.232813] ispvic_frame_channel_s_stream: arg1=85f40400, arg2=1
[  170.232819] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f40400
[  170.232825] ispvic_frame_channel_s_stream[2603]: streamon
[  170.232832] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  170.232838] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  170.232844] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  170.232850] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  170.232856] get_cached_sensor_dimensions: Dimensions not cached, using defaults
[  170.232863] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  170.232869] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  170.232876] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  170.232882] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  170.232888] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  170.232893] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  170.232899] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  170.232907] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  170.232914] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  170.232921] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  170.232929] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  170.232937] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  170.232944] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  170.232950] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  170.232956] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  170.232962] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  170.232969] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  170.232975] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  170.232981] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  170.232989] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40400, enable=1 ***
[  170.232995] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  170.233000] *** vic_core_s_stream: STREAM ON ***
[  170.233005] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  170.233011] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  170.233017] tx_isp_subdev_pipo: completed successfully, returning 0
[  170.233023] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  170.233029] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  170.233035] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  170.233041] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  170.233047] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  170.233053] *** ispcore_core_ops_init: First tisp_init completed ***
[  170.233059] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***<6>[  170.233065] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[  170.233073] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  170.233079] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  170.233085] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.233092] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  170.233099] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233106] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233113] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233120] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  170.233127] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233134] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233141] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  170.233148] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  170.233155] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  170.233162] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  170.233169] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  170.233176] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  170.233183] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  170.233189] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  170.233196] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  170.233202] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  170.233209] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  170.233215] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  170.233223] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  170.233229] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  170.233235] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  170.233241] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.233247] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  170.233255] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  170.233262] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  170.233269] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  170.233275] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  170.233282] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  170.233289] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  170.233296] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  170.233301] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  170.233309] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  170.233315] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  170.233323] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  170.233329] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  170.233336] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  170.233343] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  170.233349] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  170.233356] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  170.233363] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  170.233369] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  170.233375] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  170.233383] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  170.233391] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  170.233397] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  170.233404] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  170.233409] *** tisp_init: ISP control register set to enable processing pipeline ***
[  170.233416] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  170.233422] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  170.233429] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  170.233435] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  170.233441] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  170.233448] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  170.233460] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=81140000 ***
[  170.240910] *** isp_irq_handle: IRQ 37 received, dev_id=81140000 ***
[  170.240916] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  170.248638] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=81140000 ***
[  170.248647] *** ISP CORE INTERRUPT: bank=legacy(+0xb*) status=0x00000400 (legacy=0x00000400 new=0x00000000) ***
[  170.252642] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.252657] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 180.000 ms)
[  170.252666] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 180.000 ms)
[  170.252675] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 180.000 ms)
[  170.252685] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 180.000 ms)
[  170.252694] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.252703] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 180.000 ms)
[  170.252713] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 180.000 ms)
[  170.252722] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 180.000 ms)
[  170.252731] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 180.000 ms)
[  170.252741] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 180.000 ms)
[  170.252750] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 180.000 ms)
[  170.252759] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 180.000 ms)
[  170.252769] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 180.000 ms)
[  170.252778] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.252787] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.252797] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.252806] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.252815] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 180.000 ms)
[  170.252825] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 180.000 ms)
[  170.252834] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.252843] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 180.000 ms)
[  170.252853] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 180.000 ms)
[  170.252862] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 180.000 ms)
[  170.252871] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 180.000 ms)
[  170.252881] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 180.000 ms)
[  170.252890] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 180.000 ms)
[  170.252899] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 180.000 ms)
[  170.252912] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.252921] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.252931] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.252941] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.252950] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.252959] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.252969] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 180.000 ms)
[  170.252977] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 180.000 ms)
[  170.252987] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.252996] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253005] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253015] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253025] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253034] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253043] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253053] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253062] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253071] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253081] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253090] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253099] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253109] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253119] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253128] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253137] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253147] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.253156] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.253165] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.253175] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.253184] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.253193] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253203] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 180.000 ms)
[  170.253212] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253221] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.253231] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253240] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253249] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253259] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253268] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253277] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253287] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253296] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253305] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253315] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253324] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253333] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253343] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253353] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253362] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253371] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253381] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.253390] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.253399] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.253409] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.253419] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.253428] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253437] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 180.000 ms)
[  170.253447] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253456] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.253465] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253475] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253484] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253493] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253503] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253512] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253521] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253531] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253540] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253550] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253559] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253569] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253578] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253587] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253597] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253607] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253616] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 180.000 ms)
[  170.253625] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 180.000 ms)
[  170.253635] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 180.000 ms)
[  170.253645] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 180.000 ms)
[  170.253654] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 180.000 ms)
[  170.253663] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.253672] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 180.000 ms)
[  170.253681] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253691] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 180.000 ms)
[  170.253701] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253710] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 180.000 ms)
[  170.253719] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 180.000 ms)
[  170.253729] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 180.000 ms)
[  170.253738] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 180.000 ms)
[  170.253747] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 180.000 ms)
[  170.253757] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253766] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 180.000 ms)
[  170.253775] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 180.000 ms)
[  170.253785] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.253794] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 180.000 ms)
[  170.253804] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 180.000 ms)
[  170.253813] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 180.000 ms)
[  170.253823] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 180.000 ms)
[  170.253832] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 180.000 ms)
[  170.253841] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 180.000 ms)
[  170.254001] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 180.000 ms)
[  170.254010] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 180.000 ms)
[  170.254541] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 170.000 ms)
[  170.254555] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 170.000 ms)
[  170.256678] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 170.000 ms)
[  170.256688] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 170.000 ms)
[  170.279109] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  170.279124] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  170.279131] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  170.279137] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  170.279143] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  170.279151] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  170.279158] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  170.279165] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  170.279172] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  170.279179] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  170.279185] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  170.279191] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  170.279197] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  170.279204] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  170.279211] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  170.279217] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  170.279224] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  170.279231] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  170.279240] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  170.279247] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  170.279254] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  170.279261] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  170.279267] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  170.279274] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  170.279280] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  170.279285] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  170.279291] *** This should eliminate green frames by enabling proper color processing ***
[  170.279298] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  170.279304] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  170.279311] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  170.279317] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  170.279324] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  170.279331] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  170.279337] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  170.279344] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  170.279351] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  170.279357] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  170.279362] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  170.279367] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  170.279373] *** tisp_init: Standard tuning parameters loaded successfully ***
[  170.279379] *** tisp_init: Custom tuning parameters loaded successfully ***
[  170.279385] tisp_set_csc_version: Setting CSC version 0
[  170.279391] *** CRITICAL ROOT CAUSE FIX: Skipping CSI PHY register 0xc write to prevent VIC interrupt corruption ***
[  170.279397] *** Register 0xc is CSI PHY Control - tuning system must not write to it! ***
[  170.279402] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  170.279409] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  170.279415] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  170.279421] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  170.279426] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  170.279433] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  170.279439] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  170.279445] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  170.279451] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  170.279458] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  170.279463] *** tisp_init: ISP processing pipeline fully enabled ***
[  170.279470] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  170.279477] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  170.279482] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  170.279489] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  170.279496] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  170.279501] tisp_init: ISP memory buffers configured
[  170.279507] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  170.279514] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  170.279523] tiziano_ae_params_refresh: Refreshing AE parameters
[  170.279533] tiziano_ae_params_refresh: AE parameters refreshed
[  170.279539] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  170.279545] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  170.279550] tiziano_ae_para_addr: Setting up AE parameter addresses
[  170.279555] tiziano_ae_para_addr: AE parameter addresses configured
[  170.279562] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  170.279569] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  170.279576] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  170.279583] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  170.279590] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  170.279597] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  170.279603] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  170.279611] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b697814 (Binary Ninja EXACT) ***
[  170.279617] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  170.279625] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  170.279631] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  170.279638] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  170.279644] tiziano_ae_set_hardware_param: Parameters written to AE0
[  170.279650] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  170.279657] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  170.279663] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  170.279670] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  170.279677] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  170.279683] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  170.279690] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  170.279697] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  170.279703] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  170.279710] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  170.279717] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  170.279723] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  170.279729] tiziano_ae_set_hardware_param: Parameters written to AE1
[  170.279736] *** system_irq_func_set: Registered handler at index 27 ***
[  170.279741] *** system_irq_func_set: Registered handler at index 26 ***
[  170.279747] *** system_irq_func_set: Registered handler at index 29 ***
[  170.279753] *** system_irq_func_set: Registered handler at index 28 ***
[  170.279761] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  170.279778] tiziano_deflicker_expt: Generated 119 LUT entries
[  170.279784] tisp_event_set_cb: Setting callback for event 1
[  170.279791] tisp_event_set_cb: Event 1 callback set to c0684d38
[  170.279797] tisp_event_set_cb: Setting callback for event 6
[  170.279804] tisp_event_set_cb: Event 6 callback set to c0684218
[  170.279809] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  170.279815] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  170.279822] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  170.279829] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  170.279835] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  170.279841] tiziano_awb_init: AWB hardware blocks enabled
[  170.279846] tiziano_gamma_init: Initializing Gamma processing
[  170.279851] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  170.279911] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  170.279917] tiziano_gib_init: Initializing GIB processing
[  170.279922] tiziano_lsc_init: Initializing LSC processing
[  170.279927] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  170.279934] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  170.279941] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  170.279947] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  170.279953] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  170.280010] tiziano_ccm_init: Initializing Color Correction Matrix
[  170.280015] tiziano_ccm_init: Using linear CCM parameters
[  170.280021] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  170.280027] jz_isp_ccm: EV=64, CT=9984
[  170.280034] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  170.280040] cm_control: saturation=128
[  170.280045] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  170.280052] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  170.280057] tiziano_ccm_init: CCM initialized successfully
[  170.280063] tiziano_dmsc_init: Initializing DMSC processing
[  170.280068] tiziano_sharpen_init: Initializing Sharpening
[  170.280073] tiziano_sharpen_init: Using linear sharpening parameters
[  170.280079] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  170.280085] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  170.280091] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  170.280118] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  170.280125] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  170.280130] tiziano_sharpen_init: Sharpening initialized successfully
[  170.280135] tiziano_sdns_init: Initializing SDNS processing
[  170.280144] tiziano_sdns_init: Using linear SDNS parameters
[  170.280149] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  170.280156] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  170.280162] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  170.280195] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  170.280201] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  170.280207] tiziano_sdns_init: SDNS processing initialized successfully
[  170.280213] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  170.280219] tiziano_mdns_init: Using linear MDNS parameters
[  170.280229] tiziano_mdns_init: MDNS processing initialized successfully
[  170.280235] tiziano_clm_init: Initializing CLM processing
[  170.280240] tiziano_dpc_init: Initializing DPC processing
[  170.280245] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  170.280251] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  170.280258] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  170.280263] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  170.280279] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  170.280285] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  170.280291] tiziano_hldc_init: Initializing HLDC processing
[  170.280297] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  170.280304] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  170.280311] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  170.280317] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  170.280325] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  170.280331] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  170.280338] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  170.280345] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  170.280352] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  170.280359] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  170.280366] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  170.280373] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  170.280380] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  170.280385] tiziano_adr_params_refresh: Refreshing ADR parameters
[  170.280391] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  170.280397] tiziano_adr_params_init: Initializing ADR parameter arrays
[  170.280403] tisp_adr_set_params: Writing ADR parameters to registers
[  170.280467] tisp_adr_set_params: ADR parameters written to hardware
[  170.280476] tisp_event_set_cb: Setting callback for event 18
[  170.280483] tisp_event_set_cb: Event 18 callback set to c0683eb4
[  170.280489] tisp_event_set_cb: Setting callback for event 2
[  170.280495] tisp_event_set_cb: Event 2 callback set to c0683e88
[  170.280501] tiziano_adr_init: ADR processing initialized successfully
[  170.280507] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  170.280513] tiziano_bcsh_init: Initializing BCSH processing
[  170.280518] tiziano_ydns_init: Initializing YDNS processing
[  170.280523] tiziano_rdns_init: Initializing RDNS processing
[  170.280528] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  170.280542] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x11c0000 (Binary Ninja EXACT) ***
[  170.280549] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x11c1000 (Binary Ninja EXACT) ***
[  170.280557] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x11c2000 (Binary Ninja EXACT) ***
[  170.280563] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x11c3000 (Binary Ninja EXACT) ***
[  170.280571] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x11c4000 (Binary Ninja EXACT) ***
[  170.280577] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x11c4800 (Binary Ninja EXACT) ***
[  170.280585] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x11c5000 (Binary Ninja EXACT) ***
[  170.280591] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x11c5800 (Binary Ninja EXACT) ***
[  170.280598] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  170.280605] *** tisp_init: AE0 buffer allocated at 0x011c0000 ***
[  170.280611] *** CRITICAL FIX: data_b2f3c initialized to 0x811c0000 (prevents stack corruption) ***
[  170.280619] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11c8000 (Binary Ninja EXACT) ***
[  170.280626] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11c9000 (Binary Ninja EXACT) ***
[  170.280633] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11ca000 (Binary Ninja EXACT) ***
[  170.280640] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11cb000 (Binary Ninja EXACT) ***
[  170.280647] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11cc000 (Binary Ninja EXACT) ***
[  170.280654] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11cc800 (Binary Ninja EXACT) ***
[  170.280661] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11cd000 (Binary Ninja EXACT) ***
[  170.280668] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11cd800 (Binary Ninja EXACT) ***
[  170.280675] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  170.280681] *** tisp_init: AE1 buffer allocated at 0x011c8000 ***
[  170.280687] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  170.280693] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  170.280699] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  170.280705] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  170.280711] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  170.280718] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  170.280725] tiziano_ae_params_refresh: Refreshing AE parameters
[  170.280733] tiziano_ae_params_refresh: AE parameters refreshed
[  170.280739] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  170.280745] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  170.280751] tiziano_ae_para_addr: Setting up AE parameter addresses
[  170.280756] tiziano_ae_para_addr: AE parameter addresses configured
[  170.280762] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  170.280769] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  170.280776] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  170.280783] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  170.280790] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  170.280797] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  170.280804] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  170.280811] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b697814 (Binary Ninja EXACT) ***
[  170.280818] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  170.280825] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  170.280831] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  170.280839] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  170.280844] tiziano_ae_set_hardware_param: Parameters written to AE0
[  170.280851] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  170.280857] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  170.280864] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  170.280871] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  170.280877] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  170.280884] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  170.280891] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  170.280897] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  170.280903] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  170.280910] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  170.280917] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  170.280923] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  170.280929] tiziano_ae_set_hardware_param: Parameters written to AE1
[  170.280935] *** system_irq_func_set: Registered handler at index 27 ***
[  170.280941] *** system_irq_func_set: Registered handler at index 26 ***
[  170.280947] *** system_irq_func_set: Registered handler at index 29 ***
[  170.280953] *** system_irq_func_set: Registered handler at index 28 ***
[  170.280961] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  170.280977] tiziano_deflicker_expt: Generated 119 LUT entries
[  170.280983] tisp_event_set_cb: Setting callback for event 1
[  170.280990] tisp_event_set_cb: Event 1 callback set to c0684d38
[  170.280995] tisp_event_set_cb: Setting callback for event 6
[  170.281002] tisp_event_set_cb: Event 6 callback set to c0684218
[  170.281007] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  170.281013] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  170.281020] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  170.281027] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  170.281033] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  170.281039] tiziano_awb_init: AWB hardware blocks enabled
[  170.281044] tiziano_gamma_init: Initializing Gamma processing
[  170.281049] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  170.281109] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  170.281114] tiziano_gib_init: Initializing GIB processing
[  170.281119] tiziano_lsc_init: Initializing LSC processing
[  170.281125] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  170.281131] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  170.281137] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  170.281145] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  170.281150] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  170.281205] tiziano_ccm_init: Initializing Color Correction Matrix
[  170.281210] tiziano_ccm_init: Using linear CCM parameters
[  170.281216] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  170.281222] jz_isp_ccm: EV=64, CT=9984
[  170.281229] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  170.281234] cm_control: saturation=128
[  170.281239] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  170.281246] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  170.281251] tiziano_ccm_init: CCM initialized successfully
[  170.281257] tiziano_dmsc_init: Initializing DMSC processing
[  170.281262] tiziano_sharpen_init: Initializing Sharpening
[  170.281267] tiziano_sharpen_init: Using linear sharpening parameters
[  170.281273] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  170.281280] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  170.281285] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  170.281312] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  170.281319] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  170.281325] tiziano_sharpen_init: Sharpening initialized successfully
[  170.281330] tiziano_sdns_init: Initializing SDNS processing
[  170.281337] tiziano_sdns_init: Using linear SDNS parameters
[  170.281343] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  170.281349] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  170.281355] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  170.281387] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  170.281394] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  170.281400] tiziano_sdns_init: SDNS processing initialized successfully
[  170.281406] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  170.281411] tiziano_mdns_init: Using linear MDNS parameters
[  170.281421] tiziano_mdns_init: MDNS processing initialized successfully
[  170.281427] tiziano_clm_init: Initializing CLM processing
[  170.281432] tiziano_dpc_init: Initializing DPC processing
[  170.281437] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  170.281443] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  170.281450] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  170.281456] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  170.281471] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  170.281477] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  170.281483] tiziano_hldc_init: Initializing HLDC processing
[  170.281489] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  170.281495] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  170.281502] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  170.281509] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  170.281516] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  170.281523] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  170.281530] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  170.281537] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  170.281544] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  170.281551] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  170.281557] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  170.281565] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  170.281571] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  170.281577] tiziano_adr_params_refresh: Refreshing ADR parameters
[  170.281583] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  170.281588] tiziano_adr_params_init: Initializing ADR parameter arrays
[  170.281595] tisp_adr_set_params: Writing ADR parameters to registers
[  170.281627] tisp_adr_set_params: ADR parameters written to hardware
[  170.281633] tisp_event_set_cb: Setting callback for event 18
[  170.281639] tisp_event_set_cb: Event 18 callback set to c0683eb4
[  170.281645] tisp_event_set_cb: Setting callback for event 2
[  170.281651] tisp_event_set_cb: Event 2 callback set to c0683e88
[  170.281657] tiziano_adr_init: ADR processing initialized successfully
[  170.281663] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  170.281669] tiziano_bcsh_init: Initializing BCSH processing
[  170.281674] tiziano_ydns_init: Initializing YDNS processing
[  170.281679] tiziano_rdns_init: Initializing RDNS processing
[  170.281684] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  170.281689] tisp_event_init: Initializing ISP event system
[  170.281697] tisp_event_init: SAFE event system initialized with 20 nodes
[  170.281703] tisp_event_set_cb: Setting callback for event 4
[  170.281709] tisp_event_set_cb: Event 4 callback set to c0683ee0
[  170.281715] tisp_event_set_cb: Setting callback for event 5
[  170.281721] tisp_event_set_cb: Event 5 callback set to c06843a8
[  170.281727] tisp_event_set_cb: Setting callback for event 7
[  170.281733] tisp_event_set_cb: Event 7 callback set to c0683f74
[  170.281739] tisp_event_set_cb: Setting callback for event 9
[  170.281745] tisp_event_set_cb: Event 9 callback set to c0683ffc
[  170.281751] tisp_event_set_cb: Setting callback for event 8
[  170.281757] tisp_event_set_cb: Event 8 callback set to c06840c0
[  170.281763] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  170.281769] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  170.281775] *** system_irq_func_set: Registered handler at index 13 ***
[  170.281781] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  170.281787] tisp_param_operate_init: Initializing parameter operations
[  170.281794] tisp_netlink_init: Initializing netlink communication
[  170.281800] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  170.281831] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  170.281846] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  170.281859] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  170.281865] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  170.281871] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  170.281877] tisp_code_create_tuning_node: Device already created, skipping
[  170.281883] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  170.281889] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  170.281897] tx_isp_subdev_pipo: entry - sd=85f40400, arg=81145d90
[  170.281903] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 85f40400
[  170.281909] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  170.281915] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  170.281921] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  170.281927] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  170.281932] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  170.281939] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[  170.281946] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  170.281952] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[  170.281959] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  170.281965] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[  170.281972] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  170.281979] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[  170.281985] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  170.281991] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[  170.281998] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  170.282004] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  170.282010] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  170.282016] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  170.282022] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  170.282028] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  170.282035] ispvic_frame_channel_qbuf: arg1=85f40400, arg2=  (null)
[  170.282043] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  170.282049] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  170.282055] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  170.282061] ispvic_frame_channel_s_stream: arg1=85f40400, arg2=1
[  170.282067] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f40400
[  170.282074] ispvic_frame_channel_s_stream[2603]: streamon
[  170.282081] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  170.282087] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  170.282093] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  170.282099] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  170.282105] get_cached_sensor_dimensions: Dimensions not cached, using defaults
[  170.282111] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  170.282117] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  170.282125] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  170.282131] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  170.282137] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  170.282142] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  170.282148] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  170.282155] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  170.282163] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  170.282170] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  170.282177] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  170.282185] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  170.282193] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  170.282199] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  170.282205] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  170.282211] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  170.282217] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  170.282223] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  170.282229] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  170.282237] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f40400, enable=1 ***
[  170.282243] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  170.282248] *** vic_core_s_stream: STREAM ON ***
[  170.282253] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  170.282259] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  170.282265] tx_isp_subdev_pipo: completed successfully, returning 0
[  170.282271] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  170.282277] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  170.282283] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  170.282289] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  170.282295] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  170.282301] *** ispcore_core_ops_init: Second tisp_init completed ***
[  170.282307] *** ispcore_core_ops_init: VIC already streaming (state 4) - preserving state to avoid reinitialization ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  170.282316] *** ispcore_core_ops_init: STREAMING ACTIVE - Skipping ISP core interrupt enable to prevent hardware reset ****** ispcore_core_ops_init: ISP core interrupts should be enabled BEFORE streaming starts ***
[  170.282325] ispcore_core_ops_init: Complete, result=0<6>[  170.282333] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  170.282339] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  170.282346] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  170.282354] *** tx_isp_get_sensor: subdevs[5] = 85f40800, ops = c06b5968 ***
[  170.282361] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b597c ***
[  170.282368] *** tx_isp_get_sensor: subdevs[6] = 81151400, ops = c06df0f8 ***
[  170.282375] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06df10c ***
[  170.282381] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  170.282387] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  170.282393] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  170.282398] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  170.282404] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  170.282409] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  170.282415] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  170.282421] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  170.282427] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  170.282433] *** tx_isp_get_sensor: Found real sensor: 85f40000 ***
[  170.282440] VIN: tx_isp_vin_init: a0 (sensor) = 85f40000
[  170.282446] VIN: tx_isp_vin_init: using VIN device from global ISP: 85f44000
[  170.282452] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  170.282460] csi_core_ops_init: sd=85f40000, csi_dev=85f40000, enable=1
[  170.282466] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  170.282472] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  170.282478] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  170.282484] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  170.282491] *** vic_core_ops_init: ENTRY - sd=85f40400, enable=1 ***
[  170.282497] *** vic_core_ops_init: vic_dev=85f40400, current state check ***
[  170.282503] *** vic_core_ops_init: current_state=4, enable=1 ***
[  170.282509] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  170.282515] *** VIC HW INIT: Using SECONDARY VIC space (0x10023000) for interrupt configuration ***
[  170.282521] *** VIC HW INIT: CRITICAL - Enabling VIC hardware before interrupt configuration ***
[  170.283659] *** VIC HW INIT: TIMEOUT - VIC hardware failed to become ready (status=0x3130322a) ***
[  170.283665] vic_core_ops_init: VIC hardware init FAILED: -145
[  170.283671] Err [VIC_INT] : mipi ch1 hcomp err !!!
[  170.283682] CPU: 0 PID: 2441 Comm: prudynt Tainted: G           O 3.10.14__isvp_swan_1.0__ #1
[  170.283689] Stack : 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  170.283689] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  170.283689] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  170.283689] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[  170.283689] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 81145d60
[  170.283689] 	  ...
[  170.283763] Call Trace:[<8001f744>] 0x8001f744
[  170.283777] [<8001f744>] 0x8001f744
[  170.283785] [<c0668478>] 0xc0668478
[  170.283791] [<803b462c>] 0x803b462c
[  170.283798] [<c0675a60>] 0xc0675a60
[  170.283805] [<80014470>] 0x80014470
[  170.283811] [<803b4664>] 0x803b4664
[  170.283817] [<803b462c>] 0x803b462c
[  170.283824] [<c0675b68>] 0xc0675b68
[  170.283831] [<80045612>] 0x80045612
[  170.283837] [<800dadb0>] 0x800dadb0
[  170.283844] [<800dbbb8>] 0x800dbbb8
[  170.283851] [<80045612>] 0x80045612
[  170.283857] [<800224bc>] 0x800224bc
[  170.283865] [<80045612>] 0x80045612
[  170.283872] 
[  170.283877] *** VIC device final state set to 2 (fully activated) ***
[  170.283883] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  170.283889] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  170.283895] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  170.283901] *** vic_core_ops_init: ENTRY - sd=85f40400, enable=1 ***
[  170.283907] *** vic_core_ops_init: vic_dev=85f40400, current state check ***
[  170.283913] *** vic_core_ops_init: current_state=2, enable=1 ***
[  170.283919] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  170.283925] *** VIC HW INIT: Using SECONDARY VIC space (0x10023000) for interrupt configuration ***
[  170.283931] *** VIC HW INIT: CRITICAL - Enabling VIC hardware before interrupt configuration ***
[  170.285067] *** VIC HW INIT: TIMEOUT - VIC hardware failed to become ready (status=0x3130322a) ***
[  170.285073] vic_core_ops_init: VIC hardware init FAILED: -145
[  170.285079] tx_isp_video_s_stream: VIC core->init failed: -145
[  170.325351] ISP released (refcnt=0)
[  170.332939] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 80.000 ms)
[  170.332955] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 80.000 ms)
[  170.335139] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 80.000 ms)
[  170.335151] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 80.000 ms)
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      29393   jz-intc  jz-timerost
 14:          0   jz-intc  ipu
 15:      66498   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          4   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      13147   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        387   jz-intc  uart1
 68:        144   jz-intc  jz-i2c.0
 70:          0   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 
