// Seed: 3832418469
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_11 = -1;
endmodule
module module_1 (
    input uwire id_0,
    id_22,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    input tri1 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    output supply0 id_12,
    input uwire id_13,
    input tri id_14,
    output wor id_15,
    output wand id_16,
    input supply0 id_17,
    input wand id_18,
    output uwire id_19,
    input wor id_20
);
  wire id_23, id_24;
  xor primCall (
      id_9,
      id_20,
      id_1,
      id_6,
      id_13,
      id_5,
      id_14,
      id_17,
      id_3,
      id_7,
      id_18,
      id_4,
      id_0,
      id_8,
      id_2,
      id_22,
      id_23,
      id_24,
      id_10
  );
  assign id_9 = id_22;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_23
  );
endmodule
