{
    "8": [
        [
            "Module",
            "port_bits",
            "cell_count",
            "wire_count",
            "port_count",
            "hierarchy_depth",
            "wire_bits",
            "$_ORNOT_",
            "$_NOR_",
            "$_OR_",
            "$_ANDNOT_",
            "$_ORNOT_",
            "$_NOR_",
            "$_OR_",
            "$_ANDNOT_"
        ],
        [
            "skip_logic",
            11,
            9,
            13,
            5,
            0,
            19,
            2,
            4,
            2,
            1,
            2,
            4,
            2,
            1
        ]
    ]
}