# RTL-Design-using-Verilog-with-sky130-Technology
![Verilog-flyer (1)](https://user-images.githubusercontent.com/104474928/165444531-7100dd83-27a8-4cf3-a2f8-f574f72e82fd.png)
## Table Of Contents
* ### [Getting Started]
* ### [Introduction to Verilog RTL Design & Synthesis]
* ### [Introduction to Verilog RTL Design & Synthesis]
* #### [Setting up libraries & lab instances]
