vendor_name = ModelSim
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/maquina_control.vhd
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/counter_16.vhd
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/counter_16.smf
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/lpm_compare0.qip
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/lpm_compare0.vhd
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/velocimetro.bdf
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/altpll0.qip
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/altpll0.vhd
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/autito_principal.bdf
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/maquina_control.smf
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/Waveform.vwf
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/segundero.bdf
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/promedio.smf
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/altpll1.qip
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/altpll1.vhd
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/lpm_counter5.qip
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/lpm_counter5.vhd
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/lpm_counter3.qip
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/lpm_counter3.vhd
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/output_files/altpll7.qip
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/output_files/altpll7.vhd
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/output_files/altpll3.qip
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/output_files/altpll3.vhd
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/db/autito.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/db/cmpr_2mg.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/db/altpll0_altpll.v
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/db/altpll3_altpll.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/db/cntr_i7k.tdf
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/db/cmpr_qgc.tdf
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/db/cntr_q8i.tdf
source_file = 1, C:/Users/Celeste/Desktop/Lab_autito_2023/db/altpll1_altpll.v
design_name = autito_principal
instance = comp, \DERECHO|inst1|altpll_component|auto_generated|pll1 , DERECHO|inst1|altpll_component|auto_generated|pll1, autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst|inst16|LPM_COUNTER_component|auto_generated|counter_comb_bita0, autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst|inst16|LPM_COUNTER_component|auto_generated|counter_comb_bita1, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita9 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita9, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita10 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita10, autito_principal, 1
instance = comp, \inst|inst|altpll_component|auto_generated|pll1 , inst|inst|altpll_component|auto_generated|pll1, autito_principal, 1
instance = comp, \IZQUIERDO|inst3~0 , IZQUIERDO|inst3~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|WideOr18~0 , IZQUIERDO|inst|WideOr18~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state2 , DERECHO|inst|fstate.state2, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state14 , DERECHO|inst|fstate.state14, autito_principal, 1
instance = comp, \DERECHO|inst|WideOr18~0 , DERECHO|inst|WideOr18~0, autito_principal, 1
instance = comp, \DERECHO|inst|Z[0]~0 , DERECHO|inst|Z[0]~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state13 , DERECHO|inst|fstate.state13, autito_principal, 1
instance = comp, \DERECHO|inst|WideOr18~1 , DERECHO|inst|WideOr18~1, autito_principal, 1
instance = comp, \DERECHO|inst3~1 , DERECHO|inst3~1, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state16 , IZQUIERDO|inst|fstate.state16, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state2~0 , DERECHO|inst|reg_fstate.state2~0, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state14~0 , DERECHO|inst|reg_fstate.state14~0, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state13~0 , DERECHO|inst|reg_fstate.state13~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state16~0 , IZQUIERDO|inst|reg_fstate.state16~0, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[10], autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], autito_principal, 1
instance = comp, \CLK~input , CLK~input, autito_principal, 1
instance = comp, \inst|inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , inst|inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, autito_principal, 1
instance = comp, \DERECHO|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , DERECHO|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, autito_principal, 1
instance = comp, \En_A~output , En_A~output, autito_principal, 1
instance = comp, \En_B~output , En_B~output, autito_principal, 1
instance = comp, \unidad_enable~output , unidad_enable~output, autito_principal, 1
instance = comp, \decena_enable~output , decena_enable~output, autito_principal, 1
instance = comp, \centena_enable~output , centena_enable~output, autito_principal, 1
instance = comp, \CENTENA[3]~output , CENTENA[3]~output, autito_principal, 1
instance = comp, \CENTENA[2]~output , CENTENA[2]~output, autito_principal, 1
instance = comp, \CENTENA[1]~output , CENTENA[1]~output, autito_principal, 1
instance = comp, \CENTENA[0]~output , CENTENA[0]~output, autito_principal, 1
instance = comp, \DECENA[3]~output , DECENA[3]~output, autito_principal, 1
instance = comp, \DECENA[2]~output , DECENA[2]~output, autito_principal, 1
instance = comp, \DECENA[1]~output , DECENA[1]~output, autito_principal, 1
instance = comp, \DECENA[0]~output , DECENA[0]~output, autito_principal, 1
instance = comp, \IN_DRIVER[3]~output , IN_DRIVER[3]~output, autito_principal, 1
instance = comp, \IN_DRIVER[2]~output , IN_DRIVER[2]~output, autito_principal, 1
instance = comp, \IN_DRIVER[1]~output , IN_DRIVER[1]~output, autito_principal, 1
instance = comp, \IN_DRIVER[0]~output , IN_DRIVER[0]~output, autito_principal, 1
instance = comp, \sensores_led[1]~output , sensores_led[1]~output, autito_principal, 1
instance = comp, \sensores_led[0]~output , sensores_led[0]~output, autito_principal, 1
instance = comp, \UNIDAD[3]~output , UNIDAD[3]~output, autito_principal, 1
instance = comp, \UNIDAD[2]~output , UNIDAD[2]~output, autito_principal, 1
instance = comp, \UNIDAD[1]~output , UNIDAD[1]~output, autito_principal, 1
instance = comp, \UNIDAD[0]~output , UNIDAD[0]~output, autito_principal, 1
instance = comp, \RESET~input , RESET~input, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state10~0 , IZQUIERDO|inst|reg_fstate.state10~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state10 , IZQUIERDO|inst|fstate.state10, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state11~0 , IZQUIERDO|inst|reg_fstate.state11~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state11 , IZQUIERDO|inst|fstate.state11, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state12~0 , IZQUIERDO|inst|reg_fstate.state12~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state12 , IZQUIERDO|inst|fstate.state12, autito_principal, 1
instance = comp, \IZQUIERDO|inst|WideOr17~1 , IZQUIERDO|inst|WideOr17~1, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state13~0 , IZQUIERDO|inst|reg_fstate.state13~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state13 , IZQUIERDO|inst|fstate.state13, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state3~0 , IZQUIERDO|inst|reg_fstate.state3~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state3 , IZQUIERDO|inst|fstate.state3, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state4~0 , IZQUIERDO|inst|reg_fstate.state4~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state4 , IZQUIERDO|inst|fstate.state4, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state5~0 , IZQUIERDO|inst|reg_fstate.state5~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state5 , IZQUIERDO|inst|fstate.state5, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state6~0 , IZQUIERDO|inst|reg_fstate.state6~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state6 , IZQUIERDO|inst|fstate.state6, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state7~0 , IZQUIERDO|inst|reg_fstate.state7~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state7 , IZQUIERDO|inst|fstate.state7, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state8~0 , IZQUIERDO|inst|reg_fstate.state8~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state8 , IZQUIERDO|inst|fstate.state8, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state9~0 , IZQUIERDO|inst|reg_fstate.state9~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state9 , IZQUIERDO|inst|fstate.state9, autito_principal, 1
instance = comp, \IZQUIERDO|inst|WideOr18~1 , IZQUIERDO|inst|WideOr18~1, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state14~0 , IZQUIERDO|inst|reg_fstate.state14~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state14 , IZQUIERDO|inst|fstate.state14, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state15~0 , IZQUIERDO|inst|reg_fstate.state15~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state15 , IZQUIERDO|inst|fstate.state15, autito_principal, 1
instance = comp, \IZQUIERDO|inst|Z[0]~0 , IZQUIERDO|inst|Z[0]~0, autito_principal, 1
instance = comp, \SENSOR[0]~input , SENSOR[0]~input, autito_principal, 1
instance = comp, \SENSOR[1]~input , SENSOR[1]~input, autito_principal, 1
instance = comp, \inst1|Selector1~0 , inst1|Selector1~0, autito_principal, 1
instance = comp, \inst1|fstate.DER , inst1|fstate.DER, autito_principal, 1
instance = comp, \inst1|Selector2~0 , inst1|Selector2~0, autito_principal, 1
instance = comp, \inst1|fstate.IZQ , inst1|fstate.IZQ, autito_principal, 1
instance = comp, \inst1|reg_fstate.RECTA~0 , inst1|reg_fstate.RECTA~0, autito_principal, 1
instance = comp, \inst1|reg_fstate.RECTA~1 , inst1|reg_fstate.RECTA~1, autito_principal, 1
instance = comp, \inst1|fstate.RECTA , inst1|fstate.RECTA, autito_principal, 1
instance = comp, \inst1|VEL_IZQ~0 , inst1|VEL_IZQ~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst3~1 , IZQUIERDO|inst3~1, autito_principal, 1
instance = comp, \IZQUIERDO|inst3~2 , IZQUIERDO|inst3~2, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state1~0 , IZQUIERDO|inst|reg_fstate.state1~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state1 , IZQUIERDO|inst|fstate.state1, autito_principal, 1
instance = comp, \IZQUIERDO|inst|reg_fstate.state2~0 , IZQUIERDO|inst|reg_fstate.state2~0, autito_principal, 1
instance = comp, \IZQUIERDO|inst|fstate.state2 , IZQUIERDO|inst|fstate.state2, autito_principal, 1
instance = comp, \IZQUIERDO|inst|WideOr17~0 , IZQUIERDO|inst|WideOr17~0, autito_principal, 1
instance = comp, \STOP~input , STOP~input, autito_principal, 1
instance = comp, \IZQUIERDO|inst3~3 , IZQUIERDO|inst3~3, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state6~0 , DERECHO|inst|reg_fstate.state6~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state6 , DERECHO|inst|fstate.state6, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state7~0 , DERECHO|inst|reg_fstate.state7~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state7 , DERECHO|inst|fstate.state7, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state8~0 , DERECHO|inst|reg_fstate.state8~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state8 , DERECHO|inst|fstate.state8, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state3~0 , DERECHO|inst|reg_fstate.state3~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state3 , DERECHO|inst|fstate.state3, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state4~0 , DERECHO|inst|reg_fstate.state4~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state4 , DERECHO|inst|fstate.state4, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state5~0 , DERECHO|inst|reg_fstate.state5~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state5 , DERECHO|inst|fstate.state5, autito_principal, 1
instance = comp, \DERECHO|inst3~0 , DERECHO|inst3~0, autito_principal, 1
instance = comp, \inst1|VEL_DER~0 , inst1|VEL_DER~0, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state9~0 , DERECHO|inst|reg_fstate.state9~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state9 , DERECHO|inst|fstate.state9, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state10~0 , DERECHO|inst|reg_fstate.state10~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state10 , DERECHO|inst|fstate.state10, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state11~0 , DERECHO|inst|reg_fstate.state11~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state11 , DERECHO|inst|fstate.state11, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state12~0 , DERECHO|inst|reg_fstate.state12~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state12 , DERECHO|inst|fstate.state12, autito_principal, 1
instance = comp, \DERECHO|inst|WideOr17~1 , DERECHO|inst|WideOr17~1, autito_principal, 1
instance = comp, \DERECHO|inst3~2 , DERECHO|inst3~2, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state15~0 , DERECHO|inst|reg_fstate.state15~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state15 , DERECHO|inst|fstate.state15, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state16~0 , DERECHO|inst|reg_fstate.state16~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state16 , DERECHO|inst|fstate.state16, autito_principal, 1
instance = comp, \DERECHO|inst|reg_fstate.state1~0 , DERECHO|inst|reg_fstate.state1~0, autito_principal, 1
instance = comp, \DERECHO|inst|fstate.state1 , DERECHO|inst|fstate.state1, autito_principal, 1
instance = comp, \DERECHO|inst|WideOr17~0 , DERECHO|inst|WideOr17~0, autito_principal, 1
instance = comp, \DERECHO|inst3~3 , DERECHO|inst3~3, autito_principal, 1
instance = comp, \SEGMENTO_ENABLE~input , SEGMENTO_ENABLE~input, autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst|inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita0, autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst|inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita1, autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst|inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita2, autito_principal, 1
instance = comp, \~GND , ~GND, autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst|inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita3, autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0 , inst|inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0, autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|cout_actual , inst|inst17|LPM_COUNTER_component|auto_generated|cout_actual, autito_principal, 1
instance = comp, \Enable_seg~input , Enable_seg~input, autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder , inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder, autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder , inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder, autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], autito_principal, 1
instance = comp, \inst|inst7 , inst|inst7, autito_principal, 1
instance = comp, \inst|inst7~clkctrl , inst|inst7~clkctrl, autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst|inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita0, autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst|inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita1, autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst|inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita3, autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0 , inst|inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0, autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst|inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 , inst|inst18|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0, autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|cout_actual , inst|inst18|LPM_COUNTER_component|auto_generated|cout_actual, autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst|inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst|inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita2, autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst|inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], autito_principal, 1
instance = comp, \inst|inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst|inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst|inst16|LPM_COUNTER_component|auto_generated|counter_comb_bita2, autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst|inst16|LPM_COUNTER_component|auto_generated|counter_comb_bita3, autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0 , inst|inst16|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0, autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|cout_actual , inst|inst16|LPM_COUNTER_component|auto_generated|cout_actual, autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder , inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder, autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], autito_principal, 1
instance = comp, \inst|inst3 , inst|inst3, autito_principal, 1
instance = comp, \inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst|inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], autito_principal, 1
instance = comp, \inst1|Selector3~0 , inst1|Selector3~0, autito_principal, 1
instance = comp, \inst1|fstate.ATRAS , inst1|fstate.ATRAS, autito_principal, 1
instance = comp, \inst1|IN_A[3]~0 , inst1|IN_A[3]~0, autito_principal, 1
instance = comp, \inst1|IN_A[2]~1 , inst1|IN_A[2]~1, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[5], autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita6 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita6, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[6], autito_principal, 1
instance = comp, \inst|inst11~1 , inst|inst11~1, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita7 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita7, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita8 , inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita8, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[9], autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[8], autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[7], autito_principal, 1
instance = comp, \inst|inst11~0 , inst|inst11~0, autito_principal, 1
instance = comp, \inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], autito_principal, 1
instance = comp, \inst|inst11~2 , inst|inst11~2, autito_principal, 1
instance = comp, \inst|inst11 , inst|inst11, autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder , inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder, autito_principal, 1
instance = comp, \inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst|inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], autito_principal, 1
