ARM GAS  /tmp/ccCqK1PE.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"nrf905.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NRF905_ReadReg,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	NRF905_ReadReg
  19              		.arch armv6s-m
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  23              		.fpu softvfp
  25              	NRF905_ReadReg:
  26              	.LVL0:
  27              	.LFB34:
  28              		.file 1 "Core/Src/nrf905.c"
   1:Core/Src/nrf905.c **** 
   2:Core/Src/nrf905.c **** #include "main.h"
   3:Core/Src/nrf905.c **** #include "nrf905.h"
   4:Core/Src/nrf905.c **** #include "spi.h"
   5:Core/Src/nrf905.c **** //extern SPI_HandleTypeDef hspi1;
   6:Core/Src/nrf905.c **** 
   7:Core/Src/nrf905.c **** uint8_t NRF905_ReadReg(uint8_t reg)
   8:Core/Src/nrf905.c **** {
  29              		.loc 1 8 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
   9:Core/Src/nrf905.c ****  uint8_t dt=0, cmd=0;
  33              		.loc 1 9 2 view .LVU1
   8:Core/Src/nrf905.c ****  uint8_t dt=0, cmd=0;
  34              		.loc 1 8 1 is_stmt 0 view .LVU2
  35 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 20
  38              		.cfi_offset 4, -20
  39              		.cfi_offset 5, -16
  40              		.cfi_offset 6, -12
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
  43 0002 87B0     		sub	sp, sp, #28
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 48
  46              		.loc 1 9 10 view .LVU3
  47 0004 6A46     		mov	r2, sp
  48 0006 0023     		movs	r3, #0
ARM GAS  /tmp/ccCqK1PE.s 			page 2


   8:Core/Src/nrf905.c ****  uint8_t dt=0, cmd=0;
  49              		.loc 1 8 1 view .LVU4
  50 0008 0F27     		movs	r7, #15
  51              		.loc 1 9 10 view .LVU5
  52 000a D375     		strb	r3, [r2, #23]
  53              	.LVL1:
  10:Core/Src/nrf905.c ****  reg |= R_CONFIG;
  54              		.loc 1 10 2 is_stmt 1 view .LVU6
  55              		.loc 1 10 6 is_stmt 0 view .LVU7
  56 000c 1023     		movs	r3, #16
  11:Core/Src/nrf905.c ****  NRF905_CS_LO;
  57              		.loc 1 11 2 view .LVU8
  58 000e 124C     		ldr	r4, .L3
  10:Core/Src/nrf905.c ****  reg |= R_CONFIG;
  59              		.loc 1 10 6 view .LVU9
  60 0010 1843     		orrs	r0, r3
  61              	.LVL2:
   8:Core/Src/nrf905.c ****  uint8_t dt=0, cmd=0;
  62              		.loc 1 8 1 view .LVU10
  63 0012 6F44     		add	r7, r7, sp
  10:Core/Src/nrf905.c ****  reg |= R_CONFIG;
  64              		.loc 1 10 6 view .LVU11
  65 0014 3870     		strb	r0, [r7]
  66              		.loc 1 11 2 is_stmt 1 view .LVU12
  67 0016 0022     		movs	r2, #0
  68 0018 2000     		movs	r0, r4
  69 001a 0221     		movs	r1, #2
  12:Core/Src/nrf905.c ****  HAL_SPI_TransmitReceive(&hspi1,&reg,&dt,1,1000);
  70              		.loc 1 12 2 is_stmt 0 view .LVU13
  71 001c FA26     		movs	r6, #250
  11:Core/Src/nrf905.c ****  NRF905_CS_LO;
  72              		.loc 1 11 2 view .LVU14
  73 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
  74              	.LVL3:
  75              		.loc 1 12 2 is_stmt 1 view .LVU15
  76 0022 1722     		movs	r2, #23
  77 0024 0D4D     		ldr	r5, .L3+4
  78 0026 B600     		lsls	r6, r6, #2
  79 0028 3900     		movs	r1, r7
  80 002a 6A44     		add	r2, r2, sp
  81 002c 0123     		movs	r3, #1
  82 002e 2800     		movs	r0, r5
  83 0030 0096     		str	r6, [sp]
  84 0032 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
  85              	.LVL4:
  13:Core/Src/nrf905.c ****  HAL_SPI_Receive(&hspi1,&dt,1,1000);
  86              		.loc 1 13 2 view .LVU16
  87 0036 1721     		movs	r1, #23
  88 0038 3300     		movs	r3, r6
  89 003a 6944     		add	r1, r1, sp
  90 003c 0122     		movs	r2, #1
  91 003e 2800     		movs	r0, r5
  92 0040 FFF7FEFF 		bl	HAL_SPI_Receive
  93              	.LVL5:
  14:Core/Src/nrf905.c ****   NRF905_CS_HI;	
  94              		.loc 1 14 3 view .LVU17
  95 0044 2000     		movs	r0, r4
ARM GAS  /tmp/ccCqK1PE.s 			page 3


  96 0046 0122     		movs	r2, #1
  97 0048 0221     		movs	r1, #2
  98 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
  99              	.LVL6:
  15:Core/Src/nrf905.c ****  return dt;
 100              		.loc 1 15 2 view .LVU18
 101              		.loc 1 15 9 is_stmt 0 view .LVU19
 102 004e 6B46     		mov	r3, sp
 103 0050 D87D     		ldrb	r0, [r3, #23]
  16:Core/Src/nrf905.c **** }
 104              		.loc 1 16 1 view .LVU20
 105 0052 07B0     		add	sp, sp, #28
 106              		@ sp needed
 107 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 108              	.L4:
 109 0056 C046     		.align	2
 110              	.L3:
 111 0058 00040050 		.word	1342178304
 112 005c 00000000 		.word	hspi1
 113              		.cfi_endproc
 114              	.LFE34:
 116              		.section	.text.NRF905_WriteReg,"ax",%progbits
 117              		.align	1
 118              		.p2align 2,,3
 119              		.global	NRF905_WriteReg
 120              		.syntax unified
 121              		.code	16
 122              		.thumb_func
 123              		.fpu softvfp
 125              	NRF905_WriteReg:
 126              	.LVL7:
 127              	.LFB35:
  17:Core/Src/nrf905.c **** 
  18:Core/Src/nrf905.c **** uint8_t NRF905_WriteReg(uint8_t reg, uint8_t data )
  19:Core/Src/nrf905.c **** {
 128              		.loc 1 19 1 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 8
 131              		@ frame_needed = 0, uses_anonymous_args = 0
  20:Core/Src/nrf905.c ****  reg |= W_CONFIG;
 132              		.loc 1 20 2 view .LVU22
  21:Core/Src/nrf905.c ****  NRF905_CS_LO;
 133              		.loc 1 21 2 view .LVU23
  19:Core/Src/nrf905.c ****  reg |= W_CONFIG;
 134              		.loc 1 19 1 is_stmt 0 view .LVU24
 135 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 136              	.LCFI2:
 137              		.cfi_def_cfa_offset 20
 138              		.cfi_offset 4, -20
 139              		.cfi_offset 5, -16
 140              		.cfi_offset 6, -12
 141              		.cfi_offset 7, -8
 142              		.cfi_offset 14, -4
 143 0002 C646     		mov	lr, r8
 144 0004 0723     		movs	r3, #7
 145 0006 00B5     		push	{lr}
 146              	.LCFI3:
ARM GAS  /tmp/ccCqK1PE.s 			page 4


 147              		.cfi_def_cfa_offset 24
 148              		.cfi_offset 8, -24
 149 0008 82B0     		sub	sp, sp, #8
 150              	.LCFI4:
 151              		.cfi_def_cfa_offset 32
  19:Core/Src/nrf905.c ****  reg |= W_CONFIG;
 152              		.loc 1 19 1 view .LVU25
 153 000a 6B44     		add	r3, r3, sp
 154 000c 9846     		mov	r8, r3
 155 000e 1870     		strb	r0, [r3]
 156 0010 6B46     		mov	r3, sp
  22:Core/Src/nrf905.c ****  HAL_SPI_Transmit(&hspi1,&reg,1,1000);
 157              		.loc 1 22 2 view .LVU26
 158 0012 FA27     		movs	r7, #250
  21:Core/Src/nrf905.c ****  NRF905_CS_LO;
 159              		.loc 1 21 2 view .LVU27
 160 0014 0F4C     		ldr	r4, .L6
  19:Core/Src/nrf905.c ****  reg |= W_CONFIG;
 161              		.loc 1 19 1 view .LVU28
 162 0016 9971     		strb	r1, [r3, #6]
  21:Core/Src/nrf905.c ****  NRF905_CS_LO;
 163              		.loc 1 21 2 view .LVU29
 164 0018 2000     		movs	r0, r4
 165              	.LVL8:
  21:Core/Src/nrf905.c ****  NRF905_CS_LO;
 166              		.loc 1 21 2 view .LVU30
 167 001a 0022     		movs	r2, #0
 168 001c 0221     		movs	r1, #2
 169              	.LVL9:
  19:Core/Src/nrf905.c ****  reg |= W_CONFIG;
 170              		.loc 1 19 1 view .LVU31
 171 001e 9E1D     		adds	r6, r3, #6
 172              	.LVL10:
  21:Core/Src/nrf905.c ****  NRF905_CS_LO;
 173              		.loc 1 21 2 view .LVU32
 174 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 175              	.LVL11:
 176              		.loc 1 22 2 is_stmt 1 view .LVU33
 177 0024 0C4D     		ldr	r5, .L6+4
 178 0026 BF00     		lsls	r7, r7, #2
 179 0028 3B00     		movs	r3, r7
 180 002a 4146     		mov	r1, r8
 181 002c 0122     		movs	r2, #1
 182 002e 2800     		movs	r0, r5
 183 0030 FFF7FEFF 		bl	HAL_SPI_Transmit
 184              	.LVL12:
  23:Core/Src/nrf905.c ****  HAL_SPI_Transmit(&hspi1,&data,1,1000);
 185              		.loc 1 23 2 view .LVU34
 186 0034 3B00     		movs	r3, r7
 187 0036 3100     		movs	r1, r6
 188 0038 0122     		movs	r2, #1
 189 003a 2800     		movs	r0, r5
 190 003c FFF7FEFF 		bl	HAL_SPI_Transmit
 191              	.LVL13:
  24:Core/Src/nrf905.c ****  NRF905_CS_HI;
 192              		.loc 1 24 2 view .LVU35
 193 0040 2000     		movs	r0, r4
ARM GAS  /tmp/ccCqK1PE.s 			page 5


 194 0042 0122     		movs	r2, #1
 195 0044 0221     		movs	r1, #2
 196 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 197              	.LVL14:
  25:Core/Src/nrf905.c ****  return 0;
 198              		.loc 1 25 2 view .LVU36
  26:Core/Src/nrf905.c **** }
 199              		.loc 1 26 1 is_stmt 0 view .LVU37
 200 004a 0020     		movs	r0, #0
 201 004c 02B0     		add	sp, sp, #8
 202              		@ sp needed
 203 004e 04BC     		pop	{r2}
 204 0050 9046     		mov	r8, r2
 205 0052 F0BD     		pop	{r4, r5, r6, r7, pc}
 206              	.L7:
 207              		.align	2
 208              	.L6:
 209 0054 00040050 		.word	1342178304
 210 0058 00000000 		.word	hspi1
 211              		.cfi_endproc
 212              	.LFE35:
 214              		.section	.text.NRF905_ReadBuf,"ax",%progbits
 215              		.align	1
 216              		.p2align 2,,3
 217              		.global	NRF905_ReadBuf
 218              		.syntax unified
 219              		.code	16
 220              		.thumb_func
 221              		.fpu softvfp
 223              	NRF905_ReadBuf:
 224              	.LVL15:
 225              	.LFB36:
  27:Core/Src/nrf905.c **** void NRF905_ReadBuf(uint8_t reg,uint8_t *pBuf,uint8_t bytes)
  28:Core/Src/nrf905.c **** {
 226              		.loc 1 28 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 16
 229              		@ frame_needed = 0, uses_anonymous_args = 0
  29:Core/Src/nrf905.c ****   uint8_t i=0, tmp;
 230              		.loc 1 29 3 view .LVU39
  30:Core/Src/nrf905.c ****  reg |= R_CONFIG;
 231              		.loc 1 30 2 view .LVU40
  28:Core/Src/nrf905.c ****   uint8_t i=0, tmp;
 232              		.loc 1 28 1 is_stmt 0 view .LVU41
 233 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 234              	.LCFI5:
 235              		.cfi_def_cfa_offset 20
 236              		.cfi_offset 4, -20
 237              		.cfi_offset 5, -16
 238              		.cfi_offset 6, -12
 239              		.cfi_offset 7, -8
 240              		.cfi_offset 14, -4
 241 0002 CE46     		mov	lr, r9
 242 0004 4746     		mov	r7, r8
 243              		.loc 1 30 6 view .LVU42
 244 0006 1023     		movs	r3, #16
  28:Core/Src/nrf905.c ****   uint8_t i=0, tmp;
ARM GAS  /tmp/ccCqK1PE.s 			page 6


 245              		.loc 1 28 1 view .LVU43
 246 0008 0F24     		movs	r4, #15
 247 000a 80B5     		push	{r7, lr}
 248              	.LCFI6:
 249              		.cfi_def_cfa_offset 28
 250              		.cfi_offset 8, -28
 251              		.cfi_offset 9, -24
 252 000c 87B0     		sub	sp, sp, #28
 253              	.LCFI7:
 254              		.cfi_def_cfa_offset 56
 255              		.loc 1 30 6 view .LVU44
 256 000e 1843     		orrs	r0, r3
 257              	.LVL16:
  28:Core/Src/nrf905.c ****   uint8_t i=0, tmp;
 258              		.loc 1 28 1 view .LVU45
 259 0010 6C44     		add	r4, r4, sp
 260              		.loc 1 30 6 view .LVU46
 261 0012 2070     		strb	r0, [r4]
  31:Core/Src/nrf905.c ****  
  32:Core/Src/nrf905.c ****  NRF905_CS_LO;
 262              		.loc 1 32 2 is_stmt 1 view .LVU47
  28:Core/Src/nrf905.c ****   uint8_t i=0, tmp;
 263              		.loc 1 28 1 is_stmt 0 view .LVU48
 264 0014 0D00     		movs	r5, r1
 265              		.loc 1 32 2 view .LVU49
 266 0016 1848     		ldr	r0, .L15
 267 0018 0221     		movs	r1, #2
 268              	.LVL17:
  28:Core/Src/nrf905.c ****   uint8_t i=0, tmp;
 269              		.loc 1 28 1 view .LVU50
 270 001a 1600     		movs	r6, r2
 271              		.loc 1 32 2 view .LVU51
 272 001c 0022     		movs	r2, #0
 273              	.LVL18:
 274              		.loc 1 32 2 view .LVU52
 275 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 276              	.LVL19:
  33:Core/Src/nrf905.c ****  HAL_SPI_TransmitReceive(&hspi1,&reg,&tmp,1,1000);
 277              		.loc 1 33 2 is_stmt 1 view .LVU53
 278 0022 1723     		movs	r3, #23
 279 0024 6B44     		add	r3, r3, sp
 280 0026 9846     		mov	r8, r3
 281 0028 144B     		ldr	r3, .L15+4
 282 002a FA27     		movs	r7, #250
 283 002c 9946     		mov	r9, r3
 284 002e BF00     		lsls	r7, r7, #2
 285 0030 0123     		movs	r3, #1
 286 0032 4246     		mov	r2, r8
 287 0034 2100     		movs	r1, r4
 288 0036 4846     		mov	r0, r9
 289 0038 0097     		str	r7, [sp]
 290 003a FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 291              	.LVL20:
  34:Core/Src/nrf905.c ****  tmp = NOP;
 292              		.loc 1 34 2 view .LVU54
 293              		.loc 1 34 6 is_stmt 0 view .LVU55
 294 003e FF23     		movs	r3, #255
ARM GAS  /tmp/ccCqK1PE.s 			page 7


 295 0040 4246     		mov	r2, r8
 296 0042 1370     		strb	r3, [r2]
  35:Core/Src/nrf905.c **** for (i=0; i<bytes; i++)
 297              		.loc 1 35 1 is_stmt 1 view .LVU56
 298              		.loc 1 35 11 view .LVU57
 299              		.loc 1 35 1 is_stmt 0 view .LVU58
 300 0044 002E     		cmp	r6, #0
 301 0046 0CD0     		beq	.L9
 302              		.loc 1 35 7 view .LVU59
 303 0048 0024     		movs	r4, #0
 304              	.LVL21:
 305              	.L10:
  36:Core/Src/nrf905.c ****   {
  37:Core/Src/nrf905.c ****    HAL_SPI_TransmitReceive(&hspi1,&tmp,pBuf,1,1000);
 306              		.loc 1 37 4 is_stmt 1 discriminator 3 view .LVU60
  35:Core/Src/nrf905.c **** for (i=0; i<bytes; i++)
 307              		.loc 1 35 21 is_stmt 0 discriminator 3 view .LVU61
 308 004a 0134     		adds	r4, r4, #1
 309              	.LVL22:
 310              		.loc 1 37 4 discriminator 3 view .LVU62
 311 004c 2A00     		movs	r2, r5
 312 004e 0123     		movs	r3, #1
 313 0050 4146     		mov	r1, r8
 314 0052 4846     		mov	r0, r9
 315 0054 0097     		str	r7, [sp]
  35:Core/Src/nrf905.c **** for (i=0; i<bytes; i++)
 316              		.loc 1 35 21 discriminator 3 view .LVU63
 317 0056 E4B2     		uxtb	r4, r4
 318              		.loc 1 37 4 discriminator 3 view .LVU64
 319 0058 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 320              	.LVL23:
  38:Core/Src/nrf905.c ****     pBuf++;
 321              		.loc 1 38 5 is_stmt 1 discriminator 3 view .LVU65
 322              		.loc 1 38 9 is_stmt 0 discriminator 3 view .LVU66
 323 005c 0135     		adds	r5, r5, #1
 324              	.LVL24:
  35:Core/Src/nrf905.c **** for (i=0; i<bytes; i++)
 325              		.loc 1 35 20 is_stmt 1 discriminator 3 view .LVU67
  35:Core/Src/nrf905.c **** for (i=0; i<bytes; i++)
 326              		.loc 1 35 11 discriminator 3 view .LVU68
  35:Core/Src/nrf905.c **** for (i=0; i<bytes; i++)
 327              		.loc 1 35 1 is_stmt 0 discriminator 3 view .LVU69
 328 005e A642     		cmp	r6, r4
 329 0060 F3D1     		bne	.L10
 330              	.LVL25:
 331              	.L9:
  39:Core/Src/nrf905.c ****   }
  40:Core/Src/nrf905.c ****  NRF905_CS_HI;
 332              		.loc 1 40 2 is_stmt 1 view .LVU70
 333 0062 0122     		movs	r2, #1
 334 0064 0221     		movs	r1, #2
 335 0066 0448     		ldr	r0, .L15
 336 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 337              	.LVL26:
  41:Core/Src/nrf905.c **** }
 338              		.loc 1 41 1 is_stmt 0 view .LVU71
 339 006c 07B0     		add	sp, sp, #28
ARM GAS  /tmp/ccCqK1PE.s 			page 8


 340              		@ sp needed
 341              	.LVL27:
 342              		.loc 1 41 1 view .LVU72
 343 006e 0CBC     		pop	{r2, r3}
 344 0070 9046     		mov	r8, r2
 345 0072 9946     		mov	r9, r3
 346 0074 F0BD     		pop	{r4, r5, r6, r7, pc}
 347              	.L16:
 348 0076 C046     		.align	2
 349              	.L15:
 350 0078 00040050 		.word	1342178304
 351 007c 00000000 		.word	hspi1
 352              		.cfi_endproc
 353              	.LFE36:
 355              		.section	.text.NRF905_WriteBuf,"ax",%progbits
 356              		.align	1
 357              		.p2align 2,,3
 358              		.global	NRF905_WriteBuf
 359              		.syntax unified
 360              		.code	16
 361              		.thumb_func
 362              		.fpu softvfp
 364              	NRF905_WriteBuf:
 365              	.LVL28:
 366              	.LFB37:
  42:Core/Src/nrf905.c **** 
  43:Core/Src/nrf905.c **** 
  44:Core/Src/nrf905.c **** void NRF905_WriteBuf(uint8_t reg,uint8_t *pBuf,uint8_t bytes)
  45:Core/Src/nrf905.c **** {
 367              		.loc 1 45 1 is_stmt 1 view -0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 16
 370              		@ frame_needed = 0, uses_anonymous_args = 0
  46:Core/Src/nrf905.c ****  uint8_t i,y; 
 371              		.loc 1 46 2 view .LVU74
  47:Core/Src/nrf905.c ****  reg |=W_CONFIG;
 372              		.loc 1 47 2 view .LVU75
  48:Core/Src/nrf905.c ****  NRF905_CS_LO;
 373              		.loc 1 48 2 view .LVU76
  45:Core/Src/nrf905.c ****  uint8_t i,y; 
 374              		.loc 1 45 1 is_stmt 0 view .LVU77
 375 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 376              	.LCFI8:
 377              		.cfi_def_cfa_offset 20
 378              		.cfi_offset 4, -20
 379              		.cfi_offset 5, -16
 380              		.cfi_offset 6, -12
 381              		.cfi_offset 7, -8
 382              		.cfi_offset 14, -4
 383 0002 C646     		mov	lr, r8
 384 0004 0F24     		movs	r4, #15
 385 0006 00B5     		push	{lr}
 386              	.LCFI9:
 387              		.cfi_def_cfa_offset 24
 388              		.cfi_offset 8, -24
 389 0008 86B0     		sub	sp, sp, #24
 390              	.LCFI10:
ARM GAS  /tmp/ccCqK1PE.s 			page 9


 391              		.cfi_def_cfa_offset 48
  45:Core/Src/nrf905.c ****  uint8_t i,y; 
 392              		.loc 1 45 1 view .LVU78
 393 000a 6C44     		add	r4, r4, sp
 394 000c 1600     		movs	r6, r2
 395 000e 2070     		strb	r0, [r4]
 396              		.loc 1 48 2 view .LVU79
 397 0010 0022     		movs	r2, #0
 398              	.LVL29:
 399              		.loc 1 48 2 view .LVU80
 400 0012 1548     		ldr	r0, .L24
 401              	.LVL30:
  45:Core/Src/nrf905.c ****  uint8_t i,y; 
 402              		.loc 1 45 1 view .LVU81
 403 0014 0D00     		movs	r5, r1
 404              		.loc 1 48 2 view .LVU82
 405 0016 0221     		movs	r1, #2
 406              	.LVL31:
 407              		.loc 1 48 2 view .LVU83
 408 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 409              	.LVL32:
  49:Core/Src/nrf905.c ****  HAL_SPI_TransmitReceive(&hspi1,&reg, &y,1,1000);
 410              		.loc 1 49 2 is_stmt 1 view .LVU84
 411 001c 134B     		ldr	r3, .L24+4
 412 001e FA27     		movs	r7, #250
 413 0020 9846     		mov	r8, r3
 414 0022 1722     		movs	r2, #23
 415 0024 BF00     		lsls	r7, r7, #2
 416 0026 0123     		movs	r3, #1
 417 0028 2100     		movs	r1, r4
 418 002a 4046     		mov	r0, r8
 419 002c 0097     		str	r7, [sp]
 420 002e 6A44     		add	r2, r2, sp
 421 0030 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 422              	.LVL33:
  50:Core/Src/nrf905.c ****  for (i=0;i<bytes;i++) 
 423              		.loc 1 50 2 view .LVU85
 424              		.loc 1 50 11 view .LVU86
 425              		.loc 1 50 2 is_stmt 0 view .LVU87
 426 0034 002E     		cmp	r6, #0
 427 0036 0DD0     		beq	.L18
 428              		.loc 1 50 8 view .LVU88
 429 0038 0024     		movs	r4, #0
 430              	.LVL34:
 431              	.L19:
  51:Core/Src/nrf905.c ****    {
  52:Core/Src/nrf905.c ****      HAL_SPI_TransmitReceive(&hspi1,pBuf,&y,1,1000);
 432              		.loc 1 52 6 is_stmt 1 discriminator 3 view .LVU89
 433 003a 1722     		movs	r2, #23
  50:Core/Src/nrf905.c ****  for (i=0;i<bytes;i++) 
 434              		.loc 1 50 20 is_stmt 0 discriminator 3 view .LVU90
 435 003c 0134     		adds	r4, r4, #1
 436              	.LVL35:
 437              		.loc 1 52 6 discriminator 3 view .LVU91
 438 003e 2900     		movs	r1, r5
 439 0040 0123     		movs	r3, #1
 440 0042 4046     		mov	r0, r8
ARM GAS  /tmp/ccCqK1PE.s 			page 10


 441 0044 0097     		str	r7, [sp]
 442 0046 6A44     		add	r2, r2, sp
  50:Core/Src/nrf905.c ****  for (i=0;i<bytes;i++) 
 443              		.loc 1 50 20 discriminator 3 view .LVU92
 444 0048 E4B2     		uxtb	r4, r4
 445              		.loc 1 52 6 discriminator 3 view .LVU93
 446 004a FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 447              	.LVL36:
  53:Core/Src/nrf905.c ****      pBuf++;
 448              		.loc 1 53 6 is_stmt 1 discriminator 3 view .LVU94
 449              		.loc 1 53 10 is_stmt 0 discriminator 3 view .LVU95
 450 004e 0135     		adds	r5, r5, #1
 451              	.LVL37:
  50:Core/Src/nrf905.c ****  for (i=0;i<bytes;i++) 
 452              		.loc 1 50 19 is_stmt 1 discriminator 3 view .LVU96
  50:Core/Src/nrf905.c ****  for (i=0;i<bytes;i++) 
 453              		.loc 1 50 11 discriminator 3 view .LVU97
  50:Core/Src/nrf905.c ****  for (i=0;i<bytes;i++) 
 454              		.loc 1 50 2 is_stmt 0 discriminator 3 view .LVU98
 455 0050 A642     		cmp	r6, r4
 456 0052 F2D1     		bne	.L19
 457              	.LVL38:
 458              	.L18:
  54:Core/Src/nrf905.c ****    }
  55:Core/Src/nrf905.c ****  NRF905_CS_HI;
 459              		.loc 1 55 2 is_stmt 1 view .LVU99
 460 0054 0122     		movs	r2, #1
 461 0056 0221     		movs	r1, #2
 462 0058 0348     		ldr	r0, .L24
 463 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 464              	.LVL39:
  56:Core/Src/nrf905.c **** }
 465              		.loc 1 56 1 is_stmt 0 view .LVU100
 466 005e 06B0     		add	sp, sp, #24
 467              		@ sp needed
 468              	.LVL40:
 469              		.loc 1 56 1 view .LVU101
 470 0060 04BC     		pop	{r2}
 471 0062 9046     		mov	r8, r2
 472 0064 F0BD     		pop	{r4, r5, r6, r7, pc}
 473              	.L25:
 474 0066 C046     		.align	2
 475              	.L24:
 476 0068 00040050 		.word	1342178304
 477 006c 00000000 		.word	hspi1
 478              		.cfi_endproc
 479              	.LFE37:
 481              		.section	.text.NRF905_Init,"ax",%progbits
 482              		.align	1
 483              		.p2align 2,,3
 484              		.global	NRF905_Init
 485              		.syntax unified
 486              		.code	16
 487              		.thumb_func
 488              		.fpu softvfp
 490              	NRF905_Init:
 491              	.LVL41:
ARM GAS  /tmp/ccCqK1PE.s 			page 11


 492              	.LFB38:
  57:Core/Src/nrf905.c **** 
  58:Core/Src/nrf905.c **** uint8_t NRF905_Init(struct NRF905_Conf *Conf)
  59:Core/Src/nrf905.c **** {
 493              		.loc 1 59 1 is_stmt 1 view -0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 16
 496              		@ frame_needed = 0, uses_anonymous_args = 0
  60:Core/Src/nrf905.c ****  struct NRF905_Conf tmp;   
 497              		.loc 1 60 2 view .LVU103
  61:Core/Src/nrf905.c **** 
  62:Core/Src/nrf905.c ****  NRF905_ReadBuf(0,&tmp,sizeof(tmp));
 498              		.loc 1 62 2 view .LVU104
  59:Core/Src/nrf905.c ****  struct NRF905_Conf tmp;   
 499              		.loc 1 59 1 is_stmt 0 view .LVU105
 500 0000 30B5     		push	{r4, r5, lr}
 501              	.LCFI11:
 502              		.cfi_def_cfa_offset 12
 503              		.cfi_offset 4, -12
 504              		.cfi_offset 5, -8
 505              		.cfi_offset 14, -4
 506 0002 85B0     		sub	sp, sp, #20
 507              	.LCFI12:
 508              		.cfi_def_cfa_offset 32
 509              		.loc 1 62 2 view .LVU106
 510 0004 01AC     		add	r4, sp, #4
 511 0006 0A22     		movs	r2, #10
 512 0008 2100     		movs	r1, r4
  59:Core/Src/nrf905.c ****  struct NRF905_Conf tmp;   
 513              		.loc 1 59 1 view .LVU107
 514 000a 0500     		movs	r5, r0
 515              		.loc 1 62 2 view .LVU108
 516 000c 0020     		movs	r0, #0
 517              	.LVL42:
 518              		.loc 1 62 2 view .LVU109
 519 000e FFF7FEFF 		bl	NRF905_ReadBuf
 520              	.LVL43:
  63:Core/Src/nrf905.c ****  tmp.RX_ADDRESS=0xE4E5E6E7;
 521              		.loc 1 63 2 is_stmt 1 view .LVU110
 522              		.loc 1 63 16 is_stmt 0 view .LVU111
 523 0012 2279     		ldrb	r2, [r4, #4]
 524 0014 124B     		ldr	r3, .L30
  64:Core/Src/nrf905.c ****  NRF905_WriteBuf(0,&tmp,sizeof(tmp));
 525              		.loc 1 64 2 view .LVU112
 526 0016 2100     		movs	r1, r4
  63:Core/Src/nrf905.c ****  tmp.RX_ADDRESS=0xE4E5E6E7;
 527              		.loc 1 63 16 view .LVU113
 528 0018 1343     		orrs	r3, r2
 529 001a 6360     		str	r3, [r4, #4]
 530 001c 1C23     		movs	r3, #28
 531              		.loc 1 64 2 view .LVU114
 532 001e 0A22     		movs	r2, #10
  63:Core/Src/nrf905.c ****  tmp.RX_ADDRESS=0xE4E5E6E7;
 533              		.loc 1 63 16 view .LVU115
 534 0020 5B42     		rsbs	r3, r3, #0
 535              		.loc 1 64 2 view .LVU116
 536 0022 0020     		movs	r0, #0
ARM GAS  /tmp/ccCqK1PE.s 			page 12


  63:Core/Src/nrf905.c ****  tmp.RX_ADDRESS=0xE4E5E6E7;
 537              		.loc 1 63 16 view .LVU117
 538 0024 2372     		strb	r3, [r4, #8]
 539              		.loc 1 64 2 is_stmt 1 view .LVU118
 540 0026 FFF7FEFF 		bl	NRF905_WriteBuf
 541              	.LVL44:
  65:Core/Src/nrf905.c ****  tmp.RX_ADDRESS = 0;
 542              		.loc 1 65 2 view .LVU119
 543              		.loc 1 65 17 is_stmt 0 view .LVU120
 544 002a 2379     		ldrb	r3, [r4, #4]
  66:Core/Src/nrf905.c ****  NRF905_ReadBuf(0,&tmp,sizeof(tmp));
 545              		.loc 1 66 2 view .LVU121
 546 002c 0A22     		movs	r2, #10
  65:Core/Src/nrf905.c ****  tmp.RX_ADDRESS = 0;
 547              		.loc 1 65 17 view .LVU122
 548 002e 6360     		str	r3, [r4, #4]
 549 0030 0023     		movs	r3, #0
 550              		.loc 1 66 2 view .LVU123
 551 0032 0020     		movs	r0, #0
 552 0034 2100     		movs	r1, r4
  65:Core/Src/nrf905.c ****  tmp.RX_ADDRESS = 0;
 553              		.loc 1 65 17 view .LVU124
 554 0036 2372     		strb	r3, [r4, #8]
 555              		.loc 1 66 2 is_stmt 1 view .LVU125
 556 0038 FFF7FEFF 		bl	NRF905_ReadBuf
 557              	.LVL45:
  67:Core/Src/nrf905.c ****  if ((tmp.RX_ADDRESS != 0xE4E5E6E7)) 
 558              		.loc 1 67 2 view .LVU126
 559              		.loc 1 67 10 is_stmt 0 view .LVU127
 560 003c 6368     		ldr	r3, [r4, #4]
  68:Core/Src/nrf905.c ****    {
  69:Core/Src/nrf905.c ****      return 0;
 561              		.loc 1 69 13 view .LVU128
 562 003e 0020     		movs	r0, #0
  67:Core/Src/nrf905.c ****  if ((tmp.RX_ADDRESS != 0xE4E5E6E7)) 
 563              		.loc 1 67 10 view .LVU129
 564 0040 1A0A     		lsrs	r2, r3, #8
 565 0042 237A     		ldrb	r3, [r4, #8]
 566 0044 1B06     		lsls	r3, r3, #24
 567 0046 1343     		orrs	r3, r2
  67:Core/Src/nrf905.c ****  if ((tmp.RX_ADDRESS != 0xE4E5E6E7)) 
 568              		.loc 1 67 5 view .LVU130
 569 0048 064A     		ldr	r2, .L30+4
 570 004a 9342     		cmp	r3, r2
 571 004c 01D0     		beq	.L29
 572              	.L27:
  70:Core/Src/nrf905.c ****    } else
  71:Core/Src/nrf905.c ****       {
  72:Core/Src/nrf905.c ****      /* code */
  73:Core/Src/nrf905.c ****        NRF905_WriteBuf(0,Conf,10);
  74:Core/Src/nrf905.c ****        return 1;
  75:Core/Src/nrf905.c ****       }
  76:Core/Src/nrf905.c ****   
  77:Core/Src/nrf905.c **** }
 573              		.loc 1 77 1 view .LVU131
 574 004e 05B0     		add	sp, sp, #20
 575              		@ sp needed
ARM GAS  /tmp/ccCqK1PE.s 			page 13


 576              	.LVL46:
 577              		.loc 1 77 1 view .LVU132
 578 0050 30BD     		pop	{r4, r5, pc}
 579              	.LVL47:
 580              	.L29:
  73:Core/Src/nrf905.c ****        return 1;
 581              		.loc 1 73 8 is_stmt 1 view .LVU133
 582 0052 0A22     		movs	r2, #10
 583 0054 2900     		movs	r1, r5
 584 0056 FFF7FEFF 		bl	NRF905_WriteBuf
 585              	.LVL48:
  74:Core/Src/nrf905.c ****       }
 586              		.loc 1 74 8 view .LVU134
  74:Core/Src/nrf905.c ****       }
 587              		.loc 1 74 15 is_stmt 0 view .LVU135
 588 005a 0120     		movs	r0, #1
 589 005c F7E7     		b	.L27
 590              	.L31:
 591 005e C046     		.align	2
 592              	.L30:
 593 0060 00E7E6E5 		.word	-437852416
 594 0064 E7E6E5E4 		.word	-454695193
 595              		.cfi_endproc
 596              	.LFE38:
 598              		.section	.text.WriteDataToSend,"ax",%progbits
 599              		.align	1
 600              		.p2align 2,,3
 601              		.global	WriteDataToSend
 602              		.syntax unified
 603              		.code	16
 604              		.thumb_func
 605              		.fpu softvfp
 607              	WriteDataToSend:
 608              	.LVL49:
 609              	.LFB39:
  78:Core/Src/nrf905.c **** void WriteDataToSend(uint32_t addr, uint8_t *pBuf, uint8_t size)
  79:Core/Src/nrf905.c **** {
 610              		.loc 1 79 1 is_stmt 1 view -0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 8
 613              		@ frame_needed = 0, uses_anonymous_args = 0
  80:Core/Src/nrf905.c ****   uint8_t i,y, tmp;
 614              		.loc 1 80 3 view .LVU137
  81:Core/Src/nrf905.c ****   tmp = W_TX_ADDRESS; 
 615              		.loc 1 81 3 view .LVU138
  79:Core/Src/nrf905.c ****   uint8_t i,y, tmp;
 616              		.loc 1 79 1 is_stmt 0 view .LVU139
 617 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 618              	.LCFI13:
 619              		.cfi_def_cfa_offset 20
 620              		.cfi_offset 4, -20
 621              		.cfi_offset 5, -16
 622              		.cfi_offset 6, -12
 623              		.cfi_offset 7, -8
 624              		.cfi_offset 14, -4
 625 0002 CE46     		mov	lr, r9
 626 0004 4746     		mov	r7, r8
ARM GAS  /tmp/ccCqK1PE.s 			page 14


 627 0006 80B5     		push	{r7, lr}
 628              	.LCFI14:
 629              		.cfi_def_cfa_offset 28
 630              		.cfi_offset 8, -28
 631              		.cfi_offset 9, -24
 632 0008 83B0     		sub	sp, sp, #12
 633              	.LCFI15:
 634              		.cfi_def_cfa_offset 40
  79:Core/Src/nrf905.c ****   uint8_t i,y, tmp;
 635              		.loc 1 79 1 view .LVU140
 636 000a 1400     		movs	r4, r2
 637              		.loc 1 81 7 view .LVU141
 638 000c 2223     		movs	r3, #34
 639 000e 6A46     		mov	r2, sp
 640              	.LVL50:
  82:Core/Src/nrf905.c ****   NRF905_CS_LO;
 641              		.loc 1 82 3 view .LVU142
 642 0010 204D     		ldr	r5, .L33
  79:Core/Src/nrf905.c ****   uint8_t i,y, tmp;
 643              		.loc 1 79 1 view .LVU143
 644 0012 8146     		mov	r9, r0
 645 0014 8846     		mov	r8, r1
 646              		.loc 1 82 3 view .LVU144
 647 0016 2800     		movs	r0, r5
 648              	.LVL51:
  81:Core/Src/nrf905.c ****   tmp = W_TX_ADDRESS; 
 649              		.loc 1 81 7 view .LVU145
 650 0018 D371     		strb	r3, [r2, #7]
 651              		.loc 1 82 3 is_stmt 1 view .LVU146
 652 001a 0221     		movs	r1, #2
 653              	.LVL52:
 654              		.loc 1 82 3 is_stmt 0 view .LVU147
 655 001c 0022     		movs	r2, #0
  83:Core/Src/nrf905.c ****   HAL_SPI_Transmit(&hspi1,&tmp, 1, 1000);
 656              		.loc 1 83 3 view .LVU148
 657 001e FA27     		movs	r7, #250
  82:Core/Src/nrf905.c ****   NRF905_CS_LO;
 658              		.loc 1 82 3 view .LVU149
 659 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 660              	.LVL53:
 661              		.loc 1 83 3 is_stmt 1 view .LVU150
 662 0024 6946     		mov	r1, sp
 663 0026 1C4E     		ldr	r6, .L33+4
 664 0028 BF00     		lsls	r7, r7, #2
 665 002a 3B00     		movs	r3, r7
 666 002c 0122     		movs	r2, #1
 667 002e 3000     		movs	r0, r6
 668 0030 0731     		adds	r1, r1, #7
 669 0032 FFF7FEFF 		bl	HAL_SPI_Transmit
 670              	.LVL54:
  84:Core/Src/nrf905.c ****   tmp = addr;
 671              		.loc 1 84 3 view .LVU151
 672              		.loc 1 84 7 is_stmt 0 view .LVU152
 673 0036 6B46     		mov	r3, sp
 674 0038 4A46     		mov	r2, r9
  85:Core/Src/nrf905.c ****   HAL_SPI_Transmit(&hspi1,&tmp, 1, 1000); 
 675              		.loc 1 85 3 view .LVU153
ARM GAS  /tmp/ccCqK1PE.s 			page 15


 676 003a 6946     		mov	r1, sp
  84:Core/Src/nrf905.c ****   tmp = addr;
 677              		.loc 1 84 7 view .LVU154
 678 003c DA71     		strb	r2, [r3, #7]
 679              		.loc 1 85 3 is_stmt 1 view .LVU155
 680 003e 3000     		movs	r0, r6
 681 0040 3B00     		movs	r3, r7
 682 0042 0122     		movs	r2, #1
 683 0044 0731     		adds	r1, r1, #7
 684 0046 FFF7FEFF 		bl	HAL_SPI_Transmit
 685              	.LVL55:
  86:Core/Src/nrf905.c ****   NRF905_CS_HI;
 686              		.loc 1 86 3 view .LVU156
 687 004a 2800     		movs	r0, r5
 688 004c 0122     		movs	r2, #1
 689 004e 0221     		movs	r1, #2
 690 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 691              	.LVL56:
  87:Core/Src/nrf905.c ****   NRF905_CS_LO;
 692              		.loc 1 87 3 view .LVU157
 693 0054 2800     		movs	r0, r5
 694 0056 0022     		movs	r2, #0
 695 0058 0221     		movs	r1, #2
 696 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 697              	.LVL57:
  88:Core/Src/nrf905.c ****   tmp = W_TX_PAYLOAD;
 698              		.loc 1 88 3 view .LVU158
 699              		.loc 1 88 7 is_stmt 0 view .LVU159
 700 005e 6A46     		mov	r2, sp
 701 0060 2023     		movs	r3, #32
  89:Core/Src/nrf905.c ****   HAL_SPI_Transmit(&hspi1,&tmp, 1, 1000);
 702              		.loc 1 89 3 view .LVU160
 703 0062 6946     		mov	r1, sp
  88:Core/Src/nrf905.c ****   tmp = W_TX_PAYLOAD;
 704              		.loc 1 88 7 view .LVU161
 705 0064 D371     		strb	r3, [r2, #7]
 706              		.loc 1 89 3 is_stmt 1 view .LVU162
 707 0066 3000     		movs	r0, r6
 708 0068 3B00     		movs	r3, r7
 709 006a 0122     		movs	r2, #1
 710 006c 0731     		adds	r1, r1, #7
 711 006e FFF7FEFF 		bl	HAL_SPI_Transmit
 712              	.LVL58:
  90:Core/Src/nrf905.c ****   //for (i=0;i<size;i++) 
  91:Core/Src/nrf905.c ****   // {
  92:Core/Src/nrf905.c ****   //   HAL_SPI_TransmitReceive(&hspi1,pBuf,&y,1,1000);
  93:Core/Src/nrf905.c ****   //   pBuf++;
  94:Core/Src/nrf905.c ****   // }
  95:Core/Src/nrf905.c ****   HAL_SPI_Transmit(&hspi1,pBuf,size,1000);
 713              		.loc 1 95 3 view .LVU163
 714 0072 3B00     		movs	r3, r7
 715 0074 4146     		mov	r1, r8
 716 0076 A2B2     		uxth	r2, r4
 717 0078 3000     		movs	r0, r6
 718 007a FFF7FEFF 		bl	HAL_SPI_Transmit
 719              	.LVL59:
  96:Core/Src/nrf905.c ****  NRF905_CS_HI;
ARM GAS  /tmp/ccCqK1PE.s 			page 16


 720              		.loc 1 96 2 view .LVU164
 721 007e 0122     		movs	r2, #1
 722 0080 0221     		movs	r1, #2
 723 0082 2800     		movs	r0, r5
 724 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 725              	.LVL60:
  97:Core/Src/nrf905.c **** }
 726              		.loc 1 97 1 is_stmt 0 view .LVU165
 727 0088 03B0     		add	sp, sp, #12
 728              		@ sp needed
 729              	.LVL61:
 730              	.LVL62:
 731              		.loc 1 97 1 view .LVU166
 732 008a 0CBC     		pop	{r2, r3}
 733 008c 9046     		mov	r8, r2
 734 008e 9946     		mov	r9, r3
 735 0090 F0BD     		pop	{r4, r5, r6, r7, pc}
 736              	.L34:
 737 0092 C046     		.align	2
 738              	.L33:
 739 0094 00040050 		.word	1342178304
 740 0098 00000000 		.word	hspi1
 741              		.cfi_endproc
 742              	.LFE39:
 744              		.section	.text.ReadReciveData,"ax",%progbits
 745              		.align	1
 746              		.p2align 2,,3
 747              		.global	ReadReciveData
 748              		.syntax unified
 749              		.code	16
 750              		.thumb_func
 751              		.fpu softvfp
 753              	ReadReciveData:
 754              	.LVL63:
 755              	.LFB40:
  98:Core/Src/nrf905.c **** void ReadReciveData(uint8_t *pBuf, uint8_t size)
  99:Core/Src/nrf905.c **** {
 756              		.loc 1 99 1 is_stmt 1 view -0
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 8
 759              		@ frame_needed = 0, uses_anonymous_args = 0
 100:Core/Src/nrf905.c ****    uint8_t i=0, tmp, tmp1;
 760              		.loc 1 100 4 view .LVU168
 101:Core/Src/nrf905.c ****    tmp1 = R_RX_PAYLOAD;
 761              		.loc 1 101 4 view .LVU169
  99:Core/Src/nrf905.c ****    uint8_t i=0, tmp, tmp1;
 762              		.loc 1 99 1 is_stmt 0 view .LVU170
 763 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 764              	.LCFI16:
 765              		.cfi_def_cfa_offset 20
 766              		.cfi_offset 4, -20
 767              		.cfi_offset 5, -16
 768              		.cfi_offset 6, -12
 769              		.cfi_offset 7, -8
 770              		.cfi_offset 14, -4
 771 0002 CE46     		mov	lr, r9
 772 0004 4746     		mov	r7, r8
ARM GAS  /tmp/ccCqK1PE.s 			page 17


 773              		.loc 1 101 9 view .LVU171
 774 0006 0F24     		movs	r4, #15
 775 0008 2423     		movs	r3, #36
  99:Core/Src/nrf905.c ****    uint8_t i=0, tmp, tmp1;
 776              		.loc 1 99 1 view .LVU172
 777 000a 80B5     		push	{r7, lr}
 778              	.LCFI17:
 779              		.cfi_def_cfa_offset 28
 780              		.cfi_offset 8, -28
 781              		.cfi_offset 9, -24
 782 000c 85B0     		sub	sp, sp, #20
 783              	.LCFI18:
 784              		.cfi_def_cfa_offset 48
 102:Core/Src/nrf905.c ****   
 103:Core/Src/nrf905.c ****  NRF905_CS_LO;
 785              		.loc 1 103 2 view .LVU173
 786 000e 0022     		movs	r2, #0
 101:Core/Src/nrf905.c ****   
 787              		.loc 1 101 9 view .LVU174
 788 0010 6C44     		add	r4, r4, sp
  99:Core/Src/nrf905.c ****    uint8_t i=0, tmp, tmp1;
 789              		.loc 1 99 1 view .LVU175
 790 0012 0500     		movs	r5, r0
 791 0014 0E00     		movs	r6, r1
 792              		.loc 1 103 2 view .LVU176
 793 0016 1748     		ldr	r0, .L42
 794              	.LVL64:
 795              		.loc 1 103 2 view .LVU177
 796 0018 0221     		movs	r1, #2
 797              	.LVL65:
 101:Core/Src/nrf905.c ****   
 798              		.loc 1 101 9 view .LVU178
 799 001a 2370     		strb	r3, [r4]
 800              		.loc 1 103 2 is_stmt 1 view .LVU179
 801 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 802              	.LVL66:
 104:Core/Src/nrf905.c ****  HAL_SPI_TransmitReceive(&hspi1,&tmp1,&tmp,1,1000);
 803              		.loc 1 104 2 view .LVU180
 804 0020 0E23     		movs	r3, #14
 805 0022 6B44     		add	r3, r3, sp
 806 0024 9846     		mov	r8, r3
 807 0026 144B     		ldr	r3, .L42+4
 808 0028 FA27     		movs	r7, #250
 809 002a 9946     		mov	r9, r3
 810 002c BF00     		lsls	r7, r7, #2
 811 002e 0123     		movs	r3, #1
 812 0030 4246     		mov	r2, r8
 813 0032 2100     		movs	r1, r4
 814 0034 4846     		mov	r0, r9
 815 0036 0097     		str	r7, [sp]
 816 0038 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 817              	.LVL67:
 105:Core/Src/nrf905.c ****  tmp = NOP;
 818              		.loc 1 105 2 view .LVU181
 819              		.loc 1 105 6 is_stmt 0 view .LVU182
 820 003c FF23     		movs	r3, #255
 821 003e 4246     		mov	r2, r8
ARM GAS  /tmp/ccCqK1PE.s 			page 18


 822 0040 1370     		strb	r3, [r2]
 106:Core/Src/nrf905.c **** for (i=0; i<size; i++)
 823              		.loc 1 106 1 is_stmt 1 view .LVU183
 824              		.loc 1 106 11 view .LVU184
 825              		.loc 1 106 1 is_stmt 0 view .LVU185
 826 0042 002E     		cmp	r6, #0
 827 0044 0CD0     		beq	.L36
 828              		.loc 1 106 7 view .LVU186
 829 0046 0024     		movs	r4, #0
 830              	.LVL68:
 831              	.L37:
 107:Core/Src/nrf905.c ****   {
 108:Core/Src/nrf905.c ****    HAL_SPI_TransmitReceive(&hspi1,&tmp,pBuf,1,1000);
 832              		.loc 1 108 4 is_stmt 1 discriminator 3 view .LVU187
 106:Core/Src/nrf905.c **** for (i=0; i<size; i++)
 833              		.loc 1 106 20 is_stmt 0 discriminator 3 view .LVU188
 834 0048 0134     		adds	r4, r4, #1
 835              	.LVL69:
 836              		.loc 1 108 4 discriminator 3 view .LVU189
 837 004a 2A00     		movs	r2, r5
 838 004c 0123     		movs	r3, #1
 839 004e 4146     		mov	r1, r8
 840 0050 4846     		mov	r0, r9
 841 0052 0097     		str	r7, [sp]
 106:Core/Src/nrf905.c **** for (i=0; i<size; i++)
 842              		.loc 1 106 20 discriminator 3 view .LVU190
 843 0054 E4B2     		uxtb	r4, r4
 844              		.loc 1 108 4 discriminator 3 view .LVU191
 845 0056 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 846              	.LVL70:
 109:Core/Src/nrf905.c ****     pBuf++;
 847              		.loc 1 109 5 is_stmt 1 discriminator 3 view .LVU192
 848              		.loc 1 109 9 is_stmt 0 discriminator 3 view .LVU193
 849 005a 0135     		adds	r5, r5, #1
 850              	.LVL71:
 106:Core/Src/nrf905.c **** for (i=0; i<size; i++)
 851              		.loc 1 106 19 is_stmt 1 discriminator 3 view .LVU194
 106:Core/Src/nrf905.c **** for (i=0; i<size; i++)
 852              		.loc 1 106 11 discriminator 3 view .LVU195
 106:Core/Src/nrf905.c **** for (i=0; i<size; i++)
 853              		.loc 1 106 1 is_stmt 0 discriminator 3 view .LVU196
 854 005c A642     		cmp	r6, r4
 855 005e F3D1     		bne	.L37
 856              	.LVL72:
 857              	.L36:
 110:Core/Src/nrf905.c ****   }
 111:Core/Src/nrf905.c ****  NRF905_CS_HI;
 858              		.loc 1 111 2 is_stmt 1 view .LVU197
 859 0060 0122     		movs	r2, #1
 860 0062 0221     		movs	r1, #2
 861 0064 0348     		ldr	r0, .L42
 862 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 863              	.LVL73:
 112:Core/Src/nrf905.c **** }
 864              		.loc 1 112 1 is_stmt 0 view .LVU198
 865 006a 05B0     		add	sp, sp, #20
 866              		@ sp needed
ARM GAS  /tmp/ccCqK1PE.s 			page 19


 867              	.LVL74:
 868              		.loc 1 112 1 view .LVU199
 869 006c 0CBC     		pop	{r2, r3}
 870 006e 9046     		mov	r8, r2
 871 0070 9946     		mov	r9, r3
 872 0072 F0BD     		pop	{r4, r5, r6, r7, pc}
 873              	.L43:
 874              		.align	2
 875              	.L42:
 876 0074 00040050 		.word	1342178304
 877 0078 00000000 		.word	hspi1
 878              		.cfi_endproc
 879              	.LFE40:
 881              		.section	.text.NRF905_PowerOff,"ax",%progbits
 882              		.align	1
 883              		.p2align 2,,3
 884              		.global	NRF905_PowerOff
 885              		.syntax unified
 886              		.code	16
 887              		.thumb_func
 888              		.fpu softvfp
 890              	NRF905_PowerOff:
 891              	.LFB41:
 113:Core/Src/nrf905.c **** 
 114:Core/Src/nrf905.c **** void NRF905_PowerOff (void)
 115:Core/Src/nrf905.c **** {
 892              		.loc 1 115 1 is_stmt 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 116:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(PWR_Port, PWR_Pin, GPIO_PIN_RESET);
 896              		.loc 1 116 3 view .LVU201
 897 0000 8021     		movs	r1, #128
 115:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(PWR_Port, PWR_Pin, GPIO_PIN_RESET);
 898              		.loc 1 115 1 is_stmt 0 view .LVU202
 899 0002 10B5     		push	{r4, lr}
 900              	.LCFI19:
 901              		.cfi_def_cfa_offset 8
 902              		.cfi_offset 4, -8
 903              		.cfi_offset 14, -4
 904              		.loc 1 116 3 view .LVU203
 905 0004 0022     		movs	r2, #0
 906 0006 0248     		ldr	r0, .L45
 907 0008 C901     		lsls	r1, r1, #7
 908 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 909              	.LVL75:
 117:Core/Src/nrf905.c **** }
 910              		.loc 1 117 1 view .LVU204
 911              		@ sp needed
 912 000e 10BD     		pop	{r4, pc}
 913              	.L46:
 914              		.align	2
 915              	.L45:
 916 0010 00080050 		.word	1342179328
 917              		.cfi_endproc
 918              	.LFE41:
 920              		.section	.text.NRF905_ILDE_Mode,"ax",%progbits
ARM GAS  /tmp/ccCqK1PE.s 			page 20


 921              		.align	1
 922              		.p2align 2,,3
 923              		.global	NRF905_ILDE_Mode
 924              		.syntax unified
 925              		.code	16
 926              		.thumb_func
 927              		.fpu softvfp
 929              	NRF905_ILDE_Mode:
 930              	.LFB42:
 118:Core/Src/nrf905.c **** void NRF905_ILDE_Mode(void)
 119:Core/Src/nrf905.c **** {
 931              		.loc 1 119 1 is_stmt 1 view -0
 932              		.cfi_startproc
 933              		@ args = 0, pretend = 0, frame = 0
 934              		@ frame_needed = 0, uses_anonymous_args = 0
 120:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(PWR_Port, PWR_Pin, GPIO_PIN_SET);
 935              		.loc 1 120 3 view .LVU206
 936 0000 8021     		movs	r1, #128
 119:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(PWR_Port, PWR_Pin, GPIO_PIN_SET);
 937              		.loc 1 119 1 is_stmt 0 view .LVU207
 938 0002 10B5     		push	{r4, lr}
 939              	.LCFI20:
 940              		.cfi_def_cfa_offset 8
 941              		.cfi_offset 4, -8
 942              		.cfi_offset 14, -4
 943              		.loc 1 120 3 view .LVU208
 944 0004 0B4C     		ldr	r4, .L48
 945 0006 0122     		movs	r2, #1
 946 0008 2000     		movs	r0, r4
 947 000a C901     		lsls	r1, r1, #7
 948 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 949              	.LVL76:
 121:Core/Src/nrf905.c ****   HAL_Delay(1);
 950              		.loc 1 121 3 is_stmt 1 view .LVU209
 951 0010 0120     		movs	r0, #1
 952 0012 FFF7FEFF 		bl	HAL_Delay
 953              	.LVL77:
 122:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(TRX_CE_Port, TRX_CE_Pin, GPIO_PIN_RESET);
 954              		.loc 1 122 3 view .LVU210
 955 0016 8021     		movs	r1, #128
 956 0018 A020     		movs	r0, #160
 957 001a 0022     		movs	r2, #0
 958 001c C900     		lsls	r1, r1, #3
 959 001e C005     		lsls	r0, r0, #23
 960 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 961              	.LVL78:
 123:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(TX_EN_Port, TX_EN_Pin, GPIO_PIN_RESET);
 962              		.loc 1 123 3 view .LVU211
 963 0024 8021     		movs	r1, #128
 964 0026 0022     		movs	r2, #0
 965 0028 2000     		movs	r0, r4
 966 002a 0902     		lsls	r1, r1, #8
 967 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 968              	.LVL79:
 124:Core/Src/nrf905.c ****   
 125:Core/Src/nrf905.c **** }
 969              		.loc 1 125 1 is_stmt 0 view .LVU212
ARM GAS  /tmp/ccCqK1PE.s 			page 21


 970              		@ sp needed
 971 0030 10BD     		pop	{r4, pc}
 972              	.L49:
 973 0032 C046     		.align	2
 974              	.L48:
 975 0034 00080050 		.word	1342179328
 976              		.cfi_endproc
 977              	.LFE42:
 979              		.section	.text.NRF905_StartSend,"ax",%progbits
 980              		.align	1
 981              		.p2align 2,,3
 982              		.global	NRF905_StartSend
 983              		.syntax unified
 984              		.code	16
 985              		.thumb_func
 986              		.fpu softvfp
 988              	NRF905_StartSend:
 989              	.LFB43:
 126:Core/Src/nrf905.c **** void NRF905_StartSend(void)
 127:Core/Src/nrf905.c **** {
 990              		.loc 1 127 1 is_stmt 1 view -0
 991              		.cfi_startproc
 992              		@ args = 0, pretend = 0, frame = 0
 993              		@ frame_needed = 0, uses_anonymous_args = 0
 128:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(TRX_CE_Port, TRX_CE_Pin, GPIO_PIN_SET);
 994              		.loc 1 128 3 view .LVU214
 995 0000 8021     		movs	r1, #128
 996 0002 A020     		movs	r0, #160
 997 0004 0122     		movs	r2, #1
 127:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(TRX_CE_Port, TRX_CE_Pin, GPIO_PIN_SET);
 998              		.loc 1 127 1 is_stmt 0 view .LVU215
 999 0006 10B5     		push	{r4, lr}
 1000              	.LCFI21:
 1001              		.cfi_def_cfa_offset 8
 1002              		.cfi_offset 4, -8
 1003              		.cfi_offset 14, -4
 1004              		.loc 1 128 3 view .LVU216
 1005 0008 C900     		lsls	r1, r1, #3
 1006 000a C005     		lsls	r0, r0, #23
 1007 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1008              	.LVL80:
 129:Core/Src/nrf905.c ****   while (HAL_GPIO_ReadPin(DR_Port, DR_Pin) != 1)   {}
 1009              		.loc 1 129 3 is_stmt 1 view .LVU217
 1010              	.L51:
 1011              		.loc 1 129 53 discriminator 1 view .LVU218
 1012              		.loc 1 129 9 discriminator 1 view .LVU219
 1013              		.loc 1 129 10 is_stmt 0 discriminator 1 view .LVU220
 1014 0010 A020     		movs	r0, #160
 1015 0012 1021     		movs	r1, #16
 1016 0014 C005     		lsls	r0, r0, #23
 1017 0016 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1018              	.LVL81:
 1019              		.loc 1 129 9 discriminator 1 view .LVU221
 1020 001a 0128     		cmp	r0, #1
 1021 001c F8D1     		bne	.L51
 130:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(TRX_CE_Port, TRX_CE_Pin, GPIO_PIN_RESET);
 1022              		.loc 1 130 3 is_stmt 1 view .LVU222
ARM GAS  /tmp/ccCqK1PE.s 			page 22


 1023 001e 8021     		movs	r1, #128
 1024 0020 A020     		movs	r0, #160
 1025 0022 0022     		movs	r2, #0
 1026 0024 C900     		lsls	r1, r1, #3
 1027 0026 C005     		lsls	r0, r0, #23
 1028 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1029              	.LVL82:
 131:Core/Src/nrf905.c **** }
 1030              		.loc 1 131 1 is_stmt 0 view .LVU223
 1031              		@ sp needed
 1032 002c 10BD     		pop	{r4, pc}
 1033              		.cfi_endproc
 1034              	.LFE43:
 1036 002e C046     		.section	.text.NRF905_Reciver_Mode,"ax",%progbits
 1037              		.align	1
 1038              		.p2align 2,,3
 1039              		.global	NRF905_Reciver_Mode
 1040              		.syntax unified
 1041              		.code	16
 1042              		.thumb_func
 1043              		.fpu softvfp
 1045              	NRF905_Reciver_Mode:
 1046              	.LFB44:
 132:Core/Src/nrf905.c **** void NRF905_Reciver_Mode (void)
 133:Core/Src/nrf905.c **** {
 1047              		.loc 1 133 1 is_stmt 1 view -0
 1048              		.cfi_startproc
 1049              		@ args = 0, pretend = 0, frame = 0
 1050              		@ frame_needed = 0, uses_anonymous_args = 0
 134:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(PWR_Port, PWR_Pin, GPIO_PIN_SET);
 1051              		.loc 1 134 3 view .LVU225
 1052 0000 8021     		movs	r1, #128
 133:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(PWR_Port, PWR_Pin, GPIO_PIN_SET);
 1053              		.loc 1 133 1 is_stmt 0 view .LVU226
 1054 0002 10B5     		push	{r4, lr}
 1055              	.LCFI22:
 1056              		.cfi_def_cfa_offset 8
 1057              		.cfi_offset 4, -8
 1058              		.cfi_offset 14, -4
 1059              		.loc 1 134 3 view .LVU227
 1060 0004 094C     		ldr	r4, .L54
 1061 0006 0122     		movs	r2, #1
 1062 0008 2000     		movs	r0, r4
 1063 000a C901     		lsls	r1, r1, #7
 1064 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1065              	.LVL83:
 135:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(TX_EN_Port, TX_EN_Pin, GPIO_PIN_RESET);
 1066              		.loc 1 135 3 is_stmt 1 view .LVU228
 1067 0010 8021     		movs	r1, #128
 1068 0012 2000     		movs	r0, r4
 1069 0014 0022     		movs	r2, #0
 1070 0016 0902     		lsls	r1, r1, #8
 1071 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1072              	.LVL84:
 136:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(TRX_CE_Port, TRX_CE_Pin, GPIO_PIN_SET);
 1073              		.loc 1 136 3 view .LVU229
 1074 001c 8021     		movs	r1, #128
ARM GAS  /tmp/ccCqK1PE.s 			page 23


 1075 001e A020     		movs	r0, #160
 1076 0020 0122     		movs	r2, #1
 1077 0022 C900     		lsls	r1, r1, #3
 1078 0024 C005     		lsls	r0, r0, #23
 1079 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1080              	.LVL85:
 137:Core/Src/nrf905.c **** }
 1081              		.loc 1 137 1 is_stmt 0 view .LVU230
 1082              		@ sp needed
 1083 002a 10BD     		pop	{r4, pc}
 1084              	.L55:
 1085              		.align	2
 1086              	.L54:
 1087 002c 00080050 		.word	1342179328
 1088              		.cfi_endproc
 1089              	.LFE44:
 1091              		.section	.text.NRF905_Transmitter_Mode,"ax",%progbits
 1092              		.align	1
 1093              		.p2align 2,,3
 1094              		.global	NRF905_Transmitter_Mode
 1095              		.syntax unified
 1096              		.code	16
 1097              		.thumb_func
 1098              		.fpu softvfp
 1100              	NRF905_Transmitter_Mode:
 1101              	.LFB45:
 138:Core/Src/nrf905.c **** 
 139:Core/Src/nrf905.c **** void NRF905_Transmitter_Mode(void)
 140:Core/Src/nrf905.c **** {
 1102              		.loc 1 140 1 is_stmt 1 view -0
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 0
 1105              		@ frame_needed = 0, uses_anonymous_args = 0
 141:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(PWR_Port, PWR_Pin, GPIO_PIN_SET);
 1106              		.loc 1 141 3 view .LVU232
 1107 0000 8021     		movs	r1, #128
 140:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(PWR_Port, PWR_Pin, GPIO_PIN_SET);
 1108              		.loc 1 140 1 is_stmt 0 view .LVU233
 1109 0002 10B5     		push	{r4, lr}
 1110              	.LCFI23:
 1111              		.cfi_def_cfa_offset 8
 1112              		.cfi_offset 4, -8
 1113              		.cfi_offset 14, -4
 1114              		.loc 1 141 3 view .LVU234
 1115 0004 064C     		ldr	r4, .L57
 1116 0006 0122     		movs	r2, #1
 1117 0008 2000     		movs	r0, r4
 1118 000a C901     		lsls	r1, r1, #7
 1119 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1120              	.LVL86:
 142:Core/Src/nrf905.c ****   HAL_GPIO_WritePin(TX_EN_Port, TX_EN_Pin, GPIO_PIN_SET);
 1121              		.loc 1 142 3 is_stmt 1 view .LVU235
 1122 0010 8021     		movs	r1, #128
 1123 0012 0122     		movs	r2, #1
 1124 0014 2000     		movs	r0, r4
 1125 0016 0902     		lsls	r1, r1, #8
 1126 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/ccCqK1PE.s 			page 24


 1127              	.LVL87:
 143:Core/Src/nrf905.c **** }
 1128              		.loc 1 143 1 is_stmt 0 view .LVU236
 1129              		@ sp needed
 1130 001c 10BD     		pop	{r4, pc}
 1131              	.L58:
 1132 001e C046     		.align	2
 1133              	.L57:
 1134 0020 00080050 		.word	1342179328
 1135              		.cfi_endproc
 1136              	.LFE45:
 1138              		.comm	NRF905_Config_t,10,4
 1139              		.text
 1140              	.Letext0:
 1141              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1142              		.file 3 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 1143              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l031xx.h"
 1144              		.file 5 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 1145              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 1146              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 1147              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_spi.h"
 1148              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 1149              		.file 10 "Core/Inc/nrf905.h"
 1150              		.file 11 "Core/Inc/spi.h"
ARM GAS  /tmp/ccCqK1PE.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 nrf905.c
     /tmp/ccCqK1PE.s:16     .text.NRF905_ReadReg:0000000000000000 $t
     /tmp/ccCqK1PE.s:25     .text.NRF905_ReadReg:0000000000000000 NRF905_ReadReg
     /tmp/ccCqK1PE.s:111    .text.NRF905_ReadReg:0000000000000058 $d
     /tmp/ccCqK1PE.s:117    .text.NRF905_WriteReg:0000000000000000 $t
     /tmp/ccCqK1PE.s:125    .text.NRF905_WriteReg:0000000000000000 NRF905_WriteReg
     /tmp/ccCqK1PE.s:209    .text.NRF905_WriteReg:0000000000000054 $d
     /tmp/ccCqK1PE.s:215    .text.NRF905_ReadBuf:0000000000000000 $t
     /tmp/ccCqK1PE.s:223    .text.NRF905_ReadBuf:0000000000000000 NRF905_ReadBuf
     /tmp/ccCqK1PE.s:350    .text.NRF905_ReadBuf:0000000000000078 $d
     /tmp/ccCqK1PE.s:356    .text.NRF905_WriteBuf:0000000000000000 $t
     /tmp/ccCqK1PE.s:364    .text.NRF905_WriteBuf:0000000000000000 NRF905_WriteBuf
     /tmp/ccCqK1PE.s:476    .text.NRF905_WriteBuf:0000000000000068 $d
     /tmp/ccCqK1PE.s:482    .text.NRF905_Init:0000000000000000 $t
     /tmp/ccCqK1PE.s:490    .text.NRF905_Init:0000000000000000 NRF905_Init
     /tmp/ccCqK1PE.s:593    .text.NRF905_Init:0000000000000060 $d
     /tmp/ccCqK1PE.s:599    .text.WriteDataToSend:0000000000000000 $t
     /tmp/ccCqK1PE.s:607    .text.WriteDataToSend:0000000000000000 WriteDataToSend
     /tmp/ccCqK1PE.s:739    .text.WriteDataToSend:0000000000000094 $d
     /tmp/ccCqK1PE.s:745    .text.ReadReciveData:0000000000000000 $t
     /tmp/ccCqK1PE.s:753    .text.ReadReciveData:0000000000000000 ReadReciveData
     /tmp/ccCqK1PE.s:876    .text.ReadReciveData:0000000000000074 $d
     /tmp/ccCqK1PE.s:882    .text.NRF905_PowerOff:0000000000000000 $t
     /tmp/ccCqK1PE.s:890    .text.NRF905_PowerOff:0000000000000000 NRF905_PowerOff
     /tmp/ccCqK1PE.s:916    .text.NRF905_PowerOff:0000000000000010 $d
     /tmp/ccCqK1PE.s:921    .text.NRF905_ILDE_Mode:0000000000000000 $t
     /tmp/ccCqK1PE.s:929    .text.NRF905_ILDE_Mode:0000000000000000 NRF905_ILDE_Mode
     /tmp/ccCqK1PE.s:975    .text.NRF905_ILDE_Mode:0000000000000034 $d
     /tmp/ccCqK1PE.s:980    .text.NRF905_StartSend:0000000000000000 $t
     /tmp/ccCqK1PE.s:988    .text.NRF905_StartSend:0000000000000000 NRF905_StartSend
     /tmp/ccCqK1PE.s:1037   .text.NRF905_Reciver_Mode:0000000000000000 $t
     /tmp/ccCqK1PE.s:1045   .text.NRF905_Reciver_Mode:0000000000000000 NRF905_Reciver_Mode
     /tmp/ccCqK1PE.s:1087   .text.NRF905_Reciver_Mode:000000000000002c $d
     /tmp/ccCqK1PE.s:1092   .text.NRF905_Transmitter_Mode:0000000000000000 $t
     /tmp/ccCqK1PE.s:1100   .text.NRF905_Transmitter_Mode:0000000000000000 NRF905_Transmitter_Mode
     /tmp/ccCqK1PE.s:1134   .text.NRF905_Transmitter_Mode:0000000000000020 $d
                            *COM*:000000000000000a NRF905_Config_t

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_SPI_TransmitReceive
HAL_SPI_Receive
hspi1
HAL_SPI_Transmit
HAL_Delay
HAL_GPIO_ReadPin
