module top_onchip_memory2_0 (
		input  wire         clk,         //   clk1.clk
		input  wire [10:0]  address,     //     s1.address
		input  wire         clken,       //       .clken
		input  wire         chipselect,  //       .chipselect
		input  wire         write,       //       .write
		output wire [255:0] readdata,    //       .readdata
		input  wire [255:0] writedata,   //       .writedata
		input  wire [31:0]  byteenable,  //       .byteenable
		input  wire         reset,       // reset1.reset
		input  wire         reset_req,   //       .reset_req
		input  wire [10:0]  address2,    //     s2.address
		input  wire         chipselect2, //       .chipselect
		input  wire         clken2,      //       .clken
		input  wire         write2,      //       .write
		output wire [255:0] readdata2,   //       .readdata
		input  wire [255:0] writedata2,  //       .writedata
		input  wire [31:0]  byteenable2, //       .byteenable
		input  wire         clk2,        //   clk2.clk
		input  wire         reset2,      // reset2.reset
		input  wire         reset_req2   //       .reset_req
	);
endmodule

