;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SLT 721, 0
	SLT 721, 0
	SUB 12, @10
	SUB #72, @200
	SUB #72, @200
	SUB @-127, 100
	JMP -207, @-126
	SUB @-127, 100
	MOV @-127, 100
	JMP -207, @-120
	JMP -207, @-120
	MOV @-127, 100
	SUB 12, @10
	SUB @-127, 100
	SUB 12, @10
	SUB @-127, 100
	JMP -207, @-120
	ADD <-30, 9
	SPL -207, @-126
	SUB #12, @0
	SPL -30, -33
	JMP <121, 106
	CMP -207, <-120
	CMP @-127, 100
	SLT #12, @0
	CMP -207, <-120
	SUB -1, <-20
	CMP @121, 106
	SLT #12, @0
	SLT #12, @0
	CMP @121, 106
	SUB @121, 106
	CMP 12, @11
	CMP 12, @11
	JMP <-127, 100
	SLT <300, 790
	CMP -207, <-120
	CMP -207, <-120
	SPL @0, <332
	SPL 0, <332
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-126
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SLT 721, 0
