|MC68K
RS232_TxData <= OnChipM68xxIO:inst11.RS232_TxData
CLOCK_50 => ClockGen:inst7.refclk
Reset_L => inst13.IN0
Reset_L => DMAController:inst12.Reset_L
Reset_L => Dram:inst2.Reset_L
Reset_L => CanBus:inst5.Reset_L
Reset_L => Video_Controller800x480:inst1.Reset_L
Reset_L => OnChipIO:inst8.Reset_L
Reset_L => IIC_SPI_Interface:inst32.Reset_L
Reset_L => TraceExceptionGenerator:inst30.Reset
Reset_L => OnChipM68xxIO:inst11.Reset_L
DataBusOut[0] <= CPU_DMA_Mux:inst14.DataOut[0]
DataBusOut[1] <= CPU_DMA_Mux:inst14.DataOut[1]
DataBusOut[2] <= CPU_DMA_Mux:inst14.DataOut[2]
DataBusOut[3] <= CPU_DMA_Mux:inst14.DataOut[3]
DataBusOut[4] <= CPU_DMA_Mux:inst14.DataOut[4]
DataBusOut[5] <= CPU_DMA_Mux:inst14.DataOut[5]
DataBusOut[6] <= CPU_DMA_Mux:inst14.DataOut[6]
DataBusOut[7] <= CPU_DMA_Mux:inst14.DataOut[7]
DataBusOut[8] <= CPU_DMA_Mux:inst14.DataOut[8]
DataBusOut[9] <= CPU_DMA_Mux:inst14.DataOut[9]
DataBusOut[10] <= CPU_DMA_Mux:inst14.DataOut[10]
DataBusOut[11] <= CPU_DMA_Mux:inst14.DataOut[11]
DataBusOut[12] <= CPU_DMA_Mux:inst14.DataOut[12]
DataBusOut[13] <= CPU_DMA_Mux:inst14.DataOut[13]
DataBusOut[14] <= CPU_DMA_Mux:inst14.DataOut[14]
DataBusOut[15] <= CPU_DMA_Mux:inst14.DataOut[15]
DRAM_DQ[0] <> Dram:inst2.sdram_dq[0]
DRAM_DQ[1] <> Dram:inst2.sdram_dq[1]
DRAM_DQ[2] <> Dram:inst2.sdram_dq[2]
DRAM_DQ[3] <> Dram:inst2.sdram_dq[3]
DRAM_DQ[4] <> Dram:inst2.sdram_dq[4]
DRAM_DQ[5] <> Dram:inst2.sdram_dq[5]
DRAM_DQ[6] <> Dram:inst2.sdram_dq[6]
DRAM_DQ[7] <> Dram:inst2.sdram_dq[7]
DRAM_DQ[8] <> Dram:inst2.sdram_dq[8]
DRAM_DQ[9] <> Dram:inst2.sdram_dq[9]
DRAM_DQ[10] <> Dram:inst2.sdram_dq[10]
DRAM_DQ[11] <> Dram:inst2.sdram_dq[11]
DRAM_DQ[12] <> Dram:inst2.sdram_dq[12]
DRAM_DQ[13] <> Dram:inst2.sdram_dq[13]
DRAM_DQ[14] <> Dram:inst2.sdram_dq[14]
DRAM_DQ[15] <> Dram:inst2.sdram_dq[15]
Can0_RX => CanBus:inst5.Can0_RX
Can1_RX => CanBus:inst5.Can1_RX
SW[0] => OnChipIO:inst8.InPortA[0]
SW[1] => OnChipIO:inst8.InPortA[1]
SW[2] => OnChipIO:inst8.InPortA[2]
SW[3] => OnChipIO:inst8.InPortA[3]
SW[4] => OnChipIO:inst8.InPortA[4]
SW[5] => OnChipIO:inst8.InPortA[5]
SW[6] => OnChipIO:inst8.InPortA[6]
SW[7] => OnChipIO:inst8.InPortA[7]
SW[8] => inst9.IN0
SW[9] => OnChipIO:inst8.InPortB[1]
DataBusIn[0] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[1] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[2] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[3] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[4] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[5] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[6] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[7] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[8] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[9] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[10] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[11] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[12] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[13] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[14] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[15] <= DataBusIn.DB_MAX_OUTPUT_PORT_TYPE
miso_i => IIC_SPI_Interface:inst32.miso_i
SCL <> IIC_SPI_Interface:inst32.SCL_GPIO_0
SDA <> IIC_SPI_Interface:inst32.SDA_GPIO_0
TraceRequest_L => TraceExceptionGenerator:inst30.TraceRequest_L
IRQ2_L => InterruptPriorityEncoder:inst28.IRQ4_L
IRQ4_L => InterruptPriorityEncoder:inst28.IRQ2_L
RS232_RxData => OnChipM68xxIO:inst11.RS232_RxData
VGA_HS <= Video_Controller800x480:inst1.VGA_HS
VGA_VS <= Video_Controller800x480:inst1.VGA_VS
VGA_BLANK_N <= Video_Controller800x480:inst1.VGA_BLANK_N
VGA_SYNC_N <= <GND>
VGA_CLK <= Video_Controller800x480:inst1.VGA_CLK
DRAM_CLK <= Clock50Mhz.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= Dram:inst2.sdram_cke
DRAM_CS_N <= Dram:inst2.sdram_cs_n
DRAM_CAS_N <= Dram:inst2.sdram_cas_n
DRAM_RAS_N <= Dram:inst2.sdram_ras_n
DRAM_WE_N <= Dram:inst2.sdram_we_n
DRAM_UDQM <= Dram:inst2.sdram_dqm[1]
DRAM_LDQM <= Dram:inst2.sdram_dqm[0]
sck_o <= IIC_SPI_Interface:inst32.sck_o
mosi_o <= IIC_SPI_Interface:inst32.mosi_o
Can0_TX <= CanBus:inst5.Can0_TX
Can1_TX <= CanBus:inst5.Can1_TX
CPUClock <= Clock25Mhz.DB_MAX_OUTPUT_PORT_TYPE
Dtack_L <= Dtack_Generator_Verilog:inst21.DtackOut_L
RomSelect_H <= AddressDecoder_Verilog:inst20.OnChipRomSelect_H
RamSelect_H <= AddressDecoder_Verilog:inst20.OnChipRamSelect_H
DramRamSelect_H <= AddressDecoder_Verilog:inst20.DramSelect_H
IOSelect_H <= AddressDecoder_Verilog:inst20.IOSelect_H
GraphicsSelect_L <= AddressDecoder_Verilog:inst20.GraphicsCS_L
CanBusSelect_H <= AddressDecoder_Verilog:inst20.CanBusSelect_H
BG_L <= M68000CPU:inst17.BG_L
ResetOut <= Dram:inst2.ResetOut_L
DramDtack_L <= Dram:inst2.DramDtack_L
AS_L <= CPU_DMA_Mux:inst14.AS_L
UDS_L <= CPU_DMA_Mux:inst14.UDS_L
LDS_L <= CPU_DMA_Mux:inst14.LDS_L
RW <= CPU_DMA_Mux:inst14.RW
LCD_RS <= OnChipIO:inst8.LCD_RS
LCD_E <= OnChipIO:inst8.LCD_E
LCD_RW <= OnChipIO:inst8.LCD_RW
LCD_Contrast_DE1 <= <GND>
AddressBus[0] <= Address[0].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[1] <= Address[1].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[2] <= Address[2].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[3] <= Address[3].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[4] <= Address[4].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[5] <= Address[5].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[6] <= Address[6].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[7] <= Address[7].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[8] <= Address[8].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[9] <= Address[9].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[10] <= Address[10].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[11] <= Address[11].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[12] <= Address[12].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[13] <= Address[13].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[14] <= Address[14].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[15] <= Address[15].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[16] <= Address[16].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[17] <= Address[17].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[18] <= Address[18].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[19] <= Address[19].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[20] <= Address[20].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[21] <= Address[21].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[22] <= Address[22].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[23] <= Address[23].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[24] <= Address[24].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[25] <= Address[25].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[26] <= Address[26].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[27] <= Address[27].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[28] <= Address[28].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[29] <= Address[29].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[30] <= Address[30].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[31] <= Address[31].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[0] <= Dram:inst2.sdram_a[0]
DRAM_ADDR[1] <= Dram:inst2.sdram_a[1]
DRAM_ADDR[2] <= Dram:inst2.sdram_a[2]
DRAM_ADDR[3] <= Dram:inst2.sdram_a[3]
DRAM_ADDR[4] <= Dram:inst2.sdram_a[4]
DRAM_ADDR[5] <= Dram:inst2.sdram_a[5]
DRAM_ADDR[6] <= Dram:inst2.sdram_a[6]
DRAM_ADDR[7] <= Dram:inst2.sdram_a[7]
DRAM_ADDR[8] <= Dram:inst2.sdram_a[8]
DRAM_ADDR[9] <= Dram:inst2.sdram_a[9]
DRAM_ADDR[10] <= Dram:inst2.sdram_a[10]
DRAM_ADDR[11] <= Dram:inst2.sdram_a[11]
DRAM_ADDR[12] <= Dram:inst2.sdram_a[12]
DRAM_BA[0] <= Dram:inst2.sdram_ba[0]
DRAM_BA[1] <= Dram:inst2.sdram_ba[1]
DRAM_STATE[0] <= Dram:inst2.DramState[0]
DRAM_STATE[1] <= Dram:inst2.DramState[1]
DRAM_STATE[2] <= Dram:inst2.DramState[2]
DRAM_STATE[3] <= Dram:inst2.DramState[3]
DRAM_STATE[4] <= Dram:inst2.DramState[4]
HEX0[0] <= OnChipIO:inst8.HexDisplay0[0]
HEX0[1] <= OnChipIO:inst8.HexDisplay0[1]
HEX0[2] <= OnChipIO:inst8.HexDisplay0[2]
HEX0[3] <= OnChipIO:inst8.HexDisplay0[3]
HEX0[4] <= OnChipIO:inst8.HexDisplay0[4]
HEX0[5] <= OnChipIO:inst8.HexDisplay0[5]
HEX0[6] <= OnChipIO:inst8.HexDisplay0[6]
HEX1[0] <= OnChipIO:inst8.HexDisplay1[0]
HEX1[1] <= OnChipIO:inst8.HexDisplay1[1]
HEX1[2] <= OnChipIO:inst8.HexDisplay1[2]
HEX1[3] <= OnChipIO:inst8.HexDisplay1[3]
HEX1[4] <= OnChipIO:inst8.HexDisplay1[4]
HEX1[5] <= OnChipIO:inst8.HexDisplay1[5]
HEX1[6] <= OnChipIO:inst8.HexDisplay1[6]
HEX2[0] <= OnChipIO:inst8.HexDisplay2[0]
HEX2[1] <= OnChipIO:inst8.HexDisplay2[1]
HEX2[2] <= OnChipIO:inst8.HexDisplay2[2]
HEX2[3] <= OnChipIO:inst8.HexDisplay2[3]
HEX2[4] <= OnChipIO:inst8.HexDisplay2[4]
HEX2[5] <= OnChipIO:inst8.HexDisplay2[5]
HEX2[6] <= OnChipIO:inst8.HexDisplay2[6]
HEX3[0] <= OnChipIO:inst8.HexDisplay3[0]
HEX3[1] <= OnChipIO:inst8.HexDisplay3[1]
HEX3[2] <= OnChipIO:inst8.HexDisplay3[2]
HEX3[3] <= OnChipIO:inst8.HexDisplay3[3]
HEX3[4] <= OnChipIO:inst8.HexDisplay3[4]
HEX3[5] <= OnChipIO:inst8.HexDisplay3[5]
HEX3[6] <= OnChipIO:inst8.HexDisplay3[6]
HEX4[0] <= OnChipIO:inst8.HexDisplay4[0]
HEX4[1] <= OnChipIO:inst8.HexDisplay4[1]
HEX4[2] <= OnChipIO:inst8.HexDisplay4[2]
HEX4[3] <= OnChipIO:inst8.HexDisplay4[3]
HEX4[4] <= OnChipIO:inst8.HexDisplay4[4]
HEX4[5] <= OnChipIO:inst8.HexDisplay4[5]
HEX4[6] <= OnChipIO:inst8.HexDisplay4[6]
HEX5[0] <= OnChipIO:inst8.HexDisplay5[0]
HEX5[1] <= OnChipIO:inst8.HexDisplay5[1]
HEX5[2] <= OnChipIO:inst8.HexDisplay5[2]
HEX5[3] <= OnChipIO:inst8.HexDisplay5[3]
HEX5[4] <= OnChipIO:inst8.HexDisplay5[4]
HEX5[5] <= OnChipIO:inst8.HexDisplay5[5]
HEX5[6] <= OnChipIO:inst8.HexDisplay5[6]
LCD_Data[0] <= OnChipIO:inst8.LCD_DataOut[0]
LCD_Data[1] <= OnChipIO:inst8.LCD_DataOut[1]
LCD_Data[2] <= OnChipIO:inst8.LCD_DataOut[2]
LCD_Data[3] <= OnChipIO:inst8.LCD_DataOut[3]
LCD_Data[4] <= OnChipIO:inst8.LCD_DataOut[4]
LCD_Data[5] <= OnChipIO:inst8.LCD_DataOut[5]
LCD_Data[6] <= OnChipIO:inst8.LCD_DataOut[6]
LCD_Data[7] <= OnChipIO:inst8.LCD_DataOut[7]
LEDR[0] <= OnChipIO:inst8.OutPortA[0]
LEDR[1] <= OnChipIO:inst8.OutPortA[1]
LEDR[2] <= OnChipIO:inst8.OutPortA[2]
LEDR[3] <= OnChipIO:inst8.OutPortA[3]
LEDR[4] <= OnChipIO:inst8.OutPortA[4]
LEDR[5] <= OnChipIO:inst8.OutPortA[5]
LEDR[6] <= OnChipIO:inst8.OutPortA[6]
LEDR[7] <= OnChipIO:inst8.OutPortA[7]
LEDR[8] <= OutPortB[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= OutPortB[1].DB_MAX_OUTPUT_PORT_TYPE
SSN_O[0] <= IIC_SPI_Interface:inst32.SSN_O[0]
VGA_B[0] <= Video_Controller800x480:inst1.VGA_B[0]
VGA_B[1] <= Video_Controller800x480:inst1.VGA_B[1]
VGA_B[2] <= Video_Controller800x480:inst1.VGA_B[2]
VGA_B[3] <= Video_Controller800x480:inst1.VGA_B[3]
VGA_B[4] <= Video_Controller800x480:inst1.VGA_B[4]
VGA_B[5] <= Video_Controller800x480:inst1.VGA_B[5]
VGA_B[6] <= Video_Controller800x480:inst1.VGA_B[6]
VGA_B[7] <= Video_Controller800x480:inst1.VGA_B[7]
VGA_G[0] <= Video_Controller800x480:inst1.VGA_G[0]
VGA_G[1] <= Video_Controller800x480:inst1.VGA_G[1]
VGA_G[2] <= Video_Controller800x480:inst1.VGA_G[2]
VGA_G[3] <= Video_Controller800x480:inst1.VGA_G[3]
VGA_G[4] <= Video_Controller800x480:inst1.VGA_G[4]
VGA_G[5] <= Video_Controller800x480:inst1.VGA_G[5]
VGA_G[6] <= Video_Controller800x480:inst1.VGA_G[6]
VGA_G[7] <= Video_Controller800x480:inst1.VGA_G[7]
VGA_R[0] <= Video_Controller800x480:inst1.VGA_R[0]
VGA_R[1] <= Video_Controller800x480:inst1.VGA_R[1]
VGA_R[2] <= Video_Controller800x480:inst1.VGA_R[2]
VGA_R[3] <= Video_Controller800x480:inst1.VGA_R[3]
VGA_R[4] <= Video_Controller800x480:inst1.VGA_R[4]
VGA_R[5] <= Video_Controller800x480:inst1.VGA_R[5]
VGA_R[6] <= Video_Controller800x480:inst1.VGA_R[6]
VGA_R[7] <= Video_Controller800x480:inst1.VGA_R[7]


|MC68K|OnChipM68xxIO:inst11
RS232_TxData <= ACIA_6850:inst16.TxData
Clk => ACIA_6850:inst16.Clk
Clk => ACIA_BaudRate_Generator:inst1.Clk
Reset_L => inst18.IN0
Reset_L => ACIA_BaudRate_Generator:inst1.Reset_L
IOSelect => M68xxIODecoder:inst.IOSelect
UDS_L => M68xxIODecoder:inst.UDS_L
AS_L => M68xxIODecoder:inst.AS_L
Address[0] => M68xxIODecoder:inst.Address[0]
Address[1] => M68xxIODecoder:inst.Address[1]
Address[1] => ACIA_6850:inst16.RS
Address[2] => M68xxIODecoder:inst.Address[2]
Address[3] => M68xxIODecoder:inst.Address[3]
Address[4] => M68xxIODecoder:inst.Address[4]
Address[5] => M68xxIODecoder:inst.Address[5]
Address[6] => M68xxIODecoder:inst.Address[6]
Address[7] => M68xxIODecoder:inst.Address[7]
Address[8] => M68xxIODecoder:inst.Address[8]
Address[9] => M68xxIODecoder:inst.Address[9]
Address[10] => M68xxIODecoder:inst.Address[10]
Address[11] => M68xxIODecoder:inst.Address[11]
Address[12] => M68xxIODecoder:inst.Address[12]
Address[13] => M68xxIODecoder:inst.Address[13]
Address[14] => M68xxIODecoder:inst.Address[14]
Address[15] => M68xxIODecoder:inst.Address[15]
Address[16] => M68xxIODecoder:inst.Address[16]
Address[17] => M68xxIODecoder:inst.Address[17]
Address[18] => M68xxIODecoder:inst.Address[18]
Address[19] => M68xxIODecoder:inst.Address[19]
Address[20] => M68xxIODecoder:inst.Address[20]
Address[21] => M68xxIODecoder:inst.Address[21]
Address[22] => M68xxIODecoder:inst.Address[22]
Address[23] => M68xxIODecoder:inst.Address[23]
Address[24] => M68xxIODecoder:inst.Address[24]
Address[25] => M68xxIODecoder:inst.Address[25]
Address[26] => M68xxIODecoder:inst.Address[26]
Address[27] => M68xxIODecoder:inst.Address[27]
Address[28] => M68xxIODecoder:inst.Address[28]
Address[29] => M68xxIODecoder:inst.Address[29]
Address[30] => M68xxIODecoder:inst.Address[30]
Address[31] => M68xxIODecoder:inst.Address[31]
WE_L => ACIA_6850:inst16.Write_L
Clock_50Mhz => ACIA_BaudRate_Generator:inst1.Clk_50Mhz
DataIn[0] => ACIA_BaudRate_Generator:inst1.DataIn[0]
DataIn[0] => ACIA_6850:inst16.DataIn[0]
DataIn[1] => ACIA_BaudRate_Generator:inst1.DataIn[1]
DataIn[1] => ACIA_6850:inst16.DataIn[1]
DataIn[2] => ACIA_BaudRate_Generator:inst1.DataIn[2]
DataIn[2] => ACIA_6850:inst16.DataIn[2]
DataIn[3] => ACIA_6850:inst16.DataIn[3]
DataIn[4] => ACIA_6850:inst16.DataIn[4]
DataIn[5] => ACIA_6850:inst16.DataIn[5]
DataIn[6] => ACIA_6850:inst16.DataIn[6]
DataIn[7] => ACIA_6850:inst16.DataIn[7]
RS232_RxData => ACIA_6850:inst16.RxData
ACIA_IRQ <= ACIA_6850:inst16.IRQ_L
DataOut[0] <= ACIA_6850:inst16.DataOut[0]
DataOut[1] <= ACIA_6850:inst16.DataOut[1]
DataOut[2] <= ACIA_6850:inst16.DataOut[2]
DataOut[3] <= ACIA_6850:inst16.DataOut[3]
DataOut[4] <= ACIA_6850:inst16.DataOut[4]
DataOut[5] <= ACIA_6850:inst16.DataOut[5]
DataOut[6] <= ACIA_6850:inst16.DataOut[6]
DataOut[7] <= ACIA_6850:inst16.DataOut[7]


|MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16
Clk => ACIA_RX:RxDev.Clk
Clk => ACIA_TX:TxDev.Clk
Clk => ReadSR.CLK
Clk => WriteTR.CLK
Clk => ReadRR.CLK
Clk => TranReg[0].CLK
Clk => TranReg[1].CLK
Clk => TranReg[2].CLK
Clk => TranReg[3].CLK
Clk => TranReg[4].CLK
Clk => TranReg[5].CLK
Clk => TranReg[6].CLK
Clk => TranReg[7].CLK
Clk => CtrlReg[0].CLK
Clk => CtrlReg[1].CLK
Clk => CtrlReg[2].CLK
Clk => CtrlReg[3].CLK
Clk => CtrlReg[4].CLK
Clk => CtrlReg[5].CLK
Clk => CtrlReg[6].CLK
Clk => CtrlReg[7].CLK
Clk => StatReg[0].CLK
Clk => StatReg[1].CLK
Clk => StatReg[2].CLK
Clk => StatReg[3].CLK
Clk => StatReg[4].CLK
Clk => StatReg[5].CLK
Clk => StatReg[6].CLK
Clk => StatReg[7].CLK
Clk => Reset.CLK
Clk => DCDDel.CLK
Clk => DCDEdge.CLK
Clk => DCDInt.CLK
Clk => DCDState~4.DATAIN
Reset_H => Reset.PRESET
CS_H => ReadSR.OUTPUTSELECT
CS_H => WriteTR.OUTPUTSELECT
CS_H => ReadRR.OUTPUTSELECT
CS_H => ACIA_DataOut.IN0
CS_H => CtrlReg[7].ENA
CS_H => CtrlReg[6].ENA
CS_H => CtrlReg[5].ENA
CS_H => CtrlReg[4].ENA
CS_H => CtrlReg[3].ENA
CS_H => CtrlReg[2].ENA
CS_H => CtrlReg[1].ENA
CS_H => CtrlReg[0].ENA
CS_H => TranReg[7].ENA
CS_H => TranReg[6].ENA
CS_H => TranReg[5].ENA
CS_H => TranReg[4].ENA
CS_H => TranReg[3].ENA
CS_H => TranReg[2].ENA
CS_H => TranReg[1].ENA
CS_H => TranReg[0].ENA
Write_L => ReadSR.DATAB
Write_L => ReadRR.DATAA
Write_L => ACIA_DataOut.IN1
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => WriteTR.DATAA
IRQ_L <= StatReg[7].DB_MAX_OUTPUT_PORT_TYPE
RS => InternalDataOut[7].OUTPUTSELECT
RS => InternalDataOut[6].OUTPUTSELECT
RS => InternalDataOut[5].OUTPUTSELECT
RS => InternalDataOut[4].OUTPUTSELECT
RS => InternalDataOut[3].OUTPUTSELECT
RS => InternalDataOut[2].OUTPUTSELECT
RS => InternalDataOut[1].OUTPUTSELECT
RS => InternalDataOut[0].OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => ReadSR.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => WriteTR.OUTPUTSELECT
RS => ReadRR.OUTPUTSELECT
DataIn[0] => CtrlReg.DATAB
DataIn[0] => TranReg.DATAB
DataIn[1] => CtrlReg.DATAB
DataIn[1] => TranReg.DATAB
DataIn[2] => CtrlReg.DATAB
DataIn[2] => TranReg.DATAB
DataIn[3] => CtrlReg.DATAB
DataIn[3] => TranReg.DATAB
DataIn[4] => CtrlReg.DATAB
DataIn[4] => TranReg.DATAB
DataIn[5] => CtrlReg.DATAB
DataIn[5] => TranReg.DATAB
DataIn[6] => CtrlReg.DATAB
DataIn[6] => TranReg.DATAB
DataIn[7] => CtrlReg.DATAB
DataIn[7] => TranReg.DATAB
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
RxClock => ACIA_RX:RxDev.RxClk
TxClock => ACIA_TX:TxDev.TxClk
RxData => ACIA_RX:RxDev.RxDat
TxData <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DCD_L => RxRst.IN1
DCD_L => DCDEdge.IN1
DCD_L => DCDDel.DATAIN
CTS_L => StatReg[3].DATAIN
CTS_L => StatReg.IN1
RTS_L <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev
Clk => RxBitCount[0].CLK
Clk => RxBitCount[1].CLK
Clk => RxBitCount[2].CLK
Clk => RxAck.CLK
Clk => RxParity.CLK
Clk => RxDout[0]~reg0.CLK
Clk => RxDout[1]~reg0.CLK
Clk => RxDout[2]~reg0.CLK
Clk => RxDout[3]~reg0.CLK
Clk => RxDout[4]~reg0.CLK
Clk => RxDout[5]~reg0.CLK
Clk => RxDout[6]~reg0.CLK
Clk => RxDout[7]~reg0.CLK
Clk => RxShiftReg[0].CLK
Clk => RxShiftReg[1].CLK
Clk => RxShiftReg[2].CLK
Clk => RxShiftReg[3].CLK
Clk => RxShiftReg[4].CLK
Clk => RxShiftReg[5].CLK
Clk => RxShiftReg[6].CLK
Clk => RxShiftReg[7].CLK
Clk => RxPErr~reg0.CLK
Clk => RxOErr~reg0.CLK
Clk => RxFErr~reg0.CLK
Clk => RxReq.CLK
Clk => RxReady.CLK
Clk => RxClkEdge.CLK
Clk => RxClkDel.CLK
Clk => RxDatEdge.CLK
Clk => RxDatDel2.CLK
Clk => RxDatDel1.CLK
Clk => RxDatDel0.CLK
Clk => RxClkCnt[0].CLK
Clk => RxClkCnt[1].CLK
Clk => RxClkCnt[2].CLK
Clk => RxClkCnt[3].CLK
Clk => RxClkCnt[4].CLK
Clk => RxClkCnt[5].CLK
Clk => RxBdEdge.CLK
Clk => RxBdDel.CLK
Clk => RxState~5.DATAIN
RxRst => RxReq.ACLR
RxRst => RxReady.ACLR
RxRst => RxBitCount[0].ACLR
RxRst => RxBitCount[1].ACLR
RxRst => RxBitCount[2].ACLR
RxRst => RxAck.ACLR
RxRst => RxParity.ACLR
RxRst => RxDout[0]~reg0.ACLR
RxRst => RxDout[1]~reg0.ACLR
RxRst => RxDout[2]~reg0.ACLR
RxRst => RxDout[3]~reg0.ACLR
RxRst => RxDout[4]~reg0.ACLR
RxRst => RxDout[5]~reg0.ACLR
RxRst => RxDout[6]~reg0.ACLR
RxRst => RxDout[7]~reg0.ACLR
RxRst => RxShiftReg[0].ACLR
RxRst => RxShiftReg[1].ACLR
RxRst => RxShiftReg[2].ACLR
RxRst => RxShiftReg[3].ACLR
RxRst => RxShiftReg[4].ACLR
RxRst => RxShiftReg[5].ACLR
RxRst => RxShiftReg[6].ACLR
RxRst => RxShiftReg[7].ACLR
RxRst => RxPErr~reg0.ACLR
RxRst => RxOErr~reg0.ACLR
RxRst => RxFErr~reg0.ACLR
RxRst => RxBdEdge.ACLR
RxRst => RxBdDel.ACLR
RxRst => RxClkCnt[0].ACLR
RxRst => RxClkCnt[1].ACLR
RxRst => RxClkCnt[2].ACLR
RxRst => RxClkCnt[3].ACLR
RxRst => RxClkCnt[4].ACLR
RxRst => RxClkCnt[5].ACLR
RxRst => RxDatEdge.ACLR
RxRst => RxDatDel2.ACLR
RxRst => RxDatDel1.ACLR
RxRst => RxDatDel0.ACLR
RxRst => RxClkEdge.ACLR
RxRst => RxClkDel.ACLR
RxRst => RxState~7.DATAIN
RxRd => RxReady.OUTPUTSELECT
RxRd => RxReq.OUTPUTSELECT
WdFmt[0] => RxPErr.OUTPUTSELECT
WdFmt[1] => RxState.DATAA
WdFmt[1] => RxState.DATAA
WdFmt[2] => Selector11.IN2
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxState.OUTPUTSELECT
WdFmt[2] => RxState.OUTPUTSELECT
BdFmt[0] => Mux0.IN2
BdFmt[1] => Mux0.IN1
RxClk => RxClkEdge.IN1
RxClk => Mux0.IN3
RxClk => RxClkDel.DATAIN
RxDat => RxDatDel0.DATAIN
RxDat => RxDatEdge.IN1
RxFErr <= RxFErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxOErr <= RxOErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPErr <= RxPErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxRdy <= RxReady.DB_MAX_OUTPUT_PORT_TYPE
RxDout[0] <= RxDout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[1] <= RxDout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[2] <= RxDout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[3] <= RxDout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[4] <= RxDout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[5] <= RxDout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[6] <= RxDout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[7] <= RxDout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev
Clk => TxAck.CLK
Clk => TxBitCount[0].CLK
Clk => TxBitCount[1].CLK
Clk => TxBitCount[2].CLK
Clk => TxParity.CLK
Clk => TxShiftReg[0].CLK
Clk => TxShiftReg[1].CLK
Clk => TxShiftReg[2].CLK
Clk => TxShiftReg[3].CLK
Clk => TxShiftReg[4].CLK
Clk => TxShiftReg[5].CLK
Clk => TxShiftReg[6].CLK
Clk => TxShiftReg[7].CLK
Clk => TxDat~reg0.CLK
Clk => TxEmp~reg0.CLK
Clk => TxReq.CLK
Clk => TxClkEdge.CLK
Clk => TxClkDel.CLK
Clk => TxClkCnt[0].CLK
Clk => TxClkCnt[1].CLK
Clk => TxClkCnt[2].CLK
Clk => TxClkCnt[3].CLK
Clk => TxClkCnt[4].CLK
Clk => TxClkCnt[5].CLK
Clk => TxBdEdge.CLK
Clk => TxBdDel.CLK
Clk => TxState~6.DATAIN
TxRst => TxAck.ACLR
TxRst => TxBitCount[0].ACLR
TxRst => TxBitCount[1].ACLR
TxRst => TxBitCount[2].ACLR
TxRst => TxParity.ACLR
TxRst => TxShiftReg[0].ACLR
TxRst => TxShiftReg[1].ACLR
TxRst => TxShiftReg[2].ACLR
TxRst => TxShiftReg[3].ACLR
TxRst => TxShiftReg[4].ACLR
TxRst => TxShiftReg[5].ACLR
TxRst => TxShiftReg[6].ACLR
TxRst => TxShiftReg[7].ACLR
TxRst => TxDat~reg0.PRESET
TxRst => TxEmp~reg0.PRESET
TxRst => TxReq.ACLR
TxRst => TxBdEdge.ACLR
TxRst => TxBdDel.ACLR
TxRst => TxClkCnt[0].ACLR
TxRst => TxClkCnt[1].ACLR
TxRst => TxClkCnt[2].ACLR
TxRst => TxClkCnt[3].ACLR
TxRst => TxClkCnt[4].ACLR
TxRst => TxClkCnt[5].ACLR
TxRst => TxClkEdge.ACLR
TxRst => TxClkDel.ACLR
TxRst => TxState~8.DATAIN
TxWr => TxReq.OUTPUTSELECT
TxWr => TxEmp.OUTPUTSELECT
TxDin[0] => Selector14.IN1
TxDin[1] => Selector13.IN1
TxDin[2] => Selector12.IN1
TxDin[3] => Selector11.IN1
TxDin[4] => Selector10.IN1
TxDin[5] => Selector9.IN1
TxDin[6] => Selector8.IN1
TxDin[7] => Selector7.IN2
WdFmt[0] => TxState.DATAB
WdFmt[0] => TxDat.OUTPUTSELECT
WdFmt[0] => TxState.DATAB
WdFmt[1] => Selector2.IN4
WdFmt[1] => acia_tx_transmit.IN0
WdFmt[1] => Selector6.IN2
WdFmt[2] => acia_tx_transmit.IN1
WdFmt[2] => Selector18.IN2
BdFmt[0] => Mux0.IN2
BdFmt[1] => Mux0.IN1
TxClk => Mux0.IN3
TxClk => TxClkDel.DATAIN
TxClk => TxClkEdge.IN1
TxDat <= TxDat~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEmp <= TxEmp~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:inst11|M68xxIODecoder:inst
Address[0] => Equal1.IN7
Address[0] => Equal2.IN7
Address[0] => Equal3.IN7
Address[1] => Equal1.IN6
Address[1] => Equal2.IN6
Address[1] => Equal3.IN6
Address[2] => Equal1.IN5
Address[2] => Equal2.IN5
Address[2] => Equal3.IN5
Address[3] => Equal1.IN4
Address[3] => Equal2.IN4
Address[3] => Equal3.IN4
Address[4] => Equal0.IN55
Address[5] => Equal0.IN54
Address[6] => Equal0.IN53
Address[7] => Equal0.IN52
Address[8] => Equal0.IN51
Address[9] => Equal0.IN50
Address[10] => Equal0.IN49
Address[11] => Equal0.IN48
Address[12] => Equal0.IN47
Address[13] => Equal0.IN46
Address[14] => Equal0.IN45
Address[15] => Equal0.IN44
Address[16] => Equal0.IN43
Address[17] => Equal0.IN42
Address[18] => Equal0.IN41
Address[19] => Equal0.IN40
Address[20] => Equal0.IN39
Address[21] => Equal0.IN38
Address[22] => Equal0.IN37
Address[23] => Equal0.IN36
Address[24] => Equal0.IN35
Address[25] => Equal0.IN34
Address[26] => Equal0.IN33
Address[27] => Equal0.IN32
Address[28] => Equal0.IN31
Address[29] => Equal0.IN30
Address[30] => Equal0.IN29
Address[31] => Equal0.IN28
IOSelect => ACIA1_Port_Enable.OUTPUTSELECT
IOSelect => ACIA1_Baud_Enable.OUTPUTSELECT
UDS_L => process_0.IN1
AS_L => process_0.IN1
ACIA1_Port_Enable <= ACIA1_Port_Enable.DB_MAX_OUTPUT_PORT_TYPE
ACIA1_Baud_Enable <= ACIA1_Baud_Enable.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1
ACIA_Clock <= ACIA_Clock:inst20.ACIA_Clk
Clk_50Mhz => ACIA_Clock:inst20.Clk
Enable_H => Latch3Bit:inst1.Enable
Clk => Latch3Bit:inst1.Clk
Reset_L => Latch3Bit:inst1.Reset
DataIn[0] => Latch3Bit:inst1.DataIn[0]
DataIn[1] => Latch3Bit:inst1.DataIn[1]
DataIn[2] => Latch3Bit:inst1.DataIn[2]


|MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20
Clk => ACIA_Count[0].CLK
Clk => ACIA_Count[1].CLK
Clk => ACIA_Count[2].CLK
Clk => ACIA_Count[3].CLK
Clk => ACIA_Count[4].CLK
Clk => ACIA_Count[5].CLK
Clk => ACIA_Count[6].CLK
Clk => ACIA_Count[7].CLK
Clk => ACIA_Count[8].CLK
Clk => ACIA_Count[9].CLK
Clk => ACIA_Count[10].CLK
Clk => ACIA_Count[11].CLK
Clk => ACIA_Clk~reg0.CLK
ACIA_Clk <= ACIA_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
BaudRateSelect[0] => Equal0.IN5
BaudRateSelect[0] => Equal1.IN5
BaudRateSelect[0] => Equal2.IN5
BaudRateSelect[0] => Equal3.IN5
BaudRateSelect[0] => Equal4.IN5
BaudRateSelect[1] => Equal0.IN4
BaudRateSelect[1] => Equal1.IN4
BaudRateSelect[1] => Equal2.IN4
BaudRateSelect[1] => Equal3.IN4
BaudRateSelect[1] => Equal4.IN4
BaudRateSelect[2] => Equal0.IN3
BaudRateSelect[2] => Equal1.IN3
BaudRateSelect[2] => Equal2.IN3
BaudRateSelect[2] => Equal3.IN3
BaudRateSelect[2] => Equal4.IN3


|MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|ClockGen:inst7
refclk => ClockGen_0002:clockgen_inst.refclk
rst => ClockGen_0002:clockgen_inst.rst
outclk_0 <= ClockGen_0002:clockgen_inst.outclk_0
outclk_1 <= ClockGen_0002:clockgen_inst.outclk_1
outclk_2 <= ClockGen_0002:clockgen_inst.outclk_2
outclk_3 <= ClockGen_0002:clockgen_inst.outclk_3
locked <= ClockGen_0002:clockgen_inst.locked


|MC68K|ClockGen:inst7|ClockGen_0002:clockgen_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
outclk_3 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|MC68K|ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk => general[3].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
rst => general[3].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
outclk[3] <= general[3].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
cascade_out[3] <= <GND>
zdbfbclk <> <GND>


|MC68K|AddressDecoder_Verilog:inst20
Address[0] => LessThan0.IN64
Address[0] => LessThan1.IN64
Address[0] => LessThan2.IN64
Address[0] => LessThan3.IN64
Address[0] => LessThan4.IN64
Address[0] => LessThan5.IN64
Address[1] => LessThan0.IN63
Address[1] => LessThan1.IN63
Address[1] => LessThan2.IN63
Address[1] => LessThan3.IN63
Address[1] => LessThan4.IN63
Address[1] => LessThan5.IN63
Address[2] => LessThan0.IN62
Address[2] => LessThan1.IN62
Address[2] => LessThan2.IN62
Address[2] => LessThan3.IN62
Address[2] => LessThan4.IN62
Address[2] => LessThan5.IN62
Address[3] => LessThan0.IN61
Address[3] => LessThan1.IN61
Address[3] => LessThan2.IN61
Address[3] => LessThan3.IN61
Address[3] => LessThan4.IN61
Address[3] => LessThan5.IN61
Address[4] => LessThan0.IN60
Address[4] => LessThan1.IN60
Address[4] => LessThan2.IN60
Address[4] => LessThan3.IN60
Address[4] => LessThan4.IN60
Address[4] => LessThan5.IN60
Address[5] => LessThan0.IN59
Address[5] => LessThan1.IN59
Address[5] => LessThan2.IN59
Address[5] => LessThan3.IN59
Address[5] => LessThan4.IN59
Address[5] => LessThan5.IN59
Address[6] => LessThan0.IN58
Address[6] => LessThan1.IN58
Address[6] => LessThan2.IN58
Address[6] => LessThan3.IN58
Address[6] => LessThan4.IN58
Address[6] => LessThan5.IN58
Address[7] => LessThan0.IN57
Address[7] => LessThan1.IN57
Address[7] => LessThan2.IN57
Address[7] => LessThan3.IN57
Address[7] => LessThan4.IN57
Address[7] => LessThan5.IN57
Address[8] => LessThan0.IN56
Address[8] => LessThan1.IN56
Address[8] => LessThan2.IN56
Address[8] => LessThan3.IN56
Address[8] => LessThan4.IN56
Address[8] => LessThan5.IN56
Address[9] => LessThan0.IN55
Address[9] => LessThan1.IN55
Address[9] => LessThan2.IN55
Address[9] => LessThan3.IN55
Address[9] => LessThan4.IN55
Address[9] => LessThan5.IN55
Address[10] => LessThan0.IN54
Address[10] => LessThan1.IN54
Address[10] => LessThan2.IN54
Address[10] => LessThan3.IN54
Address[10] => LessThan4.IN54
Address[10] => LessThan5.IN54
Address[11] => LessThan0.IN53
Address[11] => LessThan1.IN53
Address[11] => LessThan2.IN53
Address[11] => LessThan3.IN53
Address[11] => LessThan4.IN53
Address[11] => LessThan5.IN53
Address[12] => LessThan0.IN52
Address[12] => LessThan1.IN52
Address[12] => LessThan2.IN52
Address[12] => LessThan3.IN52
Address[12] => LessThan4.IN52
Address[12] => LessThan5.IN52
Address[13] => LessThan0.IN51
Address[13] => LessThan1.IN51
Address[13] => LessThan2.IN51
Address[13] => LessThan3.IN51
Address[13] => LessThan4.IN51
Address[13] => LessThan5.IN51
Address[14] => LessThan0.IN50
Address[14] => LessThan1.IN50
Address[14] => LessThan2.IN50
Address[14] => LessThan3.IN50
Address[14] => LessThan4.IN50
Address[14] => LessThan5.IN50
Address[15] => LessThan0.IN49
Address[15] => LessThan1.IN49
Address[15] => LessThan2.IN49
Address[15] => LessThan3.IN49
Address[15] => LessThan4.IN49
Address[15] => LessThan5.IN49
Address[15] => Equal0.IN16
Address[16] => LessThan0.IN48
Address[16] => LessThan1.IN48
Address[16] => LessThan2.IN48
Address[16] => LessThan3.IN48
Address[16] => LessThan4.IN48
Address[16] => LessThan5.IN48
Address[16] => Equal0.IN15
Address[16] => Equal1.IN15
Address[17] => LessThan0.IN47
Address[17] => LessThan1.IN47
Address[17] => LessThan2.IN47
Address[17] => LessThan3.IN47
Address[17] => LessThan4.IN47
Address[17] => LessThan5.IN47
Address[17] => Equal0.IN14
Address[17] => Equal1.IN14
Address[18] => LessThan0.IN46
Address[18] => LessThan1.IN46
Address[18] => LessThan2.IN46
Address[18] => LessThan3.IN46
Address[18] => LessThan4.IN46
Address[18] => LessThan5.IN46
Address[18] => Equal0.IN13
Address[18] => Equal1.IN13
Address[19] => LessThan0.IN45
Address[19] => LessThan1.IN45
Address[19] => LessThan2.IN45
Address[19] => LessThan3.IN45
Address[19] => LessThan4.IN45
Address[19] => LessThan5.IN45
Address[19] => Equal0.IN12
Address[19] => Equal1.IN12
Address[20] => LessThan0.IN44
Address[20] => LessThan1.IN44
Address[20] => LessThan2.IN44
Address[20] => LessThan3.IN44
Address[20] => LessThan4.IN44
Address[20] => LessThan5.IN44
Address[20] => Equal0.IN11
Address[20] => Equal1.IN11
Address[21] => LessThan0.IN43
Address[21] => LessThan1.IN43
Address[21] => LessThan2.IN43
Address[21] => LessThan3.IN43
Address[21] => LessThan4.IN43
Address[21] => LessThan5.IN43
Address[21] => Equal0.IN10
Address[21] => Equal1.IN10
Address[22] => LessThan0.IN42
Address[22] => LessThan1.IN42
Address[22] => LessThan2.IN42
Address[22] => LessThan3.IN42
Address[22] => LessThan4.IN42
Address[22] => LessThan5.IN42
Address[22] => Equal0.IN9
Address[22] => Equal1.IN0
Address[23] => LessThan0.IN41
Address[23] => LessThan1.IN41
Address[23] => LessThan2.IN41
Address[23] => LessThan3.IN41
Address[23] => LessThan4.IN41
Address[23] => LessThan5.IN41
Address[23] => Equal0.IN8
Address[23] => Equal1.IN9
Address[24] => LessThan0.IN40
Address[24] => LessThan1.IN40
Address[24] => LessThan2.IN40
Address[24] => LessThan3.IN40
Address[24] => LessThan4.IN40
Address[24] => LessThan5.IN40
Address[24] => Equal0.IN7
Address[24] => Equal1.IN8
Address[25] => LessThan0.IN39
Address[25] => LessThan1.IN39
Address[25] => LessThan2.IN39
Address[25] => LessThan3.IN39
Address[25] => LessThan4.IN39
Address[25] => LessThan5.IN39
Address[25] => Equal0.IN6
Address[25] => Equal1.IN7
Address[26] => LessThan0.IN38
Address[26] => LessThan1.IN38
Address[26] => LessThan2.IN38
Address[26] => LessThan3.IN38
Address[26] => LessThan4.IN38
Address[26] => LessThan5.IN38
Address[26] => Equal0.IN5
Address[26] => Equal1.IN6
Address[27] => LessThan0.IN37
Address[27] => LessThan1.IN37
Address[27] => LessThan2.IN37
Address[27] => LessThan3.IN37
Address[27] => LessThan4.IN37
Address[27] => LessThan5.IN37
Address[27] => Equal0.IN4
Address[27] => Equal1.IN5
Address[28] => LessThan0.IN36
Address[28] => LessThan1.IN36
Address[28] => LessThan2.IN36
Address[28] => LessThan3.IN36
Address[28] => LessThan4.IN36
Address[28] => LessThan5.IN36
Address[28] => Equal0.IN3
Address[28] => Equal1.IN4
Address[29] => LessThan0.IN35
Address[29] => LessThan1.IN35
Address[29] => LessThan2.IN35
Address[29] => LessThan3.IN35
Address[29] => LessThan4.IN35
Address[29] => LessThan5.IN35
Address[29] => Equal0.IN2
Address[29] => Equal1.IN3
Address[30] => LessThan0.IN34
Address[30] => LessThan1.IN34
Address[30] => LessThan2.IN34
Address[30] => LessThan3.IN34
Address[30] => LessThan4.IN34
Address[30] => LessThan5.IN34
Address[30] => Equal0.IN1
Address[30] => Equal1.IN2
Address[31] => LessThan0.IN33
Address[31] => LessThan1.IN33
Address[31] => LessThan2.IN33
Address[31] => LessThan3.IN33
Address[31] => LessThan4.IN33
Address[31] => LessThan5.IN33
Address[31] => Equal0.IN0
Address[31] => Equal1.IN1
OnChipRomSelect_H <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
OnChipRamSelect_H <= always0.DB_MAX_OUTPUT_PORT_TYPE
DramSelect_H <= always0.DB_MAX_OUTPUT_PORT_TYPE
IOSelect_H <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
DMASelect_L <= <VCC>
GraphicsCS_L <= <VCC>
OffBoardMemory_H <= <GND>
CanBusSelect_H <= always0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CPU_DMA_Mux:inst14
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => AS_L.OUTPUTSELECT
CPU_DMA_Select => RW.OUTPUTSELECT
CPU_DMA_Select => UDS_L.OUTPUTSELECT
CPU_DMA_Select => LDS_L.OUTPUTSELECT
DMA_Address[0] => AddressOut.DATAA
DMA_Address[1] => AddressOut.DATAA
DMA_Address[2] => AddressOut.DATAA
DMA_Address[3] => AddressOut.DATAA
DMA_Address[4] => AddressOut.DATAA
DMA_Address[5] => AddressOut.DATAA
DMA_Address[6] => AddressOut.DATAA
DMA_Address[7] => AddressOut.DATAA
DMA_Address[8] => AddressOut.DATAA
DMA_Address[9] => AddressOut.DATAA
DMA_Address[10] => AddressOut.DATAA
DMA_Address[11] => AddressOut.DATAA
DMA_Address[12] => AddressOut.DATAA
DMA_Address[13] => AddressOut.DATAA
DMA_Address[14] => AddressOut.DATAA
DMA_Address[15] => AddressOut.DATAA
DMA_Address[16] => AddressOut.DATAA
DMA_Address[17] => AddressOut.DATAA
DMA_Address[18] => AddressOut.DATAA
DMA_Address[19] => AddressOut.DATAA
DMA_Address[20] => AddressOut.DATAA
DMA_Address[21] => AddressOut.DATAA
DMA_Address[22] => AddressOut.DATAA
DMA_Address[23] => AddressOut.DATAA
DMA_Address[24] => AddressOut.DATAA
DMA_Address[25] => AddressOut.DATAA
DMA_Address[26] => AddressOut.DATAA
DMA_Address[27] => AddressOut.DATAA
DMA_Address[28] => AddressOut.DATAA
DMA_Address[29] => AddressOut.DATAA
DMA_Address[30] => AddressOut.DATAA
DMA_Address[31] => AddressOut.DATAA
DMA_DataBusOut[0] => DataOut.DATAA
DMA_DataBusOut[1] => DataOut.DATAA
DMA_DataBusOut[2] => DataOut.DATAA
DMA_DataBusOut[3] => DataOut.DATAA
DMA_DataBusOut[4] => DataOut.DATAA
DMA_DataBusOut[5] => DataOut.DATAA
DMA_DataBusOut[6] => DataOut.DATAA
DMA_DataBusOut[7] => DataOut.DATAA
DMA_DataBusOut[8] => DataOut.DATAA
DMA_DataBusOut[9] => DataOut.DATAA
DMA_DataBusOut[10] => DataOut.DATAA
DMA_DataBusOut[11] => DataOut.DATAA
DMA_DataBusOut[12] => DataOut.DATAA
DMA_DataBusOut[13] => DataOut.DATAA
DMA_DataBusOut[14] => DataOut.DATAA
DMA_DataBusOut[15] => DataOut.DATAA
DMA_AS_L => AS_L.DATAA
DMA_RW => RW.DATAA
DMA_UDS_L => UDS_L.DATAA
DMA_LDS_L => LDS_L.DATAA
CPU_Address[0] => AddressOut.DATAB
CPU_Address[1] => AddressOut.DATAB
CPU_Address[2] => AddressOut.DATAB
CPU_Address[3] => AddressOut.DATAB
CPU_Address[4] => AddressOut.DATAB
CPU_Address[5] => AddressOut.DATAB
CPU_Address[6] => AddressOut.DATAB
CPU_Address[7] => AddressOut.DATAB
CPU_Address[8] => AddressOut.DATAB
CPU_Address[9] => AddressOut.DATAB
CPU_Address[10] => AddressOut.DATAB
CPU_Address[11] => AddressOut.DATAB
CPU_Address[12] => AddressOut.DATAB
CPU_Address[13] => AddressOut.DATAB
CPU_Address[14] => AddressOut.DATAB
CPU_Address[15] => AddressOut.DATAB
CPU_Address[16] => AddressOut.DATAB
CPU_Address[17] => AddressOut.DATAB
CPU_Address[18] => AddressOut.DATAB
CPU_Address[19] => AddressOut.DATAB
CPU_Address[20] => AddressOut.DATAB
CPU_Address[21] => AddressOut.DATAB
CPU_Address[22] => AddressOut.DATAB
CPU_Address[23] => AddressOut.DATAB
CPU_Address[24] => AddressOut.DATAB
CPU_Address[25] => AddressOut.DATAB
CPU_Address[26] => AddressOut.DATAB
CPU_Address[27] => AddressOut.DATAB
CPU_Address[28] => AddressOut.DATAB
CPU_Address[29] => AddressOut.DATAB
CPU_Address[30] => AddressOut.DATAB
CPU_Address[31] => AddressOut.DATAB
CPU_DataBusOut[0] => DataOut.DATAB
CPU_DataBusOut[1] => DataOut.DATAB
CPU_DataBusOut[2] => DataOut.DATAB
CPU_DataBusOut[3] => DataOut.DATAB
CPU_DataBusOut[4] => DataOut.DATAB
CPU_DataBusOut[5] => DataOut.DATAB
CPU_DataBusOut[6] => DataOut.DATAB
CPU_DataBusOut[7] => DataOut.DATAB
CPU_DataBusOut[8] => DataOut.DATAB
CPU_DataBusOut[9] => DataOut.DATAB
CPU_DataBusOut[10] => DataOut.DATAB
CPU_DataBusOut[11] => DataOut.DATAB
CPU_DataBusOut[12] => DataOut.DATAB
CPU_DataBusOut[13] => DataOut.DATAB
CPU_DataBusOut[14] => DataOut.DATAB
CPU_DataBusOut[15] => DataOut.DATAB
CPU_AS_L => AS_L.DATAB
CPU_UDS_L => UDS_L.DATAB
CPU_LDS_L => LDS_L.DATAB
CPU_RW => RW.DATAB
AddressOut[0] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[1] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[2] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[3] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[4] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[5] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[6] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[7] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[8] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[9] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[10] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[11] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[12] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[13] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[14] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[15] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[16] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[17] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[18] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[19] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[20] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[21] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[22] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[23] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[24] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[25] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[26] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[27] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[28] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[29] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[30] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[31] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
AS_L <= AS_L.DB_MAX_OUTPUT_PORT_TYPE
UDS_L <= UDS_L.DB_MAX_OUTPUT_PORT_TYPE
LDS_L <= LDS_L.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|DMAController:inst12
BR_L <= <VCC>
BGACK_L <= <VCC>
DMA_UDS_L <= <GND>
DMA_LDS_L <= <GND>
DMA_RW <= <GND>
DMA_AS_L <= <GND>
DMA_Address[0] <= <GND>
DMA_Address[1] <= <GND>
DMA_Address[2] <= <GND>
DMA_Address[3] <= <GND>
DMA_Address[4] <= <GND>
DMA_Address[5] <= <GND>
DMA_Address[6] <= <GND>
DMA_Address[7] <= <GND>
DMA_Address[8] <= <GND>
DMA_Address[9] <= <GND>
DMA_Address[10] <= <GND>
DMA_Address[11] <= <GND>
DMA_Address[12] <= <GND>
DMA_Address[13] <= <GND>
DMA_Address[14] <= <GND>
DMA_Address[15] <= <GND>
DMA_Address[16] <= <GND>
DMA_Address[17] <= <GND>
DMA_Address[18] <= <GND>
DMA_Address[19] <= <GND>
DMA_Address[20] <= <GND>
DMA_Address[21] <= <GND>
DMA_Address[22] <= <GND>
DMA_Address[23] <= <GND>
DMA_Address[24] <= <GND>
DMA_Address[25] <= <GND>
DMA_Address[26] <= <GND>
DMA_Address[27] <= <GND>
DMA_Address[28] <= <GND>
DMA_Address[29] <= <GND>
DMA_Address[30] <= <GND>
DMA_Address[31] <= <GND>
DMA_DataOut[0] <= <GND>
DMA_DataOut[1] <= <GND>
DMA_DataOut[2] <= <GND>
DMA_DataOut[3] <= <GND>
DMA_DataOut[4] <= <GND>
DMA_DataOut[5] <= <GND>
DMA_DataOut[6] <= <GND>
DMA_DataOut[7] <= <GND>
DMA_DataOut[8] <= <GND>
DMA_DataOut[9] <= <GND>
DMA_DataOut[10] <= <GND>
DMA_DataOut[11] <= <GND>
DMA_DataOut[12] <= <GND>
DMA_DataOut[13] <= <GND>
DMA_DataOut[14] <= <GND>
DMA_DataOut[15] <= <GND>
Clock => ~NO_FANOUT~
Reset_L => ~NO_FANOUT~
CS_L => ~NO_FANOUT~
UDS_IN_L => ~NO_FANOUT~
LDS_IN_L => ~NO_FANOUT~
RW_IN => ~NO_FANOUT~
BG_L => ~NO_FANOUT~
Dtack_IN_L => ~NO_FANOUT~
AS_L => ~NO_FANOUT~
AddressIn[0] => ~NO_FANOUT~
AddressIn[1] => ~NO_FANOUT~
AddressIn[2] => ~NO_FANOUT~
AddressIn[3] => ~NO_FANOUT~
AddressIn[4] => ~NO_FANOUT~
AddressIn[5] => ~NO_FANOUT~
AddressIn[6] => ~NO_FANOUT~
AddressIn[7] => ~NO_FANOUT~
AddressIn[8] => ~NO_FANOUT~
AddressIn[9] => ~NO_FANOUT~
AddressIn[10] => ~NO_FANOUT~
AddressIn[11] => ~NO_FANOUT~
AddressIn[12] => ~NO_FANOUT~
AddressIn[13] => ~NO_FANOUT~
AddressIn[14] => ~NO_FANOUT~
AddressIn[15] => ~NO_FANOUT~
AddressIn[16] => ~NO_FANOUT~
AddressIn[17] => ~NO_FANOUT~
AddressIn[18] => ~NO_FANOUT~
AddressIn[19] => ~NO_FANOUT~
AddressIn[20] => ~NO_FANOUT~
AddressIn[21] => ~NO_FANOUT~
AddressIn[22] => ~NO_FANOUT~
AddressIn[23] => ~NO_FANOUT~
AddressIn[24] => ~NO_FANOUT~
AddressIn[25] => ~NO_FANOUT~
AddressIn[26] => ~NO_FANOUT~
AddressIn[27] => ~NO_FANOUT~
AddressIn[28] => ~NO_FANOUT~
AddressIn[29] => ~NO_FANOUT~
AddressIn[30] => ~NO_FANOUT~
AddressIn[31] => ~NO_FANOUT~
DataInFromCPU[0] => ~NO_FANOUT~
DataInFromCPU[1] => ~NO_FANOUT~
DataInFromCPU[2] => ~NO_FANOUT~
DataInFromCPU[3] => ~NO_FANOUT~
DataInFromCPU[4] => ~NO_FANOUT~
DataInFromCPU[5] => ~NO_FANOUT~
DataInFromCPU[6] => ~NO_FANOUT~
DataInFromCPU[7] => ~NO_FANOUT~
DataInFromCPU[8] => ~NO_FANOUT~
DataInFromCPU[9] => ~NO_FANOUT~
DataInFromCPU[10] => ~NO_FANOUT~
DataInFromCPU[11] => ~NO_FANOUT~
DataInFromCPU[12] => ~NO_FANOUT~
DataInFromCPU[13] => ~NO_FANOUT~
DataInFromCPU[14] => ~NO_FANOUT~
DataInFromCPU[15] => ~NO_FANOUT~
DataInFromMemory[0] => ~NO_FANOUT~
DataInFromMemory[1] => ~NO_FANOUT~
DataInFromMemory[2] => ~NO_FANOUT~
DataInFromMemory[3] => ~NO_FANOUT~
DataInFromMemory[4] => ~NO_FANOUT~
DataInFromMemory[5] => ~NO_FANOUT~
DataInFromMemory[6] => ~NO_FANOUT~
DataInFromMemory[7] => ~NO_FANOUT~
DataInFromMemory[8] => ~NO_FANOUT~
DataInFromMemory[9] => ~NO_FANOUT~
DataInFromMemory[10] => ~NO_FANOUT~
DataInFromMemory[11] => ~NO_FANOUT~
DataInFromMemory[12] => ~NO_FANOUT~
DataInFromMemory[13] => ~NO_FANOUT~
DataInFromMemory[14] => ~NO_FANOUT~
DataInFromMemory[15] => ~NO_FANOUT~


|MC68K|Dtack_Generator_Verilog:inst21
AS_L => DtackOut_L.OUTPUTSELECT
DramSelect_H => DtackOut_L.OUTPUTSELECT
DramDtack_L => DtackOut_L.DATAB
CanBusSelect_H => DtackOut_L.OUTPUTSELECT
CanBusDtack_L => DtackOut_L.DATAB
DtackOut_L <= DtackOut_L.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Dram:inst2
sdram_cke <= M68kDramController_Verilog:inst1.SDram_CKE_H
Clock50Mhz_Inverted => M68kDramController_Verilog:inst1.Clock
Reset_L => M68kDramController_Verilog:inst1.Reset_L
UDS_L => M68kDramController_Verilog:inst1.UDS_L
UDS_L => sdram_dqm[1].DATAIN
LDS_L => M68kDramController_Verilog:inst1.LDS_L
LDS_L => sdram_dqm[0].DATAIN
DramSelect_H => inst39.IN0
DramSelect_H => inst32.IN1
WE_L => M68kDramController_Verilog:inst1.WE_L
WE_L => inst32.IN0
AS_L => M68kDramController_Verilog:inst1.AS_L
Address[0] => M68kDramController_Verilog:inst1.Address[0]
Address[1] => M68kDramController_Verilog:inst1.Address[1]
Address[2] => M68kDramController_Verilog:inst1.Address[2]
Address[3] => M68kDramController_Verilog:inst1.Address[3]
Address[4] => M68kDramController_Verilog:inst1.Address[4]
Address[5] => M68kDramController_Verilog:inst1.Address[5]
Address[6] => M68kDramController_Verilog:inst1.Address[6]
Address[7] => M68kDramController_Verilog:inst1.Address[7]
Address[8] => M68kDramController_Verilog:inst1.Address[8]
Address[9] => M68kDramController_Verilog:inst1.Address[9]
Address[10] => M68kDramController_Verilog:inst1.Address[10]
Address[11] => M68kDramController_Verilog:inst1.Address[11]
Address[12] => M68kDramController_Verilog:inst1.Address[12]
Address[13] => M68kDramController_Verilog:inst1.Address[13]
Address[14] => M68kDramController_Verilog:inst1.Address[14]
Address[15] => M68kDramController_Verilog:inst1.Address[15]
Address[16] => M68kDramController_Verilog:inst1.Address[16]
Address[17] => M68kDramController_Verilog:inst1.Address[17]
Address[18] => M68kDramController_Verilog:inst1.Address[18]
Address[19] => M68kDramController_Verilog:inst1.Address[19]
Address[20] => M68kDramController_Verilog:inst1.Address[20]
Address[21] => M68kDramController_Verilog:inst1.Address[21]
Address[22] => M68kDramController_Verilog:inst1.Address[22]
Address[23] => M68kDramController_Verilog:inst1.Address[23]
Address[24] => M68kDramController_Verilog:inst1.Address[24]
Address[25] => M68kDramController_Verilog:inst1.Address[25]
Address[26] => M68kDramController_Verilog:inst1.Address[26]
Address[27] => M68kDramController_Verilog:inst1.Address[27]
Address[28] => M68kDramController_Verilog:inst1.Address[28]
Address[29] => M68kDramController_Verilog:inst1.Address[29]
Address[30] => M68kDramController_Verilog:inst1.Address[30]
Address[31] => M68kDramController_Verilog:inst1.Address[31]
DataIn[0] => M68kDramController_Verilog:inst1.DataIn[0]
DataIn[1] => M68kDramController_Verilog:inst1.DataIn[1]
DataIn[2] => M68kDramController_Verilog:inst1.DataIn[2]
DataIn[3] => M68kDramController_Verilog:inst1.DataIn[3]
DataIn[4] => M68kDramController_Verilog:inst1.DataIn[4]
DataIn[5] => M68kDramController_Verilog:inst1.DataIn[5]
DataIn[6] => M68kDramController_Verilog:inst1.DataIn[6]
DataIn[7] => M68kDramController_Verilog:inst1.DataIn[7]
DataIn[8] => M68kDramController_Verilog:inst1.DataIn[8]
DataIn[9] => M68kDramController_Verilog:inst1.DataIn[9]
DataIn[10] => M68kDramController_Verilog:inst1.DataIn[10]
DataIn[11] => M68kDramController_Verilog:inst1.DataIn[11]
DataIn[12] => M68kDramController_Verilog:inst1.DataIn[12]
DataIn[13] => M68kDramController_Verilog:inst1.DataIn[13]
DataIn[14] => M68kDramController_Verilog:inst1.DataIn[14]
DataIn[15] => M68kDramController_Verilog:inst1.DataIn[15]
sdram_dq[0] <> M68kDramController_Verilog:inst1.SDram_DQ[0]
sdram_dq[1] <> M68kDramController_Verilog:inst1.SDram_DQ[1]
sdram_dq[2] <> M68kDramController_Verilog:inst1.SDram_DQ[2]
sdram_dq[3] <> M68kDramController_Verilog:inst1.SDram_DQ[3]
sdram_dq[4] <> M68kDramController_Verilog:inst1.SDram_DQ[4]
sdram_dq[5] <> M68kDramController_Verilog:inst1.SDram_DQ[5]
sdram_dq[6] <> M68kDramController_Verilog:inst1.SDram_DQ[6]
sdram_dq[7] <> M68kDramController_Verilog:inst1.SDram_DQ[7]
sdram_dq[8] <> M68kDramController_Verilog:inst1.SDram_DQ[8]
sdram_dq[9] <> M68kDramController_Verilog:inst1.SDram_DQ[9]
sdram_dq[10] <> M68kDramController_Verilog:inst1.SDram_DQ[10]
sdram_dq[11] <> M68kDramController_Verilog:inst1.SDram_DQ[11]
sdram_dq[12] <> M68kDramController_Verilog:inst1.SDram_DQ[12]
sdram_dq[13] <> M68kDramController_Verilog:inst1.SDram_DQ[13]
sdram_dq[14] <> M68kDramController_Verilog:inst1.SDram_DQ[14]
sdram_dq[15] <> M68kDramController_Verilog:inst1.SDram_DQ[15]
sdram_cs_n <= M68kDramController_Verilog:inst1.SDram_CS_L
sdram_ras_n <= M68kDramController_Verilog:inst1.SDram_RAS_L
sdram_cas_n <= M68kDramController_Verilog:inst1.SDram_CAS_L
sdram_we_n <= M68kDramController_Verilog:inst1.SDram_WE_L
ResetOut_L <= M68kDramController_Verilog:inst1.ResetOut_L
DramDtack_L <= M68kDramController_Verilog:inst1.Dtack_L
DataOut[0] <= lpm_bustri0:inst2.tridata[0]
DataOut[1] <= lpm_bustri0:inst2.tridata[1]
DataOut[2] <= lpm_bustri0:inst2.tridata[2]
DataOut[3] <= lpm_bustri0:inst2.tridata[3]
DataOut[4] <= lpm_bustri0:inst2.tridata[4]
DataOut[5] <= lpm_bustri0:inst2.tridata[5]
DataOut[6] <= lpm_bustri0:inst2.tridata[6]
DataOut[7] <= lpm_bustri0:inst2.tridata[7]
DataOut[8] <= lpm_bustri0:inst2.tridata[8]
DataOut[9] <= lpm_bustri0:inst2.tridata[9]
DataOut[10] <= lpm_bustri0:inst2.tridata[10]
DataOut[11] <= lpm_bustri0:inst2.tridata[11]
DataOut[12] <= lpm_bustri0:inst2.tridata[12]
DataOut[13] <= lpm_bustri0:inst2.tridata[13]
DataOut[14] <= lpm_bustri0:inst2.tridata[14]
DataOut[15] <= lpm_bustri0:inst2.tridata[15]
DramState[0] <= M68kDramController_Verilog:inst1.DramState[0]
DramState[1] <= M68kDramController_Verilog:inst1.DramState[1]
DramState[2] <= M68kDramController_Verilog:inst1.DramState[2]
DramState[3] <= M68kDramController_Verilog:inst1.DramState[3]
DramState[4] <= M68kDramController_Verilog:inst1.DramState[4]
sdram_a[0] <= M68kDramController_Verilog:inst1.SDram_Addr[0]
sdram_a[1] <= M68kDramController_Verilog:inst1.SDram_Addr[1]
sdram_a[2] <= M68kDramController_Verilog:inst1.SDram_Addr[2]
sdram_a[3] <= M68kDramController_Verilog:inst1.SDram_Addr[3]
sdram_a[4] <= M68kDramController_Verilog:inst1.SDram_Addr[4]
sdram_a[5] <= M68kDramController_Verilog:inst1.SDram_Addr[5]
sdram_a[6] <= M68kDramController_Verilog:inst1.SDram_Addr[6]
sdram_a[7] <= M68kDramController_Verilog:inst1.SDram_Addr[7]
sdram_a[8] <= M68kDramController_Verilog:inst1.SDram_Addr[8]
sdram_a[9] <= M68kDramController_Verilog:inst1.SDram_Addr[9]
sdram_a[10] <= M68kDramController_Verilog:inst1.SDram_Addr[10]
sdram_a[11] <= M68kDramController_Verilog:inst1.SDram_Addr[11]
sdram_a[12] <= M68kDramController_Verilog:inst1.SDram_Addr[12]
sdram_ba[0] <= M68kDramController_Verilog:inst1.SDram_BA[0]
sdram_ba[1] <= M68kDramController_Verilog:inst1.SDram_BA[1]
sdram_dqm[0] <= LDS_L.DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[1] <= UDS_L.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Dram:inst2|M68kDramController_Verilog:inst1
Clock => idle_flag.CLK
Clock => NOP_num[0].CLK
Clock => NOP_num[1].CLK
Clock => NOP_num[2].CLK
Clock => Refresh_count[0].CLK
Clock => Refresh_count[1].CLK
Clock => Refresh_count[2].CLK
Clock => Refresh_count[3].CLK
Clock => Refresh_count[4].CLK
Clock => NOP_count[0].CLK
Clock => NOP_count[1].CLK
Clock => NOP_count[2].CLK
Clock => DramState[0]~reg0.CLK
Clock => DramState[1]~reg0.CLK
Clock => DramState[2]~reg0.CLK
Clock => DramState[3]~reg0.CLK
Clock => DramState[4]~reg0.CLK
Clock => SDram_DQ[0]~reg0.CLK
Clock => SDram_DQ[0]~en.CLK
Clock => SDram_DQ[1]~reg0.CLK
Clock => SDram_DQ[1]~en.CLK
Clock => SDram_DQ[2]~reg0.CLK
Clock => SDram_DQ[2]~en.CLK
Clock => SDram_DQ[3]~reg0.CLK
Clock => SDram_DQ[3]~en.CLK
Clock => SDram_DQ[4]~reg0.CLK
Clock => SDram_DQ[4]~en.CLK
Clock => SDram_DQ[5]~reg0.CLK
Clock => SDram_DQ[5]~en.CLK
Clock => SDram_DQ[6]~reg0.CLK
Clock => SDram_DQ[6]~en.CLK
Clock => SDram_DQ[7]~reg0.CLK
Clock => SDram_DQ[7]~en.CLK
Clock => SDram_DQ[8]~reg0.CLK
Clock => SDram_DQ[8]~en.CLK
Clock => SDram_DQ[9]~reg0.CLK
Clock => SDram_DQ[9]~en.CLK
Clock => SDram_DQ[10]~reg0.CLK
Clock => SDram_DQ[10]~en.CLK
Clock => SDram_DQ[11]~reg0.CLK
Clock => SDram_DQ[11]~en.CLK
Clock => SDram_DQ[12]~reg0.CLK
Clock => SDram_DQ[12]~en.CLK
Clock => SDram_DQ[13]~reg0.CLK
Clock => SDram_DQ[13]~en.CLK
Clock => SDram_DQ[14]~reg0.CLK
Clock => SDram_DQ[14]~en.CLK
Clock => SDram_DQ[15]~reg0.CLK
Clock => SDram_DQ[15]~en.CLK
Clock => Dtack_L~reg0.CLK
Clock => SDram_BA[0]~reg0.CLK
Clock => SDram_BA[1]~reg0.CLK
Clock => SDram_Addr[0]~reg0.CLK
Clock => SDram_Addr[1]~reg0.CLK
Clock => SDram_Addr[2]~reg0.CLK
Clock => SDram_Addr[3]~reg0.CLK
Clock => SDram_Addr[4]~reg0.CLK
Clock => SDram_Addr[5]~reg0.CLK
Clock => SDram_Addr[6]~reg0.CLK
Clock => SDram_Addr[7]~reg0.CLK
Clock => SDram_Addr[8]~reg0.CLK
Clock => SDram_Addr[9]~reg0.CLK
Clock => SDram_Addr[10]~reg0.CLK
Clock => SDram_Addr[11]~reg0.CLK
Clock => SDram_Addr[12]~reg0.CLK
Clock => SDram_WE_L~reg0.CLK
Clock => SDram_CAS_L~reg0.CLK
Clock => SDram_RAS_L~reg0.CLK
Clock => SDram_CS_L~reg0.CLK
Clock => SDram_CKE_H~reg0.CLK
Clock => RefreshTimer[0].CLK
Clock => RefreshTimer[1].CLK
Clock => RefreshTimer[2].CLK
Clock => RefreshTimer[3].CLK
Clock => RefreshTimer[4].CLK
Clock => RefreshTimer[5].CLK
Clock => RefreshTimer[6].CLK
Clock => RefreshTimer[7].CLK
Clock => RefreshTimer[8].CLK
Clock => RefreshTimer[9].CLK
Clock => RefreshTimer[10].CLK
Clock => RefreshTimer[11].CLK
Clock => RefreshTimer[12].CLK
Clock => RefreshTimer[13].CLK
Clock => RefreshTimer[14].CLK
Clock => RefreshTimer[15].CLK
Clock => Timer[0].CLK
Clock => Timer[1].CLK
Clock => Timer[2].CLK
Clock => Timer[3].CLK
Clock => Timer[4].CLK
Clock => Timer[5].CLK
Clock => Timer[6].CLK
Clock => Timer[7].CLK
Clock => Timer[8].CLK
Clock => Timer[9].CLK
Clock => Timer[10].CLK
Clock => Timer[11].CLK
Clock => Timer[12].CLK
Clock => Timer[13].CLK
Clock => Timer[14].CLK
Clock => Timer[15].CLK
Clock => StateAfterNOP~1.DATAIN
Clock => CurrentState~1.DATAIN
Clock => DataOut[0]~reg0.CLK
Clock => DataOut[1]~reg0.CLK
Clock => DataOut[2]~reg0.CLK
Clock => DataOut[3]~reg0.CLK
Clock => DataOut[4]~reg0.CLK
Clock => DataOut[5]~reg0.CLK
Clock => DataOut[6]~reg0.CLK
Clock => DataOut[7]~reg0.CLK
Clock => DataOut[8]~reg0.CLK
Clock => DataOut[9]~reg0.CLK
Clock => DataOut[10]~reg0.CLK
Clock => DataOut[11]~reg0.CLK
Clock => DataOut[12]~reg0.CLK
Clock => DataOut[13]~reg0.CLK
Clock => DataOut[14]~reg0.CLK
Clock => DataOut[15]~reg0.CLK
Reset_L => StateAfterNOP.autorefresh_opt_ref.OUTPUTSELECT
Reset_L => StateAfterNOP.request_timeout.OUTPUTSELECT
Reset_L => StateAfterNOP.ModeRegister_opt.OUTPUTSELECT
Reset_L => StateAfterNOP.Refresh_opt.OUTPUTSELECT
Reset_L => CurrentState~3.DATAIN
Reset_L => SDram_CKE_H~reg0.ENA
Reset_L => SDram_CS_L~reg0.ENA
Reset_L => SDram_RAS_L~reg0.ENA
Reset_L => SDram_CAS_L~reg0.ENA
Reset_L => SDram_WE_L~reg0.ENA
Reset_L => SDram_Addr[12]~reg0.ENA
Reset_L => SDram_Addr[11]~reg0.ENA
Reset_L => SDram_Addr[10]~reg0.ENA
Reset_L => SDram_Addr[9]~reg0.ENA
Reset_L => SDram_Addr[8]~reg0.ENA
Reset_L => SDram_Addr[7]~reg0.ENA
Reset_L => SDram_Addr[6]~reg0.ENA
Reset_L => SDram_Addr[5]~reg0.ENA
Reset_L => SDram_Addr[4]~reg0.ENA
Reset_L => SDram_Addr[3]~reg0.ENA
Reset_L => SDram_Addr[2]~reg0.ENA
Reset_L => SDram_Addr[1]~reg0.ENA
Reset_L => SDram_Addr[0]~reg0.ENA
Reset_L => SDram_BA[1]~reg0.ENA
Reset_L => SDram_BA[0]~reg0.ENA
Reset_L => Dtack_L~reg0.ENA
Reset_L => SDram_DQ[15]~reg0.ENA
Reset_L => SDram_DQ[14]~reg0.ENA
Reset_L => SDram_DQ[13]~reg0.ENA
Reset_L => SDram_DQ[12]~reg0.ENA
Reset_L => SDram_DQ[11]~reg0.ENA
Reset_L => SDram_DQ[10]~reg0.ENA
Reset_L => SDram_DQ[9]~reg0.ENA
Reset_L => SDram_DQ[8]~reg0.ENA
Reset_L => SDram_DQ[7]~reg0.ENA
Reset_L => SDram_DQ[6]~reg0.ENA
Reset_L => SDram_DQ[5]~reg0.ENA
Reset_L => SDram_DQ[4]~reg0.ENA
Reset_L => SDram_DQ[3]~reg0.ENA
Reset_L => SDram_DQ[2]~reg0.ENA
Reset_L => SDram_DQ[1]~reg0.ENA
Reset_L => SDram_DQ[0]~reg0.ENA
Reset_L => DramState[4]~reg0.ENA
Reset_L => DramState[3]~reg0.ENA
Reset_L => DramState[2]~reg0.ENA
Reset_L => DramState[1]~reg0.ENA
Reset_L => DramState[0]~reg0.ENA
Reset_L => NOP_count[2].ENA
Reset_L => NOP_count[1].ENA
Reset_L => NOP_count[0].ENA
Reset_L => Refresh_count[4].ENA
Reset_L => Refresh_count[3].ENA
Reset_L => Refresh_count[2].ENA
Reset_L => Refresh_count[1].ENA
Reset_L => Refresh_count[0].ENA
Reset_L => NOP_num[2].ENA
Reset_L => NOP_num[1].ENA
Reset_L => NOP_num[0].ENA
Reset_L => idle_flag.ENA
Reset_L => SDram_DQ[0]~en.ENA
Reset_L => SDram_DQ[1]~en.ENA
Reset_L => SDram_DQ[2]~en.ENA
Reset_L => SDram_DQ[3]~en.ENA
Reset_L => SDram_DQ[4]~en.ENA
Reset_L => SDram_DQ[5]~en.ENA
Reset_L => SDram_DQ[6]~en.ENA
Reset_L => SDram_DQ[7]~en.ENA
Reset_L => SDram_DQ[8]~en.ENA
Reset_L => SDram_DQ[9]~en.ENA
Reset_L => SDram_DQ[10]~en.ENA
Reset_L => SDram_DQ[11]~en.ENA
Reset_L => SDram_DQ[12]~en.ENA
Reset_L => SDram_DQ[13]~en.ENA
Reset_L => SDram_DQ[14]~en.ENA
Reset_L => SDram_DQ[15]~en.ENA
Address[0] => ~NO_FANOUT~
Address[1] => DramAddress.DATAB
Address[1] => DramAddress.DATAB
Address[2] => DramAddress.DATAB
Address[2] => DramAddress.DATAB
Address[3] => DramAddress.DATAB
Address[3] => DramAddress.DATAB
Address[4] => DramAddress.DATAB
Address[4] => DramAddress.DATAB
Address[5] => DramAddress.DATAB
Address[5] => DramAddress.DATAB
Address[6] => DramAddress.DATAB
Address[6] => DramAddress.DATAB
Address[7] => DramAddress.DATAB
Address[7] => DramAddress.DATAB
Address[8] => DramAddress.DATAB
Address[8] => DramAddress.DATAB
Address[9] => DramAddress.DATAB
Address[9] => DramAddress.DATAB
Address[10] => DramAddress.DATAB
Address[10] => DramAddress.DATAB
Address[11] => DramAddress.DATAB
Address[12] => DramAddress.DATAB
Address[13] => DramAddress.DATAB
Address[14] => DramAddress.DATAB
Address[15] => DramAddress.DATAB
Address[16] => DramAddress.DATAB
Address[17] => DramAddress.DATAB
Address[18] => DramAddress.DATAB
Address[19] => DramAddress.DATAB
Address[20] => DramAddress.DATAB
Address[21] => DramAddress.DATAB
Address[22] => DramAddress.DATAB
Address[23] => DramAddress.DATAB
Address[24] => BankAddress.DATAB
Address[24] => BankAddress.DATAB
Address[24] => BankAddress.DATAB
Address[25] => BankAddress.DATAB
Address[25] => BankAddress.DATAB
Address[25] => BankAddress.DATAB
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
DataIn[0] => SDramWriteData.DATAB
DataIn[0] => SDramWriteData.DATAB
DataIn[1] => SDramWriteData.DATAB
DataIn[1] => SDramWriteData.DATAB
DataIn[2] => SDramWriteData.DATAB
DataIn[2] => SDramWriteData.DATAB
DataIn[3] => SDramWriteData.DATAB
DataIn[3] => SDramWriteData.DATAB
DataIn[4] => SDramWriteData.DATAB
DataIn[4] => SDramWriteData.DATAB
DataIn[5] => SDramWriteData.DATAB
DataIn[5] => SDramWriteData.DATAB
DataIn[6] => SDramWriteData.DATAB
DataIn[6] => SDramWriteData.DATAB
DataIn[7] => SDramWriteData.DATAB
DataIn[7] => SDramWriteData.DATAB
DataIn[8] => SDramWriteData.DATAB
DataIn[8] => SDramWriteData.DATAB
DataIn[9] => SDramWriteData.DATAB
DataIn[9] => SDramWriteData.DATAB
DataIn[10] => SDramWriteData.DATAB
DataIn[10] => SDramWriteData.DATAB
DataIn[11] => SDramWriteData.DATAB
DataIn[11] => SDramWriteData.DATAB
DataIn[12] => SDramWriteData.DATAB
DataIn[12] => SDramWriteData.DATAB
DataIn[13] => SDramWriteData.DATAB
DataIn[13] => SDramWriteData.DATAB
DataIn[14] => SDramWriteData.DATAB
DataIn[14] => SDramWriteData.DATAB
DataIn[15] => SDramWriteData.DATAB
DataIn[15] => SDramWriteData.DATAB
UDS_L => always6.IN0
LDS_L => always6.IN1
DramSelect_L => always6.IN0
WE_L => NextState.DATAB
WE_L => NextState.DATAB
AS_L => always6.IN1
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_CKE_H <= SDram_CKE_H~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_CS_L <= SDram_CS_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_RAS_L <= SDram_RAS_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_CAS_L <= SDram_CAS_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_WE_L <= SDram_WE_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[0] <= SDram_Addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[1] <= SDram_Addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[2] <= SDram_Addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[3] <= SDram_Addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[4] <= SDram_Addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[5] <= SDram_Addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[6] <= SDram_Addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[7] <= SDram_Addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[8] <= SDram_Addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[9] <= SDram_Addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[10] <= SDram_Addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[11] <= SDram_Addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_Addr[12] <= SDram_Addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_BA[0] <= SDram_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_BA[1] <= SDram_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDram_DQ[0] <> SDram_DQ[0]
SDram_DQ[1] <> SDram_DQ[1]
SDram_DQ[2] <> SDram_DQ[2]
SDram_DQ[3] <> SDram_DQ[3]
SDram_DQ[4] <> SDram_DQ[4]
SDram_DQ[5] <> SDram_DQ[5]
SDram_DQ[6] <> SDram_DQ[6]
SDram_DQ[7] <> SDram_DQ[7]
SDram_DQ[8] <> SDram_DQ[8]
SDram_DQ[9] <> SDram_DQ[9]
SDram_DQ[10] <> SDram_DQ[10]
SDram_DQ[11] <> SDram_DQ[11]
SDram_DQ[12] <> SDram_DQ[12]
SDram_DQ[13] <> SDram_DQ[13]
SDram_DQ[14] <> SDram_DQ[14]
SDram_DQ[15] <> SDram_DQ[15]
Dtack_L <= Dtack_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResetOut_L <= CPUReset_L.DB_MAX_OUTPUT_PORT_TYPE
DramState[0] <= DramState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DramState[1] <= DramState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DramState[2] <= DramState[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DramState[3] <= DramState[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DramState[4] <= DramState[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Dram:inst2|lpm_bustri0:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5
CanBusDtack_L <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Clk => can_top:inst1.wb_clk_i
Clk => can_top:inst1.clk_i
Clk => can_top:inst2.wb_clk_i
Clk => can_top:inst2.clk_i
Reset_L => inst10.IN0
AS_L => inst9.IN0
AS_L => CanBusDecoder:inst8.AS_L
CanBusSelect_H => CanBusDecoder:inst8.CanBusSelect_H
Address[0] => CanBusDecoder:inst8.Address[0]
Address[1] => CanBusDecoder:inst8.Address[1]
Address[1] => can_top:inst1.wb_adr_i[0]
Address[1] => can_top:inst2.wb_adr_i[0]
Address[2] => CanBusDecoder:inst8.Address[2]
Address[2] => can_top:inst1.wb_adr_i[1]
Address[2] => can_top:inst2.wb_adr_i[1]
Address[3] => CanBusDecoder:inst8.Address[3]
Address[3] => can_top:inst1.wb_adr_i[2]
Address[3] => can_top:inst2.wb_adr_i[2]
Address[4] => CanBusDecoder:inst8.Address[4]
Address[4] => can_top:inst1.wb_adr_i[3]
Address[4] => can_top:inst2.wb_adr_i[3]
Address[5] => CanBusDecoder:inst8.Address[5]
Address[5] => can_top:inst1.wb_adr_i[4]
Address[5] => can_top:inst2.wb_adr_i[4]
Address[6] => CanBusDecoder:inst8.Address[6]
Address[6] => can_top:inst1.wb_adr_i[5]
Address[6] => can_top:inst2.wb_adr_i[5]
Address[7] => CanBusDecoder:inst8.Address[7]
Address[7] => can_top:inst1.wb_adr_i[6]
Address[7] => can_top:inst2.wb_adr_i[6]
Address[8] => CanBusDecoder:inst8.Address[8]
Address[8] => can_top:inst1.wb_adr_i[7]
Address[8] => can_top:inst2.wb_adr_i[7]
Address[9] => CanBusDecoder:inst8.Address[9]
Address[10] => CanBusDecoder:inst8.Address[10]
Address[11] => CanBusDecoder:inst8.Address[11]
Address[12] => CanBusDecoder:inst8.Address[12]
Address[13] => CanBusDecoder:inst8.Address[13]
Address[14] => CanBusDecoder:inst8.Address[14]
Address[15] => CanBusDecoder:inst8.Address[15]
Address[16] => CanBusDecoder:inst8.Address[16]
Address[17] => CanBusDecoder:inst8.Address[17]
Address[18] => CanBusDecoder:inst8.Address[18]
Address[19] => CanBusDecoder:inst8.Address[19]
Address[20] => CanBusDecoder:inst8.Address[20]
Address[21] => CanBusDecoder:inst8.Address[21]
Address[22] => CanBusDecoder:inst8.Address[22]
Address[23] => CanBusDecoder:inst8.Address[23]
Address[24] => CanBusDecoder:inst8.Address[24]
Address[25] => CanBusDecoder:inst8.Address[25]
Address[26] => CanBusDecoder:inst8.Address[26]
Address[27] => CanBusDecoder:inst8.Address[27]
Address[28] => CanBusDecoder:inst8.Address[28]
Address[29] => CanBusDecoder:inst8.Address[29]
Address[30] => CanBusDecoder:inst8.Address[30]
Address[31] => CanBusDecoder:inst8.Address[31]
WE_L => inst11.IN0
WE_L => inst6.IN1
WE_L => inst7.IN1
Can0_RX => can_top:inst1.rx_i
DataIn[0] => can_top:inst1.wb_dat_i[0]
DataIn[0] => can_top:inst2.wb_dat_i[0]
DataIn[1] => can_top:inst1.wb_dat_i[1]
DataIn[1] => can_top:inst2.wb_dat_i[1]
DataIn[2] => can_top:inst1.wb_dat_i[2]
DataIn[2] => can_top:inst2.wb_dat_i[2]
DataIn[3] => can_top:inst1.wb_dat_i[3]
DataIn[3] => can_top:inst2.wb_dat_i[3]
DataIn[4] => can_top:inst1.wb_dat_i[4]
DataIn[4] => can_top:inst2.wb_dat_i[4]
DataIn[5] => can_top:inst1.wb_dat_i[5]
DataIn[5] => can_top:inst2.wb_dat_i[5]
DataIn[6] => can_top:inst1.wb_dat_i[6]
DataIn[6] => can_top:inst2.wb_dat_i[6]
DataIn[7] => can_top:inst1.wb_dat_i[7]
DataIn[7] => can_top:inst2.wb_dat_i[7]
Can1_RX => can_top:inst2.rx_i
Can0_TX <= can_top:inst1.tx_o
Can0_bus_off_on <= can_top:inst1.bus_off_on
Can0_IRQ <= can_top:inst1.irq_on
Can1_bus_off_on2 <= can_top:inst2.bus_off_on
Can1_IRQ3 <= can_top:inst2.irq_on
Can1_TX <= can_top:inst2.tx_o
DataOut[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1
wb_clk_i => wb_ack_o~reg0.CLK
wb_clk_i => cs_ack3.CLK
wb_clk_i => cs_ack2.CLK
wb_clk_i => cs_ack1.CLK
wb_rst_i => rst.IN3
wb_dat_i[0] => data_in[0].IN2
wb_dat_i[1] => data_in[1].IN2
wb_dat_i[2] => data_in[2].IN2
wb_dat_i[3] => data_in[3].IN2
wb_dat_i[4] => data_in[4].IN2
wb_dat_i[5] => data_in[5].IN2
wb_dat_i[6] => data_in[6].IN2
wb_dat_i[7] => data_in[7].IN2
wb_dat_o[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
wb_cyc_i => cs_sync1.IN0
wb_stb_i => cs_sync1.IN1
wb_we_i => we.IN1
wb_adr_i[0] => addr[0].IN2
wb_adr_i[1] => addr[1].IN2
wb_adr_i[2] => addr[2].IN2
wb_adr_i[3] => addr[3].IN2
wb_adr_i[4] => addr[4].IN2
wb_adr_i[5] => addr[5].IN2
wb_adr_i[6] => addr[6].IN2
wb_adr_i[7] => addr[7].IN2
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_i => clk_i.IN3
rx_i => rx_sync_tmp.DATAIN
tx_o <= tx_o.DB_MAX_OUTPUT_PORT_TYPE
bus_off_on <= can_bsp:i_can_bsp.bus_off_on
irq_on <= can_registers:i_can_registers.irq_n
clkout_o <= can_registers:i_can_registers.clkout


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers
clk => clk.IN35
rst => rst.IN11
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => read.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => we_rx_err_cnt.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => we_rx_err_cnt.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => read.IN1
addr[0] => Mux0.IN48
addr[0] => Mux1.IN49
addr[0] => Mux2.IN49
addr[0] => Mux3.IN48
addr[0] => Mux4.IN43
addr[0] => Mux5.IN43
addr[0] => Mux6.IN43
addr[0] => Mux7.IN43
addr[0] => Equal0.IN7
addr[0] => Equal1.IN0
addr[0] => Equal2.IN7
addr[0] => Equal3.IN2
addr[0] => Equal4.IN4
addr[0] => Equal5.IN1
addr[0] => Equal6.IN2
addr[0] => Equal7.IN7
addr[0] => Equal8.IN7
addr[0] => Equal9.IN7
addr[0] => Equal10.IN1
addr[0] => Equal11.IN7
addr[0] => Equal12.IN7
addr[0] => Equal13.IN7
addr[0] => Equal14.IN2
addr[0] => Equal15.IN1
addr[0] => Equal16.IN7
addr[0] => Equal17.IN7
addr[0] => Equal18.IN2
addr[0] => Equal19.IN2
addr[0] => Equal20.IN7
addr[0] => Equal21.IN7
addr[0] => Equal22.IN3
addr[0] => Equal23.IN2
addr[0] => Equal24.IN7
addr[0] => Equal25.IN7
addr[0] => Equal26.IN1
addr[0] => Equal27.IN3
addr[0] => Equal28.IN7
addr[0] => Equal29.IN7
addr[0] => Equal30.IN2
addr[0] => Equal31.IN2
addr[0] => Equal32.IN7
addr[0] => Equal33.IN3
addr[0] => Equal34.IN7
addr[0] => Equal35.IN7
addr[0] => Equal36.IN2
addr[0] => Equal37.IN7
addr[0] => Equal38.IN3
addr[0] => Equal39.IN1
addr[0] => Equal40.IN7
addr[0] => Equal41.IN2
addr[0] => Equal42.IN2
addr[0] => Equal43.IN7
addr[0] => Equal44.IN3
addr[1] => Mux0.IN47
addr[1] => Mux1.IN48
addr[1] => Mux2.IN48
addr[1] => Mux3.IN47
addr[1] => Mux4.IN42
addr[1] => Mux5.IN42
addr[1] => Mux6.IN42
addr[1] => Mux7.IN42
addr[1] => Equal0.IN6
addr[1] => Equal1.IN7
addr[1] => Equal2.IN1
addr[1] => Equal3.IN1
addr[1] => Equal4.IN3
addr[1] => Equal5.IN0
addr[1] => Equal6.IN1
addr[1] => Equal7.IN6
addr[1] => Equal8.IN6
addr[1] => Equal9.IN6
addr[1] => Equal10.IN7
addr[1] => Equal11.IN6
addr[1] => Equal12.IN1
addr[1] => Equal13.IN6
addr[1] => Equal14.IN1
addr[1] => Equal15.IN7
addr[1] => Equal16.IN6
addr[1] => Equal17.IN1
addr[1] => Equal18.IN7
addr[1] => Equal19.IN1
addr[1] => Equal20.IN2
addr[1] => Equal21.IN6
addr[1] => Equal22.IN2
addr[1] => Equal23.IN7
addr[1] => Equal24.IN6
addr[1] => Equal25.IN2
addr[1] => Equal26.IN7
addr[1] => Equal27.IN2
addr[1] => Equal28.IN1
addr[1] => Equal29.IN6
addr[1] => Equal30.IN1
addr[1] => Equal31.IN7
addr[1] => Equal32.IN2
addr[1] => Equal33.IN2
addr[1] => Equal34.IN6
addr[1] => Equal35.IN6
addr[1] => Equal36.IN7
addr[1] => Equal37.IN2
addr[1] => Equal38.IN2
addr[1] => Equal39.IN7
addr[1] => Equal40.IN1
addr[1] => Equal41.IN1
addr[1] => Equal42.IN7
addr[1] => Equal43.IN2
addr[1] => Equal44.IN2
addr[2] => Mux0.IN46
addr[2] => Mux1.IN47
addr[2] => Mux2.IN47
addr[2] => Mux3.IN46
addr[2] => Mux4.IN41
addr[2] => Mux5.IN41
addr[2] => Mux6.IN41
addr[2] => Mux7.IN41
addr[2] => Equal0.IN5
addr[2] => Equal1.IN6
addr[2] => Equal2.IN0
addr[2] => Equal3.IN0
addr[2] => Equal4.IN2
addr[2] => Equal5.IN7
addr[2] => Equal6.IN7
addr[2] => Equal7.IN1
addr[2] => Equal8.IN0
addr[2] => Equal9.IN5
addr[2] => Equal10.IN0
addr[2] => Equal11.IN1
addr[2] => Equal12.IN6
addr[2] => Equal13.IN5
addr[2] => Equal14.IN7
addr[2] => Equal15.IN6
addr[2] => Equal16.IN1
addr[2] => Equal17.IN6
addr[2] => Equal18.IN1
addr[2] => Equal19.IN7
addr[2] => Equal20.IN1
addr[2] => Equal21.IN1
addr[2] => Equal22.IN1
addr[2] => Equal23.IN1
addr[2] => Equal24.IN5
addr[2] => Equal25.IN1
addr[2] => Equal26.IN6
addr[2] => Equal27.IN1
addr[2] => Equal28.IN6
addr[2] => Equal29.IN5
addr[2] => Equal30.IN7
addr[2] => Equal31.IN6
addr[2] => Equal32.IN6
addr[2] => Equal33.IN7
addr[2] => Equal34.IN2
addr[2] => Equal35.IN0
addr[2] => Equal36.IN1
addr[2] => Equal37.IN1
addr[2] => Equal38.IN1
addr[2] => Equal39.IN6
addr[2] => Equal40.IN6
addr[2] => Equal41.IN7
addr[2] => Equal42.IN1
addr[2] => Equal43.IN1
addr[2] => Equal44.IN1
addr[3] => Mux0.IN45
addr[3] => Mux1.IN46
addr[3] => Mux2.IN46
addr[3] => Mux3.IN45
addr[3] => Mux4.IN40
addr[3] => Mux5.IN40
addr[3] => Mux6.IN40
addr[3] => Mux7.IN40
addr[3] => Equal0.IN4
addr[3] => Equal1.IN5
addr[3] => Equal2.IN6
addr[3] => Equal3.IN7
addr[3] => Equal4.IN1
addr[3] => Equal5.IN6
addr[3] => Equal6.IN0
addr[3] => Equal7.IN0
addr[3] => Equal8.IN5
addr[3] => Equal9.IN4
addr[3] => Equal10.IN6
addr[3] => Equal11.IN5
addr[3] => Equal12.IN0
addr[3] => Equal13.IN4
addr[3] => Equal14.IN0
addr[3] => Equal15.IN5
addr[3] => Equal16.IN0
addr[3] => Equal17.IN5
addr[3] => Equal18.IN0
addr[3] => Equal19.IN6
addr[3] => Equal20.IN0
addr[3] => Equal21.IN5
addr[3] => Equal22.IN0
addr[3] => Equal23.IN6
addr[3] => Equal24.IN4
addr[3] => Equal25.IN6
addr[3] => Equal26.IN5
addr[3] => Equal27.IN7
addr[3] => Equal28.IN5
addr[3] => Equal29.IN1
addr[3] => Equal30.IN6
addr[3] => Equal31.IN1
addr[3] => Equal32.IN1
addr[3] => Equal33.IN1
addr[3] => Equal34.IN1
addr[3] => Equal35.IN5
addr[3] => Equal36.IN0
addr[3] => Equal37.IN0
addr[3] => Equal38.IN0
addr[3] => Equal39.IN5
addr[3] => Equal40.IN5
addr[3] => Equal41.IN6
addr[3] => Equal42.IN6
addr[3] => Equal43.IN6
addr[3] => Equal44.IN7
addr[4] => Mux0.IN44
addr[4] => Mux1.IN45
addr[4] => Mux2.IN45
addr[4] => Mux3.IN44
addr[4] => Mux4.IN39
addr[4] => Mux5.IN39
addr[4] => Mux6.IN39
addr[4] => Mux7.IN39
addr[4] => Equal0.IN3
addr[4] => Equal1.IN4
addr[4] => Equal2.IN5
addr[4] => Equal3.IN6
addr[4] => Equal4.IN0
addr[4] => Equal5.IN5
addr[4] => Equal6.IN6
addr[4] => Equal7.IN5
addr[4] => Equal8.IN4
addr[4] => Equal9.IN0
addr[4] => Equal10.IN5
addr[4] => Equal11.IN0
addr[4] => Equal12.IN5
addr[4] => Equal13.IN0
addr[4] => Equal14.IN6
addr[4] => Equal15.IN0
addr[4] => Equal16.IN5
addr[4] => Equal17.IN0
addr[4] => Equal18.IN6
addr[4] => Equal19.IN0
addr[4] => Equal20.IN6
addr[4] => Equal21.IN0
addr[4] => Equal22.IN7
addr[4] => Equal23.IN0
addr[4] => Equal24.IN0
addr[4] => Equal25.IN0
addr[4] => Equal26.IN0
addr[4] => Equal27.IN0
addr[4] => Equal28.IN0
addr[4] => Equal29.IN0
addr[4] => Equal30.IN0
addr[4] => Equal31.IN0
addr[4] => Equal32.IN0
addr[4] => Equal33.IN0
addr[4] => Equal34.IN0
addr[4] => Equal35.IN4
addr[4] => Equal36.IN6
addr[4] => Equal37.IN6
addr[4] => Equal38.IN7
addr[4] => Equal39.IN0
addr[4] => Equal40.IN0
addr[4] => Equal41.IN0
addr[4] => Equal42.IN0
addr[4] => Equal43.IN0
addr[4] => Equal44.IN0
addr[5] => Equal0.IN2
addr[5] => Equal1.IN3
addr[5] => Equal2.IN4
addr[5] => Equal3.IN5
addr[5] => Equal4.IN7
addr[5] => Equal5.IN4
addr[5] => Equal6.IN5
addr[5] => Equal7.IN4
addr[5] => Equal8.IN3
addr[5] => Equal9.IN3
addr[5] => Equal10.IN4
addr[5] => Equal11.IN4
addr[5] => Equal12.IN4
addr[5] => Equal13.IN3
addr[5] => Equal14.IN5
addr[5] => Equal15.IN4
addr[5] => Equal16.IN4
addr[5] => Equal17.IN4
addr[5] => Equal18.IN5
addr[5] => Equal19.IN5
addr[5] => Equal20.IN5
addr[5] => Equal21.IN4
addr[5] => Equal22.IN6
addr[5] => Equal23.IN5
addr[5] => Equal24.IN3
addr[5] => Equal25.IN5
addr[5] => Equal26.IN4
addr[5] => Equal27.IN6
addr[5] => Equal28.IN4
addr[5] => Equal29.IN4
addr[5] => Equal30.IN5
addr[5] => Equal31.IN5
addr[5] => Equal32.IN5
addr[5] => Equal33.IN6
addr[5] => Equal34.IN5
addr[5] => Equal35.IN3
addr[5] => Equal36.IN5
addr[5] => Equal37.IN5
addr[5] => Equal38.IN6
addr[5] => Equal39.IN4
addr[5] => Equal40.IN4
addr[5] => Equal41.IN5
addr[5] => Equal42.IN5
addr[5] => Equal43.IN5
addr[5] => Equal44.IN6
addr[6] => Equal0.IN1
addr[6] => Equal1.IN2
addr[6] => Equal2.IN3
addr[6] => Equal3.IN4
addr[6] => Equal4.IN6
addr[6] => Equal5.IN3
addr[6] => Equal6.IN4
addr[6] => Equal7.IN3
addr[6] => Equal8.IN2
addr[6] => Equal9.IN2
addr[6] => Equal10.IN3
addr[6] => Equal11.IN3
addr[6] => Equal12.IN3
addr[6] => Equal13.IN2
addr[6] => Equal14.IN4
addr[6] => Equal15.IN3
addr[6] => Equal16.IN3
addr[6] => Equal17.IN3
addr[6] => Equal18.IN4
addr[6] => Equal19.IN4
addr[6] => Equal20.IN4
addr[6] => Equal21.IN3
addr[6] => Equal22.IN5
addr[6] => Equal23.IN4
addr[6] => Equal24.IN2
addr[6] => Equal25.IN4
addr[6] => Equal26.IN3
addr[6] => Equal27.IN5
addr[6] => Equal28.IN3
addr[6] => Equal29.IN3
addr[6] => Equal30.IN4
addr[6] => Equal31.IN4
addr[6] => Equal32.IN4
addr[6] => Equal33.IN5
addr[6] => Equal34.IN4
addr[6] => Equal35.IN2
addr[6] => Equal36.IN4
addr[6] => Equal37.IN4
addr[6] => Equal38.IN5
addr[6] => Equal39.IN3
addr[6] => Equal40.IN3
addr[6] => Equal41.IN4
addr[6] => Equal42.IN4
addr[6] => Equal43.IN4
addr[6] => Equal44.IN5
addr[7] => Equal0.IN0
addr[7] => Equal1.IN1
addr[7] => Equal2.IN2
addr[7] => Equal3.IN3
addr[7] => Equal4.IN5
addr[7] => Equal5.IN2
addr[7] => Equal6.IN3
addr[7] => Equal7.IN2
addr[7] => Equal8.IN1
addr[7] => Equal9.IN1
addr[7] => Equal10.IN2
addr[7] => Equal11.IN2
addr[7] => Equal12.IN2
addr[7] => Equal13.IN1
addr[7] => Equal14.IN3
addr[7] => Equal15.IN2
addr[7] => Equal16.IN2
addr[7] => Equal17.IN2
addr[7] => Equal18.IN3
addr[7] => Equal19.IN3
addr[7] => Equal20.IN3
addr[7] => Equal21.IN2
addr[7] => Equal22.IN4
addr[7] => Equal23.IN3
addr[7] => Equal24.IN1
addr[7] => Equal25.IN3
addr[7] => Equal26.IN2
addr[7] => Equal27.IN4
addr[7] => Equal28.IN2
addr[7] => Equal29.IN2
addr[7] => Equal30.IN3
addr[7] => Equal31.IN3
addr[7] => Equal32.IN3
addr[7] => Equal33.IN4
addr[7] => Equal34.IN3
addr[7] => Equal35.IN1
addr[7] => Equal36.IN3
addr[7] => Equal37.IN3
addr[7] => Equal38.IN4
addr[7] => Equal39.IN2
addr[7] => Equal40.IN2
addr[7] => Equal41.IN3
addr[7] => Equal42.IN3
addr[7] => Equal43.IN3
addr[7] => Equal44.IN4
data_in[0] => data_in[0].IN28
data_in[1] => data_in[1].IN29
data_in[2] => data_in[2].IN29
data_in[3] => data_in[3].IN29
data_in[4] => data_in[4].IN27
data_in[5] => data_in[5].IN25
data_in[6] => data_in[6].IN25
data_in[7] => data_in[7].IN26
data_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
irq_n <= irq_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_point => comb.IN1
sample_point => comb.IN1
sample_point => comb.IN1
sample_point => always2.IN1
transmitting => comb.IN1
set_reset_mode => set_reset_mode.IN1
node_bus_off => Mux0.IN64
node_bus_off => Mux0.IN65
node_bus_off => always14.IN1
node_bus_off => node_bus_off_q.DATAIN
error_status => Mux1.IN64
error_status => Mux1.IN65
error_status => always14.IN1
error_status => error_status_q.DATAIN
rx_err_cnt[0] => Mux7.IN44
rx_err_cnt[1] => Mux6.IN44
rx_err_cnt[2] => Mux5.IN44
rx_err_cnt[3] => Mux4.IN44
rx_err_cnt[4] => Mux3.IN49
rx_err_cnt[5] => Mux2.IN50
rx_err_cnt[6] => Mux1.IN50
rx_err_cnt[7] => Mux0.IN49
tx_err_cnt[0] => Mux7.IN45
tx_err_cnt[1] => Mux6.IN45
tx_err_cnt[2] => Mux5.IN45
tx_err_cnt[3] => Mux4.IN45
tx_err_cnt[4] => Mux3.IN50
tx_err_cnt[5] => Mux2.IN51
tx_err_cnt[6] => Mux1.IN51
tx_err_cnt[7] => Mux0.IN50
transmit_status => Mux2.IN64
transmit_status => Mux2.IN65
receive_status => Mux3.IN65
receive_status => Mux3.IN66
tx_successful => always3.IN1
tx_successful => tx_successful_q.DATAIN
need_to_tx => always4.IN1
overrun => always5.IN1
overrun => overrun_q.DATAIN
info_empty => receive_buffer_status.OUTPUTSELECT
info_empty => always13.IN1
set_bus_error_irq => always15.IN1
set_arbitration_lost_irq => always16.IN1
arbitration_lost_capture[0] => Mux7.IN46
arbitration_lost_capture[1] => Mux6.IN46
arbitration_lost_capture[2] => Mux5.IN46
arbitration_lost_capture[3] => Mux4.IN46
arbitration_lost_capture[4] => Mux3.IN51
node_error_passive => always17.IN1
node_error_passive => node_error_passive_q.DATAIN
node_error_passive => always17.IN1
node_error_active => always17.IN1
rx_message_counter[0] => Mux7.IN47
rx_message_counter[1] => Mux6.IN47
rx_message_counter[2] => Mux5.IN47
rx_message_counter[3] => Mux4.IN47
rx_message_counter[4] => Mux3.IN52
rx_message_counter[5] => Mux2.IN52
rx_message_counter[6] => Mux1.IN52
reset_mode <= can_register_asyn_syn:MODE_REG0.data_out
listen_only_mode <= listen_only_mode.DB_MAX_OUTPUT_PORT_TYPE
acceptance_filter_mode <= acceptance_filter_mode.DB_MAX_OUTPUT_PORT_TYPE
self_test_mode <= self_test_mode.DB_MAX_OUTPUT_PORT_TYPE
clear_data_overrun <= can_register_asyn_syn:COMMAND_REG.data_out
release_buffer <= can_register_asyn_syn:COMMAND_REG.data_out
abort_tx <= abort_tx.DB_MAX_OUTPUT_PORT_TYPE
tx_request <= tx_request.DB_MAX_OUTPUT_PORT_TYPE
self_rx_request <= self_rx_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
single_shot_transmission <= single_shot_transmission~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_state => always1.IN0
tx_state_q => always1.IN1
overload_request <= <GND>
overload_frame => ~NO_FANOUT~
read_arbitration_lost_capture_reg <= read_arbitration_lost_capture_reg.DB_MAX_OUTPUT_PORT_TYPE
read_error_code_capture_reg <= read_error_code_capture_reg.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[0] => Mux7.IN50
error_capture_code[1] => Mux6.IN48
error_capture_code[2] => Mux5.IN48
error_capture_code[3] => Mux4.IN48
error_capture_code[4] => Mux3.IN53
error_capture_code[5] => Mux2.IN53
error_capture_code[6] => Mux1.IN53
error_capture_code[7] => Mux0.IN51
baud_r_presc[0] <= can_register:BUS_TIMING_0_REG.data_out
baud_r_presc[1] <= can_register:BUS_TIMING_0_REG.data_out
baud_r_presc[2] <= can_register:BUS_TIMING_0_REG.data_out
baud_r_presc[3] <= can_register:BUS_TIMING_0_REG.data_out
baud_r_presc[4] <= can_register:BUS_TIMING_0_REG.data_out
baud_r_presc[5] <= can_register:BUS_TIMING_0_REG.data_out
sync_jump_width[0] <= can_register:BUS_TIMING_0_REG.data_out
sync_jump_width[1] <= can_register:BUS_TIMING_0_REG.data_out
time_segment1[0] <= can_register:BUS_TIMING_1_REG.data_out
time_segment1[1] <= can_register:BUS_TIMING_1_REG.data_out
time_segment1[2] <= can_register:BUS_TIMING_1_REG.data_out
time_segment1[3] <= can_register:BUS_TIMING_1_REG.data_out
time_segment2[0] <= can_register:BUS_TIMING_1_REG.data_out
time_segment2[1] <= can_register:BUS_TIMING_1_REG.data_out
time_segment2[2] <= can_register:BUS_TIMING_1_REG.data_out
triple_sampling <= can_register:BUS_TIMING_1_REG.data_out
error_warning_limit[0] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[1] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[2] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[3] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[4] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[5] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[6] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[7] <= can_register_asyn:ERROR_WARNING_REG.data_out
we_rx_err_cnt <= we_rx_err_cnt.DB_MAX_OUTPUT_PORT_TYPE
we_tx_err_cnt <= we_tx_err_cnt.DB_MAX_OUTPUT_PORT_TYPE
extended_mode <= can_register_asyn:CLOCK_DIVIDER_REG_7.data_out
clkout <= clkout.DB_MAX_OUTPUT_PORT_TYPE
acceptance_code_0[0] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[1] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[2] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[3] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[4] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[5] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[6] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[7] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_mask_0[0] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[1] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[2] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[3] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[4] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[5] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[6] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[7] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_code_1[0] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[1] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[2] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[3] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[4] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[5] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[6] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[7] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_2[0] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[1] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[2] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[3] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[4] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[5] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[6] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[7] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_3[0] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[1] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[2] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[3] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[4] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[5] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[6] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[7] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_mask_1[0] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[1] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[2] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[3] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[4] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[5] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[6] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[7] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_2[0] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[1] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[2] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[3] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[4] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[5] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[6] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[7] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_3[0] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[1] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[2] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[3] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[4] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[5] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[6] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[7] <= can_register:ACCEPTANCE_MASK_REG3.data_out
tx_data_0[0] <= can_register:TX_DATA_REG0.data_out
tx_data_0[1] <= can_register:TX_DATA_REG0.data_out
tx_data_0[2] <= can_register:TX_DATA_REG0.data_out
tx_data_0[3] <= can_register:TX_DATA_REG0.data_out
tx_data_0[4] <= can_register:TX_DATA_REG0.data_out
tx_data_0[5] <= can_register:TX_DATA_REG0.data_out
tx_data_0[6] <= can_register:TX_DATA_REG0.data_out
tx_data_0[7] <= can_register:TX_DATA_REG0.data_out
tx_data_1[0] <= can_register:TX_DATA_REG1.data_out
tx_data_1[1] <= can_register:TX_DATA_REG1.data_out
tx_data_1[2] <= can_register:TX_DATA_REG1.data_out
tx_data_1[3] <= can_register:TX_DATA_REG1.data_out
tx_data_1[4] <= can_register:TX_DATA_REG1.data_out
tx_data_1[5] <= can_register:TX_DATA_REG1.data_out
tx_data_1[6] <= can_register:TX_DATA_REG1.data_out
tx_data_1[7] <= can_register:TX_DATA_REG1.data_out
tx_data_2[0] <= can_register:TX_DATA_REG2.data_out
tx_data_2[1] <= can_register:TX_DATA_REG2.data_out
tx_data_2[2] <= can_register:TX_DATA_REG2.data_out
tx_data_2[3] <= can_register:TX_DATA_REG2.data_out
tx_data_2[4] <= can_register:TX_DATA_REG2.data_out
tx_data_2[5] <= can_register:TX_DATA_REG2.data_out
tx_data_2[6] <= can_register:TX_DATA_REG2.data_out
tx_data_2[7] <= can_register:TX_DATA_REG2.data_out
tx_data_3[0] <= can_register:TX_DATA_REG3.data_out
tx_data_3[1] <= can_register:TX_DATA_REG3.data_out
tx_data_3[2] <= can_register:TX_DATA_REG3.data_out
tx_data_3[3] <= can_register:TX_DATA_REG3.data_out
tx_data_3[4] <= can_register:TX_DATA_REG3.data_out
tx_data_3[5] <= can_register:TX_DATA_REG3.data_out
tx_data_3[6] <= can_register:TX_DATA_REG3.data_out
tx_data_3[7] <= can_register:TX_DATA_REG3.data_out
tx_data_4[0] <= can_register:TX_DATA_REG4.data_out
tx_data_4[1] <= can_register:TX_DATA_REG4.data_out
tx_data_4[2] <= can_register:TX_DATA_REG4.data_out
tx_data_4[3] <= can_register:TX_DATA_REG4.data_out
tx_data_4[4] <= can_register:TX_DATA_REG4.data_out
tx_data_4[5] <= can_register:TX_DATA_REG4.data_out
tx_data_4[6] <= can_register:TX_DATA_REG4.data_out
tx_data_4[7] <= can_register:TX_DATA_REG4.data_out
tx_data_5[0] <= can_register:TX_DATA_REG5.data_out
tx_data_5[1] <= can_register:TX_DATA_REG5.data_out
tx_data_5[2] <= can_register:TX_DATA_REG5.data_out
tx_data_5[3] <= can_register:TX_DATA_REG5.data_out
tx_data_5[4] <= can_register:TX_DATA_REG5.data_out
tx_data_5[5] <= can_register:TX_DATA_REG5.data_out
tx_data_5[6] <= can_register:TX_DATA_REG5.data_out
tx_data_5[7] <= can_register:TX_DATA_REG5.data_out
tx_data_6[0] <= can_register:TX_DATA_REG6.data_out
tx_data_6[1] <= can_register:TX_DATA_REG6.data_out
tx_data_6[2] <= can_register:TX_DATA_REG6.data_out
tx_data_6[3] <= can_register:TX_DATA_REG6.data_out
tx_data_6[4] <= can_register:TX_DATA_REG6.data_out
tx_data_6[5] <= can_register:TX_DATA_REG6.data_out
tx_data_6[6] <= can_register:TX_DATA_REG6.data_out
tx_data_6[7] <= can_register:TX_DATA_REG6.data_out
tx_data_7[0] <= can_register:TX_DATA_REG7.data_out
tx_data_7[1] <= can_register:TX_DATA_REG7.data_out
tx_data_7[2] <= can_register:TX_DATA_REG7.data_out
tx_data_7[3] <= can_register:TX_DATA_REG7.data_out
tx_data_7[4] <= can_register:TX_DATA_REG7.data_out
tx_data_7[5] <= can_register:TX_DATA_REG7.data_out
tx_data_7[6] <= can_register:TX_DATA_REG7.data_out
tx_data_7[7] <= can_register:TX_DATA_REG7.data_out
tx_data_8[0] <= can_register:TX_DATA_REG8.data_out
tx_data_8[1] <= can_register:TX_DATA_REG8.data_out
tx_data_8[2] <= can_register:TX_DATA_REG8.data_out
tx_data_8[3] <= can_register:TX_DATA_REG8.data_out
tx_data_8[4] <= can_register:TX_DATA_REG8.data_out
tx_data_8[5] <= can_register:TX_DATA_REG8.data_out
tx_data_8[6] <= can_register:TX_DATA_REG8.data_out
tx_data_8[7] <= can_register:TX_DATA_REG8.data_out
tx_data_9[0] <= can_register:TX_DATA_REG9.data_out
tx_data_9[1] <= can_register:TX_DATA_REG9.data_out
tx_data_9[2] <= can_register:TX_DATA_REG9.data_out
tx_data_9[3] <= can_register:TX_DATA_REG9.data_out
tx_data_9[4] <= can_register:TX_DATA_REG9.data_out
tx_data_9[5] <= can_register:TX_DATA_REG9.data_out
tx_data_9[6] <= can_register:TX_DATA_REG9.data_out
tx_data_9[7] <= can_register:TX_DATA_REG9.data_out
tx_data_10[0] <= can_register:TX_DATA_REG10.data_out
tx_data_10[1] <= can_register:TX_DATA_REG10.data_out
tx_data_10[2] <= can_register:TX_DATA_REG10.data_out
tx_data_10[3] <= can_register:TX_DATA_REG10.data_out
tx_data_10[4] <= can_register:TX_DATA_REG10.data_out
tx_data_10[5] <= can_register:TX_DATA_REG10.data_out
tx_data_10[6] <= can_register:TX_DATA_REG10.data_out
tx_data_10[7] <= can_register:TX_DATA_REG10.data_out
tx_data_11[0] <= can_register:TX_DATA_REG11.data_out
tx_data_11[1] <= can_register:TX_DATA_REG11.data_out
tx_data_11[2] <= can_register:TX_DATA_REG11.data_out
tx_data_11[3] <= can_register:TX_DATA_REG11.data_out
tx_data_11[4] <= can_register:TX_DATA_REG11.data_out
tx_data_11[5] <= can_register:TX_DATA_REG11.data_out
tx_data_11[6] <= can_register:TX_DATA_REG11.data_out
tx_data_11[7] <= can_register:TX_DATA_REG11.data_out
tx_data_12[0] <= can_register:TX_DATA_REG12.data_out
tx_data_12[1] <= can_register:TX_DATA_REG12.data_out
tx_data_12[2] <= can_register:TX_DATA_REG12.data_out
tx_data_12[3] <= can_register:TX_DATA_REG12.data_out
tx_data_12[4] <= can_register:TX_DATA_REG12.data_out
tx_data_12[5] <= can_register:TX_DATA_REG12.data_out
tx_data_12[6] <= can_register:TX_DATA_REG12.data_out
tx_data_12[7] <= can_register:TX_DATA_REG12.data_out


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn_syn:MODE_REG0
data_in[0] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out.OUTPUTSELECT
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.PRESET
rst_sync => data_out.OUTPUTSELECT


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn:MODE_REG_BASIC
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[3]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR
rst => data_out[3]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn:MODE_REG_EXT
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[2]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn_syn:COMMAND_REG0
data_in[0] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out.OUTPUTSELECT
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst_sync => data_out.OUTPUTSELECT


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn_syn:COMMAND_REG1
data_in[0] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out.OUTPUTSELECT
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst_sync => data_out.OUTPUTSELECT


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn_syn:COMMAND_REG
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out.OUTPUTSELECT
we => data_out.OUTPUTSELECT
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst_sync => data_out.OUTPUTSELECT
rst_sync => data_out.OUTPUTSELECT


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn_syn:COMMAND_REG4
data_in[0] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out.OUTPUTSELECT
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst_sync => data_out.OUTPUTSELECT


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:IRQ_EN_REG
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:BUS_TIMING_0_REG
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:BUS_TIMING_1_REG
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn:ERROR_WARNING_REG
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[7]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR
rst => data_out[3]~reg0.ACLR
rst => data_out[4]~reg0.ACLR
rst => data_out[5]~reg0.PRESET
rst => data_out[6]~reg0.PRESET
rst => data_out[7]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn:CLOCK_DIVIDER_REG_7
data_in[0] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn:CLOCK_DIVIDER_REG_3
data_in[0] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn:CLOCK_DIVIDER_REG_LOW
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[2]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:ACCEPTANCE_CODE_REG0
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:ACCEPTANCE_MASK_REG0
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG0
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG1
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG2
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG3
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG4
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG5
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG6
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG7
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG8
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG9
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG10
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG11
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:TX_DATA_REG12
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:ACCEPTANCE_CODE_REG1
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:ACCEPTANCE_CODE_REG2
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:ACCEPTANCE_CODE_REG3
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:ACCEPTANCE_MASK_REG1
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:ACCEPTANCE_MASK_REG2
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register:ACCEPTANCE_MASK_REG3
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst1|can_btl:i_can_btl
clk => hard_sync_blocked.CLK
clk => sync_blocked.CLK
clk => tx_next_sp.CLK
clk => sample_point~reg0.CLK
clk => sampled_bit_q~reg0.CLK
clk => sampled_bit~reg0.CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => quant_cnt[0].CLK
clk => quant_cnt[1].CLK
clk => quant_cnt[2].CLK
clk => quant_cnt[3].CLK
clk => quant_cnt[4].CLK
clk => seg2.CLK
clk => seg1.CLK
clk => sync.CLK
clk => resync_latched.CLK
clk => tx_point~reg0.CLK
clk => clk_en_q.CLK
clk => clk_en.CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
rst => hard_sync_blocked.ACLR
rst => sync_blocked.PRESET
rst => tx_next_sp.ACLR
rst => sample_point~reg0.ACLR
rst => sampled_bit_q~reg0.PRESET
rst => sampled_bit~reg0.PRESET
rst => sample[0].PRESET
rst => sample[1].PRESET
rst => delay[0].ACLR
rst => delay[1].ACLR
rst => delay[2].ACLR
rst => delay[3].ACLR
rst => quant_cnt[0].ACLR
rst => quant_cnt[1].ACLR
rst => quant_cnt[2].ACLR
rst => quant_cnt[3].ACLR
rst => quant_cnt[4].ACLR
rst => seg2.ACLR
rst => seg1.PRESET
rst => sync.ACLR
rst => resync_latched.ACLR
rst => tx_point~reg0.ACLR
rst => clk_en_q.ACLR
rst => clk_en.ACLR
rst => clk_cnt[0].ACLR
rst => clk_cnt[1].ACLR
rst => clk_cnt[2].ACLR
rst => clk_cnt[3].ACLR
rst => clk_cnt[4].ACLR
rst => clk_cnt[5].ACLR
rst => clk_cnt[6].ACLR
rx => sampled_bit.IN1
rx => sampled_bit.IN1
rx => sampled_bit.DATAA
rx => hard_sync.IN1
rx => resync.IN1
rx => always9.IN0
rx => sample[0].DATAIN
tx => always9.IN1
baud_r_presc[0] => Add0.IN12
baud_r_presc[1] => Add0.IN11
baud_r_presc[2] => Add0.IN10
baud_r_presc[3] => Add0.IN9
baud_r_presc[4] => Add0.IN8
baud_r_presc[5] => Add0.IN7
sync_jump_width[0] => LessThan1.IN5
sync_jump_width[0] => Add5.IN4
sync_jump_width[1] => LessThan1.IN4
sync_jump_width[1] => Add5.IN3
time_segment1[0] => Add6.IN4
time_segment1[1] => Add6.IN3
time_segment1[2] => Add6.IN2
time_segment1[3] => Add6.IN1
time_segment2[0] => Equal1.IN2
time_segment2[0] => Add4.IN6
time_segment2[1] => Equal1.IN1
time_segment2[1] => Add4.IN5
time_segment2[2] => Equal1.IN0
time_segment2[2] => Add4.IN4
triple_sampling => sampled_bit.OUTPUTSELECT
sample_point <= sample_point~reg0.DB_MAX_OUTPUT_PORT_TYPE
sampled_bit <= sampled_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
sampled_bit_q <= sampled_bit_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_point <= tx_point~reg0.DB_MAX_OUTPUT_PORT_TYPE
hard_sync <= hard_sync.DB_MAX_OUTPUT_PORT_TYPE
rx_idle => hard_sync.IN0
rx_idle => resync.IN0
rx_inter => hard_sync.IN1
rx_inter => resync.IN1
transmitting => always9.IN1
transmitting => always14.IN0
transmitting => always9.IN1
transmitter => always14.IN1
go_rx_inter => always14.IN1
tx_next => tx_next_sp.DATAB
tx_next => always14.IN1
go_overload_frame => always12.IN1
go_error_frame => sampled_bit_q.OUTPUTSELECT
go_error_frame => sample_point.OUTPUTSELECT
go_error_frame => always12.IN0
go_error_frame => always12.IN0
go_error_frame => sampled_bit~reg0.ENA
go_tx => always12.IN1
go_tx => always14.IN1
send_ack => always12.IN1
node_error_passive => always12.IN1
node_error_passive => always12.IN1


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp
clk => clk.IN3
rst => rst.IN2
sample_point => go_rx_idle.IN0
sample_point => go_rx_rtr1.IN1
sample_point => go_rx_eof.IN1
sample_point => go_rx_inter.IN1
sample_point => go_overload_frame.IN1
sample_point => go_overload_frame.IN0
sample_point => go_rx_ack_lim.IN1
sample_point => bit_err.IN1
sample_point => always16.IN1
sample_point => always17.IN1
sample_point => always18.IN1
sample_point => always19.IN1
sample_point => always20.IN1
sample_point => always21.IN1
sample_point => always23.IN0
sample_point => always25.IN1
sample_point => stuff_err.IN1
sample_point => form_err.IN1
sample_point => always37.IN1
sample_point => comb.IN1
sample_point => error_flag_over.IN1
sample_point => error_flag_over.IN1
sample_point => always50.IN1
sample_point => first_compare_bit.OUTPUTSELECT
sample_point => overload_flag_over.IN1
sample_point => always64.IN0
sample_point => go_early_tx.IN1
sample_point => go_tx.IN1
sample_point => always71.IN1
sample_point => always72.IN1
sample_point => always74.IN1
sample_point => always80.IN1
sample_point => always81.IN1
sample_point => eof_cnt[2].ENA
sample_point => eof_cnt[1].ENA
sample_point => eof_cnt[0].ENA
sample_point => arbitration_field_d.ENA
sample_point => bus_free_cnt[3].ENA
sample_point => bus_free_cnt[2].ENA
sample_point => bus_free_cnt[1].ENA
sample_point => bus_free_cnt[0].ENA
sampled_bit => sampled_bit.IN1
sampled_bit_q => stuff_err.IN0
tx_point => error_frame_ended.IN1
tx_point => overload_frame_ended.IN1
tx_point => always45.IN1
tx_point => always48.IN1
tx_point => always53.IN1
tx_point => always55.IN1
tx_point => tx.OUTPUTSELECT
tx_point => tx_q.OUTPUTSELECT
tx_point => tx_point_q.DATAA
tx_point => rst_tx_pointer.IN1
tx_point => rst_tx_pointer.IN1
tx_point => always63.IN1
tx_point => always65.IN0
hard_sync => go_crc_enable.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
data_in[0] => rx_err_cnt.DATAB
data_in[0] => tx_err_cnt.DATAB
data_in[0] => LessThan18.IN16
data_in[0] => Equal26.IN7
data_in[1] => rx_err_cnt.DATAB
data_in[1] => tx_err_cnt.DATAB
data_in[1] => LessThan18.IN15
data_in[1] => Equal26.IN6
data_in[2] => rx_err_cnt.DATAB
data_in[2] => tx_err_cnt.DATAB
data_in[2] => LessThan18.IN14
data_in[2] => Equal26.IN5
data_in[3] => rx_err_cnt.DATAB
data_in[3] => tx_err_cnt.DATAB
data_in[3] => LessThan18.IN13
data_in[3] => Equal26.IN4
data_in[4] => rx_err_cnt.DATAB
data_in[4] => tx_err_cnt.DATAB
data_in[4] => LessThan18.IN12
data_in[4] => Equal26.IN3
data_in[5] => rx_err_cnt.DATAB
data_in[5] => tx_err_cnt.DATAB
data_in[5] => LessThan18.IN11
data_in[5] => Equal26.IN2
data_in[6] => rx_err_cnt.DATAB
data_in[6] => tx_err_cnt.DATAB
data_in[6] => LessThan18.IN10
data_in[6] => Equal26.IN1
data_in[7] => rx_err_cnt.DATAB
data_in[7] => tx_err_cnt.DATAB
data_in[7] => LessThan18.IN9
data_in[7] => Equal26.IN0
data_out[0] <= can_fifo:i_can_fifo.data_out
data_out[1] <= can_fifo:i_can_fifo.data_out
data_out[2] <= can_fifo:i_can_fifo.data_out
data_out[3] <= can_fifo:i_can_fifo.data_out
data_out[4] <= can_fifo:i_can_fifo.data_out
data_out[5] <= can_fifo:i_can_fifo.data_out
data_out[6] <= can_fifo:i_can_fifo.data_out
data_out[7] <= can_fifo:i_can_fifo.data_out
fifo_selected => fifo_selected.IN1
reset_mode => reset_mode.IN2
listen_only_mode => go_early_tx.IN1
listen_only_mode => send_ack.IN1
listen_only_mode => always80.IN1
acceptance_filter_mode => acceptance_filter_mode.IN1
self_test_mode => ack_err.IN1
release_buffer => release_buffer.IN1
tx_request => always64.IN1
abort_tx => always64.IN1
self_rx_request => always40.IN1
single_shot_transmission => always64.IN1
tx_state <= tx_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_state_q <= tx_state_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
overload_request => go_overload_frame.IN0
overload_request => always56.IN1
overload_request => go_rx_inter.IN1
overload_frame <= overload_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_arbitration_lost_capture_reg => arbitration_blocked.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code_blocked.OUTPUTSELECT
error_capture_code[0] <= error_capture_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[1] <= error_capture_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[2] <= error_capture_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[3] <= error_capture_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[4] <= error_capture_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[5] <= error_capture_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[6] <= error_capture_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[7] <= error_capture_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_warning_limit[0] => LessThan21.IN9
error_warning_limit[0] => LessThan22.IN9
error_warning_limit[1] => LessThan21.IN8
error_warning_limit[1] => LessThan22.IN8
error_warning_limit[2] => LessThan21.IN7
error_warning_limit[2] => LessThan22.IN7
error_warning_limit[3] => LessThan21.IN6
error_warning_limit[3] => LessThan22.IN6
error_warning_limit[4] => LessThan21.IN5
error_warning_limit[4] => LessThan22.IN5
error_warning_limit[5] => LessThan21.IN4
error_warning_limit[5] => LessThan22.IN4
error_warning_limit[6] => LessThan21.IN3
error_warning_limit[6] => LessThan22.IN3
error_warning_limit[7] => LessThan21.IN2
error_warning_limit[7] => LessThan22.IN2
we_rx_err_cnt => always80.IN1
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => always83.IN1
we_tx_err_cnt => always83.IN1
extended_mode => extended_mode.IN2
rx_idle <= rx_idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
transmitting <= transmitting~reg0.DB_MAX_OUTPUT_PORT_TYPE
transmitter <= transmitter~reg0.DB_MAX_OUTPUT_PORT_TYPE
go_rx_inter <= go_rx_inter.DB_MAX_OUTPUT_PORT_TYPE
not_first_bit_of_inter <= not_first_bit_of_inter.DB_MAX_OUTPUT_PORT_TYPE
rx_inter <= rx_inter~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_reset_mode <= set_reset_mode.DB_MAX_OUTPUT_PORT_TYPE
node_bus_off <= node_bus_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_status <= error_status.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[0] <= rx_err_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[1] <= rx_err_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[2] <= rx_err_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[3] <= rx_err_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[4] <= rx_err_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[5] <= rx_err_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[6] <= rx_err_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[7] <= rx_err_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[8] <= rx_err_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[0] <= tx_err_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[1] <= tx_err_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[2] <= tx_err_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[3] <= tx_err_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[4] <= tx_err_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[5] <= tx_err_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[6] <= tx_err_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[7] <= tx_err_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[8] <= tx_err_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transmit_status <= transmit_status.DB_MAX_OUTPUT_PORT_TYPE
receive_status <= receive_status.DB_MAX_OUTPUT_PORT_TYPE
tx_successful <= tx_successful.DB_MAX_OUTPUT_PORT_TYPE
need_to_tx <= need_to_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
overrun <= can_fifo:i_can_fifo.overrun
info_empty <= can_fifo:i_can_fifo.info_empty
set_bus_error_irq <= set_bus_error_irq.DB_MAX_OUTPUT_PORT_TYPE
set_arbitration_lost_irq <= set_arbitration_lost_irq.DB_MAX_OUTPUT_PORT_TYPE
arbitration_lost_capture[0] <= arbitration_lost_capture[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbitration_lost_capture[1] <= arbitration_lost_capture[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbitration_lost_capture[2] <= arbitration_lost_capture[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbitration_lost_capture[3] <= arbitration_lost_capture[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbitration_lost_capture[4] <= arbitration_lost_capture[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
node_error_passive <= node_error_passive~reg0.DB_MAX_OUTPUT_PORT_TYPE
node_error_active <= node_error_active.DB_MAX_OUTPUT_PORT_TYPE
rx_message_counter[0] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[1] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[2] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[3] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[4] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[5] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[6] <= can_fifo:i_can_fifo.info_cnt
acceptance_code_0[0] => acceptance_code_0[0].IN1
acceptance_code_0[1] => acceptance_code_0[1].IN1
acceptance_code_0[2] => acceptance_code_0[2].IN1
acceptance_code_0[3] => acceptance_code_0[3].IN1
acceptance_code_0[4] => acceptance_code_0[4].IN1
acceptance_code_0[5] => acceptance_code_0[5].IN1
acceptance_code_0[6] => acceptance_code_0[6].IN1
acceptance_code_0[7] => acceptance_code_0[7].IN1
acceptance_mask_0[0] => acceptance_mask_0[0].IN1
acceptance_mask_0[1] => acceptance_mask_0[1].IN1
acceptance_mask_0[2] => acceptance_mask_0[2].IN1
acceptance_mask_0[3] => acceptance_mask_0[3].IN1
acceptance_mask_0[4] => acceptance_mask_0[4].IN1
acceptance_mask_0[5] => acceptance_mask_0[5].IN1
acceptance_mask_0[6] => acceptance_mask_0[6].IN1
acceptance_mask_0[7] => acceptance_mask_0[7].IN1
acceptance_code_1[0] => acceptance_code_1[0].IN1
acceptance_code_1[1] => acceptance_code_1[1].IN1
acceptance_code_1[2] => acceptance_code_1[2].IN1
acceptance_code_1[3] => acceptance_code_1[3].IN1
acceptance_code_1[4] => acceptance_code_1[4].IN1
acceptance_code_1[5] => acceptance_code_1[5].IN1
acceptance_code_1[6] => acceptance_code_1[6].IN1
acceptance_code_1[7] => acceptance_code_1[7].IN1
acceptance_code_2[0] => acceptance_code_2[0].IN1
acceptance_code_2[1] => acceptance_code_2[1].IN1
acceptance_code_2[2] => acceptance_code_2[2].IN1
acceptance_code_2[3] => acceptance_code_2[3].IN1
acceptance_code_2[4] => acceptance_code_2[4].IN1
acceptance_code_2[5] => acceptance_code_2[5].IN1
acceptance_code_2[6] => acceptance_code_2[6].IN1
acceptance_code_2[7] => acceptance_code_2[7].IN1
acceptance_code_3[0] => acceptance_code_3[0].IN1
acceptance_code_3[1] => acceptance_code_3[1].IN1
acceptance_code_3[2] => acceptance_code_3[2].IN1
acceptance_code_3[3] => acceptance_code_3[3].IN1
acceptance_code_3[4] => acceptance_code_3[4].IN1
acceptance_code_3[5] => acceptance_code_3[5].IN1
acceptance_code_3[6] => acceptance_code_3[6].IN1
acceptance_code_3[7] => acceptance_code_3[7].IN1
acceptance_mask_1[0] => acceptance_mask_1[0].IN1
acceptance_mask_1[1] => acceptance_mask_1[1].IN1
acceptance_mask_1[2] => acceptance_mask_1[2].IN1
acceptance_mask_1[3] => acceptance_mask_1[3].IN1
acceptance_mask_1[4] => acceptance_mask_1[4].IN1
acceptance_mask_1[5] => acceptance_mask_1[5].IN1
acceptance_mask_1[6] => acceptance_mask_1[6].IN1
acceptance_mask_1[7] => acceptance_mask_1[7].IN1
acceptance_mask_2[0] => acceptance_mask_2[0].IN1
acceptance_mask_2[1] => acceptance_mask_2[1].IN1
acceptance_mask_2[2] => acceptance_mask_2[2].IN1
acceptance_mask_2[3] => acceptance_mask_2[3].IN1
acceptance_mask_2[4] => acceptance_mask_2[4].IN1
acceptance_mask_2[5] => acceptance_mask_2[5].IN1
acceptance_mask_2[6] => acceptance_mask_2[6].IN1
acceptance_mask_2[7] => acceptance_mask_2[7].IN1
acceptance_mask_3[0] => acceptance_mask_3[0].IN1
acceptance_mask_3[1] => acceptance_mask_3[1].IN1
acceptance_mask_3[2] => acceptance_mask_3[2].IN1
acceptance_mask_3[3] => acceptance_mask_3[3].IN1
acceptance_mask_3[4] => acceptance_mask_3[4].IN1
acceptance_mask_3[5] => acceptance_mask_3[5].IN1
acceptance_mask_3[6] => acceptance_mask_3[6].IN1
acceptance_mask_3[7] => acceptance_mask_3[7].IN1
tx_data_0[0] => tx_data_0[0].IN1
tx_data_0[1] => tx_data_0[1].IN1
tx_data_0[2] => tx_data_0[2].IN1
tx_data_0[3] => tx_data_0[3].IN1
tx_data_0[4] => tx_data_0[4].IN1
tx_data_0[5] => tx_data_0[5].IN1
tx_data_0[6] => tx_data_0[6].IN1
tx_data_0[7] => tx_data_0[7].IN1
tx_data_1[0] => tx_data_1[0].IN1
tx_data_1[1] => tx_data_1[1].IN1
tx_data_1[2] => tx_data_1[2].IN1
tx_data_1[3] => tx_data_1[3].IN1
tx_data_1[4] => tx_data_1[4].IN1
tx_data_1[5] => tx_data_1[5].IN1
tx_data_1[6] => tx_data_1[6].IN1
tx_data_1[7] => tx_data_1[7].IN1
tx_data_2[0] => tx_data_2[0].IN1
tx_data_2[1] => tx_data_2[1].IN1
tx_data_2[2] => tx_data_2[2].IN1
tx_data_2[3] => tx_data_2[3].IN1
tx_data_2[4] => tx_data_2[4].IN1
tx_data_2[5] => tx_data_2[5].IN1
tx_data_2[6] => tx_data_2[6].IN1
tx_data_2[7] => tx_data_2[7].IN1
tx_data_3[0] => tx_data_3[0].IN1
tx_data_3[1] => tx_data_3[1].IN1
tx_data_3[2] => tx_data_3[2].IN1
tx_data_3[3] => tx_data_3[3].IN1
tx_data_3[4] => tx_data_3[4].IN1
tx_data_3[5] => tx_data_3[5].IN1
tx_data_3[6] => tx_data_3[6].IN1
tx_data_3[7] => tx_data_3[7].IN1
tx_data_4[0] => tx_data_4[0].IN1
tx_data_4[1] => tx_data_4[1].IN1
tx_data_4[2] => tx_data_4[2].IN1
tx_data_4[3] => tx_data_4[3].IN1
tx_data_4[4] => tx_data_4[4].IN1
tx_data_4[5] => tx_data_4[5].IN1
tx_data_4[6] => tx_data_4[6].IN1
tx_data_4[7] => tx_data_4[7].IN1
tx_data_5[0] => tx_data_5[0].IN1
tx_data_5[1] => tx_data_5[1].IN1
tx_data_5[2] => tx_data_5[2].IN1
tx_data_5[3] => tx_data_5[3].IN1
tx_data_5[4] => tx_data_5[4].IN1
tx_data_5[5] => tx_data_5[5].IN1
tx_data_5[6] => tx_data_5[6].IN1
tx_data_5[7] => tx_data_5[7].IN1
tx_data_6[0] => tx_data_6[0].IN1
tx_data_6[1] => tx_data_6[1].IN1
tx_data_6[2] => tx_data_6[2].IN1
tx_data_6[3] => tx_data_6[3].IN1
tx_data_6[4] => tx_data_6[4].IN1
tx_data_6[5] => tx_data_6[5].IN1
tx_data_6[6] => tx_data_6[6].IN1
tx_data_6[7] => tx_data_6[7].IN1
tx_data_7[0] => tx_data_7[0].IN1
tx_data_7[1] => tx_data_7[1].IN1
tx_data_7[2] => tx_data_7[2].IN1
tx_data_7[3] => tx_data_7[3].IN1
tx_data_7[4] => tx_data_7[4].IN1
tx_data_7[5] => tx_data_7[5].IN1
tx_data_7[6] => tx_data_7[6].IN1
tx_data_7[7] => tx_data_7[7].IN1
tx_data_8[0] => tx_data_8[0].IN1
tx_data_8[1] => tx_data_8[1].IN1
tx_data_8[2] => tx_data_8[2].IN1
tx_data_8[3] => tx_data_8[3].IN1
tx_data_8[4] => tx_data_8[4].IN1
tx_data_8[5] => tx_data_8[5].IN1
tx_data_8[6] => tx_data_8[6].IN1
tx_data_8[7] => tx_data_8[7].IN1
tx_data_9[0] => tx_data_9[0].IN1
tx_data_9[1] => tx_data_9[1].IN1
tx_data_9[2] => tx_data_9[2].IN1
tx_data_9[3] => tx_data_9[3].IN1
tx_data_9[4] => tx_data_9[4].IN1
tx_data_9[5] => tx_data_9[5].IN1
tx_data_9[6] => tx_data_9[6].IN1
tx_data_9[7] => tx_data_9[7].IN1
tx_data_10[0] => tx_data_10[0].IN1
tx_data_10[1] => tx_data_10[1].IN1
tx_data_10[2] => tx_data_10[2].IN1
tx_data_10[3] => tx_data_10[3].IN1
tx_data_10[4] => tx_data_10[4].IN1
tx_data_10[5] => tx_data_10[5].IN1
tx_data_10[6] => tx_data_10[6].IN1
tx_data_10[7] => tx_data_10[7].IN1
tx_data_11[0] => tx_data_11[0].IN1
tx_data_11[1] => tx_data_11[1].IN1
tx_data_11[2] => tx_data_11[2].IN1
tx_data_11[3] => tx_data_11[3].IN1
tx_data_11[4] => tx_data_11[4].IN1
tx_data_11[5] => tx_data_11[5].IN1
tx_data_11[6] => tx_data_11[6].IN1
tx_data_11[7] => tx_data_11[7].IN1
tx_data_12[0] => tx_data_12[0].IN1
tx_data_12[1] => tx_data_12[1].IN1
tx_data_12[2] => tx_data_12[2].IN1
tx_data_12[3] => tx_data_12[3].IN1
tx_data_12[4] => tx_data_12[4].IN1
tx_data_12[5] => tx_data_12[5].IN1
tx_data_12[6] => tx_data_12[6].IN1
tx_data_12[7] => tx_data_12[7].IN1
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_next <= tx_next.DB_MAX_OUTPUT_PORT_TYPE
bus_off_on <= node_bus_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
go_overload_frame <= go_overload_frame.DB_MAX_OUTPUT_PORT_TYPE
go_error_frame <= go_error_frame.DB_MAX_OUTPUT_PORT_TYPE
go_tx <= go_tx.DB_MAX_OUTPUT_PORT_TYPE
send_ack <= send_ack.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_crc:i_can_crc_rx
clk => crc[0]~reg0.CLK
clk => crc[1]~reg0.CLK
clk => crc[2]~reg0.CLK
clk => crc[3]~reg0.CLK
clk => crc[4]~reg0.CLK
clk => crc[5]~reg0.CLK
clk => crc[6]~reg0.CLK
clk => crc[7]~reg0.CLK
clk => crc[8]~reg0.CLK
clk => crc[9]~reg0.CLK
clk => crc[10]~reg0.CLK
clk => crc[11]~reg0.CLK
clk => crc[12]~reg0.CLK
clk => crc[13]~reg0.CLK
clk => crc[14]~reg0.CLK
data => crc_next.IN1
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
crc[0] <= crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[1] <= crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[2] <= crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[3] <= crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[4] <= crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[5] <= crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[6] <= crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[7] <= crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[8] <= crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[9] <= crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[10] <= crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[11] <= crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[12] <= crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[13] <= crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[14] <= crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_acf:i_can_acf
clk => id_ok~reg0.CLK
rst => id_ok~reg0.ACLR
id[0] => match_sf_ext.IN0
id[0] => match_df_std.IN0
id[0] => match_df_std.IN0
id[1] => match_sf_ext.IN0
id[1] => match_df_std.IN0
id[1] => match_df_std.IN0
id[2] => match_sf_ext.IN0
id[2] => match_df_std.IN0
id[2] => match_df_std.IN0
id[3] => match.IN0
id[3] => match_sf_ext.IN0
id[3] => match_df_std.IN0
id[4] => match.IN0
id[4] => match_sf_ext.IN0
id[4] => match_df_std.IN0
id[5] => match.IN0
id[5] => match_sf_ext.IN0
id[5] => match_df_std.IN0
id[6] => match.IN0
id[6] => match_sf_ext.IN0
id[6] => match_df_std.IN0
id[7] => match.IN0
id[7] => match_sf_ext.IN0
id[7] => match_df_std.IN0
id[8] => match.IN0
id[8] => match_sf_ext.IN0
id[8] => match_df_std.IN0
id[9] => match.IN0
id[9] => match_sf_ext.IN0
id[9] => match_df_std.IN0
id[10] => match.IN0
id[10] => match_sf_ext.IN0
id[10] => match_df_std.IN0
id[11] => match_sf_ext.IN0
id[12] => match_sf_ext.IN0
id[13] => match_df_ext.IN0
id[13] => match_df_ext.IN0
id[14] => match_df_ext.IN0
id[14] => match_df_ext.IN0
id[15] => match_df_ext.IN0
id[15] => match_df_ext.IN0
id[16] => match_df_ext.IN0
id[16] => match_df_ext.IN0
id[17] => match_df_ext.IN0
id[17] => match_df_ext.IN0
id[18] => match_df_ext.IN0
id[18] => match_df_ext.IN0
id[19] => match_df_ext.IN0
id[19] => match_df_ext.IN0
id[20] => match_df_ext.IN0
id[20] => match_df_ext.IN0
id[21] => match_df_ext.IN0
id[21] => match_df_ext.IN0
id[22] => match_df_ext.IN0
id[22] => match_df_ext.IN0
id[23] => match_df_ext.IN0
id[23] => match_df_ext.IN0
id[24] => match_df_ext.IN0
id[24] => match_df_ext.IN0
id[25] => match_df_ext.IN0
id[25] => match_df_ext.IN0
id[26] => match_df_ext.IN0
id[26] => match_df_ext.IN0
id[27] => match_df_ext.IN0
id[27] => match_df_ext.IN0
id[28] => match_df_ext.IN0
id[28] => match_df_ext.IN0
reset_mode => always0.IN0
acceptance_filter_mode => id_ok.OUTPUTSELECT
extended_mode => id_ok.OUTPUTSELECT
acceptance_code_0[0] => match.IN1
acceptance_code_0[0] => match_df_ext.IN1
acceptance_code_0[1] => match.IN1
acceptance_code_0[1] => match_df_ext.IN1
acceptance_code_0[2] => match.IN1
acceptance_code_0[2] => match_df_ext.IN1
acceptance_code_0[3] => match.IN1
acceptance_code_0[3] => match_df_ext.IN1
acceptance_code_0[4] => match.IN1
acceptance_code_0[4] => match_df_ext.IN1
acceptance_code_0[5] => match.IN1
acceptance_code_0[5] => match_df_ext.IN1
acceptance_code_0[6] => match.IN1
acceptance_code_0[6] => match_df_ext.IN1
acceptance_code_0[7] => match.IN1
acceptance_code_0[7] => match_df_ext.IN1
acceptance_code_1[0] => match_df_std.IN0
acceptance_code_1[0] => match_df_ext.IN1
acceptance_code_1[1] => match_df_std.IN0
acceptance_code_1[1] => match_df_ext.IN1
acceptance_code_1[2] => match_df_std.IN0
acceptance_code_1[2] => match_df_ext.IN1
acceptance_code_1[3] => match_df_std.IN0
acceptance_code_1[3] => match_df_ext.IN1
acceptance_code_1[4] => match_df_std.IN0
acceptance_code_1[4] => match_df_ext.IN1
acceptance_code_1[5] => match_df_std.IN1
acceptance_code_1[5] => match_df_ext.IN1
acceptance_code_1[6] => match_df_std.IN1
acceptance_code_1[6] => match_df_ext.IN1
acceptance_code_1[7] => match_df_std.IN1
acceptance_code_1[7] => match_df_ext.IN1
acceptance_code_2[0] => match_sf_std.IN0
acceptance_code_2[0] => match_sf_ext.IN1
acceptance_code_2[0] => match_df_std.IN1
acceptance_code_2[0] => match_df_ext.IN1
acceptance_code_2[1] => match_sf_std.IN0
acceptance_code_2[1] => match_sf_ext.IN1
acceptance_code_2[1] => match_df_std.IN1
acceptance_code_2[1] => match_df_ext.IN1
acceptance_code_2[2] => match_sf_std.IN0
acceptance_code_2[2] => match_sf_ext.IN1
acceptance_code_2[2] => match_df_std.IN1
acceptance_code_2[2] => match_df_ext.IN1
acceptance_code_2[3] => match_sf_std.IN0
acceptance_code_2[3] => match_sf_ext.IN1
acceptance_code_2[3] => match_df_std.IN1
acceptance_code_2[3] => match_df_ext.IN1
acceptance_code_2[4] => match_sf_std.IN0
acceptance_code_2[4] => match_sf_ext.IN1
acceptance_code_2[4] => match_df_std.IN1
acceptance_code_2[4] => match_df_ext.IN1
acceptance_code_2[5] => match_sf_std.IN0
acceptance_code_2[5] => match_sf_ext.IN1
acceptance_code_2[5] => match_df_std.IN1
acceptance_code_2[5] => match_df_ext.IN1
acceptance_code_2[6] => match_sf_std.IN0
acceptance_code_2[6] => match_sf_ext.IN1
acceptance_code_2[6] => match_df_std.IN1
acceptance_code_2[6] => match_df_ext.IN1
acceptance_code_2[7] => match_sf_std.IN0
acceptance_code_2[7] => match_sf_ext.IN1
acceptance_code_2[7] => match_df_std.IN1
acceptance_code_2[7] => match_df_ext.IN1
acceptance_code_3[0] => match_sf_std.IN0
acceptance_code_3[0] => match_df_std.IN0
acceptance_code_3[0] => match_df_ext.IN1
acceptance_code_3[1] => match_sf_std.IN0
acceptance_code_3[1] => match_df_std.IN0
acceptance_code_3[1] => match_df_ext.IN1
acceptance_code_3[2] => match_sf_std.IN0
acceptance_code_3[2] => match_sf_ext.IN0
acceptance_code_3[2] => match_df_std.IN0
acceptance_code_3[2] => match_df_ext.IN1
acceptance_code_3[3] => match_sf_std.IN0
acceptance_code_3[3] => match_sf_ext.IN1
acceptance_code_3[3] => match_df_std.IN0
acceptance_code_3[3] => match_df_ext.IN1
acceptance_code_3[4] => match_sf_std.IN0
acceptance_code_3[4] => match_sf_ext.IN1
acceptance_code_3[4] => match_df_std.IN0
acceptance_code_3[4] => match_df_ext.IN1
acceptance_code_3[5] => match_sf_std.IN0
acceptance_code_3[5] => match_sf_ext.IN1
acceptance_code_3[5] => match_df_std.IN1
acceptance_code_3[5] => match_df_ext.IN1
acceptance_code_3[6] => match_sf_std.IN0
acceptance_code_3[6] => match_sf_ext.IN1
acceptance_code_3[6] => match_df_std.IN1
acceptance_code_3[6] => match_df_ext.IN1
acceptance_code_3[7] => match_sf_std.IN0
acceptance_code_3[7] => match_sf_ext.IN1
acceptance_code_3[7] => match_df_std.IN1
acceptance_code_3[7] => match_df_ext.IN1
acceptance_mask_0[0] => match.IN1
acceptance_mask_0[0] => match_df_ext.IN1
acceptance_mask_0[1] => match.IN1
acceptance_mask_0[1] => match_df_ext.IN1
acceptance_mask_0[2] => match.IN1
acceptance_mask_0[2] => match_df_ext.IN1
acceptance_mask_0[3] => match.IN1
acceptance_mask_0[3] => match_df_ext.IN1
acceptance_mask_0[4] => match.IN1
acceptance_mask_0[4] => match_df_ext.IN1
acceptance_mask_0[5] => match.IN1
acceptance_mask_0[5] => match_df_ext.IN1
acceptance_mask_0[6] => match.IN1
acceptance_mask_0[6] => match_df_ext.IN1
acceptance_mask_0[7] => match.IN1
acceptance_mask_0[7] => match_df_ext.IN1
acceptance_mask_1[0] => match_df_std.IN1
acceptance_mask_1[0] => match_df_ext.IN1
acceptance_mask_1[1] => match_df_std.IN1
acceptance_mask_1[1] => match_df_ext.IN1
acceptance_mask_1[2] => match_df_std.IN1
acceptance_mask_1[2] => match_df_ext.IN1
acceptance_mask_1[3] => match_df_std.IN1
acceptance_mask_1[3] => match_df_ext.IN1
acceptance_mask_1[4] => match_df_std.IN1
acceptance_mask_1[4] => match_df_ext.IN1
acceptance_mask_1[5] => match_df_std.IN1
acceptance_mask_1[5] => match_df_ext.IN1
acceptance_mask_1[6] => match_df_std.IN1
acceptance_mask_1[6] => match_df_ext.IN1
acceptance_mask_1[7] => match_df_std.IN1
acceptance_mask_1[7] => match_df_ext.IN1
acceptance_mask_2[0] => match_sf_std.IN1
acceptance_mask_2[0] => match_sf_ext.IN1
acceptance_mask_2[0] => match_df_std.IN1
acceptance_mask_2[0] => match_df_ext.IN1
acceptance_mask_2[1] => match_sf_std.IN1
acceptance_mask_2[1] => match_sf_ext.IN1
acceptance_mask_2[1] => match_df_std.IN1
acceptance_mask_2[1] => match_df_ext.IN1
acceptance_mask_2[2] => match_sf_std.IN1
acceptance_mask_2[2] => match_sf_ext.IN1
acceptance_mask_2[2] => match_df_std.IN1
acceptance_mask_2[2] => match_df_ext.IN1
acceptance_mask_2[3] => match_sf_std.IN1
acceptance_mask_2[3] => match_sf_ext.IN1
acceptance_mask_2[3] => match_df_std.IN1
acceptance_mask_2[3] => match_df_ext.IN1
acceptance_mask_2[4] => match_sf_std.IN1
acceptance_mask_2[4] => match_sf_ext.IN1
acceptance_mask_2[4] => match_df_std.IN1
acceptance_mask_2[4] => match_df_ext.IN1
acceptance_mask_2[5] => match_sf_std.IN1
acceptance_mask_2[5] => match_sf_ext.IN1
acceptance_mask_2[5] => match_df_std.IN1
acceptance_mask_2[5] => match_df_ext.IN1
acceptance_mask_2[6] => match_sf_std.IN1
acceptance_mask_2[6] => match_sf_ext.IN1
acceptance_mask_2[6] => match_df_std.IN1
acceptance_mask_2[6] => match_df_ext.IN1
acceptance_mask_2[7] => match_sf_std.IN1
acceptance_mask_2[7] => match_sf_ext.IN1
acceptance_mask_2[7] => match_df_std.IN1
acceptance_mask_2[7] => match_df_ext.IN1
acceptance_mask_3[0] => match_sf_std.IN1
acceptance_mask_3[0] => match_df_std.IN1
acceptance_mask_3[0] => match_df_ext.IN1
acceptance_mask_3[1] => match_sf_std.IN1
acceptance_mask_3[1] => match_df_std.IN1
acceptance_mask_3[1] => match_df_ext.IN1
acceptance_mask_3[2] => match_sf_std.IN1
acceptance_mask_3[2] => match_sf_ext.IN1
acceptance_mask_3[2] => match_df_std.IN1
acceptance_mask_3[2] => match_df_ext.IN1
acceptance_mask_3[3] => match_sf_std.IN1
acceptance_mask_3[3] => match_sf_ext.IN1
acceptance_mask_3[3] => match_df_std.IN1
acceptance_mask_3[3] => match_df_ext.IN1
acceptance_mask_3[4] => match_sf_std.IN1
acceptance_mask_3[4] => match_sf_ext.IN1
acceptance_mask_3[4] => match_df_std.IN1
acceptance_mask_3[4] => match_df_ext.IN1
acceptance_mask_3[5] => match_sf_std.IN1
acceptance_mask_3[5] => match_sf_ext.IN1
acceptance_mask_3[5] => match_df_std.IN1
acceptance_mask_3[5] => match_df_ext.IN1
acceptance_mask_3[6] => match_sf_std.IN1
acceptance_mask_3[6] => match_sf_ext.IN1
acceptance_mask_3[6] => match_df_std.IN1
acceptance_mask_3[6] => match_df_ext.IN1
acceptance_mask_3[7] => match_sf_std.IN1
acceptance_mask_3[7] => match_sf_ext.IN1
acceptance_mask_3[7] => match_df_std.IN1
acceptance_mask_3[7] => match_df_ext.IN1
go_rx_crc_lim => id_ok.OUTPUTSELECT
go_rx_inter => always0.IN1
go_error_frame => always0.IN1
data0[0] => match_sf_std.IN1
data0[0] => match_df_std.IN1
data0[1] => match_sf_std.IN1
data0[1] => match_df_std.IN1
data0[2] => match_sf_std.IN1
data0[2] => match_df_std.IN1
data0[3] => match_sf_std.IN1
data0[3] => match_df_std.IN1
data0[4] => match_sf_std.IN1
data0[4] => match_df_std.IN1
data0[5] => match_sf_std.IN1
data0[5] => match_df_std.IN1
data0[6] => match_sf_std.IN1
data0[6] => match_df_std.IN1
data0[7] => match_sf_std.IN1
data0[7] => match_df_std.IN1
data1[0] => match_sf_std.IN1
data1[1] => match_sf_std.IN1
data1[2] => match_sf_std.IN1
data1[3] => match_sf_std.IN1
data1[4] => match_sf_std.IN1
data1[5] => match_sf_std.IN1
data1[6] => match_sf_std.IN1
data1[7] => match_sf_std.IN1
rtr1 => match_df_std.IN1
rtr1 => match_df_std.IN1
rtr2 => match_sf_ext.IN1
ide => id_ok.OUTPUTSELECT
ide => id_ok.OUTPUTSELECT
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
id_ok <= id_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_fifo:i_can_fifo
clk => fifo.we_a.CLK
clk => fifo.waddr_a[5].CLK
clk => fifo.waddr_a[4].CLK
clk => fifo.waddr_a[3].CLK
clk => fifo.waddr_a[2].CLK
clk => fifo.waddr_a[1].CLK
clk => fifo.waddr_a[0].CLK
clk => fifo.data_a[7].CLK
clk => fifo.data_a[6].CLK
clk => fifo.data_a[5].CLK
clk => fifo.data_a[4].CLK
clk => fifo.data_a[3].CLK
clk => fifo.data_a[2].CLK
clk => fifo.data_a[1].CLK
clk => fifo.data_a[0].CLK
clk => length_fifo.we_a.CLK
clk => length_fifo.waddr_a[5].CLK
clk => length_fifo.waddr_a[4].CLK
clk => length_fifo.waddr_a[3].CLK
clk => length_fifo.waddr_a[2].CLK
clk => length_fifo.waddr_a[1].CLK
clk => length_fifo.waddr_a[0].CLK
clk => length_fifo.data_a[3].CLK
clk => length_fifo.data_a[2].CLK
clk => length_fifo.data_a[1].CLK
clk => length_fifo.data_a[0].CLK
clk => overrun_info.we_a.CLK
clk => overrun_info.waddr_a[5].CLK
clk => overrun_info.waddr_a[4].CLK
clk => overrun_info.waddr_a[3].CLK
clk => overrun_info.waddr_a[2].CLK
clk => overrun_info.waddr_a[1].CLK
clk => overrun_info.waddr_a[0].CLK
clk => overrun_info.data_a.CLK
clk => initialize_memories.CLK
clk => info_cnt[0]~reg0.CLK
clk => info_cnt[1]~reg0.CLK
clk => info_cnt[2]~reg0.CLK
clk => info_cnt[3]~reg0.CLK
clk => info_cnt[4]~reg0.CLK
clk => info_cnt[5]~reg0.CLK
clk => info_cnt[6]~reg0.CLK
clk => fifo_cnt[0].CLK
clk => fifo_cnt[1].CLK
clk => fifo_cnt[2].CLK
clk => fifo_cnt[3].CLK
clk => fifo_cnt[4].CLK
clk => fifo_cnt[5].CLK
clk => fifo_cnt[6].CLK
clk => latch_overrun.CLK
clk => wr_pointer[0].CLK
clk => wr_pointer[1].CLK
clk => wr_pointer[2].CLK
clk => wr_pointer[3].CLK
clk => wr_pointer[4].CLK
clk => wr_pointer[5].CLK
clk => rd_pointer[0].CLK
clk => rd_pointer[1].CLK
clk => rd_pointer[2].CLK
clk => rd_pointer[3].CLK
clk => rd_pointer[4].CLK
clk => rd_pointer[5].CLK
clk => rd_info_pointer[0].CLK
clk => rd_info_pointer[1].CLK
clk => rd_info_pointer[2].CLK
clk => rd_info_pointer[3].CLK
clk => rd_info_pointer[4].CLK
clk => rd_info_pointer[5].CLK
clk => wr_info_pointer[0].CLK
clk => wr_info_pointer[1].CLK
clk => wr_info_pointer[2].CLK
clk => wr_info_pointer[3].CLK
clk => wr_info_pointer[4].CLK
clk => wr_info_pointer[5].CLK
clk => len_cnt[0].CLK
clk => len_cnt[1].CLK
clk => len_cnt[2].CLK
clk => len_cnt[3].CLK
clk => wr_q.CLK
clk => fifo.CLK0
clk => length_fifo.CLK0
clk => overrun_info.CLK0
rst => initialize_memories.PRESET
rst => info_cnt[0]~reg0.ACLR
rst => info_cnt[1]~reg0.ACLR
rst => info_cnt[2]~reg0.ACLR
rst => info_cnt[3]~reg0.ACLR
rst => info_cnt[4]~reg0.ACLR
rst => info_cnt[5]~reg0.ACLR
rst => info_cnt[6]~reg0.ACLR
rst => fifo_cnt[0].ACLR
rst => fifo_cnt[1].ACLR
rst => fifo_cnt[2].ACLR
rst => fifo_cnt[3].ACLR
rst => fifo_cnt[4].ACLR
rst => fifo_cnt[5].ACLR
rst => fifo_cnt[6].ACLR
rst => latch_overrun.ACLR
rst => wr_pointer[0].ACLR
rst => wr_pointer[1].ACLR
rst => wr_pointer[2].ACLR
rst => wr_pointer[3].ACLR
rst => wr_pointer[4].ACLR
rst => wr_pointer[5].ACLR
rst => rd_pointer[0].ACLR
rst => rd_pointer[1].ACLR
rst => rd_pointer[2].ACLR
rst => rd_pointer[3].ACLR
rst => rd_pointer[4].ACLR
rst => rd_pointer[5].ACLR
rst => rd_info_pointer[0].ACLR
rst => rd_info_pointer[1].ACLR
rst => rd_info_pointer[2].ACLR
rst => rd_info_pointer[3].ACLR
rst => rd_info_pointer[4].ACLR
rst => rd_info_pointer[5].ACLR
rst => wr_info_pointer[0].ACLR
rst => wr_info_pointer[1].ACLR
rst => wr_info_pointer[2].ACLR
rst => wr_info_pointer[3].ACLR
rst => wr_info_pointer[4].ACLR
rst => wr_info_pointer[5].ACLR
rst => len_cnt[0].ACLR
rst => len_cnt[1].ACLR
rst => len_cnt[2].ACLR
rst => len_cnt[3].ACLR
rst => wr_q.ACLR
wr => wr_q.DATAA
wr => always1.IN1
wr => always6.IN1
wr => always7.IN0
wr => always7.IN0
wr => write_length_info.IN1
wr => always7.IN0
data_in[0] => fifo.data_a[0].DATAIN
data_in[0] => fifo.DATAIN
data_in[1] => fifo.data_a[1].DATAIN
data_in[1] => fifo.DATAIN1
data_in[2] => fifo.data_a[2].DATAIN
data_in[2] => fifo.DATAIN2
data_in[3] => fifo.data_a[3].DATAIN
data_in[3] => fifo.DATAIN3
data_in[4] => fifo.data_a[4].DATAIN
data_in[4] => fifo.DATAIN4
data_in[5] => fifo.data_a[5].DATAIN
data_in[5] => fifo.DATAIN5
data_in[6] => fifo.data_a[6].DATAIN
data_in[6] => fifo.DATAIN6
data_in[7] => fifo.data_a[7].DATAIN
data_in[7] => fifo.DATAIN7
addr[0] => Add11.IN6
addr[0] => Add13.IN6
addr[1] => Add11.IN5
addr[1] => Add13.IN5
addr[2] => Add11.IN4
addr[2] => Add12.IN8
addr[3] => Add11.IN3
addr[3] => Add12.IN7
addr[4] => Add10.IN4
addr[4] => Add12.IN6
addr[5] => Add10.IN3
addr[5] => Add12.IN5
data_out[0] <= fifo.DATAOUT
data_out[1] <= fifo.DATAOUT1
data_out[2] <= fifo.DATAOUT2
data_out[3] <= fifo.DATAOUT3
data_out[4] <= fifo.DATAOUT4
data_out[5] <= fifo.DATAOUT5
data_out[6] <= fifo.DATAOUT6
data_out[7] <= fifo.DATAOUT7
fifo_selected => ~NO_FANOUT~
reset_mode => wr_q.OUTPUTSELECT
reset_mode => always1.IN1
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
release_buffer => always3.IN1
release_buffer => always4.IN1
release_buffer => always7.IN1
release_buffer => always7.IN1
release_buffer => always8.IN1
release_buffer => always8.IN1
release_buffer => always7.IN1
extended_mode => read_address[5].OUTPUTSELECT
extended_mode => read_address[4].OUTPUTSELECT
extended_mode => read_address[3].OUTPUTSELECT
extended_mode => read_address[2].OUTPUTSELECT
extended_mode => read_address[1].OUTPUTSELECT
extended_mode => read_address[0].OUTPUTSELECT
overrun <= overrun_info.DATAOUT
info_empty <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[0] <= info_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[1] <= info_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[2] <= info_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[3] <= info_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[4] <= info_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[5] <= info_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[6] <= info_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_0
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_1
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_2
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_3
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_4
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_5
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_6
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_7
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_8
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_9
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_10
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_11
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_12
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_calculated_crc0
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst1|can_bsp:i_can_bsp|can_ibo:i_calculated_crc1
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|CanBusDecoder:inst8
Address[0] => LessThan0.IN64
Address[0] => LessThan1.IN64
Address[0] => LessThan2.IN64
Address[0] => LessThan3.IN64
Address[1] => LessThan0.IN63
Address[1] => LessThan1.IN63
Address[1] => LessThan2.IN63
Address[1] => LessThan3.IN63
Address[2] => LessThan0.IN62
Address[2] => LessThan1.IN62
Address[2] => LessThan2.IN62
Address[2] => LessThan3.IN62
Address[3] => LessThan0.IN61
Address[3] => LessThan1.IN61
Address[3] => LessThan2.IN61
Address[3] => LessThan3.IN61
Address[4] => LessThan0.IN60
Address[4] => LessThan1.IN60
Address[4] => LessThan2.IN60
Address[4] => LessThan3.IN60
Address[5] => LessThan0.IN59
Address[5] => LessThan1.IN59
Address[5] => LessThan2.IN59
Address[5] => LessThan3.IN59
Address[6] => LessThan0.IN58
Address[6] => LessThan1.IN58
Address[6] => LessThan2.IN58
Address[6] => LessThan3.IN58
Address[7] => LessThan0.IN57
Address[7] => LessThan1.IN57
Address[7] => LessThan2.IN57
Address[7] => LessThan3.IN57
Address[8] => LessThan0.IN56
Address[8] => LessThan1.IN56
Address[8] => LessThan2.IN56
Address[8] => LessThan3.IN56
Address[9] => LessThan0.IN55
Address[9] => LessThan1.IN55
Address[9] => LessThan2.IN55
Address[9] => LessThan3.IN55
Address[10] => LessThan0.IN54
Address[10] => LessThan1.IN54
Address[10] => LessThan2.IN54
Address[10] => LessThan3.IN54
Address[11] => LessThan0.IN53
Address[11] => LessThan1.IN53
Address[11] => LessThan2.IN53
Address[11] => LessThan3.IN53
Address[12] => LessThan0.IN52
Address[12] => LessThan1.IN52
Address[12] => LessThan2.IN52
Address[12] => LessThan3.IN52
Address[13] => LessThan0.IN51
Address[13] => LessThan1.IN51
Address[13] => LessThan2.IN51
Address[13] => LessThan3.IN51
Address[14] => LessThan0.IN50
Address[14] => LessThan1.IN50
Address[14] => LessThan2.IN50
Address[14] => LessThan3.IN50
Address[15] => LessThan0.IN49
Address[15] => LessThan1.IN49
Address[15] => LessThan2.IN49
Address[15] => LessThan3.IN49
Address[16] => LessThan0.IN48
Address[16] => LessThan1.IN48
Address[16] => LessThan2.IN48
Address[16] => LessThan3.IN48
Address[17] => LessThan0.IN47
Address[17] => LessThan1.IN47
Address[17] => LessThan2.IN47
Address[17] => LessThan3.IN47
Address[18] => LessThan0.IN46
Address[18] => LessThan1.IN46
Address[18] => LessThan2.IN46
Address[18] => LessThan3.IN46
Address[19] => LessThan0.IN45
Address[19] => LessThan1.IN45
Address[19] => LessThan2.IN45
Address[19] => LessThan3.IN45
Address[20] => LessThan0.IN44
Address[20] => LessThan1.IN44
Address[20] => LessThan2.IN44
Address[20] => LessThan3.IN44
Address[21] => LessThan0.IN43
Address[21] => LessThan1.IN43
Address[21] => LessThan2.IN43
Address[21] => LessThan3.IN43
Address[22] => LessThan0.IN42
Address[22] => LessThan1.IN42
Address[22] => LessThan2.IN42
Address[22] => LessThan3.IN42
Address[23] => LessThan0.IN41
Address[23] => LessThan1.IN41
Address[23] => LessThan2.IN41
Address[23] => LessThan3.IN41
Address[24] => LessThan0.IN40
Address[24] => LessThan1.IN40
Address[24] => LessThan2.IN40
Address[24] => LessThan3.IN40
Address[25] => LessThan0.IN39
Address[25] => LessThan1.IN39
Address[25] => LessThan2.IN39
Address[25] => LessThan3.IN39
Address[26] => LessThan0.IN38
Address[26] => LessThan1.IN38
Address[26] => LessThan2.IN38
Address[26] => LessThan3.IN38
Address[27] => LessThan0.IN37
Address[27] => LessThan1.IN37
Address[27] => LessThan2.IN37
Address[27] => LessThan3.IN37
Address[28] => LessThan0.IN36
Address[28] => LessThan1.IN36
Address[28] => LessThan2.IN36
Address[28] => LessThan3.IN36
Address[29] => LessThan0.IN35
Address[29] => LessThan1.IN35
Address[29] => LessThan2.IN35
Address[29] => LessThan3.IN35
Address[30] => LessThan0.IN34
Address[30] => LessThan1.IN34
Address[30] => LessThan2.IN34
Address[30] => LessThan3.IN34
Address[31] => LessThan0.IN33
Address[31] => LessThan1.IN33
Address[31] => LessThan2.IN33
Address[31] => LessThan3.IN33
CanBusSelect_H => ~NO_FANOUT~
AS_L => ~NO_FANOUT~
CAN_Enable0_H <= process_0.DB_MAX_OUTPUT_PORT_TYPE
CAN_Enable1_H <= CAN_Enable1_H.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2
wb_clk_i => wb_ack_o~reg0.CLK
wb_clk_i => cs_ack3.CLK
wb_clk_i => cs_ack2.CLK
wb_clk_i => cs_ack1.CLK
wb_rst_i => rst.IN3
wb_dat_i[0] => data_in[0].IN2
wb_dat_i[1] => data_in[1].IN2
wb_dat_i[2] => data_in[2].IN2
wb_dat_i[3] => data_in[3].IN2
wb_dat_i[4] => data_in[4].IN2
wb_dat_i[5] => data_in[5].IN2
wb_dat_i[6] => data_in[6].IN2
wb_dat_i[7] => data_in[7].IN2
wb_dat_o[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
wb_cyc_i => cs_sync1.IN0
wb_stb_i => cs_sync1.IN1
wb_we_i => we.IN1
wb_adr_i[0] => addr[0].IN2
wb_adr_i[1] => addr[1].IN2
wb_adr_i[2] => addr[2].IN2
wb_adr_i[3] => addr[3].IN2
wb_adr_i[4] => addr[4].IN2
wb_adr_i[5] => addr[5].IN2
wb_adr_i[6] => addr[6].IN2
wb_adr_i[7] => addr[7].IN2
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_i => clk_i.IN3
rx_i => rx_sync_tmp.DATAIN
tx_o <= tx_o.DB_MAX_OUTPUT_PORT_TYPE
bus_off_on <= can_bsp:i_can_bsp.bus_off_on
irq_on <= can_registers:i_can_registers.irq_n
clkout_o <= can_registers:i_can_registers.clkout


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers
clk => clk.IN35
rst => rst.IN11
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => read.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => we_rx_err_cnt.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
cs => comb.IN0
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => we_rx_err_cnt.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => read.IN1
addr[0] => Mux0.IN48
addr[0] => Mux1.IN49
addr[0] => Mux2.IN49
addr[0] => Mux3.IN48
addr[0] => Mux4.IN43
addr[0] => Mux5.IN43
addr[0] => Mux6.IN43
addr[0] => Mux7.IN43
addr[0] => Equal0.IN7
addr[0] => Equal1.IN0
addr[0] => Equal2.IN7
addr[0] => Equal3.IN2
addr[0] => Equal4.IN4
addr[0] => Equal5.IN1
addr[0] => Equal6.IN2
addr[0] => Equal7.IN7
addr[0] => Equal8.IN7
addr[0] => Equal9.IN7
addr[0] => Equal10.IN1
addr[0] => Equal11.IN7
addr[0] => Equal12.IN7
addr[0] => Equal13.IN7
addr[0] => Equal14.IN2
addr[0] => Equal15.IN1
addr[0] => Equal16.IN7
addr[0] => Equal17.IN7
addr[0] => Equal18.IN2
addr[0] => Equal19.IN2
addr[0] => Equal20.IN7
addr[0] => Equal21.IN7
addr[0] => Equal22.IN3
addr[0] => Equal23.IN2
addr[0] => Equal24.IN7
addr[0] => Equal25.IN7
addr[0] => Equal26.IN1
addr[0] => Equal27.IN3
addr[0] => Equal28.IN7
addr[0] => Equal29.IN7
addr[0] => Equal30.IN2
addr[0] => Equal31.IN2
addr[0] => Equal32.IN7
addr[0] => Equal33.IN3
addr[0] => Equal34.IN7
addr[0] => Equal35.IN7
addr[0] => Equal36.IN2
addr[0] => Equal37.IN7
addr[0] => Equal38.IN3
addr[0] => Equal39.IN1
addr[0] => Equal40.IN7
addr[0] => Equal41.IN2
addr[0] => Equal42.IN2
addr[0] => Equal43.IN7
addr[0] => Equal44.IN3
addr[1] => Mux0.IN47
addr[1] => Mux1.IN48
addr[1] => Mux2.IN48
addr[1] => Mux3.IN47
addr[1] => Mux4.IN42
addr[1] => Mux5.IN42
addr[1] => Mux6.IN42
addr[1] => Mux7.IN42
addr[1] => Equal0.IN6
addr[1] => Equal1.IN7
addr[1] => Equal2.IN1
addr[1] => Equal3.IN1
addr[1] => Equal4.IN3
addr[1] => Equal5.IN0
addr[1] => Equal6.IN1
addr[1] => Equal7.IN6
addr[1] => Equal8.IN6
addr[1] => Equal9.IN6
addr[1] => Equal10.IN7
addr[1] => Equal11.IN6
addr[1] => Equal12.IN1
addr[1] => Equal13.IN6
addr[1] => Equal14.IN1
addr[1] => Equal15.IN7
addr[1] => Equal16.IN6
addr[1] => Equal17.IN1
addr[1] => Equal18.IN7
addr[1] => Equal19.IN1
addr[1] => Equal20.IN2
addr[1] => Equal21.IN6
addr[1] => Equal22.IN2
addr[1] => Equal23.IN7
addr[1] => Equal24.IN6
addr[1] => Equal25.IN2
addr[1] => Equal26.IN7
addr[1] => Equal27.IN2
addr[1] => Equal28.IN1
addr[1] => Equal29.IN6
addr[1] => Equal30.IN1
addr[1] => Equal31.IN7
addr[1] => Equal32.IN2
addr[1] => Equal33.IN2
addr[1] => Equal34.IN6
addr[1] => Equal35.IN6
addr[1] => Equal36.IN7
addr[1] => Equal37.IN2
addr[1] => Equal38.IN2
addr[1] => Equal39.IN7
addr[1] => Equal40.IN1
addr[1] => Equal41.IN1
addr[1] => Equal42.IN7
addr[1] => Equal43.IN2
addr[1] => Equal44.IN2
addr[2] => Mux0.IN46
addr[2] => Mux1.IN47
addr[2] => Mux2.IN47
addr[2] => Mux3.IN46
addr[2] => Mux4.IN41
addr[2] => Mux5.IN41
addr[2] => Mux6.IN41
addr[2] => Mux7.IN41
addr[2] => Equal0.IN5
addr[2] => Equal1.IN6
addr[2] => Equal2.IN0
addr[2] => Equal3.IN0
addr[2] => Equal4.IN2
addr[2] => Equal5.IN7
addr[2] => Equal6.IN7
addr[2] => Equal7.IN1
addr[2] => Equal8.IN0
addr[2] => Equal9.IN5
addr[2] => Equal10.IN0
addr[2] => Equal11.IN1
addr[2] => Equal12.IN6
addr[2] => Equal13.IN5
addr[2] => Equal14.IN7
addr[2] => Equal15.IN6
addr[2] => Equal16.IN1
addr[2] => Equal17.IN6
addr[2] => Equal18.IN1
addr[2] => Equal19.IN7
addr[2] => Equal20.IN1
addr[2] => Equal21.IN1
addr[2] => Equal22.IN1
addr[2] => Equal23.IN1
addr[2] => Equal24.IN5
addr[2] => Equal25.IN1
addr[2] => Equal26.IN6
addr[2] => Equal27.IN1
addr[2] => Equal28.IN6
addr[2] => Equal29.IN5
addr[2] => Equal30.IN7
addr[2] => Equal31.IN6
addr[2] => Equal32.IN6
addr[2] => Equal33.IN7
addr[2] => Equal34.IN2
addr[2] => Equal35.IN0
addr[2] => Equal36.IN1
addr[2] => Equal37.IN1
addr[2] => Equal38.IN1
addr[2] => Equal39.IN6
addr[2] => Equal40.IN6
addr[2] => Equal41.IN7
addr[2] => Equal42.IN1
addr[2] => Equal43.IN1
addr[2] => Equal44.IN1
addr[3] => Mux0.IN45
addr[3] => Mux1.IN46
addr[3] => Mux2.IN46
addr[3] => Mux3.IN45
addr[3] => Mux4.IN40
addr[3] => Mux5.IN40
addr[3] => Mux6.IN40
addr[3] => Mux7.IN40
addr[3] => Equal0.IN4
addr[3] => Equal1.IN5
addr[3] => Equal2.IN6
addr[3] => Equal3.IN7
addr[3] => Equal4.IN1
addr[3] => Equal5.IN6
addr[3] => Equal6.IN0
addr[3] => Equal7.IN0
addr[3] => Equal8.IN5
addr[3] => Equal9.IN4
addr[3] => Equal10.IN6
addr[3] => Equal11.IN5
addr[3] => Equal12.IN0
addr[3] => Equal13.IN4
addr[3] => Equal14.IN0
addr[3] => Equal15.IN5
addr[3] => Equal16.IN0
addr[3] => Equal17.IN5
addr[3] => Equal18.IN0
addr[3] => Equal19.IN6
addr[3] => Equal20.IN0
addr[3] => Equal21.IN5
addr[3] => Equal22.IN0
addr[3] => Equal23.IN6
addr[3] => Equal24.IN4
addr[3] => Equal25.IN6
addr[3] => Equal26.IN5
addr[3] => Equal27.IN7
addr[3] => Equal28.IN5
addr[3] => Equal29.IN1
addr[3] => Equal30.IN6
addr[3] => Equal31.IN1
addr[3] => Equal32.IN1
addr[3] => Equal33.IN1
addr[3] => Equal34.IN1
addr[3] => Equal35.IN5
addr[3] => Equal36.IN0
addr[3] => Equal37.IN0
addr[3] => Equal38.IN0
addr[3] => Equal39.IN5
addr[3] => Equal40.IN5
addr[3] => Equal41.IN6
addr[3] => Equal42.IN6
addr[3] => Equal43.IN6
addr[3] => Equal44.IN7
addr[4] => Mux0.IN44
addr[4] => Mux1.IN45
addr[4] => Mux2.IN45
addr[4] => Mux3.IN44
addr[4] => Mux4.IN39
addr[4] => Mux5.IN39
addr[4] => Mux6.IN39
addr[4] => Mux7.IN39
addr[4] => Equal0.IN3
addr[4] => Equal1.IN4
addr[4] => Equal2.IN5
addr[4] => Equal3.IN6
addr[4] => Equal4.IN0
addr[4] => Equal5.IN5
addr[4] => Equal6.IN6
addr[4] => Equal7.IN5
addr[4] => Equal8.IN4
addr[4] => Equal9.IN0
addr[4] => Equal10.IN5
addr[4] => Equal11.IN0
addr[4] => Equal12.IN5
addr[4] => Equal13.IN0
addr[4] => Equal14.IN6
addr[4] => Equal15.IN0
addr[4] => Equal16.IN5
addr[4] => Equal17.IN0
addr[4] => Equal18.IN6
addr[4] => Equal19.IN0
addr[4] => Equal20.IN6
addr[4] => Equal21.IN0
addr[4] => Equal22.IN7
addr[4] => Equal23.IN0
addr[4] => Equal24.IN0
addr[4] => Equal25.IN0
addr[4] => Equal26.IN0
addr[4] => Equal27.IN0
addr[4] => Equal28.IN0
addr[4] => Equal29.IN0
addr[4] => Equal30.IN0
addr[4] => Equal31.IN0
addr[4] => Equal32.IN0
addr[4] => Equal33.IN0
addr[4] => Equal34.IN0
addr[4] => Equal35.IN4
addr[4] => Equal36.IN6
addr[4] => Equal37.IN6
addr[4] => Equal38.IN7
addr[4] => Equal39.IN0
addr[4] => Equal40.IN0
addr[4] => Equal41.IN0
addr[4] => Equal42.IN0
addr[4] => Equal43.IN0
addr[4] => Equal44.IN0
addr[5] => Equal0.IN2
addr[5] => Equal1.IN3
addr[5] => Equal2.IN4
addr[5] => Equal3.IN5
addr[5] => Equal4.IN7
addr[5] => Equal5.IN4
addr[5] => Equal6.IN5
addr[5] => Equal7.IN4
addr[5] => Equal8.IN3
addr[5] => Equal9.IN3
addr[5] => Equal10.IN4
addr[5] => Equal11.IN4
addr[5] => Equal12.IN4
addr[5] => Equal13.IN3
addr[5] => Equal14.IN5
addr[5] => Equal15.IN4
addr[5] => Equal16.IN4
addr[5] => Equal17.IN4
addr[5] => Equal18.IN5
addr[5] => Equal19.IN5
addr[5] => Equal20.IN5
addr[5] => Equal21.IN4
addr[5] => Equal22.IN6
addr[5] => Equal23.IN5
addr[5] => Equal24.IN3
addr[5] => Equal25.IN5
addr[5] => Equal26.IN4
addr[5] => Equal27.IN6
addr[5] => Equal28.IN4
addr[5] => Equal29.IN4
addr[5] => Equal30.IN5
addr[5] => Equal31.IN5
addr[5] => Equal32.IN5
addr[5] => Equal33.IN6
addr[5] => Equal34.IN5
addr[5] => Equal35.IN3
addr[5] => Equal36.IN5
addr[5] => Equal37.IN5
addr[5] => Equal38.IN6
addr[5] => Equal39.IN4
addr[5] => Equal40.IN4
addr[5] => Equal41.IN5
addr[5] => Equal42.IN5
addr[5] => Equal43.IN5
addr[5] => Equal44.IN6
addr[6] => Equal0.IN1
addr[6] => Equal1.IN2
addr[6] => Equal2.IN3
addr[6] => Equal3.IN4
addr[6] => Equal4.IN6
addr[6] => Equal5.IN3
addr[6] => Equal6.IN4
addr[6] => Equal7.IN3
addr[6] => Equal8.IN2
addr[6] => Equal9.IN2
addr[6] => Equal10.IN3
addr[6] => Equal11.IN3
addr[6] => Equal12.IN3
addr[6] => Equal13.IN2
addr[6] => Equal14.IN4
addr[6] => Equal15.IN3
addr[6] => Equal16.IN3
addr[6] => Equal17.IN3
addr[6] => Equal18.IN4
addr[6] => Equal19.IN4
addr[6] => Equal20.IN4
addr[6] => Equal21.IN3
addr[6] => Equal22.IN5
addr[6] => Equal23.IN4
addr[6] => Equal24.IN2
addr[6] => Equal25.IN4
addr[6] => Equal26.IN3
addr[6] => Equal27.IN5
addr[6] => Equal28.IN3
addr[6] => Equal29.IN3
addr[6] => Equal30.IN4
addr[6] => Equal31.IN4
addr[6] => Equal32.IN4
addr[6] => Equal33.IN5
addr[6] => Equal34.IN4
addr[6] => Equal35.IN2
addr[6] => Equal36.IN4
addr[6] => Equal37.IN4
addr[6] => Equal38.IN5
addr[6] => Equal39.IN3
addr[6] => Equal40.IN3
addr[6] => Equal41.IN4
addr[6] => Equal42.IN4
addr[6] => Equal43.IN4
addr[6] => Equal44.IN5
addr[7] => Equal0.IN0
addr[7] => Equal1.IN1
addr[7] => Equal2.IN2
addr[7] => Equal3.IN3
addr[7] => Equal4.IN5
addr[7] => Equal5.IN2
addr[7] => Equal6.IN3
addr[7] => Equal7.IN2
addr[7] => Equal8.IN1
addr[7] => Equal9.IN1
addr[7] => Equal10.IN2
addr[7] => Equal11.IN2
addr[7] => Equal12.IN2
addr[7] => Equal13.IN1
addr[7] => Equal14.IN3
addr[7] => Equal15.IN2
addr[7] => Equal16.IN2
addr[7] => Equal17.IN2
addr[7] => Equal18.IN3
addr[7] => Equal19.IN3
addr[7] => Equal20.IN3
addr[7] => Equal21.IN2
addr[7] => Equal22.IN4
addr[7] => Equal23.IN3
addr[7] => Equal24.IN1
addr[7] => Equal25.IN3
addr[7] => Equal26.IN2
addr[7] => Equal27.IN4
addr[7] => Equal28.IN2
addr[7] => Equal29.IN2
addr[7] => Equal30.IN3
addr[7] => Equal31.IN3
addr[7] => Equal32.IN3
addr[7] => Equal33.IN4
addr[7] => Equal34.IN3
addr[7] => Equal35.IN1
addr[7] => Equal36.IN3
addr[7] => Equal37.IN3
addr[7] => Equal38.IN4
addr[7] => Equal39.IN2
addr[7] => Equal40.IN2
addr[7] => Equal41.IN3
addr[7] => Equal42.IN3
addr[7] => Equal43.IN3
addr[7] => Equal44.IN4
data_in[0] => data_in[0].IN28
data_in[1] => data_in[1].IN29
data_in[2] => data_in[2].IN29
data_in[3] => data_in[3].IN29
data_in[4] => data_in[4].IN27
data_in[5] => data_in[5].IN25
data_in[6] => data_in[6].IN25
data_in[7] => data_in[7].IN26
data_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
irq_n <= irq_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_point => comb.IN1
sample_point => comb.IN1
sample_point => comb.IN1
sample_point => always2.IN1
transmitting => comb.IN1
set_reset_mode => set_reset_mode.IN1
node_bus_off => Mux0.IN64
node_bus_off => Mux0.IN65
node_bus_off => always14.IN1
node_bus_off => node_bus_off_q.DATAIN
error_status => Mux1.IN64
error_status => Mux1.IN65
error_status => always14.IN1
error_status => error_status_q.DATAIN
rx_err_cnt[0] => Mux7.IN44
rx_err_cnt[1] => Mux6.IN44
rx_err_cnt[2] => Mux5.IN44
rx_err_cnt[3] => Mux4.IN44
rx_err_cnt[4] => Mux3.IN49
rx_err_cnt[5] => Mux2.IN50
rx_err_cnt[6] => Mux1.IN50
rx_err_cnt[7] => Mux0.IN49
tx_err_cnt[0] => Mux7.IN45
tx_err_cnt[1] => Mux6.IN45
tx_err_cnt[2] => Mux5.IN45
tx_err_cnt[3] => Mux4.IN45
tx_err_cnt[4] => Mux3.IN50
tx_err_cnt[5] => Mux2.IN51
tx_err_cnt[6] => Mux1.IN51
tx_err_cnt[7] => Mux0.IN50
transmit_status => Mux2.IN64
transmit_status => Mux2.IN65
receive_status => Mux3.IN65
receive_status => Mux3.IN66
tx_successful => always3.IN1
tx_successful => tx_successful_q.DATAIN
need_to_tx => always4.IN1
overrun => always5.IN1
overrun => overrun_q.DATAIN
info_empty => receive_buffer_status.OUTPUTSELECT
info_empty => always13.IN1
set_bus_error_irq => always15.IN1
set_arbitration_lost_irq => always16.IN1
arbitration_lost_capture[0] => Mux7.IN46
arbitration_lost_capture[1] => Mux6.IN46
arbitration_lost_capture[2] => Mux5.IN46
arbitration_lost_capture[3] => Mux4.IN46
arbitration_lost_capture[4] => Mux3.IN51
node_error_passive => always17.IN1
node_error_passive => node_error_passive_q.DATAIN
node_error_passive => always17.IN1
node_error_active => always17.IN1
rx_message_counter[0] => Mux7.IN47
rx_message_counter[1] => Mux6.IN47
rx_message_counter[2] => Mux5.IN47
rx_message_counter[3] => Mux4.IN47
rx_message_counter[4] => Mux3.IN52
rx_message_counter[5] => Mux2.IN52
rx_message_counter[6] => Mux1.IN52
reset_mode <= can_register_asyn_syn:MODE_REG0.data_out
listen_only_mode <= listen_only_mode.DB_MAX_OUTPUT_PORT_TYPE
acceptance_filter_mode <= acceptance_filter_mode.DB_MAX_OUTPUT_PORT_TYPE
self_test_mode <= self_test_mode.DB_MAX_OUTPUT_PORT_TYPE
clear_data_overrun <= can_register_asyn_syn:COMMAND_REG.data_out
release_buffer <= can_register_asyn_syn:COMMAND_REG.data_out
abort_tx <= abort_tx.DB_MAX_OUTPUT_PORT_TYPE
tx_request <= tx_request.DB_MAX_OUTPUT_PORT_TYPE
self_rx_request <= self_rx_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
single_shot_transmission <= single_shot_transmission~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_state => always1.IN0
tx_state_q => always1.IN1
overload_request <= <GND>
overload_frame => ~NO_FANOUT~
read_arbitration_lost_capture_reg <= read_arbitration_lost_capture_reg.DB_MAX_OUTPUT_PORT_TYPE
read_error_code_capture_reg <= read_error_code_capture_reg.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[0] => Mux7.IN50
error_capture_code[1] => Mux6.IN48
error_capture_code[2] => Mux5.IN48
error_capture_code[3] => Mux4.IN48
error_capture_code[4] => Mux3.IN53
error_capture_code[5] => Mux2.IN53
error_capture_code[6] => Mux1.IN53
error_capture_code[7] => Mux0.IN51
baud_r_presc[0] <= can_register:BUS_TIMING_0_REG.data_out
baud_r_presc[1] <= can_register:BUS_TIMING_0_REG.data_out
baud_r_presc[2] <= can_register:BUS_TIMING_0_REG.data_out
baud_r_presc[3] <= can_register:BUS_TIMING_0_REG.data_out
baud_r_presc[4] <= can_register:BUS_TIMING_0_REG.data_out
baud_r_presc[5] <= can_register:BUS_TIMING_0_REG.data_out
sync_jump_width[0] <= can_register:BUS_TIMING_0_REG.data_out
sync_jump_width[1] <= can_register:BUS_TIMING_0_REG.data_out
time_segment1[0] <= can_register:BUS_TIMING_1_REG.data_out
time_segment1[1] <= can_register:BUS_TIMING_1_REG.data_out
time_segment1[2] <= can_register:BUS_TIMING_1_REG.data_out
time_segment1[3] <= can_register:BUS_TIMING_1_REG.data_out
time_segment2[0] <= can_register:BUS_TIMING_1_REG.data_out
time_segment2[1] <= can_register:BUS_TIMING_1_REG.data_out
time_segment2[2] <= can_register:BUS_TIMING_1_REG.data_out
triple_sampling <= can_register:BUS_TIMING_1_REG.data_out
error_warning_limit[0] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[1] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[2] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[3] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[4] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[5] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[6] <= can_register_asyn:ERROR_WARNING_REG.data_out
error_warning_limit[7] <= can_register_asyn:ERROR_WARNING_REG.data_out
we_rx_err_cnt <= we_rx_err_cnt.DB_MAX_OUTPUT_PORT_TYPE
we_tx_err_cnt <= we_tx_err_cnt.DB_MAX_OUTPUT_PORT_TYPE
extended_mode <= can_register_asyn:CLOCK_DIVIDER_REG_7.data_out
clkout <= clkout.DB_MAX_OUTPUT_PORT_TYPE
acceptance_code_0[0] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[1] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[2] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[3] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[4] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[5] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[6] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_code_0[7] <= can_register:ACCEPTANCE_CODE_REG0.data_out
acceptance_mask_0[0] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[1] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[2] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[3] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[4] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[5] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[6] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_mask_0[7] <= can_register:ACCEPTANCE_MASK_REG0.data_out
acceptance_code_1[0] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[1] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[2] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[3] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[4] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[5] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[6] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_1[7] <= can_register:ACCEPTANCE_CODE_REG1.data_out
acceptance_code_2[0] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[1] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[2] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[3] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[4] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[5] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[6] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_2[7] <= can_register:ACCEPTANCE_CODE_REG2.data_out
acceptance_code_3[0] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[1] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[2] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[3] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[4] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[5] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[6] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_code_3[7] <= can_register:ACCEPTANCE_CODE_REG3.data_out
acceptance_mask_1[0] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[1] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[2] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[3] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[4] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[5] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[6] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_1[7] <= can_register:ACCEPTANCE_MASK_REG1.data_out
acceptance_mask_2[0] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[1] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[2] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[3] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[4] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[5] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[6] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_2[7] <= can_register:ACCEPTANCE_MASK_REG2.data_out
acceptance_mask_3[0] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[1] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[2] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[3] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[4] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[5] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[6] <= can_register:ACCEPTANCE_MASK_REG3.data_out
acceptance_mask_3[7] <= can_register:ACCEPTANCE_MASK_REG3.data_out
tx_data_0[0] <= can_register:TX_DATA_REG0.data_out
tx_data_0[1] <= can_register:TX_DATA_REG0.data_out
tx_data_0[2] <= can_register:TX_DATA_REG0.data_out
tx_data_0[3] <= can_register:TX_DATA_REG0.data_out
tx_data_0[4] <= can_register:TX_DATA_REG0.data_out
tx_data_0[5] <= can_register:TX_DATA_REG0.data_out
tx_data_0[6] <= can_register:TX_DATA_REG0.data_out
tx_data_0[7] <= can_register:TX_DATA_REG0.data_out
tx_data_1[0] <= can_register:TX_DATA_REG1.data_out
tx_data_1[1] <= can_register:TX_DATA_REG1.data_out
tx_data_1[2] <= can_register:TX_DATA_REG1.data_out
tx_data_1[3] <= can_register:TX_DATA_REG1.data_out
tx_data_1[4] <= can_register:TX_DATA_REG1.data_out
tx_data_1[5] <= can_register:TX_DATA_REG1.data_out
tx_data_1[6] <= can_register:TX_DATA_REG1.data_out
tx_data_1[7] <= can_register:TX_DATA_REG1.data_out
tx_data_2[0] <= can_register:TX_DATA_REG2.data_out
tx_data_2[1] <= can_register:TX_DATA_REG2.data_out
tx_data_2[2] <= can_register:TX_DATA_REG2.data_out
tx_data_2[3] <= can_register:TX_DATA_REG2.data_out
tx_data_2[4] <= can_register:TX_DATA_REG2.data_out
tx_data_2[5] <= can_register:TX_DATA_REG2.data_out
tx_data_2[6] <= can_register:TX_DATA_REG2.data_out
tx_data_2[7] <= can_register:TX_DATA_REG2.data_out
tx_data_3[0] <= can_register:TX_DATA_REG3.data_out
tx_data_3[1] <= can_register:TX_DATA_REG3.data_out
tx_data_3[2] <= can_register:TX_DATA_REG3.data_out
tx_data_3[3] <= can_register:TX_DATA_REG3.data_out
tx_data_3[4] <= can_register:TX_DATA_REG3.data_out
tx_data_3[5] <= can_register:TX_DATA_REG3.data_out
tx_data_3[6] <= can_register:TX_DATA_REG3.data_out
tx_data_3[7] <= can_register:TX_DATA_REG3.data_out
tx_data_4[0] <= can_register:TX_DATA_REG4.data_out
tx_data_4[1] <= can_register:TX_DATA_REG4.data_out
tx_data_4[2] <= can_register:TX_DATA_REG4.data_out
tx_data_4[3] <= can_register:TX_DATA_REG4.data_out
tx_data_4[4] <= can_register:TX_DATA_REG4.data_out
tx_data_4[5] <= can_register:TX_DATA_REG4.data_out
tx_data_4[6] <= can_register:TX_DATA_REG4.data_out
tx_data_4[7] <= can_register:TX_DATA_REG4.data_out
tx_data_5[0] <= can_register:TX_DATA_REG5.data_out
tx_data_5[1] <= can_register:TX_DATA_REG5.data_out
tx_data_5[2] <= can_register:TX_DATA_REG5.data_out
tx_data_5[3] <= can_register:TX_DATA_REG5.data_out
tx_data_5[4] <= can_register:TX_DATA_REG5.data_out
tx_data_5[5] <= can_register:TX_DATA_REG5.data_out
tx_data_5[6] <= can_register:TX_DATA_REG5.data_out
tx_data_5[7] <= can_register:TX_DATA_REG5.data_out
tx_data_6[0] <= can_register:TX_DATA_REG6.data_out
tx_data_6[1] <= can_register:TX_DATA_REG6.data_out
tx_data_6[2] <= can_register:TX_DATA_REG6.data_out
tx_data_6[3] <= can_register:TX_DATA_REG6.data_out
tx_data_6[4] <= can_register:TX_DATA_REG6.data_out
tx_data_6[5] <= can_register:TX_DATA_REG6.data_out
tx_data_6[6] <= can_register:TX_DATA_REG6.data_out
tx_data_6[7] <= can_register:TX_DATA_REG6.data_out
tx_data_7[0] <= can_register:TX_DATA_REG7.data_out
tx_data_7[1] <= can_register:TX_DATA_REG7.data_out
tx_data_7[2] <= can_register:TX_DATA_REG7.data_out
tx_data_7[3] <= can_register:TX_DATA_REG7.data_out
tx_data_7[4] <= can_register:TX_DATA_REG7.data_out
tx_data_7[5] <= can_register:TX_DATA_REG7.data_out
tx_data_7[6] <= can_register:TX_DATA_REG7.data_out
tx_data_7[7] <= can_register:TX_DATA_REG7.data_out
tx_data_8[0] <= can_register:TX_DATA_REG8.data_out
tx_data_8[1] <= can_register:TX_DATA_REG8.data_out
tx_data_8[2] <= can_register:TX_DATA_REG8.data_out
tx_data_8[3] <= can_register:TX_DATA_REG8.data_out
tx_data_8[4] <= can_register:TX_DATA_REG8.data_out
tx_data_8[5] <= can_register:TX_DATA_REG8.data_out
tx_data_8[6] <= can_register:TX_DATA_REG8.data_out
tx_data_8[7] <= can_register:TX_DATA_REG8.data_out
tx_data_9[0] <= can_register:TX_DATA_REG9.data_out
tx_data_9[1] <= can_register:TX_DATA_REG9.data_out
tx_data_9[2] <= can_register:TX_DATA_REG9.data_out
tx_data_9[3] <= can_register:TX_DATA_REG9.data_out
tx_data_9[4] <= can_register:TX_DATA_REG9.data_out
tx_data_9[5] <= can_register:TX_DATA_REG9.data_out
tx_data_9[6] <= can_register:TX_DATA_REG9.data_out
tx_data_9[7] <= can_register:TX_DATA_REG9.data_out
tx_data_10[0] <= can_register:TX_DATA_REG10.data_out
tx_data_10[1] <= can_register:TX_DATA_REG10.data_out
tx_data_10[2] <= can_register:TX_DATA_REG10.data_out
tx_data_10[3] <= can_register:TX_DATA_REG10.data_out
tx_data_10[4] <= can_register:TX_DATA_REG10.data_out
tx_data_10[5] <= can_register:TX_DATA_REG10.data_out
tx_data_10[6] <= can_register:TX_DATA_REG10.data_out
tx_data_10[7] <= can_register:TX_DATA_REG10.data_out
tx_data_11[0] <= can_register:TX_DATA_REG11.data_out
tx_data_11[1] <= can_register:TX_DATA_REG11.data_out
tx_data_11[2] <= can_register:TX_DATA_REG11.data_out
tx_data_11[3] <= can_register:TX_DATA_REG11.data_out
tx_data_11[4] <= can_register:TX_DATA_REG11.data_out
tx_data_11[5] <= can_register:TX_DATA_REG11.data_out
tx_data_11[6] <= can_register:TX_DATA_REG11.data_out
tx_data_11[7] <= can_register:TX_DATA_REG11.data_out
tx_data_12[0] <= can_register:TX_DATA_REG12.data_out
tx_data_12[1] <= can_register:TX_DATA_REG12.data_out
tx_data_12[2] <= can_register:TX_DATA_REG12.data_out
tx_data_12[3] <= can_register:TX_DATA_REG12.data_out
tx_data_12[4] <= can_register:TX_DATA_REG12.data_out
tx_data_12[5] <= can_register:TX_DATA_REG12.data_out
tx_data_12[6] <= can_register:TX_DATA_REG12.data_out
tx_data_12[7] <= can_register:TX_DATA_REG12.data_out


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn_syn:MODE_REG0
data_in[0] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out.OUTPUTSELECT
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.PRESET
rst_sync => data_out.OUTPUTSELECT


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn:MODE_REG_BASIC
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[3]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR
rst => data_out[3]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn:MODE_REG_EXT
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[2]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn_syn:COMMAND_REG0
data_in[0] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out.OUTPUTSELECT
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst_sync => data_out.OUTPUTSELECT


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn_syn:COMMAND_REG1
data_in[0] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out.OUTPUTSELECT
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst_sync => data_out.OUTPUTSELECT


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn_syn:COMMAND_REG
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out.OUTPUTSELECT
we => data_out.OUTPUTSELECT
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst_sync => data_out.OUTPUTSELECT
rst_sync => data_out.OUTPUTSELECT


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn_syn:COMMAND_REG4
data_in[0] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out.OUTPUTSELECT
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst_sync => data_out.OUTPUTSELECT


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:IRQ_EN_REG
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:BUS_TIMING_0_REG
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:BUS_TIMING_1_REG
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn:ERROR_WARNING_REG
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[7]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR
rst => data_out[3]~reg0.ACLR
rst => data_out[4]~reg0.ACLR
rst => data_out[5]~reg0.PRESET
rst => data_out[6]~reg0.PRESET
rst => data_out[7]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn:CLOCK_DIVIDER_REG_7
data_in[0] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn:CLOCK_DIVIDER_REG_3
data_in[0] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
rst => data_out[0]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register_asyn:CLOCK_DIVIDER_REG_LOW
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[2]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:ACCEPTANCE_CODE_REG0
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:ACCEPTANCE_MASK_REG0
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG0
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG1
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG2
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG3
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG4
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG5
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG6
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG7
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG8
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG9
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG10
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG11
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:TX_DATA_REG12
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:ACCEPTANCE_CODE_REG1
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:ACCEPTANCE_CODE_REG2
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:ACCEPTANCE_CODE_REG3
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:ACCEPTANCE_MASK_REG1
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:ACCEPTANCE_MASK_REG2
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_registers:i_can_registers|can_register:ACCEPTANCE_MASK_REG3
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => data_out[0]~reg0.ENA
we => data_out[1]~reg0.ENA
we => data_out[2]~reg0.ENA
we => data_out[3]~reg0.ENA
we => data_out[4]~reg0.ENA
we => data_out[5]~reg0.ENA
we => data_out[6]~reg0.ENA
we => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|MC68K|CanBus:inst5|can_top:inst2|can_btl:i_can_btl
clk => hard_sync_blocked.CLK
clk => sync_blocked.CLK
clk => tx_next_sp.CLK
clk => sample_point~reg0.CLK
clk => sampled_bit_q~reg0.CLK
clk => sampled_bit~reg0.CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => quant_cnt[0].CLK
clk => quant_cnt[1].CLK
clk => quant_cnt[2].CLK
clk => quant_cnt[3].CLK
clk => quant_cnt[4].CLK
clk => seg2.CLK
clk => seg1.CLK
clk => sync.CLK
clk => resync_latched.CLK
clk => tx_point~reg0.CLK
clk => clk_en_q.CLK
clk => clk_en.CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
rst => hard_sync_blocked.ACLR
rst => sync_blocked.PRESET
rst => tx_next_sp.ACLR
rst => sample_point~reg0.ACLR
rst => sampled_bit_q~reg0.PRESET
rst => sampled_bit~reg0.PRESET
rst => sample[0].PRESET
rst => sample[1].PRESET
rst => delay[0].ACLR
rst => delay[1].ACLR
rst => delay[2].ACLR
rst => delay[3].ACLR
rst => quant_cnt[0].ACLR
rst => quant_cnt[1].ACLR
rst => quant_cnt[2].ACLR
rst => quant_cnt[3].ACLR
rst => quant_cnt[4].ACLR
rst => seg2.ACLR
rst => seg1.PRESET
rst => sync.ACLR
rst => resync_latched.ACLR
rst => tx_point~reg0.ACLR
rst => clk_en_q.ACLR
rst => clk_en.ACLR
rst => clk_cnt[0].ACLR
rst => clk_cnt[1].ACLR
rst => clk_cnt[2].ACLR
rst => clk_cnt[3].ACLR
rst => clk_cnt[4].ACLR
rst => clk_cnt[5].ACLR
rst => clk_cnt[6].ACLR
rx => sampled_bit.IN1
rx => sampled_bit.IN1
rx => sampled_bit.DATAA
rx => hard_sync.IN1
rx => resync.IN1
rx => always9.IN0
rx => sample[0].DATAIN
tx => always9.IN1
baud_r_presc[0] => Add0.IN12
baud_r_presc[1] => Add0.IN11
baud_r_presc[2] => Add0.IN10
baud_r_presc[3] => Add0.IN9
baud_r_presc[4] => Add0.IN8
baud_r_presc[5] => Add0.IN7
sync_jump_width[0] => LessThan1.IN5
sync_jump_width[0] => Add5.IN4
sync_jump_width[1] => LessThan1.IN4
sync_jump_width[1] => Add5.IN3
time_segment1[0] => Add6.IN4
time_segment1[1] => Add6.IN3
time_segment1[2] => Add6.IN2
time_segment1[3] => Add6.IN1
time_segment2[0] => Equal1.IN2
time_segment2[0] => Add4.IN6
time_segment2[1] => Equal1.IN1
time_segment2[1] => Add4.IN5
time_segment2[2] => Equal1.IN0
time_segment2[2] => Add4.IN4
triple_sampling => sampled_bit.OUTPUTSELECT
sample_point <= sample_point~reg0.DB_MAX_OUTPUT_PORT_TYPE
sampled_bit <= sampled_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
sampled_bit_q <= sampled_bit_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_point <= tx_point~reg0.DB_MAX_OUTPUT_PORT_TYPE
hard_sync <= hard_sync.DB_MAX_OUTPUT_PORT_TYPE
rx_idle => hard_sync.IN0
rx_idle => resync.IN0
rx_inter => hard_sync.IN1
rx_inter => resync.IN1
transmitting => always9.IN1
transmitting => always14.IN0
transmitting => always9.IN1
transmitter => always14.IN1
go_rx_inter => always14.IN1
tx_next => tx_next_sp.DATAB
tx_next => always14.IN1
go_overload_frame => always12.IN1
go_error_frame => sampled_bit_q.OUTPUTSELECT
go_error_frame => sample_point.OUTPUTSELECT
go_error_frame => always12.IN0
go_error_frame => always12.IN0
go_error_frame => sampled_bit~reg0.ENA
go_tx => always12.IN1
go_tx => always14.IN1
send_ack => always12.IN1
node_error_passive => always12.IN1
node_error_passive => always12.IN1


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp
clk => clk.IN3
rst => rst.IN2
sample_point => go_rx_idle.IN0
sample_point => go_rx_rtr1.IN1
sample_point => go_rx_eof.IN1
sample_point => go_rx_inter.IN1
sample_point => go_overload_frame.IN1
sample_point => go_overload_frame.IN0
sample_point => go_rx_ack_lim.IN1
sample_point => bit_err.IN1
sample_point => always16.IN1
sample_point => always17.IN1
sample_point => always18.IN1
sample_point => always19.IN1
sample_point => always20.IN1
sample_point => always21.IN1
sample_point => always23.IN0
sample_point => always25.IN1
sample_point => stuff_err.IN1
sample_point => form_err.IN1
sample_point => always37.IN1
sample_point => comb.IN1
sample_point => error_flag_over.IN1
sample_point => error_flag_over.IN1
sample_point => always50.IN1
sample_point => first_compare_bit.OUTPUTSELECT
sample_point => overload_flag_over.IN1
sample_point => always64.IN0
sample_point => go_early_tx.IN1
sample_point => go_tx.IN1
sample_point => always71.IN1
sample_point => always72.IN1
sample_point => always74.IN1
sample_point => always80.IN1
sample_point => always81.IN1
sample_point => eof_cnt[2].ENA
sample_point => eof_cnt[1].ENA
sample_point => eof_cnt[0].ENA
sample_point => arbitration_field_d.ENA
sample_point => bus_free_cnt[3].ENA
sample_point => bus_free_cnt[2].ENA
sample_point => bus_free_cnt[1].ENA
sample_point => bus_free_cnt[0].ENA
sampled_bit => sampled_bit.IN1
sampled_bit_q => stuff_err.IN0
tx_point => error_frame_ended.IN1
tx_point => overload_frame_ended.IN1
tx_point => always45.IN1
tx_point => always48.IN1
tx_point => always53.IN1
tx_point => always55.IN1
tx_point => tx.OUTPUTSELECT
tx_point => tx_q.OUTPUTSELECT
tx_point => tx_point_q.DATAA
tx_point => rst_tx_pointer.IN1
tx_point => rst_tx_pointer.IN1
tx_point => always63.IN1
tx_point => always65.IN0
hard_sync => go_crc_enable.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
data_in[0] => rx_err_cnt.DATAB
data_in[0] => tx_err_cnt.DATAB
data_in[0] => LessThan18.IN16
data_in[0] => Equal26.IN7
data_in[1] => rx_err_cnt.DATAB
data_in[1] => tx_err_cnt.DATAB
data_in[1] => LessThan18.IN15
data_in[1] => Equal26.IN6
data_in[2] => rx_err_cnt.DATAB
data_in[2] => tx_err_cnt.DATAB
data_in[2] => LessThan18.IN14
data_in[2] => Equal26.IN5
data_in[3] => rx_err_cnt.DATAB
data_in[3] => tx_err_cnt.DATAB
data_in[3] => LessThan18.IN13
data_in[3] => Equal26.IN4
data_in[4] => rx_err_cnt.DATAB
data_in[4] => tx_err_cnt.DATAB
data_in[4] => LessThan18.IN12
data_in[4] => Equal26.IN3
data_in[5] => rx_err_cnt.DATAB
data_in[5] => tx_err_cnt.DATAB
data_in[5] => LessThan18.IN11
data_in[5] => Equal26.IN2
data_in[6] => rx_err_cnt.DATAB
data_in[6] => tx_err_cnt.DATAB
data_in[6] => LessThan18.IN10
data_in[6] => Equal26.IN1
data_in[7] => rx_err_cnt.DATAB
data_in[7] => tx_err_cnt.DATAB
data_in[7] => LessThan18.IN9
data_in[7] => Equal26.IN0
data_out[0] <= can_fifo:i_can_fifo.data_out
data_out[1] <= can_fifo:i_can_fifo.data_out
data_out[2] <= can_fifo:i_can_fifo.data_out
data_out[3] <= can_fifo:i_can_fifo.data_out
data_out[4] <= can_fifo:i_can_fifo.data_out
data_out[5] <= can_fifo:i_can_fifo.data_out
data_out[6] <= can_fifo:i_can_fifo.data_out
data_out[7] <= can_fifo:i_can_fifo.data_out
fifo_selected => fifo_selected.IN1
reset_mode => reset_mode.IN2
listen_only_mode => go_early_tx.IN1
listen_only_mode => send_ack.IN1
listen_only_mode => always80.IN1
acceptance_filter_mode => acceptance_filter_mode.IN1
self_test_mode => ack_err.IN1
release_buffer => release_buffer.IN1
tx_request => always64.IN1
abort_tx => always64.IN1
self_rx_request => always40.IN1
single_shot_transmission => always64.IN1
tx_state <= tx_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_state_q <= tx_state_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
overload_request => go_overload_frame.IN0
overload_request => always56.IN1
overload_request => go_rx_inter.IN1
overload_frame <= overload_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_arbitration_lost_capture_reg => arbitration_blocked.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code.OUTPUTSELECT
read_error_code_capture_reg => error_capture_code_blocked.OUTPUTSELECT
error_capture_code[0] <= error_capture_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[1] <= error_capture_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[2] <= error_capture_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[3] <= error_capture_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[4] <= error_capture_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[5] <= error_capture_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[6] <= error_capture_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_capture_code[7] <= error_capture_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_warning_limit[0] => LessThan21.IN9
error_warning_limit[0] => LessThan22.IN9
error_warning_limit[1] => LessThan21.IN8
error_warning_limit[1] => LessThan22.IN8
error_warning_limit[2] => LessThan21.IN7
error_warning_limit[2] => LessThan22.IN7
error_warning_limit[3] => LessThan21.IN6
error_warning_limit[3] => LessThan22.IN6
error_warning_limit[4] => LessThan21.IN5
error_warning_limit[4] => LessThan22.IN5
error_warning_limit[5] => LessThan21.IN4
error_warning_limit[5] => LessThan22.IN4
error_warning_limit[6] => LessThan21.IN3
error_warning_limit[6] => LessThan22.IN3
error_warning_limit[7] => LessThan21.IN2
error_warning_limit[7] => LessThan22.IN2
we_rx_err_cnt => always80.IN1
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => tx_err_cnt.OUTPUTSELECT
we_tx_err_cnt => always83.IN1
we_tx_err_cnt => always83.IN1
extended_mode => extended_mode.IN2
rx_idle <= rx_idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
transmitting <= transmitting~reg0.DB_MAX_OUTPUT_PORT_TYPE
transmitter <= transmitter~reg0.DB_MAX_OUTPUT_PORT_TYPE
go_rx_inter <= go_rx_inter.DB_MAX_OUTPUT_PORT_TYPE
not_first_bit_of_inter <= not_first_bit_of_inter.DB_MAX_OUTPUT_PORT_TYPE
rx_inter <= rx_inter~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_reset_mode <= set_reset_mode.DB_MAX_OUTPUT_PORT_TYPE
node_bus_off <= node_bus_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_status <= error_status.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[0] <= rx_err_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[1] <= rx_err_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[2] <= rx_err_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[3] <= rx_err_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[4] <= rx_err_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[5] <= rx_err_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[6] <= rx_err_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[7] <= rx_err_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_err_cnt[8] <= rx_err_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[0] <= tx_err_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[1] <= tx_err_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[2] <= tx_err_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[3] <= tx_err_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[4] <= tx_err_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[5] <= tx_err_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[6] <= tx_err_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[7] <= tx_err_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err_cnt[8] <= tx_err_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transmit_status <= transmit_status.DB_MAX_OUTPUT_PORT_TYPE
receive_status <= receive_status.DB_MAX_OUTPUT_PORT_TYPE
tx_successful <= tx_successful.DB_MAX_OUTPUT_PORT_TYPE
need_to_tx <= need_to_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
overrun <= can_fifo:i_can_fifo.overrun
info_empty <= can_fifo:i_can_fifo.info_empty
set_bus_error_irq <= set_bus_error_irq.DB_MAX_OUTPUT_PORT_TYPE
set_arbitration_lost_irq <= set_arbitration_lost_irq.DB_MAX_OUTPUT_PORT_TYPE
arbitration_lost_capture[0] <= arbitration_lost_capture[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbitration_lost_capture[1] <= arbitration_lost_capture[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbitration_lost_capture[2] <= arbitration_lost_capture[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbitration_lost_capture[3] <= arbitration_lost_capture[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbitration_lost_capture[4] <= arbitration_lost_capture[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
node_error_passive <= node_error_passive~reg0.DB_MAX_OUTPUT_PORT_TYPE
node_error_active <= node_error_active.DB_MAX_OUTPUT_PORT_TYPE
rx_message_counter[0] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[1] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[2] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[3] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[4] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[5] <= can_fifo:i_can_fifo.info_cnt
rx_message_counter[6] <= can_fifo:i_can_fifo.info_cnt
acceptance_code_0[0] => acceptance_code_0[0].IN1
acceptance_code_0[1] => acceptance_code_0[1].IN1
acceptance_code_0[2] => acceptance_code_0[2].IN1
acceptance_code_0[3] => acceptance_code_0[3].IN1
acceptance_code_0[4] => acceptance_code_0[4].IN1
acceptance_code_0[5] => acceptance_code_0[5].IN1
acceptance_code_0[6] => acceptance_code_0[6].IN1
acceptance_code_0[7] => acceptance_code_0[7].IN1
acceptance_mask_0[0] => acceptance_mask_0[0].IN1
acceptance_mask_0[1] => acceptance_mask_0[1].IN1
acceptance_mask_0[2] => acceptance_mask_0[2].IN1
acceptance_mask_0[3] => acceptance_mask_0[3].IN1
acceptance_mask_0[4] => acceptance_mask_0[4].IN1
acceptance_mask_0[5] => acceptance_mask_0[5].IN1
acceptance_mask_0[6] => acceptance_mask_0[6].IN1
acceptance_mask_0[7] => acceptance_mask_0[7].IN1
acceptance_code_1[0] => acceptance_code_1[0].IN1
acceptance_code_1[1] => acceptance_code_1[1].IN1
acceptance_code_1[2] => acceptance_code_1[2].IN1
acceptance_code_1[3] => acceptance_code_1[3].IN1
acceptance_code_1[4] => acceptance_code_1[4].IN1
acceptance_code_1[5] => acceptance_code_1[5].IN1
acceptance_code_1[6] => acceptance_code_1[6].IN1
acceptance_code_1[7] => acceptance_code_1[7].IN1
acceptance_code_2[0] => acceptance_code_2[0].IN1
acceptance_code_2[1] => acceptance_code_2[1].IN1
acceptance_code_2[2] => acceptance_code_2[2].IN1
acceptance_code_2[3] => acceptance_code_2[3].IN1
acceptance_code_2[4] => acceptance_code_2[4].IN1
acceptance_code_2[5] => acceptance_code_2[5].IN1
acceptance_code_2[6] => acceptance_code_2[6].IN1
acceptance_code_2[7] => acceptance_code_2[7].IN1
acceptance_code_3[0] => acceptance_code_3[0].IN1
acceptance_code_3[1] => acceptance_code_3[1].IN1
acceptance_code_3[2] => acceptance_code_3[2].IN1
acceptance_code_3[3] => acceptance_code_3[3].IN1
acceptance_code_3[4] => acceptance_code_3[4].IN1
acceptance_code_3[5] => acceptance_code_3[5].IN1
acceptance_code_3[6] => acceptance_code_3[6].IN1
acceptance_code_3[7] => acceptance_code_3[7].IN1
acceptance_mask_1[0] => acceptance_mask_1[0].IN1
acceptance_mask_1[1] => acceptance_mask_1[1].IN1
acceptance_mask_1[2] => acceptance_mask_1[2].IN1
acceptance_mask_1[3] => acceptance_mask_1[3].IN1
acceptance_mask_1[4] => acceptance_mask_1[4].IN1
acceptance_mask_1[5] => acceptance_mask_1[5].IN1
acceptance_mask_1[6] => acceptance_mask_1[6].IN1
acceptance_mask_1[7] => acceptance_mask_1[7].IN1
acceptance_mask_2[0] => acceptance_mask_2[0].IN1
acceptance_mask_2[1] => acceptance_mask_2[1].IN1
acceptance_mask_2[2] => acceptance_mask_2[2].IN1
acceptance_mask_2[3] => acceptance_mask_2[3].IN1
acceptance_mask_2[4] => acceptance_mask_2[4].IN1
acceptance_mask_2[5] => acceptance_mask_2[5].IN1
acceptance_mask_2[6] => acceptance_mask_2[6].IN1
acceptance_mask_2[7] => acceptance_mask_2[7].IN1
acceptance_mask_3[0] => acceptance_mask_3[0].IN1
acceptance_mask_3[1] => acceptance_mask_3[1].IN1
acceptance_mask_3[2] => acceptance_mask_3[2].IN1
acceptance_mask_3[3] => acceptance_mask_3[3].IN1
acceptance_mask_3[4] => acceptance_mask_3[4].IN1
acceptance_mask_3[5] => acceptance_mask_3[5].IN1
acceptance_mask_3[6] => acceptance_mask_3[6].IN1
acceptance_mask_3[7] => acceptance_mask_3[7].IN1
tx_data_0[0] => tx_data_0[0].IN1
tx_data_0[1] => tx_data_0[1].IN1
tx_data_0[2] => tx_data_0[2].IN1
tx_data_0[3] => tx_data_0[3].IN1
tx_data_0[4] => tx_data_0[4].IN1
tx_data_0[5] => tx_data_0[5].IN1
tx_data_0[6] => tx_data_0[6].IN1
tx_data_0[7] => tx_data_0[7].IN1
tx_data_1[0] => tx_data_1[0].IN1
tx_data_1[1] => tx_data_1[1].IN1
tx_data_1[2] => tx_data_1[2].IN1
tx_data_1[3] => tx_data_1[3].IN1
tx_data_1[4] => tx_data_1[4].IN1
tx_data_1[5] => tx_data_1[5].IN1
tx_data_1[6] => tx_data_1[6].IN1
tx_data_1[7] => tx_data_1[7].IN1
tx_data_2[0] => tx_data_2[0].IN1
tx_data_2[1] => tx_data_2[1].IN1
tx_data_2[2] => tx_data_2[2].IN1
tx_data_2[3] => tx_data_2[3].IN1
tx_data_2[4] => tx_data_2[4].IN1
tx_data_2[5] => tx_data_2[5].IN1
tx_data_2[6] => tx_data_2[6].IN1
tx_data_2[7] => tx_data_2[7].IN1
tx_data_3[0] => tx_data_3[0].IN1
tx_data_3[1] => tx_data_3[1].IN1
tx_data_3[2] => tx_data_3[2].IN1
tx_data_3[3] => tx_data_3[3].IN1
tx_data_3[4] => tx_data_3[4].IN1
tx_data_3[5] => tx_data_3[5].IN1
tx_data_3[6] => tx_data_3[6].IN1
tx_data_3[7] => tx_data_3[7].IN1
tx_data_4[0] => tx_data_4[0].IN1
tx_data_4[1] => tx_data_4[1].IN1
tx_data_4[2] => tx_data_4[2].IN1
tx_data_4[3] => tx_data_4[3].IN1
tx_data_4[4] => tx_data_4[4].IN1
tx_data_4[5] => tx_data_4[5].IN1
tx_data_4[6] => tx_data_4[6].IN1
tx_data_4[7] => tx_data_4[7].IN1
tx_data_5[0] => tx_data_5[0].IN1
tx_data_5[1] => tx_data_5[1].IN1
tx_data_5[2] => tx_data_5[2].IN1
tx_data_5[3] => tx_data_5[3].IN1
tx_data_5[4] => tx_data_5[4].IN1
tx_data_5[5] => tx_data_5[5].IN1
tx_data_5[6] => tx_data_5[6].IN1
tx_data_5[7] => tx_data_5[7].IN1
tx_data_6[0] => tx_data_6[0].IN1
tx_data_6[1] => tx_data_6[1].IN1
tx_data_6[2] => tx_data_6[2].IN1
tx_data_6[3] => tx_data_6[3].IN1
tx_data_6[4] => tx_data_6[4].IN1
tx_data_6[5] => tx_data_6[5].IN1
tx_data_6[6] => tx_data_6[6].IN1
tx_data_6[7] => tx_data_6[7].IN1
tx_data_7[0] => tx_data_7[0].IN1
tx_data_7[1] => tx_data_7[1].IN1
tx_data_7[2] => tx_data_7[2].IN1
tx_data_7[3] => tx_data_7[3].IN1
tx_data_7[4] => tx_data_7[4].IN1
tx_data_7[5] => tx_data_7[5].IN1
tx_data_7[6] => tx_data_7[6].IN1
tx_data_7[7] => tx_data_7[7].IN1
tx_data_8[0] => tx_data_8[0].IN1
tx_data_8[1] => tx_data_8[1].IN1
tx_data_8[2] => tx_data_8[2].IN1
tx_data_8[3] => tx_data_8[3].IN1
tx_data_8[4] => tx_data_8[4].IN1
tx_data_8[5] => tx_data_8[5].IN1
tx_data_8[6] => tx_data_8[6].IN1
tx_data_8[7] => tx_data_8[7].IN1
tx_data_9[0] => tx_data_9[0].IN1
tx_data_9[1] => tx_data_9[1].IN1
tx_data_9[2] => tx_data_9[2].IN1
tx_data_9[3] => tx_data_9[3].IN1
tx_data_9[4] => tx_data_9[4].IN1
tx_data_9[5] => tx_data_9[5].IN1
tx_data_9[6] => tx_data_9[6].IN1
tx_data_9[7] => tx_data_9[7].IN1
tx_data_10[0] => tx_data_10[0].IN1
tx_data_10[1] => tx_data_10[1].IN1
tx_data_10[2] => tx_data_10[2].IN1
tx_data_10[3] => tx_data_10[3].IN1
tx_data_10[4] => tx_data_10[4].IN1
tx_data_10[5] => tx_data_10[5].IN1
tx_data_10[6] => tx_data_10[6].IN1
tx_data_10[7] => tx_data_10[7].IN1
tx_data_11[0] => tx_data_11[0].IN1
tx_data_11[1] => tx_data_11[1].IN1
tx_data_11[2] => tx_data_11[2].IN1
tx_data_11[3] => tx_data_11[3].IN1
tx_data_11[4] => tx_data_11[4].IN1
tx_data_11[5] => tx_data_11[5].IN1
tx_data_11[6] => tx_data_11[6].IN1
tx_data_11[7] => tx_data_11[7].IN1
tx_data_12[0] => tx_data_12[0].IN1
tx_data_12[1] => tx_data_12[1].IN1
tx_data_12[2] => tx_data_12[2].IN1
tx_data_12[3] => tx_data_12[3].IN1
tx_data_12[4] => tx_data_12[4].IN1
tx_data_12[5] => tx_data_12[5].IN1
tx_data_12[6] => tx_data_12[6].IN1
tx_data_12[7] => tx_data_12[7].IN1
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_next <= tx_next.DB_MAX_OUTPUT_PORT_TYPE
bus_off_on <= node_bus_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
go_overload_frame <= go_overload_frame.DB_MAX_OUTPUT_PORT_TYPE
go_error_frame <= go_error_frame.DB_MAX_OUTPUT_PORT_TYPE
go_tx <= go_tx.DB_MAX_OUTPUT_PORT_TYPE
send_ack <= send_ack.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_crc:i_can_crc_rx
clk => crc[0]~reg0.CLK
clk => crc[1]~reg0.CLK
clk => crc[2]~reg0.CLK
clk => crc[3]~reg0.CLK
clk => crc[4]~reg0.CLK
clk => crc[5]~reg0.CLK
clk => crc[6]~reg0.CLK
clk => crc[7]~reg0.CLK
clk => crc[8]~reg0.CLK
clk => crc[9]~reg0.CLK
clk => crc[10]~reg0.CLK
clk => crc[11]~reg0.CLK
clk => crc[12]~reg0.CLK
clk => crc[13]~reg0.CLK
clk => crc[14]~reg0.CLK
data => crc_next.IN1
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
enable => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
initialize => crc.OUTPUTSELECT
crc[0] <= crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[1] <= crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[2] <= crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[3] <= crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[4] <= crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[5] <= crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[6] <= crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[7] <= crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[8] <= crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[9] <= crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[10] <= crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[11] <= crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[12] <= crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[13] <= crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[14] <= crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_acf:i_can_acf
clk => id_ok~reg0.CLK
rst => id_ok~reg0.ACLR
id[0] => match_sf_ext.IN0
id[0] => match_df_std.IN0
id[0] => match_df_std.IN0
id[1] => match_sf_ext.IN0
id[1] => match_df_std.IN0
id[1] => match_df_std.IN0
id[2] => match_sf_ext.IN0
id[2] => match_df_std.IN0
id[2] => match_df_std.IN0
id[3] => match.IN0
id[3] => match_sf_ext.IN0
id[3] => match_df_std.IN0
id[4] => match.IN0
id[4] => match_sf_ext.IN0
id[4] => match_df_std.IN0
id[5] => match.IN0
id[5] => match_sf_ext.IN0
id[5] => match_df_std.IN0
id[6] => match.IN0
id[6] => match_sf_ext.IN0
id[6] => match_df_std.IN0
id[7] => match.IN0
id[7] => match_sf_ext.IN0
id[7] => match_df_std.IN0
id[8] => match.IN0
id[8] => match_sf_ext.IN0
id[8] => match_df_std.IN0
id[9] => match.IN0
id[9] => match_sf_ext.IN0
id[9] => match_df_std.IN0
id[10] => match.IN0
id[10] => match_sf_ext.IN0
id[10] => match_df_std.IN0
id[11] => match_sf_ext.IN0
id[12] => match_sf_ext.IN0
id[13] => match_df_ext.IN0
id[13] => match_df_ext.IN0
id[14] => match_df_ext.IN0
id[14] => match_df_ext.IN0
id[15] => match_df_ext.IN0
id[15] => match_df_ext.IN0
id[16] => match_df_ext.IN0
id[16] => match_df_ext.IN0
id[17] => match_df_ext.IN0
id[17] => match_df_ext.IN0
id[18] => match_df_ext.IN0
id[18] => match_df_ext.IN0
id[19] => match_df_ext.IN0
id[19] => match_df_ext.IN0
id[20] => match_df_ext.IN0
id[20] => match_df_ext.IN0
id[21] => match_df_ext.IN0
id[21] => match_df_ext.IN0
id[22] => match_df_ext.IN0
id[22] => match_df_ext.IN0
id[23] => match_df_ext.IN0
id[23] => match_df_ext.IN0
id[24] => match_df_ext.IN0
id[24] => match_df_ext.IN0
id[25] => match_df_ext.IN0
id[25] => match_df_ext.IN0
id[26] => match_df_ext.IN0
id[26] => match_df_ext.IN0
id[27] => match_df_ext.IN0
id[27] => match_df_ext.IN0
id[28] => match_df_ext.IN0
id[28] => match_df_ext.IN0
reset_mode => always0.IN0
acceptance_filter_mode => id_ok.OUTPUTSELECT
extended_mode => id_ok.OUTPUTSELECT
acceptance_code_0[0] => match.IN1
acceptance_code_0[0] => match_df_ext.IN1
acceptance_code_0[1] => match.IN1
acceptance_code_0[1] => match_df_ext.IN1
acceptance_code_0[2] => match.IN1
acceptance_code_0[2] => match_df_ext.IN1
acceptance_code_0[3] => match.IN1
acceptance_code_0[3] => match_df_ext.IN1
acceptance_code_0[4] => match.IN1
acceptance_code_0[4] => match_df_ext.IN1
acceptance_code_0[5] => match.IN1
acceptance_code_0[5] => match_df_ext.IN1
acceptance_code_0[6] => match.IN1
acceptance_code_0[6] => match_df_ext.IN1
acceptance_code_0[7] => match.IN1
acceptance_code_0[7] => match_df_ext.IN1
acceptance_code_1[0] => match_df_std.IN0
acceptance_code_1[0] => match_df_ext.IN1
acceptance_code_1[1] => match_df_std.IN0
acceptance_code_1[1] => match_df_ext.IN1
acceptance_code_1[2] => match_df_std.IN0
acceptance_code_1[2] => match_df_ext.IN1
acceptance_code_1[3] => match_df_std.IN0
acceptance_code_1[3] => match_df_ext.IN1
acceptance_code_1[4] => match_df_std.IN0
acceptance_code_1[4] => match_df_ext.IN1
acceptance_code_1[5] => match_df_std.IN1
acceptance_code_1[5] => match_df_ext.IN1
acceptance_code_1[6] => match_df_std.IN1
acceptance_code_1[6] => match_df_ext.IN1
acceptance_code_1[7] => match_df_std.IN1
acceptance_code_1[7] => match_df_ext.IN1
acceptance_code_2[0] => match_sf_std.IN0
acceptance_code_2[0] => match_sf_ext.IN1
acceptance_code_2[0] => match_df_std.IN1
acceptance_code_2[0] => match_df_ext.IN1
acceptance_code_2[1] => match_sf_std.IN0
acceptance_code_2[1] => match_sf_ext.IN1
acceptance_code_2[1] => match_df_std.IN1
acceptance_code_2[1] => match_df_ext.IN1
acceptance_code_2[2] => match_sf_std.IN0
acceptance_code_2[2] => match_sf_ext.IN1
acceptance_code_2[2] => match_df_std.IN1
acceptance_code_2[2] => match_df_ext.IN1
acceptance_code_2[3] => match_sf_std.IN0
acceptance_code_2[3] => match_sf_ext.IN1
acceptance_code_2[3] => match_df_std.IN1
acceptance_code_2[3] => match_df_ext.IN1
acceptance_code_2[4] => match_sf_std.IN0
acceptance_code_2[4] => match_sf_ext.IN1
acceptance_code_2[4] => match_df_std.IN1
acceptance_code_2[4] => match_df_ext.IN1
acceptance_code_2[5] => match_sf_std.IN0
acceptance_code_2[5] => match_sf_ext.IN1
acceptance_code_2[5] => match_df_std.IN1
acceptance_code_2[5] => match_df_ext.IN1
acceptance_code_2[6] => match_sf_std.IN0
acceptance_code_2[6] => match_sf_ext.IN1
acceptance_code_2[6] => match_df_std.IN1
acceptance_code_2[6] => match_df_ext.IN1
acceptance_code_2[7] => match_sf_std.IN0
acceptance_code_2[7] => match_sf_ext.IN1
acceptance_code_2[7] => match_df_std.IN1
acceptance_code_2[7] => match_df_ext.IN1
acceptance_code_3[0] => match_sf_std.IN0
acceptance_code_3[0] => match_df_std.IN0
acceptance_code_3[0] => match_df_ext.IN1
acceptance_code_3[1] => match_sf_std.IN0
acceptance_code_3[1] => match_df_std.IN0
acceptance_code_3[1] => match_df_ext.IN1
acceptance_code_3[2] => match_sf_std.IN0
acceptance_code_3[2] => match_sf_ext.IN0
acceptance_code_3[2] => match_df_std.IN0
acceptance_code_3[2] => match_df_ext.IN1
acceptance_code_3[3] => match_sf_std.IN0
acceptance_code_3[3] => match_sf_ext.IN1
acceptance_code_3[3] => match_df_std.IN0
acceptance_code_3[3] => match_df_ext.IN1
acceptance_code_3[4] => match_sf_std.IN0
acceptance_code_3[4] => match_sf_ext.IN1
acceptance_code_3[4] => match_df_std.IN0
acceptance_code_3[4] => match_df_ext.IN1
acceptance_code_3[5] => match_sf_std.IN0
acceptance_code_3[5] => match_sf_ext.IN1
acceptance_code_3[5] => match_df_std.IN1
acceptance_code_3[5] => match_df_ext.IN1
acceptance_code_3[6] => match_sf_std.IN0
acceptance_code_3[6] => match_sf_ext.IN1
acceptance_code_3[6] => match_df_std.IN1
acceptance_code_3[6] => match_df_ext.IN1
acceptance_code_3[7] => match_sf_std.IN0
acceptance_code_3[7] => match_sf_ext.IN1
acceptance_code_3[7] => match_df_std.IN1
acceptance_code_3[7] => match_df_ext.IN1
acceptance_mask_0[0] => match.IN1
acceptance_mask_0[0] => match_df_ext.IN1
acceptance_mask_0[1] => match.IN1
acceptance_mask_0[1] => match_df_ext.IN1
acceptance_mask_0[2] => match.IN1
acceptance_mask_0[2] => match_df_ext.IN1
acceptance_mask_0[3] => match.IN1
acceptance_mask_0[3] => match_df_ext.IN1
acceptance_mask_0[4] => match.IN1
acceptance_mask_0[4] => match_df_ext.IN1
acceptance_mask_0[5] => match.IN1
acceptance_mask_0[5] => match_df_ext.IN1
acceptance_mask_0[6] => match.IN1
acceptance_mask_0[6] => match_df_ext.IN1
acceptance_mask_0[7] => match.IN1
acceptance_mask_0[7] => match_df_ext.IN1
acceptance_mask_1[0] => match_df_std.IN1
acceptance_mask_1[0] => match_df_ext.IN1
acceptance_mask_1[1] => match_df_std.IN1
acceptance_mask_1[1] => match_df_ext.IN1
acceptance_mask_1[2] => match_df_std.IN1
acceptance_mask_1[2] => match_df_ext.IN1
acceptance_mask_1[3] => match_df_std.IN1
acceptance_mask_1[3] => match_df_ext.IN1
acceptance_mask_1[4] => match_df_std.IN1
acceptance_mask_1[4] => match_df_ext.IN1
acceptance_mask_1[5] => match_df_std.IN1
acceptance_mask_1[5] => match_df_ext.IN1
acceptance_mask_1[6] => match_df_std.IN1
acceptance_mask_1[6] => match_df_ext.IN1
acceptance_mask_1[7] => match_df_std.IN1
acceptance_mask_1[7] => match_df_ext.IN1
acceptance_mask_2[0] => match_sf_std.IN1
acceptance_mask_2[0] => match_sf_ext.IN1
acceptance_mask_2[0] => match_df_std.IN1
acceptance_mask_2[0] => match_df_ext.IN1
acceptance_mask_2[1] => match_sf_std.IN1
acceptance_mask_2[1] => match_sf_ext.IN1
acceptance_mask_2[1] => match_df_std.IN1
acceptance_mask_2[1] => match_df_ext.IN1
acceptance_mask_2[2] => match_sf_std.IN1
acceptance_mask_2[2] => match_sf_ext.IN1
acceptance_mask_2[2] => match_df_std.IN1
acceptance_mask_2[2] => match_df_ext.IN1
acceptance_mask_2[3] => match_sf_std.IN1
acceptance_mask_2[3] => match_sf_ext.IN1
acceptance_mask_2[3] => match_df_std.IN1
acceptance_mask_2[3] => match_df_ext.IN1
acceptance_mask_2[4] => match_sf_std.IN1
acceptance_mask_2[4] => match_sf_ext.IN1
acceptance_mask_2[4] => match_df_std.IN1
acceptance_mask_2[4] => match_df_ext.IN1
acceptance_mask_2[5] => match_sf_std.IN1
acceptance_mask_2[5] => match_sf_ext.IN1
acceptance_mask_2[5] => match_df_std.IN1
acceptance_mask_2[5] => match_df_ext.IN1
acceptance_mask_2[6] => match_sf_std.IN1
acceptance_mask_2[6] => match_sf_ext.IN1
acceptance_mask_2[6] => match_df_std.IN1
acceptance_mask_2[6] => match_df_ext.IN1
acceptance_mask_2[7] => match_sf_std.IN1
acceptance_mask_2[7] => match_sf_ext.IN1
acceptance_mask_2[7] => match_df_std.IN1
acceptance_mask_2[7] => match_df_ext.IN1
acceptance_mask_3[0] => match_sf_std.IN1
acceptance_mask_3[0] => match_df_std.IN1
acceptance_mask_3[0] => match_df_ext.IN1
acceptance_mask_3[1] => match_sf_std.IN1
acceptance_mask_3[1] => match_df_std.IN1
acceptance_mask_3[1] => match_df_ext.IN1
acceptance_mask_3[2] => match_sf_std.IN1
acceptance_mask_3[2] => match_sf_ext.IN1
acceptance_mask_3[2] => match_df_std.IN1
acceptance_mask_3[2] => match_df_ext.IN1
acceptance_mask_3[3] => match_sf_std.IN1
acceptance_mask_3[3] => match_sf_ext.IN1
acceptance_mask_3[3] => match_df_std.IN1
acceptance_mask_3[3] => match_df_ext.IN1
acceptance_mask_3[4] => match_sf_std.IN1
acceptance_mask_3[4] => match_sf_ext.IN1
acceptance_mask_3[4] => match_df_std.IN1
acceptance_mask_3[4] => match_df_ext.IN1
acceptance_mask_3[5] => match_sf_std.IN1
acceptance_mask_3[5] => match_sf_ext.IN1
acceptance_mask_3[5] => match_df_std.IN1
acceptance_mask_3[5] => match_df_ext.IN1
acceptance_mask_3[6] => match_sf_std.IN1
acceptance_mask_3[6] => match_sf_ext.IN1
acceptance_mask_3[6] => match_df_std.IN1
acceptance_mask_3[6] => match_df_ext.IN1
acceptance_mask_3[7] => match_sf_std.IN1
acceptance_mask_3[7] => match_sf_ext.IN1
acceptance_mask_3[7] => match_df_std.IN1
acceptance_mask_3[7] => match_df_ext.IN1
go_rx_crc_lim => id_ok.OUTPUTSELECT
go_rx_inter => always0.IN1
go_error_frame => always0.IN1
data0[0] => match_sf_std.IN1
data0[0] => match_df_std.IN1
data0[1] => match_sf_std.IN1
data0[1] => match_df_std.IN1
data0[2] => match_sf_std.IN1
data0[2] => match_df_std.IN1
data0[3] => match_sf_std.IN1
data0[3] => match_df_std.IN1
data0[4] => match_sf_std.IN1
data0[4] => match_df_std.IN1
data0[5] => match_sf_std.IN1
data0[5] => match_df_std.IN1
data0[6] => match_sf_std.IN1
data0[6] => match_df_std.IN1
data0[7] => match_sf_std.IN1
data0[7] => match_df_std.IN1
data1[0] => match_sf_std.IN1
data1[1] => match_sf_std.IN1
data1[2] => match_sf_std.IN1
data1[3] => match_sf_std.IN1
data1[4] => match_sf_std.IN1
data1[5] => match_sf_std.IN1
data1[6] => match_sf_std.IN1
data1[7] => match_sf_std.IN1
rtr1 => match_df_std.IN1
rtr1 => match_df_std.IN1
rtr2 => match_sf_ext.IN1
ide => id_ok.OUTPUTSELECT
ide => id_ok.OUTPUTSELECT
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_sf_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte0 => match_df_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
no_byte1 => match_sf_std.IN1
id_ok <= id_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_fifo:i_can_fifo
clk => fifo.we_a.CLK
clk => fifo.waddr_a[5].CLK
clk => fifo.waddr_a[4].CLK
clk => fifo.waddr_a[3].CLK
clk => fifo.waddr_a[2].CLK
clk => fifo.waddr_a[1].CLK
clk => fifo.waddr_a[0].CLK
clk => fifo.data_a[7].CLK
clk => fifo.data_a[6].CLK
clk => fifo.data_a[5].CLK
clk => fifo.data_a[4].CLK
clk => fifo.data_a[3].CLK
clk => fifo.data_a[2].CLK
clk => fifo.data_a[1].CLK
clk => fifo.data_a[0].CLK
clk => length_fifo.we_a.CLK
clk => length_fifo.waddr_a[5].CLK
clk => length_fifo.waddr_a[4].CLK
clk => length_fifo.waddr_a[3].CLK
clk => length_fifo.waddr_a[2].CLK
clk => length_fifo.waddr_a[1].CLK
clk => length_fifo.waddr_a[0].CLK
clk => length_fifo.data_a[3].CLK
clk => length_fifo.data_a[2].CLK
clk => length_fifo.data_a[1].CLK
clk => length_fifo.data_a[0].CLK
clk => overrun_info.we_a.CLK
clk => overrun_info.waddr_a[5].CLK
clk => overrun_info.waddr_a[4].CLK
clk => overrun_info.waddr_a[3].CLK
clk => overrun_info.waddr_a[2].CLK
clk => overrun_info.waddr_a[1].CLK
clk => overrun_info.waddr_a[0].CLK
clk => overrun_info.data_a.CLK
clk => initialize_memories.CLK
clk => info_cnt[0]~reg0.CLK
clk => info_cnt[1]~reg0.CLK
clk => info_cnt[2]~reg0.CLK
clk => info_cnt[3]~reg0.CLK
clk => info_cnt[4]~reg0.CLK
clk => info_cnt[5]~reg0.CLK
clk => info_cnt[6]~reg0.CLK
clk => fifo_cnt[0].CLK
clk => fifo_cnt[1].CLK
clk => fifo_cnt[2].CLK
clk => fifo_cnt[3].CLK
clk => fifo_cnt[4].CLK
clk => fifo_cnt[5].CLK
clk => fifo_cnt[6].CLK
clk => latch_overrun.CLK
clk => wr_pointer[0].CLK
clk => wr_pointer[1].CLK
clk => wr_pointer[2].CLK
clk => wr_pointer[3].CLK
clk => wr_pointer[4].CLK
clk => wr_pointer[5].CLK
clk => rd_pointer[0].CLK
clk => rd_pointer[1].CLK
clk => rd_pointer[2].CLK
clk => rd_pointer[3].CLK
clk => rd_pointer[4].CLK
clk => rd_pointer[5].CLK
clk => rd_info_pointer[0].CLK
clk => rd_info_pointer[1].CLK
clk => rd_info_pointer[2].CLK
clk => rd_info_pointer[3].CLK
clk => rd_info_pointer[4].CLK
clk => rd_info_pointer[5].CLK
clk => wr_info_pointer[0].CLK
clk => wr_info_pointer[1].CLK
clk => wr_info_pointer[2].CLK
clk => wr_info_pointer[3].CLK
clk => wr_info_pointer[4].CLK
clk => wr_info_pointer[5].CLK
clk => len_cnt[0].CLK
clk => len_cnt[1].CLK
clk => len_cnt[2].CLK
clk => len_cnt[3].CLK
clk => wr_q.CLK
clk => fifo.CLK0
clk => length_fifo.CLK0
clk => overrun_info.CLK0
rst => initialize_memories.PRESET
rst => info_cnt[0]~reg0.ACLR
rst => info_cnt[1]~reg0.ACLR
rst => info_cnt[2]~reg0.ACLR
rst => info_cnt[3]~reg0.ACLR
rst => info_cnt[4]~reg0.ACLR
rst => info_cnt[5]~reg0.ACLR
rst => info_cnt[6]~reg0.ACLR
rst => fifo_cnt[0].ACLR
rst => fifo_cnt[1].ACLR
rst => fifo_cnt[2].ACLR
rst => fifo_cnt[3].ACLR
rst => fifo_cnt[4].ACLR
rst => fifo_cnt[5].ACLR
rst => fifo_cnt[6].ACLR
rst => latch_overrun.ACLR
rst => wr_pointer[0].ACLR
rst => wr_pointer[1].ACLR
rst => wr_pointer[2].ACLR
rst => wr_pointer[3].ACLR
rst => wr_pointer[4].ACLR
rst => wr_pointer[5].ACLR
rst => rd_pointer[0].ACLR
rst => rd_pointer[1].ACLR
rst => rd_pointer[2].ACLR
rst => rd_pointer[3].ACLR
rst => rd_pointer[4].ACLR
rst => rd_pointer[5].ACLR
rst => rd_info_pointer[0].ACLR
rst => rd_info_pointer[1].ACLR
rst => rd_info_pointer[2].ACLR
rst => rd_info_pointer[3].ACLR
rst => rd_info_pointer[4].ACLR
rst => rd_info_pointer[5].ACLR
rst => wr_info_pointer[0].ACLR
rst => wr_info_pointer[1].ACLR
rst => wr_info_pointer[2].ACLR
rst => wr_info_pointer[3].ACLR
rst => wr_info_pointer[4].ACLR
rst => wr_info_pointer[5].ACLR
rst => len_cnt[0].ACLR
rst => len_cnt[1].ACLR
rst => len_cnt[2].ACLR
rst => len_cnt[3].ACLR
rst => wr_q.ACLR
wr => wr_q.DATAA
wr => always1.IN1
wr => always6.IN1
wr => always7.IN0
wr => always7.IN0
wr => write_length_info.IN1
wr => always7.IN0
data_in[0] => fifo.data_a[0].DATAIN
data_in[0] => fifo.DATAIN
data_in[1] => fifo.data_a[1].DATAIN
data_in[1] => fifo.DATAIN1
data_in[2] => fifo.data_a[2].DATAIN
data_in[2] => fifo.DATAIN2
data_in[3] => fifo.data_a[3].DATAIN
data_in[3] => fifo.DATAIN3
data_in[4] => fifo.data_a[4].DATAIN
data_in[4] => fifo.DATAIN4
data_in[5] => fifo.data_a[5].DATAIN
data_in[5] => fifo.DATAIN5
data_in[6] => fifo.data_a[6].DATAIN
data_in[6] => fifo.DATAIN6
data_in[7] => fifo.data_a[7].DATAIN
data_in[7] => fifo.DATAIN7
addr[0] => Add11.IN6
addr[0] => Add13.IN6
addr[1] => Add11.IN5
addr[1] => Add13.IN5
addr[2] => Add11.IN4
addr[2] => Add12.IN8
addr[3] => Add11.IN3
addr[3] => Add12.IN7
addr[4] => Add10.IN4
addr[4] => Add12.IN6
addr[5] => Add10.IN3
addr[5] => Add12.IN5
data_out[0] <= fifo.DATAOUT
data_out[1] <= fifo.DATAOUT1
data_out[2] <= fifo.DATAOUT2
data_out[3] <= fifo.DATAOUT3
data_out[4] <= fifo.DATAOUT4
data_out[5] <= fifo.DATAOUT5
data_out[6] <= fifo.DATAOUT6
data_out[7] <= fifo.DATAOUT7
fifo_selected => ~NO_FANOUT~
reset_mode => wr_q.OUTPUTSELECT
reset_mode => always1.IN1
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_info_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => wr_pointer.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => fifo_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
reset_mode => info_cnt.OUTPUTSELECT
release_buffer => always3.IN1
release_buffer => always4.IN1
release_buffer => always7.IN1
release_buffer => always7.IN1
release_buffer => always8.IN1
release_buffer => always8.IN1
release_buffer => always7.IN1
extended_mode => read_address[5].OUTPUTSELECT
extended_mode => read_address[4].OUTPUTSELECT
extended_mode => read_address[3].OUTPUTSELECT
extended_mode => read_address[2].OUTPUTSELECT
extended_mode => read_address[1].OUTPUTSELECT
extended_mode => read_address[0].OUTPUTSELECT
overrun <= overrun_info.DATAOUT
info_empty <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[0] <= info_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[1] <= info_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[2] <= info_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[3] <= info_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[4] <= info_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[5] <= info_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_cnt[6] <= info_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_0
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_1
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_2
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_3
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_4
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_5
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_6
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_7
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_8
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_9
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_10
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_11
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_ibo_tx_data_12
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_calculated_crc0
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|can_top:inst2|can_bsp:i_can_bsp|can_ibo:i_calculated_crc1
di[0] => do[7].DATAIN
di[1] => do[6].DATAIN
di[2] => do[5].DATAIN
di[3] => do[4].DATAIN
di[4] => do[3].DATAIN
di[5] => do[2].DATAIN
di[6] => do[1].DATAIN
di[7] => do[0].DATAIN
do[0] <= di[7].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= di[6].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= di[5].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= di[4].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= di[3].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= di[2].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= di[1].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= di[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|lpm_bustri2:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|CanBus:inst5|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CanBus:inst5|lpm_bustri2:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|M68000CPU:inst17
AS_L <= TG68:inst.as
Clk => TG68:inst.clk
Clk => BusRequestLogic:inst1.Clock
Reset_L => TG68:inst.reset
Reset_L => BusRequestLogic:inst1.Reset_L
BR_L => BusRequestLogic:inst1.BR_L
BGACK_L => BusRequestLogic:inst1.BGACK_L
Dtack_L => TG68:inst.dtack
DataBusIn[0] => TG68:inst.data_in[0]
DataBusIn[1] => TG68:inst.data_in[1]
DataBusIn[2] => TG68:inst.data_in[2]
DataBusIn[3] => TG68:inst.data_in[3]
DataBusIn[4] => TG68:inst.data_in[4]
DataBusIn[5] => TG68:inst.data_in[5]
DataBusIn[6] => TG68:inst.data_in[6]
DataBusIn[7] => TG68:inst.data_in[7]
DataBusIn[8] => TG68:inst.data_in[8]
DataBusIn[9] => TG68:inst.data_in[9]
DataBusIn[10] => TG68:inst.data_in[10]
DataBusIn[11] => TG68:inst.data_in[11]
DataBusIn[12] => TG68:inst.data_in[12]
DataBusIn[13] => TG68:inst.data_in[13]
DataBusIn[14] => TG68:inst.data_in[14]
DataBusIn[15] => TG68:inst.data_in[15]
IPL[0] => TG68:inst.IPL[0]
IPL[1] => TG68:inst.IPL[1]
IPL[2] => TG68:inst.IPL[2]
UDS_L <= TG68:inst.uds
LDS_L <= TG68:inst.lds
RW <= TG68:inst.rw
BG_L <= BusRequestLogic:inst1.BG_L
Address[0] <= TG68:inst.addr[0]
Address[1] <= TG68:inst.addr[1]
Address[2] <= TG68:inst.addr[2]
Address[3] <= TG68:inst.addr[3]
Address[4] <= TG68:inst.addr[4]
Address[5] <= TG68:inst.addr[5]
Address[6] <= TG68:inst.addr[6]
Address[7] <= TG68:inst.addr[7]
Address[8] <= TG68:inst.addr[8]
Address[9] <= TG68:inst.addr[9]
Address[10] <= TG68:inst.addr[10]
Address[11] <= TG68:inst.addr[11]
Address[12] <= TG68:inst.addr[12]
Address[13] <= TG68:inst.addr[13]
Address[14] <= TG68:inst.addr[14]
Address[15] <= TG68:inst.addr[15]
Address[16] <= TG68:inst.addr[16]
Address[17] <= TG68:inst.addr[17]
Address[18] <= TG68:inst.addr[18]
Address[19] <= TG68:inst.addr[19]
Address[20] <= TG68:inst.addr[20]
Address[21] <= TG68:inst.addr[21]
Address[22] <= TG68:inst.addr[22]
Address[23] <= TG68:inst.addr[23]
Address[24] <= TG68:inst.addr[24]
Address[25] <= TG68:inst.addr[25]
Address[26] <= TG68:inst.addr[26]
Address[27] <= TG68:inst.addr[27]
Address[28] <= TG68:inst.addr[28]
Address[29] <= TG68:inst.addr[29]
Address[30] <= TG68:inst.addr[30]
Address[31] <= TG68:inst.addr[31]
DataBusOut[0] <= TG68:inst.data_out[0]
DataBusOut[1] <= TG68:inst.data_out[1]
DataBusOut[2] <= TG68:inst.data_out[2]
DataBusOut[3] <= TG68:inst.data_out[3]
DataBusOut[4] <= TG68:inst.data_out[4]
DataBusOut[5] <= TG68:inst.data_out[5]
DataBusOut[6] <= TG68:inst.data_out[6]
DataBusOut[7] <= TG68:inst.data_out[7]
DataBusOut[8] <= TG68:inst.data_out[8]
DataBusOut[9] <= TG68:inst.data_out[9]
DataBusOut[10] <= TG68:inst.data_out[10]
DataBusOut[11] <= TG68:inst.data_out[11]
DataBusOut[12] <= TG68:inst.data_out[12]
DataBusOut[13] <= TG68:inst.data_out[13]
DataBusOut[14] <= TG68:inst.data_out[14]
DataBusOut[15] <= TG68:inst.data_out[15]


|MC68K|M68000CPU:inst17|TG68:inst
clk => lds_s.CLK
clk => uds_s.CLK
clk => rw_s.CLK
clk => as_s.CLK
clk => S_state[0].CLK
clk => S_state[1].CLK
clk => TG68_fast:TG68_fast_inst.clk
clk => waitm.CLK
clk => drive_data~reg0.CLK
clk => cpuIPL[0].CLK
clk => cpuIPL[1].CLK
clk => cpuIPL[2].CLK
clk => clkena_e.CLK
clk => lds_e.CLK
clk => uds_e.CLK
clk => rw_e.CLK
clk => as_e.CLK
reset => TG68_fast:TG68_fast_inst.reset
reset => drive_data~reg0.ACLR
reset => cpuIPL[0].PRESET
reset => cpuIPL[1].PRESET
reset => cpuIPL[2].PRESET
reset => clkena_e.ACLR
reset => lds_e.PRESET
reset => uds_e.PRESET
reset => rw_e.PRESET
reset => as_e.PRESET
reset => lds_s.PRESET
reset => uds_s.PRESET
reset => rw_s.PRESET
reset => as_s.PRESET
reset => S_state[0].PRESET
reset => S_state[1].PRESET
reset => waitm.ENA
clkena_in => clkena.IN1
clkena_in => waitm.OUTPUTSELECT
clkena_in => lds_s.ENA
clkena_in => S_state[1].ENA
clkena_in => S_state[0].ENA
clkena_in => as_s.ENA
clkena_in => rw_s.ENA
clkena_in => uds_s.ENA
clkena_in => as_e.ENA
clkena_in => rw_e.ENA
clkena_in => uds_e.ENA
clkena_in => lds_e.ENA
clkena_in => clkena_e.ENA
clkena_in => cpuIPL[2].ENA
clkena_in => cpuIPL[1].ENA
clkena_in => cpuIPL[0].ENA
clkena_in => drive_data~reg0.ENA
data_in[0] => TG68_fast:TG68_fast_inst.data_in[0]
data_in[1] => TG68_fast:TG68_fast_inst.data_in[1]
data_in[2] => TG68_fast:TG68_fast_inst.data_in[2]
data_in[3] => TG68_fast:TG68_fast_inst.data_in[3]
data_in[4] => TG68_fast:TG68_fast_inst.data_in[4]
data_in[5] => TG68_fast:TG68_fast_inst.data_in[5]
data_in[6] => TG68_fast:TG68_fast_inst.data_in[6]
data_in[7] => TG68_fast:TG68_fast_inst.data_in[7]
data_in[8] => TG68_fast:TG68_fast_inst.data_in[8]
data_in[9] => TG68_fast:TG68_fast_inst.data_in[9]
data_in[10] => TG68_fast:TG68_fast_inst.data_in[10]
data_in[11] => TG68_fast:TG68_fast_inst.data_in[11]
data_in[12] => TG68_fast:TG68_fast_inst.data_in[12]
data_in[13] => TG68_fast:TG68_fast_inst.data_in[13]
data_in[14] => TG68_fast:TG68_fast_inst.data_in[14]
data_in[15] => TG68_fast:TG68_fast_inst.data_in[15]
IPL[0] => Mux11.IN0
IPL[1] => Mux10.IN0
IPL[2] => Mux9.IN0
dtack => waitm.DATAA
dtack => clkena_e.DATAA
addr[0] <= TG68_fast:TG68_fast_inst.address[0]
addr[1] <= TG68_fast:TG68_fast_inst.address[1]
addr[2] <= TG68_fast:TG68_fast_inst.address[2]
addr[3] <= TG68_fast:TG68_fast_inst.address[3]
addr[4] <= TG68_fast:TG68_fast_inst.address[4]
addr[5] <= TG68_fast:TG68_fast_inst.address[5]
addr[6] <= TG68_fast:TG68_fast_inst.address[6]
addr[7] <= TG68_fast:TG68_fast_inst.address[7]
addr[8] <= TG68_fast:TG68_fast_inst.address[8]
addr[9] <= TG68_fast:TG68_fast_inst.address[9]
addr[10] <= TG68_fast:TG68_fast_inst.address[10]
addr[11] <= TG68_fast:TG68_fast_inst.address[11]
addr[12] <= TG68_fast:TG68_fast_inst.address[12]
addr[13] <= TG68_fast:TG68_fast_inst.address[13]
addr[14] <= TG68_fast:TG68_fast_inst.address[14]
addr[15] <= TG68_fast:TG68_fast_inst.address[15]
addr[16] <= TG68_fast:TG68_fast_inst.address[16]
addr[17] <= TG68_fast:TG68_fast_inst.address[17]
addr[18] <= TG68_fast:TG68_fast_inst.address[18]
addr[19] <= TG68_fast:TG68_fast_inst.address[19]
addr[20] <= TG68_fast:TG68_fast_inst.address[20]
addr[21] <= TG68_fast:TG68_fast_inst.address[21]
addr[22] <= TG68_fast:TG68_fast_inst.address[22]
addr[23] <= TG68_fast:TG68_fast_inst.address[23]
addr[24] <= TG68_fast:TG68_fast_inst.address[24]
addr[25] <= TG68_fast:TG68_fast_inst.address[25]
addr[26] <= TG68_fast:TG68_fast_inst.address[26]
addr[27] <= TG68_fast:TG68_fast_inst.address[27]
addr[28] <= TG68_fast:TG68_fast_inst.address[28]
addr[29] <= TG68_fast:TG68_fast_inst.address[29]
addr[30] <= TG68_fast:TG68_fast_inst.address[30]
addr[31] <= TG68_fast:TG68_fast_inst.address[31]
data_out[0] <= TG68_fast:TG68_fast_inst.data_write[0]
data_out[1] <= TG68_fast:TG68_fast_inst.data_write[1]
data_out[2] <= TG68_fast:TG68_fast_inst.data_write[2]
data_out[3] <= TG68_fast:TG68_fast_inst.data_write[3]
data_out[4] <= TG68_fast:TG68_fast_inst.data_write[4]
data_out[5] <= TG68_fast:TG68_fast_inst.data_write[5]
data_out[6] <= TG68_fast:TG68_fast_inst.data_write[6]
data_out[7] <= TG68_fast:TG68_fast_inst.data_write[7]
data_out[8] <= TG68_fast:TG68_fast_inst.data_write[8]
data_out[9] <= TG68_fast:TG68_fast_inst.data_write[9]
data_out[10] <= TG68_fast:TG68_fast_inst.data_write[10]
data_out[11] <= TG68_fast:TG68_fast_inst.data_write[11]
data_out[12] <= TG68_fast:TG68_fast_inst.data_write[12]
data_out[13] <= TG68_fast:TG68_fast_inst.data_write[13]
data_out[14] <= TG68_fast:TG68_fast_inst.data_write[14]
data_out[15] <= TG68_fast:TG68_fast_inst.data_write[15]
as <= as.DB_MAX_OUTPUT_PORT_TYPE
uds <= uds.DB_MAX_OUTPUT_PORT_TYPE
lds <= lds.DB_MAX_OUTPUT_PORT_TYPE
rw <= rw.DB_MAX_OUTPUT_PORT_TYPE
drive_data <= drive_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst
clk => regfile_low~21.CLK
clk => regfile_low~0.CLK
clk => regfile_low~1.CLK
clk => regfile_low~2.CLK
clk => regfile_low~3.CLK
clk => regfile_low~4.CLK
clk => regfile_low~5.CLK
clk => regfile_low~6.CLK
clk => regfile_low~7.CLK
clk => regfile_low~8.CLK
clk => regfile_low~9.CLK
clk => regfile_low~10.CLK
clk => regfile_low~11.CLK
clk => regfile_low~12.CLK
clk => regfile_low~13.CLK
clk => regfile_low~14.CLK
clk => regfile_low~15.CLK
clk => regfile_low~16.CLK
clk => regfile_low~17.CLK
clk => regfile_low~18.CLK
clk => regfile_low~19.CLK
clk => regfile_low~20.CLK
clk => regfile_high~0.CLK
clk => regfile_high~1.CLK
clk => regfile_high~2.CLK
clk => regfile_high~3.CLK
clk => regfile_high~4.CLK
clk => regfile_high~5.CLK
clk => regfile_high~6.CLK
clk => regfile_high~7.CLK
clk => regfile_high~8.CLK
clk => regfile_high~9.CLK
clk => regfile_high~10.CLK
clk => regfile_high~11.CLK
clk => regfile_high~12.CLK
clk => regfile_high~13.CLK
clk => regfile_high~14.CLK
clk => regfile_high~15.CLK
clk => regfile_high~16.CLK
clk => regfile_high~17.CLK
clk => regfile_high~18.CLK
clk => regfile_high~19.CLK
clk => regfile_high~20.CLK
clk => regfile_high~21.CLK
clk => movem_mask[0].CLK
clk => movem_mask[1].CLK
clk => movem_mask[2].CLK
clk => movem_mask[3].CLK
clk => movem_mask[4].CLK
clk => movem_mask[5].CLK
clk => movem_mask[6].CLK
clk => movem_mask[7].CLK
clk => movem_mask[8].CLK
clk => movem_mask[9].CLK
clk => movem_mask[10].CLK
clk => movem_mask[11].CLK
clk => movem_mask[12].CLK
clk => movem_mask[13].CLK
clk => movem_mask[14].CLK
clk => movem_mask[15].CLK
clk => maskzero.CLK
clk => movem_addr.CLK
clk => movem_busy.CLK
clk => div_reg[0].CLK
clk => div_reg[1].CLK
clk => div_reg[2].CLK
clk => div_reg[3].CLK
clk => div_reg[4].CLK
clk => div_reg[5].CLK
clk => div_reg[6].CLK
clk => div_reg[7].CLK
clk => div_reg[8].CLK
clk => div_reg[9].CLK
clk => div_reg[10].CLK
clk => div_reg[11].CLK
clk => div_reg[12].CLK
clk => div_reg[13].CLK
clk => div_reg[14].CLK
clk => div_reg[15].CLK
clk => div_reg[16].CLK
clk => div_reg[17].CLK
clk => div_reg[18].CLK
clk => div_reg[19].CLK
clk => div_reg[20].CLK
clk => div_reg[21].CLK
clk => div_reg[22].CLK
clk => div_reg[23].CLK
clk => div_reg[24].CLK
clk => div_reg[25].CLK
clk => div_reg[26].CLK
clk => div_reg[27].CLK
clk => div_reg[28].CLK
clk => div_reg[29].CLK
clk => div_reg[30].CLK
clk => div_reg[31].CLK
clk => div_sign.CLK
clk => mulu_reg[0].CLK
clk => mulu_reg[1].CLK
clk => mulu_reg[2].CLK
clk => mulu_reg[3].CLK
clk => mulu_reg[4].CLK
clk => mulu_reg[5].CLK
clk => mulu_reg[6].CLK
clk => mulu_reg[7].CLK
clk => mulu_reg[8].CLK
clk => mulu_reg[9].CLK
clk => mulu_reg[10].CLK
clk => mulu_reg[11].CLK
clk => mulu_reg[12].CLK
clk => mulu_reg[13].CLK
clk => mulu_reg[14].CLK
clk => mulu_reg[15].CLK
clk => mulu_reg[16].CLK
clk => mulu_reg[17].CLK
clk => mulu_reg[18].CLK
clk => mulu_reg[19].CLK
clk => mulu_reg[20].CLK
clk => mulu_reg[21].CLK
clk => mulu_reg[22].CLK
clk => mulu_reg[23].CLK
clk => mulu_reg[24].CLK
clk => mulu_reg[25].CLK
clk => mulu_reg[26].CLK
clk => mulu_reg[27].CLK
clk => mulu_reg[28].CLK
clk => mulu_reg[29].CLK
clk => mulu_reg[30].CLK
clk => mulu_reg[31].CLK
clk => OP1sign.CLK
clk => trapd.CLK
clk => SVmode.CLK
clk => Flags[0].CLK
clk => Flags[1].CLK
clk => Flags[2].CLK
clk => Flags[3].CLK
clk => Flags[4].CLK
clk => Flags[5].CLK
clk => Flags[6].CLK
clk => Flags[7].CLK
clk => Flags[8].CLK
clk => Flags[9].CLK
clk => Flags[10].CLK
clk => Flags[11].CLK
clk => Flags[12].CLK
clk => Flags[13].CLK
clk => Flags[14].CLK
clk => Flags[15].CLK
clk => data_write_tmp[0].CLK
clk => data_write_tmp[1].CLK
clk => data_write_tmp[2].CLK
clk => data_write_tmp[3].CLK
clk => data_write_tmp[4].CLK
clk => data_write_tmp[5].CLK
clk => data_write_tmp[6].CLK
clk => data_write_tmp[7].CLK
clk => data_write_tmp[8].CLK
clk => data_write_tmp[9].CLK
clk => data_write_tmp[10].CLK
clk => data_write_tmp[11].CLK
clk => data_write_tmp[12].CLK
clk => data_write_tmp[13].CLK
clk => data_write_tmp[14].CLK
clk => data_write_tmp[15].CLK
clk => data_write_tmp[16].CLK
clk => data_write_tmp[17].CLK
clk => data_write_tmp[18].CLK
clk => data_write_tmp[19].CLK
clk => data_write_tmp[20].CLK
clk => data_write_tmp[21].CLK
clk => data_write_tmp[22].CLK
clk => data_write_tmp[23].CLK
clk => data_write_tmp[24].CLK
clk => data_write_tmp[25].CLK
clk => data_write_tmp[26].CLK
clk => data_write_tmp[27].CLK
clk => data_write_tmp[28].CLK
clk => data_write_tmp[29].CLK
clk => data_write_tmp[30].CLK
clk => data_write_tmp[31].CLK
clk => ea_data[0].CLK
clk => ea_data[1].CLK
clk => ea_data[2].CLK
clk => ea_data[3].CLK
clk => ea_data[4].CLK
clk => ea_data[5].CLK
clk => ea_data[6].CLK
clk => ea_data[7].CLK
clk => ea_data[8].CLK
clk => ea_data[9].CLK
clk => ea_data[10].CLK
clk => ea_data[11].CLK
clk => ea_data[12].CLK
clk => ea_data[13].CLK
clk => ea_data[14].CLK
clk => ea_data[15].CLK
clk => ea_data[16].CLK
clk => ea_data[17].CLK
clk => ea_data[18].CLK
clk => ea_data[19].CLK
clk => ea_data[20].CLK
clk => ea_data[21].CLK
clk => ea_data[22].CLK
clk => ea_data[23].CLK
clk => ea_data[24].CLK
clk => ea_data[25].CLK
clk => ea_data[26].CLK
clk => ea_data[27].CLK
clk => ea_data[28].CLK
clk => ea_data[29].CLK
clk => ea_data[30].CLK
clk => ea_data[31].CLK
clk => Z_error.CLK
clk => use_direct_data.CLK
clk => direct_data.CLK
clk => exec_write_back.CLK
clk => exec_DIRECT.CLK
clk => set_store_in_tmp.CLK
clk => brief[0].CLK
clk => brief[1].CLK
clk => brief[2].CLK
clk => brief[3].CLK
clk => brief[4].CLK
clk => brief[5].CLK
clk => brief[6].CLK
clk => brief[7].CLK
clk => brief[8].CLK
clk => brief[9].CLK
clk => brief[10].CLK
clk => brief[11].CLK
clk => brief[12].CLK
clk => brief[13].CLK
clk => brief[14].CLK
clk => brief[15].CLK
clk => trap_SR[8].CLK
clk => trap_SR[9].CLK
clk => trap_SR[10].CLK
clk => trap_SR[11].CLK
clk => trap_SR[12].CLK
clk => trap_SR[13].CLK
clk => trap_SR[14].CLK
clk => trap_SR[15].CLK
clk => exec_tas.CLK
clk => rIPL_nr[0].CLK
clk => rIPL_nr[1].CLK
clk => rIPL_nr[2].CLK
clk => nextpass.CLK
clk => bit_number_reg[0].CLK
clk => bit_number_reg[1].CLK
clk => bit_number_reg[2].CLK
clk => bit_number_reg[3].CLK
clk => bit_number_reg[4].CLK
clk => setstate_delay[0].CLK
clk => setstate_delay[1].CLK
clk => PCmarker.CLK
clk => movepw.CLK
clk => movepl.CLK
clk => test_maskzero.CLK
clk => get_movem_mask.CLK
clk => get_bitnumber.CLK
clk => get_extendedOPC.CLK
clk => rot_nop.CLK
clk => rot_cnt[0].CLK
clk => rot_cnt[1].CLK
clk => rot_cnt[2].CLK
clk => rot_cnt[3].CLK
clk => rot_cnt[4].CLK
clk => rot_cnt[5].CLK
clk => mem_byte.CLK
clk => exec_CPMAW.CLK
clk => exec_Scc.CLK
clk => exec_DIVU.CLK
clk => exec_MULU.CLK
clk => exec_SBCD.CLK
clk => exec_ABCD.CLK
clk => exec_EXT.CLK
clk => exec_ROT.CLK
clk => exec_CMP.CLK
clk => exec_ADDQ.CLK
clk => exec_MOVESR.CLK
clk => exec_MOVEQ.CLK
clk => exec_MOVE.CLK
clk => exec_EOR.CLK
clk => exec_AND.CLK
clk => exec_OR.CLK
clk => exec_ADD.CLK
clk => stop.CLK
clk => directCCR.CLK
clk => directSR.CLK
clk => directPC.CLK
clk => TG68_PC_dec[0].CLK
clk => TG68_PC_dec[1].CLK
clk => getbrief.CLK
clk => execOPC.CLK
clk => trap_interrupt.CLK
clk => interrupt.CLK
clk => endOPC.CLK
clk => fetchOPC.CLK
clk => decodeOPC~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => TG68_PC[0].CLK
clk => TG68_PC[1].CLK
clk => TG68_PC[2].CLK
clk => TG68_PC[3].CLK
clk => TG68_PC[4].CLK
clk => TG68_PC[5].CLK
clk => TG68_PC[6].CLK
clk => TG68_PC[7].CLK
clk => TG68_PC[8].CLK
clk => TG68_PC[9].CLK
clk => TG68_PC[10].CLK
clk => TG68_PC[11].CLK
clk => TG68_PC[12].CLK
clk => TG68_PC[13].CLK
clk => TG68_PC[14].CLK
clk => TG68_PC[15].CLK
clk => TG68_PC[16].CLK
clk => TG68_PC[17].CLK
clk => TG68_PC[18].CLK
clk => TG68_PC[19].CLK
clk => TG68_PC[20].CLK
clk => TG68_PC[21].CLK
clk => TG68_PC[22].CLK
clk => TG68_PC[23].CLK
clk => TG68_PC[24].CLK
clk => TG68_PC[25].CLK
clk => TG68_PC[26].CLK
clk => TG68_PC[27].CLK
clk => TG68_PC[28].CLK
clk => TG68_PC[29].CLK
clk => TG68_PC[30].CLK
clk => TG68_PC[31].CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => opcode[8].CLK
clk => opcode[9].CLK
clk => opcode[10].CLK
clk => opcode[11].CLK
clk => opcode[12].CLK
clk => opcode[13].CLK
clk => opcode[14].CLK
clk => opcode[15].CLK
clk => briefext[0].CLK
clk => briefext[1].CLK
clk => briefext[2].CLK
clk => briefext[3].CLK
clk => briefext[4].CLK
clk => briefext[5].CLK
clk => briefext[6].CLK
clk => briefext[7].CLK
clk => briefext[8].CLK
clk => briefext[9].CLK
clk => briefext[10].CLK
clk => briefext[11].CLK
clk => briefext[12].CLK
clk => briefext[13].CLK
clk => briefext[14].CLK
clk => briefext[15].CLK
clk => briefext[16].CLK
clk => briefext[17].CLK
clk => briefext[18].CLK
clk => briefext[19].CLK
clk => briefext[20].CLK
clk => briefext[21].CLK
clk => briefext[22].CLK
clk => briefext[23].CLK
clk => briefext[24].CLK
clk => briefext[25].CLK
clk => briefext[26].CLK
clk => briefext[27].CLK
clk => briefext[28].CLK
clk => briefext[29].CLK
clk => briefext[30].CLK
clk => briefext[31].CLK
clk => memaddr[0].CLK
clk => memaddr[1].CLK
clk => memaddr[2].CLK
clk => memaddr[3].CLK
clk => memaddr[4].CLK
clk => memaddr[5].CLK
clk => memaddr[6].CLK
clk => memaddr[7].CLK
clk => memaddr[8].CLK
clk => memaddr[9].CLK
clk => memaddr[10].CLK
clk => memaddr[11].CLK
clk => memaddr[12].CLK
clk => memaddr[13].CLK
clk => memaddr[14].CLK
clk => memaddr[15].CLK
clk => memaddr[16].CLK
clk => memaddr[17].CLK
clk => memaddr[18].CLK
clk => memaddr[19].CLK
clk => memaddr[20].CLK
clk => memaddr[21].CLK
clk => memaddr[22].CLK
clk => memaddr[23].CLK
clk => memaddr[24].CLK
clk => memaddr[25].CLK
clk => memaddr[26].CLK
clk => memaddr[27].CLK
clk => memaddr[28].CLK
clk => memaddr[29].CLK
clk => memaddr[30].CLK
clk => memaddr[31].CLK
clk => last_data_read[0].CLK
clk => last_data_read[1].CLK
clk => last_data_read[2].CLK
clk => last_data_read[3].CLK
clk => last_data_read[4].CLK
clk => last_data_read[5].CLK
clk => last_data_read[6].CLK
clk => last_data_read[7].CLK
clk => last_data_read[8].CLK
clk => last_data_read[9].CLK
clk => last_data_read[10].CLK
clk => last_data_read[11].CLK
clk => last_data_read[12].CLK
clk => last_data_read[13].CLK
clk => last_data_read[14].CLK
clk => last_data_read[15].CLK
clk => long_done.CLK
clk => longread.CLK
clk => trap_vector[0].CLK
clk => trap_vector[1].CLK
clk => trap_vector[2].CLK
clk => trap_vector[3].CLK
clk => trap_vector[4].CLK
clk => trap_vector[5].CLK
clk => trap_vector[6].CLK
clk => trap_vector[7].CLK
clk => trap_vector[8].CLK
clk => trap_vector[9].CLK
clk => trap_vector[10].CLK
clk => trap_vector[11].CLK
clk => trap_vector[12].CLK
clk => trap_vector[13].CLK
clk => trap_vector[14].CLK
clk => trap_vector[15].CLK
clk => trap_vector[16].CLK
clk => trap_vector[17].CLK
clk => trap_vector[18].CLK
clk => trap_vector[19].CLK
clk => trap_vector[20].CLK
clk => trap_vector[21].CLK
clk => trap_vector[22].CLK
clk => trap_vector[23].CLK
clk => trap_vector[24].CLK
clk => trap_vector[25].CLK
clk => trap_vector[26].CLK
clk => trap_vector[27].CLK
clk => trap_vector[28].CLK
clk => trap_vector[29].CLK
clk => trap_vector[30].CLK
clk => trap_vector[31].CLK
clk => micro_state~70.DATAIN
clk => reg_QB[0].CLK
clk => reg_QB[1].CLK
clk => reg_QB[2].CLK
clk => reg_QB[3].CLK
clk => reg_QB[4].CLK
clk => reg_QB[5].CLK
clk => reg_QB[6].CLK
clk => reg_QB[7].CLK
clk => reg_QB[8].CLK
clk => reg_QB[9].CLK
clk => reg_QB[10].CLK
clk => reg_QB[11].CLK
clk => reg_QB[12].CLK
clk => reg_QB[13].CLK
clk => reg_QB[14].CLK
clk => reg_QB[15].CLK
clk => reg_QB[16].CLK
clk => reg_QB[17].CLK
clk => reg_QB[18].CLK
clk => reg_QB[19].CLK
clk => reg_QB[20].CLK
clk => reg_QB[21].CLK
clk => reg_QB[22].CLK
clk => reg_QB[23].CLK
clk => reg_QB[24].CLK
clk => reg_QB[25].CLK
clk => reg_QB[26].CLK
clk => reg_QB[27].CLK
clk => reg_QB[28].CLK
clk => reg_QB[29].CLK
clk => reg_QB[30].CLK
clk => reg_QB[31].CLK
clk => reg_QA[0].CLK
clk => reg_QA[1].CLK
clk => reg_QA[2].CLK
clk => reg_QA[3].CLK
clk => reg_QA[4].CLK
clk => reg_QA[5].CLK
clk => reg_QA[6].CLK
clk => reg_QA[7].CLK
clk => reg_QA[8].CLK
clk => reg_QA[9].CLK
clk => reg_QA[10].CLK
clk => reg_QA[11].CLK
clk => reg_QA[12].CLK
clk => reg_QA[13].CLK
clk => reg_QA[14].CLK
clk => reg_QA[15].CLK
clk => reg_QA[16].CLK
clk => reg_QA[17].CLK
clk => reg_QA[18].CLK
clk => reg_QA[19].CLK
clk => reg_QA[20].CLK
clk => reg_QA[21].CLK
clk => reg_QA[22].CLK
clk => reg_QA[23].CLK
clk => reg_QA[24].CLK
clk => reg_QA[25].CLK
clk => reg_QA[26].CLK
clk => reg_QA[27].CLK
clk => reg_QA[28].CLK
clk => reg_QA[29].CLK
clk => reg_QA[30].CLK
clk => reg_QA[31].CLK
clk => regfile_low.CLK0
clk => regfile_high.CLK0
reset => PCmarker.ACLR
reset => movepw.ACLR
reset => movepl.ACLR
reset => test_maskzero.ACLR
reset => get_movem_mask.ACLR
reset => get_bitnumber.ACLR
reset => get_extendedOPC.ACLR
reset => rot_nop.ACLR
reset => rot_cnt[0].PRESET
reset => rot_cnt[1].ACLR
reset => rot_cnt[2].ACLR
reset => rot_cnt[3].ACLR
reset => rot_cnt[4].ACLR
reset => rot_cnt[5].ACLR
reset => mem_byte.ACLR
reset => exec_CPMAW.ACLR
reset => exec_Scc.ACLR
reset => exec_DIVU.ACLR
reset => exec_MULU.ACLR
reset => exec_SBCD.ACLR
reset => exec_ABCD.ACLR
reset => exec_EXT.ACLR
reset => exec_ROT.ACLR
reset => exec_CMP.ACLR
reset => exec_ADDQ.ACLR
reset => exec_MOVESR.ACLR
reset => exec_MOVEQ.ACLR
reset => exec_MOVE.ACLR
reset => exec_EOR.ACLR
reset => exec_AND.ACLR
reset => exec_OR.ACLR
reset => exec_ADD.ACLR
reset => stop.ACLR
reset => directCCR.ACLR
reset => directSR.ACLR
reset => directPC.ACLR
reset => TG68_PC_dec[0].ACLR
reset => TG68_PC_dec[1].ACLR
reset => getbrief.ACLR
reset => execOPC.ACLR
reset => trap_interrupt.PRESET
reset => interrupt.ACLR
reset => endOPC.ACLR
reset => fetchOPC.ACLR
reset => decodeOPC~reg0.ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => TG68_PC[0].ACLR
reset => TG68_PC[1].ACLR
reset => TG68_PC[2].ACLR
reset => TG68_PC[3].ACLR
reset => TG68_PC[4].ACLR
reset => TG68_PC[5].ACLR
reset => TG68_PC[6].ACLR
reset => TG68_PC[7].ACLR
reset => TG68_PC[8].ACLR
reset => TG68_PC[9].ACLR
reset => TG68_PC[10].ACLR
reset => TG68_PC[11].ACLR
reset => TG68_PC[12].ACLR
reset => TG68_PC[13].ACLR
reset => TG68_PC[14].ACLR
reset => TG68_PC[15].ACLR
reset => TG68_PC[16].ACLR
reset => TG68_PC[17].ACLR
reset => TG68_PC[18].ACLR
reset => TG68_PC[19].ACLR
reset => TG68_PC[20].ACLR
reset => TG68_PC[21].ACLR
reset => TG68_PC[22].ACLR
reset => TG68_PC[23].ACLR
reset => TG68_PC[24].ACLR
reset => TG68_PC[25].ACLR
reset => TG68_PC[26].ACLR
reset => TG68_PC[27].ACLR
reset => TG68_PC[28].ACLR
reset => TG68_PC[29].ACLR
reset => TG68_PC[30].ACLR
reset => TG68_PC[31].ACLR
reset => opcode[6].ACLR
reset => opcode[7].PRESET
reset => opcode[8].ACLR
reset => opcode[12].PRESET
reset => opcode[13].PRESET
reset => opcode[14].PRESET
reset => opcode[15].ACLR
reset => long_done.ACLR
reset => longread.ACLR
reset => Z_error.ACLR
reset => use_direct_data.ACLR
reset => direct_data.ACLR
reset => exec_write_back.ACLR
reset => exec_DIRECT.ACLR
reset => set_store_in_tmp.ACLR
reset => SVmode.PRESET
reset => Flags[8].PRESET
reset => Flags[9].PRESET
reset => Flags[10].PRESET
reset => Flags[13].PRESET
reset => maskzero.ACLR
reset => movem_addr.ACLR
reset => movem_busy.ACLR
reset => micro_state~72.DATAIN
reset => last_data_read[15].ENA
reset => last_data_read[14].ENA
reset => last_data_read[13].ENA
reset => last_data_read[12].ENA
reset => last_data_read[11].ENA
reset => last_data_read[10].ENA
reset => last_data_read[9].ENA
reset => last_data_read[8].ENA
reset => last_data_read[7].ENA
reset => last_data_read[6].ENA
reset => last_data_read[5].ENA
reset => last_data_read[4].ENA
reset => last_data_read[3].ENA
reset => last_data_read[2].ENA
reset => last_data_read[1].ENA
reset => last_data_read[0].ENA
reset => memaddr[31].ENA
reset => memaddr[30].ENA
reset => memaddr[29].ENA
reset => memaddr[28].ENA
reset => memaddr[27].ENA
reset => memaddr[26].ENA
reset => memaddr[25].ENA
reset => memaddr[24].ENA
reset => memaddr[23].ENA
reset => memaddr[22].ENA
reset => memaddr[21].ENA
reset => memaddr[20].ENA
reset => memaddr[19].ENA
reset => memaddr[18].ENA
reset => memaddr[17].ENA
reset => memaddr[16].ENA
reset => memaddr[15].ENA
reset => memaddr[14].ENA
reset => memaddr[13].ENA
reset => memaddr[12].ENA
reset => memaddr[11].ENA
reset => memaddr[10].ENA
reset => memaddr[9].ENA
reset => memaddr[8].ENA
reset => memaddr[7].ENA
reset => memaddr[6].ENA
reset => memaddr[5].ENA
reset => memaddr[4].ENA
reset => memaddr[3].ENA
reset => memaddr[2].ENA
reset => memaddr[1].ENA
reset => memaddr[0].ENA
reset => opcode[11].ENA
reset => opcode[10].ENA
reset => opcode[9].ENA
reset => opcode[5].ENA
reset => opcode[4].ENA
reset => opcode[3].ENA
reset => opcode[2].ENA
reset => opcode[1].ENA
reset => opcode[0].ENA
reset => setstate_delay[1].ENA
reset => setstate_delay[0].ENA
reset => bit_number_reg[4].ENA
reset => bit_number_reg[3].ENA
reset => bit_number_reg[2].ENA
reset => bit_number_reg[1].ENA
reset => bit_number_reg[0].ENA
reset => nextpass.ENA
reset => rIPL_nr[2].ENA
reset => rIPL_nr[1].ENA
reset => rIPL_nr[0].ENA
reset => exec_tas.ENA
reset => trap_SR[15].ENA
reset => trap_SR[14].ENA
reset => trap_SR[13].ENA
reset => trap_SR[12].ENA
reset => trap_SR[11].ENA
reset => trap_SR[10].ENA
reset => trap_SR[9].ENA
reset => trap_SR[8].ENA
reset => brief[15].ENA
reset => brief[14].ENA
reset => brief[13].ENA
reset => brief[12].ENA
reset => brief[11].ENA
reset => brief[10].ENA
reset => brief[9].ENA
reset => brief[8].ENA
reset => brief[7].ENA
reset => brief[6].ENA
reset => brief[5].ENA
reset => brief[4].ENA
reset => brief[3].ENA
reset => brief[2].ENA
reset => brief[1].ENA
reset => brief[0].ENA
reset => ea_data[31].ENA
reset => ea_data[30].ENA
reset => ea_data[29].ENA
reset => ea_data[28].ENA
reset => ea_data[27].ENA
reset => ea_data[26].ENA
reset => ea_data[25].ENA
reset => ea_data[24].ENA
reset => ea_data[23].ENA
reset => ea_data[22].ENA
reset => ea_data[21].ENA
reset => ea_data[20].ENA
reset => ea_data[19].ENA
reset => ea_data[18].ENA
reset => ea_data[17].ENA
reset => ea_data[16].ENA
reset => ea_data[15].ENA
reset => ea_data[14].ENA
reset => ea_data[13].ENA
reset => ea_data[12].ENA
reset => ea_data[11].ENA
reset => ea_data[10].ENA
reset => ea_data[9].ENA
reset => ea_data[8].ENA
reset => ea_data[7].ENA
reset => ea_data[6].ENA
reset => ea_data[5].ENA
reset => ea_data[4].ENA
reset => ea_data[3].ENA
reset => ea_data[2].ENA
reset => ea_data[1].ENA
reset => ea_data[0].ENA
reset => data_write_tmp[31].ENA
reset => data_write_tmp[30].ENA
reset => data_write_tmp[29].ENA
reset => data_write_tmp[28].ENA
reset => data_write_tmp[27].ENA
reset => data_write_tmp[26].ENA
reset => data_write_tmp[25].ENA
reset => data_write_tmp[24].ENA
reset => data_write_tmp[23].ENA
reset => data_write_tmp[22].ENA
reset => data_write_tmp[21].ENA
reset => data_write_tmp[20].ENA
reset => data_write_tmp[19].ENA
reset => data_write_tmp[18].ENA
reset => data_write_tmp[17].ENA
reset => data_write_tmp[16].ENA
reset => data_write_tmp[15].ENA
reset => data_write_tmp[14].ENA
reset => data_write_tmp[13].ENA
reset => data_write_tmp[12].ENA
reset => data_write_tmp[11].ENA
reset => data_write_tmp[10].ENA
reset => data_write_tmp[9].ENA
reset => data_write_tmp[8].ENA
reset => data_write_tmp[7].ENA
reset => data_write_tmp[6].ENA
reset => data_write_tmp[5].ENA
reset => data_write_tmp[4].ENA
reset => data_write_tmp[3].ENA
reset => data_write_tmp[2].ENA
reset => data_write_tmp[1].ENA
reset => data_write_tmp[0].ENA
reset => Flags[15].ENA
reset => Flags[14].ENA
reset => Flags[12].ENA
reset => Flags[11].ENA
reset => Flags[7].ENA
reset => Flags[6].ENA
reset => Flags[5].ENA
reset => Flags[4].ENA
reset => Flags[3].ENA
reset => Flags[2].ENA
reset => Flags[1].ENA
reset => Flags[0].ENA
reset => trapd.ENA
reset => movem_mask[0].ENA
reset => movem_mask[15].ENA
reset => movem_mask[14].ENA
reset => movem_mask[13].ENA
reset => movem_mask[12].ENA
reset => movem_mask[11].ENA
reset => movem_mask[10].ENA
reset => movem_mask[9].ENA
reset => movem_mask[8].ENA
reset => movem_mask[7].ENA
reset => movem_mask[6].ENA
reset => movem_mask[5].ENA
reset => movem_mask[4].ENA
reset => movem_mask[3].ENA
reset => movem_mask[2].ENA
reset => movem_mask[1].ENA
clkena_in => clkena.IN1
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => setstate_delay.OUTPUTSELECT
clkena_in => setstate_delay.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => process_20.IN1
clkena_in => process_20.IN1
clkena_in => process_20.IN1
clkena_in => longread.ENA
clkena_in => long_done.ENA
clkena_in => TG68_PC[31].ENA
clkena_in => TG68_PC[30].ENA
clkena_in => TG68_PC[29].ENA
clkena_in => TG68_PC[28].ENA
clkena_in => TG68_PC[27].ENA
clkena_in => TG68_PC[26].ENA
clkena_in => TG68_PC[25].ENA
clkena_in => TG68_PC[24].ENA
clkena_in => TG68_PC[23].ENA
clkena_in => TG68_PC[22].ENA
clkena_in => TG68_PC[21].ENA
clkena_in => TG68_PC[20].ENA
clkena_in => TG68_PC[19].ENA
clkena_in => TG68_PC[18].ENA
clkena_in => TG68_PC[17].ENA
clkena_in => TG68_PC[16].ENA
clkena_in => TG68_PC[15].ENA
clkena_in => TG68_PC[14].ENA
clkena_in => TG68_PC[13].ENA
clkena_in => TG68_PC[12].ENA
clkena_in => TG68_PC[11].ENA
clkena_in => TG68_PC[10].ENA
clkena_in => TG68_PC[9].ENA
clkena_in => TG68_PC[8].ENA
clkena_in => TG68_PC[7].ENA
clkena_in => TG68_PC[6].ENA
clkena_in => TG68_PC[5].ENA
clkena_in => TG68_PC[4].ENA
clkena_in => TG68_PC[3].ENA
clkena_in => TG68_PC[2].ENA
clkena_in => TG68_PC[1].ENA
clkena_in => TG68_PC[0].ENA
clkena_in => state[1].ENA
clkena_in => state[0].ENA
clkena_in => TG68_PC_dec[1].ENA
clkena_in => TG68_PC_dec[0].ENA
clkena_in => mem_byte.ENA
clkena_in => get_extendedOPC.ENA
clkena_in => get_bitnumber.ENA
clkena_in => get_movem_mask.ENA
clkena_in => test_maskzero.ENA
data_in[0] => data_read[0].DATAA
data_in[0] => last_data_read.DATAB
data_in[1] => data_read[1].DATAA
data_in[1] => last_data_read.DATAB
data_in[2] => data_read[2].DATAA
data_in[2] => last_data_read.DATAB
data_in[3] => data_read[3].DATAA
data_in[3] => last_data_read.DATAB
data_in[4] => data_read[4].DATAA
data_in[4] => last_data_read.DATAB
data_in[5] => data_read[5].DATAA
data_in[5] => last_data_read.DATAB
data_in[6] => data_read[6].DATAA
data_in[6] => last_data_read.DATAB
data_in[7] => data_read[7].DATAA
data_in[7] => last_data_read.DATAB
data_in[8] => memaddr_in.DATAB
data_in[8] => TG68_PC.DATAB
data_in[8] => opcode.DATAA
data_in[8] => brief.DATAB
data_in[8] => ea_data.DATAB
data_in[8] => data_write_tmp.DATAA
data_in[8] => OP1in[8].DATAB
data_in[8] => Flags.DATAB
data_in[8] => movem_mask.DATAB
data_in[8] => data_read[0].DATAB
data_in[8] => last_data_read.DATAB
data_in[9] => memaddr_in.DATAB
data_in[9] => TG68_PC.DATAB
data_in[9] => opcode.DATAA
data_in[9] => brief.DATAB
data_in[9] => ea_data.DATAB
data_in[9] => data_write_tmp.DATAA
data_in[9] => OP1in[9].DATAB
data_in[9] => Flags.DATAB
data_in[9] => movem_mask.DATAB
data_in[9] => data_read[1].DATAB
data_in[9] => last_data_read.DATAB
data_in[10] => memaddr_in.DATAB
data_in[10] => TG68_PC.DATAB
data_in[10] => opcode.DATAA
data_in[10] => brief.DATAB
data_in[10] => ea_data.DATAB
data_in[10] => data_write_tmp.DATAA
data_in[10] => OP1in[10].DATAB
data_in[10] => Flags.DATAB
data_in[10] => movem_mask.DATAB
data_in[10] => data_read[2].DATAB
data_in[10] => last_data_read.DATAB
data_in[11] => memaddr_in.DATAB
data_in[11] => TG68_PC.DATAB
data_in[11] => opcode.DATAA
data_in[11] => brief.DATAB
data_in[11] => ea_data.DATAB
data_in[11] => data_write_tmp.DATAA
data_in[11] => OP1in[11].DATAB
data_in[11] => Flags.DATAB
data_in[11] => movem_mask.DATAB
data_in[11] => data_read[3].DATAB
data_in[11] => last_data_read.DATAB
data_in[12] => memaddr_in.DATAB
data_in[12] => TG68_PC.DATAB
data_in[12] => opcode.DATAA
data_in[12] => brief.DATAB
data_in[12] => ea_data.DATAB
data_in[12] => data_write_tmp.DATAA
data_in[12] => OP1in[12].DATAB
data_in[12] => Flags.DATAB
data_in[12] => movem_mask.DATAB
data_in[12] => data_read[4].DATAB
data_in[12] => last_data_read.DATAB
data_in[13] => memaddr_in.DATAB
data_in[13] => TG68_PC.DATAB
data_in[13] => opcode.DATAA
data_in[13] => brief.DATAB
data_in[13] => ea_data.DATAB
data_in[13] => data_write_tmp.DATAA
data_in[13] => OP1in[13].DATAB
data_in[13] => Flags.DATAB
data_in[13] => movem_mask.DATAB
data_in[13] => data_read[5].DATAB
data_in[13] => last_data_read.DATAB
data_in[14] => memaddr_in.DATAB
data_in[14] => TG68_PC.DATAB
data_in[14] => opcode.DATAA
data_in[14] => brief.DATAB
data_in[14] => ea_data.DATAB
data_in[14] => data_write_tmp.DATAA
data_in[14] => OP1in[14].DATAB
data_in[14] => Flags.DATAB
data_in[14] => movem_mask.DATAB
data_in[14] => data_read[6].DATAB
data_in[14] => last_data_read.DATAB
data_in[15] => data_read[31].DATAA
data_in[15] => data_read[30].DATAA
data_in[15] => data_read[29].DATAA
data_in[15] => data_read[28].DATAA
data_in[15] => data_read[27].DATAA
data_in[15] => data_read[26].DATAA
data_in[15] => data_read[25].DATAA
data_in[15] => data_read[24].DATAA
data_in[15] => data_read[23].DATAA
data_in[15] => data_read[22].DATAA
data_in[15] => data_read[21].DATAA
data_in[15] => data_read[20].DATAA
data_in[15] => data_read[19].DATAA
data_in[15] => data_read[18].DATAA
data_in[15] => data_read[17].DATAA
data_in[15] => data_read[16].DATAA
data_in[15] => data_read[7].DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => memaddr_in.DATAB
data_in[15] => TG68_PC.DATAB
data_in[15] => opcode.DATAA
data_in[15] => brief.DATAB
data_in[15] => ea_data.DATAB
data_in[15] => data_write_tmp.DATAA
data_in[15] => OP1in[15].DATAB
data_in[15] => Flags.DATAB
data_in[15] => movem_mask.DATAB
IPL[0] => rIPL_nr.DATAB
IPL[0] => LessThan0.IN6
IPL[0] => Equal8.IN5
IPL[1] => rIPL_nr.DATAB
IPL[1] => LessThan0.IN5
IPL[1] => Equal8.IN4
IPL[2] => rIPL_nr.DATAB
IPL[2] => LessThan0.IN4
IPL[2] => Equal8.IN3
test_IPL => process_4.IN1
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
LDS <= LDS.DB_MAX_OUTPUT_PORT_TYPE
UDS <= UDS.DB_MAX_OUTPUT_PORT_TYPE
decodeOPC <= decodeOPC~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|M68000CPU:inst17|BusRequestLogic:inst1
Clock => Current_state~1.DATAIN
Reset_L => Current_state~3.DATAIN
AS_L => Next_state.DATAB
AS_L => Next_state.DATAB
BR_L => Next_state.DATAA
BR_L => Next_state.DATAB
BR_L => Next_state.IDLE.DATAB
BR_L => Next_state.GotBusRequest.DATAB
BR_L => Next_state.DATAA
BR_L => Next_state.DATAB
BGACK_L => Next_state.DATAB
BGACK_L => Next_state.OUTPUTSELECT
BGACK_L => Next_state.OUTPUTSELECT
BGACK_L => Next_state.DATAB
BGACK_L => Next_state.DATAB
BG_L <= BG_L.DB_MAX_OUTPUT_PORT_TYPE
CLKEN_H <= CLKEN_H.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|lpm_bustri:inst22
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller800x480:inst1
VGA_HS <= GraphicsLCD_Controller_Verilog:inst5.H_Sync_out
Clock30Mhz => GraphicsLCD_Controller_Verilog:inst5.Clock
Clock30Mhz => VGA_CLK.DATAIN
Reset_L => GraphicsLCD_Controller_Verilog:inst5.Reset
Reset_L => GraphicsController_Verilog:inst1.Reset_L
Clock_50Mhz => GraphicsController_Verilog:inst1.Clk
Clock_50Mhz => GraphicsFrameBufferMemory:inst9.Clock_50Mhz
Clock_50Mhz => inst30.IN0
AS_L => GraphicsController_Verilog:inst1.AS_L
UDS_L => GraphicsController_Verilog:inst1.UDS_L
LDS_L => GraphicsController_Verilog:inst1.LDS_L
WriteEnable_L => GraphicsController_Verilog:inst1.RW
GraphicsCS_L => GraphicsController_Verilog:inst1.GraphicsCS_L
Address[0] => GraphicsController_Verilog:inst1.AddressIn[0]
Address[1] => GraphicsController_Verilog:inst1.AddressIn[1]
Address[2] => GraphicsController_Verilog:inst1.AddressIn[2]
Address[3] => GraphicsController_Verilog:inst1.AddressIn[3]
Address[4] => GraphicsController_Verilog:inst1.AddressIn[4]
Address[5] => GraphicsController_Verilog:inst1.AddressIn[5]
Address[6] => GraphicsController_Verilog:inst1.AddressIn[6]
Address[7] => GraphicsController_Verilog:inst1.AddressIn[7]
Address[8] => GraphicsController_Verilog:inst1.AddressIn[8]
Address[9] => GraphicsController_Verilog:inst1.AddressIn[9]
Address[10] => GraphicsController_Verilog:inst1.AddressIn[10]
Address[11] => GraphicsController_Verilog:inst1.AddressIn[11]
Address[12] => GraphicsController_Verilog:inst1.AddressIn[12]
Address[13] => GraphicsController_Verilog:inst1.AddressIn[13]
Address[14] => GraphicsController_Verilog:inst1.AddressIn[14]
Address[15] => GraphicsController_Verilog:inst1.AddressIn[15]
DataIn[0] => GraphicsController_Verilog:inst1.DataInFromCPU[0]
DataIn[1] => GraphicsController_Verilog:inst1.DataInFromCPU[1]
DataIn[2] => GraphicsController_Verilog:inst1.DataInFromCPU[2]
DataIn[3] => GraphicsController_Verilog:inst1.DataInFromCPU[3]
DataIn[4] => GraphicsController_Verilog:inst1.DataInFromCPU[4]
DataIn[5] => GraphicsController_Verilog:inst1.DataInFromCPU[5]
DataIn[6] => GraphicsController_Verilog:inst1.DataInFromCPU[6]
DataIn[7] => GraphicsController_Verilog:inst1.DataInFromCPU[7]
DataIn[8] => GraphicsController_Verilog:inst1.DataInFromCPU[8]
DataIn[9] => GraphicsController_Verilog:inst1.DataInFromCPU[9]
DataIn[10] => GraphicsController_Verilog:inst1.DataInFromCPU[10]
DataIn[11] => GraphicsController_Verilog:inst1.DataInFromCPU[11]
DataIn[12] => GraphicsController_Verilog:inst1.DataInFromCPU[12]
DataIn[13] => GraphicsController_Verilog:inst1.DataInFromCPU[13]
DataIn[14] => GraphicsController_Verilog:inst1.DataInFromCPU[14]
DataIn[15] => GraphicsController_Verilog:inst1.DataInFromCPU[15]
VGA_VS <= V_Sync_L.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= GraphicsLCD_Controller_Verilog:inst5.VideoBlanking_L
VGA_CLK <= Clock30Mhz.DB_MAX_OUTPUT_PORT_TYPE
DataOut[0] <= GraphicsController_Verilog:inst1.DataOutToCPU[0]
DataOut[1] <= GraphicsController_Verilog:inst1.DataOutToCPU[1]
DataOut[2] <= GraphicsController_Verilog:inst1.DataOutToCPU[2]
DataOut[3] <= GraphicsController_Verilog:inst1.DataOutToCPU[3]
DataOut[4] <= GraphicsController_Verilog:inst1.DataOutToCPU[4]
DataOut[5] <= GraphicsController_Verilog:inst1.DataOutToCPU[5]
DataOut[6] <= GraphicsController_Verilog:inst1.DataOutToCPU[6]
DataOut[7] <= GraphicsController_Verilog:inst1.DataOutToCPU[7]
DataOut[8] <= GraphicsController_Verilog:inst1.DataOutToCPU[8]
DataOut[9] <= GraphicsController_Verilog:inst1.DataOutToCPU[9]
DataOut[10] <= GraphicsController_Verilog:inst1.DataOutToCPU[10]
DataOut[11] <= GraphicsController_Verilog:inst1.DataOutToCPU[11]
DataOut[12] <= GraphicsController_Verilog:inst1.DataOutToCPU[12]
DataOut[13] <= GraphicsController_Verilog:inst1.DataOutToCPU[13]
DataOut[14] <= GraphicsController_Verilog:inst1.DataOutToCPU[14]
DataOut[15] <= GraphicsController_Verilog:inst1.DataOutToCPU[15]
VGA_B[0] <= GraphicsLCD_Controller_Verilog:inst5.Blue_out[0]
VGA_B[1] <= GraphicsLCD_Controller_Verilog:inst5.Blue_out[1]
VGA_B[2] <= GraphicsLCD_Controller_Verilog:inst5.Blue_out[2]
VGA_B[3] <= GraphicsLCD_Controller_Verilog:inst5.Blue_out[3]
VGA_B[4] <= GraphicsLCD_Controller_Verilog:inst5.Blue_out[4]
VGA_B[5] <= GraphicsLCD_Controller_Verilog:inst5.Blue_out[5]
VGA_B[6] <= GraphicsLCD_Controller_Verilog:inst5.Blue_out[6]
VGA_B[7] <= GraphicsLCD_Controller_Verilog:inst5.Blue_out[7]
VGA_G[0] <= GraphicsLCD_Controller_Verilog:inst5.Green_out[0]
VGA_G[1] <= GraphicsLCD_Controller_Verilog:inst5.Green_out[1]
VGA_G[2] <= GraphicsLCD_Controller_Verilog:inst5.Green_out[2]
VGA_G[3] <= GraphicsLCD_Controller_Verilog:inst5.Green_out[3]
VGA_G[4] <= GraphicsLCD_Controller_Verilog:inst5.Green_out[4]
VGA_G[5] <= GraphicsLCD_Controller_Verilog:inst5.Green_out[5]
VGA_G[6] <= GraphicsLCD_Controller_Verilog:inst5.Green_out[6]
VGA_G[7] <= GraphicsLCD_Controller_Verilog:inst5.Green_out[7]
VGA_R[0] <= GraphicsLCD_Controller_Verilog:inst5.Red_out[0]
VGA_R[1] <= GraphicsLCD_Controller_Verilog:inst5.Red_out[1]
VGA_R[2] <= GraphicsLCD_Controller_Verilog:inst5.Red_out[2]
VGA_R[3] <= GraphicsLCD_Controller_Verilog:inst5.Red_out[3]
VGA_R[4] <= GraphicsLCD_Controller_Verilog:inst5.Red_out[4]
VGA_R[5] <= GraphicsLCD_Controller_Verilog:inst5.Red_out[5]
VGA_R[6] <= GraphicsLCD_Controller_Verilog:inst5.Red_out[6]
VGA_R[7] <= GraphicsLCD_Controller_Verilog:inst5.Red_out[7]


|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5
Clock => Blank_L.CLK
Clock => V_Clock.CLK
Clock => H_Sync_out~reg0.CLK
Clock => H_Data_On.CLK
Clock => Column_out_sig[0].CLK
Clock => Column_out_sig[1].CLK
Clock => Column_out_sig[2].CLK
Clock => Column_out_sig[3].CLK
Clock => Column_out_sig[4].CLK
Clock => Column_out_sig[5].CLK
Clock => Column_out_sig[6].CLK
Clock => Column_out_sig[7].CLK
Clock => Column_out_sig[8].CLK
Clock => Column_out_sig[9].CLK
Clock => HCount[0].CLK
Clock => HCount[1].CLK
Clock => HCount[2].CLK
Clock => HCount[3].CLK
Clock => HCount[4].CLK
Clock => HCount[5].CLK
Clock => HCount[6].CLK
Clock => HCount[7].CLK
Clock => HCount[8].CLK
Clock => HCount[9].CLK
Reset => HCount.OUTPUTSELECT
Reset => HCount.OUTPUTSELECT
Reset => HCount.OUTPUTSELECT
Reset => HCount.OUTPUTSELECT
Reset => HCount.OUTPUTSELECT
Reset => HCount.OUTPUTSELECT
Reset => HCount.OUTPUTSELECT
Reset => HCount.OUTPUTSELECT
Reset => HCount.OUTPUTSELECT
Reset => HCount.OUTPUTSELECT
Reset => Column_out_sig.OUTPUTSELECT
Reset => Column_out_sig.OUTPUTSELECT
Reset => Column_out_sig.OUTPUTSELECT
Reset => Column_out_sig.OUTPUTSELECT
Reset => Column_out_sig.OUTPUTSELECT
Reset => Column_out_sig.OUTPUTSELECT
Reset => Column_out_sig.OUTPUTSELECT
Reset => Column_out_sig.OUTPUTSELECT
Reset => Column_out_sig.OUTPUTSELECT
Reset => Column_out_sig.OUTPUTSELECT
Reset => H_Data_On.OUTPUTSELECT
Reset => H_Sync_out.OUTPUTSELECT
Reset => VCount.OUTPUTSELECT
Reset => VCount.OUTPUTSELECT
Reset => VCount.OUTPUTSELECT
Reset => VCount.OUTPUTSELECT
Reset => VCount.OUTPUTSELECT
Reset => VCount.OUTPUTSELECT
Reset => VCount.OUTPUTSELECT
Reset => VCount.OUTPUTSELECT
Reset => VCount.OUTPUTSELECT
Reset => VCount.OUTPUTSELECT
Reset => Row_out_sig.OUTPUTSELECT
Reset => Row_out_sig.OUTPUTSELECT
Reset => Row_out_sig.OUTPUTSELECT
Reset => Row_out_sig.OUTPUTSELECT
Reset => Row_out_sig.OUTPUTSELECT
Reset => Row_out_sig.OUTPUTSELECT
Reset => Row_out_sig.OUTPUTSELECT
Reset => Row_out_sig.OUTPUTSELECT
Reset => Row_out_sig.OUTPUTSELECT
Reset => Row_out_sig.OUTPUTSELECT
Reset => V_Data_On.OUTPUTSELECT
Reset => V_Sync_out.OUTPUTSELECT
Reset => V_Clock.ENA
Red[0] => Red_out.IN1
Red[1] => Red_out.IN1
Red[2] => Red_out.IN1
Red[3] => Red_out.IN1
Red[4] => Red_out.IN1
Red[5] => Red_out.IN1
Red[6] => Red_out.IN1
Red[7] => Red_out.IN1
Green[0] => Green_out.IN1
Green[1] => Green_out.IN1
Green[2] => Green_out.IN1
Green[3] => Green_out.IN1
Green[4] => Green_out.IN1
Green[5] => Green_out.IN1
Green[6] => Green_out.IN1
Green[7] => Green_out.IN1
Blue[0] => Blue_out.IN1
Blue[1] => Blue_out.IN1
Blue[2] => Blue_out.IN1
Blue[3] => Blue_out.IN1
Blue[4] => Blue_out.IN1
Blue[5] => Blue_out.IN1
Blue[6] => Blue_out.IN1
Blue[7] => Blue_out.IN1
VScrollOffset[0] => Row_out_sig.DATAB
VScrollOffset[0] => Row_out_sig.DATAB
VScrollOffset[1] => Row_out_sig.DATAB
VScrollOffset[1] => Row_out_sig.DATAB
VScrollOffset[2] => Row_out_sig.DATAB
VScrollOffset[2] => Row_out_sig.DATAB
VScrollOffset[3] => Row_out_sig.DATAB
VScrollOffset[3] => Row_out_sig.DATAB
VScrollOffset[4] => Row_out_sig.DATAB
VScrollOffset[4] => Row_out_sig.DATAB
VScrollOffset[5] => Row_out_sig.DATAB
VScrollOffset[5] => Row_out_sig.DATAB
VScrollOffset[6] => Row_out_sig.DATAB
VScrollOffset[6] => Row_out_sig.DATAB
VScrollOffset[7] => Row_out_sig.DATAB
VScrollOffset[7] => Row_out_sig.DATAB
VScrollOffset[8] => Row_out_sig.DATAB
VScrollOffset[8] => Row_out_sig.DATAB
VScrollOffset[9] => Row_out_sig.DATAB
VScrollOffset[9] => Row_out_sig.DATAB
HScrollOffset[0] => Column_out_sig.DATAB
HScrollOffset[0] => Column_out_sig.DATAB
HScrollOffset[1] => Column_out_sig.DATAB
HScrollOffset[1] => Column_out_sig.DATAB
HScrollOffset[2] => Column_out_sig.DATAB
HScrollOffset[2] => Column_out_sig.DATAB
HScrollOffset[3] => Column_out_sig.DATAB
HScrollOffset[3] => Column_out_sig.DATAB
HScrollOffset[4] => Column_out_sig.DATAB
HScrollOffset[4] => Column_out_sig.DATAB
HScrollOffset[5] => Column_out_sig.DATAB
HScrollOffset[5] => Column_out_sig.DATAB
HScrollOffset[6] => Column_out_sig.DATAB
HScrollOffset[6] => Column_out_sig.DATAB
HScrollOffset[7] => Column_out_sig.DATAB
HScrollOffset[7] => Column_out_sig.DATAB
HScrollOffset[8] => Column_out_sig.DATAB
HScrollOffset[8] => Column_out_sig.DATAB
HScrollOffset[9] => Column_out_sig.DATAB
HScrollOffset[9] => Column_out_sig.DATAB
H_Sync_out <= H_Sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Sync_out <= V_Sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
VideoBlanking_L <= Blank_L.DB_MAX_OUTPUT_PORT_TYPE
Red_out[0] <= Red_out.DB_MAX_OUTPUT_PORT_TYPE
Red_out[1] <= Red_out.DB_MAX_OUTPUT_PORT_TYPE
Red_out[2] <= Red_out.DB_MAX_OUTPUT_PORT_TYPE
Red_out[3] <= Red_out.DB_MAX_OUTPUT_PORT_TYPE
Red_out[4] <= Red_out.DB_MAX_OUTPUT_PORT_TYPE
Red_out[5] <= Red_out.DB_MAX_OUTPUT_PORT_TYPE
Red_out[6] <= Red_out.DB_MAX_OUTPUT_PORT_TYPE
Red_out[7] <= Red_out.DB_MAX_OUTPUT_PORT_TYPE
Green_out[0] <= Green_out.DB_MAX_OUTPUT_PORT_TYPE
Green_out[1] <= Green_out.DB_MAX_OUTPUT_PORT_TYPE
Green_out[2] <= Green_out.DB_MAX_OUTPUT_PORT_TYPE
Green_out[3] <= Green_out.DB_MAX_OUTPUT_PORT_TYPE
Green_out[4] <= Green_out.DB_MAX_OUTPUT_PORT_TYPE
Green_out[5] <= Green_out.DB_MAX_OUTPUT_PORT_TYPE
Green_out[6] <= Green_out.DB_MAX_OUTPUT_PORT_TYPE
Green_out[7] <= Green_out.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[0] <= Blue_out.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[1] <= Blue_out.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[2] <= Blue_out.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[3] <= Blue_out.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[4] <= Blue_out.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[5] <= Blue_out.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[6] <= Blue_out.DB_MAX_OUTPUT_PORT_TYPE
Blue_out[7] <= Blue_out.DB_MAX_OUTPUT_PORT_TYPE
Column_out[0] <= Column_out_sig[0].DB_MAX_OUTPUT_PORT_TYPE
Column_out[1] <= Column_out_sig[1].DB_MAX_OUTPUT_PORT_TYPE
Column_out[2] <= Column_out_sig[2].DB_MAX_OUTPUT_PORT_TYPE
Column_out[3] <= Column_out_sig[3].DB_MAX_OUTPUT_PORT_TYPE
Column_out[4] <= Column_out_sig[4].DB_MAX_OUTPUT_PORT_TYPE
Column_out[5] <= Column_out_sig[5].DB_MAX_OUTPUT_PORT_TYPE
Column_out[6] <= Column_out_sig[6].DB_MAX_OUTPUT_PORT_TYPE
Column_out[7] <= Column_out_sig[7].DB_MAX_OUTPUT_PORT_TYPE
Column_out[8] <= Column_out_sig[8].DB_MAX_OUTPUT_PORT_TYPE
Column_out[9] <= Column_out_sig[9].DB_MAX_OUTPUT_PORT_TYPE
Row_out[0] <= Row_out_sig[0].DB_MAX_OUTPUT_PORT_TYPE
Row_out[1] <= Row_out_sig[1].DB_MAX_OUTPUT_PORT_TYPE
Row_out[2] <= Row_out_sig[2].DB_MAX_OUTPUT_PORT_TYPE
Row_out[3] <= Row_out_sig[3].DB_MAX_OUTPUT_PORT_TYPE
Row_out[4] <= Row_out_sig[4].DB_MAX_OUTPUT_PORT_TYPE
Row_out[5] <= Row_out_sig[5].DB_MAX_OUTPUT_PORT_TYPE
Row_out[6] <= Row_out_sig[6].DB_MAX_OUTPUT_PORT_TYPE
Row_out[7] <= Row_out_sig[7].DB_MAX_OUTPUT_PORT_TYPE
Row_out[8] <= Row_out_sig[8].DB_MAX_OUTPUT_PORT_TYPE
Row_out[9] <= Row_out_sig[9].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]


|MC68K|Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_b634:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b634:auto_generated.data_a[0]
data_a[1] => altsyncram_b634:auto_generated.data_a[1]
data_a[2] => altsyncram_b634:auto_generated.data_a[2]
data_a[3] => altsyncram_b634:auto_generated.data_a[3]
data_a[4] => altsyncram_b634:auto_generated.data_a[4]
data_a[5] => altsyncram_b634:auto_generated.data_a[5]
data_a[6] => altsyncram_b634:auto_generated.data_a[6]
data_a[7] => altsyncram_b634:auto_generated.data_a[7]
data_a[8] => altsyncram_b634:auto_generated.data_a[8]
data_a[9] => altsyncram_b634:auto_generated.data_a[9]
data_a[10] => altsyncram_b634:auto_generated.data_a[10]
data_a[11] => altsyncram_b634:auto_generated.data_a[11]
data_a[12] => altsyncram_b634:auto_generated.data_a[12]
data_a[13] => altsyncram_b634:auto_generated.data_a[13]
data_a[14] => altsyncram_b634:auto_generated.data_a[14]
data_a[15] => altsyncram_b634:auto_generated.data_a[15]
data_a[16] => altsyncram_b634:auto_generated.data_a[16]
data_a[17] => altsyncram_b634:auto_generated.data_a[17]
data_a[18] => altsyncram_b634:auto_generated.data_a[18]
data_a[19] => altsyncram_b634:auto_generated.data_a[19]
data_a[20] => altsyncram_b634:auto_generated.data_a[20]
data_a[21] => altsyncram_b634:auto_generated.data_a[21]
data_a[22] => altsyncram_b634:auto_generated.data_a[22]
data_a[23] => altsyncram_b634:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_b634:auto_generated.address_a[0]
address_a[1] => altsyncram_b634:auto_generated.address_a[1]
address_a[2] => altsyncram_b634:auto_generated.address_a[2]
address_a[3] => altsyncram_b634:auto_generated.address_a[3]
address_a[4] => altsyncram_b634:auto_generated.address_a[4]
address_a[5] => altsyncram_b634:auto_generated.address_a[5]
address_b[0] => altsyncram_b634:auto_generated.address_b[0]
address_b[1] => altsyncram_b634:auto_generated.address_b[1]
address_b[2] => altsyncram_b634:auto_generated.address_b[2]
address_b[3] => altsyncram_b634:auto_generated.address_b[3]
address_b[4] => altsyncram_b634:auto_generated.address_b[4]
address_b[5] => altsyncram_b634:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b634:auto_generated.clock0
clock1 => altsyncram_b634:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_b634:auto_generated.q_b[0]
q_b[1] <= altsyncram_b634:auto_generated.q_b[1]
q_b[2] <= altsyncram_b634:auto_generated.q_b[2]
q_b[3] <= altsyncram_b634:auto_generated.q_b[3]
q_b[4] <= altsyncram_b634:auto_generated.q_b[4]
q_b[5] <= altsyncram_b634:auto_generated.q_b[5]
q_b[6] <= altsyncram_b634:auto_generated.q_b[6]
q_b[7] <= altsyncram_b634:auto_generated.q_b[7]
q_b[8] <= altsyncram_b634:auto_generated.q_b[8]
q_b[9] <= altsyncram_b634:auto_generated.q_b[9]
q_b[10] <= altsyncram_b634:auto_generated.q_b[10]
q_b[11] <= altsyncram_b634:auto_generated.q_b[11]
q_b[12] <= altsyncram_b634:auto_generated.q_b[12]
q_b[13] <= altsyncram_b634:auto_generated.q_b[13]
q_b[14] <= altsyncram_b634:auto_generated.q_b[14]
q_b[15] <= altsyncram_b634:auto_generated.q_b[15]
q_b[16] <= altsyncram_b634:auto_generated.q_b[16]
q_b[17] <= altsyncram_b634:auto_generated.q_b[17]
q_b[18] <= altsyncram_b634:auto_generated.q_b[18]
q_b[19] <= altsyncram_b634:auto_generated.q_b[19]
q_b[20] <= altsyncram_b634:auto_generated.q_b[20]
q_b[21] <= altsyncram_b634:auto_generated.q_b[21]
q_b[22] <= altsyncram_b634:auto_generated.q_b[22]
q_b[23] <= altsyncram_b634:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1
AddressIn[0] => ~NO_FANOUT~
AddressIn[1] => Equal1.IN6
AddressIn[1] => Equal2.IN0
AddressIn[1] => Equal3.IN6
AddressIn[1] => Equal4.IN1
AddressIn[1] => Equal5.IN6
AddressIn[1] => Equal6.IN2
AddressIn[1] => Equal7.IN14
AddressIn[1] => Equal8.IN2
AddressIn[2] => Equal1.IN5
AddressIn[2] => Equal2.IN6
AddressIn[2] => Equal3.IN0
AddressIn[2] => Equal4.IN0
AddressIn[2] => Equal5.IN5
AddressIn[2] => Equal6.IN1
AddressIn[2] => Equal7.IN13
AddressIn[2] => Equal8.IN1
AddressIn[3] => Equal1.IN4
AddressIn[3] => Equal2.IN5
AddressIn[3] => Equal3.IN5
AddressIn[3] => Equal4.IN6
AddressIn[3] => Equal5.IN0
AddressIn[3] => Equal6.IN0
AddressIn[3] => Equal7.IN12
AddressIn[3] => Equal8.IN0
AddressIn[4] => Equal1.IN3
AddressIn[4] => Equal2.IN4
AddressIn[4] => Equal3.IN4
AddressIn[4] => Equal4.IN5
AddressIn[4] => Equal5.IN4
AddressIn[4] => Equal6.IN6
AddressIn[4] => Equal7.IN11
AddressIn[4] => Equal8.IN14
AddressIn[5] => Equal1.IN2
AddressIn[5] => Equal2.IN3
AddressIn[5] => Equal3.IN3
AddressIn[5] => Equal4.IN4
AddressIn[5] => Equal5.IN3
AddressIn[5] => Equal6.IN5
AddressIn[5] => Equal7.IN10
AddressIn[5] => Equal8.IN13
AddressIn[6] => Equal1.IN1
AddressIn[6] => Equal2.IN2
AddressIn[6] => Equal3.IN2
AddressIn[6] => Equal4.IN3
AddressIn[6] => Equal5.IN2
AddressIn[6] => Equal6.IN4
AddressIn[6] => Equal7.IN9
AddressIn[6] => Equal8.IN12
AddressIn[7] => Equal1.IN0
AddressIn[7] => Equal2.IN1
AddressIn[7] => Equal3.IN1
AddressIn[7] => Equal4.IN2
AddressIn[7] => Equal5.IN1
AddressIn[7] => Equal6.IN3
AddressIn[7] => Equal7.IN8
AddressIn[7] => Equal8.IN11
AddressIn[8] => Equal0.IN7
AddressIn[8] => Equal7.IN7
AddressIn[8] => Equal8.IN10
AddressIn[9] => Equal0.IN6
AddressIn[9] => Equal7.IN6
AddressIn[9] => Equal8.IN9
AddressIn[10] => Equal0.IN5
AddressIn[10] => Equal7.IN5
AddressIn[10] => Equal8.IN8
AddressIn[11] => Equal0.IN4
AddressIn[11] => Equal7.IN4
AddressIn[11] => Equal8.IN7
AddressIn[12] => Equal0.IN3
AddressIn[12] => Equal7.IN3
AddressIn[12] => Equal8.IN6
AddressIn[13] => Equal0.IN2
AddressIn[13] => Equal7.IN2
AddressIn[13] => Equal8.IN5
AddressIn[14] => Equal0.IN1
AddressIn[14] => Equal7.IN1
AddressIn[14] => Equal8.IN4
AddressIn[15] => Equal0.IN0
AddressIn[15] => Equal7.IN0
AddressIn[15] => Equal8.IN3
DataInFromCPU[0] => X1.DATAB
DataInFromCPU[0] => Y1.DATAB
DataInFromCPU[0] => Colour.DATAB
DataInFromCPU[0] => Command.DATAB
DataInFromCPU[1] => X1.DATAB
DataInFromCPU[1] => Y1.DATAB
DataInFromCPU[1] => Colour.DATAB
DataInFromCPU[1] => Command.DATAB
DataInFromCPU[2] => X1.DATAB
DataInFromCPU[2] => Y1.DATAB
DataInFromCPU[2] => Colour.DATAB
DataInFromCPU[2] => Command.DATAB
DataInFromCPU[3] => X1.DATAB
DataInFromCPU[3] => Y1.DATAB
DataInFromCPU[3] => Colour.DATAB
DataInFromCPU[3] => Command.DATAB
DataInFromCPU[4] => X1.DATAB
DataInFromCPU[4] => Y1.DATAB
DataInFromCPU[4] => Colour.DATAB
DataInFromCPU[4] => Command.DATAB
DataInFromCPU[5] => X1.DATAB
DataInFromCPU[5] => Y1.DATAB
DataInFromCPU[5] => Colour.DATAB
DataInFromCPU[5] => Command.DATAB
DataInFromCPU[6] => X1.DATAB
DataInFromCPU[6] => Y1.DATAB
DataInFromCPU[6] => Colour.DATAB
DataInFromCPU[6] => Command.DATAB
DataInFromCPU[7] => X1.DATAB
DataInFromCPU[7] => Y1.DATAB
DataInFromCPU[7] => Colour.DATAB
DataInFromCPU[7] => Command.DATAB
DataInFromCPU[8] => X1.DATAB
DataInFromCPU[8] => Y1.DATAB
DataInFromCPU[8] => Command.DATAB
DataInFromCPU[9] => X1.DATAB
DataInFromCPU[9] => Y1.DATAB
DataInFromCPU[9] => Command.DATAB
DataInFromCPU[10] => Y1.DATAB
DataInFromCPU[10] => Command.DATAB
DataInFromCPU[11] => Y1.DATAB
DataInFromCPU[11] => Command.DATAB
DataInFromCPU[12] => Y1.DATAB
DataInFromCPU[12] => Command.DATAB
DataInFromCPU[13] => Y1.DATAB
DataInFromCPU[13] => Command.DATAB
DataInFromCPU[14] => Y1.DATAB
DataInFromCPU[14] => Command.DATAB
DataInFromCPU[15] => Y1.DATAB
DataInFromCPU[15] => Command.DATAB
Clk => ColourPallette_WE_H~reg0.CLK
Clk => ColourPalletteData[0]~reg0.CLK
Clk => ColourPalletteData[1]~reg0.CLK
Clk => ColourPalletteData[2]~reg0.CLK
Clk => ColourPalletteData[3]~reg0.CLK
Clk => ColourPalletteData[4]~reg0.CLK
Clk => ColourPalletteData[5]~reg0.CLK
Clk => ColourPalletteData[6]~reg0.CLK
Clk => ColourPalletteData[7]~reg0.CLK
Clk => ColourPalletteData[8]~reg0.CLK
Clk => ColourPalletteData[9]~reg0.CLK
Clk => ColourPalletteData[10]~reg0.CLK
Clk => ColourPalletteData[11]~reg0.CLK
Clk => ColourPalletteData[12]~reg0.CLK
Clk => ColourPalletteData[13]~reg0.CLK
Clk => ColourPalletteData[14]~reg0.CLK
Clk => ColourPalletteData[15]~reg0.CLK
Clk => ColourPalletteData[16]~reg0.CLK
Clk => ColourPalletteData[17]~reg0.CLK
Clk => ColourPalletteData[18]~reg0.CLK
Clk => ColourPalletteData[19]~reg0.CLK
Clk => ColourPalletteData[20]~reg0.CLK
Clk => ColourPalletteData[21]~reg0.CLK
Clk => ColourPalletteData[22]~reg0.CLK
Clk => ColourPalletteData[23]~reg0.CLK
Clk => ColourPalletteAddr[0]~reg0.CLK
Clk => ColourPalletteAddr[1]~reg0.CLK
Clk => ColourPalletteAddr[2]~reg0.CLK
Clk => ColourPalletteAddr[3]~reg0.CLK
Clk => ColourPalletteAddr[4]~reg0.CLK
Clk => ColourPalletteAddr[5]~reg0.CLK
Clk => HScrollValue[0]~reg0.CLK
Clk => HScrollValue[1]~reg0.CLK
Clk => HScrollValue[2]~reg0.CLK
Clk => HScrollValue[3]~reg0.CLK
Clk => HScrollValue[4]~reg0.CLK
Clk => HScrollValue[5]~reg0.CLK
Clk => HScrollValue[6]~reg0.CLK
Clk => HScrollValue[7]~reg0.CLK
Clk => HScrollValue[8]~reg0.CLK
Clk => HScrollValue[9]~reg0.CLK
Clk => VScrollValue[0]~reg0.CLK
Clk => VScrollValue[1]~reg0.CLK
Clk => VScrollValue[2]~reg0.CLK
Clk => VScrollValue[3]~reg0.CLK
Clk => VScrollValue[4]~reg0.CLK
Clk => VScrollValue[5]~reg0.CLK
Clk => VScrollValue[6]~reg0.CLK
Clk => VScrollValue[7]~reg0.CLK
Clk => VScrollValue[8]~reg0.CLK
Clk => VScrollValue[9]~reg0.CLK
Clk => Sram_RW_Out~reg0.CLK
Clk => Sram_LDS_Out_L~reg0.CLK
Clk => Sram_UDS_Out_L~reg0.CLK
Clk => Sram_DataOut[0]~reg0.CLK
Clk => Sram_DataOut[1]~reg0.CLK
Clk => Sram_DataOut[2]~reg0.CLK
Clk => Sram_DataOut[3]~reg0.CLK
Clk => Sram_DataOut[4]~reg0.CLK
Clk => Sram_DataOut[5]~reg0.CLK
Clk => Sram_DataOut[6]~reg0.CLK
Clk => Sram_DataOut[7]~reg0.CLK
Clk => Sram_DataOut[8]~reg0.CLK
Clk => Sram_DataOut[9]~reg0.CLK
Clk => Sram_DataOut[10]~reg0.CLK
Clk => Sram_DataOut[11]~reg0.CLK
Clk => Sram_DataOut[12]~reg0.CLK
Clk => Sram_DataOut[13]~reg0.CLK
Clk => Sram_DataOut[14]~reg0.CLK
Clk => Sram_DataOut[15]~reg0.CLK
Clk => Sram_AddressOut[0]~reg0.CLK
Clk => Sram_AddressOut[1]~reg0.CLK
Clk => Sram_AddressOut[2]~reg0.CLK
Clk => Sram_AddressOut[3]~reg0.CLK
Clk => Sram_AddressOut[4]~reg0.CLK
Clk => Sram_AddressOut[5]~reg0.CLK
Clk => Sram_AddressOut[6]~reg0.CLK
Clk => Sram_AddressOut[7]~reg0.CLK
Clk => Sram_AddressOut[8]~reg0.CLK
Clk => Sram_AddressOut[9]~reg0.CLK
Clk => Sram_AddressOut[10]~reg0.CLK
Clk => Sram_AddressOut[11]~reg0.CLK
Clk => Sram_AddressOut[12]~reg0.CLK
Clk => Sram_AddressOut[13]~reg0.CLK
Clk => Sram_AddressOut[14]~reg0.CLK
Clk => Sram_AddressOut[15]~reg0.CLK
Clk => Sram_AddressOut[16]~reg0.CLK
Clk => Sram_AddressOut[17]~reg0.CLK
Clk => Colour_Latch[0].CLK
Clk => Colour_Latch[1].CLK
Clk => Colour_Latch[2].CLK
Clk => Colour_Latch[3].CLK
Clk => Colour_Latch[4].CLK
Clk => Colour_Latch[5].CLK
Clk => Colour_Latch[6].CLK
Clk => Colour_Latch[7].CLK
Clk => Colour_Latch[8].CLK
Clk => Colour_Latch[9].CLK
Clk => Colour_Latch[10].CLK
Clk => Colour_Latch[11].CLK
Clk => Colour_Latch[12].CLK
Clk => Colour_Latch[13].CLK
Clk => Colour_Latch[14].CLK
Clk => Colour_Latch[15].CLK
Clk => Command[0].CLK
Clk => Command[1].CLK
Clk => Command[2].CLK
Clk => Command[3].CLK
Clk => Command[4].CLK
Clk => Command[5].CLK
Clk => Command[6].CLK
Clk => Command[7].CLK
Clk => Command[8].CLK
Clk => Command[9].CLK
Clk => Command[10].CLK
Clk => Command[11].CLK
Clk => Command[12].CLK
Clk => Command[13].CLK
Clk => Command[14].CLK
Clk => Command[15].CLK
Clk => Colour[0].CLK
Clk => Colour[1].CLK
Clk => Colour[2].CLK
Clk => Colour[3].CLK
Clk => Colour[4].CLK
Clk => Colour[5].CLK
Clk => Colour[6].CLK
Clk => Colour[7].CLK
Clk => Y1[0].CLK
Clk => Y1[1].CLK
Clk => Y1[2].CLK
Clk => Y1[3].CLK
Clk => Y1[4].CLK
Clk => Y1[5].CLK
Clk => Y1[6].CLK
Clk => Y1[7].CLK
Clk => Y1[8].CLK
Clk => Y1[9].CLK
Clk => Y1[10].CLK
Clk => Y1[11].CLK
Clk => Y1[12].CLK
Clk => Y1[13].CLK
Clk => Y1[14].CLK
Clk => Y1[15].CLK
Clk => X1[0].CLK
Clk => X1[1].CLK
Clk => X1[2].CLK
Clk => X1[3].CLK
Clk => X1[4].CLK
Clk => X1[5].CLK
Clk => X1[6].CLK
Clk => X1[7].CLK
Clk => X1[8].CLK
Clk => X1[9].CLK
Clk => Idle_H.CLK
Clk => CommandWritten_H.CLK
Clk => CurrentState~1.DATAIN
Reset_L => CommandWritten_H.OUTPUTSELECT
Reset_L => Idle_H.OUTPUTSELECT
Reset_L => CurrentState.OUTPUTSELECT
Reset_L => CurrentState.OUTPUTSELECT
Reset_L => CurrentState.OUTPUTSELECT
Reset_L => CurrentState.OUTPUTSELECT
Reset_L => CurrentState.OUTPUTSELECT
Reset_L => CurrentState.OUTPUTSELECT
Reset_L => CurrentState.OUTPUTSELECT
Reset_L => CurrentState.OUTPUTSELECT
Reset_L => CurrentState.OUTPUTSELECT
Reset_L => X1.OUTPUTSELECT
Reset_L => X1.OUTPUTSELECT
Reset_L => X1.OUTPUTSELECT
Reset_L => X1.OUTPUTSELECT
Reset_L => X1.OUTPUTSELECT
Reset_L => X1.OUTPUTSELECT
Reset_L => X1.OUTPUTSELECT
Reset_L => X1.OUTPUTSELECT
Reset_L => X1.OUTPUTSELECT
Reset_L => X1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Y1.OUTPUTSELECT
Reset_L => Colour.OUTPUTSELECT
Reset_L => Colour.OUTPUTSELECT
Reset_L => Colour.OUTPUTSELECT
Reset_L => Colour.OUTPUTSELECT
Reset_L => Colour.OUTPUTSELECT
Reset_L => Colour.OUTPUTSELECT
Reset_L => Colour.OUTPUTSELECT
Reset_L => Colour.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Command.OUTPUTSELECT
Reset_L => Sram_AddressOut[17]~reg0.ENA
Reset_L => Sram_AddressOut[16]~reg0.ENA
Reset_L => Sram_AddressOut[15]~reg0.ENA
Reset_L => Sram_AddressOut[14]~reg0.ENA
Reset_L => Sram_AddressOut[13]~reg0.ENA
Reset_L => Sram_AddressOut[12]~reg0.ENA
Reset_L => Sram_AddressOut[11]~reg0.ENA
Reset_L => Sram_AddressOut[10]~reg0.ENA
Reset_L => Sram_AddressOut[9]~reg0.ENA
Reset_L => Sram_AddressOut[8]~reg0.ENA
Reset_L => Sram_AddressOut[7]~reg0.ENA
Reset_L => Sram_AddressOut[6]~reg0.ENA
Reset_L => Sram_AddressOut[5]~reg0.ENA
Reset_L => Sram_AddressOut[4]~reg0.ENA
Reset_L => Sram_AddressOut[3]~reg0.ENA
Reset_L => Sram_AddressOut[2]~reg0.ENA
Reset_L => Sram_AddressOut[1]~reg0.ENA
Reset_L => Sram_AddressOut[0]~reg0.ENA
Reset_L => Sram_DataOut[15]~reg0.ENA
Reset_L => Sram_DataOut[14]~reg0.ENA
Reset_L => Sram_DataOut[13]~reg0.ENA
Reset_L => Sram_DataOut[12]~reg0.ENA
Reset_L => Sram_DataOut[11]~reg0.ENA
Reset_L => Sram_DataOut[10]~reg0.ENA
Reset_L => Sram_DataOut[9]~reg0.ENA
Reset_L => Sram_DataOut[8]~reg0.ENA
Reset_L => Sram_DataOut[7]~reg0.ENA
Reset_L => Sram_DataOut[6]~reg0.ENA
Reset_L => Sram_DataOut[5]~reg0.ENA
Reset_L => Sram_DataOut[4]~reg0.ENA
Reset_L => Sram_DataOut[3]~reg0.ENA
Reset_L => Sram_DataOut[2]~reg0.ENA
Reset_L => Sram_DataOut[1]~reg0.ENA
Reset_L => Sram_DataOut[0]~reg0.ENA
Reset_L => Sram_UDS_Out_L~reg0.ENA
Reset_L => Sram_LDS_Out_L~reg0.ENA
Reset_L => Sram_RW_Out~reg0.ENA
Reset_L => VScrollValue[9]~reg0.ENA
Reset_L => VScrollValue[8]~reg0.ENA
Reset_L => VScrollValue[7]~reg0.ENA
Reset_L => VScrollValue[6]~reg0.ENA
Reset_L => VScrollValue[5]~reg0.ENA
Reset_L => VScrollValue[4]~reg0.ENA
Reset_L => VScrollValue[3]~reg0.ENA
Reset_L => VScrollValue[2]~reg0.ENA
Reset_L => VScrollValue[1]~reg0.ENA
Reset_L => VScrollValue[0]~reg0.ENA
Reset_L => HScrollValue[9]~reg0.ENA
Reset_L => HScrollValue[8]~reg0.ENA
Reset_L => HScrollValue[7]~reg0.ENA
Reset_L => HScrollValue[6]~reg0.ENA
Reset_L => HScrollValue[5]~reg0.ENA
Reset_L => HScrollValue[4]~reg0.ENA
Reset_L => HScrollValue[3]~reg0.ENA
Reset_L => HScrollValue[2]~reg0.ENA
Reset_L => HScrollValue[1]~reg0.ENA
Reset_L => HScrollValue[0]~reg0.ENA
Reset_L => ColourPalletteAddr[5]~reg0.ENA
Reset_L => ColourPalletteAddr[4]~reg0.ENA
Reset_L => ColourPalletteAddr[3]~reg0.ENA
Reset_L => ColourPalletteAddr[2]~reg0.ENA
Reset_L => ColourPalletteAddr[1]~reg0.ENA
Reset_L => ColourPalletteAddr[0]~reg0.ENA
Reset_L => ColourPalletteData[23]~reg0.ENA
Reset_L => ColourPalletteData[22]~reg0.ENA
Reset_L => ColourPalletteData[21]~reg0.ENA
Reset_L => ColourPalletteData[20]~reg0.ENA
Reset_L => ColourPalletteData[19]~reg0.ENA
Reset_L => ColourPalletteData[18]~reg0.ENA
Reset_L => ColourPalletteData[17]~reg0.ENA
Reset_L => ColourPalletteData[16]~reg0.ENA
Reset_L => ColourPalletteData[15]~reg0.ENA
Reset_L => ColourPalletteData[14]~reg0.ENA
Reset_L => ColourPalletteData[13]~reg0.ENA
Reset_L => ColourPalletteData[12]~reg0.ENA
Reset_L => ColourPalletteData[11]~reg0.ENA
Reset_L => ColourPalletteData[10]~reg0.ENA
Reset_L => ColourPalletteData[9]~reg0.ENA
Reset_L => ColourPalletteData[8]~reg0.ENA
Reset_L => ColourPalletteData[7]~reg0.ENA
Reset_L => ColourPalletteData[6]~reg0.ENA
Reset_L => ColourPalletteData[5]~reg0.ENA
Reset_L => ColourPalletteData[4]~reg0.ENA
Reset_L => ColourPalletteData[3]~reg0.ENA
Reset_L => ColourPalletteData[2]~reg0.ENA
Reset_L => ColourPalletteData[1]~reg0.ENA
Reset_L => ColourPalletteData[0]~reg0.ENA
Reset_L => ColourPallette_WE_H~reg0.ENA
AS_L => NextState.DATAB
AS_L => always2.IN1
AS_L => NextState.DATAB
AS_L => always0.IN1
UDS_L => Command.OUTPUTSELECT
UDS_L => Command.OUTPUTSELECT
UDS_L => Command.OUTPUTSELECT
UDS_L => Command.OUTPUTSELECT
UDS_L => Command.OUTPUTSELECT
UDS_L => Command.OUTPUTSELECT
UDS_L => Command.OUTPUTSELECT
UDS_L => Command.OUTPUTSELECT
UDS_L => Y1.OUTPUTSELECT
UDS_L => Y1.OUTPUTSELECT
UDS_L => Y1.OUTPUTSELECT
UDS_L => Y1.OUTPUTSELECT
UDS_L => Y1.OUTPUTSELECT
UDS_L => Y1.OUTPUTSELECT
UDS_L => Y1.OUTPUTSELECT
UDS_L => Y1.OUTPUTSELECT
UDS_L => X1.OUTPUTSELECT
UDS_L => X1.OUTPUTSELECT
LDS_L => X1.OUTPUTSELECT
LDS_L => X1.OUTPUTSELECT
LDS_L => X1.OUTPUTSELECT
LDS_L => X1.OUTPUTSELECT
LDS_L => X1.OUTPUTSELECT
LDS_L => X1.OUTPUTSELECT
LDS_L => X1.OUTPUTSELECT
LDS_L => X1.OUTPUTSELECT
LDS_L => Y1.OUTPUTSELECT
LDS_L => Y1.OUTPUTSELECT
LDS_L => Y1.OUTPUTSELECT
LDS_L => Y1.OUTPUTSELECT
LDS_L => Y1.OUTPUTSELECT
LDS_L => Y1.OUTPUTSELECT
LDS_L => Y1.OUTPUTSELECT
LDS_L => Y1.OUTPUTSELECT
LDS_L => Colour.OUTPUTSELECT
LDS_L => Colour.OUTPUTSELECT
LDS_L => Colour.OUTPUTSELECT
LDS_L => Colour.OUTPUTSELECT
LDS_L => Colour.OUTPUTSELECT
LDS_L => Colour.OUTPUTSELECT
LDS_L => Colour.OUTPUTSELECT
LDS_L => Colour.OUTPUTSELECT
LDS_L => Command.OUTPUTSELECT
LDS_L => Command.OUTPUTSELECT
LDS_L => Command.OUTPUTSELECT
LDS_L => Command.OUTPUTSELECT
LDS_L => Command.OUTPUTSELECT
LDS_L => Command.OUTPUTSELECT
LDS_L => Command.OUTPUTSELECT
LDS_L => Command.OUTPUTSELECT
RW => always2.IN0
RW => always0.IN0
GraphicsCS_L => always2.IN1
GraphicsCS_L => always0.IN1
VSync_L => NextState.DATAB
VSync_L => Sig_ColourPallette_WE_H.DATAB
VSync_L => NextState.DATAB
SRam_DataIn[0] => Colour_Latch_Data.DATAA
SRam_DataIn[1] => Colour_Latch_Data.DATAA
SRam_DataIn[2] => Colour_Latch_Data.DATAA
SRam_DataIn[3] => Colour_Latch_Data.DATAA
SRam_DataIn[4] => Colour_Latch_Data.DATAA
SRam_DataIn[5] => Colour_Latch_Data.DATAA
SRam_DataIn[6] => Colour_Latch_Data.DATAA
SRam_DataIn[7] => Colour_Latch_Data.DATAA
SRam_DataIn[8] => Colour_Latch_Data.DATAB
SRam_DataIn[9] => Colour_Latch_Data.DATAB
SRam_DataIn[10] => Colour_Latch_Data.DATAB
SRam_DataIn[11] => Colour_Latch_Data.DATAB
SRam_DataIn[12] => Colour_Latch_Data.DATAB
SRam_DataIn[13] => Colour_Latch_Data.DATAB
SRam_DataIn[14] => Colour_Latch_Data.DATAB
SRam_DataIn[15] => Colour_Latch_Data.DATAB
VScrollValue[0] <= VScrollValue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VScrollValue[1] <= VScrollValue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VScrollValue[2] <= VScrollValue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VScrollValue[3] <= VScrollValue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VScrollValue[4] <= VScrollValue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VScrollValue[5] <= VScrollValue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VScrollValue[6] <= VScrollValue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VScrollValue[7] <= VScrollValue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VScrollValue[8] <= VScrollValue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VScrollValue[9] <= VScrollValue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HScrollValue[0] <= HScrollValue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HScrollValue[1] <= HScrollValue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HScrollValue[2] <= HScrollValue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HScrollValue[3] <= HScrollValue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HScrollValue[4] <= HScrollValue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HScrollValue[5] <= HScrollValue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HScrollValue[6] <= HScrollValue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HScrollValue[7] <= HScrollValue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HScrollValue[8] <= HScrollValue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HScrollValue[9] <= HScrollValue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[0] <= DataOutToCPU[0].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[1] <= DataOutToCPU[1].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[2] <= DataOutToCPU[2].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[3] <= DataOutToCPU[3].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[4] <= DataOutToCPU[4].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[5] <= DataOutToCPU[5].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[6] <= DataOutToCPU[6].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[7] <= DataOutToCPU[7].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[8] <= DataOutToCPU[8].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[9] <= DataOutToCPU[9].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[10] <= DataOutToCPU[10].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[11] <= DataOutToCPU[11].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[12] <= DataOutToCPU[12].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[13] <= DataOutToCPU[13].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[14] <= DataOutToCPU[14].DB_MAX_OUTPUT_PORT_TYPE
DataOutToCPU[15] <= DataOutToCPU[15].DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[0] <= Sram_AddressOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[1] <= Sram_AddressOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[2] <= Sram_AddressOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[3] <= Sram_AddressOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[4] <= Sram_AddressOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[5] <= Sram_AddressOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[6] <= Sram_AddressOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[7] <= Sram_AddressOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[8] <= Sram_AddressOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[9] <= Sram_AddressOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[10] <= Sram_AddressOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[11] <= Sram_AddressOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[12] <= Sram_AddressOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[13] <= Sram_AddressOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[14] <= Sram_AddressOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[15] <= Sram_AddressOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[16] <= Sram_AddressOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_AddressOut[17] <= Sram_AddressOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[0] <= Sram_DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[1] <= Sram_DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[2] <= Sram_DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[3] <= Sram_DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[4] <= Sram_DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[5] <= Sram_DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[6] <= Sram_DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[7] <= Sram_DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[8] <= Sram_DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[9] <= Sram_DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[10] <= Sram_DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[11] <= Sram_DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[12] <= Sram_DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[13] <= Sram_DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[14] <= Sram_DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_DataOut[15] <= Sram_DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_UDS_Out_L <= Sram_UDS_Out_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_LDS_Out_L <= Sram_LDS_Out_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sram_RW_Out <= Sram_RW_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteAddr[0] <= ColourPalletteAddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteAddr[1] <= ColourPalletteAddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteAddr[2] <= ColourPalletteAddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteAddr[3] <= ColourPalletteAddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteAddr[4] <= ColourPalletteAddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteAddr[5] <= ColourPalletteAddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[0] <= ColourPalletteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[1] <= ColourPalletteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[2] <= ColourPalletteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[3] <= ColourPalletteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[4] <= ColourPalletteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[5] <= ColourPalletteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[6] <= ColourPalletteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[7] <= ColourPalletteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[8] <= ColourPalletteData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[9] <= ColourPalletteData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[10] <= ColourPalletteData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[11] <= ColourPalletteData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[12] <= ColourPalletteData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[13] <= ColourPalletteData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[14] <= ColourPalletteData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[15] <= ColourPalletteData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[16] <= ColourPalletteData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[17] <= ColourPalletteData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[18] <= ColourPalletteData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[19] <= ColourPalletteData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[20] <= ColourPalletteData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[21] <= ColourPalletteData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[22] <= ColourPalletteData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPalletteData[23] <= ColourPalletteData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourPallette_WE_H <= ColourPallette_WE_H~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller800x480:inst1|GraphicsFrameBufferMemory:inst9
GraphicsDataOut[0] <= <GND>
GraphicsDataOut[1] <= <GND>
GraphicsDataOut[2] <= <GND>
GraphicsDataOut[3] <= <GND>
GraphicsDataOut[4] <= <GND>
GraphicsDataOut[5] <= <GND>
GraphicsDataOut[6] <= <GND>
GraphicsDataOut[7] <= <GND>
GraphicsDataOut[8] <= <GND>
GraphicsDataOut[9] <= <GND>
GraphicsDataOut[10] <= <GND>
GraphicsDataOut[11] <= <GND>
GraphicsDataOut[12] <= <GND>
GraphicsDataOut[13] <= <GND>
GraphicsDataOut[14] <= <GND>
GraphicsDataOut[15] <= <GND>
VGA_Data[0] <= <GND>
VGA_Data[1] <= <GND>
VGA_Data[2] <= <GND>
VGA_Data[3] <= <GND>
VGA_Data[4] <= <GND>
VGA_Data[5] <= <GND>
VGA_Data[6] <= <GND>
VGA_Data[7] <= <GND>
VGA_Data[8] <= <GND>
VGA_Data[9] <= <GND>
VGA_Data[10] <= <GND>
VGA_Data[11] <= <GND>
VGA_Data[12] <= <GND>
VGA_Data[13] <= <GND>
VGA_Data[14] <= <GND>
VGA_Data[15] <= <GND>
Clock_50Mhz => ~NO_FANOUT~
Graphics_Upper_Byte_Enable => ~NO_FANOUT~
Graphics_Lower_Byte_Enable => ~NO_FANOUT~
Graphics_Write_Enable => ~NO_FANOUT~
Graphics_Addr[0] => ~NO_FANOUT~
Graphics_Addr[1] => ~NO_FANOUT~
Graphics_Addr[2] => ~NO_FANOUT~
Graphics_Addr[3] => ~NO_FANOUT~
Graphics_Addr[4] => ~NO_FANOUT~
Graphics_Addr[5] => ~NO_FANOUT~
Graphics_Addr[6] => ~NO_FANOUT~
Graphics_Addr[7] => ~NO_FANOUT~
Graphics_Addr[8] => ~NO_FANOUT~
Graphics_Addr[9] => ~NO_FANOUT~
Graphics_Addr[10] => ~NO_FANOUT~
Graphics_Addr[11] => ~NO_FANOUT~
Graphics_Addr[12] => ~NO_FANOUT~
Graphics_Addr[13] => ~NO_FANOUT~
Graphics_Addr[14] => ~NO_FANOUT~
Graphics_Addr[15] => ~NO_FANOUT~
Graphics_Addr[16] => ~NO_FANOUT~
Graphics_Addr[17] => ~NO_FANOUT~
GraphicsDataIn[0] => ~NO_FANOUT~
GraphicsDataIn[1] => ~NO_FANOUT~
GraphicsDataIn[2] => ~NO_FANOUT~
GraphicsDataIn[3] => ~NO_FANOUT~
GraphicsDataIn[4] => ~NO_FANOUT~
GraphicsDataIn[5] => ~NO_FANOUT~
GraphicsDataIn[6] => ~NO_FANOUT~
GraphicsDataIn[7] => ~NO_FANOUT~
GraphicsDataIn[8] => ~NO_FANOUT~
GraphicsDataIn[9] => ~NO_FANOUT~
GraphicsDataIn[10] => ~NO_FANOUT~
GraphicsDataIn[11] => ~NO_FANOUT~
GraphicsDataIn[12] => ~NO_FANOUT~
GraphicsDataIn[13] => ~NO_FANOUT~
GraphicsDataIn[14] => ~NO_FANOUT~
GraphicsDataIn[15] => ~NO_FANOUT~
VGA_Addr[0] => ~NO_FANOUT~
VGA_Addr[1] => ~NO_FANOUT~
VGA_Addr[2] => ~NO_FANOUT~
VGA_Addr[3] => ~NO_FANOUT~
VGA_Addr[4] => ~NO_FANOUT~
VGA_Addr[5] => ~NO_FANOUT~
VGA_Addr[6] => ~NO_FANOUT~
VGA_Addr[7] => ~NO_FANOUT~
VGA_Addr[8] => ~NO_FANOUT~
VGA_Addr[9] => ~NO_FANOUT~
VGA_Addr[10] => ~NO_FANOUT~
VGA_Addr[11] => ~NO_FANOUT~
VGA_Addr[12] => ~NO_FANOUT~
VGA_Addr[13] => ~NO_FANOUT~
VGA_Addr[14] => ~NO_FANOUT~
VGA_Addr[15] => ~NO_FANOUT~
VGA_Addr[16] => ~NO_FANOUT~
VGA_Addr[17] => ~NO_FANOUT~


|MC68K|Video_Controller800x480:inst1|RamAddressMapper_Verilog:inst
RowAddress[0] => RamAddress[9].DATAIN
RowAddress[1] => RamAddress[10].DATAIN
RowAddress[2] => RamAddress[11].DATAIN
RowAddress[3] => RamAddress[12].DATAIN
RowAddress[4] => RamAddress[13].DATAIN
RowAddress[5] => RamAddress[14].DATAIN
RowAddress[6] => RamAddress[15].DATAIN
RowAddress[7] => RamAddress[16].DATAIN
RowAddress[8] => RamAddress[17].DATAIN
RowAddress[9] => ~NO_FANOUT~
ColumnAddress[0] => ByteSelect.DATAIN
ColumnAddress[1] => RamAddress[0].DATAIN
ColumnAddress[2] => RamAddress[1].DATAIN
ColumnAddress[3] => RamAddress[2].DATAIN
ColumnAddress[4] => RamAddress[3].DATAIN
ColumnAddress[5] => RamAddress[4].DATAIN
ColumnAddress[6] => RamAddress[5].DATAIN
ColumnAddress[7] => RamAddress[6].DATAIN
ColumnAddress[8] => RamAddress[7].DATAIN
ColumnAddress[9] => RamAddress[8].DATAIN
RamAddress[0] <= ColumnAddress[1].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[1] <= ColumnAddress[2].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[2] <= ColumnAddress[3].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[3] <= ColumnAddress[4].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[4] <= ColumnAddress[5].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[5] <= ColumnAddress[6].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[6] <= ColumnAddress[7].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[7] <= ColumnAddress[8].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[8] <= ColumnAddress[9].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[9] <= RowAddress[0].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[10] <= RowAddress[1].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[11] <= RowAddress[2].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[12] <= RowAddress[3].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[13] <= RowAddress[4].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[14] <= RowAddress[5].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[15] <= RowAddress[6].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[16] <= RowAddress[7].DB_MAX_OUTPUT_PORT_TYPE
RamAddress[17] <= RowAddress[8].DB_MAX_OUTPUT_PORT_TYPE
ByteSelect <= ColumnAddress[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Video_Controller800x480:inst1|VGADataMux_Verilog:inst2
SRamDataIn[0] => VGADataOut.DATAB
SRamDataIn[1] => VGADataOut.DATAB
SRamDataIn[2] => VGADataOut.DATAB
SRamDataIn[3] => VGADataOut.DATAB
SRamDataIn[4] => VGADataOut.DATAB
SRamDataIn[5] => VGADataOut.DATAB
SRamDataIn[6] => ~NO_FANOUT~
SRamDataIn[7] => ~NO_FANOUT~
SRamDataIn[8] => VGADataOut.DATAA
SRamDataIn[9] => VGADataOut.DATAA
SRamDataIn[10] => VGADataOut.DATAA
SRamDataIn[11] => VGADataOut.DATAA
SRamDataIn[12] => VGADataOut.DATAA
SRamDataIn[13] => VGADataOut.DATAA
SRamDataIn[14] => ~NO_FANOUT~
SRamDataIn[15] => ~NO_FANOUT~
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
Sel => VGADataOut.OUTPUTSELECT
VGADataOut[0] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[1] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[2] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[3] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[4] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE
VGADataOut[5] <= VGADataOut.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16
DataOut[0] <= lpm_bustri0:inst.tridata[0]
DataOut[1] <= lpm_bustri0:inst.tridata[1]
DataOut[2] <= lpm_bustri0:inst.tridata[2]
DataOut[3] <= lpm_bustri0:inst.tridata[3]
DataOut[4] <= lpm_bustri0:inst.tridata[4]
DataOut[5] <= lpm_bustri0:inst.tridata[5]
DataOut[6] <= lpm_bustri0:inst.tridata[6]
DataOut[7] <= lpm_bustri0:inst.tridata[7]
DataOut[8] <= lpm_bustri0:inst.tridata[8]
DataOut[9] <= lpm_bustri0:inst.tridata[9]
DataOut[10] <= lpm_bustri0:inst.tridata[10]
DataOut[11] <= lpm_bustri0:inst.tridata[11]
DataOut[12] <= lpm_bustri0:inst.tridata[12]
DataOut[13] <= lpm_bustri0:inst.tridata[13]
DataOut[14] <= lpm_bustri0:inst.tridata[14]
DataOut[15] <= lpm_bustri0:inst.tridata[15]
RomSelect_H => lpm_bustri0:inst.enabledt
Clock => inst2.IN0
Address[0] => OnChipRom16KWord:inst3.address[0]
Address[1] => OnChipRom16KWord:inst3.address[1]
Address[2] => OnChipRom16KWord:inst3.address[2]
Address[3] => OnChipRom16KWord:inst3.address[3]
Address[4] => OnChipRom16KWord:inst3.address[4]
Address[5] => OnChipRom16KWord:inst3.address[5]
Address[6] => OnChipRom16KWord:inst3.address[6]
Address[7] => OnChipRom16KWord:inst3.address[7]
Address[8] => OnChipRom16KWord:inst3.address[8]
Address[9] => OnChipRom16KWord:inst3.address[9]
Address[10] => OnChipRom16KWord:inst3.address[10]
Address[11] => OnChipRom16KWord:inst3.address[11]
Address[12] => OnChipRom16KWord:inst3.address[12]
Address[13] => OnChipRom16KWord:inst3.address[13]


|MC68K|OnChipROM16KWords:inst16|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|OnChipROM16KWords:inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ts44:auto_generated.address_a[0]
address_a[1] => altsyncram_ts44:auto_generated.address_a[1]
address_a[2] => altsyncram_ts44:auto_generated.address_a[2]
address_a[3] => altsyncram_ts44:auto_generated.address_a[3]
address_a[4] => altsyncram_ts44:auto_generated.address_a[4]
address_a[5] => altsyncram_ts44:auto_generated.address_a[5]
address_a[6] => altsyncram_ts44:auto_generated.address_a[6]
address_a[7] => altsyncram_ts44:auto_generated.address_a[7]
address_a[8] => altsyncram_ts44:auto_generated.address_a[8]
address_a[9] => altsyncram_ts44:auto_generated.address_a[9]
address_a[10] => altsyncram_ts44:auto_generated.address_a[10]
address_a[11] => altsyncram_ts44:auto_generated.address_a[11]
address_a[12] => altsyncram_ts44:auto_generated.address_a[12]
address_a[13] => altsyncram_ts44:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ts44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ts44:auto_generated.q_a[0]
q_a[1] <= altsyncram_ts44:auto_generated.q_a[1]
q_a[2] <= altsyncram_ts44:auto_generated.q_a[2]
q_a[3] <= altsyncram_ts44:auto_generated.q_a[3]
q_a[4] <= altsyncram_ts44:auto_generated.q_a[4]
q_a[5] <= altsyncram_ts44:auto_generated.q_a[5]
q_a[6] <= altsyncram_ts44:auto_generated.q_a[6]
q_a[7] <= altsyncram_ts44:auto_generated.q_a[7]
q_a[8] <= altsyncram_ts44:auto_generated.q_a[8]
q_a[9] <= altsyncram_ts44:auto_generated.q_a[9]
q_a[10] <= altsyncram_ts44:auto_generated.q_a[10]
q_a[11] <= altsyncram_ts44:auto_generated.q_a[11]
q_a[12] <= altsyncram_ts44:auto_generated.q_a[12]
q_a[13] <= altsyncram_ts44:auto_generated.q_a[13]
q_a[14] <= altsyncram_ts44:auto_generated.q_a[14]
q_a[15] <= altsyncram_ts44:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated
address_a[0] => altsyncram_8i53:altsyncram1.address_a[0]
address_a[1] => altsyncram_8i53:altsyncram1.address_a[1]
address_a[2] => altsyncram_8i53:altsyncram1.address_a[2]
address_a[3] => altsyncram_8i53:altsyncram1.address_a[3]
address_a[4] => altsyncram_8i53:altsyncram1.address_a[4]
address_a[5] => altsyncram_8i53:altsyncram1.address_a[5]
address_a[6] => altsyncram_8i53:altsyncram1.address_a[6]
address_a[7] => altsyncram_8i53:altsyncram1.address_a[7]
address_a[8] => altsyncram_8i53:altsyncram1.address_a[8]
address_a[9] => altsyncram_8i53:altsyncram1.address_a[9]
address_a[10] => altsyncram_8i53:altsyncram1.address_a[10]
address_a[11] => altsyncram_8i53:altsyncram1.address_a[11]
address_a[12] => altsyncram_8i53:altsyncram1.address_a[12]
address_a[13] => altsyncram_8i53:altsyncram1.address_a[13]
clock0 => altsyncram_8i53:altsyncram1.clock0
q_a[0] <= altsyncram_8i53:altsyncram1.q_a[0]
q_a[1] <= altsyncram_8i53:altsyncram1.q_a[1]
q_a[2] <= altsyncram_8i53:altsyncram1.q_a[2]
q_a[3] <= altsyncram_8i53:altsyncram1.q_a[3]
q_a[4] <= altsyncram_8i53:altsyncram1.q_a[4]
q_a[5] <= altsyncram_8i53:altsyncram1.q_a[5]
q_a[6] <= altsyncram_8i53:altsyncram1.q_a[6]
q_a[7] <= altsyncram_8i53:altsyncram1.q_a[7]
q_a[8] <= altsyncram_8i53:altsyncram1.q_a[8]
q_a[9] <= altsyncram_8i53:altsyncram1.q_a[9]
q_a[10] <= altsyncram_8i53:altsyncram1.q_a[10]
q_a[11] <= altsyncram_8i53:altsyncram1.q_a[11]
q_a[12] <= altsyncram_8i53:altsyncram1.q_a[12]
q_a[13] <= altsyncram_8i53:altsyncram1.q_a[13]
q_a[14] <= altsyncram_8i53:altsyncram1.q_a[14]
q_a[15] <= altsyncram_8i53:altsyncram1.q_a[15]


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|altsyncram_8i53:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode4.data[0]
address_a[13] => decode_u0a:rden_decode_a.data[0]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_5la:decode5.data[0]
address_b[13] => decode_u0a:rden_decode_b.data[0]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => address_reg_b[0].CLK
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a24.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a25.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a26.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a27.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a28.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a29.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a30.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a31.PORTBDATAIN
q_a[0] <= mux_4hb:mux6.result[0]
q_a[1] <= mux_4hb:mux6.result[1]
q_a[2] <= mux_4hb:mux6.result[2]
q_a[3] <= mux_4hb:mux6.result[3]
q_a[4] <= mux_4hb:mux6.result[4]
q_a[5] <= mux_4hb:mux6.result[5]
q_a[6] <= mux_4hb:mux6.result[6]
q_a[7] <= mux_4hb:mux6.result[7]
q_a[8] <= mux_4hb:mux6.result[8]
q_a[9] <= mux_4hb:mux6.result[9]
q_a[10] <= mux_4hb:mux6.result[10]
q_a[11] <= mux_4hb:mux6.result[11]
q_a[12] <= mux_4hb:mux6.result[12]
q_a[13] <= mux_4hb:mux6.result[13]
q_a[14] <= mux_4hb:mux6.result[14]
q_a[15] <= mux_4hb:mux6.result[15]
q_b[0] <= mux_4hb:mux7.result[0]
q_b[1] <= mux_4hb:mux7.result[1]
q_b[2] <= mux_4hb:mux7.result[2]
q_b[3] <= mux_4hb:mux7.result[3]
q_b[4] <= mux_4hb:mux7.result[4]
q_b[5] <= mux_4hb:mux7.result[5]
q_b[6] <= mux_4hb:mux7.result[6]
q_b[7] <= mux_4hb:mux7.result[7]
q_b[8] <= mux_4hb:mux7.result[8]
q_b[9] <= mux_4hb:mux7.result[9]
q_b[10] <= mux_4hb:mux7.result[10]
q_b[11] <= mux_4hb:mux7.result[11]
q_b[12] <= mux_4hb:mux7.result[12]
q_b[13] <= mux_4hb:mux7.result[13]
q_b[14] <= mux_4hb:mux7.result[14]
q_b[15] <= mux_4hb:mux7.result[15]
wren_b => decode_5la:decode5.enable


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|altsyncram_8i53:altsyncram1|decode_5la:decode4
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|altsyncram_8i53:altsyncram1|decode_5la:decode5
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|altsyncram_8i53:altsyncram1|decode_u0a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|altsyncram_8i53:altsyncram1|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|altsyncram_8i53:altsyncram1|mux_4hb:mux6
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|altsyncram_8i53:altsyncram1|mux_4hb:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_ts44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
RamSelect_H => SramBlockDecoder_Verilog:inst1.SRamSelect_H
Address[0] => SramBlockDecoder_Verilog:inst1.Address[0]
Address[0] => SramBlock_32KWord:inst.Address[0]
Address[0] => SramBlock_32KWord:inst4.Address[0]
Address[0] => SramBlock_32KWord:inst5.Address[0]
Address[0] => SramBlock_32KWord:inst6.Address[0]
Address[1] => SramBlockDecoder_Verilog:inst1.Address[1]
Address[1] => SramBlock_32KWord:inst.Address[1]
Address[1] => SramBlock_32KWord:inst4.Address[1]
Address[1] => SramBlock_32KWord:inst5.Address[1]
Address[1] => SramBlock_32KWord:inst6.Address[1]
Address[2] => SramBlockDecoder_Verilog:inst1.Address[2]
Address[2] => SramBlock_32KWord:inst.Address[2]
Address[2] => SramBlock_32KWord:inst4.Address[2]
Address[2] => SramBlock_32KWord:inst5.Address[2]
Address[2] => SramBlock_32KWord:inst6.Address[2]
Address[3] => SramBlockDecoder_Verilog:inst1.Address[3]
Address[3] => SramBlock_32KWord:inst.Address[3]
Address[3] => SramBlock_32KWord:inst4.Address[3]
Address[3] => SramBlock_32KWord:inst5.Address[3]
Address[3] => SramBlock_32KWord:inst6.Address[3]
Address[4] => SramBlockDecoder_Verilog:inst1.Address[4]
Address[4] => SramBlock_32KWord:inst.Address[4]
Address[4] => SramBlock_32KWord:inst4.Address[4]
Address[4] => SramBlock_32KWord:inst5.Address[4]
Address[4] => SramBlock_32KWord:inst6.Address[4]
Address[5] => SramBlockDecoder_Verilog:inst1.Address[5]
Address[5] => SramBlock_32KWord:inst.Address[5]
Address[5] => SramBlock_32KWord:inst4.Address[5]
Address[5] => SramBlock_32KWord:inst5.Address[5]
Address[5] => SramBlock_32KWord:inst6.Address[5]
Address[6] => SramBlockDecoder_Verilog:inst1.Address[6]
Address[6] => SramBlock_32KWord:inst.Address[6]
Address[6] => SramBlock_32KWord:inst4.Address[6]
Address[6] => SramBlock_32KWord:inst5.Address[6]
Address[6] => SramBlock_32KWord:inst6.Address[6]
Address[7] => SramBlockDecoder_Verilog:inst1.Address[7]
Address[7] => SramBlock_32KWord:inst.Address[7]
Address[7] => SramBlock_32KWord:inst4.Address[7]
Address[7] => SramBlock_32KWord:inst5.Address[7]
Address[7] => SramBlock_32KWord:inst6.Address[7]
Address[8] => SramBlockDecoder_Verilog:inst1.Address[8]
Address[8] => SramBlock_32KWord:inst.Address[8]
Address[8] => SramBlock_32KWord:inst4.Address[8]
Address[8] => SramBlock_32KWord:inst5.Address[8]
Address[8] => SramBlock_32KWord:inst6.Address[8]
Address[9] => SramBlockDecoder_Verilog:inst1.Address[9]
Address[9] => SramBlock_32KWord:inst.Address[9]
Address[9] => SramBlock_32KWord:inst4.Address[9]
Address[9] => SramBlock_32KWord:inst5.Address[9]
Address[9] => SramBlock_32KWord:inst6.Address[9]
Address[10] => SramBlockDecoder_Verilog:inst1.Address[10]
Address[10] => SramBlock_32KWord:inst.Address[10]
Address[10] => SramBlock_32KWord:inst4.Address[10]
Address[10] => SramBlock_32KWord:inst5.Address[10]
Address[10] => SramBlock_32KWord:inst6.Address[10]
Address[11] => SramBlockDecoder_Verilog:inst1.Address[11]
Address[11] => SramBlock_32KWord:inst.Address[11]
Address[11] => SramBlock_32KWord:inst4.Address[11]
Address[11] => SramBlock_32KWord:inst5.Address[11]
Address[11] => SramBlock_32KWord:inst6.Address[11]
Address[12] => SramBlockDecoder_Verilog:inst1.Address[12]
Address[12] => SramBlock_32KWord:inst.Address[12]
Address[12] => SramBlock_32KWord:inst4.Address[12]
Address[12] => SramBlock_32KWord:inst5.Address[12]
Address[12] => SramBlock_32KWord:inst6.Address[12]
Address[13] => SramBlockDecoder_Verilog:inst1.Address[13]
Address[13] => SramBlock_32KWord:inst.Address[13]
Address[13] => SramBlock_32KWord:inst4.Address[13]
Address[13] => SramBlock_32KWord:inst5.Address[13]
Address[13] => SramBlock_32KWord:inst6.Address[13]
Address[14] => SramBlockDecoder_Verilog:inst1.Address[14]
Address[14] => SramBlock_32KWord:inst.Address[14]
Address[14] => SramBlock_32KWord:inst4.Address[14]
Address[14] => SramBlock_32KWord:inst5.Address[14]
Address[14] => SramBlock_32KWord:inst6.Address[14]
Address[15] => SramBlockDecoder_Verilog:inst1.Address[15]
Address[16] => SramBlockDecoder_Verilog:inst1.Address[16]
UDS_L => SramBlock_32KWord:inst.UDS_L
UDS_L => SramBlock_32KWord:inst4.UDS_L
UDS_L => SramBlock_32KWord:inst5.UDS_L
UDS_L => SramBlock_32KWord:inst6.UDS_L
LDS_L => SramBlock_32KWord:inst.LDS_L
LDS_L => SramBlock_32KWord:inst4.LDS_L
LDS_L => SramBlock_32KWord:inst5.LDS_L
LDS_L => SramBlock_32KWord:inst6.LDS_L
WE_L => SramBlock_32KWord:inst.WE_L
WE_L => SramBlock_32KWord:inst4.WE_L
WE_L => SramBlock_32KWord:inst5.WE_L
WE_L => SramBlock_32KWord:inst6.WE_L
AS_L => SramBlock_32KWord:inst.AS_L
AS_L => SramBlock_32KWord:inst4.AS_L
AS_L => SramBlock_32KWord:inst5.AS_L
AS_L => SramBlock_32KWord:inst6.AS_L
Clock => inst2.IN0
DataIn[0] => SramBlock_32KWord:inst.DataIn[0]
DataIn[0] => SramBlock_32KWord:inst4.DataIn[0]
DataIn[0] => SramBlock_32KWord:inst5.DataIn[0]
DataIn[0] => SramBlock_32KWord:inst6.DataIn[0]
DataIn[1] => SramBlock_32KWord:inst.DataIn[1]
DataIn[1] => SramBlock_32KWord:inst4.DataIn[1]
DataIn[1] => SramBlock_32KWord:inst5.DataIn[1]
DataIn[1] => SramBlock_32KWord:inst6.DataIn[1]
DataIn[2] => SramBlock_32KWord:inst.DataIn[2]
DataIn[2] => SramBlock_32KWord:inst4.DataIn[2]
DataIn[2] => SramBlock_32KWord:inst5.DataIn[2]
DataIn[2] => SramBlock_32KWord:inst6.DataIn[2]
DataIn[3] => SramBlock_32KWord:inst.DataIn[3]
DataIn[3] => SramBlock_32KWord:inst4.DataIn[3]
DataIn[3] => SramBlock_32KWord:inst5.DataIn[3]
DataIn[3] => SramBlock_32KWord:inst6.DataIn[3]
DataIn[4] => SramBlock_32KWord:inst.DataIn[4]
DataIn[4] => SramBlock_32KWord:inst4.DataIn[4]
DataIn[4] => SramBlock_32KWord:inst5.DataIn[4]
DataIn[4] => SramBlock_32KWord:inst6.DataIn[4]
DataIn[5] => SramBlock_32KWord:inst.DataIn[5]
DataIn[5] => SramBlock_32KWord:inst4.DataIn[5]
DataIn[5] => SramBlock_32KWord:inst5.DataIn[5]
DataIn[5] => SramBlock_32KWord:inst6.DataIn[5]
DataIn[6] => SramBlock_32KWord:inst.DataIn[6]
DataIn[6] => SramBlock_32KWord:inst4.DataIn[6]
DataIn[6] => SramBlock_32KWord:inst5.DataIn[6]
DataIn[6] => SramBlock_32KWord:inst6.DataIn[6]
DataIn[7] => SramBlock_32KWord:inst.DataIn[7]
DataIn[7] => SramBlock_32KWord:inst4.DataIn[7]
DataIn[7] => SramBlock_32KWord:inst5.DataIn[7]
DataIn[7] => SramBlock_32KWord:inst6.DataIn[7]
DataIn[8] => SramBlock_32KWord:inst.DataIn[8]
DataIn[8] => SramBlock_32KWord:inst4.DataIn[8]
DataIn[8] => SramBlock_32KWord:inst5.DataIn[8]
DataIn[8] => SramBlock_32KWord:inst6.DataIn[8]
DataIn[9] => SramBlock_32KWord:inst.DataIn[9]
DataIn[9] => SramBlock_32KWord:inst4.DataIn[9]
DataIn[9] => SramBlock_32KWord:inst5.DataIn[9]
DataIn[9] => SramBlock_32KWord:inst6.DataIn[9]
DataIn[10] => SramBlock_32KWord:inst.DataIn[10]
DataIn[10] => SramBlock_32KWord:inst4.DataIn[10]
DataIn[10] => SramBlock_32KWord:inst5.DataIn[10]
DataIn[10] => SramBlock_32KWord:inst6.DataIn[10]
DataIn[11] => SramBlock_32KWord:inst.DataIn[11]
DataIn[11] => SramBlock_32KWord:inst4.DataIn[11]
DataIn[11] => SramBlock_32KWord:inst5.DataIn[11]
DataIn[11] => SramBlock_32KWord:inst6.DataIn[11]
DataIn[12] => SramBlock_32KWord:inst.DataIn[12]
DataIn[12] => SramBlock_32KWord:inst4.DataIn[12]
DataIn[12] => SramBlock_32KWord:inst5.DataIn[12]
DataIn[12] => SramBlock_32KWord:inst6.DataIn[12]
DataIn[13] => SramBlock_32KWord:inst.DataIn[13]
DataIn[13] => SramBlock_32KWord:inst4.DataIn[13]
DataIn[13] => SramBlock_32KWord:inst5.DataIn[13]
DataIn[13] => SramBlock_32KWord:inst6.DataIn[13]
DataIn[14] => SramBlock_32KWord:inst.DataIn[14]
DataIn[14] => SramBlock_32KWord:inst4.DataIn[14]
DataIn[14] => SramBlock_32KWord:inst5.DataIn[14]
DataIn[14] => SramBlock_32KWord:inst6.DataIn[14]
DataIn[15] => SramBlock_32KWord:inst.DataIn[15]
DataIn[15] => SramBlock_32KWord:inst4.DataIn[15]
DataIn[15] => SramBlock_32KWord:inst5.DataIn[15]
DataIn[15] => SramBlock_32KWord:inst6.DataIn[15]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst
DataOut[0] <= lpm_bustri2:inst.tridata[0]
DataOut[1] <= lpm_bustri2:inst.tridata[1]
DataOut[2] <= lpm_bustri2:inst.tridata[2]
DataOut[3] <= lpm_bustri2:inst.tridata[3]
DataOut[4] <= lpm_bustri2:inst.tridata[4]
DataOut[5] <= lpm_bustri2:inst.tridata[5]
DataOut[6] <= lpm_bustri2:inst.tridata[6]
DataOut[7] <= lpm_bustri2:inst.tridata[7]
DataOut[8] <= lpm_bustri2:inst1.tridata[0]
DataOut[9] <= lpm_bustri2:inst1.tridata[1]
DataOut[10] <= lpm_bustri2:inst1.tridata[2]
DataOut[11] <= lpm_bustri2:inst1.tridata[3]
DataOut[12] <= lpm_bustri2:inst1.tridata[4]
DataOut[13] <= lpm_bustri2:inst1.tridata[5]
DataOut[14] <= lpm_bustri2:inst1.tridata[6]
DataOut[15] <= lpm_bustri2:inst1.tridata[7]
UDS_L => inst14.IN0
UDS_L => inst10.IN0
WE_L => inst15.IN1
WE_L => inst10.IN1
WE_L => inst18.IN1
WE_L => inst12.IN1
AS_L => inst8.IN0
32kWordBlockSelect_H => inst9.IN1
Clock => inst2.IN0
Address[0] => Ram32kByte:inst3.address[0]
Address[0] => Ram32kByte:inst4.address[0]
Address[1] => Ram32kByte:inst3.address[1]
Address[1] => Ram32kByte:inst4.address[1]
Address[2] => Ram32kByte:inst3.address[2]
Address[2] => Ram32kByte:inst4.address[2]
Address[3] => Ram32kByte:inst3.address[3]
Address[3] => Ram32kByte:inst4.address[3]
Address[4] => Ram32kByte:inst3.address[4]
Address[4] => Ram32kByte:inst4.address[4]
Address[5] => Ram32kByte:inst3.address[5]
Address[5] => Ram32kByte:inst4.address[5]
Address[6] => Ram32kByte:inst3.address[6]
Address[6] => Ram32kByte:inst4.address[6]
Address[7] => Ram32kByte:inst3.address[7]
Address[7] => Ram32kByte:inst4.address[7]
Address[8] => Ram32kByte:inst3.address[8]
Address[8] => Ram32kByte:inst4.address[8]
Address[9] => Ram32kByte:inst3.address[9]
Address[9] => Ram32kByte:inst4.address[9]
Address[10] => Ram32kByte:inst3.address[10]
Address[10] => Ram32kByte:inst4.address[10]
Address[11] => Ram32kByte:inst3.address[11]
Address[11] => Ram32kByte:inst4.address[11]
Address[12] => Ram32kByte:inst3.address[12]
Address[12] => Ram32kByte:inst4.address[12]
Address[13] => Ram32kByte:inst3.address[13]
Address[13] => Ram32kByte:inst4.address[13]
Address[14] => Ram32kByte:inst3.address[14]
Address[14] => Ram32kByte:inst4.address[14]
DataIn[0] => Ram32kByte:inst4.data[0]
DataIn[1] => Ram32kByte:inst4.data[1]
DataIn[2] => Ram32kByte:inst4.data[2]
DataIn[3] => Ram32kByte:inst4.data[3]
DataIn[4] => Ram32kByte:inst4.data[4]
DataIn[5] => Ram32kByte:inst4.data[5]
DataIn[6] => Ram32kByte:inst4.data[6]
DataIn[7] => Ram32kByte:inst4.data[7]
DataIn[8] => Ram32kByte:inst3.data[0]
DataIn[9] => Ram32kByte:inst3.data[1]
DataIn[10] => Ram32kByte:inst3.data[2]
DataIn[11] => Ram32kByte:inst3.data[3]
DataIn[12] => Ram32kByte:inst3.data[4]
DataIn[13] => Ram32kByte:inst3.data[5]
DataIn[14] => Ram32kByte:inst3.data[6]
DataIn[15] => Ram32kByte:inst3.data[7]
LDS_L => inst17.IN0
LDS_L => inst12.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_ba04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ba04:auto_generated.data_a[0]
data_a[1] => altsyncram_ba04:auto_generated.data_a[1]
data_a[2] => altsyncram_ba04:auto_generated.data_a[2]
data_a[3] => altsyncram_ba04:auto_generated.data_a[3]
data_a[4] => altsyncram_ba04:auto_generated.data_a[4]
data_a[5] => altsyncram_ba04:auto_generated.data_a[5]
data_a[6] => altsyncram_ba04:auto_generated.data_a[6]
data_a[7] => altsyncram_ba04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ba04:auto_generated.address_a[0]
address_a[1] => altsyncram_ba04:auto_generated.address_a[1]
address_a[2] => altsyncram_ba04:auto_generated.address_a[2]
address_a[3] => altsyncram_ba04:auto_generated.address_a[3]
address_a[4] => altsyncram_ba04:auto_generated.address_a[4]
address_a[5] => altsyncram_ba04:auto_generated.address_a[5]
address_a[6] => altsyncram_ba04:auto_generated.address_a[6]
address_a[7] => altsyncram_ba04:auto_generated.address_a[7]
address_a[8] => altsyncram_ba04:auto_generated.address_a[8]
address_a[9] => altsyncram_ba04:auto_generated.address_a[9]
address_a[10] => altsyncram_ba04:auto_generated.address_a[10]
address_a[11] => altsyncram_ba04:auto_generated.address_a[11]
address_a[12] => altsyncram_ba04:auto_generated.address_a[12]
address_a[13] => altsyncram_ba04:auto_generated.address_a[13]
address_a[14] => altsyncram_ba04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ba04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ba04:auto_generated.q_a[0]
q_a[1] <= altsyncram_ba04:auto_generated.q_a[1]
q_a[2] <= altsyncram_ba04:auto_generated.q_a[2]
q_a[3] <= altsyncram_ba04:auto_generated.q_a[3]
q_a[4] <= altsyncram_ba04:auto_generated.q_a[4]
q_a[5] <= altsyncram_ba04:auto_generated.q_a[5]
q_a[6] <= altsyncram_ba04:auto_generated.q_a[6]
q_a[7] <= altsyncram_ba04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3
data[0] => w_anode223w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode244w[1].IN0
data[0] => w_anode252w[1].IN1
data[1] => w_anode223w[2].IN0
data[1] => w_anode236w[2].IN0
data[1] => w_anode244w[2].IN1
data[1] => w_anode252w[2].IN1
enable => w_anode223w[1].IN0
enable => w_anode236w[1].IN0
enable => w_anode244w[1].IN0
enable => w_anode252w[1].IN0
eq[0] <= w_anode223w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode236w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode244w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode252w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode
data[0] => w_anode261w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode284w[1].IN0
data[0] => w_anode293w[1].IN1
data[1] => w_anode261w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode284w[2].IN1
data[1] => w_anode293w[2].IN1
eq[0] <= w_anode261w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode275w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_ba04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ba04:auto_generated.data_a[0]
data_a[1] => altsyncram_ba04:auto_generated.data_a[1]
data_a[2] => altsyncram_ba04:auto_generated.data_a[2]
data_a[3] => altsyncram_ba04:auto_generated.data_a[3]
data_a[4] => altsyncram_ba04:auto_generated.data_a[4]
data_a[5] => altsyncram_ba04:auto_generated.data_a[5]
data_a[6] => altsyncram_ba04:auto_generated.data_a[6]
data_a[7] => altsyncram_ba04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ba04:auto_generated.address_a[0]
address_a[1] => altsyncram_ba04:auto_generated.address_a[1]
address_a[2] => altsyncram_ba04:auto_generated.address_a[2]
address_a[3] => altsyncram_ba04:auto_generated.address_a[3]
address_a[4] => altsyncram_ba04:auto_generated.address_a[4]
address_a[5] => altsyncram_ba04:auto_generated.address_a[5]
address_a[6] => altsyncram_ba04:auto_generated.address_a[6]
address_a[7] => altsyncram_ba04:auto_generated.address_a[7]
address_a[8] => altsyncram_ba04:auto_generated.address_a[8]
address_a[9] => altsyncram_ba04:auto_generated.address_a[9]
address_a[10] => altsyncram_ba04:auto_generated.address_a[10]
address_a[11] => altsyncram_ba04:auto_generated.address_a[11]
address_a[12] => altsyncram_ba04:auto_generated.address_a[12]
address_a[13] => altsyncram_ba04:auto_generated.address_a[13]
address_a[14] => altsyncram_ba04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ba04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ba04:auto_generated.q_a[0]
q_a[1] <= altsyncram_ba04:auto_generated.q_a[1]
q_a[2] <= altsyncram_ba04:auto_generated.q_a[2]
q_a[3] <= altsyncram_ba04:auto_generated.q_a[3]
q_a[4] <= altsyncram_ba04:auto_generated.q_a[4]
q_a[5] <= altsyncram_ba04:auto_generated.q_a[5]
q_a[6] <= altsyncram_ba04:auto_generated.q_a[6]
q_a[7] <= altsyncram_ba04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3
data[0] => w_anode223w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode244w[1].IN0
data[0] => w_anode252w[1].IN1
data[1] => w_anode223w[2].IN0
data[1] => w_anode236w[2].IN0
data[1] => w_anode244w[2].IN1
data[1] => w_anode252w[2].IN1
enable => w_anode223w[1].IN0
enable => w_anode236w[1].IN0
enable => w_anode244w[1].IN0
enable => w_anode252w[1].IN0
eq[0] <= w_anode223w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode236w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode244w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode252w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode
data[0] => w_anode261w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode284w[1].IN0
data[0] => w_anode293w[1].IN1
data[1] => w_anode261w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode284w[2].IN1
data[1] => w_anode293w[2].IN1
eq[0] <= w_anode261w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode275w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlockDecoder_Verilog:inst1
Address[0] => ~NO_FANOUT~
Address[1] => ~NO_FANOUT~
Address[2] => ~NO_FANOUT~
Address[3] => ~NO_FANOUT~
Address[4] => ~NO_FANOUT~
Address[5] => ~NO_FANOUT~
Address[6] => ~NO_FANOUT~
Address[7] => ~NO_FANOUT~
Address[8] => ~NO_FANOUT~
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => Decoder0.IN1
Address[16] => Decoder0.IN0
SRamSelect_H => Block0_H.OUTPUTSELECT
SRamSelect_H => Block1_H.OUTPUTSELECT
SRamSelect_H => Block2_H.OUTPUTSELECT
SRamSelect_H => Block3_H.OUTPUTSELECT
Block0_H <= Block0_H.DB_MAX_OUTPUT_PORT_TYPE
Block1_H <= Block1_H.DB_MAX_OUTPUT_PORT_TYPE
Block2_H <= Block2_H.DB_MAX_OUTPUT_PORT_TYPE
Block3_H <= Block3_H.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4
DataOut[0] <= lpm_bustri2:inst.tridata[0]
DataOut[1] <= lpm_bustri2:inst.tridata[1]
DataOut[2] <= lpm_bustri2:inst.tridata[2]
DataOut[3] <= lpm_bustri2:inst.tridata[3]
DataOut[4] <= lpm_bustri2:inst.tridata[4]
DataOut[5] <= lpm_bustri2:inst.tridata[5]
DataOut[6] <= lpm_bustri2:inst.tridata[6]
DataOut[7] <= lpm_bustri2:inst.tridata[7]
DataOut[8] <= lpm_bustri2:inst1.tridata[0]
DataOut[9] <= lpm_bustri2:inst1.tridata[1]
DataOut[10] <= lpm_bustri2:inst1.tridata[2]
DataOut[11] <= lpm_bustri2:inst1.tridata[3]
DataOut[12] <= lpm_bustri2:inst1.tridata[4]
DataOut[13] <= lpm_bustri2:inst1.tridata[5]
DataOut[14] <= lpm_bustri2:inst1.tridata[6]
DataOut[15] <= lpm_bustri2:inst1.tridata[7]
UDS_L => inst14.IN0
UDS_L => inst10.IN0
WE_L => inst15.IN1
WE_L => inst10.IN1
WE_L => inst18.IN1
WE_L => inst12.IN1
AS_L => inst8.IN0
32kWordBlockSelect_H => inst9.IN1
Clock => inst2.IN0
Address[0] => Ram32kByte:inst3.address[0]
Address[0] => Ram32kByte:inst4.address[0]
Address[1] => Ram32kByte:inst3.address[1]
Address[1] => Ram32kByte:inst4.address[1]
Address[2] => Ram32kByte:inst3.address[2]
Address[2] => Ram32kByte:inst4.address[2]
Address[3] => Ram32kByte:inst3.address[3]
Address[3] => Ram32kByte:inst4.address[3]
Address[4] => Ram32kByte:inst3.address[4]
Address[4] => Ram32kByte:inst4.address[4]
Address[5] => Ram32kByte:inst3.address[5]
Address[5] => Ram32kByte:inst4.address[5]
Address[6] => Ram32kByte:inst3.address[6]
Address[6] => Ram32kByte:inst4.address[6]
Address[7] => Ram32kByte:inst3.address[7]
Address[7] => Ram32kByte:inst4.address[7]
Address[8] => Ram32kByte:inst3.address[8]
Address[8] => Ram32kByte:inst4.address[8]
Address[9] => Ram32kByte:inst3.address[9]
Address[9] => Ram32kByte:inst4.address[9]
Address[10] => Ram32kByte:inst3.address[10]
Address[10] => Ram32kByte:inst4.address[10]
Address[11] => Ram32kByte:inst3.address[11]
Address[11] => Ram32kByte:inst4.address[11]
Address[12] => Ram32kByte:inst3.address[12]
Address[12] => Ram32kByte:inst4.address[12]
Address[13] => Ram32kByte:inst3.address[13]
Address[13] => Ram32kByte:inst4.address[13]
Address[14] => Ram32kByte:inst3.address[14]
Address[14] => Ram32kByte:inst4.address[14]
DataIn[0] => Ram32kByte:inst4.data[0]
DataIn[1] => Ram32kByte:inst4.data[1]
DataIn[2] => Ram32kByte:inst4.data[2]
DataIn[3] => Ram32kByte:inst4.data[3]
DataIn[4] => Ram32kByte:inst4.data[4]
DataIn[5] => Ram32kByte:inst4.data[5]
DataIn[6] => Ram32kByte:inst4.data[6]
DataIn[7] => Ram32kByte:inst4.data[7]
DataIn[8] => Ram32kByte:inst3.data[0]
DataIn[9] => Ram32kByte:inst3.data[1]
DataIn[10] => Ram32kByte:inst3.data[2]
DataIn[11] => Ram32kByte:inst3.data[3]
DataIn[12] => Ram32kByte:inst3.data[4]
DataIn[13] => Ram32kByte:inst3.data[5]
DataIn[14] => Ram32kByte:inst3.data[6]
DataIn[15] => Ram32kByte:inst3.data[7]
LDS_L => inst17.IN0
LDS_L => inst12.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_ba04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ba04:auto_generated.data_a[0]
data_a[1] => altsyncram_ba04:auto_generated.data_a[1]
data_a[2] => altsyncram_ba04:auto_generated.data_a[2]
data_a[3] => altsyncram_ba04:auto_generated.data_a[3]
data_a[4] => altsyncram_ba04:auto_generated.data_a[4]
data_a[5] => altsyncram_ba04:auto_generated.data_a[5]
data_a[6] => altsyncram_ba04:auto_generated.data_a[6]
data_a[7] => altsyncram_ba04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ba04:auto_generated.address_a[0]
address_a[1] => altsyncram_ba04:auto_generated.address_a[1]
address_a[2] => altsyncram_ba04:auto_generated.address_a[2]
address_a[3] => altsyncram_ba04:auto_generated.address_a[3]
address_a[4] => altsyncram_ba04:auto_generated.address_a[4]
address_a[5] => altsyncram_ba04:auto_generated.address_a[5]
address_a[6] => altsyncram_ba04:auto_generated.address_a[6]
address_a[7] => altsyncram_ba04:auto_generated.address_a[7]
address_a[8] => altsyncram_ba04:auto_generated.address_a[8]
address_a[9] => altsyncram_ba04:auto_generated.address_a[9]
address_a[10] => altsyncram_ba04:auto_generated.address_a[10]
address_a[11] => altsyncram_ba04:auto_generated.address_a[11]
address_a[12] => altsyncram_ba04:auto_generated.address_a[12]
address_a[13] => altsyncram_ba04:auto_generated.address_a[13]
address_a[14] => altsyncram_ba04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ba04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ba04:auto_generated.q_a[0]
q_a[1] <= altsyncram_ba04:auto_generated.q_a[1]
q_a[2] <= altsyncram_ba04:auto_generated.q_a[2]
q_a[3] <= altsyncram_ba04:auto_generated.q_a[3]
q_a[4] <= altsyncram_ba04:auto_generated.q_a[4]
q_a[5] <= altsyncram_ba04:auto_generated.q_a[5]
q_a[6] <= altsyncram_ba04:auto_generated.q_a[6]
q_a[7] <= altsyncram_ba04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3
data[0] => w_anode223w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode244w[1].IN0
data[0] => w_anode252w[1].IN1
data[1] => w_anode223w[2].IN0
data[1] => w_anode236w[2].IN0
data[1] => w_anode244w[2].IN1
data[1] => w_anode252w[2].IN1
enable => w_anode223w[1].IN0
enable => w_anode236w[1].IN0
enable => w_anode244w[1].IN0
enable => w_anode252w[1].IN0
eq[0] <= w_anode223w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode236w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode244w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode252w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode
data[0] => w_anode261w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode284w[1].IN0
data[0] => w_anode293w[1].IN1
data[1] => w_anode261w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode284w[2].IN1
data[1] => w_anode293w[2].IN1
eq[0] <= w_anode261w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode275w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_ba04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ba04:auto_generated.data_a[0]
data_a[1] => altsyncram_ba04:auto_generated.data_a[1]
data_a[2] => altsyncram_ba04:auto_generated.data_a[2]
data_a[3] => altsyncram_ba04:auto_generated.data_a[3]
data_a[4] => altsyncram_ba04:auto_generated.data_a[4]
data_a[5] => altsyncram_ba04:auto_generated.data_a[5]
data_a[6] => altsyncram_ba04:auto_generated.data_a[6]
data_a[7] => altsyncram_ba04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ba04:auto_generated.address_a[0]
address_a[1] => altsyncram_ba04:auto_generated.address_a[1]
address_a[2] => altsyncram_ba04:auto_generated.address_a[2]
address_a[3] => altsyncram_ba04:auto_generated.address_a[3]
address_a[4] => altsyncram_ba04:auto_generated.address_a[4]
address_a[5] => altsyncram_ba04:auto_generated.address_a[5]
address_a[6] => altsyncram_ba04:auto_generated.address_a[6]
address_a[7] => altsyncram_ba04:auto_generated.address_a[7]
address_a[8] => altsyncram_ba04:auto_generated.address_a[8]
address_a[9] => altsyncram_ba04:auto_generated.address_a[9]
address_a[10] => altsyncram_ba04:auto_generated.address_a[10]
address_a[11] => altsyncram_ba04:auto_generated.address_a[11]
address_a[12] => altsyncram_ba04:auto_generated.address_a[12]
address_a[13] => altsyncram_ba04:auto_generated.address_a[13]
address_a[14] => altsyncram_ba04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ba04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ba04:auto_generated.q_a[0]
q_a[1] <= altsyncram_ba04:auto_generated.q_a[1]
q_a[2] <= altsyncram_ba04:auto_generated.q_a[2]
q_a[3] <= altsyncram_ba04:auto_generated.q_a[3]
q_a[4] <= altsyncram_ba04:auto_generated.q_a[4]
q_a[5] <= altsyncram_ba04:auto_generated.q_a[5]
q_a[6] <= altsyncram_ba04:auto_generated.q_a[6]
q_a[7] <= altsyncram_ba04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3
data[0] => w_anode223w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode244w[1].IN0
data[0] => w_anode252w[1].IN1
data[1] => w_anode223w[2].IN0
data[1] => w_anode236w[2].IN0
data[1] => w_anode244w[2].IN1
data[1] => w_anode252w[2].IN1
enable => w_anode223w[1].IN0
enable => w_anode236w[1].IN0
enable => w_anode244w[1].IN0
enable => w_anode252w[1].IN0
eq[0] <= w_anode223w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode236w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode244w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode252w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode
data[0] => w_anode261w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode284w[1].IN0
data[0] => w_anode293w[1].IN1
data[1] => w_anode261w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode284w[2].IN1
data[1] => w_anode293w[2].IN1
eq[0] <= w_anode261w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode275w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5
DataOut[0] <= lpm_bustri2:inst.tridata[0]
DataOut[1] <= lpm_bustri2:inst.tridata[1]
DataOut[2] <= lpm_bustri2:inst.tridata[2]
DataOut[3] <= lpm_bustri2:inst.tridata[3]
DataOut[4] <= lpm_bustri2:inst.tridata[4]
DataOut[5] <= lpm_bustri2:inst.tridata[5]
DataOut[6] <= lpm_bustri2:inst.tridata[6]
DataOut[7] <= lpm_bustri2:inst.tridata[7]
DataOut[8] <= lpm_bustri2:inst1.tridata[0]
DataOut[9] <= lpm_bustri2:inst1.tridata[1]
DataOut[10] <= lpm_bustri2:inst1.tridata[2]
DataOut[11] <= lpm_bustri2:inst1.tridata[3]
DataOut[12] <= lpm_bustri2:inst1.tridata[4]
DataOut[13] <= lpm_bustri2:inst1.tridata[5]
DataOut[14] <= lpm_bustri2:inst1.tridata[6]
DataOut[15] <= lpm_bustri2:inst1.tridata[7]
UDS_L => inst14.IN0
UDS_L => inst10.IN0
WE_L => inst15.IN1
WE_L => inst10.IN1
WE_L => inst18.IN1
WE_L => inst12.IN1
AS_L => inst8.IN0
32kWordBlockSelect_H => inst9.IN1
Clock => inst2.IN0
Address[0] => Ram32kByte:inst3.address[0]
Address[0] => Ram32kByte:inst4.address[0]
Address[1] => Ram32kByte:inst3.address[1]
Address[1] => Ram32kByte:inst4.address[1]
Address[2] => Ram32kByte:inst3.address[2]
Address[2] => Ram32kByte:inst4.address[2]
Address[3] => Ram32kByte:inst3.address[3]
Address[3] => Ram32kByte:inst4.address[3]
Address[4] => Ram32kByte:inst3.address[4]
Address[4] => Ram32kByte:inst4.address[4]
Address[5] => Ram32kByte:inst3.address[5]
Address[5] => Ram32kByte:inst4.address[5]
Address[6] => Ram32kByte:inst3.address[6]
Address[6] => Ram32kByte:inst4.address[6]
Address[7] => Ram32kByte:inst3.address[7]
Address[7] => Ram32kByte:inst4.address[7]
Address[8] => Ram32kByte:inst3.address[8]
Address[8] => Ram32kByte:inst4.address[8]
Address[9] => Ram32kByte:inst3.address[9]
Address[9] => Ram32kByte:inst4.address[9]
Address[10] => Ram32kByte:inst3.address[10]
Address[10] => Ram32kByte:inst4.address[10]
Address[11] => Ram32kByte:inst3.address[11]
Address[11] => Ram32kByte:inst4.address[11]
Address[12] => Ram32kByte:inst3.address[12]
Address[12] => Ram32kByte:inst4.address[12]
Address[13] => Ram32kByte:inst3.address[13]
Address[13] => Ram32kByte:inst4.address[13]
Address[14] => Ram32kByte:inst3.address[14]
Address[14] => Ram32kByte:inst4.address[14]
DataIn[0] => Ram32kByte:inst4.data[0]
DataIn[1] => Ram32kByte:inst4.data[1]
DataIn[2] => Ram32kByte:inst4.data[2]
DataIn[3] => Ram32kByte:inst4.data[3]
DataIn[4] => Ram32kByte:inst4.data[4]
DataIn[5] => Ram32kByte:inst4.data[5]
DataIn[6] => Ram32kByte:inst4.data[6]
DataIn[7] => Ram32kByte:inst4.data[7]
DataIn[8] => Ram32kByte:inst3.data[0]
DataIn[9] => Ram32kByte:inst3.data[1]
DataIn[10] => Ram32kByte:inst3.data[2]
DataIn[11] => Ram32kByte:inst3.data[3]
DataIn[12] => Ram32kByte:inst3.data[4]
DataIn[13] => Ram32kByte:inst3.data[5]
DataIn[14] => Ram32kByte:inst3.data[6]
DataIn[15] => Ram32kByte:inst3.data[7]
LDS_L => inst17.IN0
LDS_L => inst12.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_ba04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ba04:auto_generated.data_a[0]
data_a[1] => altsyncram_ba04:auto_generated.data_a[1]
data_a[2] => altsyncram_ba04:auto_generated.data_a[2]
data_a[3] => altsyncram_ba04:auto_generated.data_a[3]
data_a[4] => altsyncram_ba04:auto_generated.data_a[4]
data_a[5] => altsyncram_ba04:auto_generated.data_a[5]
data_a[6] => altsyncram_ba04:auto_generated.data_a[6]
data_a[7] => altsyncram_ba04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ba04:auto_generated.address_a[0]
address_a[1] => altsyncram_ba04:auto_generated.address_a[1]
address_a[2] => altsyncram_ba04:auto_generated.address_a[2]
address_a[3] => altsyncram_ba04:auto_generated.address_a[3]
address_a[4] => altsyncram_ba04:auto_generated.address_a[4]
address_a[5] => altsyncram_ba04:auto_generated.address_a[5]
address_a[6] => altsyncram_ba04:auto_generated.address_a[6]
address_a[7] => altsyncram_ba04:auto_generated.address_a[7]
address_a[8] => altsyncram_ba04:auto_generated.address_a[8]
address_a[9] => altsyncram_ba04:auto_generated.address_a[9]
address_a[10] => altsyncram_ba04:auto_generated.address_a[10]
address_a[11] => altsyncram_ba04:auto_generated.address_a[11]
address_a[12] => altsyncram_ba04:auto_generated.address_a[12]
address_a[13] => altsyncram_ba04:auto_generated.address_a[13]
address_a[14] => altsyncram_ba04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ba04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ba04:auto_generated.q_a[0]
q_a[1] <= altsyncram_ba04:auto_generated.q_a[1]
q_a[2] <= altsyncram_ba04:auto_generated.q_a[2]
q_a[3] <= altsyncram_ba04:auto_generated.q_a[3]
q_a[4] <= altsyncram_ba04:auto_generated.q_a[4]
q_a[5] <= altsyncram_ba04:auto_generated.q_a[5]
q_a[6] <= altsyncram_ba04:auto_generated.q_a[6]
q_a[7] <= altsyncram_ba04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3
data[0] => w_anode223w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode244w[1].IN0
data[0] => w_anode252w[1].IN1
data[1] => w_anode223w[2].IN0
data[1] => w_anode236w[2].IN0
data[1] => w_anode244w[2].IN1
data[1] => w_anode252w[2].IN1
enable => w_anode223w[1].IN0
enable => w_anode236w[1].IN0
enable => w_anode244w[1].IN0
enable => w_anode252w[1].IN0
eq[0] <= w_anode223w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode236w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode244w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode252w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode
data[0] => w_anode261w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode284w[1].IN0
data[0] => w_anode293w[1].IN1
data[1] => w_anode261w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode284w[2].IN1
data[1] => w_anode293w[2].IN1
eq[0] <= w_anode261w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode275w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_ba04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ba04:auto_generated.data_a[0]
data_a[1] => altsyncram_ba04:auto_generated.data_a[1]
data_a[2] => altsyncram_ba04:auto_generated.data_a[2]
data_a[3] => altsyncram_ba04:auto_generated.data_a[3]
data_a[4] => altsyncram_ba04:auto_generated.data_a[4]
data_a[5] => altsyncram_ba04:auto_generated.data_a[5]
data_a[6] => altsyncram_ba04:auto_generated.data_a[6]
data_a[7] => altsyncram_ba04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ba04:auto_generated.address_a[0]
address_a[1] => altsyncram_ba04:auto_generated.address_a[1]
address_a[2] => altsyncram_ba04:auto_generated.address_a[2]
address_a[3] => altsyncram_ba04:auto_generated.address_a[3]
address_a[4] => altsyncram_ba04:auto_generated.address_a[4]
address_a[5] => altsyncram_ba04:auto_generated.address_a[5]
address_a[6] => altsyncram_ba04:auto_generated.address_a[6]
address_a[7] => altsyncram_ba04:auto_generated.address_a[7]
address_a[8] => altsyncram_ba04:auto_generated.address_a[8]
address_a[9] => altsyncram_ba04:auto_generated.address_a[9]
address_a[10] => altsyncram_ba04:auto_generated.address_a[10]
address_a[11] => altsyncram_ba04:auto_generated.address_a[11]
address_a[12] => altsyncram_ba04:auto_generated.address_a[12]
address_a[13] => altsyncram_ba04:auto_generated.address_a[13]
address_a[14] => altsyncram_ba04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ba04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ba04:auto_generated.q_a[0]
q_a[1] <= altsyncram_ba04:auto_generated.q_a[1]
q_a[2] <= altsyncram_ba04:auto_generated.q_a[2]
q_a[3] <= altsyncram_ba04:auto_generated.q_a[3]
q_a[4] <= altsyncram_ba04:auto_generated.q_a[4]
q_a[5] <= altsyncram_ba04:auto_generated.q_a[5]
q_a[6] <= altsyncram_ba04:auto_generated.q_a[6]
q_a[7] <= altsyncram_ba04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3
data[0] => w_anode223w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode244w[1].IN0
data[0] => w_anode252w[1].IN1
data[1] => w_anode223w[2].IN0
data[1] => w_anode236w[2].IN0
data[1] => w_anode244w[2].IN1
data[1] => w_anode252w[2].IN1
enable => w_anode223w[1].IN0
enable => w_anode236w[1].IN0
enable => w_anode244w[1].IN0
enable => w_anode252w[1].IN0
eq[0] <= w_anode223w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode236w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode244w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode252w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode
data[0] => w_anode261w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode284w[1].IN0
data[0] => w_anode293w[1].IN1
data[1] => w_anode261w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode284w[2].IN1
data[1] => w_anode293w[2].IN1
eq[0] <= w_anode261w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode275w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6
DataOut[0] <= lpm_bustri2:inst.tridata[0]
DataOut[1] <= lpm_bustri2:inst.tridata[1]
DataOut[2] <= lpm_bustri2:inst.tridata[2]
DataOut[3] <= lpm_bustri2:inst.tridata[3]
DataOut[4] <= lpm_bustri2:inst.tridata[4]
DataOut[5] <= lpm_bustri2:inst.tridata[5]
DataOut[6] <= lpm_bustri2:inst.tridata[6]
DataOut[7] <= lpm_bustri2:inst.tridata[7]
DataOut[8] <= lpm_bustri2:inst1.tridata[0]
DataOut[9] <= lpm_bustri2:inst1.tridata[1]
DataOut[10] <= lpm_bustri2:inst1.tridata[2]
DataOut[11] <= lpm_bustri2:inst1.tridata[3]
DataOut[12] <= lpm_bustri2:inst1.tridata[4]
DataOut[13] <= lpm_bustri2:inst1.tridata[5]
DataOut[14] <= lpm_bustri2:inst1.tridata[6]
DataOut[15] <= lpm_bustri2:inst1.tridata[7]
UDS_L => inst14.IN0
UDS_L => inst10.IN0
WE_L => inst15.IN1
WE_L => inst10.IN1
WE_L => inst18.IN1
WE_L => inst12.IN1
AS_L => inst8.IN0
32kWordBlockSelect_H => inst9.IN1
Clock => inst2.IN0
Address[0] => Ram32kByte:inst3.address[0]
Address[0] => Ram32kByte:inst4.address[0]
Address[1] => Ram32kByte:inst3.address[1]
Address[1] => Ram32kByte:inst4.address[1]
Address[2] => Ram32kByte:inst3.address[2]
Address[2] => Ram32kByte:inst4.address[2]
Address[3] => Ram32kByte:inst3.address[3]
Address[3] => Ram32kByte:inst4.address[3]
Address[4] => Ram32kByte:inst3.address[4]
Address[4] => Ram32kByte:inst4.address[4]
Address[5] => Ram32kByte:inst3.address[5]
Address[5] => Ram32kByte:inst4.address[5]
Address[6] => Ram32kByte:inst3.address[6]
Address[6] => Ram32kByte:inst4.address[6]
Address[7] => Ram32kByte:inst3.address[7]
Address[7] => Ram32kByte:inst4.address[7]
Address[8] => Ram32kByte:inst3.address[8]
Address[8] => Ram32kByte:inst4.address[8]
Address[9] => Ram32kByte:inst3.address[9]
Address[9] => Ram32kByte:inst4.address[9]
Address[10] => Ram32kByte:inst3.address[10]
Address[10] => Ram32kByte:inst4.address[10]
Address[11] => Ram32kByte:inst3.address[11]
Address[11] => Ram32kByte:inst4.address[11]
Address[12] => Ram32kByte:inst3.address[12]
Address[12] => Ram32kByte:inst4.address[12]
Address[13] => Ram32kByte:inst3.address[13]
Address[13] => Ram32kByte:inst4.address[13]
Address[14] => Ram32kByte:inst3.address[14]
Address[14] => Ram32kByte:inst4.address[14]
DataIn[0] => Ram32kByte:inst4.data[0]
DataIn[1] => Ram32kByte:inst4.data[1]
DataIn[2] => Ram32kByte:inst4.data[2]
DataIn[3] => Ram32kByte:inst4.data[3]
DataIn[4] => Ram32kByte:inst4.data[4]
DataIn[5] => Ram32kByte:inst4.data[5]
DataIn[6] => Ram32kByte:inst4.data[6]
DataIn[7] => Ram32kByte:inst4.data[7]
DataIn[8] => Ram32kByte:inst3.data[0]
DataIn[9] => Ram32kByte:inst3.data[1]
DataIn[10] => Ram32kByte:inst3.data[2]
DataIn[11] => Ram32kByte:inst3.data[3]
DataIn[12] => Ram32kByte:inst3.data[4]
DataIn[13] => Ram32kByte:inst3.data[5]
DataIn[14] => Ram32kByte:inst3.data[6]
DataIn[15] => Ram32kByte:inst3.data[7]
LDS_L => inst17.IN0
LDS_L => inst12.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|lpm_bustri2:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_ba04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ba04:auto_generated.data_a[0]
data_a[1] => altsyncram_ba04:auto_generated.data_a[1]
data_a[2] => altsyncram_ba04:auto_generated.data_a[2]
data_a[3] => altsyncram_ba04:auto_generated.data_a[3]
data_a[4] => altsyncram_ba04:auto_generated.data_a[4]
data_a[5] => altsyncram_ba04:auto_generated.data_a[5]
data_a[6] => altsyncram_ba04:auto_generated.data_a[6]
data_a[7] => altsyncram_ba04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ba04:auto_generated.address_a[0]
address_a[1] => altsyncram_ba04:auto_generated.address_a[1]
address_a[2] => altsyncram_ba04:auto_generated.address_a[2]
address_a[3] => altsyncram_ba04:auto_generated.address_a[3]
address_a[4] => altsyncram_ba04:auto_generated.address_a[4]
address_a[5] => altsyncram_ba04:auto_generated.address_a[5]
address_a[6] => altsyncram_ba04:auto_generated.address_a[6]
address_a[7] => altsyncram_ba04:auto_generated.address_a[7]
address_a[8] => altsyncram_ba04:auto_generated.address_a[8]
address_a[9] => altsyncram_ba04:auto_generated.address_a[9]
address_a[10] => altsyncram_ba04:auto_generated.address_a[10]
address_a[11] => altsyncram_ba04:auto_generated.address_a[11]
address_a[12] => altsyncram_ba04:auto_generated.address_a[12]
address_a[13] => altsyncram_ba04:auto_generated.address_a[13]
address_a[14] => altsyncram_ba04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ba04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ba04:auto_generated.q_a[0]
q_a[1] <= altsyncram_ba04:auto_generated.q_a[1]
q_a[2] <= altsyncram_ba04:auto_generated.q_a[2]
q_a[3] <= altsyncram_ba04:auto_generated.q_a[3]
q_a[4] <= altsyncram_ba04:auto_generated.q_a[4]
q_a[5] <= altsyncram_ba04:auto_generated.q_a[5]
q_a[6] <= altsyncram_ba04:auto_generated.q_a[6]
q_a[7] <= altsyncram_ba04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3
data[0] => w_anode223w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode244w[1].IN0
data[0] => w_anode252w[1].IN1
data[1] => w_anode223w[2].IN0
data[1] => w_anode236w[2].IN0
data[1] => w_anode244w[2].IN1
data[1] => w_anode252w[2].IN1
enable => w_anode223w[1].IN0
enable => w_anode236w[1].IN0
enable => w_anode244w[1].IN0
enable => w_anode252w[1].IN0
eq[0] <= w_anode223w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode236w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode244w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode252w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode
data[0] => w_anode261w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode284w[1].IN0
data[0] => w_anode293w[1].IN1
data[1] => w_anode261w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode284w[2].IN1
data[1] => w_anode293w[2].IN1
eq[0] <= w_anode261w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode275w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|lpm_bustri2:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_ba04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ba04:auto_generated.data_a[0]
data_a[1] => altsyncram_ba04:auto_generated.data_a[1]
data_a[2] => altsyncram_ba04:auto_generated.data_a[2]
data_a[3] => altsyncram_ba04:auto_generated.data_a[3]
data_a[4] => altsyncram_ba04:auto_generated.data_a[4]
data_a[5] => altsyncram_ba04:auto_generated.data_a[5]
data_a[6] => altsyncram_ba04:auto_generated.data_a[6]
data_a[7] => altsyncram_ba04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ba04:auto_generated.address_a[0]
address_a[1] => altsyncram_ba04:auto_generated.address_a[1]
address_a[2] => altsyncram_ba04:auto_generated.address_a[2]
address_a[3] => altsyncram_ba04:auto_generated.address_a[3]
address_a[4] => altsyncram_ba04:auto_generated.address_a[4]
address_a[5] => altsyncram_ba04:auto_generated.address_a[5]
address_a[6] => altsyncram_ba04:auto_generated.address_a[6]
address_a[7] => altsyncram_ba04:auto_generated.address_a[7]
address_a[8] => altsyncram_ba04:auto_generated.address_a[8]
address_a[9] => altsyncram_ba04:auto_generated.address_a[9]
address_a[10] => altsyncram_ba04:auto_generated.address_a[10]
address_a[11] => altsyncram_ba04:auto_generated.address_a[11]
address_a[12] => altsyncram_ba04:auto_generated.address_a[12]
address_a[13] => altsyncram_ba04:auto_generated.address_a[13]
address_a[14] => altsyncram_ba04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ba04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ba04:auto_generated.q_a[0]
q_a[1] <= altsyncram_ba04:auto_generated.q_a[1]
q_a[2] <= altsyncram_ba04:auto_generated.q_a[2]
q_a[3] <= altsyncram_ba04:auto_generated.q_a[3]
q_a[4] <= altsyncram_ba04:auto_generated.q_a[4]
q_a[5] <= altsyncram_ba04:auto_generated.q_a[5]
q_a[6] <= altsyncram_ba04:auto_generated.q_a[6]
q_a[7] <= altsyncram_ba04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3
data[0] => w_anode223w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode244w[1].IN0
data[0] => w_anode252w[1].IN1
data[1] => w_anode223w[2].IN0
data[1] => w_anode236w[2].IN0
data[1] => w_anode244w[2].IN1
data[1] => w_anode252w[2].IN1
enable => w_anode223w[1].IN0
enable => w_anode236w[1].IN0
enable => w_anode244w[1].IN0
enable => w_anode252w[1].IN0
eq[0] <= w_anode223w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode236w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode244w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode252w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode
data[0] => w_anode261w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode284w[1].IN0
data[0] => w_anode293w[1].IN1
data[1] => w_anode261w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode284w[2].IN1
data[1] => w_anode293w[2].IN1
eq[0] <= w_anode261w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode275w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst6|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipIO:inst8
Timer1_IRQ <= Timer:Timer1.IRQ_L
Clk => Timer:Timer1.Clk
Clk => Timer:Timer2.Clk
Clk => Timer:Timer3.Clk
Clk => Timer:Timer4.Clk
Clk => LCD_Controller:inst2.Clk
Clk => TraceExceptionControlBit:inst16.Clk
Clk => Timer:Timer5.Clk
Clk => Timer:Timer6.Clk
Clk => Timer:Timer7.Clk
Clk => Timer:Timer8.Clk
Clk => Latch8Bit:inst3.Clk
Clk => Latch8Bit:inst.Clk
Clk => Latch8Bit:inst23.Clk
Clk => Latch8Bit:inst24.Clk
Clk => Latch8Bit:inst4.Clk
Clk => Latch8Bit:inst8.Clk
Clk => Latch8Bit:inst9.Clk
Clk => Latch8Bit:inst12.Clk
Clk => Latch8Bit:inst14.Clk
Reset_L => Timer:Timer1.Reset_L
Reset_L => Timer:Timer2.Reset_L
Reset_L => Timer:Timer3.Reset_L
Reset_L => Timer:Timer4.Reset_L
Reset_L => LCD_Controller:inst2.Reset
Reset_L => TraceExceptionControlBit:inst16.Reset
Reset_L => Timer:Timer5.Reset_L
Reset_L => Timer:Timer6.Reset_L
Reset_L => Timer:Timer7.Reset_L
Reset_L => Timer:Timer8.Reset_L
Reset_L => Latch8Bit:inst3.Reset
Reset_L => Latch8Bit:inst.Reset
Reset_L => Latch8Bit:inst23.Reset
Reset_L => Latch8Bit:inst24.Reset
Reset_L => Latch8Bit:inst4.Reset
Reset_L => Latch8Bit:inst8.Reset
Reset_L => Latch8Bit:inst9.Reset
Reset_L => Latch8Bit:inst12.Reset
Reset_L => Latch8Bit:inst14.Reset
IOSelect => IODecoder:inst1.IOSelect_H
WE_L => IODecoder:inst1.WE_L
WE_L => Timer:Timer1.WE_L
WE_L => Timer:Timer2.WE_L
WE_L => Timer:Timer3.WE_L
WE_L => Timer:Timer4.WE_L
WE_L => Timer:Timer5.WE_L
WE_L => Timer:Timer6.WE_L
WE_L => Timer:Timer7.WE_L
WE_L => Timer:Timer8.WE_L
UDS_L => IODecoder:inst1.UDS_L
AS_L => IODecoder:inst1.AS_L
Address[0] => IODecoder:inst1.Address[0]
Address[1] => IODecoder:inst1.Address[1]
Address[2] => IODecoder:inst1.Address[2]
Address[3] => IODecoder:inst1.Address[3]
Address[4] => IODecoder:inst1.Address[4]
Address[5] => IODecoder:inst1.Address[5]
Address[6] => IODecoder:inst1.Address[6]
Address[7] => IODecoder:inst1.Address[7]
Address[8] => IODecoder:inst1.Address[8]
Address[9] => IODecoder:inst1.Address[9]
Address[10] => IODecoder:inst1.Address[10]
Address[11] => IODecoder:inst1.Address[11]
Address[12] => IODecoder:inst1.Address[12]
Address[13] => IODecoder:inst1.Address[13]
Address[14] => IODecoder:inst1.Address[14]
Address[15] => IODecoder:inst1.Address[15]
Address[16] => IODecoder:inst1.Address[16]
Address[17] => IODecoder:inst1.Address[17]
Address[18] => IODecoder:inst1.Address[18]
Address[19] => IODecoder:inst1.Address[19]
Address[20] => IODecoder:inst1.Address[20]
Address[21] => IODecoder:inst1.Address[21]
Address[22] => IODecoder:inst1.Address[22]
Address[23] => IODecoder:inst1.Address[23]
Address[24] => IODecoder:inst1.Address[24]
Address[25] => IODecoder:inst1.Address[25]
Address[26] => IODecoder:inst1.Address[26]
Address[27] => IODecoder:inst1.Address[27]
Address[28] => IODecoder:inst1.Address[28]
Address[29] => IODecoder:inst1.Address[29]
Address[30] => IODecoder:inst1.Address[30]
Address[31] => IODecoder:inst1.Address[31]
DataIn[0] => Timer:Timer1.DataIn[0]
DataIn[0] => Timer:Timer2.DataIn[0]
DataIn[0] => Timer:Timer3.DataIn[0]
DataIn[0] => Timer:Timer4.DataIn[0]
DataIn[0] => LCD_Controller:inst2.DataIn[0]
DataIn[0] => TraceExceptionControlBit:inst16.DataIn
DataIn[0] => Timer:Timer5.DataIn[0]
DataIn[0] => Timer:Timer6.DataIn[0]
DataIn[0] => Timer:Timer7.DataIn[0]
DataIn[0] => Timer:Timer8.DataIn[0]
DataIn[0] => Latch8Bit:inst3.DataIn[0]
DataIn[0] => Latch8Bit:inst.DataIn[0]
DataIn[0] => Latch8Bit:inst23.DataIn[0]
DataIn[0] => Latch8Bit:inst24.DataIn[0]
DataIn[0] => Latch8Bit:inst4.DataIn[0]
DataIn[0] => Latch8Bit:inst8.DataIn[0]
DataIn[0] => Latch8Bit:inst9.DataIn[0]
DataIn[0] => Latch8Bit:inst12.DataIn[0]
DataIn[0] => Latch8Bit:inst14.DataIn[0]
DataIn[1] => Timer:Timer1.DataIn[1]
DataIn[1] => Timer:Timer2.DataIn[1]
DataIn[1] => Timer:Timer3.DataIn[1]
DataIn[1] => Timer:Timer4.DataIn[1]
DataIn[1] => LCD_Controller:inst2.DataIn[1]
DataIn[1] => Timer:Timer5.DataIn[1]
DataIn[1] => Timer:Timer6.DataIn[1]
DataIn[1] => Timer:Timer7.DataIn[1]
DataIn[1] => Timer:Timer8.DataIn[1]
DataIn[1] => Latch8Bit:inst3.DataIn[1]
DataIn[1] => Latch8Bit:inst.DataIn[1]
DataIn[1] => Latch8Bit:inst23.DataIn[1]
DataIn[1] => Latch8Bit:inst24.DataIn[1]
DataIn[1] => Latch8Bit:inst4.DataIn[1]
DataIn[1] => Latch8Bit:inst8.DataIn[1]
DataIn[1] => Latch8Bit:inst9.DataIn[1]
DataIn[1] => Latch8Bit:inst12.DataIn[1]
DataIn[1] => Latch8Bit:inst14.DataIn[1]
DataIn[2] => Timer:Timer1.DataIn[2]
DataIn[2] => Timer:Timer2.DataIn[2]
DataIn[2] => Timer:Timer3.DataIn[2]
DataIn[2] => Timer:Timer4.DataIn[2]
DataIn[2] => LCD_Controller:inst2.DataIn[2]
DataIn[2] => Timer:Timer5.DataIn[2]
DataIn[2] => Timer:Timer6.DataIn[2]
DataIn[2] => Timer:Timer7.DataIn[2]
DataIn[2] => Timer:Timer8.DataIn[2]
DataIn[2] => Latch8Bit:inst3.DataIn[2]
DataIn[2] => Latch8Bit:inst.DataIn[2]
DataIn[2] => Latch8Bit:inst23.DataIn[2]
DataIn[2] => Latch8Bit:inst24.DataIn[2]
DataIn[2] => Latch8Bit:inst4.DataIn[2]
DataIn[2] => Latch8Bit:inst8.DataIn[2]
DataIn[2] => Latch8Bit:inst9.DataIn[2]
DataIn[2] => Latch8Bit:inst12.DataIn[2]
DataIn[2] => Latch8Bit:inst14.DataIn[2]
DataIn[3] => Timer:Timer1.DataIn[3]
DataIn[3] => Timer:Timer2.DataIn[3]
DataIn[3] => Timer:Timer3.DataIn[3]
DataIn[3] => Timer:Timer4.DataIn[3]
DataIn[3] => LCD_Controller:inst2.DataIn[3]
DataIn[3] => Timer:Timer5.DataIn[3]
DataIn[3] => Timer:Timer6.DataIn[3]
DataIn[3] => Timer:Timer7.DataIn[3]
DataIn[3] => Timer:Timer8.DataIn[3]
DataIn[3] => Latch8Bit:inst3.DataIn[3]
DataIn[3] => Latch8Bit:inst.DataIn[3]
DataIn[3] => Latch8Bit:inst23.DataIn[3]
DataIn[3] => Latch8Bit:inst24.DataIn[3]
DataIn[3] => Latch8Bit:inst4.DataIn[3]
DataIn[3] => Latch8Bit:inst8.DataIn[3]
DataIn[3] => Latch8Bit:inst9.DataIn[3]
DataIn[3] => Latch8Bit:inst12.DataIn[3]
DataIn[3] => Latch8Bit:inst14.DataIn[3]
DataIn[4] => Timer:Timer1.DataIn[4]
DataIn[4] => Timer:Timer2.DataIn[4]
DataIn[4] => Timer:Timer3.DataIn[4]
DataIn[4] => Timer:Timer4.DataIn[4]
DataIn[4] => LCD_Controller:inst2.DataIn[4]
DataIn[4] => Timer:Timer5.DataIn[4]
DataIn[4] => Timer:Timer6.DataIn[4]
DataIn[4] => Timer:Timer7.DataIn[4]
DataIn[4] => Timer:Timer8.DataIn[4]
DataIn[4] => Latch8Bit:inst3.DataIn[4]
DataIn[4] => Latch8Bit:inst.DataIn[4]
DataIn[4] => Latch8Bit:inst23.DataIn[4]
DataIn[4] => Latch8Bit:inst24.DataIn[4]
DataIn[4] => Latch8Bit:inst4.DataIn[4]
DataIn[4] => Latch8Bit:inst8.DataIn[4]
DataIn[4] => Latch8Bit:inst9.DataIn[4]
DataIn[4] => Latch8Bit:inst12.DataIn[4]
DataIn[4] => Latch8Bit:inst14.DataIn[4]
DataIn[5] => Timer:Timer1.DataIn[5]
DataIn[5] => Timer:Timer2.DataIn[5]
DataIn[5] => Timer:Timer3.DataIn[5]
DataIn[5] => Timer:Timer4.DataIn[5]
DataIn[5] => LCD_Controller:inst2.DataIn[5]
DataIn[5] => Timer:Timer5.DataIn[5]
DataIn[5] => Timer:Timer6.DataIn[5]
DataIn[5] => Timer:Timer7.DataIn[5]
DataIn[5] => Timer:Timer8.DataIn[5]
DataIn[5] => Latch8Bit:inst3.DataIn[5]
DataIn[5] => Latch8Bit:inst.DataIn[5]
DataIn[5] => Latch8Bit:inst23.DataIn[5]
DataIn[5] => Latch8Bit:inst24.DataIn[5]
DataIn[5] => Latch8Bit:inst4.DataIn[5]
DataIn[5] => Latch8Bit:inst8.DataIn[5]
DataIn[5] => Latch8Bit:inst9.DataIn[5]
DataIn[5] => Latch8Bit:inst12.DataIn[5]
DataIn[5] => Latch8Bit:inst14.DataIn[5]
DataIn[6] => Timer:Timer1.DataIn[6]
DataIn[6] => Timer:Timer2.DataIn[6]
DataIn[6] => Timer:Timer3.DataIn[6]
DataIn[6] => Timer:Timer4.DataIn[6]
DataIn[6] => LCD_Controller:inst2.DataIn[6]
DataIn[6] => Timer:Timer5.DataIn[6]
DataIn[6] => Timer:Timer6.DataIn[6]
DataIn[6] => Timer:Timer7.DataIn[6]
DataIn[6] => Timer:Timer8.DataIn[6]
DataIn[6] => Latch8Bit:inst3.DataIn[6]
DataIn[6] => Latch8Bit:inst.DataIn[6]
DataIn[6] => Latch8Bit:inst23.DataIn[6]
DataIn[6] => Latch8Bit:inst24.DataIn[6]
DataIn[6] => Latch8Bit:inst4.DataIn[6]
DataIn[6] => Latch8Bit:inst8.DataIn[6]
DataIn[6] => Latch8Bit:inst9.DataIn[6]
DataIn[6] => Latch8Bit:inst12.DataIn[6]
DataIn[6] => Latch8Bit:inst14.DataIn[6]
DataIn[7] => Timer:Timer1.DataIn[7]
DataIn[7] => Timer:Timer2.DataIn[7]
DataIn[7] => Timer:Timer3.DataIn[7]
DataIn[7] => Timer:Timer4.DataIn[7]
DataIn[7] => LCD_Controller:inst2.DataIn[7]
DataIn[7] => Timer:Timer5.DataIn[7]
DataIn[7] => Timer:Timer6.DataIn[7]
DataIn[7] => Timer:Timer7.DataIn[7]
DataIn[7] => Timer:Timer8.DataIn[7]
DataIn[7] => Latch8Bit:inst3.DataIn[7]
DataIn[7] => Latch8Bit:inst.DataIn[7]
DataIn[7] => Latch8Bit:inst23.DataIn[7]
DataIn[7] => Latch8Bit:inst24.DataIn[7]
DataIn[7] => Latch8Bit:inst4.DataIn[7]
DataIn[7] => Latch8Bit:inst8.DataIn[7]
DataIn[7] => Latch8Bit:inst9.DataIn[7]
DataIn[7] => Latch8Bit:inst12.DataIn[7]
DataIn[7] => Latch8Bit:inst14.DataIn[7]
Timer2_IRQ <= Timer:Timer2.IRQ_L
Timer3_IRQ <= Timer:Timer3.IRQ_L
Timer4_IRQ <= Timer:Timer4.IRQ_L
LCD_RS <= LCD_Controller:inst2.RS
LCD_E <= LCD_Controller:inst2.E
LCD_RW <= LCD_Controller:inst2.RW
TraceExceptionBit_H <= TraceExceptionControlBit:inst16.Q
Timer5_IRQ <= Timer:Timer5.IRQ_L
Timer6_IRQ <= Timer:Timer6.IRQ_L
Timer7_IRQ <= Timer:Timer7.IRQ_L
Timer8_IRQ <= Timer:Timer8.IRQ_L
DataOut[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
InPortE[0] => lpm_bustri2:inst6.data[0]
InPortE[1] => lpm_bustri2:inst6.data[1]
InPortE[2] => lpm_bustri2:inst6.data[2]
InPortE[3] => lpm_bustri2:inst6.data[3]
InPortE[4] => lpm_bustri2:inst6.data[4]
InPortE[5] => lpm_bustri2:inst6.data[5]
InPortE[6] => lpm_bustri2:inst6.data[6]
InPortE[7] => lpm_bustri2:inst6.data[7]
InPortD[0] => lpm_bustri2:inst7.data[0]
InPortD[1] => lpm_bustri2:inst7.data[1]
InPortD[2] => lpm_bustri2:inst7.data[2]
InPortD[3] => lpm_bustri2:inst7.data[3]
InPortD[4] => lpm_bustri2:inst7.data[4]
InPortD[5] => lpm_bustri2:inst7.data[5]
InPortD[6] => lpm_bustri2:inst7.data[6]
InPortD[7] => lpm_bustri2:inst7.data[7]
InPortC[0] => lpm_bustri2:inst13.data[0]
InPortC[1] => lpm_bustri2:inst13.data[1]
InPortC[2] => lpm_bustri2:inst13.data[2]
InPortC[3] => lpm_bustri2:inst13.data[3]
InPortC[4] => lpm_bustri2:inst13.data[4]
InPortC[5] => lpm_bustri2:inst13.data[5]
InPortC[6] => lpm_bustri2:inst13.data[6]
InPortC[7] => lpm_bustri2:inst13.data[7]
InPortA[0] => lpm_bustri2:inst17.data[0]
InPortA[1] => lpm_bustri2:inst17.data[1]
InPortA[2] => lpm_bustri2:inst17.data[2]
InPortA[3] => lpm_bustri2:inst17.data[3]
InPortA[4] => lpm_bustri2:inst17.data[4]
InPortA[5] => lpm_bustri2:inst17.data[5]
InPortA[6] => lpm_bustri2:inst17.data[6]
InPortA[7] => lpm_bustri2:inst17.data[7]
InPortB[0] => lpm_bustri2:inst15.data[0]
InPortB[1] => lpm_bustri2:inst15.data[1]
InPortB[2] => lpm_bustri2:inst15.data[2]
InPortB[3] => lpm_bustri2:inst15.data[3]
InPortB[4] => lpm_bustri2:inst15.data[4]
InPortB[5] => lpm_bustri2:inst15.data[5]
InPortB[6] => lpm_bustri2:inst15.data[6]
InPortB[7] => lpm_bustri2:inst15.data[7]
HexDisplay0[0] <= HexTo7SegmentDisplay:inst11.Display2[0]
HexDisplay0[1] <= HexTo7SegmentDisplay:inst11.Display2[1]
HexDisplay0[2] <= HexTo7SegmentDisplay:inst11.Display2[2]
HexDisplay0[3] <= HexTo7SegmentDisplay:inst11.Display2[3]
HexDisplay0[4] <= HexTo7SegmentDisplay:inst11.Display2[4]
HexDisplay0[5] <= HexTo7SegmentDisplay:inst11.Display2[5]
HexDisplay0[6] <= HexTo7SegmentDisplay:inst11.Display2[6]
HexDisplay1[0] <= HexTo7SegmentDisplay:inst11.Display1[0]
HexDisplay1[1] <= HexTo7SegmentDisplay:inst11.Display1[1]
HexDisplay1[2] <= HexTo7SegmentDisplay:inst11.Display1[2]
HexDisplay1[3] <= HexTo7SegmentDisplay:inst11.Display1[3]
HexDisplay1[4] <= HexTo7SegmentDisplay:inst11.Display1[4]
HexDisplay1[5] <= HexTo7SegmentDisplay:inst11.Display1[5]
HexDisplay1[6] <= HexTo7SegmentDisplay:inst11.Display1[6]
HexDisplay2[0] <= HexTo7SegmentDisplay:inst10.Display2[0]
HexDisplay2[1] <= HexTo7SegmentDisplay:inst10.Display2[1]
HexDisplay2[2] <= HexTo7SegmentDisplay:inst10.Display2[2]
HexDisplay2[3] <= HexTo7SegmentDisplay:inst10.Display2[3]
HexDisplay2[4] <= HexTo7SegmentDisplay:inst10.Display2[4]
HexDisplay2[5] <= HexTo7SegmentDisplay:inst10.Display2[5]
HexDisplay2[6] <= HexTo7SegmentDisplay:inst10.Display2[6]
HexDisplay3[0] <= HexTo7SegmentDisplay:inst10.Display1[0]
HexDisplay3[1] <= HexTo7SegmentDisplay:inst10.Display1[1]
HexDisplay3[2] <= HexTo7SegmentDisplay:inst10.Display1[2]
HexDisplay3[3] <= HexTo7SegmentDisplay:inst10.Display1[3]
HexDisplay3[4] <= HexTo7SegmentDisplay:inst10.Display1[4]
HexDisplay3[5] <= HexTo7SegmentDisplay:inst10.Display1[5]
HexDisplay3[6] <= HexTo7SegmentDisplay:inst10.Display1[6]
HexDisplay4[0] <= HexTo7SegmentDisplay:inst21.Display2[0]
HexDisplay4[1] <= HexTo7SegmentDisplay:inst21.Display2[1]
HexDisplay4[2] <= HexTo7SegmentDisplay:inst21.Display2[2]
HexDisplay4[3] <= HexTo7SegmentDisplay:inst21.Display2[3]
HexDisplay4[4] <= HexTo7SegmentDisplay:inst21.Display2[4]
HexDisplay4[5] <= HexTo7SegmentDisplay:inst21.Display2[5]
HexDisplay4[6] <= HexTo7SegmentDisplay:inst21.Display2[6]
HexDisplay5[0] <= HexTo7SegmentDisplay:inst21.Display1[0]
HexDisplay5[1] <= HexTo7SegmentDisplay:inst21.Display1[1]
HexDisplay5[2] <= HexTo7SegmentDisplay:inst21.Display1[2]
HexDisplay5[3] <= HexTo7SegmentDisplay:inst21.Display1[3]
HexDisplay5[4] <= HexTo7SegmentDisplay:inst21.Display1[4]
HexDisplay5[5] <= HexTo7SegmentDisplay:inst21.Display1[5]
HexDisplay5[6] <= HexTo7SegmentDisplay:inst21.Display1[6]
HexDisplay6[0] <= HexTo7SegmentDisplay:inst22.Display2[0]
HexDisplay6[1] <= HexTo7SegmentDisplay:inst22.Display2[1]
HexDisplay6[2] <= HexTo7SegmentDisplay:inst22.Display2[2]
HexDisplay6[3] <= HexTo7SegmentDisplay:inst22.Display2[3]
HexDisplay6[4] <= HexTo7SegmentDisplay:inst22.Display2[4]
HexDisplay6[5] <= HexTo7SegmentDisplay:inst22.Display2[5]
HexDisplay6[6] <= HexTo7SegmentDisplay:inst22.Display2[6]
HexDisplay7[0] <= HexTo7SegmentDisplay:inst22.Display1[0]
HexDisplay7[1] <= HexTo7SegmentDisplay:inst22.Display1[1]
HexDisplay7[2] <= HexTo7SegmentDisplay:inst22.Display1[2]
HexDisplay7[3] <= HexTo7SegmentDisplay:inst22.Display1[3]
HexDisplay7[4] <= HexTo7SegmentDisplay:inst22.Display1[4]
HexDisplay7[5] <= HexTo7SegmentDisplay:inst22.Display1[5]
HexDisplay7[6] <= HexTo7SegmentDisplay:inst22.Display1[6]
LCD_DataOut[0] <= LCD_Controller:inst2.LCDDataOut[0]
LCD_DataOut[1] <= LCD_Controller:inst2.LCDDataOut[1]
LCD_DataOut[2] <= LCD_Controller:inst2.LCDDataOut[2]
LCD_DataOut[3] <= LCD_Controller:inst2.LCDDataOut[3]
LCD_DataOut[4] <= LCD_Controller:inst2.LCDDataOut[4]
LCD_DataOut[5] <= LCD_Controller:inst2.LCDDataOut[5]
LCD_DataOut[6] <= LCD_Controller:inst2.LCDDataOut[6]
LCD_DataOut[7] <= LCD_Controller:inst2.LCDDataOut[7]
OutPortA[0] <= Latch8Bit:inst4.Q[0]
OutPortA[1] <= Latch8Bit:inst4.Q[1]
OutPortA[2] <= Latch8Bit:inst4.Q[2]
OutPortA[3] <= Latch8Bit:inst4.Q[3]
OutPortA[4] <= Latch8Bit:inst4.Q[4]
OutPortA[5] <= Latch8Bit:inst4.Q[5]
OutPortA[6] <= Latch8Bit:inst4.Q[6]
OutPortA[7] <= Latch8Bit:inst4.Q[7]
OutPortB[0] <= Latch8Bit:inst8.Q[0]
OutPortB[1] <= Latch8Bit:inst8.Q[1]
OutPortB[2] <= Latch8Bit:inst8.Q[2]
OutPortB[3] <= Latch8Bit:inst8.Q[3]
OutPortB[4] <= Latch8Bit:inst8.Q[4]
OutPortB[5] <= Latch8Bit:inst8.Q[5]
OutPortB[6] <= Latch8Bit:inst8.Q[6]
OutPortB[7] <= Latch8Bit:inst8.Q[7]
OutPortC[0] <= Latch8Bit:inst9.Q[0]
OutPortC[1] <= Latch8Bit:inst9.Q[1]
OutPortC[2] <= Latch8Bit:inst9.Q[2]
OutPortC[3] <= Latch8Bit:inst9.Q[3]
OutPortC[4] <= Latch8Bit:inst9.Q[4]
OutPortC[5] <= Latch8Bit:inst9.Q[5]
OutPortC[6] <= Latch8Bit:inst9.Q[6]
OutPortC[7] <= Latch8Bit:inst9.Q[7]
OutPortD[0] <= Latch8Bit:inst12.Q[0]
OutPortD[1] <= Latch8Bit:inst12.Q[1]
OutPortD[2] <= Latch8Bit:inst12.Q[2]
OutPortD[3] <= Latch8Bit:inst12.Q[3]
OutPortD[4] <= Latch8Bit:inst12.Q[4]
OutPortD[5] <= Latch8Bit:inst12.Q[5]
OutPortD[6] <= Latch8Bit:inst12.Q[6]
OutPortD[7] <= Latch8Bit:inst12.Q[7]
OutPortE[0] <= Latch8Bit:inst14.Q[0]
OutPortE[1] <= Latch8Bit:inst14.Q[1]
OutPortE[2] <= Latch8Bit:inst14.Q[2]
OutPortE[3] <= Latch8Bit:inst14.Q[3]
OutPortE[4] <= Latch8Bit:inst14.Q[4]
OutPortE[5] <= Latch8Bit:inst14.Q[5]
OutPortE[6] <= Latch8Bit:inst14.Q[6]
OutPortE[7] <= Latch8Bit:inst14.Q[7]


|MC68K|OnChipIO:inst8|Timer:Timer1
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|IODecoder:inst1
Address[0] => Equal0.IN31
Address[0] => Equal1.IN31
Address[0] => Equal2.IN31
Address[0] => Equal3.IN31
Address[0] => Equal4.IN31
Address[0] => Equal5.IN31
Address[0] => Equal6.IN31
Address[0] => Equal7.IN31
Address[0] => Equal8.IN31
Address[0] => Equal9.IN31
Address[0] => Equal10.IN31
Address[0] => Equal11.IN31
Address[0] => Equal12.IN31
Address[0] => Equal13.IN31
Address[0] => Equal14.IN31
Address[0] => Equal15.IN31
Address[0] => Equal16.IN31
Address[0] => Equal17.IN31
Address[0] => Equal18.IN31
Address[0] => Equal19.IN31
Address[0] => Equal20.IN31
Address[0] => Equal21.IN31
Address[0] => Equal22.IN31
Address[0] => Equal23.IN31
Address[0] => Equal24.IN31
Address[0] => Equal25.IN31
Address[0] => Equal26.IN31
Address[0] => Equal27.IN31
Address[1] => Equal0.IN30
Address[1] => Equal1.IN30
Address[1] => Equal2.IN30
Address[1] => Equal3.IN30
Address[1] => Equal4.IN30
Address[1] => Equal5.IN30
Address[1] => Equal6.IN30
Address[1] => Equal7.IN30
Address[1] => Equal8.IN30
Address[1] => Equal9.IN30
Address[1] => Equal10.IN30
Address[1] => Equal11.IN30
Address[1] => Equal12.IN30
Address[1] => Equal13.IN30
Address[1] => Equal14.IN30
Address[1] => Equal15.IN30
Address[1] => Equal16.IN30
Address[1] => Equal17.IN30
Address[1] => Equal18.IN30
Address[1] => Equal19.IN30
Address[1] => Equal20.IN30
Address[1] => Equal21.IN30
Address[1] => Equal22.IN30
Address[1] => Equal23.IN30
Address[1] => Equal24.IN30
Address[1] => Equal25.IN30
Address[1] => Equal26.IN30
Address[1] => Equal27.IN30
Address[2] => Equal0.IN29
Address[2] => Equal1.IN29
Address[2] => Equal2.IN29
Address[2] => Equal3.IN29
Address[2] => Equal4.IN29
Address[2] => Equal5.IN29
Address[2] => Equal6.IN29
Address[2] => Equal7.IN29
Address[2] => Equal8.IN29
Address[2] => Equal9.IN29
Address[2] => Equal10.IN29
Address[2] => Equal11.IN29
Address[2] => Equal12.IN29
Address[2] => Equal13.IN29
Address[2] => Equal14.IN29
Address[2] => Equal15.IN29
Address[2] => Equal16.IN29
Address[2] => Equal17.IN29
Address[2] => Equal18.IN29
Address[2] => Equal19.IN29
Address[2] => Equal20.IN29
Address[2] => Equal21.IN29
Address[2] => Equal22.IN29
Address[2] => Equal23.IN29
Address[2] => Equal24.IN29
Address[2] => Equal25.IN29
Address[2] => Equal26.IN29
Address[2] => Equal27.IN29
Address[3] => Equal0.IN28
Address[3] => Equal1.IN28
Address[3] => Equal2.IN28
Address[3] => Equal3.IN28
Address[3] => Equal4.IN28
Address[3] => Equal5.IN28
Address[3] => Equal6.IN28
Address[3] => Equal7.IN28
Address[3] => Equal8.IN28
Address[3] => Equal9.IN28
Address[3] => Equal10.IN28
Address[3] => Equal11.IN28
Address[3] => Equal12.IN28
Address[3] => Equal13.IN28
Address[3] => Equal14.IN28
Address[3] => Equal15.IN28
Address[3] => Equal16.IN28
Address[3] => Equal17.IN28
Address[3] => Equal18.IN28
Address[3] => Equal19.IN28
Address[3] => Equal20.IN28
Address[3] => Equal21.IN28
Address[3] => Equal22.IN28
Address[3] => Equal23.IN28
Address[3] => Equal24.IN28
Address[3] => Equal25.IN28
Address[3] => Equal26.IN28
Address[3] => Equal27.IN28
Address[4] => Equal0.IN27
Address[4] => Equal1.IN27
Address[4] => Equal2.IN27
Address[4] => Equal3.IN27
Address[4] => Equal4.IN27
Address[4] => Equal5.IN27
Address[4] => Equal6.IN27
Address[4] => Equal7.IN27
Address[4] => Equal8.IN27
Address[4] => Equal9.IN27
Address[4] => Equal10.IN27
Address[4] => Equal11.IN27
Address[4] => Equal12.IN27
Address[4] => Equal13.IN27
Address[4] => Equal14.IN27
Address[4] => Equal15.IN27
Address[4] => Equal16.IN27
Address[4] => Equal17.IN27
Address[4] => Equal18.IN27
Address[4] => Equal19.IN27
Address[4] => Equal20.IN27
Address[4] => Equal21.IN27
Address[4] => Equal22.IN27
Address[4] => Equal23.IN27
Address[4] => Equal24.IN27
Address[4] => Equal25.IN27
Address[4] => Equal26.IN27
Address[4] => Equal27.IN27
Address[5] => Equal0.IN26
Address[5] => Equal1.IN26
Address[5] => Equal2.IN26
Address[5] => Equal3.IN26
Address[5] => Equal4.IN26
Address[5] => Equal5.IN26
Address[5] => Equal6.IN26
Address[5] => Equal7.IN26
Address[5] => Equal8.IN26
Address[5] => Equal9.IN26
Address[5] => Equal10.IN26
Address[5] => Equal11.IN26
Address[5] => Equal12.IN26
Address[5] => Equal13.IN26
Address[5] => Equal14.IN26
Address[5] => Equal15.IN26
Address[5] => Equal16.IN26
Address[5] => Equal17.IN26
Address[5] => Equal18.IN26
Address[5] => Equal19.IN26
Address[5] => Equal20.IN26
Address[5] => Equal21.IN26
Address[5] => Equal22.IN26
Address[5] => Equal23.IN26
Address[5] => Equal24.IN26
Address[5] => Equal25.IN26
Address[5] => Equal26.IN26
Address[5] => Equal27.IN26
Address[6] => Equal0.IN25
Address[6] => Equal1.IN25
Address[6] => Equal2.IN25
Address[6] => Equal3.IN25
Address[6] => Equal4.IN25
Address[6] => Equal5.IN25
Address[6] => Equal6.IN25
Address[6] => Equal7.IN25
Address[6] => Equal8.IN25
Address[6] => Equal9.IN25
Address[6] => Equal10.IN25
Address[6] => Equal11.IN25
Address[6] => Equal12.IN25
Address[6] => Equal13.IN25
Address[6] => Equal14.IN25
Address[6] => Equal15.IN25
Address[6] => Equal16.IN25
Address[6] => Equal17.IN25
Address[6] => Equal18.IN25
Address[6] => Equal19.IN25
Address[6] => Equal20.IN25
Address[6] => Equal21.IN25
Address[6] => Equal22.IN25
Address[6] => Equal23.IN25
Address[6] => Equal24.IN25
Address[6] => Equal25.IN25
Address[6] => Equal26.IN25
Address[6] => Equal27.IN25
Address[7] => Equal0.IN24
Address[7] => Equal1.IN24
Address[7] => Equal2.IN24
Address[7] => Equal3.IN24
Address[7] => Equal4.IN24
Address[7] => Equal5.IN24
Address[7] => Equal6.IN24
Address[7] => Equal7.IN24
Address[7] => Equal8.IN24
Address[7] => Equal9.IN24
Address[7] => Equal10.IN24
Address[7] => Equal11.IN24
Address[7] => Equal12.IN24
Address[7] => Equal13.IN24
Address[7] => Equal14.IN24
Address[7] => Equal15.IN24
Address[7] => Equal16.IN24
Address[7] => Equal17.IN24
Address[7] => Equal18.IN24
Address[7] => Equal19.IN24
Address[7] => Equal20.IN24
Address[7] => Equal21.IN24
Address[7] => Equal22.IN24
Address[7] => Equal23.IN24
Address[7] => Equal24.IN24
Address[7] => Equal25.IN24
Address[7] => Equal26.IN24
Address[7] => Equal27.IN24
Address[8] => Equal0.IN23
Address[8] => Equal1.IN23
Address[8] => Equal2.IN23
Address[8] => Equal3.IN23
Address[8] => Equal4.IN23
Address[8] => Equal5.IN23
Address[8] => Equal6.IN23
Address[8] => Equal7.IN23
Address[8] => Equal8.IN23
Address[8] => Equal9.IN23
Address[8] => Equal10.IN23
Address[8] => Equal11.IN23
Address[8] => Equal12.IN23
Address[8] => Equal13.IN23
Address[8] => Equal14.IN23
Address[8] => Equal15.IN23
Address[8] => Equal16.IN23
Address[8] => Equal17.IN23
Address[8] => Equal18.IN23
Address[8] => Equal19.IN23
Address[8] => Equal20.IN23
Address[8] => Equal21.IN23
Address[8] => Equal22.IN23
Address[8] => Equal23.IN23
Address[8] => Equal24.IN23
Address[8] => Equal25.IN23
Address[8] => Equal26.IN23
Address[8] => Equal27.IN23
Address[9] => Equal0.IN22
Address[9] => Equal1.IN22
Address[9] => Equal2.IN22
Address[9] => Equal3.IN22
Address[9] => Equal4.IN22
Address[9] => Equal5.IN22
Address[9] => Equal6.IN22
Address[9] => Equal7.IN22
Address[9] => Equal8.IN22
Address[9] => Equal9.IN22
Address[9] => Equal10.IN22
Address[9] => Equal11.IN22
Address[9] => Equal12.IN22
Address[9] => Equal13.IN22
Address[9] => Equal14.IN22
Address[9] => Equal15.IN22
Address[9] => Equal16.IN22
Address[9] => Equal17.IN22
Address[9] => Equal18.IN22
Address[9] => Equal19.IN22
Address[9] => Equal20.IN22
Address[9] => Equal21.IN22
Address[9] => Equal22.IN22
Address[9] => Equal23.IN22
Address[9] => Equal24.IN22
Address[9] => Equal25.IN22
Address[9] => Equal26.IN22
Address[9] => Equal27.IN22
Address[10] => Equal0.IN21
Address[10] => Equal1.IN21
Address[10] => Equal2.IN21
Address[10] => Equal3.IN21
Address[10] => Equal4.IN21
Address[10] => Equal5.IN21
Address[10] => Equal6.IN21
Address[10] => Equal7.IN21
Address[10] => Equal8.IN21
Address[10] => Equal9.IN21
Address[10] => Equal10.IN21
Address[10] => Equal11.IN21
Address[10] => Equal12.IN21
Address[10] => Equal13.IN21
Address[10] => Equal14.IN21
Address[10] => Equal15.IN21
Address[10] => Equal16.IN21
Address[10] => Equal17.IN21
Address[10] => Equal18.IN21
Address[10] => Equal19.IN21
Address[10] => Equal20.IN21
Address[10] => Equal21.IN21
Address[10] => Equal22.IN21
Address[10] => Equal23.IN21
Address[10] => Equal24.IN21
Address[10] => Equal25.IN21
Address[10] => Equal26.IN21
Address[10] => Equal27.IN21
Address[11] => Equal0.IN20
Address[11] => Equal1.IN20
Address[11] => Equal2.IN20
Address[11] => Equal3.IN20
Address[11] => Equal4.IN20
Address[11] => Equal5.IN20
Address[11] => Equal6.IN20
Address[11] => Equal7.IN20
Address[11] => Equal8.IN20
Address[11] => Equal9.IN20
Address[11] => Equal10.IN20
Address[11] => Equal11.IN20
Address[11] => Equal12.IN20
Address[11] => Equal13.IN20
Address[11] => Equal14.IN20
Address[11] => Equal15.IN20
Address[11] => Equal16.IN20
Address[11] => Equal17.IN20
Address[11] => Equal18.IN20
Address[11] => Equal19.IN20
Address[11] => Equal20.IN20
Address[11] => Equal21.IN20
Address[11] => Equal22.IN20
Address[11] => Equal23.IN20
Address[11] => Equal24.IN20
Address[11] => Equal25.IN20
Address[11] => Equal26.IN20
Address[11] => Equal27.IN20
Address[12] => Equal0.IN19
Address[12] => Equal1.IN19
Address[12] => Equal2.IN19
Address[12] => Equal3.IN19
Address[12] => Equal4.IN19
Address[12] => Equal5.IN19
Address[12] => Equal6.IN19
Address[12] => Equal7.IN19
Address[12] => Equal8.IN19
Address[12] => Equal9.IN19
Address[12] => Equal10.IN19
Address[12] => Equal11.IN19
Address[12] => Equal12.IN19
Address[12] => Equal13.IN19
Address[12] => Equal14.IN19
Address[12] => Equal15.IN19
Address[12] => Equal16.IN19
Address[12] => Equal17.IN19
Address[12] => Equal18.IN19
Address[12] => Equal19.IN19
Address[12] => Equal20.IN19
Address[12] => Equal21.IN19
Address[12] => Equal22.IN19
Address[12] => Equal23.IN19
Address[12] => Equal24.IN19
Address[12] => Equal25.IN19
Address[12] => Equal26.IN19
Address[12] => Equal27.IN19
Address[13] => Equal0.IN18
Address[13] => Equal1.IN18
Address[13] => Equal2.IN18
Address[13] => Equal3.IN18
Address[13] => Equal4.IN18
Address[13] => Equal5.IN18
Address[13] => Equal6.IN18
Address[13] => Equal7.IN18
Address[13] => Equal8.IN18
Address[13] => Equal9.IN18
Address[13] => Equal10.IN18
Address[13] => Equal11.IN18
Address[13] => Equal12.IN18
Address[13] => Equal13.IN18
Address[13] => Equal14.IN18
Address[13] => Equal15.IN18
Address[13] => Equal16.IN18
Address[13] => Equal17.IN18
Address[13] => Equal18.IN18
Address[13] => Equal19.IN18
Address[13] => Equal20.IN18
Address[13] => Equal21.IN18
Address[13] => Equal22.IN18
Address[13] => Equal23.IN18
Address[13] => Equal24.IN18
Address[13] => Equal25.IN18
Address[13] => Equal26.IN18
Address[13] => Equal27.IN18
Address[14] => Equal0.IN17
Address[14] => Equal1.IN17
Address[14] => Equal2.IN17
Address[14] => Equal3.IN17
Address[14] => Equal4.IN17
Address[14] => Equal5.IN17
Address[14] => Equal6.IN17
Address[14] => Equal7.IN17
Address[14] => Equal8.IN17
Address[14] => Equal9.IN17
Address[14] => Equal10.IN17
Address[14] => Equal11.IN17
Address[14] => Equal12.IN17
Address[14] => Equal13.IN17
Address[14] => Equal14.IN17
Address[14] => Equal15.IN17
Address[14] => Equal16.IN17
Address[14] => Equal17.IN17
Address[14] => Equal18.IN17
Address[14] => Equal19.IN17
Address[14] => Equal20.IN17
Address[14] => Equal21.IN17
Address[14] => Equal22.IN17
Address[14] => Equal23.IN17
Address[14] => Equal24.IN17
Address[14] => Equal25.IN17
Address[14] => Equal26.IN17
Address[14] => Equal27.IN17
Address[15] => Equal0.IN16
Address[15] => Equal1.IN16
Address[15] => Equal2.IN16
Address[15] => Equal3.IN16
Address[15] => Equal4.IN16
Address[15] => Equal5.IN16
Address[15] => Equal6.IN16
Address[15] => Equal7.IN16
Address[15] => Equal8.IN16
Address[15] => Equal9.IN16
Address[15] => Equal10.IN16
Address[15] => Equal11.IN16
Address[15] => Equal12.IN16
Address[15] => Equal13.IN16
Address[15] => Equal14.IN16
Address[15] => Equal15.IN16
Address[15] => Equal16.IN16
Address[15] => Equal17.IN16
Address[15] => Equal18.IN16
Address[15] => Equal19.IN16
Address[15] => Equal20.IN16
Address[15] => Equal21.IN16
Address[15] => Equal22.IN16
Address[15] => Equal23.IN16
Address[15] => Equal24.IN16
Address[15] => Equal25.IN16
Address[15] => Equal26.IN16
Address[15] => Equal27.IN16
Address[16] => ~NO_FANOUT~
Address[17] => ~NO_FANOUT~
Address[18] => ~NO_FANOUT~
Address[19] => ~NO_FANOUT~
Address[20] => ~NO_FANOUT~
Address[21] => ~NO_FANOUT~
Address[22] => ~NO_FANOUT~
Address[23] => ~NO_FANOUT~
Address[24] => ~NO_FANOUT~
Address[25] => ~NO_FANOUT~
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
IOSelect_H => process_0.IN0
WE_L => InputPortA_Enable.DATAB
WE_L => InputPortB_Enable.DATAB
WE_L => InputPortC_Enable.DATAB
WE_L => InputPortD_Enable.DATAB
WE_L => InputPortE_Enable.DATAB
WE_L => OutputPortA_Enable.DATAB
WE_L => OutputPortB_Enable.DATAB
WE_L => OutputPortC_Enable.DATAB
WE_L => OutputPortD_Enable.DATAB
WE_L => OutputPortE_Enable.DATAB
WE_L => LCDWrite.OUTPUTSELECT
WE_L => LCDCommandOrData.DATAB
WE_L => LCDWrite.DATAB
WE_L => HexDisplay7and6Enable.DATAB
WE_L => HexDisplay5and4Enable.DATAB
WE_L => HexDisplay3and2Enable.DATAB
WE_L => HexDisplay1and0Enable.DATAB
WE_L => TraceExceptionEnable.DATAB
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
AS_L => process_0.IN1
OutputPortA_Enable <= OutputPortA_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortA_Enable <= InputPortA_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortB_Enable <= OutputPortB_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortB_Enable <= InputPortB_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortC_Enable <= OutputPortC_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortC_Enable <= InputPortC_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortD_Enable <= OutputPortD_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortD_Enable <= InputPortD_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortE_Enable <= OutputPortE_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortE_Enable <= InputPortE_Enable.DB_MAX_OUTPUT_PORT_TYPE
LCDCommandOrData <= LCDCommandOrData.DB_MAX_OUTPUT_PORT_TYPE
LCDWrite <= LCDWrite.DB_MAX_OUTPUT_PORT_TYPE
Timer1ControlReg_Enable <= Timer1ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer1DataReg_Enable <= Timer1DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer2ControlReg_Enable <= Timer2ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer2DataReg_Enable <= Timer2DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer3ControlReg_Enable <= Timer3ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer3DataReg_Enable <= Timer3DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer4ControlReg_Enable <= Timer4ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer4DataReg_Enable <= Timer4DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer5ControlReg_Enable <= Timer5ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer5DataReg_Enable <= Timer5DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer6ControlReg_Enable <= Timer6ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer6DataReg_Enable <= Timer6DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer7ControlReg_Enable <= Timer7ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer7DataReg_Enable <= Timer7DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer8ControlReg_Enable <= Timer8ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer8DataReg_Enable <= Timer8DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay7and6Enable <= HexDisplay7and6Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay5and4Enable <= HexDisplay5and4Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay3and2Enable <= HexDisplay3and2Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay1and0Enable <= HexDisplay1and0Enable.DB_MAX_OUTPUT_PORT_TYPE
TraceExceptionEnable <= TraceExceptionEnable.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer2
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer3
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer4
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|LCD_Controller:inst2
LCDDataOut[0] <= LCDDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[1] <= LCDDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[2] <= LCDDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[3] <= LCDDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[4] <= LCDDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[5] <= LCDDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[6] <= LCDDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[7] <= LCDDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RS <= RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
E <= E.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW.DB_MAX_OUTPUT_PORT_TYPE
Clk => RS~reg0.CLK
Clk => LCDDataOut[0]~reg0.CLK
Clk => LCDDataOut[1]~reg0.CLK
Clk => LCDDataOut[2]~reg0.CLK
Clk => LCDDataOut[3]~reg0.CLK
Clk => LCDDataOut[4]~reg0.CLK
Clk => LCDDataOut[5]~reg0.CLK
Clk => LCDDataOut[6]~reg0.CLK
Clk => LCDDataOut[7]~reg0.CLK
Clk => timer[0].CLK
Clk => timer[1].CLK
Clk => timer[2].CLK
Clk => timer[3].CLK
Clk => Current_state~1.DATAIN
Reset => Current_state~3.DATAIN
Reset => LCDDataOut[7]~reg0.ENA
Reset => LCDDataOut[6]~reg0.ENA
Reset => LCDDataOut[5]~reg0.ENA
Reset => LCDDataOut[4]~reg0.ENA
Reset => LCDDataOut[3]~reg0.ENA
Reset => LCDDataOut[2]~reg0.ENA
Reset => LCDDataOut[1]~reg0.ENA
Reset => LCDDataOut[0]~reg0.ENA
Reset => RS~reg0.ENA
DataIn[0] => LCDDataOut.DATAB
DataIn[1] => LCDDataOut.DATAB
DataIn[2] => LCDDataOut.DATAB
DataIn[3] => LCDDataOut.DATAB
DataIn[4] => LCDDataOut.DATAB
DataIn[5] => LCDDataOut.DATAB
DataIn[6] => LCDDataOut.DATAB
DataIn[7] => LCDDataOut.DATAB
WriteEnable => Next_state.AssertRW.DATAB
WriteEnable => Next_state.Idle.DATAB
LCDCommandOrDisplayData => RS.DATAB


|MC68K|OnChipIO:inst8|TraceExceptionControlBit:inst16
DataIn => Q~reg0.DATAIN
Enable => Q~reg0.ENA
Clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer5
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer6
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer7
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Timer:Timer8
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|lpm_bustri2:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|lpm_bustri2:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|lpm_bustri2:inst17
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|lpm_bustri2:inst15
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst3
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst23
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst22
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst24
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst4
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst8
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst9
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst12
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:inst8|Latch8Bit:inst14
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|IIC_SPI_Interface:inst32
sck_o <= simple_spi_top:inst1.sck_o
Clk => inst4.CLK
Clk => i2c_master_top:inst22.wb_clk_i
Reset_L => simple_spi_top:inst1.prst_i
Reset_L => i2c_master_top:inst22.arst_i
AS_L => inst3.IN0
AS_L => SPI_BUS_Decoder:inst2.AS_L
AS_L => IIC_SPI_BUS_Decoder:inst20.AS_L
AS_L => inst25.IN0
IIC_SPI_Select => SPI_BUS_Decoder:inst2.SPI_Select_H
IIC_SPI_Select => IIC_SPI_BUS_Decoder:inst20.IOSelect_H
Address[0] => SPI_BUS_Decoder:inst2.Address[0]
Address[0] => IIC_SPI_BUS_Decoder:inst20.Address[0]
Address[1] => SPI_BUS_Decoder:inst2.Address[1]
Address[1] => simple_spi_top:inst1.paddr_i[0]
Address[1] => IIC_SPI_BUS_Decoder:inst20.Address[1]
Address[1] => i2c_master_top:inst22.wb_adr_i[0]
Address[2] => SPI_BUS_Decoder:inst2.Address[2]
Address[2] => simple_spi_top:inst1.paddr_i[1]
Address[2] => IIC_SPI_BUS_Decoder:inst20.Address[2]
Address[2] => i2c_master_top:inst22.wb_adr_i[1]
Address[3] => SPI_BUS_Decoder:inst2.Address[3]
Address[3] => simple_spi_top:inst1.paddr_i[2]
Address[3] => IIC_SPI_BUS_Decoder:inst20.Address[3]
Address[3] => i2c_master_top:inst22.wb_adr_i[2]
Address[4] => SPI_BUS_Decoder:inst2.Address[4]
Address[4] => IIC_SPI_BUS_Decoder:inst20.Address[4]
Address[5] => SPI_BUS_Decoder:inst2.Address[5]
Address[5] => IIC_SPI_BUS_Decoder:inst20.Address[5]
Address[6] => SPI_BUS_Decoder:inst2.Address[6]
Address[6] => IIC_SPI_BUS_Decoder:inst20.Address[6]
Address[7] => SPI_BUS_Decoder:inst2.Address[7]
Address[7] => IIC_SPI_BUS_Decoder:inst20.Address[7]
Address[8] => SPI_BUS_Decoder:inst2.Address[8]
Address[8] => IIC_SPI_BUS_Decoder:inst20.Address[8]
Address[9] => SPI_BUS_Decoder:inst2.Address[9]
Address[9] => IIC_SPI_BUS_Decoder:inst20.Address[9]
Address[10] => SPI_BUS_Decoder:inst2.Address[10]
Address[10] => IIC_SPI_BUS_Decoder:inst20.Address[10]
Address[11] => SPI_BUS_Decoder:inst2.Address[11]
Address[11] => IIC_SPI_BUS_Decoder:inst20.Address[11]
Address[12] => SPI_BUS_Decoder:inst2.Address[12]
Address[12] => IIC_SPI_BUS_Decoder:inst20.Address[12]
Address[13] => SPI_BUS_Decoder:inst2.Address[13]
Address[13] => IIC_SPI_BUS_Decoder:inst20.Address[13]
Address[14] => SPI_BUS_Decoder:inst2.Address[14]
Address[14] => IIC_SPI_BUS_Decoder:inst20.Address[14]
Address[15] => SPI_BUS_Decoder:inst2.Address[15]
Address[15] => IIC_SPI_BUS_Decoder:inst20.Address[15]
Address[16] => SPI_BUS_Decoder:inst2.Address[16]
Address[16] => IIC_SPI_BUS_Decoder:inst20.Address[16]
Address[17] => SPI_BUS_Decoder:inst2.Address[17]
Address[17] => IIC_SPI_BUS_Decoder:inst20.Address[17]
Address[18] => SPI_BUS_Decoder:inst2.Address[18]
Address[18] => IIC_SPI_BUS_Decoder:inst20.Address[18]
Address[19] => SPI_BUS_Decoder:inst2.Address[19]
Address[19] => IIC_SPI_BUS_Decoder:inst20.Address[19]
Address[20] => SPI_BUS_Decoder:inst2.Address[20]
Address[20] => IIC_SPI_BUS_Decoder:inst20.Address[20]
Address[21] => SPI_BUS_Decoder:inst2.Address[21]
Address[21] => IIC_SPI_BUS_Decoder:inst20.Address[21]
Address[22] => SPI_BUS_Decoder:inst2.Address[22]
Address[22] => IIC_SPI_BUS_Decoder:inst20.Address[22]
Address[23] => SPI_BUS_Decoder:inst2.Address[23]
Address[23] => IIC_SPI_BUS_Decoder:inst20.Address[23]
Address[24] => SPI_BUS_Decoder:inst2.Address[24]
Address[24] => IIC_SPI_BUS_Decoder:inst20.Address[24]
Address[25] => SPI_BUS_Decoder:inst2.Address[25]
Address[25] => IIC_SPI_BUS_Decoder:inst20.Address[25]
Address[26] => SPI_BUS_Decoder:inst2.Address[26]
Address[26] => IIC_SPI_BUS_Decoder:inst20.Address[26]
Address[27] => SPI_BUS_Decoder:inst2.Address[27]
Address[27] => IIC_SPI_BUS_Decoder:inst20.Address[27]
Address[28] => SPI_BUS_Decoder:inst2.Address[28]
Address[28] => IIC_SPI_BUS_Decoder:inst20.Address[28]
Address[29] => SPI_BUS_Decoder:inst2.Address[29]
Address[29] => IIC_SPI_BUS_Decoder:inst20.Address[29]
Address[30] => SPI_BUS_Decoder:inst2.Address[30]
Address[30] => IIC_SPI_BUS_Decoder:inst20.Address[30]
Address[31] => SPI_BUS_Decoder:inst2.Address[31]
Address[31] => IIC_SPI_BUS_Decoder:inst20.Address[31]
WE_L => inst9.IN0
WE_L => inst24.IN0
WE_L => inst23.IN0
WE_L => inst8.IN0
miso_i => simple_spi_top:inst1.miso_i
DataIn[0] => simple_spi_top:inst1.pwdata_i[0]
DataIn[0] => i2c_master_top:inst22.wb_dat_i[0]
DataIn[1] => simple_spi_top:inst1.pwdata_i[1]
DataIn[1] => i2c_master_top:inst22.wb_dat_i[1]
DataIn[2] => simple_spi_top:inst1.pwdata_i[2]
DataIn[2] => i2c_master_top:inst22.wb_dat_i[2]
DataIn[3] => simple_spi_top:inst1.pwdata_i[3]
DataIn[3] => i2c_master_top:inst22.wb_dat_i[3]
DataIn[4] => simple_spi_top:inst1.pwdata_i[4]
DataIn[4] => i2c_master_top:inst22.wb_dat_i[4]
DataIn[5] => simple_spi_top:inst1.pwdata_i[5]
DataIn[5] => i2c_master_top:inst22.wb_dat_i[5]
DataIn[6] => simple_spi_top:inst1.pwdata_i[6]
DataIn[6] => i2c_master_top:inst22.wb_dat_i[6]
DataIn[7] => simple_spi_top:inst1.pwdata_i[7]
DataIn[7] => i2c_master_top:inst22.wb_dat_i[7]
mosi_o <= simple_spi_top:inst1.mosi_o
SPI_IRQ <= inst19.DB_MAX_OUTPUT_PORT_TYPE
IIC0_IRQ_L <= inst27.DB_MAX_OUTPUT_PORT_TYPE
SCL_GPIO_0 <> SCL_SDA_OPEN_DRAIN_DRIVER:inst33.SCL
SDA_GPIO_0 <> SCL_SDA_OPEN_DRAIN_DRIVER:inst33.SDA
DataOut[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
SSN_O[0] <= simple_spi_top:inst1.ssn_o[0]
SSN_O[1] <= simple_spi_top:inst1.ssn_o[1]
SSN_O[2] <= simple_spi_top:inst1.ssn_o[2]
SSN_O[3] <= simple_spi_top:inst1.ssn_o[3]
SSN_O[4] <= simple_spi_top:inst1.ssn_o[4]
SSN_O[5] <= simple_spi_top:inst1.ssn_o[5]
SSN_O[6] <= simple_spi_top:inst1.ssn_o[6]
SSN_O[7] <= simple_spi_top:inst1.ssn_o[7]


|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1
prdata_o[0] <= prdata_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prdata_o[1] <= prdata_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prdata_o[2] <= prdata_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prdata_o[3] <= prdata_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prdata_o[4] <= prdata_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prdata_o[5] <= prdata_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prdata_o[6] <= prdata_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prdata_o[7] <= prdata_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pirq_o <= pirq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
sck_o <= sck_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= treg[7].DB_MAX_OUTPUT_PORT_TYPE
ssn_o[0] <= spssr[0].DB_MAX_OUTPUT_PORT_TYPE
ssn_o[1] <= spssr[1].DB_MAX_OUTPUT_PORT_TYPE
ssn_o[2] <= spssr[2].DB_MAX_OUTPUT_PORT_TYPE
ssn_o[3] <= spssr[3].DB_MAX_OUTPUT_PORT_TYPE
ssn_o[4] <= spssr[4].DB_MAX_OUTPUT_PORT_TYPE
ssn_o[5] <= spssr[5].DB_MAX_OUTPUT_PORT_TYPE
ssn_o[6] <= spssr[6].DB_MAX_OUTPUT_PORT_TYPE
ssn_o[7] <= spssr[7].DB_MAX_OUTPUT_PORT_TYPE
pclk_i => pclk_i.IN2
prst_i => prst_i.IN2
psel_i => apb_acc.IN0
penable_i => apb_acc.IN1
paddr_i[0] => Mux0.IN5
paddr_i[0] => Mux1.IN5
paddr_i[0] => Mux2.IN6
paddr_i[0] => Mux3.IN6
paddr_i[0] => Mux4.IN5
paddr_i[0] => Mux5.IN5
paddr_i[0] => Mux6.IN5
paddr_i[0] => Mux7.IN5
paddr_i[0] => Equal0.IN2
paddr_i[0] => Equal1.IN1
paddr_i[0] => Equal2.IN2
paddr_i[0] => Equal3.IN2
paddr_i[0] => Equal4.IN2
paddr_i[0] => Equal5.IN0
paddr_i[1] => Mux0.IN4
paddr_i[1] => Mux1.IN4
paddr_i[1] => Mux2.IN5
paddr_i[1] => Mux3.IN5
paddr_i[1] => Mux4.IN4
paddr_i[1] => Mux5.IN4
paddr_i[1] => Mux6.IN4
paddr_i[1] => Mux7.IN4
paddr_i[1] => Equal0.IN1
paddr_i[1] => Equal1.IN0
paddr_i[1] => Equal2.IN1
paddr_i[1] => Equal3.IN0
paddr_i[1] => Equal4.IN0
paddr_i[1] => Equal5.IN2
paddr_i[2] => Mux0.IN3
paddr_i[2] => Mux1.IN3
paddr_i[2] => Mux2.IN4
paddr_i[2] => Mux3.IN4
paddr_i[2] => Mux4.IN3
paddr_i[2] => Mux5.IN3
paddr_i[2] => Mux6.IN3
paddr_i[2] => Mux7.IN3
paddr_i[2] => Equal0.IN0
paddr_i[2] => Equal1.IN2
paddr_i[2] => Equal2.IN0
paddr_i[2] => Equal3.IN1
paddr_i[2] => Equal4.IN1
paddr_i[2] => Equal5.IN1
pwrite_i => apb_wr.IN1
pwrite_i => wfwe.IN1
pwrite_i => rfre.IN1
pwdata_i[0] => pwdata_i[0].IN1
pwdata_i[1] => pwdata_i[1].IN1
pwdata_i[2] => pwdata_i[2].IN1
pwdata_i[3] => pwdata_i[3].IN1
pwdata_i[4] => pwdata_i[4].IN1
pwdata_i[5] => pwdata_i[5].IN1
pwdata_i[6] => pwdata_i[6].IN1
pwdata_i[7] => pwdata_i[7].IN1
miso_i => treg.DATAB


|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo
clk => mem.we_a.CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => gb.CLK
clk => rp[0].CLK
clk => rp[1].CLK
clk => rp[2].CLK
clk => wp[0].CLK
clk => wp[1].CLK
clk => wp[2].CLK
clk => mem.CLK0
rst => gb.OUTPUTSELECT
rst => wp[0].ACLR
rst => wp[1].ACLR
rst => wp[2].ACLR
rst => rp[0].ACLR
rst => rp[1].ACLR
rst => rp[2].ACLR
clr => wp.OUTPUTSELECT
clr => wp.OUTPUTSELECT
clr => wp.OUTPUTSELECT
clr => rp.OUTPUTSELECT
clr => rp.OUTPUTSELECT
clr => rp.OUTPUTSELECT
clr => gb.OUTPUTSELECT
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN1
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN2
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN3
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN4
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN5
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN6
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN7
we => wp.OUTPUTSELECT
we => wp.OUTPUTSELECT
we => wp.OUTPUTSELECT
we => always3.IN1
we => mem.we_a.DATAIN
we => mem.WE
dout[1] <= mem.DATAOUT
dout[2] <= mem.DATAOUT1
dout[3] <= mem.DATAOUT2
dout[4] <= mem.DATAOUT3
dout[5] <= mem.DATAOUT4
dout[6] <= mem.DATAOUT5
dout[7] <= mem.DATAOUT6
dout[8] <= mem.DATAOUT7
re => rp.OUTPUTSELECT
re => rp.OUTPUTSELECT
re => rp.OUTPUTSELECT
re => gb.OUTPUTSELECT
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo
clk => mem.we_a.CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => gb.CLK
clk => rp[0].CLK
clk => rp[1].CLK
clk => rp[2].CLK
clk => wp[0].CLK
clk => wp[1].CLK
clk => wp[2].CLK
clk => mem.CLK0
rst => gb.OUTPUTSELECT
rst => wp[0].ACLR
rst => wp[1].ACLR
rst => wp[2].ACLR
rst => rp[0].ACLR
rst => rp[1].ACLR
rst => rp[2].ACLR
clr => wp.OUTPUTSELECT
clr => wp.OUTPUTSELECT
clr => wp.OUTPUTSELECT
clr => rp.OUTPUTSELECT
clr => rp.OUTPUTSELECT
clr => rp.OUTPUTSELECT
clr => gb.OUTPUTSELECT
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN1
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN2
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN3
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN4
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN5
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN6
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN7
we => wp.OUTPUTSELECT
we => wp.OUTPUTSELECT
we => wp.OUTPUTSELECT
we => always3.IN1
we => mem.we_a.DATAIN
we => mem.WE
dout[1] <= mem.DATAOUT
dout[2] <= mem.DATAOUT1
dout[3] <= mem.DATAOUT2
dout[4] <= mem.DATAOUT3
dout[5] <= mem.DATAOUT4
dout[6] <= mem.DATAOUT5
dout[7] <= mem.DATAOUT6
dout[8] <= mem.DATAOUT7
re => rp.OUTPUTSELECT
re => rp.OUTPUTSELECT
re => rp.OUTPUTSELECT
re => gb.OUTPUTSELECT
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|IIC_SPI_Interface:inst32|SPI_BUS_Decoder:inst2
Address[0] => ~NO_FANOUT~
Address[1] => ~NO_FANOUT~
Address[2] => ~NO_FANOUT~
Address[3] => ~NO_FANOUT~
Address[4] => Equal0.IN11
Address[5] => Equal0.IN1
Address[6] => Equal0.IN10
Address[7] => Equal0.IN9
Address[8] => Equal0.IN8
Address[9] => Equal0.IN7
Address[10] => Equal0.IN6
Address[11] => Equal0.IN5
Address[12] => Equal0.IN4
Address[13] => Equal0.IN3
Address[14] => Equal0.IN2
Address[15] => Equal0.IN0
Address[16] => ~NO_FANOUT~
Address[17] => ~NO_FANOUT~
Address[18] => ~NO_FANOUT~
Address[19] => ~NO_FANOUT~
Address[20] => ~NO_FANOUT~
Address[21] => ~NO_FANOUT~
Address[22] => ~NO_FANOUT~
Address[23] => ~NO_FANOUT~
Address[24] => ~NO_FANOUT~
Address[25] => ~NO_FANOUT~
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
SPI_Select_H => always0.IN0
AS_L => always0.IN1
SPI_Enable_H <= SPI_Enable_H.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst22
wb_clk_i => i2c_master_byte_ctrl:byte_ctrl.clk
wb_clk_i => wb_inta_o~reg0.CLK
wb_clk_i => irq_flag.CLK
wb_clk_i => tip.CLK
wb_clk_i => rxack.CLK
wb_clk_i => al.CLK
wb_clk_i => cr[0].CLK
wb_clk_i => cr[1].CLK
wb_clk_i => cr[2].CLK
wb_clk_i => cr[3].CLK
wb_clk_i => cr[4].CLK
wb_clk_i => cr[5].CLK
wb_clk_i => cr[6].CLK
wb_clk_i => cr[7].CLK
wb_clk_i => txr[0].CLK
wb_clk_i => txr[1].CLK
wb_clk_i => txr[2].CLK
wb_clk_i => txr[3].CLK
wb_clk_i => txr[4].CLK
wb_clk_i => txr[5].CLK
wb_clk_i => txr[6].CLK
wb_clk_i => txr[7].CLK
wb_clk_i => ctr[0].CLK
wb_clk_i => ctr[1].CLK
wb_clk_i => ctr[2].CLK
wb_clk_i => ctr[3].CLK
wb_clk_i => ctr[4].CLK
wb_clk_i => ctr[5].CLK
wb_clk_i => ctr[6].CLK
wb_clk_i => ctr[7].CLK
wb_clk_i => prer[0].CLK
wb_clk_i => prer[1].CLK
wb_clk_i => prer[2].CLK
wb_clk_i => prer[3].CLK
wb_clk_i => prer[4].CLK
wb_clk_i => prer[5].CLK
wb_clk_i => prer[6].CLK
wb_clk_i => prer[7].CLK
wb_clk_i => prer[8].CLK
wb_clk_i => prer[9].CLK
wb_clk_i => prer[10].CLK
wb_clk_i => prer[11].CLK
wb_clk_i => prer[12].CLK
wb_clk_i => prer[13].CLK
wb_clk_i => prer[14].CLK
wb_clk_i => prer[15].CLK
wb_clk_i => wb_dat_o[0]~reg0.CLK
wb_clk_i => wb_dat_o[1]~reg0.CLK
wb_clk_i => wb_dat_o[2]~reg0.CLK
wb_clk_i => wb_dat_o[3]~reg0.CLK
wb_clk_i => wb_dat_o[4]~reg0.CLK
wb_clk_i => wb_dat_o[5]~reg0.CLK
wb_clk_i => wb_dat_o[6]~reg0.CLK
wb_clk_i => wb_dat_o[7]~reg0.CLK
wb_clk_i => iack_o.CLK
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => al.OUTPUTSELECT
wb_rst_i => rxack.OUTPUTSELECT
wb_rst_i => tip.OUTPUTSELECT
wb_rst_i => irq_flag.OUTPUTSELECT
wb_rst_i => wb_inta_o.OUTPUTSELECT
wb_rst_i => i2c_master_byte_ctrl:byte_ctrl.rst
arst_i => i2c_master_byte_ctrl:byte_ctrl.nReset
arst_i => txr[0].ACLR
arst_i => txr[1].ACLR
arst_i => txr[2].ACLR
arst_i => txr[3].ACLR
arst_i => txr[4].ACLR
arst_i => txr[5].ACLR
arst_i => txr[6].ACLR
arst_i => txr[7].ACLR
arst_i => ctr[0].ACLR
arst_i => ctr[1].ACLR
arst_i => ctr[2].ACLR
arst_i => ctr[3].ACLR
arst_i => ctr[4].ACLR
arst_i => ctr[5].ACLR
arst_i => ctr[6].ACLR
arst_i => ctr[7].ACLR
arst_i => prer[0].PRESET
arst_i => prer[1].PRESET
arst_i => prer[2].PRESET
arst_i => prer[3].PRESET
arst_i => prer[4].PRESET
arst_i => prer[5].PRESET
arst_i => prer[6].PRESET
arst_i => prer[7].PRESET
arst_i => prer[8].PRESET
arst_i => prer[9].PRESET
arst_i => prer[10].PRESET
arst_i => prer[11].PRESET
arst_i => prer[12].PRESET
arst_i => prer[13].PRESET
arst_i => prer[14].PRESET
arst_i => prer[15].PRESET
arst_i => wb_inta_o~reg0.ACLR
arst_i => cr[0].ACLR
arst_i => cr[1].ACLR
arst_i => cr[2].ACLR
arst_i => cr[3].ACLR
arst_i => cr[4].ACLR
arst_i => cr[5].ACLR
arst_i => cr[6].ACLR
arst_i => cr[7].ACLR
arst_i => irq_flag.ACLR
arst_i => tip.ACLR
arst_i => rxack.ACLR
arst_i => al.ACLR
wb_adr_i[0] => Mux0.IN3
wb_adr_i[0] => Mux1.IN3
wb_adr_i[0] => Mux2.IN3
wb_adr_i[0] => Mux3.IN4
wb_adr_i[0] => Mux4.IN4
wb_adr_i[0] => Mux5.IN4
wb_adr_i[0] => Mux6.IN3
wb_adr_i[0] => Mux7.IN3
wb_adr_i[0] => Mux8.IN1
wb_adr_i[0] => Mux9.IN1
wb_adr_i[0] => Mux10.IN1
wb_adr_i[0] => Mux11.IN1
wb_adr_i[0] => Mux12.IN1
wb_adr_i[0] => Mux13.IN1
wb_adr_i[0] => Mux14.IN1
wb_adr_i[0] => Mux15.IN1
wb_adr_i[0] => Mux16.IN5
wb_adr_i[0] => Mux17.IN5
wb_adr_i[0] => Mux18.IN5
wb_adr_i[0] => Mux19.IN5
wb_adr_i[0] => Mux20.IN5
wb_adr_i[0] => Mux21.IN5
wb_adr_i[0] => Mux22.IN5
wb_adr_i[0] => Mux23.IN5
wb_adr_i[0] => Mux24.IN1
wb_adr_i[0] => Mux25.IN1
wb_adr_i[0] => Mux26.IN1
wb_adr_i[0] => Mux27.IN1
wb_adr_i[0] => Mux28.IN1
wb_adr_i[0] => Mux29.IN1
wb_adr_i[0] => Mux30.IN1
wb_adr_i[0] => Mux31.IN1
wb_adr_i[0] => Mux32.IN1
wb_adr_i[0] => Mux33.IN1
wb_adr_i[0] => Mux34.IN1
wb_adr_i[0] => Mux35.IN1
wb_adr_i[0] => Mux36.IN1
wb_adr_i[0] => Mux37.IN1
wb_adr_i[0] => Mux38.IN1
wb_adr_i[0] => Mux39.IN1
wb_adr_i[0] => Equal0.IN2
wb_adr_i[1] => Mux0.IN2
wb_adr_i[1] => Mux1.IN2
wb_adr_i[1] => Mux2.IN2
wb_adr_i[1] => Mux3.IN3
wb_adr_i[1] => Mux4.IN3
wb_adr_i[1] => Mux5.IN3
wb_adr_i[1] => Mux6.IN2
wb_adr_i[1] => Mux7.IN2
wb_adr_i[1] => Mux8.IN0
wb_adr_i[1] => Mux9.IN0
wb_adr_i[1] => Mux10.IN0
wb_adr_i[1] => Mux11.IN0
wb_adr_i[1] => Mux12.IN0
wb_adr_i[1] => Mux13.IN0
wb_adr_i[1] => Mux14.IN0
wb_adr_i[1] => Mux15.IN0
wb_adr_i[1] => Mux16.IN4
wb_adr_i[1] => Mux17.IN4
wb_adr_i[1] => Mux18.IN4
wb_adr_i[1] => Mux19.IN4
wb_adr_i[1] => Mux20.IN4
wb_adr_i[1] => Mux21.IN4
wb_adr_i[1] => Mux22.IN4
wb_adr_i[1] => Mux23.IN4
wb_adr_i[1] => Mux24.IN0
wb_adr_i[1] => Mux25.IN0
wb_adr_i[1] => Mux26.IN0
wb_adr_i[1] => Mux27.IN0
wb_adr_i[1] => Mux28.IN0
wb_adr_i[1] => Mux29.IN0
wb_adr_i[1] => Mux30.IN0
wb_adr_i[1] => Mux31.IN0
wb_adr_i[1] => Mux32.IN0
wb_adr_i[1] => Mux33.IN0
wb_adr_i[1] => Mux34.IN0
wb_adr_i[1] => Mux35.IN0
wb_adr_i[1] => Mux36.IN0
wb_adr_i[1] => Mux37.IN0
wb_adr_i[1] => Mux38.IN0
wb_adr_i[1] => Mux39.IN0
wb_adr_i[1] => Equal0.IN1
wb_adr_i[2] => Mux0.IN1
wb_adr_i[2] => Mux1.IN1
wb_adr_i[2] => Mux2.IN1
wb_adr_i[2] => Mux3.IN2
wb_adr_i[2] => Mux4.IN2
wb_adr_i[2] => Mux5.IN2
wb_adr_i[2] => Mux6.IN1
wb_adr_i[2] => Mux7.IN1
wb_adr_i[2] => Mux16.IN3
wb_adr_i[2] => Mux17.IN3
wb_adr_i[2] => Mux18.IN3
wb_adr_i[2] => Mux19.IN3
wb_adr_i[2] => Mux20.IN3
wb_adr_i[2] => Mux21.IN3
wb_adr_i[2] => Mux22.IN3
wb_adr_i[2] => Mux23.IN3
wb_adr_i[2] => Equal0.IN0
wb_dat_i[0] => Mux15.IN2
wb_dat_i[0] => Mux23.IN6
wb_dat_i[0] => Mux31.IN2
wb_dat_i[0] => Mux39.IN2
wb_dat_i[0] => cr.DATAB
wb_dat_i[1] => Mux14.IN2
wb_dat_i[1] => Mux22.IN6
wb_dat_i[1] => Mux30.IN2
wb_dat_i[1] => Mux38.IN2
wb_dat_i[1] => cr.DATAB
wb_dat_i[2] => Mux13.IN2
wb_dat_i[2] => Mux21.IN6
wb_dat_i[2] => Mux29.IN2
wb_dat_i[2] => Mux37.IN2
wb_dat_i[2] => cr.DATAB
wb_dat_i[3] => Mux12.IN2
wb_dat_i[3] => Mux20.IN6
wb_dat_i[3] => Mux28.IN2
wb_dat_i[3] => Mux36.IN2
wb_dat_i[3] => cr.DATAB
wb_dat_i[4] => Mux11.IN2
wb_dat_i[4] => Mux19.IN6
wb_dat_i[4] => Mux27.IN2
wb_dat_i[4] => Mux35.IN2
wb_dat_i[4] => cr.DATAB
wb_dat_i[5] => Mux10.IN2
wb_dat_i[5] => Mux18.IN6
wb_dat_i[5] => Mux26.IN2
wb_dat_i[5] => Mux34.IN2
wb_dat_i[5] => cr.DATAB
wb_dat_i[6] => Mux9.IN2
wb_dat_i[6] => Mux17.IN6
wb_dat_i[6] => Mux25.IN2
wb_dat_i[6] => Mux33.IN2
wb_dat_i[6] => cr.DATAB
wb_dat_i[7] => Mux8.IN2
wb_dat_i[7] => Mux16.IN6
wb_dat_i[7] => Mux24.IN2
wb_dat_i[7] => Mux32.IN2
wb_dat_i[7] => cr.DATAB
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_we_i => wb_wacc.IN1
wb_stb_i => iack_o.IN0
wb_cyc_i => iack_o.IN1
wb_ack_o <= iack_o.DB_MAX_OUTPUT_PORT_TYPE
wb_inta_o <= wb_inta_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_pad_i => i2c_master_byte_ctrl:byte_ctrl.scl_i
scl_pad_o <= i2c_master_byte_ctrl:byte_ctrl.scl_o
scl_padoen_o <= i2c_master_byte_ctrl:byte_ctrl.scl_oen
sda_pad_i => i2c_master_byte_ctrl:byte_ctrl.sda_i
sda_pad_o <= i2c_master_byte_ctrl:byte_ctrl.sda_o
sda_padoen_o <= i2c_master_byte_ctrl:byte_ctrl.sda_oen


|MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst22|i2c_master_byte_ctrl:byte_ctrl
clk => i2c_master_bit_ctrl:bit_ctrl.clk
clk => ack_out~reg0.CLK
clk => host_ack.CLK
clk => ld.CLK
clk => shift.CLK
clk => core_txd.CLK
clk => core_cmd[0].CLK
clk => core_cmd[1].CLK
clk => core_cmd[2].CLK
clk => core_cmd[3].CLK
clk => dcnt[0].CLK
clk => dcnt[1].CLK
clk => dcnt[2].CLK
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => sr[3].CLK
clk => sr[4].CLK
clk => sr[5].CLK
clk => sr[6].CLK
clk => sr[7].CLK
clk => \statemachine:c_state~1.DATAIN
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => dcnt.OUTPUTSELECT
rst => dcnt.OUTPUTSELECT
rst => dcnt.OUTPUTSELECT
rst => nxt_state_decoder.IN1
rst => i2c_master_bit_ctrl:bit_ctrl.rst
nReset => i2c_master_bit_ctrl:bit_ctrl.nReset
nReset => ack_out~reg0.ACLR
nReset => host_ack.ACLR
nReset => ld.ACLR
nReset => shift.ACLR
nReset => core_txd.ACLR
nReset => core_cmd[0].ACLR
nReset => core_cmd[1].ACLR
nReset => core_cmd[2].ACLR
nReset => core_cmd[3].ACLR
nReset => sr[0].ACLR
nReset => sr[1].ACLR
nReset => sr[2].ACLR
nReset => sr[3].ACLR
nReset => sr[4].ACLR
nReset => sr[5].ACLR
nReset => sr[6].ACLR
nReset => sr[7].ACLR
nReset => dcnt[0].ACLR
nReset => dcnt[1].ACLR
nReset => dcnt[2].ACLR
nReset => \statemachine:c_state~3.DATAIN
ena => i2c_master_bit_ctrl:bit_ctrl.ena
clk_cnt[0] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[0]
clk_cnt[1] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[1]
clk_cnt[2] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[2]
clk_cnt[3] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[3]
clk_cnt[4] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[4]
clk_cnt[5] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[5]
clk_cnt[6] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[6]
clk_cnt[7] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[7]
clk_cnt[8] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[8]
clk_cnt[9] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[9]
clk_cnt[10] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[10]
clk_cnt[11] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[11]
clk_cnt[12] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[12]
clk_cnt[13] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[13]
clk_cnt[14] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[14]
clk_cnt[15] => i2c_master_bit_ctrl:bit_ctrl.clk_cnt[15]
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => c_state.DATAB
start => core_cmd.DATAB
stop => go.IN1
stop => c_state.DATAB
stop => core_cmd.DATAB
stop => host_ack.DATAB
stop => c_state.DATAB
read => go.IN0
read => core_cmd.OUTPUTSELECT
read => core_cmd.OUTPUTSELECT
read => core_cmd.DATAA
read => c_state.DATAB
read => core_cmd.DATAB
read => core_cmd.DATAB
read => c_state.DATAB
write => go.IN1
write => core_cmd.DATAA
write => core_cmd.DATAA
ack_in => core_txd.DATAB
ack_in => core_txd.DATAA
din[0] => sr.DATAB
din[1] => sr.DATAB
din[2] => sr.DATAB
din[3] => sr.DATAB
din[4] => sr.DATAB
din[5] => sr.DATAB
din[6] => sr.DATAB
din[7] => sr.DATAB
cmd_ack <= host_ack.DB_MAX_OUTPUT_PORT_TYPE
ack_out <= ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_busy <= i2c_master_bit_ctrl:bit_ctrl.busy
i2c_al <= i2c_master_bit_ctrl:bit_ctrl.al
dout[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
scl_i => i2c_master_bit_ctrl:bit_ctrl.scl_i
scl_o <= i2c_master_bit_ctrl:bit_ctrl.scl_o
scl_oen <= i2c_master_bit_ctrl:bit_ctrl.scl_oen
sda_i => i2c_master_bit_ctrl:bit_ctrl.sda_i
sda_o <= i2c_master_bit_ctrl:bit_ctrl.sda_o
sda_oen <= i2c_master_bit_ctrl:bit_ctrl.sda_oen


|MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst22|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl
clk => sda_chk.CLK
clk => isda_oen.CLK
clk => iscl_oen.CLK
clk => cmd_ack~reg0.CLK
clk => dout~reg0.CLK
clk => ial.CLK
clk => \bus_status_ctrl:cmd_stop.CLK
clk => \bus_status_ctrl:ibusy.CLK
clk => \bus_status_ctrl:sto_condition.CLK
clk => \bus_status_ctrl:sta_condition.CLK
clk => dSDA.CLK
clk => dSCL.CLK
clk => sSDA.CLK
clk => sSCL.CLK
clk => \bus_status_ctrl:fSDA[0].CLK
clk => \bus_status_ctrl:fSDA[1].CLK
clk => \bus_status_ctrl:fSDA[2].CLK
clk => \bus_status_ctrl:fSCL[0].CLK
clk => \bus_status_ctrl:fSCL[1].CLK
clk => \bus_status_ctrl:fSCL[2].CLK
clk => \bus_status_ctrl:filter_cnt[0].CLK
clk => \bus_status_ctrl:filter_cnt[1].CLK
clk => \bus_status_ctrl:filter_cnt[2].CLK
clk => \bus_status_ctrl:filter_cnt[3].CLK
clk => \bus_status_ctrl:filter_cnt[4].CLK
clk => \bus_status_ctrl:filter_cnt[5].CLK
clk => \bus_status_ctrl:filter_cnt[6].CLK
clk => \bus_status_ctrl:filter_cnt[7].CLK
clk => \bus_status_ctrl:filter_cnt[8].CLK
clk => \bus_status_ctrl:filter_cnt[9].CLK
clk => \bus_status_ctrl:filter_cnt[10].CLK
clk => \bus_status_ctrl:filter_cnt[11].CLK
clk => \bus_status_ctrl:filter_cnt[12].CLK
clk => \bus_status_ctrl:filter_cnt[13].CLK
clk => \bus_status_ctrl:cSDA[0].CLK
clk => \bus_status_ctrl:cSDA[1].CLK
clk => \bus_status_ctrl:cSCL[0].CLK
clk => \bus_status_ctrl:cSCL[1].CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => slave_wait.CLK
clk => dscl_oen.CLK
clk => c_state~1.DATAIN
rst => gen_clken.IN1
rst => cSCL.OUTPUTSELECT
rst => cSCL.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => filter_divider.IN0
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => sSCL.OUTPUTSELECT
rst => sSDA.OUTPUTSELECT
rst => dSCL.OUTPUTSELECT
rst => dSDA.OUTPUTSELECT
rst => sta_condition.OUTPUTSELECT
rst => sto_condition.OUTPUTSELECT
rst => ibusy.OUTPUTSELECT
rst => cmd_stop.OUTPUTSELECT
rst => ial.OUTPUTSELECT
rst => nxt_state_decoder.IN1
nReset => sda_chk.ACLR
nReset => isda_oen.PRESET
nReset => iscl_oen.PRESET
nReset => cmd_ack~reg0.ACLR
nReset => \bus_status_ctrl:ibusy.ACLR
nReset => ial.ACLR
nReset => \bus_status_ctrl:cmd_stop.ACLR
nReset => dout~reg0.ACLR
nReset => dscl_oen.ACLR
nReset => slave_wait.ACLR
nReset => clk_en.PRESET
nReset => cnt[0].ACLR
nReset => cnt[1].ACLR
nReset => cnt[2].ACLR
nReset => cnt[3].ACLR
nReset => cnt[4].ACLR
nReset => cnt[5].ACLR
nReset => cnt[6].ACLR
nReset => cnt[7].ACLR
nReset => cnt[8].ACLR
nReset => cnt[9].ACLR
nReset => cnt[10].ACLR
nReset => cnt[11].ACLR
nReset => cnt[12].ACLR
nReset => cnt[13].ACLR
nReset => cnt[14].ACLR
nReset => cnt[15].ACLR
nReset => \bus_status_ctrl:cSDA[0].ACLR
nReset => \bus_status_ctrl:cSDA[1].ACLR
nReset => \bus_status_ctrl:cSCL[0].ACLR
nReset => \bus_status_ctrl:cSCL[1].ACLR
nReset => \bus_status_ctrl:filter_cnt[0].ACLR
nReset => \bus_status_ctrl:filter_cnt[1].ACLR
nReset => \bus_status_ctrl:filter_cnt[2].ACLR
nReset => \bus_status_ctrl:filter_cnt[3].ACLR
nReset => \bus_status_ctrl:filter_cnt[4].ACLR
nReset => \bus_status_ctrl:filter_cnt[5].ACLR
nReset => \bus_status_ctrl:filter_cnt[6].ACLR
nReset => \bus_status_ctrl:filter_cnt[7].ACLR
nReset => \bus_status_ctrl:filter_cnt[8].ACLR
nReset => \bus_status_ctrl:filter_cnt[9].ACLR
nReset => \bus_status_ctrl:filter_cnt[10].ACLR
nReset => \bus_status_ctrl:filter_cnt[11].ACLR
nReset => \bus_status_ctrl:filter_cnt[12].ACLR
nReset => \bus_status_ctrl:filter_cnt[13].ACLR
nReset => \bus_status_ctrl:fSDA[0].PRESET
nReset => \bus_status_ctrl:fSDA[1].PRESET
nReset => \bus_status_ctrl:fSDA[2].PRESET
nReset => \bus_status_ctrl:fSCL[0].PRESET
nReset => \bus_status_ctrl:fSCL[1].PRESET
nReset => \bus_status_ctrl:fSCL[2].PRESET
nReset => dSDA.PRESET
nReset => dSCL.PRESET
nReset => sSDA.PRESET
nReset => sSCL.PRESET
nReset => \bus_status_ctrl:sto_condition.ACLR
nReset => \bus_status_ctrl:sta_condition.ACLR
nReset => c_state~3.DATAIN
ena => gen_clken.IN1
ena => filter_divider.IN1
clk_cnt[0] => cnt.DATAB
clk_cnt[1] => cnt.DATAB
clk_cnt[2] => cnt.DATAB
clk_cnt[2] => filter_cnt.DATAB
clk_cnt[3] => cnt.DATAB
clk_cnt[3] => filter_cnt.DATAB
clk_cnt[4] => cnt.DATAB
clk_cnt[4] => filter_cnt.DATAB
clk_cnt[5] => cnt.DATAB
clk_cnt[5] => filter_cnt.DATAB
clk_cnt[6] => cnt.DATAB
clk_cnt[6] => filter_cnt.DATAB
clk_cnt[7] => cnt.DATAB
clk_cnt[7] => filter_cnt.DATAB
clk_cnt[8] => cnt.DATAB
clk_cnt[8] => filter_cnt.DATAB
clk_cnt[9] => cnt.DATAB
clk_cnt[9] => filter_cnt.DATAB
clk_cnt[10] => cnt.DATAB
clk_cnt[10] => filter_cnt.DATAB
clk_cnt[11] => cnt.DATAB
clk_cnt[11] => filter_cnt.DATAB
clk_cnt[12] => cnt.DATAB
clk_cnt[12] => filter_cnt.DATAB
clk_cnt[13] => cnt.DATAB
clk_cnt[13] => filter_cnt.DATAB
clk_cnt[14] => cnt.DATAB
clk_cnt[14] => filter_cnt.DATAB
clk_cnt[15] => cnt.DATAB
clk_cnt[15] => filter_cnt.DATAB
cmd[0] => Mux0.IN19
cmd[0] => Mux1.IN19
cmd[0] => Mux2.IN19
cmd[0] => Mux3.IN19
cmd[0] => Mux4.IN19
cmd[0] => Equal2.IN3
cmd[1] => Mux0.IN18
cmd[1] => Mux1.IN18
cmd[1] => Mux2.IN18
cmd[1] => Mux3.IN18
cmd[1] => Mux4.IN18
cmd[1] => Equal2.IN0
cmd[2] => Mux0.IN17
cmd[2] => Mux1.IN17
cmd[2] => Mux2.IN17
cmd[2] => Mux3.IN17
cmd[2] => Mux4.IN17
cmd[2] => Equal2.IN2
cmd[3] => Mux0.IN16
cmd[3] => Mux1.IN16
cmd[3] => Mux2.IN16
cmd[3] => Mux3.IN16
cmd[3] => Mux4.IN16
cmd[3] => Equal2.IN1
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= \bus_status_ctrl:ibusy.DB_MAX_OUTPUT_PORT_TYPE
al <= ial.DB_MAX_OUTPUT_PORT_TYPE
din => Selector2.IN5
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_i => cSCL.DATAA
scl_o <= <GND>
scl_oen <= iscl_oen.DB_MAX_OUTPUT_PORT_TYPE
sda_i => cSDA.DATAA
sda_o <= <GND>
sda_oen <= isda_oen.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|IIC_SPI_Interface:inst32|IIC_SPI_BUS_Decoder:inst20
Address[0] => ~NO_FANOUT~
Address[1] => ~NO_FANOUT~
Address[2] => ~NO_FANOUT~
Address[3] => ~NO_FANOUT~
Address[4] => Equal0.IN11
Address[5] => Equal0.IN10
Address[6] => Equal0.IN9
Address[7] => Equal0.IN8
Address[8] => Equal0.IN7
Address[9] => Equal0.IN6
Address[10] => Equal0.IN5
Address[11] => Equal0.IN4
Address[12] => Equal0.IN3
Address[13] => Equal0.IN2
Address[14] => Equal0.IN1
Address[15] => Equal0.IN0
Address[16] => ~NO_FANOUT~
Address[17] => ~NO_FANOUT~
Address[18] => ~NO_FANOUT~
Address[19] => ~NO_FANOUT~
Address[20] => ~NO_FANOUT~
Address[21] => ~NO_FANOUT~
Address[22] => ~NO_FANOUT~
Address[23] => ~NO_FANOUT~
Address[24] => ~NO_FANOUT~
Address[25] => ~NO_FANOUT~
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
IOSelect_H => always0.IN0
AS_L => always0.IN1
IIC0_Enable <= IIC0_Enable.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|IIC_SPI_Interface:inst32|SCL_SDA_OPEN_DRAIN_DRIVER:inst33
scl_pad_i <= scl_pad_i.DB_MAX_OUTPUT_PORT_TYPE
scl_pad_o => SCL.DATAIN
scl_padoen_o => SCL.OE
sda_pad_i <= sda_pad_i.DB_MAX_OUTPUT_PORT_TYPE
sda_pad_o => SDA.DATAIN
sda_padoen_o => SDA.OE
SCL <> SCL
SDA <> SDA


|MC68K|IIC_SPI_Interface:inst32|lpm_bustri2:inst26
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|IIC_SPI_Interface:inst32|lpm_bustri2:inst26|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|IIC_SPI_Interface:inst32|lpm_bustri2:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|IIC_SPI_Interface:inst32|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|InterruptPriorityEncoder:inst28
IRQ7_L => IPL.OUTPUTSELECT
IRQ7_L => IPL.OUTPUTSELECT
IRQ7_L => IPL.OUTPUTSELECT
IRQ6_L => IPL.OUTPUTSELECT
IRQ6_L => IPL.OUTPUTSELECT
IRQ6_L => IPL.OUTPUTSELECT
IRQ5_L => IPL.OUTPUTSELECT
IRQ5_L => IPL.OUTPUTSELECT
IRQ5_L => IPL.OUTPUTSELECT
IRQ4_L => IPL.DATAA
IRQ4_L => IPL.OUTPUTSELECT
IRQ4_L => IPL.OUTPUTSELECT
IRQ3_L => IPL.OUTPUTSELECT
IRQ3_L => IPL.OUTPUTSELECT
IRQ2_L => IPL.DATAA
IRQ2_L => IPL.OUTPUTSELECT
IRQ1_L => IPL.DATAB
IPL[0] <= IPL.DB_MAX_OUTPUT_PORT_TYPE
IPL[1] <= IPL.DB_MAX_OUTPUT_PORT_TYPE
IPL[2] <= IPL.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|TraceExceptionGenerator:inst30
Clock => TraceIRQ_L~reg0.CLK
Reset => TraceIRQ_L~reg0.PRESET
Address[0] => Equal0.IN63
Address[1] => Equal0.IN62
Address[2] => Equal0.IN61
Address[3] => Equal0.IN60
Address[4] => Equal0.IN59
Address[5] => Equal0.IN58
Address[6] => Equal0.IN57
Address[7] => Equal0.IN56
Address[8] => Equal0.IN55
Address[9] => Equal0.IN54
Address[10] => Equal0.IN53
Address[11] => Equal0.IN52
Address[12] => Equal0.IN51
Address[13] => Equal0.IN50
Address[14] => Equal0.IN49
Address[15] => Equal0.IN48
Address[16] => LessThan0.IN32
Address[16] => LessThan1.IN32
Address[16] => Equal0.IN47
Address[17] => LessThan0.IN31
Address[17] => LessThan1.IN31
Address[17] => Equal0.IN46
Address[18] => LessThan0.IN30
Address[18] => LessThan1.IN30
Address[18] => Equal0.IN45
Address[19] => LessThan0.IN29
Address[19] => LessThan1.IN29
Address[19] => Equal0.IN44
Address[20] => LessThan0.IN28
Address[20] => LessThan1.IN28
Address[20] => Equal0.IN43
Address[21] => LessThan0.IN27
Address[21] => LessThan1.IN27
Address[21] => Equal0.IN42
Address[22] => LessThan0.IN26
Address[22] => LessThan1.IN26
Address[22] => Equal0.IN41
Address[23] => LessThan0.IN25
Address[23] => LessThan1.IN25
Address[23] => Equal0.IN40
Address[24] => LessThan0.IN24
Address[24] => LessThan1.IN24
Address[24] => Equal0.IN39
Address[25] => LessThan0.IN23
Address[25] => LessThan1.IN23
Address[25] => Equal0.IN38
Address[26] => LessThan0.IN22
Address[26] => LessThan1.IN22
Address[26] => Equal0.IN37
Address[27] => LessThan0.IN21
Address[27] => LessThan1.IN21
Address[27] => Equal0.IN36
Address[28] => LessThan0.IN20
Address[28] => LessThan1.IN20
Address[28] => Equal0.IN35
Address[29] => LessThan0.IN19
Address[29] => LessThan1.IN19
Address[29] => Equal0.IN34
Address[30] => LessThan0.IN18
Address[30] => LessThan1.IN18
Address[30] => Equal0.IN33
Address[31] => LessThan0.IN17
Address[31] => LessThan1.IN17
Address[31] => Equal0.IN32
AS_L => process_0.IN0
RW_L => process_0.IN1
SingleStep_H => Trace_L.IN0
TraceRequest_L => Trace_L.IN1
TraceIRQ_L <= TraceIRQ_L~reg0.DB_MAX_OUTPUT_PORT_TYPE


