# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do basicfunctions_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:10 on Sep 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v 
# -- Compiling module cnter8Bits
# 
# Top level modules:
# 	cnter8Bits
# End time: 20:15:10 on Sep 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:10 on Sep 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v 
# -- Compiling module osc_altufm_osc_7v7
# -- Compiling module osc
# 
# Top level modules:
# 	osc
# End time: 20:15:10 on Sep 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:10 on Sep 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 20:15:10 on Sep 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:10 on Sep 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v 
# -- Compiling module ad7864Drv
# 
# Top level modules:
# 	ad7864Drv
# End time: 20:15:10 on Sep 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:10 on Sep 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v 
# -- Compiling module Parallel2Serial4OneAD7265New
# ** Warning: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v(42): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Parallel2Serial4OneAD7265New
# End time: 20:15:10 on Sep 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
vsim work.Parallel2Serial4OneAD7265New
# vsim work.Parallel2Serial4OneAD7265New 
# Start time: 20:15:22 on Sep 25,2021
# Loading work.Parallel2Serial4OneAD7265New
add wave -position insertpoint  \
sim:/Parallel2Serial4OneAD7265New/clkin \
sim:/Parallel2Serial4OneAD7265New/enable \
sim:/Parallel2Serial4OneAD7265New/db \
sim:/Parallel2Serial4OneAD7265New/cs_bar \
sim:/Parallel2Serial4OneAD7265New/rd_bar \
sim:/Parallel2Serial4OneAD7265New/sclk \
sim:/Parallel2Serial4OneAD7265New/spi_cs \
sim:/Parallel2Serial4OneAD7265New/mosi \
sim:/Parallel2Serial4OneAD7265New/cnter \
sim:/Parallel2Serial4OneAD7265New/sel \
sim:/Parallel2Serial4OneAD7265New/reg_cs_bar \
sim:/Parallel2Serial4OneAD7265New/dbreg \
sim:/Parallel2Serial4OneAD7265New/spi_rdy \
sim:/Parallel2Serial4OneAD7265New/enspi \
sim:/Parallel2Serial4OneAD7265New/enp \
sim:/Parallel2Serial4OneAD7265New/enspiPrev \
sim:/Parallel2Serial4OneAD7265New/cnter_ch \
sim:/Parallel2Serial4OneAD7265New/enable_channel \
sim:/Parallel2Serial4OneAD7265New/tmpcnter
force -freeze sim:/Parallel2Serial4OneAD7265New/clkin 1 0, 0 {5 ps} -r 10
force -freeze sim:/Parallel2Serial4OneAD7265New/enable 0 0
run
run
force -freeze sim:/Parallel2Serial4OneAD7265New/enable 1 0
run
run
run
run
force -freeze sim:/Parallel2Serial4OneAD7265New/enable 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/Parallel2Serial4OneAD7265New/enable 1 0
run
run
run
run
force -freeze sim:/Parallel2Serial4OneAD7265New/enable 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 20:16:44 on Sep 25,2021, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
