

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_1_2_x0'
================================================================
* Date:           Sun Sep 18 14:03:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    17161|    17161|  57.198 us|  57.198 us|  17161|  17161|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_1_2_x0_loop_1_D_drain_IO_L1_out_wrapper_1_2_x0_loop_2   |    17160|    17160|       715|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_1_2_x0_loop_3_D_drain_IO_L1_out_wrapper_1_2_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_1_2_x0_loop_6                                          |       70|       70|        35|          -|          -|     2|        no|
        |  ++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      191|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      364|     -|
|Register             |        -|      -|      365|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      397|      588|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|  32|  33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        4|   0|   0|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                      |        4|  32|  33|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_966_fu_423_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_967_fu_469_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_968_fu_451_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_969_fu_463_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_330_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_51_fu_306_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_318_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp2_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_fu_445_p2               |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln890_871_fu_324_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_872_fu_336_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_873_fu_439_p2           |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_874_fu_475_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_875_fu_457_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_312_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp1_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln9468_fu_494_p2                |        or|   0|  0|   6|           6|           1|
    |select_ln890_19_fu_350_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_342_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 191|          89|          66|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         15|    1|         15|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_38_phi_fu_288_p4                |   9|          2|    5|         10|
    |ap_phi_mux_c5_V_phi_fu_299_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_254_p4                   |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_265_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_243_p4         |   9|          2|    8|         16|
    |c4_V_reg_272                                    |   9|          2|    3|          6|
    |c5_V_38_reg_284                                 |   9|          2|    5|         10|
    |c5_V_reg_295                                    |   9|          2|    5|         10|
    |c7_V_reg_250                                    |   9|          2|    4|          8|
    |c8_V_reg_261                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  20|          4|    2|          8|
    |data_split_V_d0                                 |  20|          4|   32|        128|
    |data_split_V_d1                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din    |  20|          4|  128|        512|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_2_1_x0147_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten8_reg_228                         |   9|          2|    5|         10|
    |indvar_flatten_reg_239                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 364|         79|  276|        937|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln691_966_reg_580                 |    5|   0|    5|          0|
    |add_ln691_967_reg_617                 |    5|   0|    5|          0|
    |add_ln691_968_reg_603                 |    5|   0|    5|          0|
    |add_ln890_51_reg_531                  |    5|   0|    5|          0|
    |add_ln890_reg_540                     |    8|   0|    8|          0|
    |ap_CS_fsm                             |   14|   0|   14|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |    1|   0|    1|          0|
    |c4_V_reg_272                          |    3|   0|    3|          0|
    |c5_V_38_reg_284                       |    5|   0|    5|          0|
    |c5_V_reg_295                          |    5|   0|    5|          0|
    |c7_V_reg_250                          |    4|   0|    4|          0|
    |c8_V_reg_261                          |    5|   0|    5|          0|
    |icmp_ln890_871_reg_545                |    1|   0|    1|          0|
    |icmp_ln890_871_reg_545_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_874_reg_622                |    1|   0|    1|          0|
    |icmp_ln890_875_reg_608                |    1|   0|    1|          0|
    |indvar_flatten8_reg_228               |    5|   0|    5|          0|
    |indvar_flatten_reg_239                |    8|   0|    8|          0|
    |local_D_V_addr_reg_564                |    5|   0|    5|          0|
    |local_D_V_addr_reg_564_pp0_iter1_reg  |    5|   0|    5|          0|
    |local_D_V_load_1_reg_636              |  128|   0|  128|          0|
    |p_Result_2_reg_570                    |   32|   0|   32|          0|
    |p_Result_3_reg_575                    |   32|   0|   32|          0|
    |select_ln890_19_reg_554               |    4|   0|    4|          0|
    |select_ln890_reg_549                  |    5|   0|    5|          0|
    |trunc_ln890_reg_559                   |    2|   0|    2|          0|
    |v2_V_1759_reg_590                     |   32|   0|   32|          0|
    |v2_V_reg_585                          |   32|   0|   32|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  365|   0|  365|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x0179|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x0179|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x0179|       pointer|
|fifo_D_drain_PE_2_1_x0147_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_2_1_x0147|       pointer|
|fifo_D_drain_PE_2_1_x0147_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_2_1_x0147|       pointer|
|fifo_D_drain_PE_2_1_x0147_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_2_1_x0147|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

