<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-591-g09c798a
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2010-November/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-591-g09c798a&In-Reply-To=%3CE1PIGiw-0006Xl-LI%40sfp-scmshell-1.v30.ch3.sourceforge.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002432.html">
   <LINK REL="Next"  HREF="002434.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-591-g09c798a</H1>
    <B>&#216;yvind Harboe</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-591-g09c798a&In-Reply-To=%3CE1PIGiw-0006Xl-LI%40sfp-scmshell-1.v30.ch3.sourceforge.com%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-591-g09c798a">gowinex at users.sourceforge.net
       </A><BR>
    <I>Tue Nov 16 09:17:05 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="002432.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-589-gfdae512
</A></li>
        <LI>Next message: <A HREF="002434.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-595-g5255835
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2433">[ date ]</a>
              <a href="thread.html#2433">[ thread ]</a>
              <a href="subject.html#2433">[ subject ]</a>
              <a href="author.html#2433">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  09c798a1444e9f416afc829b77ff599777d6d5d9 (commit)
       via  e7a8de17620cd24d0c28388d5851ce093297411c (commit)
      from  fdae51287cf55a039f3401ed92151dbf518e4e7f (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit 09c798a1444e9f416afc829b77ff599777d6d5d9
Author: Antonio Borneo &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">borneo.antonio at gmail.com</A>&gt;
Date:   Thu Nov 11 14:16:52 2010 +0800

    TCL/SPEAr: Added Serial flash in board file
    
    Signed-off-by: Antonio Borneo &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">borneo.antonio at gmail.com</A>&gt;

diff --git a/tcl/board/spear310evb20.cfg b/tcl/board/spear310evb20.cfg
index 887e799..70783f5 100644
--- a/tcl/board/spear310evb20.cfg
+++ b/tcl/board/spear310evb20.cfg
@@ -25,6 +25,10 @@ arm7_9 fast_memory_access enable
 set _FLASHNAME0 $_CHIPNAME.pnor
 flash bank $_FLASHNAME0 cfi 0x50000000 0x01000000 2 4 $_TARGETNAME
 
+# Serial NOR on SMI CS0. 8Mbyte.
+set _FLASHNAME1 $_CHIPNAME.snor
+flash bank $_FLASHNAME1 spearsmi 0xf8000000 0 0 0 $_TARGETNAME
+
 if { [info exists BOARD_HAS_SRST] } {
 	# Modified board has SRST on JTAG connector
 	reset_config trst_and_srst separate srst_gates_jtag \

commit e7a8de17620cd24d0c28388d5851ce093297411c
Author: Antonio Borneo &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">borneo.antonio at gmail.com</A>&gt;
Date:   Thu Nov 11 14:12:31 2010 +0800

    NOR/SPEAr: Add support for Serial NOR
    
    Add support and documentation for STMicroelectronics
    SPEAr Serial Memory Interface (SMI).
    Code tested on SPEAr3xx only.
    
    Signed-off-by: Antonio Borneo &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">borneo.antonio at gmail.com</A>&gt;

diff --git a/doc/openocd.texi b/doc/openocd.texi
index f946bdf..0d24dde 100644
--- a/doc/openocd.texi
+++ b/doc/openocd.texi
@@ -4252,6 +4252,33 @@ flash bank $_FLASHNAME cfi 0x00000000 0x02000000 2 4 $_TARGETNAME
 @c &quot;cfi part_id&quot; disabled
 @end deffn
 
<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">+ at deffn</A> {Flash Driver} spearsmi
<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">+ at cindex</A> SPEAr Serial Memory Interface
<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">+ at cindex</A> SMI
<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">+ at cindex</A> spearsmi
+All members of SPEAr MPU family from STMicroelectronics include a
+``Serial Memory Interface'' (SMI) controller able to drive external
+SPI flash devices.
+Depending on specific MPU and board configuration, up to 4 external
+flash devices can be connected.
+
+SMI makes the flash content directly accessible in the CPU address
+space; each external device is mapped in a memory bank.
+CPU can directly read data, execute code and boot from SMI banks.
+Normal OpenOCD commands like @command{mdw} can be used to display
+the flash content.
+
+The setup command only requires the @var{base} parameter in order
+to identify the memory bank.
+All other parameters are ignored. Additional information, like
+flash size, are detected automatically.
+
<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">+ at example</A>
+flash bank $_FLASHNAME spearsmi 0xf8000000 0 0 0 $_TARGETNAME
<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">+ at end</A> example
+
<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">+ at end</A> deffn
+
 @subsection Internal Flash (Microcontrollers)
 
 @deffn {Flash Driver} aduc702x
diff --git a/src/flash/nor/Makefile.am b/src/flash/nor/Makefile.am
index eec6f50..511e899 100644
--- a/src/flash/nor/Makefile.am
+++ b/src/flash/nor/Makefile.am
@@ -23,6 +23,7 @@ NOR_DRIVERS = \
 	non_cfi.c \
 	ocl.c \
 	pic32mx.c \
+	spearsmi.c \
 	stellaris.c \
 	stm32x.c \
 	str7x.c \
@@ -44,6 +45,7 @@ noinst_HEADERS = \
 	non_cfi.h \
 	ocl.h \
 	pic32mx.h \
+	spearsmi.h \
 	stellaris.h \
 	stm32x.h \
 	str7x.h \
diff --git a/src/flash/nor/drivers.c b/src/flash/nor/drivers.c
index 68f2f88..f89e3f0 100644
--- a/src/flash/nor/drivers.c
+++ b/src/flash/nor/drivers.c
@@ -40,6 +40,7 @@ extern struct flash_driver pic32mx_flash;
 extern struct flash_driver avr_flash;
 extern struct flash_driver faux_flash;
 extern struct flash_driver virtual_flash;
+extern struct flash_driver spearsmi_flash;
 
 /**
  * The list of built-in flash drivers.
@@ -65,6 +66,7 @@ static struct flash_driver *flash_drivers[] = {
 	&amp;avr_flash,
 	&amp;faux_flash,
 	&amp;virtual_flash,
+	&amp;spearsmi_flash,
 	NULL,
 };
 
diff --git a/src/flash/nor/spearsmi.c b/src/flash/nor/spearsmi.c
new file mode 100644
index 0000000..19a4405
--- /dev/null
+++ b/src/flash/nor/spearsmi.c
@@ -0,0 +1,713 @@
+/***************************************************************************
+ *   Copyright (C) 2010 by Antonio Borneo &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">borneo.antonio at gmail.com</A>&gt;       *
+ *                                                                         *
+ *   This program is free software; you can redistribute it and/or modify  *
+ *   it under the terms of the GNU General Public License as published by  *
+ *   the Free Software Foundation; either version 2 of the License, or     *
+ *   (at your option) any later version.                                   *
+ *                                                                         *
+ *   This program is distributed in the hope that it will be useful,       *
+ *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
+ *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
+ *   GNU General Public License for more details.                          *
+ *                                                                         *
+ *   You should have received a copy of the GNU General Public License     *
+ *   along with this program; if not, write to the                         *
+ *   Free Software Foundation, Inc.,                                       *
+ *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
+ ***************************************************************************/
+
+/* ATTENTION:
+ * To have flash memory mapped in CPU memory space, the SMI controller
+ * have to be in &quot;HW mode&quot;. This requires following constraints:
+ * 1) The command &quot;reset init&quot; have to initialize SMI controller and put
+ *    it in HW mode;
+ * 2) every command in this file have to return to prompt in HW mode. */
+
+#ifdef HAVE_CONFIG_H
+#include &quot;config.h&quot;
+#endif
+
+#include &quot;imp.h&quot;
+#include &quot;spearsmi.h&quot;
+#include &lt;jtag/jtag.h&gt;
+#include &lt;helper/time_support.h&gt;
+
+#define JTAG_ID_3XX_6XX  (0x07926041)
+
+#define SMI_READ_REG(a) (_SMI_READ_REG(a))
+#define _SMI_READ_REG(a)        	\
+{	                                \
+	int __a;                        \
+	uint32_t __v;                   \
+	                                \
+	__a = target_read_u32(target, io_base + (a), &amp;__v); \
+	if (__a != ERROR_OK)            \
+	    return __a;                 \
+	__v;                            \
+}
+
+#define SMI_WRITE_REG(a,v)      	\
+{	                                \
+	int __r;                        \
+	                                \
+	__r = target_write_u32(target, io_base + (a), (v)); \
+	if (__r != ERROR_OK)            \
+	    return __r;                 \
+}
+
+#define SMI_POLL_TFF(timeout)   	\
+{	                                \
+	int __r;                        \
+	                                \
+	__r = poll_tff(target, io_base, timeout); \
+	if (__r != ERROR_OK)            \
+	    return __r;                 \
+}
+
+#define SMI_SET_SW_MODE()	SMI_WRITE_REG(SMI_CR1, \
+	SMI_READ_REG(SMI_CR1) | SMI_SW_MODE)
+#define SMI_SET_HWWB_MODE() SMI_WRITE_REG(SMI_CR1, \
+	(SMI_READ_REG(SMI_CR1) | SMI_WB_MODE) &amp; ~SMI_SW_MODE)
+#define SMI_SET_HW_MODE()	SMI_WRITE_REG(SMI_CR1, \
+	SMI_READ_REG(SMI_CR1) &amp; ~(SMI_SW_MODE | SMI_WB_MODE))
+#define SMI_CLEAR_TFF()		SMI_WRITE_REG(SMI_SR, ~SMI_TFF)
+
+#define SMI_BANK_SIZE      (0x01000000)
+
+#define SMI_BASE_3XX_6XX   (0xf8000000)
+#define SMI_CFGREG_3XX_6XX (0xfc000000)
+
+/* #define SMI_BASE_13XX      (0xe6000000) */
+/* #define SMI_CFGREG_13XX    (0xea000000) */
+
+#define SMI_CR1 (0x00) /* Control register 1 */
+#define SMI_CR2 (0x04) /* Control register 2 */
+#define SMI_SR  (0x08) /* Status register */
+#define SMI_TR  (0x0c) /* TX */
+#define SMI_RR  (0x10) /* RX */
+
+/* fields in SMI_CR1 */
+#define SMI_SW_MODE       0x10000000 /* set to enable SW Mode */
+#define SMI_WB_MODE       0x20000000 /* Write Burst Mode */
+
+/* fields in SMI_CR2 */
+#define SMI_TX_LEN_1      0x00000001 /* data length = 1 byte */
+#define SMI_TX_LEN_4      0x00000004 /* data length = 4 byte */
+#define SMI_RX_LEN_3      0x00000030 /* data length = 3 byte */
+#define SMI_SEND          0x00000080 /* Send data */
+#define SMI_RSR           0x00000400 /* reads status reg */
+#define SMI_WE            0x00000800 /* Write Enable */
+#define SMI_SEL_BANK0     0x00000000 /* Select Bank0 */
+#define SMI_SEL_BANK1     0x00001000 /* Select Bank1 */
+#define SMI_SEL_BANK2     0x00002000 /* Select Bank2 */
+#define SMI_SEL_BANK3     0x00003000 /* Select Bank3 */
+
+/* fields in SMI_SR */
+#define SMI_WIP_BIT       0x00000001 /* WIP Bit of SPI SR on SMI SR */
+#define SMI_WEL_BIT       0x00000002 /* WEL Bit of SPI SR on SMI SR */
+#define SMI_TFF           0x00000100 /* Transfer Finished Flag */
+
+/* Commands */
+#define SMI_READ_ID       0x0000009F /* Read Flash Identification */
+
+/* Timeout in ms */
+#define SMI_CMD_TIMEOUT   (100)
+#define SMI_PROBE_TIMEOUT (100)
+#define SMI_MAX_TIMEOUT  (3000)
+
+/* data structure to maintain flash ids from different vendors */
+struct flash_device {
+	char *name;
+	uint8_t erase_cmd;
+	uint32_t device_id;
+	uint32_t pagesize;
+	unsigned long sectorsize;
+	unsigned long size_in_bytes;
+};
+
+#define FLASH_ID(n, es, id, psize, ssize, size) \
+{	                        \
+	.name = n,              \
+	.erase_cmd = es,        \
+	.device_id = id,        \
+	.pagesize = psize,      \
+	.sectorsize = ssize,    \
+	.size_in_bytes = size   \
+}
+
+static struct flash_device flash_devices[] = {
+	/* name, erase_cmd, device_id, pagesize, sectorsize, size_in_bytes */
+	FLASH_ID(&quot;st m25p05&quot;,      0xd8, 0x00102020, 0x80,  0x8000,  0x10000),
+	FLASH_ID(&quot;st m25p10&quot;,      0xd8, 0x00112020, 0x80,  0x8000,  0x20000),
+	FLASH_ID(&quot;st m25p20&quot;,      0xd8, 0x00122020, 0x100, 0x10000, 0x40000),
+	FLASH_ID(&quot;st m25p40&quot;,      0xd8, 0x00132020, 0x100, 0x10000, 0x80000),
+	FLASH_ID(&quot;st m25p80&quot;,      0xd8, 0x00142020, 0x100, 0x10000, 0x100000),
+	FLASH_ID(&quot;st m25p16&quot;,      0xd8, 0x00152020, 0x100, 0x10000, 0x200000),
+	FLASH_ID(&quot;st m25p32&quot;,      0xd8, 0x00162020, 0x100, 0x10000, 0x400000),
+	FLASH_ID(&quot;st m25p64&quot;,      0xd8, 0x00172020, 0x100, 0x10000, 0x800000),
+	FLASH_ID(&quot;st m25p128&quot;,     0xd8, 0x00182020, 0x100, 0x40000, 0x1000000),
+	FLASH_ID(&quot;st m45pe10&quot;,     0xd8, 0x00114020, 0x100, 0x10000, 0x20000),
+	FLASH_ID(&quot;st m45pe20&quot;,     0xd8, 0x00124020, 0x100, 0x10000, 0x40000),
+	FLASH_ID(&quot;st m45pe40&quot;,     0xd8, 0x00134020, 0x100, 0x10000, 0x80000),
+	FLASH_ID(&quot;st m45pe80&quot;,     0xd8, 0x00144020, 0x100, 0x10000, 0x100000),
+	FLASH_ID(&quot;sp s25fl004&quot;,    0xd8, 0x00120201, 0x100, 0x10000, 0x80000),
+	FLASH_ID(&quot;sp s25fl008&quot;,    0xd8, 0x00130201, 0x100, 0x10000, 0x100000),
+	FLASH_ID(&quot;sp s25fl016&quot;,    0xd8, 0x00140201, 0x100, 0x10000, 0x200000),
+	FLASH_ID(&quot;sp s25fl032&quot;,    0xd8, 0x00150201, 0x100, 0x10000, 0x400000),
+	FLASH_ID(&quot;sp s25fl064&quot;,    0xd8, 0x00160201, 0x100, 0x10000, 0x800000),
+	FLASH_ID(&quot;atmel 25f512&quot;,   0x52, 0x0065001f, 0x80,  0x8000,  0x10000),
+	FLASH_ID(&quot;atmel 25f1024&quot;,  0x52, 0x0060001f, 0x100, 0x8000,  0x20000),
+	FLASH_ID(&quot;atmel 25f2048&quot;,  0x52, 0x0063001f, 0x100, 0x10000, 0x40000),
+	FLASH_ID(&quot;atmel 25f4096&quot;,  0x52, 0x0064001f, 0x100, 0x10000, 0x80000),
+	FLASH_ID(&quot;atmel 25fs040&quot;,  0xd7, 0x0004661f, 0x100, 0x10000, 0x80000),
+	FLASH_ID(&quot;mac 25l512&quot;,     0xd8, 0x001020c2, 0x010, 0x10000, 0x10000),
+	FLASH_ID(&quot;mac 25l1005&quot;,    0xd8, 0x001120c2, 0x010, 0x10000, 0x20000),
+	FLASH_ID(&quot;mac 25l2005&quot;,    0xd8, 0x001220c2, 0x010, 0x10000, 0x40000),
+	FLASH_ID(&quot;mac 25l4005&quot;,    0xd8, 0x001320c2, 0x010, 0x10000, 0x80000),
+	FLASH_ID(&quot;mac 25l8005&quot;,    0xd8, 0x001420c2, 0x010, 0x10000, 0x100000),
+	FLASH_ID(&quot;mac 25l1605&quot;,    0xd8, 0x001520c2, 0x100, 0x10000, 0x200000),
+	FLASH_ID(&quot;mac 25l3205&quot;,    0xd8, 0x001620c2, 0x100, 0x10000, 0x400000),
+	FLASH_ID(&quot;mac 25l6405&quot;,    0xd8, 0x001720c2, 0x100, 0x10000, 0x800000),
+	FLASH_ID(NULL,             0,    0,          0,     0,       0)
+};
+
+FLASH_BANK_COMMAND_HANDLER(spearsmi_flash_bank_command)
+{
+	struct spearsmi_flash_bank *spearsmi_info;
+
+	LOG_DEBUG(__FUNCTION__);
+
+	if (CMD_ARGC &lt; 6)
+	{
+		LOG_WARNING(&quot;incomplete flash_bank spearsmi configuration&quot;);
+		return ERROR_FLASH_BANK_INVALID;
+	}
+
+	spearsmi_info = malloc(sizeof(struct spearsmi_flash_bank));
+	if (spearsmi_info == NULL)
+	{
+		LOG_ERROR(&quot;not enough memory&quot;);
+		return ERROR_FAIL;
+	}
+
+	bank-&gt;driver_priv = spearsmi_info;
+	spearsmi_info-&gt;probed = 0;
+
+	return ERROR_OK;
+}
+
+/* Poll transmit finished flag */
+/* timeout in ms */
+static int poll_tff(struct target *target, uint32_t io_base, int timeout)
+{
+	long long endtime;
+
+	if (SMI_READ_REG(SMI_SR) &amp; SMI_TFF)
+		return ERROR_OK;
+
+	endtime = timeval_ms() + timeout;
+	do {
+		alive_sleep(1);
+		if (SMI_READ_REG(SMI_SR) &amp; SMI_TFF)
+			return ERROR_OK;
+	} while (timeval_ms() &lt; endtime);
+
+	LOG_ERROR(&quot;Timeout while polling TFF&quot;);
+	return ERROR_FLASH_OPERATION_FAILED;
+}
+
+static int read_status_reg(struct flash_bank *bank, uint32_t *status)
+{
+	struct target *target = bank-&gt;target;
+	struct spearsmi_flash_bank *spearsmi_info = bank-&gt;driver_priv;
+	uint32_t io_base = spearsmi_info-&gt;io_base;
+
+	/* clear transmit finished flag */
+	SMI_CLEAR_TFF();
+
+	/* Read status */
+	SMI_WRITE_REG(SMI_CR2, spearsmi_info-&gt;bank_num | SMI_RSR);
+
+	/* Poll transmit finished flag */
+	SMI_POLL_TFF(SMI_CMD_TIMEOUT);
+
+	/* clear transmit finished flag */
+	SMI_CLEAR_TFF();
+
+	/* Check write enabled */
+	*status = SMI_READ_REG(SMI_SR) &amp; 0x0000ffff;
+
+	/* clean-up SMI_CR2 */
+	SMI_WRITE_REG(SMI_CR2, 0); /* AB: Required ? */
+
+	return ERROR_OK;
+}
+
+/* check for WIP (write in progress) bit in status register */
+/* timeout in ms */
+static int wait_till_ready(struct flash_bank *bank, int timeout)
+{
+	uint32_t status;
+	int retval;
+	long long endtime;
+
+    endtime = timeval_ms() + timeout;
+    do {
+        /* read flash status register */
+        retval = read_status_reg(bank, &amp;status);
+        if (retval != ERROR_OK)
+            return retval;
+
+		if ((status &amp; SMI_WIP_BIT) == 0)
+			return ERROR_OK;
+		alive_sleep(1);
+    } while (timeval_ms() &lt; endtime);
+
+	LOG_ERROR(&quot;timeout&quot;);
+	return ERROR_FAIL;
+}
+
+static int smi_write_enable(struct flash_bank *bank)
+{
+	struct target *target = bank-&gt;target;
+	struct spearsmi_flash_bank *spearsmi_info = bank-&gt;driver_priv;
+	uint32_t io_base = spearsmi_info-&gt;io_base;
+	uint32_t status;
+	int retval;
+
+	/* Enter in HW mode */
+	SMI_SET_HW_MODE(); /* AB: is this correct ?*/
+
+	/* clear transmit finished flag */
+	SMI_CLEAR_TFF();
+
+	/* Send write enable command */
+	SMI_WRITE_REG(SMI_CR2, spearsmi_info-&gt;bank_num | SMI_WE);
+
+	/* Poll transmit finished flag */
+	SMI_POLL_TFF(SMI_CMD_TIMEOUT);
+
+	/* read flash status register */
+	retval = read_status_reg(bank, &amp;status);
+	if (retval != ERROR_OK)
+		return retval;
+
+	/* Check write enabled */
+	if ((status &amp; SMI_WEL_BIT) == 0)
+	{
+		LOG_ERROR(&quot;Cannot enable write to flash. Status=0x%08&quot; PRIx32, status);
+		return ERROR_FAIL;
+	}
+
+	return ERROR_OK;
+}
+
+static uint32_t erase_command(struct spearsmi_flash_bank *spearsmi_info,
+	uint32_t offset)
+{
+	union {
+		uint32_t command;
+		uint8_t x[4];
+	} cmd;
+
+	cmd.x[0] = spearsmi_info-&gt;dev-&gt;erase_cmd;
+	cmd.x[1] = offset &gt;&gt; 16;
+	cmd.x[2] = offset &gt;&gt; 8;
+	cmd.x[3] = offset;
+
+	return cmd.command;
+}
+
+static int smi_erase_sector(struct flash_bank *bank, int sector)
+{
+	struct target *target = bank-&gt;target;
+	struct spearsmi_flash_bank *spearsmi_info = bank-&gt;driver_priv;
+	uint32_t io_base = spearsmi_info-&gt;io_base;
+	uint32_t cmd;
+	int retval;
+
+	retval = smi_write_enable(bank);
+	if (retval != ERROR_OK)
+		return retval;
+
+	/* Switch to SW mode to send sector erase command */
+	SMI_SET_SW_MODE();
+
+	/* clear transmit finished flag */
+	SMI_CLEAR_TFF();
+
+	/* send erase command */
+	cmd = erase_command(spearsmi_info, bank-&gt;sectors[sector].offset);
+	SMI_WRITE_REG(SMI_TR, cmd);
+	SMI_WRITE_REG(SMI_CR2, spearsmi_info-&gt;bank_num | SMI_SEND | SMI_TX_LEN_4);
+
+	/* Poll transmit finished flag */
+	SMI_POLL_TFF(SMI_CMD_TIMEOUT);
+
+	/* poll WIP for end of self timed Sector Erase cycle */
+	retval = wait_till_ready(bank, SMI_MAX_TIMEOUT);
+	if (retval != ERROR_OK)
+		return retval;
+
+	return ERROR_OK;
+}
+
+static int spearsmi_erase(struct flash_bank *bank, int first, int last)
+{
+	struct target *target = bank-&gt;target;
+	struct spearsmi_flash_bank *spearsmi_info = bank-&gt;driver_priv;
+	uint32_t io_base = spearsmi_info-&gt;io_base;
+	int retval = ERROR_OK;
+	int sector;
+
+	LOG_DEBUG(&quot;%s: from sector %d to sector %d&quot;, __FUNCTION__, first, last);
+
+	if (target-&gt;state != TARGET_HALTED)
+	{
+		LOG_ERROR(&quot;Target not halted&quot;);
+		return ERROR_TARGET_NOT_HALTED;
+	}
+
+	if ((first &lt; 0) || (last &lt; first) || (last &gt;= bank-&gt;num_sectors))
+	{
+		LOG_ERROR(&quot;Flash sector invalid&quot;);
+		return ERROR_FLASH_SECTOR_INVALID;
+	}
+
+	if (!(spearsmi_info-&gt;probed))
+	{
+		LOG_ERROR(&quot;Flash bank not probed&quot;);
+		return ERROR_FLASH_BANK_NOT_PROBED;
+	}
+
+	for (sector = first; sector &lt;= last; sector++)
+	{
+		if (bank-&gt;sectors[sector].is_protected)
+		{
+			LOG_ERROR(&quot;Flash sector %d protected&quot;, sector);
+			return ERROR_FAIL;
+		}
+	}
+
+	for (sector = first; sector &lt;= last; sector++)
+	{
+		retval = smi_erase_sector(bank, sector);
+		if (retval != ERROR_OK)
+			break;
+		keep_alive();
+	}
+
+	/* Switch to HW mode before return to prompt */
+	SMI_SET_HW_MODE();
+	return retval;
+}
+
+static int spearsmi_protect(struct flash_bank *bank, int set,
+	int first, int last)
+{
+	int sector;
+
+	for (sector = first; sector &lt;= last; sector++)
+		bank-&gt;sectors[sector].is_protected = set;
+	return ERROR_OK;
+}
+
+static int smi_write_buffer(struct flash_bank *bank, uint8_t *buffer,
+	uint32_t address, uint32_t len)
+{
+	struct target *target = bank-&gt;target;
+	struct spearsmi_flash_bank *spearsmi_info = bank-&gt;driver_priv;
+	uint32_t io_base = spearsmi_info-&gt;io_base;
+	int retval;
+
+	LOG_DEBUG(&quot;%s: address=0x%08&quot; PRIx32 &quot; len=0x%08&quot; PRIx32,
+		__FUNCTION__, address, len);
+
+	retval = smi_write_enable(bank);
+	if (retval != ERROR_OK)
+		return retval;
+
+	/* HW mode, write burst mode */
+	SMI_SET_HWWB_MODE();
+
+	retval = target_write_buffer(target, address, len, buffer);
+	if (retval != ERROR_OK)
+		return retval;
+
+	return ERROR_OK;
+}
+
+static int spearsmi_write(struct flash_bank *bank, uint8_t *buffer,
+	uint32_t offset, uint32_t count)
+{
+	struct target *target = bank-&gt;target;
+	struct spearsmi_flash_bank *spearsmi_info = bank-&gt;driver_priv;
+	uint32_t io_base = spearsmi_info-&gt;io_base;
+	uint32_t cur_count, page_size, page_offset;
+	int sector;
+	int retval = ERROR_OK;
+
+	LOG_DEBUG(&quot;%s: offset=0x%08&quot; PRIx32 &quot; count=0x%08&quot; PRIx32,
+		__FUNCTION__, offset, count);
+
+	if (target-&gt;state != TARGET_HALTED)
+	{
+		LOG_ERROR(&quot;Target not halted&quot;);
+		return ERROR_TARGET_NOT_HALTED;
+	}
+
+	if (offset + count &gt; spearsmi_info-&gt;dev-&gt;size_in_bytes)
+	{
+		LOG_WARNING(&quot;Write pasts end of flash. Extra data discarded.&quot;);
+		count = spearsmi_info-&gt;dev-&gt;size_in_bytes - offset;
+	}
+
+	/* Check sector protection */
+	for (sector = 0; sector &lt; bank-&gt;num_sectors; sector++)
+	{
+		/* Start offset in or before this sector? */
+		/* End offset in or behind this sector? */
+		if ( (offset &lt;
+				(bank-&gt;sectors[sector].offset + bank-&gt;sectors[sector].size))
+			&amp;&amp; ((offset + count - 1) &gt;= bank-&gt;sectors[sector].offset)
+			&amp;&amp; bank-&gt;sectors[sector].is_protected )
+		{
+			LOG_ERROR(&quot;Flash sector %d protected&quot;, sector);
+			return ERROR_FAIL;
+		}
+	}
+
+	page_size = spearsmi_info-&gt;dev-&gt;pagesize;
+
+	/* unaligned buffer head */
+	if (count &gt; 0 &amp;&amp; (offset &amp; 3) != 0)
+	{
+		cur_count = 4 - (offset &amp; 3);
+		if (cur_count &gt; count)
+			cur_count = count;
+		retval = smi_write_buffer(bank, buffer, bank-&gt;base + offset,
+			cur_count);
+		if (retval != ERROR_OK)
+			goto err;
+		offset += cur_count;
+		buffer += cur_count;
+		count -= cur_count;
+	}
+
+	page_offset = offset % page_size;
+	/* central part, aligned words */
+	while (count &gt;= 4)
+	{
+		/* clip block at page boundary */
+		if (page_offset + count &gt; page_size)
+			cur_count = page_size - page_offset;
+		else
+			cur_count = count &amp; ~3;
+
+		retval = smi_write_buffer(bank, buffer, bank-&gt;base + offset,
+			cur_count);
+		if (retval != ERROR_OK)
+			goto err;
+
+		page_offset = 0;
+		buffer += cur_count;
+		offset += cur_count;
+		count -= cur_count;
+
+		keep_alive();
+	}
+
+	/* buffer tail */
+	if (count &gt; 0)
+		retval = smi_write_buffer(bank, buffer, bank-&gt;base + offset, count);
+
+err:
+	/* Switch to HW mode before return to prompt */
+	SMI_SET_HW_MODE();
+	return retval;
+}
+
+/* Return ID of flash device */
+/* On exit, SW mode is kept */
+static int read_flash_id(struct flash_bank *bank, uint32_t *id)
+{
+	struct target *target = bank-&gt;target;
+	struct spearsmi_flash_bank *spearsmi_info = bank-&gt;driver_priv;
+	uint32_t io_base = spearsmi_info-&gt;io_base;
+	int retval;
+
+	if (target-&gt;state != TARGET_HALTED)
+	{
+		LOG_ERROR(&quot;Target not halted&quot;);
+		return ERROR_TARGET_NOT_HALTED;
+	}
+
+	/* poll WIP */
+	retval = wait_till_ready(bank, SMI_PROBE_TIMEOUT);
+	if (retval != ERROR_OK)
+		return retval;
+
+	/* enter in SW mode */
+	SMI_SET_SW_MODE();
+
+	/* clear transmit finished flag */
+	SMI_CLEAR_TFF();
+
+	/* Require read flash ID */
+	SMI_WRITE_REG(SMI_TR, SMI_READ_ID);
+	SMI_WRITE_REG(SMI_CR2,
+		spearsmi_info-&gt;bank_num | SMI_SEND | SMI_RX_LEN_3 | SMI_TX_LEN_1);
+
+	/* Poll transmit finished flag */
+	SMI_POLL_TFF(SMI_CMD_TIMEOUT);
+
+	/* clear transmit finished flag */
+	SMI_CLEAR_TFF();
+
+	/* read ID */
+	*id = SMI_READ_REG(SMI_RR) &amp; 0x00ffffff;
+	return ERROR_OK;
+}
+
+static int spearsmi_probe(struct flash_bank *bank)
+{
+	struct target *target = bank-&gt;target;
+	struct spearsmi_flash_bank *spearsmi_info = bank-&gt;driver_priv;
+	uint32_t io_base;
+	struct flash_sector *sectors;
+	uint32_t id = 0; /* silence uninitialized warning */
+	int retval;
+
+	if (spearsmi_info-&gt;probed)
+		free(bank-&gt;sectors);
+	spearsmi_info-&gt;probed = 0;
+
+	/* check for SPEAr device */
+	switch (target-&gt;tap-&gt;idcode)
+	{
+		case JTAG_ID_3XX_6XX:
+			/* SPEAr3xx/6xx */
+			spearsmi_info-&gt;io_base = SMI_CFGREG_3XX_6XX;
+			switch (bank-&gt;base)
+			{
+				case SMI_BASE_3XX_6XX:
+					spearsmi_info-&gt;bank_num = SMI_SEL_BANK0;
+					break;
+				case SMI_BASE_3XX_6XX + SMI_BANK_SIZE:
+					spearsmi_info-&gt;bank_num = SMI_SEL_BANK1;
+					break;
+				case SMI_BASE_3XX_6XX + 2*SMI_BANK_SIZE:
+					spearsmi_info-&gt;bank_num = SMI_SEL_BANK2;
+					break;
+				case SMI_BASE_3XX_6XX + 3*SMI_BANK_SIZE:
+					spearsmi_info-&gt;bank_num = SMI_SEL_BANK3;
+					break;
+				default:
+					LOG_ERROR(&quot;Invalid base address 0x%&quot; PRIx32, bank-&gt;base);
+					return ERROR_FAIL;
+			}
+			break;
+
+		default:
+			LOG_ERROR(&quot;0x%&quot; PRIx32 &quot; is invalid id for SPEAr device&quot;,
+				target-&gt;tap-&gt;idcode);
+			return ERROR_FAIL;
+	}
+	io_base = spearsmi_info-&gt;io_base;
+
+	/* read and decode flash ID; returns in SW mode */
+	retval = read_flash_id(bank, &amp;id);
+	SMI_SET_HW_MODE();
+	if (retval != ERROR_OK)
+		return retval;
+
+	for (struct flash_device *p = flash_devices; p-&gt;name ; p++)
+		if (p-&gt;device_id == id) {
+			spearsmi_info-&gt;dev = p;
+			break;
+		}
+
+	if (!spearsmi_info-&gt;dev)
+	{
+		LOG_ERROR(&quot;Unknown flash device (ID 0x%08&quot; PRIx32 &quot;)&quot;, id);
+		return ERROR_FAIL;
+	}
+
+	LOG_INFO(&quot;Found flash device \'%s\' (ID 0x%08&quot; PRIx32 &quot;)&quot;,
+		spearsmi_info-&gt;dev-&gt;name, spearsmi_info-&gt;dev-&gt;device_id);
+
+	/* Set correct size value */
+	bank-&gt;size = spearsmi_info-&gt;dev-&gt;size_in_bytes;
+
+	/* create and fill sectors array */
+	bank-&gt;num_sectors =
+		spearsmi_info-&gt;dev-&gt;size_in_bytes / spearsmi_info-&gt;dev-&gt;sectorsize;
+	sectors = malloc(sizeof(struct flash_sector) * bank-&gt;num_sectors);
+	if (sectors == NULL)
+	{
+		LOG_ERROR(&quot;not enough memory&quot;);
+		return ERROR_FAIL;
+	}
+
+	for (int sector = 0; sector &lt; bank-&gt;num_sectors; sector++)
+	{
+		sectors[sector].offset = sector * spearsmi_info-&gt;dev-&gt;sectorsize;
+		sectors[sector].size = spearsmi_info-&gt;dev-&gt;sectorsize;
+		sectors[sector].is_erased = -1;
+		sectors[sector].is_protected = 1;
+	}
+
+	bank-&gt;sectors = sectors;
+	spearsmi_info-&gt;probed = 1;
+	return ERROR_OK;
+}
+
+static int spearsmi_auto_probe(struct flash_bank *bank)
+{
+	struct spearsmi_flash_bank *spearsmi_info = bank-&gt;driver_priv;
+	if (spearsmi_info-&gt;probed)
+		return ERROR_OK;
+	return spearsmi_probe(bank);
+}
+
+static int spearsmi_protect_check(struct flash_bank *bank)
+{
+	/* Nothing to do. Protection is only handled in SW. */
+	return ERROR_OK;
+}
+
+static int get_spearsmi_info(struct flash_bank *bank, char *buf, int buf_size)
+{
+	struct spearsmi_flash_bank *spearsmi_info = bank-&gt;driver_priv;
+	int printed;
+
+	if (!(spearsmi_info-&gt;probed))
+	{
+		printed = snprintf(buf, buf_size,
+			&quot;\nSPEAr SMI flash bank not probed yet\n&quot;);
+		return ERROR_OK;
+	}
+
+	printed = snprintf(buf, buf_size, &quot;\nSPEAr SMI flash information:\n&quot;
+		&quot;  Device \'%s\' (ID 0x%08x)\n&quot;,
+		spearsmi_info-&gt;dev-&gt;name, spearsmi_info-&gt;dev-&gt;device_id);
+	buf += printed;
+	buf_size -= printed;
+
+	return ERROR_OK;
+}
+
+struct flash_driver spearsmi_flash = {
+	.name = &quot;spearsmi&quot;,
+	.flash_bank_command = spearsmi_flash_bank_command,
+	.erase = spearsmi_erase,
+	.protect = spearsmi_protect,
+	.write = spearsmi_write,
+	.read = default_flash_read,
+	.probe = spearsmi_probe,
+	.auto_probe = spearsmi_auto_probe,
+	.erase_check = default_flash_blank_check,
+	.protect_check = spearsmi_protect_check,
+	.info = get_spearsmi_info,
+};
diff --git a/src/flash/nor/spearsmi.h b/src/flash/nor/spearsmi.h
new file mode 100644
index 0000000..03fabe3
--- /dev/null
+++ b/src/flash/nor/spearsmi.h
@@ -0,0 +1,30 @@
+/***************************************************************************
+ *   Copyright (C) 2010 by Antonio Borneo &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">borneo.antonio at gmail.com</A>&gt;       *
+ *                                                                         *
+ *   This program is free software; you can redistribute it and/or modify  *
+ *   it under the terms of the GNU General Public License as published by  *
+ *   the Free Software Foundation; either version 2 of the License, or     *
+ *   (at your option) any later version.                                   *
+ *                                                                         *
+ *   This program is distributed in the hope that it will be useful,       *
+ *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
+ *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
+ *   GNU General Public License for more details.                          *
+ *                                                                         *
+ *   You should have received a copy of the GNU General Public License     *
+ *   along with this program; if not, write to the                         *
+ *   Free Software Foundation, Inc.,                                       *
+ *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
+ ***************************************************************************/
+#ifndef SPEARSMI_H
+#define SPEARSMI_H
+
+struct spearsmi_flash_bank
+{
+	int probed;
+	uint32_t io_base;
+	uint32_t bank_num;
+	struct flash_device *dev;
+};
+
+#endif /* SPEARSMI_H */

-----------------------------------------------------------------------

Summary of changes:
 doc/openocd.texi                                   |   27 +
 src/flash/nor/Makefile.am                          |    2 +
 src/flash/nor/drivers.c                            |    2 +
 src/flash/nor/spearsmi.c                           |  713 ++++++++++++++++++++
 .../server_stubs.c =&gt; flash/nor/spearsmi.h}        |   24 +-
 tcl/board/spear310evb20.cfg                        |    4 +
 6 files changed, 759 insertions(+), 13 deletions(-)
 create mode 100644 src/flash/nor/spearsmi.c
 copy src/{server/server_stubs.c =&gt; flash/nor/spearsmi.h} (84%)


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002432.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-589-gfdae512
</A></li>
	<LI>Next message: <A HREF="002434.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-595-g5255835
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2433">[ date ]</a>
              <a href="thread.html#2433">[ thread ]</a>
              <a href="subject.html#2433">[ subject ]</a>
              <a href="author.html#2433">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
