

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 03:39:14 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp3_ap_d1r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.250|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12174|  12174|  12174|  12174|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  12172|  12172|         8|          3|          1|  4056|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      -|      40|   1637|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        0|      -|      85|     10|    -|
|Multiplexer      |        -|      -|       -|    297|    -|
|Register         |        0|      -|     514|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     769|   2445|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64nlbW_U1  |cnn_dcmp_64ns_64nlbW  |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_6nmb6_U2   |cnn_mac_muladd_6nmb6  | i0 * i1 + i2 |
    |cnn_mul_mul_14s_8ncg_U3   |cnn_mul_mul_14s_8ncg  |    i0 * i1   |
    |cnn_mul_mul_14s_8ncg_U4   |cnn_mul_mul_14s_8ncg  |    i0 * i1   |
    |cnn_mul_mul_14s_8ncg_U6   |cnn_mul_mul_14s_8ncg  |    i0 * i1   |
    |cnn_mul_mul_14s_9ocq_U5   |cnn_mul_mul_14s_9ocq  |    i0 * i1   |
    |cnn_mul_mul_14s_9ocq_U7   |cnn_mul_mul_14s_9ocq  |    i0 * i1   |
    |cnn_mul_mul_14s_9ocq_U8   |cnn_mul_mul_14s_9ocq  |    i0 * i1   |
    |cnn_mul_mul_14s_9ocq_U9   |cnn_mul_mul_14s_9ocq  |    i0 * i1   |
    |cnn_mul_mul_14s_9ocq_U10  |cnn_mul_mul_14s_9ocq  |    i0 * i1   |
    |cnn_mul_mul_14s_9ocq_U11  |cnn_mul_mul_14s_9ocq  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_V_U         |conv_1_conv_1_biakbM  |        0|  7|   1|    0|     6|    7|     1|           42|
    |conv_1_weights_V_0_0_U  |conv_1_conv_1_weibkb  |        0|  8|   1|    0|     6|    8|     1|           48|
    |conv_1_weights_V_0_1_U  |conv_1_conv_1_weicud  |        0|  8|   1|    0|     6|    8|     1|           48|
    |conv_1_weights_V_0_2_U  |conv_1_conv_1_weidEe  |        0|  9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_1_0_U  |conv_1_conv_1_weieOg  |        0|  9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_1_1_U  |conv_1_conv_1_weifYi  |        0|  8|   1|    0|     6|    8|     1|           48|
    |conv_1_weights_V_1_2_U  |conv_1_conv_1_weig8j  |        0|  9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_2_0_U  |conv_1_conv_1_weihbi  |        0|  9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_2_1_U  |conv_1_conv_1_weiibs  |        0|  9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_2_2_U  |conv_1_conv_1_weijbC  |        0|  9|   1|    0|     6|    9|     1|           54|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        0| 85|  10|    0|    60|   85|    10|          510|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+----+-----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1117_2_fu_888_p2      |     +    |      0|   0|   14|          10|          10|
    |add_ln1117_3_fu_954_p2      |     +    |      0|   0|   14|          10|          10|
    |add_ln1117_4_fu_902_p2      |     +    |      0|   0|   14|          10|          10|
    |add_ln1117_5_fu_914_p2      |     +    |      0|   0|   14|          10|          10|
    |add_ln1117_6_fu_989_p2      |     +    |      0|   0|   14|          10|          10|
    |add_ln1117_7_fu_997_p2      |     +    |      0|   0|   14|          10|          10|
    |add_ln1117_8_fu_1008_p2     |     +    |      0|   0|   14|          10|          10|
    |add_ln1117_9_fu_1019_p2     |     +    |      0|   0|   14|          10|          10|
    |add_ln1117_fu_877_p2        |     +    |      0|   0|   14|          10|          10|
    |add_ln1192_1_fu_1164_p2     |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_2_fu_1199_p2     |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_3_fu_1234_p2     |     +    |      0|   0|   31|          24|          24|
    |add_ln1192_4_fu_1282_p2     |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_5_fu_1317_p2     |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_6_fu_1360_p2     |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_7_fu_1403_p2     |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_fu_1081_p2       |     +    |      0|   0|   31|          24|          24|
    |add_ln11_fu_815_p2          |     +    |      0|   0|   15|           8|           1|
    |add_ln203_7_fu_1028_p2      |     +    |      0|   0|    8|          13|          13|
    |add_ln23_1_fu_606_p2        |     +    |      0|   0|   15|           5|           2|
    |add_ln23_3_fu_744_p2        |     +    |      0|   0|   15|           1|           5|
    |add_ln23_4_fu_776_p2        |     +    |      0|   0|   15|           2|           5|
    |add_ln23_5_fu_790_p2        |     +    |      0|   0|   15|           2|           5|
    |add_ln23_fu_662_p2          |     +    |      0|   0|   15|           2|           5|
    |add_ln32_fu_694_p2          |     +    |      0|   0|   15|           5|           5|
    |add_ln899_fu_1563_p2        |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_618_p2           |     +    |      0|   0|   12|          12|           1|
    |add_ln908_fu_1613_p2        |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_1694_p2        |     +    |      0|   0|    8|          11|          11|
    |c_fu_600_p2                 |     +    |      0|   0|   15|           5|           1|
    |f_fu_1118_p2                |     +    |      0|   0|   12|           3|           1|
    |lsb_index_fu_1489_p2        |     +    |      0|   0|   39|           7|          32|
    |m_8_fu_1653_p2              |     +    |      0|   0|   71|          64|          64|
    |p_Val2_28_fu_1423_p2        |     +    |      0|   0|   19|          14|          14|
    |r_fu_584_p2                 |     +    |      0|   0|   15|           5|           1|
    |sub_ln1117_1_fu_871_p2      |     -    |      0|   0|   14|          10|          10|
    |sub_ln1117_2_fu_948_p2      |     -    |      0|   0|   14|          10|          10|
    |sub_ln1117_fu_843_p2        |     -    |      0|   0|   14|          10|          10|
    |sub_ln203_fu_983_p2         |     -    |      0|   0|    8|          13|          13|
    |sub_ln894_fu_1479_p2        |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_1515_p2        |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_1628_p2        |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_1689_p2        |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_1441_p2            |     -    |      0|   0|   19|           1|          14|
    |a_fu_1543_p2                |    and   |      0|   0|    2|           1|           1|
    |and_ln32_fu_738_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_1577_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1750_p2        |    and   |      0|   0|    2|           1|           1|
    |ap_condition_412            |    and   |      0|   0|    2|           1|           1|
    |ap_condition_416            |    and   |      0|   0|    2|           1|           1|
    |p_Result_29_fu_1531_p2      |    and   |      0|   0|   14|          14|          14|
    |l_fu_1471_p3                |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_624_p2         |   icmp   |      0|   0|   11|           8|           8|
    |icmp_ln14_fu_732_p2         |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln885_fu_1429_p2       |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_2_fu_1537_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_1505_p2       |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_612_p2          |   icmp   |      0|   0|   13|          12|           7|
    |icmp_ln908_fu_1597_p2       |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_2_fu_1740_p2     |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1734_p2       |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_1525_p2       |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_1618_p2       |   lshr   |      0|   0|  101|          32|          32|
    |ap_condition_407            |    or    |      0|   0|    2|           1|           1|
    |or_ln32_fu_750_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_1583_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1746_p2         |    or    |      0|   0|    2|           1|           1|
    |grp_fu_553_p3               |  select  |      0|   0|   14|           1|          14|
    |grp_fu_560_p3               |  select  |      0|   0|   14|           1|          14|
    |grp_fu_567_p3               |  select  |      0|   0|   14|           1|          14|
    |m_7_fu_1643_p3              |  select  |      0|   0|   64|           1|          64|
    |select_ln1117_4_fu_1107_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln11_fu_1123_p3      |  select  |      0|   0|    8|           1|           1|
    |select_ln32_10_fu_796_p3    |  select  |      0|   0|    5|           1|           5|
    |select_ln32_1_fu_638_p3     |  select  |      0|   0|    5|           1|           5|
    |select_ln32_2_fu_654_p3     |  select  |      0|   0|    4|           1|           4|
    |select_ln32_3_fu_678_p3     |  select  |      0|   0|    4|           1|           4|
    |select_ln32_4_fu_686_p3     |  select  |      0|   0|    2|           1|           2|
    |select_ln32_5_fu_710_p3     |  select  |      0|   0|    5|           1|           1|
    |select_ln32_6_fu_718_p3     |  select  |      0|   0|    5|           1|           2|
    |select_ln32_7_fu_756_p3     |  select  |      0|   0|    3|           1|           1|
    |select_ln32_8_fu_764_p3     |  select  |      0|   0|    5|           1|           5|
    |select_ln32_9_fu_782_p3     |  select  |      0|   0|    5|           1|           5|
    |select_ln32_fu_630_p3       |  select  |      0|   0|    5|           1|           1|
    |select_ln915_fu_1681_p3     |  select  |      0|   0|   10|           1|          10|
    |tmp_V_8_fu_1446_p3          |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_1637_p2        |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0               |    xor   |      0|   0|    2|           1|           2|
    |xor_ln32_fu_726_p2          |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_1557_p2        |    xor   |      0|   0|    2|           1|           2|
    +----------------------------+----------+-------+----+-----+------------+------------+
    |Total                       |          |      0|  40| 1637|         874|         981|
    +----------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_519_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_530_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten39_phi_fu_486_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_508_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_497_p4               |   9|          2|    5|         10|
    |ap_phi_mux_storemerge_phi_fu_540_p4        |  15|          3|   14|         42|
    |c_0_reg_515                                |   9|          2|    5|         10|
    |f_0_reg_526                                |   9|          2|    3|          6|
    |grp_fu_553_p0                              |  15|          3|    1|          3|
    |grp_fu_560_p0                              |  15|          3|    1|          3|
    |indvar_flatten39_reg_482                   |   9|          2|   12|         24|
    |indvar_flatten_reg_504                     |   9|          2|    8|         16|
    |input_0_V_address0                         |  33|          6|    9|         54|
    |input_0_V_address1                         |  27|          5|    9|         45|
    |input_1_V_address0                         |  33|          6|    9|         54|
    |input_1_V_address1                         |  27|          5|    9|         45|
    |r_0_reg_493                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 297|         59|  120|        386|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln1117_6_reg_2049                   |  10|   0|   10|          0|
    |add_ln1117_9_reg_2064                   |  10|   0|   10|          0|
    |add_ln11_reg_1944                       |   8|   0|    8|          0|
    |add_ln203_reg_1886                      |  10|   0|   10|          0|
    |add_ln8_reg_1827                        |  12|   0|   12|          0|
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |c_0_reg_515                             |   5|   0|    5|          0|
    |conv_1_weights_V_0_0_2_reg_2004         |   8|   0|    8|          0|
    |conv_1_weights_V_0_1_2_reg_2009         |   8|   0|    8|          0|
    |conv_1_weights_V_0_2_2_reg_2014         |   9|   0|    9|          0|
    |conv_1_weights_V_1_0_2_reg_2019         |   9|   0|    9|          0|
    |conv_1_weights_V_1_1_2_reg_2024         |   8|   0|    8|          0|
    |conv_1_weights_V_1_2_2_reg_2029         |   9|   0|    9|          0|
    |conv_1_weights_V_2_0_2_reg_2034         |   9|   0|    9|          0|
    |conv_out_V_addr_reg_2079                |  12|   0|   12|          0|
    |conv_out_V_addr_reg_2079_pp0_iter1_reg  |  12|   0|   12|          0|
    |f_0_reg_526                             |   3|   0|    3|          0|
    |f_reg_2099                              |   3|   0|    3|          0|
    |icmp_ln11_reg_1832                      |   1|   0|    1|          0|
    |icmp_ln885_reg_2168                     |   1|   0|    1|          0|
    |icmp_ln8_reg_1823                       |   1|   0|    1|          0|
    |icmp_ln908_reg_2194                     |   1|   0|    1|          0|
    |icmp_ln924_2_reg_2214                   |   1|   0|    1|          0|
    |icmp_ln924_reg_2209                     |   1|   0|    1|          0|
    |indvar_flatten39_reg_482                |  12|   0|   12|          0|
    |indvar_flatten_reg_504                  |   8|   0|    8|          0|
    |mul_ln1118_3_reg_2089                   |  23|   0|   23|          0|
    |mul_ln1118_4_reg_2094                   |  22|   0|   22|          0|
    |mul_ln1118_5_reg_2129                   |  23|   0|   23|          0|
    |mul_ln1118_6_reg_2139                   |  23|   0|   23|          0|
    |or_ln_reg_2189                          |   1|   0|   32|         31|
    |p_Result_32_reg_2172                    |   1|   0|    1|          0|
    |p_Val2_28_reg_2159                      |  14|   0|   14|          0|
    |r_0_reg_493                             |   5|   0|    5|          0|
    |select_ln11_reg_2104                    |   8|   0|    8|          0|
    |select_ln32_10_reg_1897                 |   5|   0|    5|          0|
    |select_ln32_1_reg_1837                  |   5|   0|    5|          0|
    |select_ln32_2_reg_1850                  |   4|   0|    4|          0|
    |select_ln32_3_reg_1856                  |   4|   0|    4|          0|
    |select_ln32_7_reg_1868                  |   3|   0|    3|          0|
    |select_ln32_8_reg_1874                  |   5|   0|    5|          0|
    |select_ln32_9_reg_1892                  |   5|   0|    5|          0|
    |sub_ln1117_1_reg_1954                   |   8|   0|   10|          2|
    |sub_ln1117_reg_1949                     |   8|   0|   10|          2|
    |sub_ln894_reg_2183                      |  32|   0|   32|          0|
    |tmp_12_reg_2134                         |  14|   0|   14|          0|
    |tmp_9_reg_2084                          |  14|   0|   14|          0|
    |tmp_V_8_reg_2177                        |  14|   0|   14|          0|
    |trunc_ln32_reg_1842                     |   1|   0|    1|          0|
    |trunc_ln32_reg_1842_pp0_iter1_reg       |   1|   0|    1|          0|
    |trunc_ln893_reg_2199                    |  11|   0|   11|          0|
    |zext_ln1117_2_mid2_v_reg_1862           |   4|   0|    4|          0|
    |zext_ln23_reg_1902                      |   3|   0|   64|         61|
    |zext_ln32_1_reg_1979                    |   5|   0|   10|          5|
    |zext_ln32_reg_1879                      |   5|   0|   10|          5|
    |icmp_ln8_reg_1823                       |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 514|  32|  557|        106|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_V_address0   | out |    9|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce0        | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_q0         |  in |   14|  ap_memory |   input_0_V  |     array    |
|input_0_V_address1   | out |    9|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce1        | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_q1         |  in |   14|  ap_memory |   input_0_V  |     array    |
|input_1_V_address0   | out |    9|  ap_memory |   input_1_V  |     array    |
|input_1_V_ce0        | out |    1|  ap_memory |   input_1_V  |     array    |
|input_1_V_q0         |  in |   14|  ap_memory |   input_1_V  |     array    |
|input_1_V_address1   | out |    9|  ap_memory |   input_1_V  |     array    |
|input_1_V_ce1        | out |    1|  ap_memory |   input_1_V  |     array    |
|input_1_V_q1         |  in |   14|  ap_memory |   input_1_V  |     array    |
|conv_out_V_address0  | out |   12|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   14|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

