# 
# Synthesis run script generated by Vivado
# 

namespace eval rt {
    variable rc
}
set rt::rc [catch {
  uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_startJobStats
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg true
    rt::set_parameter enableParallelHelperSpawn true
    set ::env(RT_TMP) "./.Xil/Vivado-20113-gabriel-Inspiron-15-3511/realtime/tmp"
    if { [ info exists ::env(RT_TMP) ] } {
      file mkdir $::env(RT_TMP)
    }

    rt::delete_design

    rt::set_parameter sdxStrategy 3
    rt::set_parameter datapathDensePacking false
    set rt::partid xc7z020clg400-1
     file delete -force synth_hints.os

    set rt::multiChipSynthesisFlow false
    source $::env(SYNTH_COMMON)/common.tcl
    set rt::defaultWorkLibName xil_defaultlib
    rt::set_parameter defaultVhdlWorkLib xil_defaultlib

    rt::set_parameter loadVhdl2008Libs false
    rt::set_parameter loadVhdl2019Libs false
    rt::set_parameter deferParseUntilElab true
    rt::set_parameter sortHdlCommandLine true
    # Skipping read_* RTL commands because this is post-elab optimize flow
    set rt::useElabCache true
    if {$rt::useElabCache == false} {
      rt::read_verilog -sv -include /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/verilog {
      /tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
      /tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
      /tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
    }
      rt::read_verilog -include /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/hdl/verilog {
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_accumc_RAM_AUTO_1R1W.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_adpcm_main_label12.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_adpcm_main_label13.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label4.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label5.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label6.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label7.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_decode.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_bpl_RAM_AUTO_1R1W.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_dhx_RAM_AUTO_1R1W.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_dltx_RAM_AUTO_1R1W.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_ilb_table_ROM_AUTO_1R.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_wl_code_table_ROM_AUTO_1R.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_flow_control_loop_pipe_sequential_init.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_14s_14s_28_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_14s_15ns_29_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_14s_32s_46_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_10ns_24_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_11ns_25_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_12ns_26_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_13ns_27_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_14ns_28_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_15ns_29_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_16ns_30_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15s_32s_47_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_15ns_31_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_16s_32_2_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_32s_46_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_32s_47_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_9ns_41_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_11s_42_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_11s_43_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_12ns_44_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13ns_45_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13s_44_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13s_45_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_15ns_46_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_15ns_47_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_32s_64_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_33s_7s_39_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_33s_7s_40_5_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mux_4_2_11_1_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mux_4_2_14_1_1.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_tqmf_RAM_AUTO_1R1W.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main.v
      /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v
    }
      rt::read_vhdl -lib xpm /tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd
      rt::filesetChecksum
    }
    rt::set_parameter usePostFindUniquification true
    set rt::SDCFileList ./.Xil/Vivado-20113-gabriel-Inspiron-15-3511/realtime/bd_0_hls_inst_0_synth.xdc
    rt::sdcChecksum
    set rt::top bd_0_hls_inst_0
    rt::set_parameter enableIncremental true
    rt::set_parameter markDebugPreservationLevel "enable"
    set rt::ioInsertion false
    set rt::reportTiming false
    rt::set_parameter elaborateOnly false
    rt::set_parameter elaborateRtl false
    rt::set_parameter eliminateRedundantBitOperator true
    rt::set_parameter dataflowBusHighlighting false
    rt::set_parameter generateDataflowBusNetlist false
    rt::set_parameter dataFlowViewInElab false
    rt::set_parameter busViewFixBrokenConnections false
    rt::set_parameter elaborateRtlOnlyFlow false
    rt::set_parameter writeBlackboxInterface true
    rt::set_parameter ramStyle auto
    rt::set_parameter merge_flipflops true
# MODE: out_of_context
    rt::set_parameter webTalkPath {}
    rt::set_parameter synthDebugLog false
    rt::set_parameter printModuleName false
    rt::set_parameter enableSplitFlowPath "./.Xil/Vivado-20113-gabriel-Inspiron-15-3511/"
    set ok_to_delete_rt_tmp true 
    if { [rt::get_parameter parallelDebug] } { 
       set ok_to_delete_rt_tmp false 
    } 
    if {$rt::useElabCache == false} {
        set oldMIITMVal [rt::get_parameter maxInputIncreaseToMerge]; rt::set_parameter maxInputIncreaseToMerge 1000
        set oldCDPCRL [rt::get_parameter createDfgPartConstrRecurLimit]; rt::set_parameter createDfgPartConstrRecurLimit 1
        $rt::db readXRFFile
      rt::run_synthesis -module $rt::top
        rt::set_parameter maxInputIncreaseToMerge $oldMIITMVal
        rt::set_parameter createDfgPartConstrRecurLimit $oldCDPCRL
    }

    set rt::flowresult [ source $::env(SYNTH_COMMON)/flow.tcl ]
    rt::HARTNDb_stopJobStats
    rt::HARTNDb_reportJobStats "Synthesis Optimization Runtime"
    rt::HARTNDb_stopSystemStats
    if { $rt::flowresult == 1 } { return -code error }


  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  rt::set_parameter helper_shm_key "" 
    if { [ info exists ::env(RT_TMP) ] } {
      if { [info exists ok_to_delete_rt_tmp] && $ok_to_delete_rt_tmp } { 
        file delete -force $::env(RT_TMP)
      }
    }

    source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  } ; #end uplevel
} rt::result]

if { $rt::rc } {
  $rt::db resetHdlParse
  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  return -code "error" $rt::result
}
