
*** Running vivado
    with args -log hexcounterdisplay.vds -m64 -mode batch -messageDb vivado.pb -notrace -source hexcounterdisplay.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source hexcounterdisplay.tcl -notrace
Command: synth_design -top hexcounterdisplay -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 974.070 ; gain = 129.918 ; free physical = 4404 ; free virtual = 21864
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hexcounterdisplay' [/home/vir/Lab5/Lab5.srcs/sources_1/new/hexcounterdisplay.sv:4]
WARNING: [Synth 8-387] label required on module instance [/home/vir/Lab5/Lab5.srcs/sources_1/new/hexcounterdisplay.sv:11]
INFO: [Synth 8-638] synthesizing module 'counter1second' [/home/vir/Lab5/Lab5.srcs/sources_1/new/counter1second.sv:4]
INFO: [Synth 8-256] done synthesizing module 'counter1second' (1#1) [/home/vir/Lab5/Lab5.srcs/sources_1/new/counter1second.sv:4]
WARNING: [Synth 8-387] label required on module instance [/home/vir/Lab5/Lab5.srcs/sources_1/new/hexcounterdisplay.sv:12]
INFO: [Synth 8-638] synthesizing module 'hexto7seg' [/home/vir/Lab5/Lab5.srcs/sources_1/new/hexto7seg.sv:4]
INFO: [Synth 8-256] done synthesizing module 'hexto7seg' (2#1) [/home/vir/Lab5/Lab5.srcs/sources_1/new/hexto7seg.sv:4]
INFO: [Synth 8-256] done synthesizing module 'hexcounterdisplay' (3#1) [/home/vir/Lab5/Lab5.srcs/sources_1/new/hexcounterdisplay.sv:4]
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[7] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[6] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[5] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[4] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[3] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[2] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[1] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.453 ; gain = 169.301 ; free physical = 4363 ; free virtual = 21824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.453 ; gain = 169.301 ; free physical = 4363 ; free virtual = 21824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vir/Lab5/Lab5.srcs/constrs_1/imports/Downloads/segdisplay.xdc]
Finished Parsing XDC File [/home/vir/Lab5/Lab5.srcs/constrs_1/imports/Downloads/segdisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vir/Lab5/Lab5.srcs/constrs_1/imports/Downloads/segdisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hexcounterdisplay_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hexcounterdisplay_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1338.992 ; gain = 0.000 ; free physical = 4105 ; free virtual = 21565
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8926 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4116 ; free virtual = 21560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4116 ; free virtual = 21560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4116 ; free virtual = 21560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4115 ; free virtual = 21559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter1second 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module hexto7seg 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4115 ; free virtual = 21559
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "nolabel_line12/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[7] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[6] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[5] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[4] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[3] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[2] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[1] driven by constant 1
WARNING: [Synth 8-3917] design hexcounterdisplay has port digitselect[0] driven by constant 0
WARNING: [Synth 8-3917] design hexcounterdisplay has port segments[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4117 ; free virtual = 21561
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4117 ; free virtual = 21561

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\nolabel_line11/temp_reg[30] ) is unused and will be removed from module hexcounterdisplay.
WARNING: [Synth 8-3332] Sequential element (\nolabel_line11/temp_reg[31] ) is unused and will be removed from module hexcounterdisplay.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4117 ; free virtual = 21561
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4117 ; free virtual = 21561

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4148 ; free virtual = 21560
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\nolabel_line11/temp_reg[30] ) is unused and will be removed from module hexcounterdisplay.
WARNING: [Synth 8-3332] Sequential element (\nolabel_line11/temp_reg[31] ) is unused and will be removed from module hexcounterdisplay.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    30|
|4     |LUT4   |     7|
|5     |FDRE   |    34|
|6     |IBUF   |     1|
|7     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |    97|
|2     |  nolabel_line11 |counter1second |    79|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1338.992 ; gain = 77.379 ; free physical = 4149 ; free virtual = 21560
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 494.840 ; free physical = 4149 ; free virtual = 21560
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.992 ; gain = 423.504 ; free physical = 4148 ; free virtual = 21560
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1371.012 ; gain = 0.000 ; free physical = 4148 ; free virtual = 21559
INFO: [Common 17-206] Exiting Vivado at Thu Feb 18 21:47:13 2016...
