# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica3lab.srcs/sources_1/imports/new/comparador.vhd" \
"../../../../Practica3lab.srcs/sources_1/imports/new/red_arbol_comparadores.vhd" \
"../../../../Practica3lab.srcs/sim_1/imports/3/tb_comparadores.vhd" \

# Do not sort compile order
nosort
