[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FuncRetArray/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 303
LIB: work
FILE: ${SURELOG_DIR}/tests/FuncRetArray/dut.sv
n<> u<302> t<Top_level_rule> c<1> l<1:1> el<26:1>
  n<> u<1> t<Null_rule> p<302> s<301> l<1:1>
  n<> u<301> t<Source_text> p<302> c<283> l<1:1> el<24:10>
    n<> u<283> t<Description> p<301> c<282> s<300> l<1:1> el<20:10>
      n<> u<282> t<Module_declaration> p<283> c<7> l<1:1> el<20:10>
        n<> u<7> t<Module_nonansi_header> p<282> c<2> s<25> l<1:1> el<1:19>
          n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<7> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<7> s<5> l<1:12> el<1:12>
          n<> u<5> t<Parameter_port_list> p<7> s<6> l<1:12> el<1:15>
          n<> u<6> t<Port_list> p<7> l<1:16> el<1:18>
        n<> u<25> t<Module_item> p<282> c<24> s<98> l<2:5> el<2:48>
          n<> u<24> t<Non_port_module_item> p<25> c<23> l<2:5> el<2:48>
            n<> u<23> t<Module_or_generate_item> p<24> c<22> l<2:5> el<2:48>
              n<> u<22> t<Module_common_item> p<23> c<21> l<2:5> el<2:48>
                n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<2:5> el<2:48>
                  n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<2:5> el<2:48>
                    n<> u<19> t<Data_declaration> p<20> c<18> l<2:5> el<2:48>
                      n<> u<18> t<Type_declaration> p<19> c<10> l<2:5> el<2:48>
                        n<> u<10> t<Data_type> p<18> c<8> s<11> l<2:13> el<2:25>
                          n<> u<8> t<IntegerAtomType_Int> p<10> s<9> l<2:13> el<2:16>
                          n<> u<9> t<Signing_Unsigned> p<10> l<2:17> el<2:25>
                        n<ASSIGN_VADDR_RET_T> u<11> t<STRING_CONST> p<18> s<17> l<2:26> el<2:44>
                        n<> u<17> t<Variable_dimension> p<18> c<16> l<2:44> el<2:47>
                          n<> u<16> t<Unpacked_dimension> p<17> c<15> l<2:44> el<2:47>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<2:45> el<2:46>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<2:45> el<2:46>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<2:45> el<2:46>
                                  n<2> u<12> t<INT_CONST> p<13> l<2:45> el<2:46>
        n<> u<98> t<Module_item> p<282> c<97> s<124> l<3:5> el<7:16>
          n<> u<97> t<Non_port_module_item> p<98> c<96> l<3:5> el<7:16>
            n<> u<96> t<Module_or_generate_item> p<97> c<95> l<3:5> el<7:16>
              n<> u<95> t<Module_common_item> p<96> c<94> l<3:5> el<7:16>
                n<> u<94> t<Module_or_generate_item_declaration> p<95> c<93> l<3:5> el<7:16>
                  n<> u<93> t<Package_or_generate_item_declaration> p<94> c<92> l<3:5> el<7:16>
                    n<> u<92> t<Function_declaration> p<93> c<26> l<3:5> el<7:16>
                      n<> u<26> t<Lifetime_Static> p<92> s<91> l<3:14> el<3:20>
                      n<> u<91> t<Function_body_declaration> p<92> c<30> l<3:21> el<7:16>
                        n<> u<30> t<Function_data_type_or_implicit> p<91> c<29> s<31> l<3:21> el<3:39>
                          n<> u<29> t<Function_data_type> p<30> c<28> l<3:21> el<3:39>
                            n<ASSIGN_VADDR_RET_T> u<28> t<Data_type> p<29> c<27> l<3:21> el<3:39>
                              n<ASSIGN_VADDR_RET_T> u<27> t<STRING_CONST> p<28> l<3:21> el<3:39>
                        n<ASSIGN_VADDR> u<31> t<STRING_CONST> p<91> s<32> l<3:40> el<3:52>
                        n<> u<32> t<Tf_port_item_list> p<91> s<89> l<3:52> el<3:54>
                        n<> u<89> t<Function_statement_or_null> p<91> c<88> s<90> l<4:9> el<6:12>
                          n<> u<88> t<Statement> p<89> c<87> l<4:9> el<6:12>
                            n<> u<87> t<Statement_item> p<88> c<86> l<4:9> el<6:12>
                              n<> u<86> t<Loop_statement> p<87> c<85> l<4:9> el<6:12>
                                n<> u<85> t<FOR> p<86> s<41> l<4:9> el<4:12>
                                n<> u<41> t<For_initialization> p<86> c<40> s<51> l<4:14> el<4:23>
                                  n<> u<40> t<For_variable_declaration> p<41> c<34> l<4:14> el<4:23>
                                    n<> u<34> t<Data_type> p<40> c<33> s<35> l<4:14> el<4:17>
                                      n<> u<33> t<IntegerAtomType_Int> p<34> l<4:14> el<4:17>
                                    n<i> u<35> t<STRING_CONST> p<40> s<39> l<4:18> el<4:19>
                                    n<> u<39> t<Expression> p<40> c<38> l<4:22> el<4:23>
                                      n<> u<38> t<Primary> p<39> c<37> l<4:22> el<4:23>
                                        n<> u<37> t<Primary_literal> p<38> c<36> l<4:22> el<4:23>
                                          n<0> u<36> t<INT_CONST> p<37> l<4:22> el<4:23>
                                n<> u<51> t<Expression> p<86> c<45> s<60> l<4:25> el<4:30>
                                  n<> u<45> t<Expression> p<51> c<44> s<50> l<4:25> el<4:26>
                                    n<> u<44> t<Primary> p<45> c<43> l<4:25> el<4:26>
                                      n<> u<43> t<Primary_literal> p<44> c<42> l<4:25> el<4:26>
                                        n<i> u<42> t<STRING_CONST> p<43> l<4:25> el<4:26>
                                  n<> u<50> t<BinOp_Less> p<51> s<49> l<4:27> el<4:28>
                                  n<> u<49> t<Expression> p<51> c<48> l<4:29> el<4:30>
                                    n<> u<48> t<Primary> p<49> c<47> l<4:29> el<4:30>
                                      n<> u<47> t<Primary_literal> p<48> c<46> l<4:29> el<4:30>
                                        n<2> u<46> t<INT_CONST> p<47> l<4:29> el<4:30>
                                n<> u<60> t<For_step> p<86> c<59> s<84> l<4:32> el<4:35>
                                  n<> u<59> t<For_step_assignment> p<60> c<58> l<4:32> el<4:35>
                                    n<> u<58> t<Inc_or_dec_expression> p<59> c<56> l<4:32> el<4:35>
                                      n<> u<56> t<Variable_lvalue> p<58> c<53> s<57> l<4:32> el<4:33>
                                        n<> u<53> t<Ps_or_hierarchical_identifier> p<56> c<52> s<55> l<4:32> el<4:33>
                                          n<i> u<52> t<STRING_CONST> p<53> l<4:32> el<4:33>
                                        n<> u<55> t<Select> p<56> c<54> l<4:33> el<4:33>
                                          n<> u<54> t<Bit_select> p<55> l<4:33> el<4:33>
                                      n<> u<57> t<IncDec_PlusPlus> p<58> l<4:33> el<4:35>
                                n<> u<84> t<Statement_or_null> p<86> c<83> l<4:37> el<6:12>
                                  n<> u<83> t<Statement> p<84> c<82> l<4:37> el<6:12>
                                    n<> u<82> t<Statement_item> p<83> c<81> l<4:37> el<6:12>
                                      n<> u<81> t<Seq_block> p<82> c<79> l<4:37> el<6:12>
                                        n<> u<79> t<Statement_or_null> p<81> c<78> s<80> l<5:14> el<5:34>
                                          n<> u<78> t<Statement> p<79> c<77> l<5:14> el<5:34>
                                            n<> u<77> t<Statement_item> p<78> c<76> l<5:14> el<5:34>
                                              n<> u<76> t<Blocking_assignment> p<77> c<75> l<5:14> el<5:33>
                                                n<> u<75> t<Operator_assignment> p<76> c<69> l<5:14> el<5:33>
                                                  n<> u<69> t<Variable_lvalue> p<75> c<62> s<70> l<5:14> el<5:29>
                                                    n<> u<62> t<Ps_or_hierarchical_identifier> p<69> c<61> s<68> l<5:14> el<5:26>
                                                      n<ASSIGN_VADDR> u<61> t<STRING_CONST> p<62> l<5:14> el<5:26>
                                                    n<> u<68> t<Select> p<69> c<67> l<5:26> el<5:29>
                                                      n<> u<67> t<Bit_select> p<68> c<66> l<5:26> el<5:29>
                                                        n<> u<66> t<Expression> p<67> c<65> l<5:27> el<5:28>
                                                          n<> u<65> t<Primary> p<66> c<64> l<5:27> el<5:28>
                                                            n<> u<64> t<Primary_literal> p<65> c<63> l<5:27> el<5:28>
                                                              n<i> u<63> t<STRING_CONST> p<64> l<5:27> el<5:28>
                                                  n<> u<70> t<AssignOp_Assign> p<75> s<74> l<5:30> el<5:31>
                                                  n<> u<74> t<Expression> p<75> c<73> l<5:32> el<5:33>
                                                    n<> u<73> t<Primary> p<74> c<72> l<5:32> el<5:33>
                                                      n<> u<72> t<Primary_literal> p<73> c<71> l<5:32> el<5:33>
                                                        n<5> u<71> t<INT_CONST> p<72> l<5:32> el<5:33>
                                        n<> u<80> t<END> p<81> l<6:9> el<6:12>
                        n<> u<90> t<ENDFUNCTION> p<91> l<7:5> el<7:16>
        n<> u<124> t<Module_item> p<282> c<123> s<170> l<9:5> el<9:55>
          n<> u<123> t<Non_port_module_item> p<124> c<122> l<9:5> el<9:55>
            n<> u<122> t<Module_or_generate_item> p<123> c<121> l<9:5> el<9:55>
              n<> u<121> t<Module_common_item> p<122> c<120> l<9:5> el<9:55>
                n<> u<120> t<Module_or_generate_item_declaration> p<121> c<119> l<9:5> el<9:55>
                  n<> u<119> t<Package_or_generate_item_declaration> p<120> c<118> l<9:5> el<9:55>
                    n<> u<118> t<Local_parameter_declaration> p<119> c<102> l<9:5> el<9:54>
                      n<> u<102> t<Data_type_or_implicit> p<118> c<101> s<117> l<9:16> el<9:28>
                        n<> u<101> t<Data_type> p<102> c<99> l<9:16> el<9:28>
                          n<> u<99> t<IntegerAtomType_Int> p<101> s<100> l<9:16> el<9:19>
                          n<> u<100> t<Signing_Unsigned> p<101> l<9:20> el<9:28>
                      n<> u<117> t<Param_assignment_list> p<118> c<116> l<9:29> el<9:54>
                        n<> u<116> t<Param_assignment> p<117> c<103> l<9:29> el<9:54>
                          n<VADDR> u<103> t<STRING_CONST> p<116> s<108> l<9:29> el<9:34>
                          n<> u<108> t<Unpacked_dimension> p<116> c<107> s<115> l<9:34> el<9:37>
                            n<> u<107> t<Constant_expression> p<108> c<106> l<9:35> el<9:36>
                              n<> u<106> t<Constant_primary> p<107> c<105> l<9:35> el<9:36>
                                n<> u<105> t<Primary_literal> p<106> c<104> l<9:35> el<9:36>
                                  n<2> u<104> t<INT_CONST> p<105> l<9:35> el<9:36>
                          n<> u<115> t<Constant_param_expression> p<116> c<114> l<9:40> el<9:54>
                            n<> u<114> t<Constant_mintypmax_expression> p<115> c<113> l<9:40> el<9:54>
                              n<> u<113> t<Constant_expression> p<114> c<112> l<9:40> el<9:54>
                                n<> u<112> t<Constant_primary> p<113> c<111> l<9:40> el<9:54>
                                  n<> u<111> t<Subroutine_call> p<112> c<109> l<9:40> el<9:54>
                                    n<ASSIGN_VADDR> u<109> t<STRING_CONST> p<111> s<110> l<9:40> el<9:52>
                                    n<> u<110> t<Argument_list> p<111> l<9:53> el<9:53>
        n<> u<170> t<Module_item> p<282> c<169> s<176> l<11:2> el<13:5>
          n<> u<169> t<Non_port_module_item> p<170> c<168> l<11:2> el<13:5>
            n<> u<168> t<Module_or_generate_item> p<169> c<167> l<11:2> el<13:5>
              n<> u<167> t<Module_common_item> p<168> c<166> l<11:2> el<13:5>
                n<> u<166> t<Conditional_generate_construct> p<167> c<165> l<11:2> el<13:5>
                  n<> u<165> t<If_generate_construct> p<166> c<164> l<11:2> el<13:5>
                    n<> u<164> t<IF> p<165> s<139> l<11:2> el<11:4>
                    n<> u<139> t<Constant_expression> p<165> c<133> s<163> l<11:6> el<11:19>
                      n<> u<133> t<Constant_expression> p<139> c<132> s<138> l<11:6> el<11:14>
                        n<> u<132> t<Constant_primary> p<133> c<125> l<11:6> el<11:14>
                          n<VADDR> u<125> t<STRING_CONST> p<132> s<131> l<11:6> el<11:11>
                          n<> u<131> t<Constant_select> p<132> c<130> l<11:11> el<11:14>
                            n<> u<130> t<Constant_bit_select> p<131> c<129> l<11:11> el<11:14>
                              n<> u<129> t<Constant_expression> p<130> c<128> l<11:12> el<11:13>
                                n<> u<128> t<Constant_primary> p<129> c<127> l<11:12> el<11:13>
                                  n<> u<127> t<Primary_literal> p<128> c<126> l<11:12> el<11:13>
                                    n<0> u<126> t<INT_CONST> p<127> l<11:12> el<11:13>
                      n<> u<138> t<BinOp_Not> p<139> s<137> l<11:15> el<11:17>
                      n<> u<137> t<Constant_expression> p<139> c<136> l<11:18> el<11:19>
                        n<> u<136> t<Constant_primary> p<137> c<135> l<11:18> el<11:19>
                          n<> u<135> t<Primary_literal> p<136> c<134> l<11:18> el<11:19>
                            n<5> u<134> t<INT_CONST> p<135> l<11:18> el<11:19>
                    n<> u<163> t<Generate_item> p<165> c<162> l<11:21> el<13:5>
                      n<> u<162> t<Generate_begin_end_block> p<163> c<160> l<11:21> el<13:5>
                        n<> u<160> t<Generate_item> p<162> c<159> s<161> l<12:3> el<12:44>
                          n<> u<159> t<Module_or_generate_item> p<160> c<158> l<12:3> el<12:44>
                            n<> u<158> t<Module_common_item> p<159> c<157> l<12:3> el<12:44>
                              n<> u<157> t<Elaboration_system_task> p<158> c<156> l<12:3> el<12:44>
                                n<info> u<156> t<STRING_CONST> p<157> s<155> l<12:4> el<12:8>
                                n<> u<155> t<Argument_list> p<157> c<143> l<12:9> el<12:42>
                                  n<> u<143> t<Expression> p<155> c<142> s<154> l<12:9> el<12:33>
                                    n<> u<142> t<Primary> p<143> c<141> l<12:9> el<12:33>
                                      n<> u<141> t<Primary_literal> p<142> c<140> l<12:9> el<12:33>
                                        n<"--[0] (%d) should be 5"> u<140> t<STRING_LITERAL> p<141> l<12:9> el<12:33>
                                  n<> u<154> t<Argument> p<155> c<153> l<12:34> el<12:42>
                                    n<> u<153> t<Expression> p<154> c<152> l<12:34> el<12:42>
                                      n<> u<152> t<Primary> p<153> c<151> l<12:34> el<12:42>
                                        n<> u<151> t<Complex_func_call> p<152> c<144> l<12:34> el<12:42>
                                          n<VADDR> u<144> t<STRING_CONST> p<151> s<150> l<12:34> el<12:39>
                                          n<> u<150> t<Select> p<151> c<149> l<12:39> el<12:42>
                                            n<> u<149> t<Bit_select> p<150> c<148> l<12:39> el<12:42>
                                              n<> u<148> t<Expression> p<149> c<147> l<12:40> el<12:41>
                                                n<> u<147> t<Primary> p<148> c<146> l<12:40> el<12:41>
                                                  n<> u<146> t<Primary_literal> p<147> c<145> l<12:40> el<12:41>
                                                    n<0> u<145> t<INT_CONST> p<146> l<12:40> el<12:41>
                        n<> u<161> t<END> p<162> l<13:2> el<13:5>
        n<> u<176> t<Module_item> p<282> c<175> s<222> l<13:5> el<13:6>
          n<> u<175> t<Non_port_module_item> p<176> c<174> l<13:5> el<13:6>
            n<> u<174> t<Module_or_generate_item> p<175> c<173> l<13:5> el<13:6>
              n<> u<173> t<Module_common_item> p<174> c<172> l<13:5> el<13:6>
                n<> u<172> t<Module_or_generate_item_declaration> p<173> c<171> l<13:5> el<13:6>
                  n<> u<171> t<Package_or_generate_item_declaration> p<172> l<13:5> el<13:6>
        n<> u<222> t<Module_item> p<282> c<221> s<228> l<14:2> el<16:5>
          n<> u<221> t<Non_port_module_item> p<222> c<220> l<14:2> el<16:5>
            n<> u<220> t<Module_or_generate_item> p<221> c<219> l<14:2> el<16:5>
              n<> u<219> t<Module_common_item> p<220> c<218> l<14:2> el<16:5>
                n<> u<218> t<Conditional_generate_construct> p<219> c<217> l<14:2> el<16:5>
                  n<> u<217> t<If_generate_construct> p<218> c<216> l<14:2> el<16:5>
                    n<> u<216> t<IF> p<217> s<191> l<14:2> el<14:4>
                    n<> u<191> t<Constant_expression> p<217> c<185> s<215> l<14:6> el<14:19>
                      n<> u<185> t<Constant_expression> p<191> c<184> s<190> l<14:6> el<14:14>
                        n<> u<184> t<Constant_primary> p<185> c<177> l<14:6> el<14:14>
                          n<VADDR> u<177> t<STRING_CONST> p<184> s<183> l<14:6> el<14:11>
                          n<> u<183> t<Constant_select> p<184> c<182> l<14:11> el<14:14>
                            n<> u<182> t<Constant_bit_select> p<183> c<181> l<14:11> el<14:14>
                              n<> u<181> t<Constant_expression> p<182> c<180> l<14:12> el<14:13>
                                n<> u<180> t<Constant_primary> p<181> c<179> l<14:12> el<14:13>
                                  n<> u<179> t<Primary_literal> p<180> c<178> l<14:12> el<14:13>
                                    n<1> u<178> t<INT_CONST> p<179> l<14:12> el<14:13>
                      n<> u<190> t<BinOp_Not> p<191> s<189> l<14:15> el<14:17>
                      n<> u<189> t<Constant_expression> p<191> c<188> l<14:18> el<14:19>
                        n<> u<188> t<Constant_primary> p<189> c<187> l<14:18> el<14:19>
                          n<> u<187> t<Primary_literal> p<188> c<186> l<14:18> el<14:19>
                            n<5> u<186> t<INT_CONST> p<187> l<14:18> el<14:19>
                    n<> u<215> t<Generate_item> p<217> c<214> l<14:21> el<16:5>
                      n<> u<214> t<Generate_begin_end_block> p<215> c<212> l<14:21> el<16:5>
                        n<> u<212> t<Generate_item> p<214> c<211> s<213> l<15:3> el<15:44>
                          n<> u<211> t<Module_or_generate_item> p<212> c<210> l<15:3> el<15:44>
                            n<> u<210> t<Module_common_item> p<211> c<209> l<15:3> el<15:44>
                              n<> u<209> t<Elaboration_system_task> p<210> c<208> l<15:3> el<15:44>
                                n<info> u<208> t<STRING_CONST> p<209> s<207> l<15:4> el<15:8>
                                n<> u<207> t<Argument_list> p<209> c<195> l<15:9> el<15:42>
                                  n<> u<195> t<Expression> p<207> c<194> s<206> l<15:9> el<15:33>
                                    n<> u<194> t<Primary> p<195> c<193> l<15:9> el<15:33>
                                      n<> u<193> t<Primary_literal> p<194> c<192> l<15:9> el<15:33>
                                        n<"--[1] (%d) should be 5"> u<192> t<STRING_LITERAL> p<193> l<15:9> el<15:33>
                                  n<> u<206> t<Argument> p<207> c<205> l<15:34> el<15:42>
                                    n<> u<205> t<Expression> p<206> c<204> l<15:34> el<15:42>
                                      n<> u<204> t<Primary> p<205> c<203> l<15:34> el<15:42>
                                        n<> u<203> t<Complex_func_call> p<204> c<196> l<15:34> el<15:42>
                                          n<VADDR> u<196> t<STRING_CONST> p<203> s<202> l<15:34> el<15:39>
                                          n<> u<202> t<Select> p<203> c<201> l<15:39> el<15:42>
                                            n<> u<201> t<Bit_select> p<202> c<200> l<15:39> el<15:42>
                                              n<> u<200> t<Expression> p<201> c<199> l<15:40> el<15:41>
                                                n<> u<199> t<Primary> p<200> c<198> l<15:40> el<15:41>
                                                  n<> u<198> t<Primary_literal> p<199> c<197> l<15:40> el<15:41>
                                                    n<1> u<197> t<INT_CONST> p<198> l<15:40> el<15:41>
                        n<> u<213> t<END> p<214> l<16:2> el<16:5>
        n<> u<228> t<Module_item> p<282> c<227> s<274> l<16:5> el<16:6>
          n<> u<227> t<Non_port_module_item> p<228> c<226> l<16:5> el<16:6>
            n<> u<226> t<Module_or_generate_item> p<227> c<225> l<16:5> el<16:6>
              n<> u<225> t<Module_common_item> p<226> c<224> l<16:5> el<16:6>
                n<> u<224> t<Module_or_generate_item_declaration> p<225> c<223> l<16:5> el<16:6>
                  n<> u<223> t<Package_or_generate_item_declaration> p<224> l<16:5> el<16:6>
        n<> u<274> t<Module_item> p<282> c<273> s<280> l<17:2> el<19:5>
          n<> u<273> t<Non_port_module_item> p<274> c<272> l<17:2> el<19:5>
            n<> u<272> t<Module_or_generate_item> p<273> c<271> l<17:2> el<19:5>
              n<> u<271> t<Module_common_item> p<272> c<270> l<17:2> el<19:5>
                n<> u<270> t<Conditional_generate_construct> p<271> c<269> l<17:2> el<19:5>
                  n<> u<269> t<If_generate_construct> p<270> c<268> l<17:2> el<19:5>
                    n<> u<268> t<IF> p<269> s<243> l<17:2> el<17:4>
                    n<> u<243> t<Constant_expression> p<269> c<237> s<267> l<17:6> el<17:19>
                      n<> u<237> t<Constant_expression> p<243> c<236> s<242> l<17:6> el<17:14>
                        n<> u<236> t<Constant_primary> p<237> c<229> l<17:6> el<17:14>
                          n<VADDR> u<229> t<STRING_CONST> p<236> s<235> l<17:6> el<17:11>
                          n<> u<235> t<Constant_select> p<236> c<234> l<17:11> el<17:14>
                            n<> u<234> t<Constant_bit_select> p<235> c<233> l<17:11> el<17:14>
                              n<> u<233> t<Constant_expression> p<234> c<232> l<17:12> el<17:13>
                                n<> u<232> t<Constant_primary> p<233> c<231> l<17:12> el<17:13>
                                  n<> u<231> t<Primary_literal> p<232> c<230> l<17:12> el<17:13>
                                    n<1> u<230> t<INT_CONST> p<231> l<17:12> el<17:13>
                      n<> u<242> t<BinOp_Equiv> p<243> s<241> l<17:15> el<17:17>
                      n<> u<241> t<Constant_expression> p<243> c<240> l<17:18> el<17:19>
                        n<> u<240> t<Constant_primary> p<241> c<239> l<17:18> el<17:19>
                          n<> u<239> t<Primary_literal> p<240> c<238> l<17:18> el<17:19>
                            n<5> u<238> t<INT_CONST> p<239> l<17:18> el<17:19>
                    n<> u<267> t<Generate_item> p<269> c<266> l<17:21> el<19:5>
                      n<> u<266> t<Generate_begin_end_block> p<267> c<264> l<17:21> el<19:5>
                        n<> u<264> t<Generate_item> p<266> c<263> s<265> l<18:3> el<18:40>
                          n<> u<263> t<Module_or_generate_item> p<264> c<262> l<18:3> el<18:40>
                            n<> u<262> t<Module_common_item> p<263> c<261> l<18:3> el<18:40>
                              n<> u<261> t<Elaboration_system_task> p<262> c<260> l<18:3> el<18:40>
                                n<info> u<260> t<STRING_CONST> p<261> s<259> l<18:4> el<18:8>
                                n<> u<259> t<Argument_list> p<261> c<247> l<18:9> el<18:38>
                                  n<> u<247> t<Expression> p<259> c<246> s<258> l<18:9> el<18:29>
                                    n<> u<246> t<Primary> p<247> c<245> l<18:9> el<18:29>
                                      n<> u<245> t<Primary_literal> p<246> c<244> l<18:9> el<18:29>
                                        n<"--[1] (%d) is 5!!!"> u<244> t<STRING_LITERAL> p<245> l<18:9> el<18:29>
                                  n<> u<258> t<Argument> p<259> c<257> l<18:30> el<18:38>
                                    n<> u<257> t<Expression> p<258> c<256> l<18:30> el<18:38>
                                      n<> u<256> t<Primary> p<257> c<255> l<18:30> el<18:38>
                                        n<> u<255> t<Complex_func_call> p<256> c<248> l<18:30> el<18:38>
                                          n<VADDR> u<248> t<STRING_CONST> p<255> s<254> l<18:30> el<18:35>
                                          n<> u<254> t<Select> p<255> c<253> l<18:35> el<18:38>
                                            n<> u<253> t<Bit_select> p<254> c<252> l<18:35> el<18:38>
                                              n<> u<252> t<Expression> p<253> c<251> l<18:36> el<18:37>
                                                n<> u<251> t<Primary> p<252> c<250> l<18:36> el<18:37>
                                                  n<> u<250> t<Primary_literal> p<251> c<249> l<18:36> el<18:37>
                                                    n<1> u<249> t<INT_CONST> p<250> l<18:36> el<18:37>
                        n<> u<265> t<END> p<266> l<19:2> el<19:5>
        n<> u<280> t<Module_item> p<282> c<279> s<281> l<19:5> el<19:6>
          n<> u<279> t<Non_port_module_item> p<280> c<278> l<19:5> el<19:6>
            n<> u<278> t<Module_or_generate_item> p<279> c<277> l<19:5> el<19:6>
              n<> u<277> t<Module_common_item> p<278> c<276> l<19:5> el<19:6>
                n<> u<276> t<Module_or_generate_item_declaration> p<277> c<275> l<19:5> el<19:6>
                  n<> u<275> t<Package_or_generate_item_declaration> p<276> l<19:5> el<19:6>
        n<> u<281> t<ENDMODULE> p<282> l<20:1> el<20:10>
    n<> u<300> t<Description> p<301> c<299> l<22:1> el<24:10>
      n<> u<299> t<Module_declaration> p<300> c<287> l<22:1> el<24:10>
        n<> u<287> t<Module_ansi_header> p<299> c<284> s<297> l<22:1> el<22:13>
          n<module> u<284> t<Module_keyword> p<287> s<285> l<22:1> el<22:7>
          n<main> u<285> t<STRING_CONST> p<287> s<286> l<22:8> el<22:12>
          n<> u<286> t<Package_import_declaration_list> p<287> l<22:12> el<22:12>
        n<> u<297> t<Non_port_module_item> p<299> c<296> s<298> l<23:5> el<23:20>
          n<> u<296> t<Module_or_generate_item> p<297> c<295> l<23:5> el<23:20>
            n<> u<295> t<Module_instantiation> p<296> c<288> l<23:5> el<23:20>
              n<top> u<288> t<STRING_CONST> p<295> s<289> l<23:5> el<23:8>
              n<> u<289> t<Parameter_value_assignment> p<295> s<294> l<23:9> el<23:12>
              n<> u<294> t<Hierarchical_instance> p<295> c<291> l<23:12> el<23:19>
                n<> u<291> t<Name_of_instance> p<294> c<290> s<293> l<23:12> el<23:16>
                  n<top1> u<290> t<STRING_CONST> p<291> l<23:12> el<23:16>
                n<> u<293> t<Port_connection_list> p<294> c<292> l<23:18> el<23:18>
                  n<> u<292> t<Ordered_port_connection> p<293> l<23:18> el<23:18>
        n<> u<298> t<ENDMODULE> p<299> l<24:1> el<24:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:22:1: No timescale set for "main".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:22:1: Compile module "work@main".
[INF:CP0303] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          2
Assignment                                             2
Begin                                                  4
BitSelect                                              4
Constant                                              11
Design                                                 1
ForStmt                                                1
FuncCall                                               1
Function                                               1
GenIf                                                  3
Identifier                                             5
IntTypespec                                            3
Module                                                 2
ModuleTypespec                                         2
Operation                                              7
ParamAssign                                            1
Parameter                                              1
Range                                                  2
RefModule                                              1
RefObj                                                 3
RefTypespec                                            6
SourceFile                                             1
TypedefTypespec                                        1
UnsupportedTypespec                                    1
Variable                                               1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncRetArray/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@main (work@main), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:22:1, endln:24:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@main)
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:22:1, endln:24:10
    |vpiName:work@main
  |vpiTypedef:
  \_ModuleTypespec: (top)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:top
    |vpiModule:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
  |vpiDefName:work@main
  |vpiRefModule:
  \_RefModule: work@top (top1), line:23:5, endln:23:8
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:22:1, endln:24:10
    |vpiName:top1
    |vpiDefName:work@top
    |vpiActual:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.VADDR), line:9:29, endln:9:54
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@top.VADDR), line:9:16, endln:9:28
      |vpiParent:
      \_Parameter: (work@top.VADDR), line:9:29, endln:9:54
      |vpiFullName:work@top.VADDR
      |vpiActual:
      \_ArrayTypespec: , line:9:16, endln:9:54
    |vpiLocalParam:1
    |vpiName:VADDR
    |vpiFullName:work@top.VADDR
  |vpiParamAssign:
  \_ParamAssign: , line:9:29, endln:9:54
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiRhs:
    \_FuncCall: (ASSIGN_VADDR), line:9:40, endln:9:53
      |vpiParent:
      \_ParamAssign: , line:9:29, endln:9:54
      |vpiName:
      \_Identifier: (ASSIGN_VADDR)
        |vpiParent:
        \_FuncCall: (ASSIGN_VADDR), line:9:40, endln:9:53
        |vpiName:ASSIGN_VADDR
      |vpiFunction:
      \_Function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
    |vpiLhs:
    \_Parameter: (work@top.VADDR), line:9:29, endln:9:54
  |vpiInternalScope:
  \_Function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiName:
    \_Identifier: (ASSIGN_VADDR)
      |vpiParent:
      \_Function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
      |vpiName:ASSIGN_VADDR
    |vpiFullName:work@top.ASSIGN_VADDR
    |vpiVariable:
    \_Variable: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
      |vpiParent:
      \_Function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
      |vpiTypespec:
      \_RefTypespec: (work@top.ASSIGN_VADDR.i), line:4:14, endln:4:17
        |vpiParent:
        \_Variable: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
        |vpiFullName:work@top.ASSIGN_VADDR.i
        |vpiActual:
        \_IntTypespec: , line:4:14, endln:4:17
      |vpiName:i
      |vpiFullName:work@top.ASSIGN_VADDR.i
      |vpiSigned:1
    |vpiInternalScope:
    \_ForStmt: (work@top.ASSIGN_VADDR), line:4:9, endln:6:12
      |vpiParent:
      \_Function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
      |vpiFullName:work@top.ASSIGN_VADDR
      |vpiInternalScope:
      \_Begin: (work@top.ASSIGN_VADDR), line:4:37, endln:6:12
        |vpiParent:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:4:9, endln:6:12
        |vpiFullName:work@top.ASSIGN_VADDR
        |vpiStmt:
        \_Assignment: , line:5:14, endln:5:33
          |vpiParent:
          \_Begin: (work@top.ASSIGN_VADDR), line:4:37, endln:6:12
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:5:32, endln:5:33
            |vpiParent:
            \_Assignment: , line:5:14, endln:5:33
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
          |vpiLhs:
          \_BitSelect: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:5:26, endln:5:29
            |vpiParent:
            \_Assignment: , line:5:14, endln:5:33
            |vpiName:ASSIGN_VADDR
            |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR
            |vpiActual:
            \_Function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
            |vpiIndex:
            \_RefObj: (work@top.ASSIGN_VADDR.i), line:5:27, endln:5:28
              |vpiParent:
              \_BitSelect: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:5:26, endln:5:29
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_Variable: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
      |vpiForInitStmt:
      \_Assignment: , line:4:14, endln:4:23
        |vpiParent:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:4:9, endln:6:12
        |vpiRhs:
        \_Constant: , line:4:22, endln:4:23
          |vpiParent:
          \_Assignment: , line:4:14, endln:4:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_Variable: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
      |vpiForIncStmt:
      \_Operation: , line:4:32, endln:4:35
        |vpiParent:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:4:9, endln:6:12
        |vpiOpType:62
        |vpiOperand:
        \_RefObj: (work@top.ASSIGN_VADDR.i), line:4:32, endln:4:33
          |vpiParent:
          \_Operation: , line:4:32, endln:4:35
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_Variable: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
      |vpiCondition:
      \_Operation: , line:4:25, endln:4:30
        |vpiParent:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:4:9, endln:6:12
        |vpiOpType:20
        |vpiOperand:
        \_RefObj: (work@top.ASSIGN_VADDR.i), line:4:25, endln:4:26
          |vpiParent:
          \_Operation: , line:4:25, endln:4:30
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_Variable: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
        |vpiOperand:
        \_Constant: , line:4:29, endln:4:30
          |vpiParent:
          \_Operation: , line:4:25, endln:4:30
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiStmt:
      \_Begin: (work@top.ASSIGN_VADDR), line:4:37, endln:6:12
    |vpiTypedef:
    \_IntTypespec: , line:4:14, endln:4:17
      |vpiParent:
      \_Function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
      |vpiSigned:1
    |vpiImportTypespec:
    \_IntTypespec: , line:4:14, endln:4:17
    |vpiImportTypespec:
    \_Variable: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@top.ASSIGN_VADDR.ASSIGN_VADDR_RET_T), line:3:21, endln:3:39
      |vpiParent:
      \_Function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
      |vpiName:ASSIGN_VADDR_RET_T
      |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR_RET_T
      |vpiActual:
      \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:2:26, endln:2:44
    |vpiStmt:
    \_ForStmt: (work@top.ASSIGN_VADDR), line:4:9, endln:6:12
  |vpiInternalScope:
  \_Begin: (work@top), line:11:21, endln:13:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiFullName:work@top
  |vpiInternalScope:
  \_Begin: (work@top), line:14:21, endln:16:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiFullName:work@top
  |vpiInternalScope:
  \_Begin: (work@top), line:17:21, endln:19:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiFullName:work@top
  |vpiTypedef:
  \_IntTypespec: , line:2:13, endln:2:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
  |vpiTypedef:
  \_ArrayTypespec: , line:2:13, endln:2:47
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:2:44, endln:2:47
      |vpiParent:
      \_ArrayTypespec: , line:2:13, endln:2:47
      |vpiRightRange:
      \_Operation: , line:2:45, endln:2:46
        |vpiParent:
        \_Range: , line:2:44, endln:2:47
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:2:45, endln:2:46
          |vpiParent:
          \_Operation: , line:2:45, endln:2:46
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:2:13, endln:2:25
      |vpiParent:
      \_ArrayTypespec: , line:2:13, endln:2:47
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:2:13, endln:2:25
  |vpiTypedef:
  \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:2:26, endln:2:44
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiName:
    \_Identifier: (ASSIGN_VADDR_RET_T)
      |vpiParent:
      \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:2:26, endln:2:44
      |vpiName:ASSIGN_VADDR_RET_T
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.ASSIGN_VADDR_RET_T), line:2:13, endln:2:16
      |vpiParent:
      \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:2:26, endln:2:44
      |vpiFullName:work@top.ASSIGN_VADDR_RET_T
      |vpiActual:
      \_ArrayTypespec: , line:2:13, endln:2:47
  |vpiTypedef:
  \_ArrayTypespec: , line:9:16, endln:9:54
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:9:34, endln:9:37
      |vpiParent:
      \_ArrayTypespec: , line:9:16, endln:9:54
      |vpiRightRange:
      \_Operation: , line:9:35, endln:9:36
        |vpiParent:
        \_Range: , line:9:34, endln:9:37
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:9:35, endln:9:36
          |vpiParent:
          \_Operation: , line:9:35, endln:9:36
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:9:16, endln:9:28
      |vpiParent:
      \_ArrayTypespec: , line:9:16, endln:9:54
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:2:13, endln:2:25
  |vpiImportTypespec:
  \_Function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
  |vpiImportTypespec:
  \_IntTypespec: , line:2:13, endln:2:25
  |vpiImportTypespec:
  \_ArrayTypespec: , line:2:13, endln:2:47
  |vpiImportTypespec:
  \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:2:26, endln:2:44
  |vpiImportTypespec:
  \_ArrayTypespec: , line:9:16, endln:9:54
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
  |vpiGenStmt:
  \_GenIf: , line:11:2, endln:13:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiCondition:
    \_Operation: , line:11:6, endln:11:19
      |vpiParent:
      \_GenIf: , line:11:2, endln:13:5
      |vpiOpType:15
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:11:11, endln:11:14
        |vpiParent:
        \_Operation: , line:11:6, endln:11:19
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:9:29, endln:9:54
        |vpiIndex:
        \_Constant: , line:11:12, endln:11:13
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:11:11, endln:11:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:11:18, endln:11:19
        |vpiParent:
        \_Operation: , line:11:6, endln:11:19
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:11:21, endln:13:5
  |vpiGenStmt:
  \_GenIf: , line:14:2, endln:16:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiCondition:
    \_Operation: , line:14:6, endln:14:19
      |vpiParent:
      \_GenIf: , line:14:2, endln:16:5
      |vpiOpType:15
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:14:11, endln:14:14
        |vpiParent:
        \_Operation: , line:14:6, endln:14:19
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:9:29, endln:9:54
        |vpiIndex:
        \_Constant: , line:14:12, endln:14:13
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:14:11, endln:14:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:14:18, endln:14:19
        |vpiParent:
        \_Operation: , line:14:6, endln:14:19
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:14:21, endln:16:5
  |vpiGenStmt:
  \_GenIf: , line:17:2, endln:19:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiCondition:
    \_Operation: , line:17:6, endln:17:19
      |vpiParent:
      \_GenIf: , line:17:2, endln:19:5
      |vpiOpType:14
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:17:11, endln:17:14
        |vpiParent:
        \_Operation: , line:17:6, endln:17:19
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:9:29, endln:9:54
        |vpiIndex:
        \_Constant: , line:17:12, endln:17:13
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:17:11, endln:17:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:17:18, endln:17:19
        |vpiParent:
        \_Operation: , line:17:6, endln:17:19
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:17:21, endln:19:5
|vpiTypedef:
\_ModuleTypespec: (main)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:main
  |vpiModule:
  \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:22:1, endln:24:10
|vpiTypedef:
\_ModuleTypespec: (top)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
