@W: MT529 :"c:\users\akulk\downloads\fpga personal projects\icestickprojects\prescaler\prescaler.v":15:0:15:5|Found inferred clock prescaler|clk_in which controls 22 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
