OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/designs/ci/picorv32_base/runs/fullrun1/tmp/routing/24-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/vignesh/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.0
[INFO]: Setting input delay to: 4.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   picorv32_base
Die area:                 ( 0 0 ) ( 671845 682565 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     59198
Number of terminals:      411
Number of snets:          2
Number of nets:           19907

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 630.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 818236.
[INFO DRT-0033] mcon shape region query size = 711205.
[INFO DRT-0033] met1 shape region query size = 142765.
[INFO DRT-0033] via shape region query size = 6075.
[INFO DRT-0033] met2 shape region query size = 3877.
[INFO DRT-0033] via2 shape region query size = 4860.
[INFO DRT-0033] met3 shape region query size = 3822.
[INFO DRT-0033] via3 shape region query size = 4860.
[INFO DRT-0033] met4 shape region query size = 1285.
[INFO DRT-0033] via4 shape region query size = 50.
[INFO DRT-0033] met5 shape region query size = 70.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2514 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 612 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 15418 groups.
#scanned instances     = 59198
#unique  instances     = 630
#stdCellGenAp          = 18750
#stdCellValidPlanarAp  = 92
#stdCellValidViaAp     = 14395
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 69342
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:08:37, elapsed time = 00:01:05, memory = 329.27 (MB), peak = 343.20 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     167170

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 97 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 98 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 55571.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44533.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25564.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3493.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1366.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 34.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82501 vertical wires in 2 frboxes and 48060 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 9450 vertical wires in 2 frboxes and 14637 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 456.52 (MB), peak = 694.92 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 456.52 (MB), peak = 694.92 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:16, memory = 995.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:32, memory = 1330.17 (MB).
    Completing 30% with 3216 violations.
    elapsed time = 00:00:45, memory = 932.67 (MB).
    Completing 40% with 3216 violations.
    elapsed time = 00:01:04, memory = 1285.75 (MB).
    Completing 50% with 3216 violations.
    elapsed time = 00:01:17, memory = 1513.35 (MB).
    Completing 60% with 6664 violations.
    elapsed time = 00:01:38, memory = 1197.56 (MB).
    Completing 70% with 6664 violations.
    elapsed time = 00:01:55, memory = 1459.96 (MB).
    Completing 80% with 10136 violations.
    elapsed time = 00:02:14, memory = 1104.20 (MB).
    Completing 90% with 10136 violations.
    elapsed time = 00:02:43, memory = 1420.48 (MB).
    Completing 100% with 13830 violations.
    elapsed time = 00:02:58, memory = 651.98 (MB).
[INFO DRT-0199]   Number of violations = 17826.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     30      0      0      0      0      0      1      0
Metal Spacing      161      0   2209      0    435     48      3      0      0
Min Hole             0      0     16      0      0      0      0      0      0
NS Metal             6      0      0      0      0      0      0      0      0
Recheck              6      0   2464      0   1342    142     40      0      2
Short                0      0   9511      1   1369     36      3      1      0
[INFO DRT-0267] cpu time = 00:22:18, elapsed time = 00:02:59, memory = 920.11 (MB), peak = 1556.00 (MB)
Total wire length = 1065715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 395337 um.
Total wire length on LAYER met2 = 425735 um.
Total wire length on LAYER met3 = 136118 um.
Total wire length on LAYER met4 = 105628 um.
Total wire length on LAYER met5 = 2895 um.
Total number of vias = 156021.
Up-via summary (total 156021):.

-------------------------
 FR_MASTERSLICE         0
            li1     70514
           met1     78001
           met2      4993
           met3      2462
           met4        51
-------------------------
                   156021


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 17826 violations.
    elapsed time = 00:00:14, memory = 1280.04 (MB).
    Completing 20% with 17826 violations.
    elapsed time = 00:00:30, memory = 1608.50 (MB).
    Completing 30% with 16086 violations.
    elapsed time = 00:01:46, memory = 1014.62 (MB).
    Completing 40% with 16086 violations.
    elapsed time = 00:02:20, memory = 1480.01 (MB).
    Completing 50% with 16086 violations.
    elapsed time = 00:02:42, memory = 1661.22 (MB).
    Completing 60% with 14140 violations.
    elapsed time = 00:03:27, memory = 1198.60 (MB).
    Completing 70% with 14140 violations.
    elapsed time = 00:04:10, memory = 1486.32 (MB).
    Completing 80% with 12044 violations.
    elapsed time = 00:04:49, memory = 1091.12 (MB).
    Completing 90% with 12044 violations.
    elapsed time = 00:05:48, memory = 1452.21 (MB).
    Completing 100% with 9915 violations.
    elapsed time = 00:06:51, memory = 1151.54 (MB).
[INFO DRT-0199]   Number of violations = 9915.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          8      0      0      0      0      0
Metal Spacing        0   1308      0    284     21      1
Min Hole             0      2      0      0      0      0
Short                0   7587      2    675     24      3
[INFO DRT-0267] cpu time = 00:40:23, elapsed time = 00:07:04, memory = 1152.96 (MB), peak = 1726.61 (MB)
Total wire length = 1061190 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 393534 um.
Total wire length on LAYER met2 = 423490 um.
Total wire length on LAYER met3 = 136065 um.
Total wire length on LAYER met4 = 105274 um.
Total wire length on LAYER met5 = 2824 um.
Total number of vias = 155746.
Up-via summary (total 155746):.

-------------------------
 FR_MASTERSLICE         0
            li1     70492
           met1     77727
           met2      5061
           met3      2418
           met4        48
-------------------------
                   155746


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9915 violations.
    elapsed time = 00:00:31, memory = 1185.98 (MB).
    Completing 20% with 9915 violations.
    elapsed time = 00:01:00, memory = 1472.73 (MB).
    Completing 30% with 10071 violations.
    elapsed time = 00:01:16, memory = 1157.67 (MB).
    Completing 40% with 10071 violations.
    elapsed time = 00:01:49, memory = 1227.71 (MB).
    Completing 50% with 10071 violations.
    elapsed time = 00:02:24, memory = 1601.33 (MB).
    Completing 60% with 9854 violations.
    elapsed time = 00:02:51, memory = 1169.38 (MB).
    Completing 70% with 9854 violations.
    elapsed time = 00:03:23, memory = 1438.47 (MB).
    Completing 80% with 9615 violations.
    elapsed time = 00:03:58, memory = 1159.57 (MB).
    Completing 90% with 9615 violations.
    elapsed time = 00:04:51, memory = 1424.15 (MB).
    Completing 100% with 9232 violations.
    elapsed time = 00:05:38, memory = 1154.79 (MB).
[INFO DRT-0199]   Number of violations = 9232.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         10      0      0      0      0      0
Metal Spacing        0   1141      0    280     10      2
Min Hole             0      1      0      0      0      0
Short                0   7161      1    609     11      6
[INFO DRT-0267] cpu time = 00:40:25, elapsed time = 00:05:45, memory = 1154.79 (MB), peak = 1726.61 (MB)
Total wire length = 1059277 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 392771 um.
Total wire length on LAYER met2 = 423056 um.
Total wire length on LAYER met3 = 135659 um.
Total wire length on LAYER met4 = 104959 um.
Total wire length on LAYER met5 = 2830 um.
Total number of vias = 155466.
Up-via summary (total 155466):.

-------------------------
 FR_MASTERSLICE         0
            li1     70492
           met1     77556
           met2      4971
           met3      2401
           met4        46
-------------------------
                   155466


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9232 violations.
    elapsed time = 00:00:44, memory = 1302.55 (MB).
    Completing 20% with 9232 violations.
    elapsed time = 00:01:59, memory = 1603.28 (MB).
    Completing 30% with 7743 violations.
    elapsed time = 00:03:31, memory = 1118.85 (MB).
    Completing 40% with 7743 violations.
    elapsed time = 00:04:21, memory = 1403.39 (MB).
    Completing 50% with 7743 violations.
    elapsed time = 00:05:04, memory = 1574.58 (MB).
    Completing 60% with 5949 violations.
    elapsed time = 00:05:53, memory = 1248.25 (MB).
    Completing 70% with 5949 violations.
    elapsed time = 00:06:31, memory = 1492.28 (MB).
    Completing 80% with 3576 violations.
    elapsed time = 00:07:11, memory = 1180.39 (MB).
    Completing 90% with 3576 violations.
    elapsed time = 00:07:41, memory = 1447.55 (MB).
    Completing 100% with 1399 violations.
    elapsed time = 00:10:58, memory = 1094.45 (MB).
[INFO DRT-0199]   Number of violations = 1399.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      2      0      0
Metal Spacing      346      0     95      4
Min Hole             1      0      1      0
NS Metal             1      0      0      0
Short              820      2    124      3
[INFO DRT-0267] cpu time = 01:01:42, elapsed time = 00:11:34, memory = 1106.76 (MB), peak = 1726.61 (MB)
Total wire length = 1059397 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 369873 um.
Total wire length on LAYER met2 = 423474 um.
Total wire length on LAYER met3 = 157038 um.
Total wire length on LAYER met4 = 106192 um.
Total wire length on LAYER met5 = 2818 um.
Total number of vias = 160491.
Up-via summary (total 160491):.

-------------------------
 FR_MASTERSLICE         0
            li1     70492
           met1     79983
           met2      7423
           met3      2547
           met4        46
-------------------------
                   160491


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1399 violations.
    elapsed time = 00:00:20, memory = 1106.77 (MB).
    Completing 20% with 1399 violations.
    elapsed time = 00:00:38, memory = 1218.11 (MB).
    Completing 30% with 1108 violations.
    elapsed time = 00:02:30, memory = 1121.39 (MB).
    Completing 40% with 1108 violations.
    elapsed time = 00:02:45, memory = 1177.71 (MB).
    Completing 50% with 1108 violations.
    elapsed time = 00:03:03, memory = 1255.78 (MB).
    Completing 60% with 718 violations.
    elapsed time = 00:03:15, memory = 1152.55 (MB).
    Completing 70% with 718 violations.
    elapsed time = 00:03:31, memory = 1153.01 (MB).
    Completing 80% with 369 violations.
    elapsed time = 00:03:41, memory = 1116.66 (MB).
    Completing 90% with 369 violations.
    elapsed time = 00:03:48, memory = 1117.21 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:04:53, memory = 1116.41 (MB).
[INFO DRT-0199]   Number of violations = 84.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing       31      0      3
Min Hole             1      0      0
Short               46      0      2
[INFO DRT-0267] cpu time = 00:18:21, elapsed time = 00:05:05, memory = 1118.02 (MB), peak = 1726.61 (MB)
Total wire length = 1059294 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 368758 um.
Total wire length on LAYER met2 = 423283 um.
Total wire length on LAYER met3 = 158116 um.
Total wire length on LAYER met4 = 106317 um.
Total wire length on LAYER met5 = 2818 um.
Total number of vias = 160512.
Up-via summary (total 160512):.

-------------------------
 FR_MASTERSLICE         0
            li1     70492
           met1     79939
           met2      7486
           met3      2549
           met4        46
-------------------------
                   160512


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 84 violations.
    elapsed time = 00:00:00, memory = 1118.75 (MB).
    Completing 20% with 84 violations.
    elapsed time = 00:00:00, memory = 1118.79 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:03, memory = 1119.67 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:03, memory = 1120.16 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:03, memory = 1120.77 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:14, memory = 1120.88 (MB).
    Completing 70% with 44 violations.
    elapsed time = 00:00:14, memory = 1121.05 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:23, memory = 1121.05 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:23, memory = 1121.05 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:30, memory = 1121.05 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Metal Spacing       14
Short               15
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:35, memory = 1121.05 (MB), peak = 1726.61 (MB)
Total wire length = 1059278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 368708 um.
Total wire length on LAYER met2 = 423251 um.
Total wire length on LAYER met3 = 158166 um.
Total wire length on LAYER met4 = 106334 um.
Total wire length on LAYER met5 = 2818 um.
Total number of vias = 160510.
Up-via summary (total 160510):.

-------------------------
 FR_MASTERSLICE         0
            li1     70492
           met1     79938
           met2      7485
           met3      2549
           met4        46
-------------------------
                   160510


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1121.05 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1121.05 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 1121.05 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 1121.05 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 1121.16 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:04, memory = 1121.16 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:04, memory = 1121.16 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:14, memory = 1121.16 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:14, memory = 1121.16 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:33, memory = 1121.16 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        7
Short                2
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:35, memory = 1121.16 (MB), peak = 1726.61 (MB)
Total wire length = 1059270 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 368724 um.
Total wire length on LAYER met2 = 423245 um.
Total wire length on LAYER met3 = 158147 um.
Total wire length on LAYER met4 = 106334 um.
Total wire length on LAYER met5 = 2818 um.
Total number of vias = 160509.
Up-via summary (total 160509):.

-------------------------
 FR_MASTERSLICE         0
            li1     70492
           met1     79937
           met2      7485
           met3      2549
           met4        46
-------------------------
                   160509


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 1121.16 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 1121.16 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 1121.57 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 1121.57 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 1121.57 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 1121.57 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 1121.57 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:01, memory = 1121.57 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:01, memory = 1121.57 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 1121.57 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1121.57 (MB), peak = 1726.61 (MB)
Total wire length = 1059269 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 368726 um.
Total wire length on LAYER met2 = 423223 um.
Total wire length on LAYER met3 = 158144 um.
Total wire length on LAYER met4 = 106356 um.
Total wire length on LAYER met5 = 2818 um.
Total number of vias = 160516.
Up-via summary (total 160516):.

-------------------------
 FR_MASTERSLICE         0
            li1     70492
           met1     79944
           met2      7483
           met3      2551
           met4        46
-------------------------
                   160516


[INFO DRT-0198] Complete detail routing.
Total wire length = 1059269 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 368726 um.
Total wire length on LAYER met2 = 423223 um.
Total wire length on LAYER met3 = 158144 um.
Total wire length on LAYER met4 = 106356 um.
Total wire length on LAYER met5 = 2818 um.
Total number of vias = 160516.
Up-via summary (total 160516):.

-------------------------
 FR_MASTERSLICE         0
            li1     70492
           met1     79944
           met2      7483
           met3      2551
           met4        46
-------------------------
                   160516


[INFO DRT-0267] cpu time = 03:04:55, elapsed time = 00:33:46, memory = 1122.77 (MB), peak = 1726.61 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/designs/ci/picorv32_base/runs/fullrun1/results/routing/picorv32_base.odb'…
Writing netlist to '/openlane/designs/designs/ci/picorv32_base/runs/fullrun1/results/routing/picorv32_base.nl.v'…
Writing powered netlist to '/openlane/designs/designs/ci/picorv32_base/runs/fullrun1/results/routing/picorv32_base.pnl.v'…
Writing layout to '/openlane/designs/designs/ci/picorv32_base/runs/fullrun1/results/routing/picorv32_base.def'…
