vendor_name = ModelSim
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/mux2busx1.cmp
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/mux2busx1.qip
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/mux2busx1.vhd
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/display_utils.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/UC.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/MAQUINA_C.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/MAQUINA_B.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/MAQUINA_A.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/contador.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/display/name_top.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/display/ledG.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/display/ledF.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/display/ledE.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/display/ledD.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/display/ledC.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/display/ledB.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/display/ledA.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/display/decoddisplay.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/decod4x16.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/decod2x4.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/REG_1BYTE.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_reg1byte.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/REG_1BIT.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_reg1bit.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/MEM_16ADD.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/mux16busx1.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_mux16busx1.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_mem16add.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/trabalhofinal.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_trabalhofinal.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/controlevisor.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/MEM_16ADD_SWAP.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/REG_1BYTE_SWAP.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/REG_1BIT_SWAP.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_reg1bit_swap.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_reg1byte_swap.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_mem16add_swap.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/trabalhofinal_swap.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/lpm_counter0.qip
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/lpm_counter0.vhd
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_maquinas.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/Waveform.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_uc.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_maquinaA.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_maquinaB.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_maquinaC.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/trabalhofinalfinal_.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/codec_mux.bdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/sim_controlevisor.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/output_files/Waveform.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/output_files/Chain2.cdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/output_files/Chain3.cdf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/output_files/Waveform1.vwf
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/db/trabalhofinalcd.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/161mux.bdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/aluno/Desktop/trabalhofinal-CD/db/mux_f6e.tdf
design_name = controlevisor
instance = comp, \a1teste~output , a1teste~output, controlevisor, 1
instance = comp, \VISOR3_REG[6]~output , VISOR3_REG[6]~output, controlevisor, 1
instance = comp, \VISOR3_REG[5]~output , VISOR3_REG[5]~output, controlevisor, 1
instance = comp, \VISOR3_REG[4]~output , VISOR3_REG[4]~output, controlevisor, 1
instance = comp, \VISOR3_REG[3]~output , VISOR3_REG[3]~output, controlevisor, 1
instance = comp, \VISOR3_REG[2]~output , VISOR3_REG[2]~output, controlevisor, 1
instance = comp, \VISOR3_REG[1]~output , VISOR3_REG[1]~output, controlevisor, 1
instance = comp, \VISOR3_REG[0]~output , VISOR3_REG[0]~output, controlevisor, 1
instance = comp, \g1teste~output , g1teste~output, controlevisor, 1
instance = comp, \led00~output , led00~output, controlevisor, 1
instance = comp, \led01~output , led01~output, controlevisor, 1
instance = comp, \led10~output , led10~output, controlevisor, 1
instance = comp, \led11~output , led11~output, controlevisor, 1
instance = comp, \decod0[6]~output , decod0[6]~output, controlevisor, 1
instance = comp, \decod0[5]~output , decod0[5]~output, controlevisor, 1
instance = comp, \decod0[4]~output , decod0[4]~output, controlevisor, 1
instance = comp, \decod0[3]~output , decod0[3]~output, controlevisor, 1
instance = comp, \decod0[2]~output , decod0[2]~output, controlevisor, 1
instance = comp, \decod0[1]~output , decod0[1]~output, controlevisor, 1
instance = comp, \decod0[0]~output , decod0[0]~output, controlevisor, 1
instance = comp, \decod1[6]~output , decod1[6]~output, controlevisor, 1
instance = comp, \decod1[5]~output , decod1[5]~output, controlevisor, 1
instance = comp, \decod1[4]~output , decod1[4]~output, controlevisor, 1
instance = comp, \decod1[3]~output , decod1[3]~output, controlevisor, 1
instance = comp, \decod1[2]~output , decod1[2]~output, controlevisor, 1
instance = comp, \decod1[1]~output , decod1[1]~output, controlevisor, 1
instance = comp, \decod1[0]~output , decod1[0]~output, controlevisor, 1
instance = comp, \VISOR0_REG[6]~output , VISOR0_REG[6]~output, controlevisor, 1
instance = comp, \VISOR0_REG[5]~output , VISOR0_REG[5]~output, controlevisor, 1
instance = comp, \VISOR0_REG[4]~output , VISOR0_REG[4]~output, controlevisor, 1
instance = comp, \VISOR0_REG[3]~output , VISOR0_REG[3]~output, controlevisor, 1
instance = comp, \VISOR0_REG[2]~output , VISOR0_REG[2]~output, controlevisor, 1
instance = comp, \VISOR0_REG[1]~output , VISOR0_REG[1]~output, controlevisor, 1
instance = comp, \VISOR0_REG[0]~output , VISOR0_REG[0]~output, controlevisor, 1
instance = comp, \VISOR1_REG[6]~output , VISOR1_REG[6]~output, controlevisor, 1
instance = comp, \VISOR1_REG[5]~output , VISOR1_REG[5]~output, controlevisor, 1
instance = comp, \VISOR1_REG[4]~output , VISOR1_REG[4]~output, controlevisor, 1
instance = comp, \VISOR1_REG[3]~output , VISOR1_REG[3]~output, controlevisor, 1
instance = comp, \VISOR1_REG[2]~output , VISOR1_REG[2]~output, controlevisor, 1
instance = comp, \VISOR1_REG[1]~output , VISOR1_REG[1]~output, controlevisor, 1
instance = comp, \VISOR1_REG[0]~output , VISOR1_REG[0]~output, controlevisor, 1
instance = comp, \VISOR2_REG[6]~output , VISOR2_REG[6]~output, controlevisor, 1
instance = comp, \VISOR2_REG[5]~output , VISOR2_REG[5]~output, controlevisor, 1
instance = comp, \VISOR2_REG[4]~output , VISOR2_REG[4]~output, controlevisor, 1
instance = comp, \VISOR2_REG[3]~output , VISOR2_REG[3]~output, controlevisor, 1
instance = comp, \VISOR2_REG[2]~output , VISOR2_REG[2]~output, controlevisor, 1
instance = comp, \VISOR2_REG[1]~output , VISOR2_REG[1]~output, controlevisor, 1
instance = comp, \VISOR2_REG[0]~output , VISOR2_REG[0]~output, controlevisor, 1
instance = comp, \count[0]~input , count[0]~input, controlevisor, 1
instance = comp, \count[1]~input , count[1]~input, controlevisor, 1
instance = comp, \msg_done~input , msg_done~input, controlevisor, 1
instance = comp, \inst9|inst17 , inst9|inst17, controlevisor, 1
instance = comp, \up_on~input , up_on~input, controlevisor, 1
instance = comp, \down_on~input , down_on~input, controlevisor, 1
instance = comp, \S_mostraE~input , S_mostraE~input, controlevisor, 1
instance = comp, \inst123|inst25~0 , inst123|inst25~0, controlevisor, 1
instance = comp, \inst123|inst25~1 , inst123|inst25~1, controlevisor, 1
instance = comp, \inst1|inst0 , inst1|inst0, controlevisor, 1
instance = comp, \inst1|inst1~0 , inst1|inst1~0, controlevisor, 1
instance = comp, \inst123|inst17~0 , inst123|inst17~0, controlevisor, 1
instance = comp, \inst123|inst17~1 , inst123|inst17~1, controlevisor, 1
instance = comp, \inst1|inst1~1 , inst1|inst1~1, controlevisor, 1
instance = comp, \inst1|inst1~2 , inst1|inst1~2, controlevisor, 1
instance = comp, \inst4|LPM_MUX_component|auto_generated|result_node[6]~0 , inst4|LPM_MUX_component|auto_generated|result_node[6]~0, controlevisor, 1
instance = comp, \B_done~input , B_done~input, controlevisor, 1
instance = comp, \inst45~0 , inst45~0, controlevisor, 1
instance = comp, \B_mostra_E~input , B_mostra_E~input, controlevisor, 1
instance = comp, \inst3|inst26~0 , inst3|inst26~0, controlevisor, 1
instance = comp, \inst3|inst25 , inst3|inst25, controlevisor, 1
instance = comp, \inst3|inst17~2 , inst3|inst17~2, controlevisor, 1
instance = comp, \inst3|inst16 , inst3|inst16, controlevisor, 1
instance = comp, \data_user[7]~input , data_user[7]~input, controlevisor, 1
instance = comp, \data_user[6]~input , data_user[6]~input, controlevisor, 1
instance = comp, \data_user[5]~input , data_user[5]~input, controlevisor, 1
instance = comp, \data_user[4]~input , data_user[4]~input, controlevisor, 1
instance = comp, \data_user[3]~input , data_user[3]~input, controlevisor, 1
instance = comp, \data_user[2]~input , data_user[2]~input, controlevisor, 1
instance = comp, \data_user[1]~input , data_user[1]~input, controlevisor, 1
instance = comp, \data_user[0]~input , data_user[0]~input, controlevisor, 1
instance = comp, \address_up[7]~input , address_up[7]~input, controlevisor, 1
instance = comp, \address_up[6]~input , address_up[6]~input, controlevisor, 1
instance = comp, \address_up[5]~input , address_up[5]~input, controlevisor, 1
instance = comp, \address_up[4]~input , address_up[4]~input, controlevisor, 1
instance = comp, \address_up[3]~input , address_up[3]~input, controlevisor, 1
instance = comp, \address_up[2]~input , address_up[2]~input, controlevisor, 1
instance = comp, \address_up[1]~input , address_up[1]~input, controlevisor, 1
instance = comp, \address_up[0]~input , address_up[0]~input, controlevisor, 1
instance = comp, \address_down[7]~input , address_down[7]~input, controlevisor, 1
instance = comp, \address_down[6]~input , address_down[6]~input, controlevisor, 1
instance = comp, \address_down[5]~input , address_down[5]~input, controlevisor, 1
instance = comp, \address_down[4]~input , address_down[4]~input, controlevisor, 1
instance = comp, \address_down[3]~input , address_down[3]~input, controlevisor, 1
instance = comp, \address_down[2]~input , address_down[2]~input, controlevisor, 1
instance = comp, \address_down[1]~input , address_down[1]~input, controlevisor, 1
instance = comp, \address_down[0]~input , address_down[0]~input, controlevisor, 1
instance = comp, \read_reg[7]~input , read_reg[7]~input, controlevisor, 1
instance = comp, \read_reg[6]~input , read_reg[6]~input, controlevisor, 1
instance = comp, \read_reg[5]~input , read_reg[5]~input, controlevisor, 1
instance = comp, \read_reg[4]~input , read_reg[4]~input, controlevisor, 1
instance = comp, \read_reg[3]~input , read_reg[3]~input, controlevisor, 1
instance = comp, \read_reg[2]~input , read_reg[2]~input, controlevisor, 1
instance = comp, \read_reg[1]~input , read_reg[1]~input, controlevisor, 1
instance = comp, \read_reg[0]~input , read_reg[0]~input, controlevisor, 1
