; ModuleID = '010_after_frontend.bc'
source_filename = "se_instrsem.c"
target datalayout = "e-p:32:32:32-S64-a0:0:32-n32"
target triple = "extractor"

@if_fetch__sb1__ = common dso_local global [2048 x i8] zeroinitializer, align 1
@if_fetch__sb2__ = common dso_local global [2048 x i16] zeroinitializer, align 2
@if_fetch__sb3__ = common dso_local global [2048 x i24] zeroinitializer, align 4
@if_fetch__sb4__ = common dso_local global [2048 x i32] zeroinitializer, align 4
@if_fetch__sb5__ = common dso_local global [2048 x i40] zeroinitializer, align 8
@if_fetch__sb6__ = common dso_local global [2048 x i48] zeroinitializer, align 8
@if_fetch__sb7__ = common dso_local global [2048 x i56] zeroinitializer, align 8
@if_fetch__sb8__ = common dso_local global [2048 x i64] zeroinitializer, align 8
@if_fetch__sb9__ = common dso_local global [2048 x i72] zeroinitializer, align 16
@if_fetch__sb10__ = common dso_local global [2048 x i80] zeroinitializer, align 16
@if_fetch__sb11__ = common dso_local global [2048 x i88] zeroinitializer, align 16
@if_fetch__sb12__ = common dso_local global [2048 x i96] zeroinitializer, align 16
@if_fetch__sb13__ = common dso_local global [2048 x i104] zeroinitializer, align 16
@if_fetch__sb14__ = common dso_local global [2048 x i112] zeroinitializer, align 16
@if_fetch__sb15__ = common dso_local global [2048 x i120] zeroinitializer, align 16
@if_fetch__sb16__ = common dso_local global [2048 x i128] zeroinitializer, align 16
@.str = private unnamed_addr constant [16 x i8] c"Invalid sbc %d.\00", align 1
@.str.1 = private unnamed_addr constant [14 x i8] c"se_instrsem.c\00", align 1
@ldst__sb1__ = common dso_local global [2048 x i8] zeroinitializer, align 1
@ldst__sb2__ = common dso_local global [2048 x i16] zeroinitializer, align 2
@ldst__sb3__ = common dso_local global [2048 x i24] zeroinitializer, align 4
@ldst__sb4__ = common dso_local global [2048 x i32] zeroinitializer, align 4
@ldst__sb5__ = common dso_local global [2048 x i40] zeroinitializer, align 8
@ldst__sb6__ = common dso_local global [2048 x i48] zeroinitializer, align 8
@ldst__sb7__ = common dso_local global [2048 x i56] zeroinitializer, align 8
@ldst__sb8__ = common dso_local global [2048 x i64] zeroinitializer, align 8
@ldst__sb9__ = common dso_local global [2048 x i72] zeroinitializer, align 16
@ldst__sb10__ = common dso_local global [2048 x i80] zeroinitializer, align 16
@ldst__sb11__ = common dso_local global [2048 x i88] zeroinitializer, align 16
@ldst__sb12__ = common dso_local global [2048 x i96] zeroinitializer, align 16
@ldst__sb13__ = common dso_local global [2048 x i104] zeroinitializer, align 16
@ldst__sb14__ = common dso_local global [2048 x i112] zeroinitializer, align 16
@ldst__sb15__ = common dso_local global [2048 x i120] zeroinitializer, align 16
@ldst__sb16__ = common dso_local global [2048 x i128] zeroinitializer, align 16
@rf_xpr = common dso_local global [32 x i32] zeroinitializer, align 4
@r_pc = common dso_local global i32 0, align 4
@sc_load = common dso_local global i32 0, align 4
@g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index = internal global i32 0, align 4
@g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index = internal global i32 0, align 4
@g_MI5valueIH1_13default_start8_6uimm203imm1_6uimm20_Index = internal global i32 0, align 4
@g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index = internal global i32 0, align 4
@g_MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20_Index = internal global i32 0, align 4
@g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index = internal global i32 0, align 4
@g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index = internal global i32 0, align 4
@g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index = internal global i32 0, align 4
@g_MI5imm32_Index = internal global i32 0, align 4
@if_fetch__ = common dso_local global [2048 x i32] zeroinitializer, align 4
@ldst__ = common dso_local global [2048 x i32] zeroinitializer, align 4

declare dso_local i32 @_codasip_error_function(i32, i8*, i8*, i32) #0

declare dso_local void @codasip_nop(...) #0

declare dso_local void @codasip_compiler_schedule_class(i32) #0

; Function Attrs: readnone
declare dso_local i5 @codasip_immread_uint5(i32) #1

; Function Attrs: readnone
declare dso_local i12 @codasip_immread_int12(i32) #1

; Function Attrs: readnone
declare dso_local i20 @codasip_immread_uint20(i32) #1

; Function Attrs: readnone
declare dso_local i13 @codasip_immread_int13(i32) #1

; Function Attrs: readnone
declare dso_local i21 @codasip_immread_int21(i32) #1

declare dso_local void @codasip_compiler_unused(...) #0

declare dso_local void @codasip_halt(...) #0

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_beq__x_0__x_0__relative_addr12__() #2 !dbg !7 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 99, i32* %opc, align 4, !dbg !10
  store i32 0, i32* %rs1, align 4, !dbg !11
  store i32 0, i32* %rs2, align 4, !dbg !12
  store i32 0, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !13
  %call.i.i = call i13 @codasip_immread_int13(i32 0) #4, !dbg !14
  %0 = ashr i13 %call.i.i, 1, !dbg !19
  %conv1.i.i = sext i13 %0 to i32, !dbg !20
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !21
  %1 = load i32, i32* %opc, align 4, !dbg !24
  %2 = load i32, i32* %rs1, align 4, !dbg !25
  %3 = load i32, i32* %rs2, align 4, !dbg !26
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !27
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !30
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !36
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !37

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !38
  %idxprom.i.i = zext i5 %11 to i32, !dbg !39
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !39
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !39
  br label %MI11rf_xpr_read.exit.i, !dbg !40

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !41
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !41
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !42
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !43
  %conv1.i = trunc i32 %14 to i5, !dbg !43
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !44
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !46
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !47

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !48
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !49
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !49
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !49
  br label %MI11rf_xpr_read.exit9.i, !dbg !50

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !51
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !51
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !52
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !53
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !54
  %add.i = add i32 %19, %20, !dbg !55
  %sub.i = sub i32 %add.i, 4, !dbg !56
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !57
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !58
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !59

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !60
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !61
  %cmp.i = icmp eq i32 %22, %23, !dbg !62
  br label %sw.epilog.i, !dbg !63

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !64
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !65
  %cmp5.i = icmp ne i32 %24, %25, !dbg !66
  br label %sw.epilog.i, !dbg !67

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !68
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !69
  %cmp9.i = icmp slt i32 %26, %27, !dbg !70
  br label %sw.epilog.i, !dbg !71

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !72
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !73
  %cmp13.i = icmp sge i32 %28, %29, !dbg !74
  br label %sw.epilog.i, !dbg !75

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !76
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !77
  %cmp17.i = icmp ult i32 %30, %31, !dbg !78
  br label %sw.epilog.i, !dbg !79

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !80
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !81
  %cmp21.i = icmp uge i32 %32, %33, !dbg !82
  br label %sw.epilog.i, !dbg !83

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !84

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !85

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !86
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !87
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !90

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !91
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !91
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !91
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !91
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !91
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !91
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !91
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !91
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !91
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !91
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !91
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !91
  ret void, !dbg !92
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_beq__x_0__xpr_general__relative_addr12__() #2 !dbg !93 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 99, i32* %opc, align 4, !dbg !94
  store i32 0, i32* %rs1, align 4, !dbg !95
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !96
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !97
  store i32 %call.i, i32* %rs2, align 4, !dbg !100
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !101
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !102
  %0 = ashr i13 %call.i.i, 1, !dbg !105
  %conv1.i.i = sext i13 %0 to i32, !dbg !106
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !107
  %1 = load i32, i32* %opc, align 4, !dbg !109
  %2 = load i32, i32* %rs1, align 4, !dbg !110
  %3 = load i32, i32* %rs2, align 4, !dbg !111
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !112
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !114
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !116
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !117

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !118
  %idxprom.i.i = zext i5 %11 to i32, !dbg !119
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !119
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !119
  br label %MI11rf_xpr_read.exit.i, !dbg !120

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !121
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !121
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !122
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !123
  %conv1.i = trunc i32 %14 to i5, !dbg !123
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !124
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !126
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !127

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !128
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !129
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !129
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !129
  br label %MI11rf_xpr_read.exit9.i, !dbg !130

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !131
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !131
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !132
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !133
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !134
  %add.i = add i32 %19, %20, !dbg !135
  %sub.i = sub i32 %add.i, 4, !dbg !136
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !137
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !138
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !139

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !140
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !141
  %cmp.i = icmp eq i32 %22, %23, !dbg !142
  br label %sw.epilog.i, !dbg !143

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !144
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !145
  %cmp5.i = icmp ne i32 %24, %25, !dbg !146
  br label %sw.epilog.i, !dbg !147

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !148
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !149
  %cmp9.i = icmp slt i32 %26, %27, !dbg !150
  br label %sw.epilog.i, !dbg !151

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !152
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !153
  %cmp13.i = icmp sge i32 %28, %29, !dbg !154
  br label %sw.epilog.i, !dbg !155

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !156
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !157
  %cmp17.i = icmp ult i32 %30, %31, !dbg !158
  br label %sw.epilog.i, !dbg !159

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !160
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !161
  %cmp21.i = icmp uge i32 %32, %33, !dbg !162
  br label %sw.epilog.i, !dbg !163

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !164

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !165

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !166
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !167
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !169

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !170
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !170
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !170
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !170
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !170
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !170
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !170
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !170
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !170
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !170
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !170
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !170
  ret void, !dbg !171
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_beq__xpr_general__x_0__relative_addr12__() #2 !dbg !172 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 99, i32* %opc, align 4, !dbg !173
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !174
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !175
  store i32 %call.i, i32* %rs1, align 4, !dbg !177
  store i32 0, i32* %rs2, align 4, !dbg !178
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !179
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !180
  %0 = ashr i13 %call.i.i, 1, !dbg !183
  %conv1.i.i = sext i13 %0 to i32, !dbg !184
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !185
  %1 = load i32, i32* %opc, align 4, !dbg !187
  %2 = load i32, i32* %rs1, align 4, !dbg !188
  %3 = load i32, i32* %rs2, align 4, !dbg !189
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !190
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !192
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !194
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !195

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !196
  %idxprom.i.i = zext i5 %11 to i32, !dbg !197
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !197
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !197
  br label %MI11rf_xpr_read.exit.i, !dbg !198

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !199
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !199
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !200
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !201
  %conv1.i = trunc i32 %14 to i5, !dbg !201
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !202
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !204
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !205

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !206
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !207
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !207
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !207
  br label %MI11rf_xpr_read.exit9.i, !dbg !208

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !209
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !209
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !210
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !211
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !212
  %add.i = add i32 %19, %20, !dbg !213
  %sub.i = sub i32 %add.i, 4, !dbg !214
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !215
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !216
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !217

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !218
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !219
  %cmp.i = icmp eq i32 %22, %23, !dbg !220
  br label %sw.epilog.i, !dbg !221

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !222
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !223
  %cmp5.i = icmp ne i32 %24, %25, !dbg !224
  br label %sw.epilog.i, !dbg !225

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !226
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !227
  %cmp9.i = icmp slt i32 %26, %27, !dbg !228
  br label %sw.epilog.i, !dbg !229

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !230
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !231
  %cmp13.i = icmp sge i32 %28, %29, !dbg !232
  br label %sw.epilog.i, !dbg !233

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !234
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !235
  %cmp17.i = icmp ult i32 %30, %31, !dbg !236
  br label %sw.epilog.i, !dbg !237

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !238
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !239
  %cmp21.i = icmp uge i32 %32, %33, !dbg !240
  br label %sw.epilog.i, !dbg !241

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !242

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !243

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !244
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !245
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !247

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !248
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !248
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !248
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !248
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !248
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !248
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !248
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !248
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !248
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !248
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !248
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !248
  ret void, !dbg !249
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_beq__xpr_general__xpr_general__relative_addr12__() #2 !dbg !250 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 99, i32* %opc, align 4, !dbg !251
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !252
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !253
  store i32 %call.i, i32* %rs1, align 4, !dbg !255
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !256
  %call.i3 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !257
  store i32 %call.i3, i32* %rs2, align 4, !dbg !259
  store i32 2, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !260
  %call.i.i = call i13 @codasip_immread_int13(i32 2) #4, !dbg !261
  %0 = ashr i13 %call.i.i, 1, !dbg !264
  %conv1.i.i = sext i13 %0 to i32, !dbg !265
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !266
  %1 = load i32, i32* %opc, align 4, !dbg !268
  %2 = load i32, i32* %rs1, align 4, !dbg !269
  %3 = load i32, i32* %rs2, align 4, !dbg !270
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !271
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !273
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !275
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !276

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !277
  %idxprom.i.i = zext i5 %11 to i32, !dbg !278
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !278
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !278
  br label %MI11rf_xpr_read.exit.i, !dbg !279

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !280
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !280
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !281
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !282
  %conv1.i = trunc i32 %14 to i5, !dbg !282
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !283
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !285
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !286

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !287
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !288
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !288
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !288
  br label %MI11rf_xpr_read.exit9.i, !dbg !289

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge4 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !290
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !290
  store i32 %storemerge4, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !291
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !292
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !293
  %add.i = add i32 %19, %20, !dbg !294
  %sub.i = sub i32 %add.i, 4, !dbg !295
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !296
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !297
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !298

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !299
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !300
  %cmp.i = icmp eq i32 %22, %23, !dbg !301
  br label %sw.epilog.i, !dbg !302

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !303
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !304
  %cmp5.i = icmp ne i32 %24, %25, !dbg !305
  br label %sw.epilog.i, !dbg !306

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !307
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !308
  %cmp9.i = icmp slt i32 %26, %27, !dbg !309
  br label %sw.epilog.i, !dbg !310

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !311
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !312
  %cmp13.i = icmp sge i32 %28, %29, !dbg !313
  br label %sw.epilog.i, !dbg !314

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !315
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !316
  %cmp17.i = icmp ult i32 %30, %31, !dbg !317
  br label %sw.epilog.i, !dbg !318

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !319
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !320
  %cmp21.i = icmp uge i32 %32, %33, !dbg !321
  br label %sw.epilog.i, !dbg !322

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !323

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge5.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge5.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !324

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !325
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !326
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !328

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !329
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !329
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !329
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !329
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !329
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !329
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !329
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !329
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !329
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !329
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !329
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !329
  ret void, !dbg !330
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bge__x_0__x_0__relative_addr12__() #2 !dbg !331 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 739, i32* %opc, align 4, !dbg !332
  store i32 0, i32* %rs1, align 4, !dbg !333
  store i32 0, i32* %rs2, align 4, !dbg !334
  store i32 0, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !335
  %call.i.i = call i13 @codasip_immread_int13(i32 0) #4, !dbg !336
  %0 = ashr i13 %call.i.i, 1, !dbg !339
  %conv1.i.i = sext i13 %0 to i32, !dbg !340
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !341
  %1 = load i32, i32* %opc, align 4, !dbg !343
  %2 = load i32, i32* %rs1, align 4, !dbg !344
  %3 = load i32, i32* %rs2, align 4, !dbg !345
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !346
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !348
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !350
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !351

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !352
  %idxprom.i.i = zext i5 %11 to i32, !dbg !353
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !353
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !353
  br label %MI11rf_xpr_read.exit.i, !dbg !354

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !355
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !355
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !356
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !357
  %conv1.i = trunc i32 %14 to i5, !dbg !357
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !358
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !360
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !361

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !362
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !363
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !363
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !363
  br label %MI11rf_xpr_read.exit9.i, !dbg !364

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !365
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !365
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !366
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !367
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !368
  %add.i = add i32 %19, %20, !dbg !369
  %sub.i = sub i32 %add.i, 4, !dbg !370
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !371
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !372
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !373

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !374
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !375
  %cmp.i = icmp eq i32 %22, %23, !dbg !376
  br label %sw.epilog.i, !dbg !377

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !378
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !379
  %cmp5.i = icmp ne i32 %24, %25, !dbg !380
  br label %sw.epilog.i, !dbg !381

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !382
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !383
  %cmp9.i = icmp slt i32 %26, %27, !dbg !384
  br label %sw.epilog.i, !dbg !385

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !386
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !387
  %cmp13.i = icmp sge i32 %28, %29, !dbg !388
  br label %sw.epilog.i, !dbg !389

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !390
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !391
  %cmp17.i = icmp ult i32 %30, %31, !dbg !392
  br label %sw.epilog.i, !dbg !393

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !394
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !395
  %cmp21.i = icmp uge i32 %32, %33, !dbg !396
  br label %sw.epilog.i, !dbg !397

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !398

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !399

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !400
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !401
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !403

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !404
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !404
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !404
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !404
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !404
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !404
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !404
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !404
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !404
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !404
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !404
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !404
  ret void, !dbg !405
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bge__x_0__xpr_general__relative_addr12__() #2 !dbg !406 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 739, i32* %opc, align 4, !dbg !407
  store i32 0, i32* %rs1, align 4, !dbg !408
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !409
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !410
  store i32 %call.i, i32* %rs2, align 4, !dbg !412
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !413
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !414
  %0 = ashr i13 %call.i.i, 1, !dbg !417
  %conv1.i.i = sext i13 %0 to i32, !dbg !418
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !419
  %1 = load i32, i32* %opc, align 4, !dbg !421
  %2 = load i32, i32* %rs1, align 4, !dbg !422
  %3 = load i32, i32* %rs2, align 4, !dbg !423
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !424
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !426
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !428
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !429

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !430
  %idxprom.i.i = zext i5 %11 to i32, !dbg !431
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !431
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !431
  br label %MI11rf_xpr_read.exit.i, !dbg !432

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !433
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !433
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !434
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !435
  %conv1.i = trunc i32 %14 to i5, !dbg !435
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !436
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !438
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !439

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !440
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !441
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !441
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !441
  br label %MI11rf_xpr_read.exit9.i, !dbg !442

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !443
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !443
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !444
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !445
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !446
  %add.i = add i32 %19, %20, !dbg !447
  %sub.i = sub i32 %add.i, 4, !dbg !448
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !449
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !450
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !451

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !452
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !453
  %cmp.i = icmp eq i32 %22, %23, !dbg !454
  br label %sw.epilog.i, !dbg !455

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !456
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !457
  %cmp5.i = icmp ne i32 %24, %25, !dbg !458
  br label %sw.epilog.i, !dbg !459

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !460
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !461
  %cmp9.i = icmp slt i32 %26, %27, !dbg !462
  br label %sw.epilog.i, !dbg !463

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !464
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !465
  %cmp13.i = icmp sge i32 %28, %29, !dbg !466
  br label %sw.epilog.i, !dbg !467

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !468
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !469
  %cmp17.i = icmp ult i32 %30, %31, !dbg !470
  br label %sw.epilog.i, !dbg !471

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !472
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !473
  %cmp21.i = icmp uge i32 %32, %33, !dbg !474
  br label %sw.epilog.i, !dbg !475

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !476

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !477

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !478
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !479
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !481

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !482
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !482
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !482
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !482
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !482
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !482
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !482
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !482
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !482
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !482
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !482
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !482
  ret void, !dbg !483
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bge__xpr_general__x_0__relative_addr12__() #2 !dbg !484 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 739, i32* %opc, align 4, !dbg !485
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !486
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !487
  store i32 %call.i, i32* %rs1, align 4, !dbg !489
  store i32 0, i32* %rs2, align 4, !dbg !490
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !491
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !492
  %0 = ashr i13 %call.i.i, 1, !dbg !495
  %conv1.i.i = sext i13 %0 to i32, !dbg !496
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !497
  %1 = load i32, i32* %opc, align 4, !dbg !499
  %2 = load i32, i32* %rs1, align 4, !dbg !500
  %3 = load i32, i32* %rs2, align 4, !dbg !501
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !502
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !504
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !506
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !507

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !508
  %idxprom.i.i = zext i5 %11 to i32, !dbg !509
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !509
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !509
  br label %MI11rf_xpr_read.exit.i, !dbg !510

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !511
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !511
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !512
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !513
  %conv1.i = trunc i32 %14 to i5, !dbg !513
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !514
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !516
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !517

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !518
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !519
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !519
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !519
  br label %MI11rf_xpr_read.exit9.i, !dbg !520

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !521
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !521
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !522
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !523
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !524
  %add.i = add i32 %19, %20, !dbg !525
  %sub.i = sub i32 %add.i, 4, !dbg !526
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !527
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !528
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !529

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !530
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !531
  %cmp.i = icmp eq i32 %22, %23, !dbg !532
  br label %sw.epilog.i, !dbg !533

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !534
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !535
  %cmp5.i = icmp ne i32 %24, %25, !dbg !536
  br label %sw.epilog.i, !dbg !537

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !538
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !539
  %cmp9.i = icmp slt i32 %26, %27, !dbg !540
  br label %sw.epilog.i, !dbg !541

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !542
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !543
  %cmp13.i = icmp sge i32 %28, %29, !dbg !544
  br label %sw.epilog.i, !dbg !545

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !546
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !547
  %cmp17.i = icmp ult i32 %30, %31, !dbg !548
  br label %sw.epilog.i, !dbg !549

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !550
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !551
  %cmp21.i = icmp uge i32 %32, %33, !dbg !552
  br label %sw.epilog.i, !dbg !553

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !554

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !555

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !556
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !557
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !559

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !560
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !560
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !560
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !560
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !560
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !560
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !560
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !560
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !560
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !560
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !560
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !560
  ret void, !dbg !561
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bge__xpr_general__xpr_general__relative_addr12__() #2 !dbg !562 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 739, i32* %opc, align 4, !dbg !563
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !564
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !565
  store i32 %call.i, i32* %rs1, align 4, !dbg !567
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !568
  %call.i3 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !569
  store i32 %call.i3, i32* %rs2, align 4, !dbg !571
  store i32 2, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !572
  %call.i.i = call i13 @codasip_immread_int13(i32 2) #4, !dbg !573
  %0 = ashr i13 %call.i.i, 1, !dbg !576
  %conv1.i.i = sext i13 %0 to i32, !dbg !577
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !578
  %1 = load i32, i32* %opc, align 4, !dbg !580
  %2 = load i32, i32* %rs1, align 4, !dbg !581
  %3 = load i32, i32* %rs2, align 4, !dbg !582
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !583
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !585
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !587
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !588

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !589
  %idxprom.i.i = zext i5 %11 to i32, !dbg !590
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !590
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !590
  br label %MI11rf_xpr_read.exit.i, !dbg !591

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !592
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !592
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !593
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !594
  %conv1.i = trunc i32 %14 to i5, !dbg !594
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !595
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !597
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !598

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !599
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !600
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !600
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !600
  br label %MI11rf_xpr_read.exit9.i, !dbg !601

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge4 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !602
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !602
  store i32 %storemerge4, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !603
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !604
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !605
  %add.i = add i32 %19, %20, !dbg !606
  %sub.i = sub i32 %add.i, 4, !dbg !607
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !608
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !609
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !610

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !611
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !612
  %cmp.i = icmp eq i32 %22, %23, !dbg !613
  br label %sw.epilog.i, !dbg !614

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !615
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !616
  %cmp5.i = icmp ne i32 %24, %25, !dbg !617
  br label %sw.epilog.i, !dbg !618

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !619
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !620
  %cmp9.i = icmp slt i32 %26, %27, !dbg !621
  br label %sw.epilog.i, !dbg !622

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !623
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !624
  %cmp13.i = icmp sge i32 %28, %29, !dbg !625
  br label %sw.epilog.i, !dbg !626

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !627
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !628
  %cmp17.i = icmp ult i32 %30, %31, !dbg !629
  br label %sw.epilog.i, !dbg !630

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !631
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !632
  %cmp21.i = icmp uge i32 %32, %33, !dbg !633
  br label %sw.epilog.i, !dbg !634

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !635

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge5.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge5.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !636

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !637
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !638
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !640

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !641
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !641
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !641
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !641
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !641
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !641
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !641
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !641
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !641
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !641
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !641
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !641
  ret void, !dbg !642
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bgeu__x_0__x_0__relative_addr12__() #2 !dbg !643 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 995, i32* %opc, align 4, !dbg !644
  store i32 0, i32* %rs1, align 4, !dbg !645
  store i32 0, i32* %rs2, align 4, !dbg !646
  store i32 0, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !647
  %call.i.i = call i13 @codasip_immread_int13(i32 0) #4, !dbg !648
  %0 = ashr i13 %call.i.i, 1, !dbg !651
  %conv1.i.i = sext i13 %0 to i32, !dbg !652
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !653
  %1 = load i32, i32* %opc, align 4, !dbg !655
  %2 = load i32, i32* %rs1, align 4, !dbg !656
  %3 = load i32, i32* %rs2, align 4, !dbg !657
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !658
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !660
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !662
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !663

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !664
  %idxprom.i.i = zext i5 %11 to i32, !dbg !665
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !665
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !665
  br label %MI11rf_xpr_read.exit.i, !dbg !666

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !667
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !667
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !668
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !669
  %conv1.i = trunc i32 %14 to i5, !dbg !669
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !670
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !672
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !673

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !674
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !675
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !675
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !675
  br label %MI11rf_xpr_read.exit9.i, !dbg !676

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !677
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !677
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !678
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !679
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !680
  %add.i = add i32 %19, %20, !dbg !681
  %sub.i = sub i32 %add.i, 4, !dbg !682
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !683
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !684
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !685

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !686
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !687
  %cmp.i = icmp eq i32 %22, %23, !dbg !688
  br label %sw.epilog.i, !dbg !689

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !690
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !691
  %cmp5.i = icmp ne i32 %24, %25, !dbg !692
  br label %sw.epilog.i, !dbg !693

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !694
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !695
  %cmp9.i = icmp slt i32 %26, %27, !dbg !696
  br label %sw.epilog.i, !dbg !697

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !698
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !699
  %cmp13.i = icmp sge i32 %28, %29, !dbg !700
  br label %sw.epilog.i, !dbg !701

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !702
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !703
  %cmp17.i = icmp ult i32 %30, %31, !dbg !704
  br label %sw.epilog.i, !dbg !705

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !706
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !707
  %cmp21.i = icmp uge i32 %32, %33, !dbg !708
  br label %sw.epilog.i, !dbg !709

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !710

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !711

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !712
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !713
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !715

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !716
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !716
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !716
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !716
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !716
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !716
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !716
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !716
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !716
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !716
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !716
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !716
  ret void, !dbg !717
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bgeu__x_0__xpr_general__relative_addr12__() #2 !dbg !718 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 995, i32* %opc, align 4, !dbg !719
  store i32 0, i32* %rs1, align 4, !dbg !720
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !721
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !722
  store i32 %call.i, i32* %rs2, align 4, !dbg !724
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !725
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !726
  %0 = ashr i13 %call.i.i, 1, !dbg !729
  %conv1.i.i = sext i13 %0 to i32, !dbg !730
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !731
  %1 = load i32, i32* %opc, align 4, !dbg !733
  %2 = load i32, i32* %rs1, align 4, !dbg !734
  %3 = load i32, i32* %rs2, align 4, !dbg !735
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !736
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !738
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !740
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !741

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !742
  %idxprom.i.i = zext i5 %11 to i32, !dbg !743
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !743
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !743
  br label %MI11rf_xpr_read.exit.i, !dbg !744

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !745
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !745
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !746
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !747
  %conv1.i = trunc i32 %14 to i5, !dbg !747
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !748
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !750
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !751

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !752
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !753
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !753
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !753
  br label %MI11rf_xpr_read.exit9.i, !dbg !754

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !755
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !755
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !756
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !757
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !758
  %add.i = add i32 %19, %20, !dbg !759
  %sub.i = sub i32 %add.i, 4, !dbg !760
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !761
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !762
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !763

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !764
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !765
  %cmp.i = icmp eq i32 %22, %23, !dbg !766
  br label %sw.epilog.i, !dbg !767

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !768
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !769
  %cmp5.i = icmp ne i32 %24, %25, !dbg !770
  br label %sw.epilog.i, !dbg !771

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !772
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !773
  %cmp9.i = icmp slt i32 %26, %27, !dbg !774
  br label %sw.epilog.i, !dbg !775

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !776
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !777
  %cmp13.i = icmp sge i32 %28, %29, !dbg !778
  br label %sw.epilog.i, !dbg !779

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !780
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !781
  %cmp17.i = icmp ult i32 %30, %31, !dbg !782
  br label %sw.epilog.i, !dbg !783

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !784
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !785
  %cmp21.i = icmp uge i32 %32, %33, !dbg !786
  br label %sw.epilog.i, !dbg !787

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !788

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !789

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !790
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !791
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !793

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !794
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !794
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !794
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !794
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !794
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !794
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !794
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !794
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !794
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !794
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !794
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !794
  ret void, !dbg !795
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bgeu__xpr_general__x_0__relative_addr12__() #2 !dbg !796 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 995, i32* %opc, align 4, !dbg !797
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !798
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !799
  store i32 %call.i, i32* %rs1, align 4, !dbg !801
  store i32 0, i32* %rs2, align 4, !dbg !802
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !803
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !804
  %0 = ashr i13 %call.i.i, 1, !dbg !807
  %conv1.i.i = sext i13 %0 to i32, !dbg !808
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !809
  %1 = load i32, i32* %opc, align 4, !dbg !811
  %2 = load i32, i32* %rs1, align 4, !dbg !812
  %3 = load i32, i32* %rs2, align 4, !dbg !813
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !814
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !816
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !818
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !819

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !820
  %idxprom.i.i = zext i5 %11 to i32, !dbg !821
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !821
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !821
  br label %MI11rf_xpr_read.exit.i, !dbg !822

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !823
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !823
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !824
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !825
  %conv1.i = trunc i32 %14 to i5, !dbg !825
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !826
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !828
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !829

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !830
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !831
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !831
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !831
  br label %MI11rf_xpr_read.exit9.i, !dbg !832

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !833
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !833
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !834
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !835
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !836
  %add.i = add i32 %19, %20, !dbg !837
  %sub.i = sub i32 %add.i, 4, !dbg !838
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !839
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !840
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !841

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !842
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !843
  %cmp.i = icmp eq i32 %22, %23, !dbg !844
  br label %sw.epilog.i, !dbg !845

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !846
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !847
  %cmp5.i = icmp ne i32 %24, %25, !dbg !848
  br label %sw.epilog.i, !dbg !849

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !850
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !851
  %cmp9.i = icmp slt i32 %26, %27, !dbg !852
  br label %sw.epilog.i, !dbg !853

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !854
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !855
  %cmp13.i = icmp sge i32 %28, %29, !dbg !856
  br label %sw.epilog.i, !dbg !857

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !858
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !859
  %cmp17.i = icmp ult i32 %30, %31, !dbg !860
  br label %sw.epilog.i, !dbg !861

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !862
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !863
  %cmp21.i = icmp uge i32 %32, %33, !dbg !864
  br label %sw.epilog.i, !dbg !865

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !866

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !867

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !868
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !869
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !871

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !872
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !872
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !872
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !872
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !872
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !872
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !872
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !872
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !872
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !872
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !872
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !872
  ret void, !dbg !873
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bgeu__xpr_general__xpr_general__relative_addr12__() #2 !dbg !874 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 995, i32* %opc, align 4, !dbg !875
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !876
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !877
  store i32 %call.i, i32* %rs1, align 4, !dbg !879
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !880
  %call.i3 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !881
  store i32 %call.i3, i32* %rs2, align 4, !dbg !883
  store i32 2, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !884
  %call.i.i = call i13 @codasip_immread_int13(i32 2) #4, !dbg !885
  %0 = ashr i13 %call.i.i, 1, !dbg !888
  %conv1.i.i = sext i13 %0 to i32, !dbg !889
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !890
  %1 = load i32, i32* %opc, align 4, !dbg !892
  %2 = load i32, i32* %rs1, align 4, !dbg !893
  %3 = load i32, i32* %rs2, align 4, !dbg !894
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !895
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !897
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !899
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !900

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !901
  %idxprom.i.i = zext i5 %11 to i32, !dbg !902
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !902
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !902
  br label %MI11rf_xpr_read.exit.i, !dbg !903

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !904
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !904
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !905
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !906
  %conv1.i = trunc i32 %14 to i5, !dbg !906
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !907
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !909
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !910

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !911
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !912
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !912
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !912
  br label %MI11rf_xpr_read.exit9.i, !dbg !913

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge4 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !914
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !914
  store i32 %storemerge4, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !915
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !916
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !917
  %add.i = add i32 %19, %20, !dbg !918
  %sub.i = sub i32 %add.i, 4, !dbg !919
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !920
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !921
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !922

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !923
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !924
  %cmp.i = icmp eq i32 %22, %23, !dbg !925
  br label %sw.epilog.i, !dbg !926

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !927
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !928
  %cmp5.i = icmp ne i32 %24, %25, !dbg !929
  br label %sw.epilog.i, !dbg !930

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !931
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !932
  %cmp9.i = icmp slt i32 %26, %27, !dbg !933
  br label %sw.epilog.i, !dbg !934

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !935
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !936
  %cmp13.i = icmp sge i32 %28, %29, !dbg !937
  br label %sw.epilog.i, !dbg !938

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !939
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !940
  %cmp17.i = icmp ult i32 %30, %31, !dbg !941
  br label %sw.epilog.i, !dbg !942

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !943
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !944
  %cmp21.i = icmp uge i32 %32, %33, !dbg !945
  br label %sw.epilog.i, !dbg !946

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !947

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge5.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge5.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !948

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !949
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !950
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !952

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !953
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !953
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !953
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !953
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !953
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !953
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !953
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !953
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !953
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !953
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !953
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !953
  ret void, !dbg !954
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_blt__x_0__x_0__relative_addr12__() #2 !dbg !955 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 611, i32* %opc, align 4, !dbg !956
  store i32 0, i32* %rs1, align 4, !dbg !957
  store i32 0, i32* %rs2, align 4, !dbg !958
  store i32 0, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !959
  %call.i.i = call i13 @codasip_immread_int13(i32 0) #4, !dbg !960
  %0 = ashr i13 %call.i.i, 1, !dbg !963
  %conv1.i.i = sext i13 %0 to i32, !dbg !964
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !965
  %1 = load i32, i32* %opc, align 4, !dbg !967
  %2 = load i32, i32* %rs1, align 4, !dbg !968
  %3 = load i32, i32* %rs2, align 4, !dbg !969
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !970
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !972
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !974
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !975

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !976
  %idxprom.i.i = zext i5 %11 to i32, !dbg !977
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !977
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !977
  br label %MI11rf_xpr_read.exit.i, !dbg !978

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !979
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !979
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !980
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !981
  %conv1.i = trunc i32 %14 to i5, !dbg !981
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !982
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !984
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !985

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !986
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !987
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !987
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !987
  br label %MI11rf_xpr_read.exit9.i, !dbg !988

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !989
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !989
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !990
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !991
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !992
  %add.i = add i32 %19, %20, !dbg !993
  %sub.i = sub i32 %add.i, 4, !dbg !994
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !995
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !996
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !997

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !998
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !999
  %cmp.i = icmp eq i32 %22, %23, !dbg !1000
  br label %sw.epilog.i, !dbg !1001

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1002
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1003
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1004
  br label %sw.epilog.i, !dbg !1005

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1006
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1007
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1008
  br label %sw.epilog.i, !dbg !1009

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1010
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1011
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1012
  br label %sw.epilog.i, !dbg !1013

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1014
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1015
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1016
  br label %sw.epilog.i, !dbg !1017

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1018
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1019
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1020
  br label %sw.epilog.i, !dbg !1021

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1022

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1023

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1024
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1025
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1027

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1028
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1028
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1028
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1028
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1028
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1028
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1028
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1028
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1028
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1028
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1028
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1028
  ret void, !dbg !1029
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_blt__x_0__xpr_general__relative_addr12__() #2 !dbg !1030 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 611, i32* %opc, align 4, !dbg !1031
  store i32 0, i32* %rs1, align 4, !dbg !1032
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !1033
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !1034
  store i32 %call.i, i32* %rs2, align 4, !dbg !1036
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1037
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !1038
  %0 = ashr i13 %call.i.i, 1, !dbg !1041
  %conv1.i.i = sext i13 %0 to i32, !dbg !1042
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1043
  %1 = load i32, i32* %opc, align 4, !dbg !1045
  %2 = load i32, i32* %rs1, align 4, !dbg !1046
  %3 = load i32, i32* %rs2, align 4, !dbg !1047
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1048
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1050
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1052
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1053

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1054
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1055
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1055
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1055
  br label %MI11rf_xpr_read.exit.i, !dbg !1056

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1057
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1057
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1058
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1059
  %conv1.i = trunc i32 %14 to i5, !dbg !1059
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1060
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1062
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1063

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1064
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1065
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1065
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1065
  br label %MI11rf_xpr_read.exit9.i, !dbg !1066

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1067
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1067
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1068
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1069
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1070
  %add.i = add i32 %19, %20, !dbg !1071
  %sub.i = sub i32 %add.i, 4, !dbg !1072
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1073
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1074
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1075

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1076
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1077
  %cmp.i = icmp eq i32 %22, %23, !dbg !1078
  br label %sw.epilog.i, !dbg !1079

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1080
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1081
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1082
  br label %sw.epilog.i, !dbg !1083

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1084
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1085
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1086
  br label %sw.epilog.i, !dbg !1087

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1088
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1089
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1090
  br label %sw.epilog.i, !dbg !1091

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1092
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1093
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1094
  br label %sw.epilog.i, !dbg !1095

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1096
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1097
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1098
  br label %sw.epilog.i, !dbg !1099

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1100

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1101

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1102
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1103
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1105

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1106
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1106
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1106
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1106
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1106
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1106
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1106
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1106
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1106
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1106
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1106
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1106
  ret void, !dbg !1107
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_blt__xpr_general__x_0__relative_addr12__() #2 !dbg !1108 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 611, i32* %opc, align 4, !dbg !1109
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !1110
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !1111
  store i32 %call.i, i32* %rs1, align 4, !dbg !1113
  store i32 0, i32* %rs2, align 4, !dbg !1114
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1115
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !1116
  %0 = ashr i13 %call.i.i, 1, !dbg !1119
  %conv1.i.i = sext i13 %0 to i32, !dbg !1120
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1121
  %1 = load i32, i32* %opc, align 4, !dbg !1123
  %2 = load i32, i32* %rs1, align 4, !dbg !1124
  %3 = load i32, i32* %rs2, align 4, !dbg !1125
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1126
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1128
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1130
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1131

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1132
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1133
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1133
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1133
  br label %MI11rf_xpr_read.exit.i, !dbg !1134

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1135
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1135
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1136
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1137
  %conv1.i = trunc i32 %14 to i5, !dbg !1137
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1138
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1140
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1141

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1142
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1143
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1143
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1143
  br label %MI11rf_xpr_read.exit9.i, !dbg !1144

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1145
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1145
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1146
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1147
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1148
  %add.i = add i32 %19, %20, !dbg !1149
  %sub.i = sub i32 %add.i, 4, !dbg !1150
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1151
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1152
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1153

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1154
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1155
  %cmp.i = icmp eq i32 %22, %23, !dbg !1156
  br label %sw.epilog.i, !dbg !1157

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1158
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1159
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1160
  br label %sw.epilog.i, !dbg !1161

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1162
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1163
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1164
  br label %sw.epilog.i, !dbg !1165

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1166
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1167
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1168
  br label %sw.epilog.i, !dbg !1169

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1170
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1171
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1172
  br label %sw.epilog.i, !dbg !1173

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1174
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1175
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1176
  br label %sw.epilog.i, !dbg !1177

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1178

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1179

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1180
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1181
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1183

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1184
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1184
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1184
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1184
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1184
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1184
  ret void, !dbg !1185
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_blt__xpr_general__xpr_general__relative_addr12__() #2 !dbg !1186 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 611, i32* %opc, align 4, !dbg !1187
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !1188
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !1189
  store i32 %call.i, i32* %rs1, align 4, !dbg !1191
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !1192
  %call.i3 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !1193
  store i32 %call.i3, i32* %rs2, align 4, !dbg !1195
  store i32 2, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1196
  %call.i.i = call i13 @codasip_immread_int13(i32 2) #4, !dbg !1197
  %0 = ashr i13 %call.i.i, 1, !dbg !1200
  %conv1.i.i = sext i13 %0 to i32, !dbg !1201
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1202
  %1 = load i32, i32* %opc, align 4, !dbg !1204
  %2 = load i32, i32* %rs1, align 4, !dbg !1205
  %3 = load i32, i32* %rs2, align 4, !dbg !1206
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1207
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1209
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1211
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1212

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1213
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1214
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1214
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1214
  br label %MI11rf_xpr_read.exit.i, !dbg !1215

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1216
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1216
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1217
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1218
  %conv1.i = trunc i32 %14 to i5, !dbg !1218
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1219
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1221
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1222

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1223
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1224
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1224
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1224
  br label %MI11rf_xpr_read.exit9.i, !dbg !1225

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge4 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1226
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1226
  store i32 %storemerge4, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1227
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1228
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1229
  %add.i = add i32 %19, %20, !dbg !1230
  %sub.i = sub i32 %add.i, 4, !dbg !1231
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1232
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1233
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1234

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1235
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1236
  %cmp.i = icmp eq i32 %22, %23, !dbg !1237
  br label %sw.epilog.i, !dbg !1238

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1239
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1240
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1241
  br label %sw.epilog.i, !dbg !1242

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1243
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1244
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1245
  br label %sw.epilog.i, !dbg !1246

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1247
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1248
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1249
  br label %sw.epilog.i, !dbg !1250

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1251
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1252
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1253
  br label %sw.epilog.i, !dbg !1254

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1255
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1256
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1257
  br label %sw.epilog.i, !dbg !1258

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1259

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge5.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge5.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1260

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1261
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1262
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1264

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1265
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1265
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1265
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1265
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1265
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1265
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1265
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1265
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1265
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1265
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1265
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1265
  ret void, !dbg !1266
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bltu__x_0__x_0__relative_addr12__() #2 !dbg !1267 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 867, i32* %opc, align 4, !dbg !1268
  store i32 0, i32* %rs1, align 4, !dbg !1269
  store i32 0, i32* %rs2, align 4, !dbg !1270
  store i32 0, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1271
  %call.i.i = call i13 @codasip_immread_int13(i32 0) #4, !dbg !1272
  %0 = ashr i13 %call.i.i, 1, !dbg !1275
  %conv1.i.i = sext i13 %0 to i32, !dbg !1276
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1277
  %1 = load i32, i32* %opc, align 4, !dbg !1279
  %2 = load i32, i32* %rs1, align 4, !dbg !1280
  %3 = load i32, i32* %rs2, align 4, !dbg !1281
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1282
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1284
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1286
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1287

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1288
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1289
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1289
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1289
  br label %MI11rf_xpr_read.exit.i, !dbg !1290

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1291
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1291
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1292
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1293
  %conv1.i = trunc i32 %14 to i5, !dbg !1293
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1294
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1296
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1297

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1298
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1299
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1299
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1299
  br label %MI11rf_xpr_read.exit9.i, !dbg !1300

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1301
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1301
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1302
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1303
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1304
  %add.i = add i32 %19, %20, !dbg !1305
  %sub.i = sub i32 %add.i, 4, !dbg !1306
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1307
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1308
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1309

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1310
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1311
  %cmp.i = icmp eq i32 %22, %23, !dbg !1312
  br label %sw.epilog.i, !dbg !1313

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1314
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1315
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1316
  br label %sw.epilog.i, !dbg !1317

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1318
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1319
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1320
  br label %sw.epilog.i, !dbg !1321

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1322
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1323
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1324
  br label %sw.epilog.i, !dbg !1325

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1326
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1327
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1328
  br label %sw.epilog.i, !dbg !1329

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1330
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1331
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1332
  br label %sw.epilog.i, !dbg !1333

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1334

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1335

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1336
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1337
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1339

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1340
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1340
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1340
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1340
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1340
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1340
  ret void, !dbg !1341
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bltu__x_0__xpr_general__relative_addr12__() #2 !dbg !1342 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 867, i32* %opc, align 4, !dbg !1343
  store i32 0, i32* %rs1, align 4, !dbg !1344
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !1345
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !1346
  store i32 %call.i, i32* %rs2, align 4, !dbg !1348
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1349
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !1350
  %0 = ashr i13 %call.i.i, 1, !dbg !1353
  %conv1.i.i = sext i13 %0 to i32, !dbg !1354
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1355
  %1 = load i32, i32* %opc, align 4, !dbg !1357
  %2 = load i32, i32* %rs1, align 4, !dbg !1358
  %3 = load i32, i32* %rs2, align 4, !dbg !1359
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1360
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1362
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1364
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1365

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1366
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1367
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1367
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1367
  br label %MI11rf_xpr_read.exit.i, !dbg !1368

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1369
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1369
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1370
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1371
  %conv1.i = trunc i32 %14 to i5, !dbg !1371
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1372
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1374
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1375

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1376
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1377
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1377
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1377
  br label %MI11rf_xpr_read.exit9.i, !dbg !1378

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1379
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1379
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1380
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1381
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1382
  %add.i = add i32 %19, %20, !dbg !1383
  %sub.i = sub i32 %add.i, 4, !dbg !1384
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1385
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1386
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1387

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1388
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1389
  %cmp.i = icmp eq i32 %22, %23, !dbg !1390
  br label %sw.epilog.i, !dbg !1391

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1392
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1393
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1394
  br label %sw.epilog.i, !dbg !1395

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1396
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1397
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1398
  br label %sw.epilog.i, !dbg !1399

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1400
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1401
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1402
  br label %sw.epilog.i, !dbg !1403

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1404
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1405
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1406
  br label %sw.epilog.i, !dbg !1407

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1408
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1409
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1410
  br label %sw.epilog.i, !dbg !1411

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1412

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1413

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1414
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1415
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1417

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1418
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1418
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1418
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1418
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1418
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1418
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1418
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1418
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1418
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1418
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1418
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1418
  ret void, !dbg !1419
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bltu__xpr_general__x_0__relative_addr12__() #2 !dbg !1420 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 867, i32* %opc, align 4, !dbg !1421
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !1422
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !1423
  store i32 %call.i, i32* %rs1, align 4, !dbg !1425
  store i32 0, i32* %rs2, align 4, !dbg !1426
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1427
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !1428
  %0 = ashr i13 %call.i.i, 1, !dbg !1431
  %conv1.i.i = sext i13 %0 to i32, !dbg !1432
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1433
  %1 = load i32, i32* %opc, align 4, !dbg !1435
  %2 = load i32, i32* %rs1, align 4, !dbg !1436
  %3 = load i32, i32* %rs2, align 4, !dbg !1437
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1438
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1440
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1442
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1443

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1444
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1445
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1445
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1445
  br label %MI11rf_xpr_read.exit.i, !dbg !1446

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1447
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1447
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1448
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1449
  %conv1.i = trunc i32 %14 to i5, !dbg !1449
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1450
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1452
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1453

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1454
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1455
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1455
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1455
  br label %MI11rf_xpr_read.exit9.i, !dbg !1456

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1457
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1457
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1458
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1459
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1460
  %add.i = add i32 %19, %20, !dbg !1461
  %sub.i = sub i32 %add.i, 4, !dbg !1462
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1463
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1464
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1465

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1466
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1467
  %cmp.i = icmp eq i32 %22, %23, !dbg !1468
  br label %sw.epilog.i, !dbg !1469

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1470
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1471
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1472
  br label %sw.epilog.i, !dbg !1473

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1474
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1475
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1476
  br label %sw.epilog.i, !dbg !1477

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1478
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1479
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1480
  br label %sw.epilog.i, !dbg !1481

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1482
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1483
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1484
  br label %sw.epilog.i, !dbg !1485

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1486
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1487
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1488
  br label %sw.epilog.i, !dbg !1489

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1490

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1491

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1492
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1493
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1495

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1496
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1496
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1496
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1496
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1496
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1496
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1496
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1496
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1496
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1496
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1496
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1496
  ret void, !dbg !1497
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bltu__xpr_general__xpr_general__relative_addr12__() #2 !dbg !1498 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 867, i32* %opc, align 4, !dbg !1499
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !1500
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !1501
  store i32 %call.i, i32* %rs1, align 4, !dbg !1503
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !1504
  %call.i3 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !1505
  store i32 %call.i3, i32* %rs2, align 4, !dbg !1507
  store i32 2, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1508
  %call.i.i = call i13 @codasip_immread_int13(i32 2) #4, !dbg !1509
  %0 = ashr i13 %call.i.i, 1, !dbg !1512
  %conv1.i.i = sext i13 %0 to i32, !dbg !1513
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1514
  %1 = load i32, i32* %opc, align 4, !dbg !1516
  %2 = load i32, i32* %rs1, align 4, !dbg !1517
  %3 = load i32, i32* %rs2, align 4, !dbg !1518
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1519
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1521
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1523
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1524

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1525
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1526
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1526
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1526
  br label %MI11rf_xpr_read.exit.i, !dbg !1527

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1528
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1528
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1529
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1530
  %conv1.i = trunc i32 %14 to i5, !dbg !1530
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1531
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1533
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1534

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1535
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1536
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1536
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1536
  br label %MI11rf_xpr_read.exit9.i, !dbg !1537

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge4 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1538
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1538
  store i32 %storemerge4, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1539
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1540
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1541
  %add.i = add i32 %19, %20, !dbg !1542
  %sub.i = sub i32 %add.i, 4, !dbg !1543
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1544
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1545
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1546

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1547
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1548
  %cmp.i = icmp eq i32 %22, %23, !dbg !1549
  br label %sw.epilog.i, !dbg !1550

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1551
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1552
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1553
  br label %sw.epilog.i, !dbg !1554

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1555
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1556
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1557
  br label %sw.epilog.i, !dbg !1558

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1559
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1560
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1561
  br label %sw.epilog.i, !dbg !1562

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1563
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1564
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1565
  br label %sw.epilog.i, !dbg !1566

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1567
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1568
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1569
  br label %sw.epilog.i, !dbg !1570

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1571

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge5.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge5.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1572

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1573
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1574
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1576

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1577
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1577
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1577
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1577
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1577
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1577
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1577
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1577
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1577
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1577
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1577
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1577
  ret void, !dbg !1578
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bne__x_0__x_0__relative_addr12__() #2 !dbg !1579 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 227, i32* %opc, align 4, !dbg !1580
  store i32 0, i32* %rs1, align 4, !dbg !1581
  store i32 0, i32* %rs2, align 4, !dbg !1582
  store i32 0, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1583
  %call.i.i = call i13 @codasip_immread_int13(i32 0) #4, !dbg !1584
  %0 = ashr i13 %call.i.i, 1, !dbg !1587
  %conv1.i.i = sext i13 %0 to i32, !dbg !1588
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1589
  %1 = load i32, i32* %opc, align 4, !dbg !1591
  %2 = load i32, i32* %rs1, align 4, !dbg !1592
  %3 = load i32, i32* %rs2, align 4, !dbg !1593
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1594
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1596
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1598
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1599

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1600
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1601
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1601
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1601
  br label %MI11rf_xpr_read.exit.i, !dbg !1602

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1603
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1603
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1604
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1605
  %conv1.i = trunc i32 %14 to i5, !dbg !1605
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1606
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1608
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1609

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1610
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1611
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1611
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1611
  br label %MI11rf_xpr_read.exit9.i, !dbg !1612

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1613
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1613
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1614
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1615
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1616
  %add.i = add i32 %19, %20, !dbg !1617
  %sub.i = sub i32 %add.i, 4, !dbg !1618
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1619
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1620
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1621

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1622
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1623
  %cmp.i = icmp eq i32 %22, %23, !dbg !1624
  br label %sw.epilog.i, !dbg !1625

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1626
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1627
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1628
  br label %sw.epilog.i, !dbg !1629

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1630
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1631
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1632
  br label %sw.epilog.i, !dbg !1633

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1634
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1635
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1636
  br label %sw.epilog.i, !dbg !1637

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1638
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1639
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1640
  br label %sw.epilog.i, !dbg !1641

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1642
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1643
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1644
  br label %sw.epilog.i, !dbg !1645

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1646

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1647

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1648
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1649
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1651

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1652
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1652
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1652
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1652
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1652
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1652
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1652
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1652
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1652
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1652
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1652
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1652
  ret void, !dbg !1653
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bne__x_0__xpr_general__relative_addr12__() #2 !dbg !1654 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 227, i32* %opc, align 4, !dbg !1655
  store i32 0, i32* %rs1, align 4, !dbg !1656
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !1657
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !1658
  store i32 %call.i, i32* %rs2, align 4, !dbg !1660
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1661
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !1662
  %0 = ashr i13 %call.i.i, 1, !dbg !1665
  %conv1.i.i = sext i13 %0 to i32, !dbg !1666
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1667
  %1 = load i32, i32* %opc, align 4, !dbg !1669
  %2 = load i32, i32* %rs1, align 4, !dbg !1670
  %3 = load i32, i32* %rs2, align 4, !dbg !1671
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1672
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1674
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1676
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1677

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1678
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1679
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1679
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1679
  br label %MI11rf_xpr_read.exit.i, !dbg !1680

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1681
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1681
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1682
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1683
  %conv1.i = trunc i32 %14 to i5, !dbg !1683
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1684
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1686
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1687

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1688
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1689
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1689
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1689
  br label %MI11rf_xpr_read.exit9.i, !dbg !1690

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1691
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1691
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1692
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1693
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1694
  %add.i = add i32 %19, %20, !dbg !1695
  %sub.i = sub i32 %add.i, 4, !dbg !1696
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1697
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1698
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1699

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1700
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1701
  %cmp.i = icmp eq i32 %22, %23, !dbg !1702
  br label %sw.epilog.i, !dbg !1703

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1704
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1705
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1706
  br label %sw.epilog.i, !dbg !1707

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1708
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1709
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1710
  br label %sw.epilog.i, !dbg !1711

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1712
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1713
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1714
  br label %sw.epilog.i, !dbg !1715

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1716
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1717
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1718
  br label %sw.epilog.i, !dbg !1719

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1720
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1721
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1722
  br label %sw.epilog.i, !dbg !1723

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1724

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1725

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1726
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1727
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1729

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1730
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1730
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1730
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1730
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1730
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1730
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1730
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1730
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1730
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1730
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1730
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1730
  ret void, !dbg !1731
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bne__xpr_general__x_0__relative_addr12__() #2 !dbg !1732 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 227, i32* %opc, align 4, !dbg !1733
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !1734
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !1735
  store i32 %call.i, i32* %rs1, align 4, !dbg !1737
  store i32 0, i32* %rs2, align 4, !dbg !1738
  store i32 1, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1739
  %call.i.i = call i13 @codasip_immread_int13(i32 1) #4, !dbg !1740
  %0 = ashr i13 %call.i.i, 1, !dbg !1743
  %conv1.i.i = sext i13 %0 to i32, !dbg !1744
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1745
  %1 = load i32, i32* %opc, align 4, !dbg !1747
  %2 = load i32, i32* %rs1, align 4, !dbg !1748
  %3 = load i32, i32* %rs2, align 4, !dbg !1749
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1750
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1752
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1754
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1755

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1756
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1757
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1757
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1757
  br label %MI11rf_xpr_read.exit.i, !dbg !1758

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1759
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1759
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1760
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1761
  %conv1.i = trunc i32 %14 to i5, !dbg !1761
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1762
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1764
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1765

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1766
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1767
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1767
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1767
  br label %MI11rf_xpr_read.exit9.i, !dbg !1768

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge2 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1769
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1769
  store i32 %storemerge2, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1770
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1771
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1772
  %add.i = add i32 %19, %20, !dbg !1773
  %sub.i = sub i32 %add.i, 4, !dbg !1774
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1775
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1776
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1777

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1778
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1779
  %cmp.i = icmp eq i32 %22, %23, !dbg !1780
  br label %sw.epilog.i, !dbg !1781

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1782
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1783
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1784
  br label %sw.epilog.i, !dbg !1785

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1786
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1787
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1788
  br label %sw.epilog.i, !dbg !1789

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1790
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1791
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1792
  br label %sw.epilog.i, !dbg !1793

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1794
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1795
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1796
  br label %sw.epilog.i, !dbg !1797

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1798
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1799
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1800
  br label %sw.epilog.i, !dbg !1801

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1802

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge3.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge3.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1803

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1804
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1805
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1807

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1808
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1808
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1808
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1808
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1808
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1808
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1808
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1808
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1808
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1808
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1808
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1808
  ret void, !dbg !1809
}

; Function Attrs: noinline readnone
define dso_local void @i_btype_branches__opc_bne__xpr_general__xpr_general__relative_addr12__() #2 !dbg !1810 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i1.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_16i_btype_branchesB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rs1 = alloca i32, align 4
  %rs2 = alloca i32, align 4
  store i32 227, i32* %opc, align 4, !dbg !1811
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !1812
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !1813
  store i32 %call.i, i32* %rs1, align 4, !dbg !1815
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !1816
  %call.i3 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !1817
  store i32 %call.i3, i32* %rs2, align 4, !dbg !1819
  store i32 2, i32* @g_MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12_Index, align 4, !dbg !1820
  %call.i.i = call i13 @codasip_immread_int13(i32 2) #4, !dbg !1821
  %0 = ashr i13 %call.i.i, 1, !dbg !1824
  %conv1.i.i = sext i13 %0 to i32, !dbg !1825
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1826
  %1 = load i32, i32* %opc, align 4, !dbg !1828
  %2 = load i32, i32* %rs1, align 4, !dbg !1829
  %3 = load i32, i32* %rs2, align 4, !dbg !1830
  %4 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  %8 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  store i32 %1, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4
  store i32 %3, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4
  %conv.i = trunc i32 %2 to i5, !dbg !1831
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %2, 31, !dbg !1833
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1835
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1836

if.then.i.i:                                      ; preds = %entry
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1837
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1838
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1838
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1838
  br label %MI11rf_xpr_read.exit.i, !dbg !1839

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1840
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1840
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1841
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !1842
  %conv1.i = trunc i32 %14 to i5, !dbg !1842
  %15 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1
  %conv.i3.i = and i32 %14, 31, !dbg !1843
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !1845
  br i1 %cmp.i4.i, label %if.else.i8.i, label %if.then.i7.i, !dbg !1846

if.then.i7.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i, align 1, !dbg !1847
  %idxprom.i5.i = zext i5 %16 to i32, !dbg !1848
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !1848
  %17 = load volatile i32, i32* %arrayidx.i6.i, align 4, !dbg !1848
  br label %MI11rf_xpr_read.exit9.i, !dbg !1849

if.else.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit9.i

MI11rf_xpr_read.exit9.i:                          ; preds = %if.else.i8.i, %if.then.i7.i
  %storemerge4 = phi i32 [ %17, %if.then.i7.i ], [ 0, %if.else.i8.i ]
  %18 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i1.i to i8*, !dbg !1850
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %18), !dbg !1850
  store i32 %storemerge4, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1851
  %19 = load volatile i32, i32* @r_pc, align 4, !dbg !1852
  %20 = load i32, i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i, align 4, !dbg !1853
  %add.i = add i32 %19, %20, !dbg !1854
  %sub.i = sub i32 %add.i, 4, !dbg !1855
  store i32 %sub.i, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1856
  %21 = load i32, i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i, align 4, !dbg !1857
  switch i32 %21, label %sw.default.i [
    i32 99, label %sw.bb.i
    i32 227, label %sw.bb4.i
    i32 611, label %sw.bb8.i
    i32 739, label %sw.bb12.i
    i32 867, label %sw.bb16.i
    i32 995, label %sw.bb20.i
  ], !dbg !1858

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit9.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1859
  %23 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1860
  %cmp.i = icmp eq i32 %22, %23, !dbg !1861
  br label %sw.epilog.i, !dbg !1862

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1863
  %25 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1864
  %cmp5.i = icmp ne i32 %24, %25, !dbg !1865
  br label %sw.epilog.i, !dbg !1866

sw.bb8.i:                                         ; preds = %MI11rf_xpr_read.exit9.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1867
  %27 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1868
  %cmp9.i = icmp slt i32 %26, %27, !dbg !1869
  br label %sw.epilog.i, !dbg !1870

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1871
  %29 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1872
  %cmp13.i = icmp sge i32 %28, %29, !dbg !1873
  br label %sw.epilog.i, !dbg !1874

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1875
  %31 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1876
  %cmp17.i = icmp ult i32 %30, %31, !dbg !1877
  br label %sw.epilog.i, !dbg !1878

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit9.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1879
  %33 = load i32, i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1880
  %cmp21.i = icmp uge i32 %32, %33, !dbg !1881
  br label %sw.epilog.i, !dbg !1882

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit9.i
  br label %sw.epilog.i, !dbg !1883

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb20.i, %sw.bb16.i, %sw.bb12.i, %sw.bb8.i, %sw.bb4.i, %sw.bb.i
  %storemerge5.shrunk = phi i1 [ %cmp.i, %sw.bb.i ], [ false, %sw.default.i ], [ %cmp21.i, %sw.bb20.i ], [ %cmp17.i, %sw.bb16.i ], [ %cmp13.i, %sw.bb12.i ], [ %cmp9.i, %sw.bb8.i ], [ %cmp5.i, %sw.bb4.i ]
  br i1 %storemerge5.shrunk, label %if.then.i, label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1884

if.then.i:                                        ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i, align 4, !dbg !1885
  store volatile i32 %34, i32* @r_pc, align 4, !dbg !1886
  br label %MI16i_btype_branchesIH1_13default_start.exit, !dbg !1888

MI16i_btype_branchesIH1_13default_start.exit:     ; preds = %sw.epilog.i, %if.then.i
  %35 = bitcast i32* %MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc.addr.i to i8*, !dbg !1889
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !1889
  %36 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !1889
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !1889
  %37 = bitcast i32* %MI15relative_addr12IH1_13default_start18_15relative_addr123imm.addr.i to i8*, !dbg !1889
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %37), !dbg !1889
  %38 = bitcast i32* %MI14target_addressIH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1889
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !1889
  %39 = bitcast i32* %MI4src1IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1889
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !1889
  %40 = bitcast i32* %MI4src2IH1_13default_start1_16i_btype_branchesB0.i to i8*, !dbg !1889
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !1889
  ret void, !dbg !1890
}

; Function Attrs: noinline readnone
define dso_local void @i_call_alias__relative_addr20__() #2 !dbg !1891 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i = alloca i32, align 4
  store i32 0, i32* @g_MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20_Index, align 4, !dbg !1892
  %call.i.i = call i21 @codasip_immread_int21(i32 0) #4, !dbg !1893
  %0 = ashr i21 %call.i.i, 1, !dbg !1898
  %conv1.i.i = sext i21 %0 to i32, !dbg !1899
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !1900
  %1 = bitcast i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  store i32 %shl.i.i, i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i, align 4
  %2 = load volatile i32, i32* @r_pc, align 4, !dbg !1903
  %3 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i32 %2, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 1, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  br i1 true, label %if.then.i.i, label %MI12i_call_aliasIH1_13default_start.exit, !dbg !1906

if.then.i.i:                                      ; preds = %entry
  %5 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !1909
  %6 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !1910
  %idxprom.i.i = zext i5 %6 to i32, !dbg !1911
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1911
  store volatile i32 %5, i32* %arrayidx.i.i, align 4, !dbg !1912
  br label %MI12i_call_aliasIH1_13default_start.exit, !dbg !1913

MI12i_call_aliasIH1_13default_start.exit:         ; preds = %entry, %if.then.i.i
  %7 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !1914
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %7), !dbg !1914
  %8 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !1914
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !1914
  %9 = load volatile i32, i32* @r_pc, align 4, !dbg !1915
  %10 = load i32, i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i, align 4, !dbg !1918
  %add.i = add i32 %9, %10, !dbg !1919
  %sub.i = sub i32 %add.i, 4, !dbg !1920
  store volatile i32 %sub.i, i32* @r_pc, align 4, !dbg !1921
  %11 = bitcast i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i to i8*, !dbg !1923
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %11), !dbg !1923
  ret void, !dbg !1924
}

; Function Attrs: noinline readnone
define dso_local void @i_call_reg_alias__simm12__x_0__() #2 !dbg !1925 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !1926
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !1927
  %0 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4
  %2 = load volatile i32, i32* @r_pc, align 4, !dbg !1932
  %3 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i32 %2, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 1, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  br i1 true, label %if.then.i5.i, label %MI12rf_xpr_write.exit.i, !dbg !1936

if.then.i5.i:                                     ; preds = %entry
  %5 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !1938
  %6 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !1939
  %idxprom.i3.i = zext i5 %6 to i32, !dbg !1940
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !1940
  store volatile i32 %5, i32* %arrayidx.i4.i, align 4, !dbg !1941
  br label %MI12rf_xpr_write.exit.i, !dbg !1942

MI12rf_xpr_write.exit.i:                          ; preds = %if.then.i5.i, %entry
  %7 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !1943
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %7), !dbg !1943
  %8 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !1943
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !1943
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4, !dbg !1944
  %conv.i = trunc i32 %9 to i5, !dbg !1944
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %9, 31, !dbg !1945
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1947
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1948

if.then.i.i:                                      ; preds = %MI12rf_xpr_write.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1949
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1950
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1950
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1950
  br label %MI16i_call_reg_aliasIH1_13default_start.exit, !dbg !1951

if.else.i.i:                                      ; preds = %MI12rf_xpr_write.exit.i
  br label %MI16i_call_reg_aliasIH1_13default_start.exit

MI16i_call_reg_aliasIH1_13default_start.exit:     ; preds = %if.then.i.i, %if.else.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1952
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1952
  %14 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !1953
  %conv2.i = sext i12 %14 to i32, !dbg !1954
  %add.i = add i32 %storemerge, %conv2.i, !dbg !1955
  %and.i = and i32 %add.i, -4, !dbg !1956
  store volatile i32 %and.i, i32* @r_pc, align 4, !dbg !1957
  %15 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !1959
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %15), !dbg !1959
  %16 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*, !dbg !1959
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %16), !dbg !1959
  ret void, !dbg !1960
}

; Function Attrs: noinline readnone
define dso_local void @i_call_reg_alias__simm12__xpr_general__() #2 !dbg !1961 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !1962
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !1963
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !1966
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !1967
  %0 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4
  %2 = load volatile i32, i32* @r_pc, align 4, !dbg !1969
  %3 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i32 %2, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 1, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  br i1 true, label %if.then.i5.i, label %MI12rf_xpr_write.exit.i, !dbg !1972

if.then.i5.i:                                     ; preds = %entry
  %5 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !1974
  %6 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !1975
  %idxprom.i3.i = zext i5 %6 to i32, !dbg !1976
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !1976
  store volatile i32 %5, i32* %arrayidx.i4.i, align 4, !dbg !1977
  br label %MI12rf_xpr_write.exit.i, !dbg !1978

MI12rf_xpr_write.exit.i:                          ; preds = %if.then.i5.i, %entry
  %7 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !1979
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %7), !dbg !1979
  %8 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !1979
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !1979
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4, !dbg !1980
  %conv.i = trunc i32 %9 to i5, !dbg !1980
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %9, 31, !dbg !1981
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !1983
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !1984

if.then.i.i:                                      ; preds = %MI12rf_xpr_write.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !1985
  %idxprom.i.i = zext i5 %11 to i32, !dbg !1986
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !1986
  %12 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !1986
  br label %MI16i_call_reg_aliasIH1_13default_start.exit, !dbg !1987

if.else.i.i:                                      ; preds = %MI12rf_xpr_write.exit.i
  br label %MI16i_call_reg_aliasIH1_13default_start.exit

MI16i_call_reg_aliasIH1_13default_start.exit:     ; preds = %if.then.i.i, %if.else.i.i
  %storemerge = phi i32 [ %12, %if.then.i.i ], [ 0, %if.else.i.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !1988
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !1988
  %14 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !1989
  %conv2.i = sext i12 %14 to i32, !dbg !1990
  %add.i = add i32 %storemerge, %conv2.i, !dbg !1991
  %and.i = and i32 %add.i, -4, !dbg !1992
  store volatile i32 %and.i, i32* @r_pc, align 4, !dbg !1993
  %15 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !1995
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %15), !dbg !1995
  %16 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*, !dbg !1995
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %16), !dbg !1995
  ret void, !dbg !1996
}

; Function Attrs: noinline readnone
define dso_local void @i_halt__opc_halt__() #2 !dbg !1997 {
entry:
  call void (...) @codasip_compiler_unused() #5
  call void (...) @codasip_halt() #5
  ret void, !dbg !1998
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_addi__x_0__x_0__simm12__() #2 !dbg !1999 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2000
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !2001
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 19, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !2004

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !2010

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2011
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2012
  %conv1.i = sext i12 %5 to i32, !dbg !2013
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2014
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2015
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2016

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2017
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2018
  %add.i = add i32 %7, %8, !dbg !2019
  br label %sw.epilog.i, !dbg !2020

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2021
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2022
  %cmp.i = icmp slt i32 %9, %10, !dbg !2023
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2024

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2025

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2026

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2027
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2028
  %cmp5.i = icmp ult i32 %11, %12, !dbg !2029
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2030

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2031

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2032

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2033
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2034
  %xor.i = xor i32 %13, %14, !dbg !2035
  br label %sw.epilog.i, !dbg !2036

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2037
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2038
  %or.i = or i32 %15, %16, !dbg !2039
  br label %sw.epilog.i, !dbg !2040

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2041
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2042
  %and.i = and i32 %17, %18, !dbg !2043
  br label %sw.epilog.i, !dbg !2044

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2045

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2046
  %conv13.i = trunc i32 %19 to i5, !dbg !2046
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !2047
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2049
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2050

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2051
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2052
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !2053
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2053
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !2054
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2055

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2056
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !2056
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2056
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !2056
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2057
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !2057
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2057
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !2057
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2057
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !2057
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2057
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2057
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2057
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2057
  ret void, !dbg !2058
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_addi__x_0__xpr_general__simm12__() #2 !dbg !2059 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !2060
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2061
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2063
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !2064
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 19, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i to i5, !dbg !2067
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !2069
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !2071
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !2072

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !2073
  %idxprom.i.i = zext i5 %6 to i32, !dbg !2074
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !2074
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !2074
  br label %MI11rf_xpr_read.exit.i, !dbg !2075

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !2076
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !2076
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2077
  %9 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2078
  %conv1.i = sext i12 %9 to i32, !dbg !2079
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2080
  %10 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2081
  switch i32 %10, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2082

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2083
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2084
  %add.i = add i32 %11, %12, !dbg !2085
  br label %sw.epilog.i, !dbg !2086

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2087
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2088
  %cmp.i = icmp slt i32 %13, %14, !dbg !2089
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2090

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2091

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2092

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2093
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2094
  %cmp5.i = icmp ult i32 %15, %16, !dbg !2095
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2096

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2097

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2098

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2099
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2100
  %xor.i = xor i32 %17, %18, !dbg !2101
  br label %sw.epilog.i, !dbg !2102

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2103
  %20 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2104
  %or.i = or i32 %19, %20, !dbg !2105
  br label %sw.epilog.i, !dbg !2106

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2107
  %22 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2108
  %and.i = and i32 %21, %22, !dbg !2109
  br label %sw.epilog.i, !dbg !2110

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2111

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %23 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2112
  %conv13.i = trunc i32 %23 to i5, !dbg !2112
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %24)
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %25)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %23, 31, !dbg !2113
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2115
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2116

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %26 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2117
  %27 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2118
  %idxprom.i3.i = zext i5 %27 to i32, !dbg !2119
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2119
  store volatile i32 %26, i32* %arrayidx.i4.i, align 4, !dbg !2120
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2121

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %28 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2122
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !2122
  %29 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2122
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %29), !dbg !2122
  %30 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2123
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2123
  %31 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2123
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !2123
  %32 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2123
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %32), !dbg !2123
  %33 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2123
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %33), !dbg !2123
  %34 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2123
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !2123
  ret void, !dbg !2124
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_addi__xpr_general__x_0__simm12__() #2 !dbg !2125 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !2126
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2127
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2129
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !2130
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 19, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !2133

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !2136

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2137
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2138
  %conv1.i = sext i12 %5 to i32, !dbg !2139
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2140
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2141
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2142

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2143
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2144
  %add.i = add i32 %7, %8, !dbg !2145
  br label %sw.epilog.i, !dbg !2146

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2147
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2148
  %cmp.i = icmp slt i32 %9, %10, !dbg !2149
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2150

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2151

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2152

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2153
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2154
  %cmp5.i = icmp ult i32 %11, %12, !dbg !2155
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2156

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2157

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2158

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2159
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2160
  %xor.i = xor i32 %13, %14, !dbg !2161
  br label %sw.epilog.i, !dbg !2162

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2163
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2164
  %or.i = or i32 %15, %16, !dbg !2165
  br label %sw.epilog.i, !dbg !2166

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2167
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2168
  %and.i = and i32 %17, %18, !dbg !2169
  br label %sw.epilog.i, !dbg !2170

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2171

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2172
  %conv13.i = trunc i32 %19 to i5, !dbg !2172
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !2173
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2175
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2176

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2177
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2178
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !2179
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2179
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !2180
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2181

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2182
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !2182
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2182
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !2182
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2183
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !2183
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2183
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !2183
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2183
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !2183
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2183
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2183
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2183
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2183
  ret void, !dbg !2184
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_addi__xpr_general__xpr_general__simm12__() #2 !dbg !2185 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 19, i32* %opc, align 4, !dbg !2186
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !2187
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2188
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !2190
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !2191
  store i32 2, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2193
  %call.i.i = call i12 @codasip_immread_int12(i32 2) #4, !dbg !2194
  %0 = load i32, i32* %opc, align 4, !dbg !2197
  %1 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i2 to i5, !dbg !2198
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !2200
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !2202
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !2203

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !2204
  %idxprom.i.i = zext i5 %7 to i32, !dbg !2205
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !2205
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !2205
  br label %MI11rf_xpr_read.exit.i, !dbg !2206

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !2207
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !2207
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2208
  %10 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2209
  %conv1.i = sext i12 %10 to i32, !dbg !2210
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2211
  %11 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2212
  switch i32 %11, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2213

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2214
  %13 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2215
  %add.i = add i32 %12, %13, !dbg !2216
  br label %sw.epilog.i, !dbg !2217

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %14 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2218
  %15 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2219
  %cmp.i = icmp slt i32 %14, %15, !dbg !2220
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2221

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2222

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge3 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2223

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2224
  %17 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2225
  %cmp5.i = icmp ult i32 %16, %17, !dbg !2226
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2227

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2228

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge4 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2229

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2230
  %19 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2231
  %xor.i = xor i32 %18, %19, !dbg !2232
  br label %sw.epilog.i, !dbg !2233

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2234
  %21 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2235
  %or.i = or i32 %20, %21, !dbg !2236
  br label %sw.epilog.i, !dbg !2237

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2238
  %23 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2239
  %and.i = and i32 %22, %23, !dbg !2240
  br label %sw.epilog.i, !dbg !2241

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2242

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge5 = phi i32 [ %storemerge4, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge3, %if.end.i ], [ %add.i, %sw.bb.i ]
  %24 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2243
  %conv13.i = trunc i32 %24 to i5, !dbg !2243
  %25 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %25)
  %26 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %26)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %24, 31, !dbg !2244
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2246
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2247

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %27 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2248
  %28 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2249
  %idxprom.i3.i = zext i5 %28 to i32, !dbg !2250
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2250
  store volatile i32 %27, i32* %arrayidx.i4.i, align 4, !dbg !2251
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2252

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %29 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2253
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2253
  %30 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2253
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %30), !dbg !2253
  %31 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2254
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !2254
  %32 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2254
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %32), !dbg !2254
  %33 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2254
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %33), !dbg !2254
  %34 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2254
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !2254
  %35 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2254
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !2254
  ret void, !dbg !2255
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_andi__x_0__x_0__simm12__() #2 !dbg !2256 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2257
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !2258
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 915, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !2261

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !2264

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2265
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2266
  %conv1.i = sext i12 %5 to i32, !dbg !2267
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2268
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2269
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2270

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2271
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2272
  %add.i = add i32 %7, %8, !dbg !2273
  br label %sw.epilog.i, !dbg !2274

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2275
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2276
  %cmp.i = icmp slt i32 %9, %10, !dbg !2277
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2278

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2279

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2280

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2281
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2282
  %cmp5.i = icmp ult i32 %11, %12, !dbg !2283
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2284

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2285

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2286

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2287
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2288
  %xor.i = xor i32 %13, %14, !dbg !2289
  br label %sw.epilog.i, !dbg !2290

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2291
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2292
  %or.i = or i32 %15, %16, !dbg !2293
  br label %sw.epilog.i, !dbg !2294

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2295
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2296
  %and.i = and i32 %17, %18, !dbg !2297
  br label %sw.epilog.i, !dbg !2298

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2299

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2300
  %conv13.i = trunc i32 %19 to i5, !dbg !2300
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !2301
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2303
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2304

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2305
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2306
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !2307
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2307
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !2308
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2309

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2310
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !2310
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2310
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !2310
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2311
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !2311
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2311
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !2311
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2311
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !2311
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2311
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2311
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2311
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2311
  ret void, !dbg !2312
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_andi__x_0__xpr_general__simm12__() #2 !dbg !2313 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !2314
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2315
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2317
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !2318
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 915, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i to i5, !dbg !2321
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !2323
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !2325
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !2326

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !2327
  %idxprom.i.i = zext i5 %6 to i32, !dbg !2328
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !2328
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !2328
  br label %MI11rf_xpr_read.exit.i, !dbg !2329

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !2330
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !2330
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2331
  %9 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2332
  %conv1.i = sext i12 %9 to i32, !dbg !2333
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2334
  %10 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2335
  switch i32 %10, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2336

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2337
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2338
  %add.i = add i32 %11, %12, !dbg !2339
  br label %sw.epilog.i, !dbg !2340

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2341
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2342
  %cmp.i = icmp slt i32 %13, %14, !dbg !2343
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2344

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2345

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2346

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2347
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2348
  %cmp5.i = icmp ult i32 %15, %16, !dbg !2349
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2350

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2351

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2352

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2353
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2354
  %xor.i = xor i32 %17, %18, !dbg !2355
  br label %sw.epilog.i, !dbg !2356

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2357
  %20 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2358
  %or.i = or i32 %19, %20, !dbg !2359
  br label %sw.epilog.i, !dbg !2360

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2361
  %22 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2362
  %and.i = and i32 %21, %22, !dbg !2363
  br label %sw.epilog.i, !dbg !2364

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2365

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %23 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2366
  %conv13.i = trunc i32 %23 to i5, !dbg !2366
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %24)
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %25)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %23, 31, !dbg !2367
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2369
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2370

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %26 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2371
  %27 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2372
  %idxprom.i3.i = zext i5 %27 to i32, !dbg !2373
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2373
  store volatile i32 %26, i32* %arrayidx.i4.i, align 4, !dbg !2374
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2375

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %28 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2376
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !2376
  %29 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2376
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %29), !dbg !2376
  %30 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2377
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2377
  %31 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2377
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !2377
  %32 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2377
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %32), !dbg !2377
  %33 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2377
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %33), !dbg !2377
  %34 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2377
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !2377
  ret void, !dbg !2378
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_andi__xpr_general__x_0__simm12__() #2 !dbg !2379 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !2380
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2381
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2383
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !2384
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 915, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !2387

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !2390

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2391
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2392
  %conv1.i = sext i12 %5 to i32, !dbg !2393
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2394
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2395
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2396

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2397
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2398
  %add.i = add i32 %7, %8, !dbg !2399
  br label %sw.epilog.i, !dbg !2400

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2401
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2402
  %cmp.i = icmp slt i32 %9, %10, !dbg !2403
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2404

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2405

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2406

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2407
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2408
  %cmp5.i = icmp ult i32 %11, %12, !dbg !2409
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2410

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2411

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2412

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2413
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2414
  %xor.i = xor i32 %13, %14, !dbg !2415
  br label %sw.epilog.i, !dbg !2416

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2417
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2418
  %or.i = or i32 %15, %16, !dbg !2419
  br label %sw.epilog.i, !dbg !2420

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2421
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2422
  %and.i = and i32 %17, %18, !dbg !2423
  br label %sw.epilog.i, !dbg !2424

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2425

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2426
  %conv13.i = trunc i32 %19 to i5, !dbg !2426
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !2427
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2429
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2430

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2431
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2432
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !2433
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2433
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !2434
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2435

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2436
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !2436
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2436
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !2436
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2437
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !2437
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2437
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !2437
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2437
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !2437
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2437
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2437
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2437
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2437
  ret void, !dbg !2438
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_andi__xpr_general__xpr_general__simm12__() #2 !dbg !2439 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 915, i32* %opc, align 4, !dbg !2440
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !2441
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2442
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !2444
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !2445
  store i32 2, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2447
  %call.i.i = call i12 @codasip_immread_int12(i32 2) #4, !dbg !2448
  %0 = load i32, i32* %opc, align 4, !dbg !2451
  %1 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i2 to i5, !dbg !2452
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !2454
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !2456
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !2457

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !2458
  %idxprom.i.i = zext i5 %7 to i32, !dbg !2459
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !2459
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !2459
  br label %MI11rf_xpr_read.exit.i, !dbg !2460

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !2461
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !2461
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2462
  %10 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2463
  %conv1.i = sext i12 %10 to i32, !dbg !2464
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2465
  %11 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2466
  switch i32 %11, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2467

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2468
  %13 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2469
  %add.i = add i32 %12, %13, !dbg !2470
  br label %sw.epilog.i, !dbg !2471

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %14 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2472
  %15 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2473
  %cmp.i = icmp slt i32 %14, %15, !dbg !2474
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2475

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2476

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge3 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2477

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2478
  %17 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2479
  %cmp5.i = icmp ult i32 %16, %17, !dbg !2480
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2481

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2482

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge4 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2483

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2484
  %19 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2485
  %xor.i = xor i32 %18, %19, !dbg !2486
  br label %sw.epilog.i, !dbg !2487

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2488
  %21 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2489
  %or.i = or i32 %20, %21, !dbg !2490
  br label %sw.epilog.i, !dbg !2491

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2492
  %23 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2493
  %and.i = and i32 %22, %23, !dbg !2494
  br label %sw.epilog.i, !dbg !2495

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2496

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge5 = phi i32 [ %storemerge4, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge3, %if.end.i ], [ %add.i, %sw.bb.i ]
  %24 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2497
  %conv13.i = trunc i32 %24 to i5, !dbg !2497
  %25 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %25)
  %26 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %26)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %24, 31, !dbg !2498
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2500
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2501

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %27 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2502
  %28 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2503
  %idxprom.i3.i = zext i5 %28 to i32, !dbg !2504
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2504
  store volatile i32 %27, i32* %arrayidx.i4.i, align 4, !dbg !2505
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2506

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %29 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2507
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2507
  %30 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2507
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %30), !dbg !2507
  %31 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2508
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !2508
  %32 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2508
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %32), !dbg !2508
  %33 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2508
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %33), !dbg !2508
  %34 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2508
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !2508
  %35 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2508
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !2508
  ret void, !dbg !2509
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_ori__x_0__x_0__simm12__() #2 !dbg !2510 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2511
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !2512
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 787, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !2515

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !2518

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2519
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2520
  %conv1.i = sext i12 %5 to i32, !dbg !2521
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2522
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2523
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2524

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2525
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2526
  %add.i = add i32 %7, %8, !dbg !2527
  br label %sw.epilog.i, !dbg !2528

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2529
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2530
  %cmp.i = icmp slt i32 %9, %10, !dbg !2531
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2532

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2533

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2534

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2535
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2536
  %cmp5.i = icmp ult i32 %11, %12, !dbg !2537
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2538

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2539

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2540

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2541
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2542
  %xor.i = xor i32 %13, %14, !dbg !2543
  br label %sw.epilog.i, !dbg !2544

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2545
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2546
  %or.i = or i32 %15, %16, !dbg !2547
  br label %sw.epilog.i, !dbg !2548

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2549
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2550
  %and.i = and i32 %17, %18, !dbg !2551
  br label %sw.epilog.i, !dbg !2552

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2553

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2554
  %conv13.i = trunc i32 %19 to i5, !dbg !2554
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !2555
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2557
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2558

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2559
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2560
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !2561
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2561
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !2562
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2563

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2564
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !2564
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2564
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !2564
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2565
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !2565
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2565
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !2565
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2565
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !2565
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2565
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2565
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2565
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2565
  ret void, !dbg !2566
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_ori__x_0__xpr_general__simm12__() #2 !dbg !2567 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !2568
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2569
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2571
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !2572
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 787, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i to i5, !dbg !2575
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !2577
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !2579
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !2580

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !2581
  %idxprom.i.i = zext i5 %6 to i32, !dbg !2582
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !2582
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !2582
  br label %MI11rf_xpr_read.exit.i, !dbg !2583

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !2584
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !2584
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2585
  %9 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2586
  %conv1.i = sext i12 %9 to i32, !dbg !2587
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2588
  %10 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2589
  switch i32 %10, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2590

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2591
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2592
  %add.i = add i32 %11, %12, !dbg !2593
  br label %sw.epilog.i, !dbg !2594

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2595
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2596
  %cmp.i = icmp slt i32 %13, %14, !dbg !2597
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2598

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2599

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2600

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2601
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2602
  %cmp5.i = icmp ult i32 %15, %16, !dbg !2603
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2604

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2605

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2606

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2607
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2608
  %xor.i = xor i32 %17, %18, !dbg !2609
  br label %sw.epilog.i, !dbg !2610

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2611
  %20 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2612
  %or.i = or i32 %19, %20, !dbg !2613
  br label %sw.epilog.i, !dbg !2614

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2615
  %22 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2616
  %and.i = and i32 %21, %22, !dbg !2617
  br label %sw.epilog.i, !dbg !2618

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2619

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %23 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2620
  %conv13.i = trunc i32 %23 to i5, !dbg !2620
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %24)
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %25)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %23, 31, !dbg !2621
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2623
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2624

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %26 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2625
  %27 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2626
  %idxprom.i3.i = zext i5 %27 to i32, !dbg !2627
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2627
  store volatile i32 %26, i32* %arrayidx.i4.i, align 4, !dbg !2628
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2629

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %28 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2630
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !2630
  %29 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2630
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %29), !dbg !2630
  %30 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2631
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2631
  %31 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2631
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !2631
  %32 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2631
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %32), !dbg !2631
  %33 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2631
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %33), !dbg !2631
  %34 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2631
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !2631
  ret void, !dbg !2632
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_ori__xpr_general__x_0__simm12__() #2 !dbg !2633 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !2634
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2635
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2637
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !2638
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 787, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !2641

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !2644

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2645
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2646
  %conv1.i = sext i12 %5 to i32, !dbg !2647
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2648
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2649
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2650

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2651
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2652
  %add.i = add i32 %7, %8, !dbg !2653
  br label %sw.epilog.i, !dbg !2654

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2655
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2656
  %cmp.i = icmp slt i32 %9, %10, !dbg !2657
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2658

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2659

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2660

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2661
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2662
  %cmp5.i = icmp ult i32 %11, %12, !dbg !2663
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2664

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2665

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2666

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2667
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2668
  %xor.i = xor i32 %13, %14, !dbg !2669
  br label %sw.epilog.i, !dbg !2670

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2671
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2672
  %or.i = or i32 %15, %16, !dbg !2673
  br label %sw.epilog.i, !dbg !2674

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2675
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2676
  %and.i = and i32 %17, %18, !dbg !2677
  br label %sw.epilog.i, !dbg !2678

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2679

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2680
  %conv13.i = trunc i32 %19 to i5, !dbg !2680
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !2681
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2683
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2684

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2685
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2686
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !2687
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2687
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !2688
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2689

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2690
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !2690
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2690
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !2690
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2691
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !2691
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2691
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !2691
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2691
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !2691
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2691
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2691
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2691
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2691
  ret void, !dbg !2692
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_ori__xpr_general__xpr_general__simm12__() #2 !dbg !2693 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 787, i32* %opc, align 4, !dbg !2694
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !2695
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2696
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !2698
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !2699
  store i32 2, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2701
  %call.i.i = call i12 @codasip_immread_int12(i32 2) #4, !dbg !2702
  %0 = load i32, i32* %opc, align 4, !dbg !2705
  %1 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i2 to i5, !dbg !2706
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !2708
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !2710
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !2711

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !2712
  %idxprom.i.i = zext i5 %7 to i32, !dbg !2713
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !2713
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !2713
  br label %MI11rf_xpr_read.exit.i, !dbg !2714

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !2715
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !2715
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2716
  %10 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2717
  %conv1.i = sext i12 %10 to i32, !dbg !2718
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2719
  %11 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2720
  switch i32 %11, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2721

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2722
  %13 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2723
  %add.i = add i32 %12, %13, !dbg !2724
  br label %sw.epilog.i, !dbg !2725

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %14 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2726
  %15 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2727
  %cmp.i = icmp slt i32 %14, %15, !dbg !2728
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2729

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2730

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge3 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2731

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2732
  %17 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2733
  %cmp5.i = icmp ult i32 %16, %17, !dbg !2734
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2735

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2736

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge4 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2737

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2738
  %19 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2739
  %xor.i = xor i32 %18, %19, !dbg !2740
  br label %sw.epilog.i, !dbg !2741

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2742
  %21 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2743
  %or.i = or i32 %20, %21, !dbg !2744
  br label %sw.epilog.i, !dbg !2745

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2746
  %23 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2747
  %and.i = and i32 %22, %23, !dbg !2748
  br label %sw.epilog.i, !dbg !2749

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2750

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge5 = phi i32 [ %storemerge4, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge3, %if.end.i ], [ %add.i, %sw.bb.i ]
  %24 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2751
  %conv13.i = trunc i32 %24 to i5, !dbg !2751
  %25 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %25)
  %26 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %26)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %24, 31, !dbg !2752
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2754
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2755

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %27 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2756
  %28 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2757
  %idxprom.i3.i = zext i5 %28 to i32, !dbg !2758
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2758
  store volatile i32 %27, i32* %arrayidx.i4.i, align 4, !dbg !2759
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2760

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %29 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2761
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2761
  %30 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2761
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %30), !dbg !2761
  %31 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2762
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !2762
  %32 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2762
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %32), !dbg !2762
  %33 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2762
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %33), !dbg !2762
  %34 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2762
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !2762
  %35 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2762
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !2762
  ret void, !dbg !2763
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_slti__x_0__x_0__simm12__() #2 !dbg !2764 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2765
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !2766
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 275, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !2769

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !2772

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2773
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2774
  %conv1.i = sext i12 %5 to i32, !dbg !2775
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2776
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2777
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2778

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2779
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2780
  %add.i = add i32 %7, %8, !dbg !2781
  br label %sw.epilog.i, !dbg !2782

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2783
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2784
  %cmp.i = icmp slt i32 %9, %10, !dbg !2785
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2786

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2787

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2788

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2789
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2790
  %cmp5.i = icmp ult i32 %11, %12, !dbg !2791
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2792

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2793

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2794

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2795
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2796
  %xor.i = xor i32 %13, %14, !dbg !2797
  br label %sw.epilog.i, !dbg !2798

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2799
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2800
  %or.i = or i32 %15, %16, !dbg !2801
  br label %sw.epilog.i, !dbg !2802

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2803
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2804
  %and.i = and i32 %17, %18, !dbg !2805
  br label %sw.epilog.i, !dbg !2806

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2807

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2808
  %conv13.i = trunc i32 %19 to i5, !dbg !2808
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !2809
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2811
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2812

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2813
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2814
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !2815
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2815
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !2816
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2817

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2818
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !2818
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2818
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !2818
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2819
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !2819
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2819
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !2819
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2819
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !2819
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2819
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2819
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2819
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2819
  ret void, !dbg !2820
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_slti__x_0__xpr_general__simm12__() #2 !dbg !2821 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !2822
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2823
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2825
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !2826
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 275, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i to i5, !dbg !2829
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !2831
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !2833
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !2834

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !2835
  %idxprom.i.i = zext i5 %6 to i32, !dbg !2836
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !2836
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !2836
  br label %MI11rf_xpr_read.exit.i, !dbg !2837

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !2838
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !2838
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2839
  %9 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2840
  %conv1.i = sext i12 %9 to i32, !dbg !2841
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2842
  %10 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2843
  switch i32 %10, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2844

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2845
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2846
  %add.i = add i32 %11, %12, !dbg !2847
  br label %sw.epilog.i, !dbg !2848

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2849
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2850
  %cmp.i = icmp slt i32 %13, %14, !dbg !2851
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2852

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2853

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2854

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2855
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2856
  %cmp5.i = icmp ult i32 %15, %16, !dbg !2857
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2858

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2859

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2860

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2861
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2862
  %xor.i = xor i32 %17, %18, !dbg !2863
  br label %sw.epilog.i, !dbg !2864

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2865
  %20 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2866
  %or.i = or i32 %19, %20, !dbg !2867
  br label %sw.epilog.i, !dbg !2868

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2869
  %22 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2870
  %and.i = and i32 %21, %22, !dbg !2871
  br label %sw.epilog.i, !dbg !2872

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2873

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %23 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2874
  %conv13.i = trunc i32 %23 to i5, !dbg !2874
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %24)
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %25)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %23, 31, !dbg !2875
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2877
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2878

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %26 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2879
  %27 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2880
  %idxprom.i3.i = zext i5 %27 to i32, !dbg !2881
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2881
  store volatile i32 %26, i32* %arrayidx.i4.i, align 4, !dbg !2882
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2883

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %28 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2884
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !2884
  %29 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2884
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %29), !dbg !2884
  %30 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2885
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2885
  %31 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2885
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !2885
  %32 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2885
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %32), !dbg !2885
  %33 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2885
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %33), !dbg !2885
  %34 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2885
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !2885
  ret void, !dbg !2886
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_slti__xpr_general__x_0__simm12__() #2 !dbg !2887 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !2888
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2889
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2891
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !2892
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 275, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !2895

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !2898

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2899
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2900
  %conv1.i = sext i12 %5 to i32, !dbg !2901
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2902
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2903
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2904

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2905
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2906
  %add.i = add i32 %7, %8, !dbg !2907
  br label %sw.epilog.i, !dbg !2908

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2909
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2910
  %cmp.i = icmp slt i32 %9, %10, !dbg !2911
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2912

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2913

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2914

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2915
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2916
  %cmp5.i = icmp ult i32 %11, %12, !dbg !2917
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2918

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2919

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2920

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2921
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2922
  %xor.i = xor i32 %13, %14, !dbg !2923
  br label %sw.epilog.i, !dbg !2924

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2925
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2926
  %or.i = or i32 %15, %16, !dbg !2927
  br label %sw.epilog.i, !dbg !2928

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2929
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2930
  %and.i = and i32 %17, %18, !dbg !2931
  br label %sw.epilog.i, !dbg !2932

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !2933

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !2934
  %conv13.i = trunc i32 %19 to i5, !dbg !2934
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !2935
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !2937
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !2938

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !2939
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !2940
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !2941
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !2941
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !2942
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !2943

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2944
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !2944
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !2944
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !2944
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !2945
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !2945
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !2945
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !2945
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !2945
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !2945
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2945
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !2945
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !2945
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !2945
  ret void, !dbg !2946
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_slti__xpr_general__xpr_general__simm12__() #2 !dbg !2947 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 275, i32* %opc, align 4, !dbg !2948
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !2949
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !2950
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !2952
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !2953
  store i32 2, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !2955
  %call.i.i = call i12 @codasip_immread_int12(i32 2) #4, !dbg !2956
  %0 = load i32, i32* %opc, align 4, !dbg !2959
  %1 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i2 to i5, !dbg !2960
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !2962
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !2964
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !2965

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !2966
  %idxprom.i.i = zext i5 %7 to i32, !dbg !2967
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !2967
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !2967
  br label %MI11rf_xpr_read.exit.i, !dbg !2968

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !2969
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !2969
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2970
  %10 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !2971
  %conv1.i = sext i12 %10 to i32, !dbg !2972
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2973
  %11 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !2974
  switch i32 %11, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !2975

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2976
  %13 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2977
  %add.i = add i32 %12, %13, !dbg !2978
  br label %sw.epilog.i, !dbg !2979

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %14 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2980
  %15 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2981
  %cmp.i = icmp slt i32 %14, %15, !dbg !2982
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !2983

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !2984

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge3 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !2985

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2986
  %17 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2987
  %cmp5.i = icmp ult i32 %16, %17, !dbg !2988
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !2989

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !2990

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge4 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !2991

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2992
  %19 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2993
  %xor.i = xor i32 %18, %19, !dbg !2994
  br label %sw.epilog.i, !dbg !2995

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2996
  %21 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !2997
  %or.i = or i32 %20, %21, !dbg !2998
  br label %sw.epilog.i, !dbg !2999

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3000
  %23 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3001
  %and.i = and i32 %22, %23, !dbg !3002
  br label %sw.epilog.i, !dbg !3003

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !3004

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge5 = phi i32 [ %storemerge4, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge3, %if.end.i ], [ %add.i, %sw.bb.i ]
  %24 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3005
  %conv13.i = trunc i32 %24 to i5, !dbg !3005
  %25 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %25)
  %26 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %26)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %24, 31, !dbg !3006
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3008
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !3009

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %27 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3010
  %28 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3011
  %idxprom.i3.i = zext i5 %28 to i32, !dbg !3012
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3012
  store volatile i32 %27, i32* %arrayidx.i4.i, align 4, !dbg !3013
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !3014

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %29 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3015
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !3015
  %30 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3015
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %30), !dbg !3015
  %31 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !3016
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !3016
  %32 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3016
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %32), !dbg !3016
  %33 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3016
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %33), !dbg !3016
  %34 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3016
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !3016
  %35 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3016
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !3016
  ret void, !dbg !3017
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_sltiu__x_0__x_0__simm12__() #2 !dbg !3018 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3019
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !3020
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 403, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !3023

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !3026

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3027
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3028
  %conv1.i = sext i12 %5 to i32, !dbg !3029
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3030
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !3031
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !3032

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3033
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3034
  %add.i = add i32 %7, %8, !dbg !3035
  br label %sw.epilog.i, !dbg !3036

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3037
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3038
  %cmp.i = icmp slt i32 %9, %10, !dbg !3039
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !3040

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !3041

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !3042

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3043
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3044
  %cmp5.i = icmp ult i32 %11, %12, !dbg !3045
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !3046

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !3047

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !3048

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3049
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3050
  %xor.i = xor i32 %13, %14, !dbg !3051
  br label %sw.epilog.i, !dbg !3052

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3053
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3054
  %or.i = or i32 %15, %16, !dbg !3055
  br label %sw.epilog.i, !dbg !3056

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3057
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3058
  %and.i = and i32 %17, %18, !dbg !3059
  br label %sw.epilog.i, !dbg !3060

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !3061

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3062
  %conv13.i = trunc i32 %19 to i5, !dbg !3062
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !3063
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3065
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !3066

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3067
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3068
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !3069
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3069
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !3070
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !3071

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3072
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !3072
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3072
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !3072
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !3073
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !3073
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3073
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !3073
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3073
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !3073
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3073
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !3073
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3073
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !3073
  ret void, !dbg !3074
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_sltiu__x_0__xpr_general__simm12__() #2 !dbg !3075 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !3076
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !3077
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3079
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !3080
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 403, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i to i5, !dbg !3083
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !3085
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !3087
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !3088

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !3089
  %idxprom.i.i = zext i5 %6 to i32, !dbg !3090
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !3090
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !3090
  br label %MI11rf_xpr_read.exit.i, !dbg !3091

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !3092
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !3092
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3093
  %9 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3094
  %conv1.i = sext i12 %9 to i32, !dbg !3095
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3096
  %10 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !3097
  switch i32 %10, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !3098

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3099
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3100
  %add.i = add i32 %11, %12, !dbg !3101
  br label %sw.epilog.i, !dbg !3102

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3103
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3104
  %cmp.i = icmp slt i32 %13, %14, !dbg !3105
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !3106

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !3107

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !3108

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3109
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3110
  %cmp5.i = icmp ult i32 %15, %16, !dbg !3111
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !3112

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !3113

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !3114

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3115
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3116
  %xor.i = xor i32 %17, %18, !dbg !3117
  br label %sw.epilog.i, !dbg !3118

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3119
  %20 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3120
  %or.i = or i32 %19, %20, !dbg !3121
  br label %sw.epilog.i, !dbg !3122

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3123
  %22 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3124
  %and.i = and i32 %21, %22, !dbg !3125
  br label %sw.epilog.i, !dbg !3126

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !3127

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %23 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3128
  %conv13.i = trunc i32 %23 to i5, !dbg !3128
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %24)
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %25)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %23, 31, !dbg !3129
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3131
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !3132

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %26 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3133
  %27 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3134
  %idxprom.i3.i = zext i5 %27 to i32, !dbg !3135
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3135
  store volatile i32 %26, i32* %arrayidx.i4.i, align 4, !dbg !3136
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !3137

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %28 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3138
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !3138
  %29 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3138
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %29), !dbg !3138
  %30 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !3139
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !3139
  %31 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3139
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !3139
  %32 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3139
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %32), !dbg !3139
  %33 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3139
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %33), !dbg !3139
  %34 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3139
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !3139
  ret void, !dbg !3140
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_sltiu__xpr_general__x_0__simm12__() #2 !dbg !3141 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !3142
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !3143
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3145
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !3146
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 403, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !3149

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !3152

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3153
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3154
  %conv1.i = sext i12 %5 to i32, !dbg !3155
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3156
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !3157
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !3158

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3159
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3160
  %add.i = add i32 %7, %8, !dbg !3161
  br label %sw.epilog.i, !dbg !3162

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3163
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3164
  %cmp.i = icmp slt i32 %9, %10, !dbg !3165
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !3166

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !3167

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !3168

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3169
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3170
  %cmp5.i = icmp ult i32 %11, %12, !dbg !3171
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !3172

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !3173

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !3174

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3175
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3176
  %xor.i = xor i32 %13, %14, !dbg !3177
  br label %sw.epilog.i, !dbg !3178

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3179
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3180
  %or.i = or i32 %15, %16, !dbg !3181
  br label %sw.epilog.i, !dbg !3182

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3183
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3184
  %and.i = and i32 %17, %18, !dbg !3185
  br label %sw.epilog.i, !dbg !3186

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !3187

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3188
  %conv13.i = trunc i32 %19 to i5, !dbg !3188
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !3189
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3191
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !3192

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3193
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3194
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !3195
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3195
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !3196
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !3197

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3198
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !3198
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3198
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !3198
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !3199
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !3199
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3199
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !3199
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3199
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !3199
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3199
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !3199
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3199
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !3199
  ret void, !dbg !3200
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_sltiu__xpr_general__xpr_general__simm12__() #2 !dbg !3201 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 403, i32* %opc, align 4, !dbg !3202
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !3203
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !3204
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !3206
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !3207
  store i32 2, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3209
  %call.i.i = call i12 @codasip_immread_int12(i32 2) #4, !dbg !3210
  %0 = load i32, i32* %opc, align 4, !dbg !3213
  %1 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i2 to i5, !dbg !3214
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !3216
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !3218
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !3219

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !3220
  %idxprom.i.i = zext i5 %7 to i32, !dbg !3221
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !3221
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !3221
  br label %MI11rf_xpr_read.exit.i, !dbg !3222

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !3223
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !3223
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3224
  %10 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3225
  %conv1.i = sext i12 %10 to i32, !dbg !3226
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3227
  %11 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !3228
  switch i32 %11, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !3229

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3230
  %13 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3231
  %add.i = add i32 %12, %13, !dbg !3232
  br label %sw.epilog.i, !dbg !3233

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %14 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3234
  %15 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3235
  %cmp.i = icmp slt i32 %14, %15, !dbg !3236
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !3237

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !3238

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge3 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !3239

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3240
  %17 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3241
  %cmp5.i = icmp ult i32 %16, %17, !dbg !3242
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !3243

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !3244

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge4 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !3245

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3246
  %19 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3247
  %xor.i = xor i32 %18, %19, !dbg !3248
  br label %sw.epilog.i, !dbg !3249

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3250
  %21 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3251
  %or.i = or i32 %20, %21, !dbg !3252
  br label %sw.epilog.i, !dbg !3253

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3254
  %23 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3255
  %and.i = and i32 %22, %23, !dbg !3256
  br label %sw.epilog.i, !dbg !3257

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !3258

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge5 = phi i32 [ %storemerge4, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge3, %if.end.i ], [ %add.i, %sw.bb.i ]
  %24 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3259
  %conv13.i = trunc i32 %24 to i5, !dbg !3259
  %25 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %25)
  %26 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %26)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %24, 31, !dbg !3260
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3262
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !3263

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %27 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3264
  %28 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3265
  %idxprom.i3.i = zext i5 %28 to i32, !dbg !3266
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3266
  store volatile i32 %27, i32* %arrayidx.i4.i, align 4, !dbg !3267
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !3268

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %29 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3269
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !3269
  %30 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3269
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %30), !dbg !3269
  %31 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !3270
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !3270
  %32 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3270
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %32), !dbg !3270
  %33 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3270
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %33), !dbg !3270
  %34 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3270
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !3270
  %35 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3270
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !3270
  ret void, !dbg !3271
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_xori__x_0__x_0__simm12__() #2 !dbg !3272 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3273
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !3274
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 531, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !3277

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !3280

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3281
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3282
  %conv1.i = sext i12 %5 to i32, !dbg !3283
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3284
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !3285
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !3286

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3287
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3288
  %add.i = add i32 %7, %8, !dbg !3289
  br label %sw.epilog.i, !dbg !3290

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3291
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3292
  %cmp.i = icmp slt i32 %9, %10, !dbg !3293
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !3294

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !3295

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !3296

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3297
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3298
  %cmp5.i = icmp ult i32 %11, %12, !dbg !3299
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !3300

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !3301

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !3302

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3303
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3304
  %xor.i = xor i32 %13, %14, !dbg !3305
  br label %sw.epilog.i, !dbg !3306

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3307
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3308
  %or.i = or i32 %15, %16, !dbg !3309
  br label %sw.epilog.i, !dbg !3310

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3311
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3312
  %and.i = and i32 %17, %18, !dbg !3313
  br label %sw.epilog.i, !dbg !3314

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !3315

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3316
  %conv13.i = trunc i32 %19 to i5, !dbg !3316
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !3317
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3319
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !3320

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3321
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3322
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !3323
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3323
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !3324
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !3325

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3326
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !3326
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3326
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !3326
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !3327
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !3327
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3327
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !3327
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3327
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !3327
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3327
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !3327
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3327
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !3327
  ret void, !dbg !3328
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_xori__x_0__xpr_general__simm12__() #2 !dbg !3329 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !3330
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !3331
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3333
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !3334
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 531, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i to i5, !dbg !3337
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !3339
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !3341
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !3342

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !3343
  %idxprom.i.i = zext i5 %6 to i32, !dbg !3344
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !3344
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !3344
  br label %MI11rf_xpr_read.exit.i, !dbg !3345

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !3346
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !3346
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3347
  %9 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3348
  %conv1.i = sext i12 %9 to i32, !dbg !3349
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3350
  %10 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !3351
  switch i32 %10, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !3352

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3353
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3354
  %add.i = add i32 %11, %12, !dbg !3355
  br label %sw.epilog.i, !dbg !3356

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3357
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3358
  %cmp.i = icmp slt i32 %13, %14, !dbg !3359
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !3360

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !3361

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !3362

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3363
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3364
  %cmp5.i = icmp ult i32 %15, %16, !dbg !3365
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !3366

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !3367

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !3368

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3369
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3370
  %xor.i = xor i32 %17, %18, !dbg !3371
  br label %sw.epilog.i, !dbg !3372

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3373
  %20 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3374
  %or.i = or i32 %19, %20, !dbg !3375
  br label %sw.epilog.i, !dbg !3376

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3377
  %22 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3378
  %and.i = and i32 %21, %22, !dbg !3379
  br label %sw.epilog.i, !dbg !3380

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !3381

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %23 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3382
  %conv13.i = trunc i32 %23 to i5, !dbg !3382
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %24)
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %25)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %23, 31, !dbg !3383
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3385
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !3386

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %26 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3387
  %27 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3388
  %idxprom.i3.i = zext i5 %27 to i32, !dbg !3389
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3389
  store volatile i32 %26, i32* %arrayidx.i4.i, align 4, !dbg !3390
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !3391

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %28 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3392
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !3392
  %29 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3392
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %29), !dbg !3392
  %30 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !3393
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !3393
  %31 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3393
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !3393
  %32 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3393
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %32), !dbg !3393
  %33 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3393
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %33), !dbg !3393
  %34 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3393
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !3393
  ret void, !dbg !3394
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_xori__xpr_general__x_0__simm12__() #2 !dbg !3395 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !3396
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !3397
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3399
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !3400
  %0 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 531, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !3403

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !3406

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3407
  %5 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3408
  %conv1.i = sext i12 %5 to i32, !dbg !3409
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3410
  %6 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !3411
  switch i32 %6, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !3412

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3413
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3414
  %add.i = add i32 %7, %8, !dbg !3415
  br label %sw.epilog.i, !dbg !3416

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3417
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3418
  %cmp.i = icmp slt i32 %9, %10, !dbg !3419
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !3420

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !3421

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge1 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !3422

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3423
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3424
  %cmp5.i = icmp ult i32 %11, %12, !dbg !3425
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !3426

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !3427

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge2 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !3428

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3429
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3430
  %xor.i = xor i32 %13, %14, !dbg !3431
  br label %sw.epilog.i, !dbg !3432

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3433
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3434
  %or.i = or i32 %15, %16, !dbg !3435
  br label %sw.epilog.i, !dbg !3436

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3437
  %18 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3438
  %and.i = and i32 %17, %18, !dbg !3439
  br label %sw.epilog.i, !dbg !3440

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !3441

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge3 = phi i32 [ %storemerge2, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge1, %if.end.i ], [ %add.i, %sw.bb.i ]
  %19 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3442
  %conv13.i = trunc i32 %19 to i5, !dbg !3442
  %20 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %20)
  %21 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %21)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %19, 31, !dbg !3443
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3445
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !3446

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %22 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3447
  %23 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3448
  %idxprom.i3.i = zext i5 %23 to i32, !dbg !3449
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3449
  store volatile i32 %22, i32* %arrayidx.i4.i, align 4, !dbg !3450
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !3451

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %24 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3452
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !3452
  %25 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3452
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %25), !dbg !3452
  %26 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !3453
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !3453
  %27 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3453
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !3453
  %28 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3453
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %28), !dbg !3453
  %29 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3453
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !3453
  %30 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3453
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %30), !dbg !3453
  ret void, !dbg !3454
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_alu__opc_xori__xpr_general__xpr_general__simm12__() #2 !dbg !3455 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI4src1IH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_11i_itype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 531, i32* %opc, align 4, !dbg !3456
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !3457
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !3458
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !3460
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !3461
  store i32 2, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3463
  %call.i.i = call i12 @codasip_immread_int12(i32 2) #4, !dbg !3464
  %0 = load i32, i32* %opc, align 4, !dbg !3467
  %1 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i2 to i5, !dbg !3468
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !3470
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !3472
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !3473

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !3474
  %idxprom.i.i = zext i5 %7 to i32, !dbg !3475
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !3475
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !3475
  br label %MI11rf_xpr_read.exit.i, !dbg !3476

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !3477
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !3477
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3478
  %10 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3479
  %conv1.i = sext i12 %10 to i32, !dbg !3480
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3481
  %11 = load i32, i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i, align 4, !dbg !3482
  switch i32 %11, label %sw.default.i [
    i32 19, label %sw.bb.i
    i32 275, label %sw.bb2.i
    i32 403, label %sw.bb4.i
    i32 531, label %sw.bb10.i
    i32 787, label %sw.bb11.i
    i32 915, label %sw.bb12.i
  ], !dbg !3483

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3484
  %13 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3485
  %add.i = add i32 %12, %13, !dbg !3486
  br label %sw.epilog.i, !dbg !3487

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %14 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3488
  %15 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3489
  %cmp.i = icmp slt i32 %14, %15, !dbg !3490
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !3491

if.then.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i, !dbg !3492

if.else.i:                                        ; preds = %sw.bb2.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge3 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !3493

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3494
  %17 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3495
  %cmp5.i = icmp ult i32 %16, %17, !dbg !3496
  br i1 %cmp5.i, label %if.then7.i, label %if.else8.i, !dbg !3497

if.then7.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i, !dbg !3498

if.else8.i:                                       ; preds = %sw.bb4.i
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.else8.i, %if.then7.i
  %storemerge4 = phi i32 [ 1, %if.then7.i ], [ 0, %if.else8.i ]
  br label %sw.epilog.i, !dbg !3499

sw.bb10.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3500
  %19 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3501
  %xor.i = xor i32 %18, %19, !dbg !3502
  br label %sw.epilog.i, !dbg !3503

sw.bb11.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3504
  %21 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3505
  %or.i = or i32 %20, %21, !dbg !3506
  br label %sw.epilog.i, !dbg !3507

sw.bb12.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3508
  %23 = load i32, i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i, align 4, !dbg !3509
  %and.i = and i32 %22, %23, !dbg !3510
  br label %sw.epilog.i, !dbg !3511

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !3512

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %if.end9.i, %if.end.i, %sw.bb.i
  %storemerge5 = phi i32 [ %storemerge4, %if.end9.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb12.i ], [ %or.i, %sw.bb11.i ], [ %xor.i, %sw.bb10.i ], [ %storemerge3, %if.end.i ], [ %add.i, %sw.bb.i ]
  %24 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3513
  %conv13.i = trunc i32 %24 to i5, !dbg !3513
  %25 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %25)
  %26 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %26)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv13.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %24, 31, !dbg !3514
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3516
  br i1 %cmp.i2.i, label %MI11i_itype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !3517

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %27 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3518
  %28 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3519
  %idxprom.i3.i = zext i5 %28 to i32, !dbg !3520
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3520
  store volatile i32 %27, i32* %arrayidx.i4.i, align 4, !dbg !3521
  br label %MI11i_itype_aluIH1_13default_start.exit, !dbg !3522

MI11i_itype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %29 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3523
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !3523
  %30 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3523
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %30), !dbg !3523
  %31 = bitcast i32* %MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc.addr.i to i8*, !dbg !3524
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %31), !dbg !3524
  %32 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3524
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %32), !dbg !3524
  %33 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3524
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %33), !dbg !3524
  %34 = bitcast i32* %MI4src1IH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3524
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %34), !dbg !3524
  %35 = bitcast i32* %MI9immediateIH1_13default_start1_11i_itype_aluB0.i to i8*, !dbg !3524
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %35), !dbg !3524
  ret void, !dbg !3525
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_jlreg__opc_jalr__x_0__simm12__x_0__() #2 !dbg !3526 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i = alloca i32, align 4
  %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3527
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !3528
  %0 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4
  br i1 true, label %if.then.i, label %if.else.i, !dbg !3531

if.then.i:                                        ; preds = %entry
  %5 = load volatile i32, i32* @r_pc, align 4, !dbg !3534
  store i32 %5, i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3536
  %6 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4, !dbg !3537
  %conv.i = trunc i32 %6 to i5, !dbg !3537
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %7)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i1.i = and i32 %6, 31, !dbg !3538
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3540
  br i1 %cmp.i2.i, label %if.else.i.i, label %if.then.i5.i, !dbg !3541

if.then.i5.i:                                     ; preds = %if.then.i
  %8 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !3542
  %idxprom.i3.i = zext i5 %8 to i32, !dbg !3543
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3543
  %9 = load volatile i32, i32* %arrayidx.i4.i, align 4, !dbg !3543
  br label %MI11rf_xpr_read.exit.i, !dbg !3544

if.else.i.i:                                      ; preds = %if.then.i
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i5.i
  %storemerge = phi i32 [ %9, %if.then.i5.i ], [ 0, %if.else.i.i ]
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !3545
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %10), !dbg !3545
  %11 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3546
  %conv2.i = sext i12 %11 to i32, !dbg !3547
  %add.i = add i32 %storemerge, %conv2.i, !dbg !3548
  %and.i = and i32 %add.i, -2, !dbg !3549
  store i32 %and.i, i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3550
  %12 = load i32, i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3551
  %13 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3552
  %conv3.i = trunc i32 %13 to i5, !dbg !3552
  %14 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %14)
  %15 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i32 %12, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i.i = and i32 %13, 31, !dbg !3553
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !3555
  br i1 %cmp.i.i, label %MI12rf_xpr_write.exit.i, label %if.then.i.i, !dbg !3556

if.then.i.i:                                      ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3557
  %17 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3558
  %idxprom.i.i = zext i5 %17 to i32, !dbg !3559
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !3559
  store volatile i32 %16, i32* %arrayidx.i.i, align 4, !dbg !3560
  br label %MI12rf_xpr_write.exit.i, !dbg !3561

MI12rf_xpr_write.exit.i:                          ; preds = %MI11rf_xpr_read.exit.i, %if.then.i.i
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3562
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !3562
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3562
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %19), !dbg !3562
  %20 = load i32, i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3563
  store volatile i32 %20, i32* @r_pc, align 4, !dbg !3564
  br label %MI13i_itype_jlregIH1_13default_start.exit, !dbg !3566

if.else.i:                                        ; preds = %entry
  br label %MI13i_itype_jlregIH1_13default_start.exit

MI13i_itype_jlregIH1_13default_start.exit:        ; preds = %MI12rf_xpr_write.exit.i, %if.else.i
  %21 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3567
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %21), !dbg !3567
  %22 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3567
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %22), !dbg !3567
  %23 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*, !dbg !3567
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !3567
  %24 = bitcast i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i to i8*, !dbg !3567
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !3567
  %25 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i to i8*, !dbg !3567
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %25), !dbg !3567
  ret void, !dbg !3568
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_jlreg__opc_jalr__x_0__simm12__xpr_general__() #2 !dbg !3569 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i = alloca i32, align 4
  %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3570
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !3571
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !3574
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !3575
  %0 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4
  br i1 true, label %if.then.i, label %if.else.i, !dbg !3577

if.then.i:                                        ; preds = %entry
  %5 = load volatile i32, i32* @r_pc, align 4, !dbg !3579
  store i32 %5, i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3581
  %6 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4, !dbg !3582
  %conv.i = trunc i32 %6 to i5, !dbg !3582
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %7)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i1.i = and i32 %6, 31, !dbg !3583
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3585
  br i1 %cmp.i2.i, label %if.else.i.i, label %if.then.i5.i, !dbg !3586

if.then.i5.i:                                     ; preds = %if.then.i
  %8 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !3587
  %idxprom.i3.i = zext i5 %8 to i32, !dbg !3588
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3588
  %9 = load volatile i32, i32* %arrayidx.i4.i, align 4, !dbg !3588
  br label %MI11rf_xpr_read.exit.i, !dbg !3589

if.else.i.i:                                      ; preds = %if.then.i
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i5.i
  %storemerge = phi i32 [ %9, %if.then.i5.i ], [ 0, %if.else.i.i ]
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !3590
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %10), !dbg !3590
  %11 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3591
  %conv2.i = sext i12 %11 to i32, !dbg !3592
  %add.i = add i32 %storemerge, %conv2.i, !dbg !3593
  %and.i = and i32 %add.i, -2, !dbg !3594
  store i32 %and.i, i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3595
  %12 = load i32, i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3596
  %13 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3597
  %conv3.i = trunc i32 %13 to i5, !dbg !3597
  %14 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %14)
  %15 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i32 %12, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i.i = and i32 %13, 31, !dbg !3598
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !3600
  br i1 %cmp.i.i, label %MI12rf_xpr_write.exit.i, label %if.then.i.i, !dbg !3601

if.then.i.i:                                      ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3602
  %17 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3603
  %idxprom.i.i = zext i5 %17 to i32, !dbg !3604
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !3604
  store volatile i32 %16, i32* %arrayidx.i.i, align 4, !dbg !3605
  br label %MI12rf_xpr_write.exit.i, !dbg !3606

MI12rf_xpr_write.exit.i:                          ; preds = %MI11rf_xpr_read.exit.i, %if.then.i.i
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3607
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !3607
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3607
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %19), !dbg !3607
  %20 = load i32, i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3608
  store volatile i32 %20, i32* @r_pc, align 4, !dbg !3609
  br label %MI13i_itype_jlregIH1_13default_start.exit, !dbg !3611

if.else.i:                                        ; preds = %entry
  br label %MI13i_itype_jlregIH1_13default_start.exit

MI13i_itype_jlregIH1_13default_start.exit:        ; preds = %MI12rf_xpr_write.exit.i, %if.else.i
  %21 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3612
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %21), !dbg !3612
  %22 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3612
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %22), !dbg !3612
  %23 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*, !dbg !3612
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !3612
  %24 = bitcast i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i to i8*, !dbg !3612
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !3612
  %25 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i to i8*, !dbg !3612
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %25), !dbg !3612
  ret void, !dbg !3613
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_jlreg__opc_jalr__xpr_general__simm12__x_0__() #2 !dbg !3614 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i = alloca i32, align 4
  %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !3615
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !3616
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3618
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !3619
  %0 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4
  br i1 true, label %if.then.i, label %if.else.i, !dbg !3622

if.then.i:                                        ; preds = %entry
  %5 = load volatile i32, i32* @r_pc, align 4, !dbg !3624
  store i32 %5, i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3626
  %6 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4, !dbg !3627
  %conv.i = trunc i32 %6 to i5, !dbg !3627
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %7)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i1.i = and i32 %6, 31, !dbg !3628
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3630
  br i1 %cmp.i2.i, label %if.else.i.i, label %if.then.i5.i, !dbg !3631

if.then.i5.i:                                     ; preds = %if.then.i
  %8 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !3632
  %idxprom.i3.i = zext i5 %8 to i32, !dbg !3633
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3633
  %9 = load volatile i32, i32* %arrayidx.i4.i, align 4, !dbg !3633
  br label %MI11rf_xpr_read.exit.i, !dbg !3634

if.else.i.i:                                      ; preds = %if.then.i
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i5.i
  %storemerge = phi i32 [ %9, %if.then.i5.i ], [ 0, %if.else.i.i ]
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !3635
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %10), !dbg !3635
  %11 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3636
  %conv2.i = sext i12 %11 to i32, !dbg !3637
  %add.i = add i32 %storemerge, %conv2.i, !dbg !3638
  %and.i = and i32 %add.i, -2, !dbg !3639
  store i32 %and.i, i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3640
  %12 = load i32, i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3641
  %13 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3642
  %conv3.i = trunc i32 %13 to i5, !dbg !3642
  %14 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %14)
  %15 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i32 %12, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i.i = and i32 %13, 31, !dbg !3643
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !3645
  br i1 %cmp.i.i, label %MI12rf_xpr_write.exit.i, label %if.then.i.i, !dbg !3646

if.then.i.i:                                      ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3647
  %17 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3648
  %idxprom.i.i = zext i5 %17 to i32, !dbg !3649
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !3649
  store volatile i32 %16, i32* %arrayidx.i.i, align 4, !dbg !3650
  br label %MI12rf_xpr_write.exit.i, !dbg !3651

MI12rf_xpr_write.exit.i:                          ; preds = %MI11rf_xpr_read.exit.i, %if.then.i.i
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3652
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !3652
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3652
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %19), !dbg !3652
  %20 = load i32, i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3653
  store volatile i32 %20, i32* @r_pc, align 4, !dbg !3654
  br label %MI13i_itype_jlregIH1_13default_start.exit, !dbg !3656

if.else.i:                                        ; preds = %entry
  br label %MI13i_itype_jlregIH1_13default_start.exit

MI13i_itype_jlregIH1_13default_start.exit:        ; preds = %MI12rf_xpr_write.exit.i, %if.else.i
  %21 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3657
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %21), !dbg !3657
  %22 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3657
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %22), !dbg !3657
  %23 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*, !dbg !3657
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !3657
  %24 = bitcast i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i to i8*, !dbg !3657
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !3657
  %25 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i to i8*, !dbg !3657
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %25), !dbg !3657
  ret void, !dbg !3658
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_jlreg__opc_jalr__xpr_general__simm12__xpr_general__() #2 !dbg !3659 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i = alloca i32, align 4
  %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i = alloca i32, align 4
  %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 103, i32* %opc, align 4, !dbg !3660
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !3661
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !3662
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3664
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !3665
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !3668
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !3669
  %0 = load i32, i32* %opc, align 4, !dbg !3671
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4
  %cmp.i = icmp eq i32 %0, 103, !dbg !3672
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !3674

if.then.i:                                        ; preds = %entry
  %6 = load volatile i32, i32* @r_pc, align 4, !dbg !3675
  store i32 %6, i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3677
  %7 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i, align 4, !dbg !3678
  %conv.i = trunc i32 %7 to i5, !dbg !3678
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %8)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i1.i = and i32 %7, 31, !dbg !3679
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3681
  br i1 %cmp.i2.i, label %if.else.i.i, label %if.then.i5.i, !dbg !3682

if.then.i5.i:                                     ; preds = %if.then.i
  %9 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !3683
  %idxprom.i3.i = zext i5 %9 to i32, !dbg !3684
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3684
  %10 = load volatile i32, i32* %arrayidx.i4.i, align 4, !dbg !3684
  br label %MI11rf_xpr_read.exit.i, !dbg !3685

if.else.i.i:                                      ; preds = %if.then.i
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i5.i
  %storemerge = phi i32 [ %10, %if.then.i5.i ], [ 0, %if.else.i.i ]
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !3686
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %11), !dbg !3686
  %12 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3687
  %conv2.i = sext i12 %12 to i32, !dbg !3688
  %add.i = add i32 %storemerge, %conv2.i, !dbg !3689
  %and.i = and i32 %add.i, -2, !dbg !3690
  store i32 %and.i, i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3691
  %13 = load i32, i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3692
  %14 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3693
  %conv3.i = trunc i32 %14 to i5, !dbg !3693
  %15 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %15)
  %16 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %16)
  store i32 %13, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i.i = and i32 %14, 31, !dbg !3694
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !3696
  br i1 %cmp.i.i, label %MI12rf_xpr_write.exit.i, label %if.then.i.i, !dbg !3697

if.then.i.i:                                      ; preds = %MI11rf_xpr_read.exit.i
  %17 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3698
  %18 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3699
  %idxprom.i.i = zext i5 %18 to i32, !dbg !3700
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !3700
  store volatile i32 %17, i32* %arrayidx.i.i, align 4, !dbg !3701
  br label %MI12rf_xpr_write.exit.i, !dbg !3702

MI12rf_xpr_write.exit.i:                          ; preds = %MI11rf_xpr_read.exit.i, %if.then.i.i
  %19 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3703
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %19), !dbg !3703
  %20 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3703
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %20), !dbg !3703
  %21 = load i32, i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i, align 4, !dbg !3704
  store volatile i32 %21, i32* @r_pc, align 4, !dbg !3705
  br label %MI13i_itype_jlregIH1_13default_start.exit, !dbg !3707

if.else.i:                                        ; preds = %entry
  br label %MI13i_itype_jlregIH1_13default_start.exit

MI13i_itype_jlregIH1_13default_start.exit:        ; preds = %MI12rf_xpr_write.exit.i, %if.else.i
  %22 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3708
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %22), !dbg !3708
  %23 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3708
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %23), !dbg !3708
  %24 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs1.addr.i to i8*, !dbg !3708
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !3708
  %25 = bitcast i32* %MI14target_addressIH1_13default_start1_13i_itype_jlregB0.i to i8*, !dbg !3708
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %25), !dbg !3708
  %26 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_itype_jlregB0.i to i8*, !dbg !3708
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !3708
  ret void, !dbg !3709
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lb__x_0__simm12__x_0__() #2 !dbg !3710 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3711
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !3712
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 3, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !3715
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !3718

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !3720

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %3 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3721
  %conv1.i = sext i12 %3 to i32, !dbg !3722
  %4 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !3723
  %5 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  store i32 %4, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %conv1.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %4, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !3724

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3727

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3728

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3729

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3730

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %8 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !3731
  %conv.i6.i = zext i32 %8 to i64, !dbg !3731
  %9 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %9)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !3732

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %10 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3735
  %idxprom.i.i.i = trunc i64 %10 to i32, !dbg !3736
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !3736
  %11 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !3736
  %extract.t = zext i8 %11 to i32, !dbg !3737
  br label %codasip_ldst___read__.exit.i.i, !dbg !3737

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %12 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3738
  %idxprom2.i.i.i = trunc i64 %12 to i32, !dbg !3739
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !3739
  %13 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !3739
  %extract.t18 = zext i16 %13 to i32, !dbg !3740
  br label %codasip_ldst___read__.exit.i.i, !dbg !3740

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3741
  %idxprom6.i.i.i = trunc i64 %14 to i32, !dbg !3742
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !3742
  %15 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !3742
  %extract.t17 = zext i24 %15 to i32, !dbg !3743
  br label %codasip_ldst___read__.exit.i.i, !dbg !3743

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3744
  %idxprom10.i.i.i = trunc i64 %16 to i32, !dbg !3745
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !3745
  %17 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !3745
  br label %codasip_ldst___read__.exit.i.i, !dbg !3746

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3747
  %idxprom14.i.i.i = trunc i64 %18 to i32, !dbg !3748
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !3748
  %19 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !3748
  %extract.t15 = trunc i40 %19 to i32, !dbg !3749
  br label %codasip_ldst___read__.exit.i.i, !dbg !3749

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3750
  %idxprom18.i.i.i = trunc i64 %20 to i32, !dbg !3751
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !3751
  %21 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !3751
  %extract.t14 = trunc i48 %21 to i32, !dbg !3752
  br label %codasip_ldst___read__.exit.i.i, !dbg !3752

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3753
  %idxprom22.i.i.i = trunc i64 %22 to i32, !dbg !3754
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !3754
  %23 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !3754
  %extract.t13 = trunc i56 %23 to i32, !dbg !3755
  br label %codasip_ldst___read__.exit.i.i, !dbg !3755

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3756
  %idxprom26.i.i.i = trunc i64 %24 to i32, !dbg !3757
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !3757
  %25 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !3757
  %extract.t12 = trunc i64 %25 to i32, !dbg !3758
  br label %codasip_ldst___read__.exit.i.i, !dbg !3758

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3759
  %idxprom30.i.i.i = trunc i64 %26 to i32, !dbg !3760
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !3760
  %27 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !3760
  %extract.t11 = trunc i72 %27 to i32, !dbg !3761
  br label %codasip_ldst___read__.exit.i.i, !dbg !3761

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3762
  %idxprom34.i.i.i = trunc i64 %28 to i32, !dbg !3763
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !3763
  %29 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !3763
  %extract.t10 = trunc i80 %29 to i32, !dbg !3764
  br label %codasip_ldst___read__.exit.i.i, !dbg !3764

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3765
  %idxprom38.i.i.i = trunc i64 %30 to i32, !dbg !3766
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !3766
  %31 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !3766
  %extract.t9 = trunc i88 %31 to i32, !dbg !3767
  br label %codasip_ldst___read__.exit.i.i, !dbg !3767

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3768
  %idxprom42.i.i.i = trunc i64 %32 to i32, !dbg !3769
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !3769
  %33 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !3769
  %extract.t8 = trunc i96 %33 to i32, !dbg !3770
  br label %codasip_ldst___read__.exit.i.i, !dbg !3770

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3771
  %idxprom46.i.i.i = trunc i64 %34 to i32, !dbg !3772
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !3772
  %35 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !3772
  %extract.t7 = trunc i104 %35 to i32, !dbg !3773
  br label %codasip_ldst___read__.exit.i.i, !dbg !3773

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3774
  %idxprom50.i.i.i = trunc i64 %36 to i32, !dbg !3775
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !3775
  %37 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !3775
  %extract.t6 = trunc i112 %37 to i32, !dbg !3776
  br label %codasip_ldst___read__.exit.i.i, !dbg !3776

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3777
  %idxprom54.i.i.i = trunc i64 %38 to i32, !dbg !3778
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !3778
  %39 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !3778
  %extract.t5 = trunc i120 %39 to i32, !dbg !3779
  br label %codasip_ldst___read__.exit.i.i, !dbg !3779

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3780
  %idxprom58.i.i.i = trunc i64 %40 to i32, !dbg !3781
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !3781
  %41 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !3781
  %extract.t4 = trunc i128 %41 to i32, !dbg !3782
  br label %codasip_ldst___read__.exit.i.i, !dbg !3782

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !3783
  br label %codasip_ldst___read__.exit.i.i, !dbg !3784

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %17, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %42 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !3785
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %42), !dbg !3785
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !3786
  %43 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !3787
  switch i32 %43, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !3788

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %44 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !3789
  %sext19 = shl i32 %44, 24, !dbg !3790
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !3790
  br label %MI4load.exit.i, !dbg !3791

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %45 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !3792
  %sext = shl i32 %45, 16, !dbg !3793
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !3793
  br label %MI4load.exit.i, !dbg !3794

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %46 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !3795
  br label %MI4load.exit.i, !dbg !3796

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !3797

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %46, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %47 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !3798
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !3798
  %48 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !3798
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %48), !dbg !3798
  %49 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !3798
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %49), !dbg !3798
  %50 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3799
  %conv3.i = trunc i32 %50 to i5, !dbg !3799
  %51 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %51)
  %52 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %52)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %50, 31, !dbg !3800
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3802
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !3803

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %53 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3804
  %54 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3805
  %idxprom.i3.i = zext i5 %54 to i32, !dbg !3806
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3806
  store volatile i32 %53, i32* %arrayidx.i4.i, align 4, !dbg !3807
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !3808

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3809
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !3809
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3809
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %56), !dbg !3809
  %57 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !3810
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !3810
  %58 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3810
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !3810
  %59 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3810
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %59), !dbg !3810
  ret void, !dbg !3811
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lb__x_0__simm12__xpr_general__() #2 !dbg !3812 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3813
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !3814
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !3817
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !3818
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 3, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !3820
  %conv.i = trunc i32 %call.i to i5, !dbg !3822
  %3 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %3)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !3823
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !3825
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !3826

if.then.i.i:                                      ; preds = %entry
  %4 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !3827
  %idxprom.i.i = zext i5 %4 to i32, !dbg !3828
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !3828
  %5 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !3828
  br label %MI11rf_xpr_read.exit.i, !dbg !3829

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %5, %if.then.i.i ], [ 0, %if.else.i.i ]
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !3830
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %6), !dbg !3830
  %7 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3831
  %conv1.i = sext i12 %7 to i32, !dbg !3832
  %add.i = add i32 %storemerge, %conv1.i, !dbg !3833
  %8 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !3834
  %9 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  %10 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %10)
  %11 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %11)
  store i32 %8, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %add.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %8, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !3835

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3837

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3838

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3839

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3840

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %12 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !3841
  %conv.i6.i = zext i32 %12 to i64, !dbg !3841
  %13 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %13)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !3842

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3844
  %idxprom.i.i.i = trunc i64 %14 to i32, !dbg !3845
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !3845
  %15 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !3845
  %extract.t = zext i8 %15 to i32, !dbg !3846
  br label %codasip_ldst___read__.exit.i.i, !dbg !3846

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3847
  %idxprom2.i.i.i = trunc i64 %16 to i32, !dbg !3848
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !3848
  %17 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !3848
  %extract.t18 = zext i16 %17 to i32, !dbg !3849
  br label %codasip_ldst___read__.exit.i.i, !dbg !3849

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3850
  %idxprom6.i.i.i = trunc i64 %18 to i32, !dbg !3851
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !3851
  %19 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !3851
  %extract.t17 = zext i24 %19 to i32, !dbg !3852
  br label %codasip_ldst___read__.exit.i.i, !dbg !3852

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3853
  %idxprom10.i.i.i = trunc i64 %20 to i32, !dbg !3854
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !3854
  %21 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !3854
  br label %codasip_ldst___read__.exit.i.i, !dbg !3855

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3856
  %idxprom14.i.i.i = trunc i64 %22 to i32, !dbg !3857
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !3857
  %23 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !3857
  %extract.t15 = trunc i40 %23 to i32, !dbg !3858
  br label %codasip_ldst___read__.exit.i.i, !dbg !3858

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3859
  %idxprom18.i.i.i = trunc i64 %24 to i32, !dbg !3860
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !3860
  %25 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !3860
  %extract.t14 = trunc i48 %25 to i32, !dbg !3861
  br label %codasip_ldst___read__.exit.i.i, !dbg !3861

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3862
  %idxprom22.i.i.i = trunc i64 %26 to i32, !dbg !3863
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !3863
  %27 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !3863
  %extract.t13 = trunc i56 %27 to i32, !dbg !3864
  br label %codasip_ldst___read__.exit.i.i, !dbg !3864

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3865
  %idxprom26.i.i.i = trunc i64 %28 to i32, !dbg !3866
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !3866
  %29 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !3866
  %extract.t12 = trunc i64 %29 to i32, !dbg !3867
  br label %codasip_ldst___read__.exit.i.i, !dbg !3867

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3868
  %idxprom30.i.i.i = trunc i64 %30 to i32, !dbg !3869
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !3869
  %31 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !3869
  %extract.t11 = trunc i72 %31 to i32, !dbg !3870
  br label %codasip_ldst___read__.exit.i.i, !dbg !3870

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3871
  %idxprom34.i.i.i = trunc i64 %32 to i32, !dbg !3872
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !3872
  %33 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !3872
  %extract.t10 = trunc i80 %33 to i32, !dbg !3873
  br label %codasip_ldst___read__.exit.i.i, !dbg !3873

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3874
  %idxprom38.i.i.i = trunc i64 %34 to i32, !dbg !3875
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !3875
  %35 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !3875
  %extract.t9 = trunc i88 %35 to i32, !dbg !3876
  br label %codasip_ldst___read__.exit.i.i, !dbg !3876

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3877
  %idxprom42.i.i.i = trunc i64 %36 to i32, !dbg !3878
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !3878
  %37 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !3878
  %extract.t8 = trunc i96 %37 to i32, !dbg !3879
  br label %codasip_ldst___read__.exit.i.i, !dbg !3879

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3880
  %idxprom46.i.i.i = trunc i64 %38 to i32, !dbg !3881
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !3881
  %39 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !3881
  %extract.t7 = trunc i104 %39 to i32, !dbg !3882
  br label %codasip_ldst___read__.exit.i.i, !dbg !3882

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3883
  %idxprom50.i.i.i = trunc i64 %40 to i32, !dbg !3884
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !3884
  %41 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !3884
  %extract.t6 = trunc i112 %41 to i32, !dbg !3885
  br label %codasip_ldst___read__.exit.i.i, !dbg !3885

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3886
  %idxprom54.i.i.i = trunc i64 %42 to i32, !dbg !3887
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !3887
  %43 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !3887
  %extract.t5 = trunc i120 %43 to i32, !dbg !3888
  br label %codasip_ldst___read__.exit.i.i, !dbg !3888

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3889
  %idxprom58.i.i.i = trunc i64 %44 to i32, !dbg !3890
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !3890
  %45 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !3890
  %extract.t4 = trunc i128 %45 to i32, !dbg !3891
  br label %codasip_ldst___read__.exit.i.i, !dbg !3891

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !3892
  br label %codasip_ldst___read__.exit.i.i, !dbg !3893

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %21, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %46 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !3894
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %46), !dbg !3894
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !3895
  %47 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !3896
  switch i32 %47, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !3897

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %48 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !3898
  %sext19 = shl i32 %48, 24, !dbg !3899
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !3899
  br label %MI4load.exit.i, !dbg !3900

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %49 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !3901
  %sext = shl i32 %49, 16, !dbg !3902
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !3902
  br label %MI4load.exit.i, !dbg !3903

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %50 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !3904
  br label %MI4load.exit.i, !dbg !3905

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !3906

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %50, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %51 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !3907
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %51), !dbg !3907
  %52 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !3907
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !3907
  %53 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !3907
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !3907
  %54 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !3908
  %conv3.i = trunc i32 %54 to i5, !dbg !3908
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %55)
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %56)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %54, 31, !dbg !3909
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !3911
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !3912

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %57 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !3913
  %58 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !3914
  %idxprom.i3.i = zext i5 %58 to i32, !dbg !3915
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !3915
  store volatile i32 %57, i32* %arrayidx.i4.i, align 4, !dbg !3916
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !3917

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %59 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3918
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !3918
  %60 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !3918
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %60), !dbg !3918
  %61 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !3919
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %61), !dbg !3919
  %62 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !3919
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !3919
  %63 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !3919
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %63), !dbg !3919
  ret void, !dbg !3920
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lb__xpr_general__simm12__x_0__() #2 !dbg !3921 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !3922
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !3923
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !3925
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !3926
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 3, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !3929
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !3931

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !3933

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %3 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !3934
  %conv1.i = sext i12 %3 to i32, !dbg !3935
  %4 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !3936
  %5 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  store i32 %4, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %conv1.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %4, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !3937

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3939

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3940

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3941

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !3942

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %8 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !3943
  %conv.i6.i = zext i32 %8 to i64, !dbg !3943
  %9 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %9)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !3944

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %10 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3946
  %idxprom.i.i.i = trunc i64 %10 to i32, !dbg !3947
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !3947
  %11 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !3947
  %extract.t = zext i8 %11 to i32, !dbg !3948
  br label %codasip_ldst___read__.exit.i.i, !dbg !3948

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %12 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3949
  %idxprom2.i.i.i = trunc i64 %12 to i32, !dbg !3950
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !3950
  %13 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !3950
  %extract.t18 = zext i16 %13 to i32, !dbg !3951
  br label %codasip_ldst___read__.exit.i.i, !dbg !3951

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3952
  %idxprom6.i.i.i = trunc i64 %14 to i32, !dbg !3953
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !3953
  %15 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !3953
  %extract.t17 = zext i24 %15 to i32, !dbg !3954
  br label %codasip_ldst___read__.exit.i.i, !dbg !3954

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3955
  %idxprom10.i.i.i = trunc i64 %16 to i32, !dbg !3956
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !3956
  %17 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !3956
  br label %codasip_ldst___read__.exit.i.i, !dbg !3957

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3958
  %idxprom14.i.i.i = trunc i64 %18 to i32, !dbg !3959
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !3959
  %19 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !3959
  %extract.t15 = trunc i40 %19 to i32, !dbg !3960
  br label %codasip_ldst___read__.exit.i.i, !dbg !3960

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3961
  %idxprom18.i.i.i = trunc i64 %20 to i32, !dbg !3962
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !3962
  %21 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !3962
  %extract.t14 = trunc i48 %21 to i32, !dbg !3963
  br label %codasip_ldst___read__.exit.i.i, !dbg !3963

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3964
  %idxprom22.i.i.i = trunc i64 %22 to i32, !dbg !3965
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !3965
  %23 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !3965
  %extract.t13 = trunc i56 %23 to i32, !dbg !3966
  br label %codasip_ldst___read__.exit.i.i, !dbg !3966

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3967
  %idxprom26.i.i.i = trunc i64 %24 to i32, !dbg !3968
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !3968
  %25 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !3968
  %extract.t12 = trunc i64 %25 to i32, !dbg !3969
  br label %codasip_ldst___read__.exit.i.i, !dbg !3969

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3970
  %idxprom30.i.i.i = trunc i64 %26 to i32, !dbg !3971
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !3971
  %27 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !3971
  %extract.t11 = trunc i72 %27 to i32, !dbg !3972
  br label %codasip_ldst___read__.exit.i.i, !dbg !3972

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3973
  %idxprom34.i.i.i = trunc i64 %28 to i32, !dbg !3974
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !3974
  %29 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !3974
  %extract.t10 = trunc i80 %29 to i32, !dbg !3975
  br label %codasip_ldst___read__.exit.i.i, !dbg !3975

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3976
  %idxprom38.i.i.i = trunc i64 %30 to i32, !dbg !3977
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !3977
  %31 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !3977
  %extract.t9 = trunc i88 %31 to i32, !dbg !3978
  br label %codasip_ldst___read__.exit.i.i, !dbg !3978

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3979
  %idxprom42.i.i.i = trunc i64 %32 to i32, !dbg !3980
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !3980
  %33 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !3980
  %extract.t8 = trunc i96 %33 to i32, !dbg !3981
  br label %codasip_ldst___read__.exit.i.i, !dbg !3981

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3982
  %idxprom46.i.i.i = trunc i64 %34 to i32, !dbg !3983
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !3983
  %35 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !3983
  %extract.t7 = trunc i104 %35 to i32, !dbg !3984
  br label %codasip_ldst___read__.exit.i.i, !dbg !3984

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3985
  %idxprom50.i.i.i = trunc i64 %36 to i32, !dbg !3986
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !3986
  %37 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !3986
  %extract.t6 = trunc i112 %37 to i32, !dbg !3987
  br label %codasip_ldst___read__.exit.i.i, !dbg !3987

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3988
  %idxprom54.i.i.i = trunc i64 %38 to i32, !dbg !3989
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !3989
  %39 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !3989
  %extract.t5 = trunc i120 %39 to i32, !dbg !3990
  br label %codasip_ldst___read__.exit.i.i, !dbg !3990

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !3991
  %idxprom58.i.i.i = trunc i64 %40 to i32, !dbg !3992
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !3992
  %41 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !3992
  %extract.t4 = trunc i128 %41 to i32, !dbg !3993
  br label %codasip_ldst___read__.exit.i.i, !dbg !3993

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !3994
  br label %codasip_ldst___read__.exit.i.i, !dbg !3995

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %17, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %42 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !3996
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %42), !dbg !3996
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !3997
  %43 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !3998
  switch i32 %43, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !3999

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %44 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4000
  %sext19 = shl i32 %44, 24, !dbg !4001
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !4001
  br label %MI4load.exit.i, !dbg !4002

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %45 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4003
  %sext = shl i32 %45, 16, !dbg !4004
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !4004
  br label %MI4load.exit.i, !dbg !4005

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %46 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4006
  br label %MI4load.exit.i, !dbg !4007

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !4008

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %46, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %47 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !4009
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !4009
  %48 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !4009
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %48), !dbg !4009
  %49 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !4009
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %49), !dbg !4009
  %50 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !4010
  %conv3.i = trunc i32 %50 to i5, !dbg !4010
  %51 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %51)
  %52 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %52)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %50, 31, !dbg !4011
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !4013
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !4014

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %53 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !4015
  %54 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !4016
  %idxprom.i3.i = zext i5 %54 to i32, !dbg !4017
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !4017
  store volatile i32 %53, i32* %arrayidx.i4.i, align 4, !dbg !4018
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !4019

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4020
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !4020
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4020
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %56), !dbg !4020
  %57 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !4021
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !4021
  %58 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !4021
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !4021
  %59 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !4021
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %59), !dbg !4021
  ret void, !dbg !4022
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lb__xpr_general__simm12__xpr_general__() #2 !dbg !4023 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %opc = alloca i32, align 4
  store i32 3, i32* %opc, align 4, !dbg !4024
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !4025
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !4026
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !4028
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !4029
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !4032
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !4033
  %0 = load i32, i32* %opc, align 4, !dbg !4035
  %1 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  store i32 %0, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !4036
  %conv.i = trunc i32 %call.i2 to i5, !dbg !4038
  %4 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !4039
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !4041
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !4042

if.then.i.i:                                      ; preds = %entry
  %5 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !4043
  %idxprom.i.i = zext i5 %5 to i32, !dbg !4044
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !4044
  %6 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !4044
  br label %MI11rf_xpr_read.exit.i, !dbg !4045

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %6, %if.then.i.i ], [ 0, %if.else.i.i ]
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !4046
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %7), !dbg !4046
  %8 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !4047
  %conv1.i = sext i12 %8 to i32, !dbg !4048
  %add.i = add i32 %storemerge, %conv1.i, !dbg !4049
  %9 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !4050
  %10 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %10)
  %11 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %11)
  %12 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  store i32 %9, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %add.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %9, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !4051

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4053

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4054

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4055

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4056

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge3 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %13 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !4057
  %conv.i6.i = zext i32 %13 to i64, !dbg !4057
  %14 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %14)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge3, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !4058

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %15 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4060
  %idxprom.i.i.i = trunc i64 %15 to i32, !dbg !4061
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !4061
  %16 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !4061
  %extract.t = zext i8 %16 to i32, !dbg !4062
  br label %codasip_ldst___read__.exit.i.i, !dbg !4062

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %17 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4063
  %idxprom2.i.i.i = trunc i64 %17 to i32, !dbg !4064
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !4064
  %18 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !4064
  %extract.t20 = zext i16 %18 to i32, !dbg !4065
  br label %codasip_ldst___read__.exit.i.i, !dbg !4065

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4066
  %idxprom6.i.i.i = trunc i64 %19 to i32, !dbg !4067
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !4067
  %20 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !4067
  %extract.t19 = zext i24 %20 to i32, !dbg !4068
  br label %codasip_ldst___read__.exit.i.i, !dbg !4068

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4069
  %idxprom10.i.i.i = trunc i64 %21 to i32, !dbg !4070
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !4070
  %22 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !4070
  br label %codasip_ldst___read__.exit.i.i, !dbg !4071

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4072
  %idxprom14.i.i.i = trunc i64 %23 to i32, !dbg !4073
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !4073
  %24 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !4073
  %extract.t17 = trunc i40 %24 to i32, !dbg !4074
  br label %codasip_ldst___read__.exit.i.i, !dbg !4074

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4075
  %idxprom18.i.i.i = trunc i64 %25 to i32, !dbg !4076
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !4076
  %26 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !4076
  %extract.t16 = trunc i48 %26 to i32, !dbg !4077
  br label %codasip_ldst___read__.exit.i.i, !dbg !4077

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4078
  %idxprom22.i.i.i = trunc i64 %27 to i32, !dbg !4079
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !4079
  %28 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !4079
  %extract.t15 = trunc i56 %28 to i32, !dbg !4080
  br label %codasip_ldst___read__.exit.i.i, !dbg !4080

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4081
  %idxprom26.i.i.i = trunc i64 %29 to i32, !dbg !4082
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !4082
  %30 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !4082
  %extract.t14 = trunc i64 %30 to i32, !dbg !4083
  br label %codasip_ldst___read__.exit.i.i, !dbg !4083

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4084
  %idxprom30.i.i.i = trunc i64 %31 to i32, !dbg !4085
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !4085
  %32 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !4085
  %extract.t13 = trunc i72 %32 to i32, !dbg !4086
  br label %codasip_ldst___read__.exit.i.i, !dbg !4086

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4087
  %idxprom34.i.i.i = trunc i64 %33 to i32, !dbg !4088
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !4088
  %34 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !4088
  %extract.t12 = trunc i80 %34 to i32, !dbg !4089
  br label %codasip_ldst___read__.exit.i.i, !dbg !4089

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4090
  %idxprom38.i.i.i = trunc i64 %35 to i32, !dbg !4091
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !4091
  %36 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !4091
  %extract.t11 = trunc i88 %36 to i32, !dbg !4092
  br label %codasip_ldst___read__.exit.i.i, !dbg !4092

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4093
  %idxprom42.i.i.i = trunc i64 %37 to i32, !dbg !4094
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !4094
  %38 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !4094
  %extract.t10 = trunc i96 %38 to i32, !dbg !4095
  br label %codasip_ldst___read__.exit.i.i, !dbg !4095

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4096
  %idxprom46.i.i.i = trunc i64 %39 to i32, !dbg !4097
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !4097
  %40 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !4097
  %extract.t9 = trunc i104 %40 to i32, !dbg !4098
  br label %codasip_ldst___read__.exit.i.i, !dbg !4098

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4099
  %idxprom50.i.i.i = trunc i64 %41 to i32, !dbg !4100
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !4100
  %42 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !4100
  %extract.t8 = trunc i112 %42 to i32, !dbg !4101
  br label %codasip_ldst___read__.exit.i.i, !dbg !4101

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4102
  %idxprom54.i.i.i = trunc i64 %43 to i32, !dbg !4103
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !4103
  %44 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !4103
  %extract.t7 = trunc i120 %44 to i32, !dbg !4104
  br label %codasip_ldst___read__.exit.i.i, !dbg !4104

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4105
  %idxprom58.i.i.i = trunc i64 %45 to i32, !dbg !4106
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !4106
  %46 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !4106
  %extract.t6 = trunc i128 %46 to i32, !dbg !4107
  br label %codasip_ldst___read__.exit.i.i, !dbg !4107

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !4108
  br label %codasip_ldst___read__.exit.i.i, !dbg !4109

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge4.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t6, %sw.bb57.i.i.i ], [ %extract.t7, %sw.bb53.i.i.i ], [ %extract.t8, %sw.bb49.i.i.i ], [ %extract.t9, %sw.bb45.i.i.i ], [ %extract.t10, %sw.bb41.i.i.i ], [ %extract.t11, %sw.bb37.i.i.i ], [ %extract.t12, %sw.bb33.i.i.i ], [ %extract.t13, %sw.bb29.i.i.i ], [ %extract.t14, %sw.bb25.i.i.i ], [ %extract.t15, %sw.bb21.i.i.i ], [ %extract.t16, %sw.bb17.i.i.i ], [ %extract.t17, %sw.bb13.i.i.i ], [ %22, %sw.bb9.i.i.i ], [ %extract.t19, %sw.bb5.i.i.i ], [ %extract.t20, %sw.bb1.i.i.i ]
  %47 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !4110
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %47), !dbg !4110
  store i32 %storemerge4.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4111
  %48 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !4112
  switch i32 %48, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !4113

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %49 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4114
  %sext21 = shl i32 %49, 24, !dbg !4115
  %conv6.i.i = ashr exact i32 %sext21, 24, !dbg !4115
  br label %MI4load.exit.i, !dbg !4116

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %50 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4117
  %sext = shl i32 %50, 16, !dbg !4118
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !4118
  br label %MI4load.exit.i, !dbg !4119

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %51 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4120
  br label %MI4load.exit.i, !dbg !4121

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !4122

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge5 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %51, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %52 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !4123
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !4123
  %53 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !4123
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !4123
  %54 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !4123
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !4123
  %55 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !4124
  %conv3.i = trunc i32 %55 to i5, !dbg !4124
  %56 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %56)
  %57 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %57)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %55, 31, !dbg !4125
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !4127
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !4128

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %58 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !4129
  %59 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !4130
  %idxprom.i3.i = zext i5 %59 to i32, !dbg !4131
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !4131
  store volatile i32 %58, i32* %arrayidx.i4.i, align 4, !dbg !4132
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !4133

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %60 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4134
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %60), !dbg !4134
  %61 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4134
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %61), !dbg !4134
  %62 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !4135
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !4135
  %63 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !4135
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %63), !dbg !4135
  %64 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !4135
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %64), !dbg !4135
  ret void, !dbg !4136
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lbu__x_0__simm12__x_0__() #2 !dbg !4137 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !4138
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !4139
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 515, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !4142
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !4144

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !4146

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %3 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !4147
  %conv1.i = sext i12 %3 to i32, !dbg !4148
  %4 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !4149
  %5 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  store i32 %4, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %conv1.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %4, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !4150

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4152

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4153

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4154

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4155

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %8 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !4156
  %conv.i6.i = zext i32 %8 to i64, !dbg !4156
  %9 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %9)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !4157

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %10 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4159
  %idxprom.i.i.i = trunc i64 %10 to i32, !dbg !4160
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !4160
  %11 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !4160
  %extract.t = zext i8 %11 to i32, !dbg !4161
  br label %codasip_ldst___read__.exit.i.i, !dbg !4161

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %12 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4162
  %idxprom2.i.i.i = trunc i64 %12 to i32, !dbg !4163
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !4163
  %13 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !4163
  %extract.t18 = zext i16 %13 to i32, !dbg !4164
  br label %codasip_ldst___read__.exit.i.i, !dbg !4164

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4165
  %idxprom6.i.i.i = trunc i64 %14 to i32, !dbg !4166
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !4166
  %15 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !4166
  %extract.t17 = zext i24 %15 to i32, !dbg !4167
  br label %codasip_ldst___read__.exit.i.i, !dbg !4167

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4168
  %idxprom10.i.i.i = trunc i64 %16 to i32, !dbg !4169
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !4169
  %17 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !4169
  br label %codasip_ldst___read__.exit.i.i, !dbg !4170

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4171
  %idxprom14.i.i.i = trunc i64 %18 to i32, !dbg !4172
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !4172
  %19 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !4172
  %extract.t15 = trunc i40 %19 to i32, !dbg !4173
  br label %codasip_ldst___read__.exit.i.i, !dbg !4173

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4174
  %idxprom18.i.i.i = trunc i64 %20 to i32, !dbg !4175
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !4175
  %21 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !4175
  %extract.t14 = trunc i48 %21 to i32, !dbg !4176
  br label %codasip_ldst___read__.exit.i.i, !dbg !4176

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4177
  %idxprom22.i.i.i = trunc i64 %22 to i32, !dbg !4178
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !4178
  %23 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !4178
  %extract.t13 = trunc i56 %23 to i32, !dbg !4179
  br label %codasip_ldst___read__.exit.i.i, !dbg !4179

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4180
  %idxprom26.i.i.i = trunc i64 %24 to i32, !dbg !4181
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !4181
  %25 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !4181
  %extract.t12 = trunc i64 %25 to i32, !dbg !4182
  br label %codasip_ldst___read__.exit.i.i, !dbg !4182

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4183
  %idxprom30.i.i.i = trunc i64 %26 to i32, !dbg !4184
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !4184
  %27 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !4184
  %extract.t11 = trunc i72 %27 to i32, !dbg !4185
  br label %codasip_ldst___read__.exit.i.i, !dbg !4185

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4186
  %idxprom34.i.i.i = trunc i64 %28 to i32, !dbg !4187
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !4187
  %29 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !4187
  %extract.t10 = trunc i80 %29 to i32, !dbg !4188
  br label %codasip_ldst___read__.exit.i.i, !dbg !4188

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4189
  %idxprom38.i.i.i = trunc i64 %30 to i32, !dbg !4190
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !4190
  %31 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !4190
  %extract.t9 = trunc i88 %31 to i32, !dbg !4191
  br label %codasip_ldst___read__.exit.i.i, !dbg !4191

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4192
  %idxprom42.i.i.i = trunc i64 %32 to i32, !dbg !4193
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !4193
  %33 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !4193
  %extract.t8 = trunc i96 %33 to i32, !dbg !4194
  br label %codasip_ldst___read__.exit.i.i, !dbg !4194

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4195
  %idxprom46.i.i.i = trunc i64 %34 to i32, !dbg !4196
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !4196
  %35 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !4196
  %extract.t7 = trunc i104 %35 to i32, !dbg !4197
  br label %codasip_ldst___read__.exit.i.i, !dbg !4197

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4198
  %idxprom50.i.i.i = trunc i64 %36 to i32, !dbg !4199
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !4199
  %37 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !4199
  %extract.t6 = trunc i112 %37 to i32, !dbg !4200
  br label %codasip_ldst___read__.exit.i.i, !dbg !4200

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4201
  %idxprom54.i.i.i = trunc i64 %38 to i32, !dbg !4202
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !4202
  %39 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !4202
  %extract.t5 = trunc i120 %39 to i32, !dbg !4203
  br label %codasip_ldst___read__.exit.i.i, !dbg !4203

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4204
  %idxprom58.i.i.i = trunc i64 %40 to i32, !dbg !4205
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !4205
  %41 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !4205
  %extract.t4 = trunc i128 %41 to i32, !dbg !4206
  br label %codasip_ldst___read__.exit.i.i, !dbg !4206

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !4207
  br label %codasip_ldst___read__.exit.i.i, !dbg !4208

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %17, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %42 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !4209
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %42), !dbg !4209
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4210
  %43 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !4211
  switch i32 %43, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !4212

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %44 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4213
  %sext19 = shl i32 %44, 24, !dbg !4214
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !4214
  br label %MI4load.exit.i, !dbg !4215

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %45 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4216
  %sext = shl i32 %45, 16, !dbg !4217
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !4217
  br label %MI4load.exit.i, !dbg !4218

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %46 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4219
  br label %MI4load.exit.i, !dbg !4220

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !4221

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %46, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %47 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !4222
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !4222
  %48 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !4222
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %48), !dbg !4222
  %49 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !4222
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %49), !dbg !4222
  %50 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !4223
  %conv3.i = trunc i32 %50 to i5, !dbg !4223
  %51 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %51)
  %52 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %52)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %50, 31, !dbg !4224
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !4226
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !4227

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %53 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !4228
  %54 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !4229
  %idxprom.i3.i = zext i5 %54 to i32, !dbg !4230
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !4230
  store volatile i32 %53, i32* %arrayidx.i4.i, align 4, !dbg !4231
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !4232

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4233
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !4233
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4233
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %56), !dbg !4233
  %57 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !4234
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !4234
  %58 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !4234
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !4234
  %59 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !4234
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %59), !dbg !4234
  ret void, !dbg !4235
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lbu__x_0__simm12__xpr_general__() #2 !dbg !4236 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !4237
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !4238
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !4241
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !4242
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 515, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !4244
  %conv.i = trunc i32 %call.i to i5, !dbg !4246
  %3 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %3)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !4247
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !4249
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !4250

if.then.i.i:                                      ; preds = %entry
  %4 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !4251
  %idxprom.i.i = zext i5 %4 to i32, !dbg !4252
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !4252
  %5 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !4252
  br label %MI11rf_xpr_read.exit.i, !dbg !4253

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %5, %if.then.i.i ], [ 0, %if.else.i.i ]
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !4254
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %6), !dbg !4254
  %7 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !4255
  %conv1.i = sext i12 %7 to i32, !dbg !4256
  %add.i = add i32 %storemerge, %conv1.i, !dbg !4257
  %8 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !4258
  %9 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  %10 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %10)
  %11 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %11)
  store i32 %8, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %add.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %8, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !4259

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4261

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4262

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4263

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4264

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %12 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !4265
  %conv.i6.i = zext i32 %12 to i64, !dbg !4265
  %13 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %13)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !4266

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4268
  %idxprom.i.i.i = trunc i64 %14 to i32, !dbg !4269
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !4269
  %15 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !4269
  %extract.t = zext i8 %15 to i32, !dbg !4270
  br label %codasip_ldst___read__.exit.i.i, !dbg !4270

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4271
  %idxprom2.i.i.i = trunc i64 %16 to i32, !dbg !4272
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !4272
  %17 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !4272
  %extract.t18 = zext i16 %17 to i32, !dbg !4273
  br label %codasip_ldst___read__.exit.i.i, !dbg !4273

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4274
  %idxprom6.i.i.i = trunc i64 %18 to i32, !dbg !4275
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !4275
  %19 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !4275
  %extract.t17 = zext i24 %19 to i32, !dbg !4276
  br label %codasip_ldst___read__.exit.i.i, !dbg !4276

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4277
  %idxprom10.i.i.i = trunc i64 %20 to i32, !dbg !4278
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !4278
  %21 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !4278
  br label %codasip_ldst___read__.exit.i.i, !dbg !4279

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4280
  %idxprom14.i.i.i = trunc i64 %22 to i32, !dbg !4281
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !4281
  %23 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !4281
  %extract.t15 = trunc i40 %23 to i32, !dbg !4282
  br label %codasip_ldst___read__.exit.i.i, !dbg !4282

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4283
  %idxprom18.i.i.i = trunc i64 %24 to i32, !dbg !4284
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !4284
  %25 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !4284
  %extract.t14 = trunc i48 %25 to i32, !dbg !4285
  br label %codasip_ldst___read__.exit.i.i, !dbg !4285

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4286
  %idxprom22.i.i.i = trunc i64 %26 to i32, !dbg !4287
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !4287
  %27 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !4287
  %extract.t13 = trunc i56 %27 to i32, !dbg !4288
  br label %codasip_ldst___read__.exit.i.i, !dbg !4288

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4289
  %idxprom26.i.i.i = trunc i64 %28 to i32, !dbg !4290
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !4290
  %29 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !4290
  %extract.t12 = trunc i64 %29 to i32, !dbg !4291
  br label %codasip_ldst___read__.exit.i.i, !dbg !4291

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4292
  %idxprom30.i.i.i = trunc i64 %30 to i32, !dbg !4293
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !4293
  %31 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !4293
  %extract.t11 = trunc i72 %31 to i32, !dbg !4294
  br label %codasip_ldst___read__.exit.i.i, !dbg !4294

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4295
  %idxprom34.i.i.i = trunc i64 %32 to i32, !dbg !4296
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !4296
  %33 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !4296
  %extract.t10 = trunc i80 %33 to i32, !dbg !4297
  br label %codasip_ldst___read__.exit.i.i, !dbg !4297

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4298
  %idxprom38.i.i.i = trunc i64 %34 to i32, !dbg !4299
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !4299
  %35 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !4299
  %extract.t9 = trunc i88 %35 to i32, !dbg !4300
  br label %codasip_ldst___read__.exit.i.i, !dbg !4300

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4301
  %idxprom42.i.i.i = trunc i64 %36 to i32, !dbg !4302
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !4302
  %37 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !4302
  %extract.t8 = trunc i96 %37 to i32, !dbg !4303
  br label %codasip_ldst___read__.exit.i.i, !dbg !4303

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4304
  %idxprom46.i.i.i = trunc i64 %38 to i32, !dbg !4305
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !4305
  %39 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !4305
  %extract.t7 = trunc i104 %39 to i32, !dbg !4306
  br label %codasip_ldst___read__.exit.i.i, !dbg !4306

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4307
  %idxprom50.i.i.i = trunc i64 %40 to i32, !dbg !4308
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !4308
  %41 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !4308
  %extract.t6 = trunc i112 %41 to i32, !dbg !4309
  br label %codasip_ldst___read__.exit.i.i, !dbg !4309

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4310
  %idxprom54.i.i.i = trunc i64 %42 to i32, !dbg !4311
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !4311
  %43 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !4311
  %extract.t5 = trunc i120 %43 to i32, !dbg !4312
  br label %codasip_ldst___read__.exit.i.i, !dbg !4312

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4313
  %idxprom58.i.i.i = trunc i64 %44 to i32, !dbg !4314
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !4314
  %45 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !4314
  %extract.t4 = trunc i128 %45 to i32, !dbg !4315
  br label %codasip_ldst___read__.exit.i.i, !dbg !4315

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !4316
  br label %codasip_ldst___read__.exit.i.i, !dbg !4317

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %21, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %46 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !4318
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %46), !dbg !4318
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4319
  %47 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !4320
  switch i32 %47, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !4321

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %48 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4322
  %sext19 = shl i32 %48, 24, !dbg !4323
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !4323
  br label %MI4load.exit.i, !dbg !4324

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %49 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4325
  %sext = shl i32 %49, 16, !dbg !4326
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !4326
  br label %MI4load.exit.i, !dbg !4327

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %50 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4328
  br label %MI4load.exit.i, !dbg !4329

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !4330

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %50, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %51 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !4331
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %51), !dbg !4331
  %52 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !4331
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !4331
  %53 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !4331
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !4331
  %54 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !4332
  %conv3.i = trunc i32 %54 to i5, !dbg !4332
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %55)
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %56)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %54, 31, !dbg !4333
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !4335
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !4336

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %57 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !4337
  %58 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !4338
  %idxprom.i3.i = zext i5 %58 to i32, !dbg !4339
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !4339
  store volatile i32 %57, i32* %arrayidx.i4.i, align 4, !dbg !4340
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !4341

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %59 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4342
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !4342
  %60 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4342
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %60), !dbg !4342
  %61 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !4343
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %61), !dbg !4343
  %62 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !4343
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !4343
  %63 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !4343
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %63), !dbg !4343
  ret void, !dbg !4344
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lbu__xpr_general__simm12__x_0__() #2 !dbg !4345 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !4346
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !4347
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !4349
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !4350
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 515, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !4353
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !4355

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !4357

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %3 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !4358
  %conv1.i = sext i12 %3 to i32, !dbg !4359
  %4 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !4360
  %5 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  store i32 %4, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %conv1.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %4, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !4361

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4363

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4364

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4365

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4366

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %8 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !4367
  %conv.i6.i = zext i32 %8 to i64, !dbg !4367
  %9 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %9)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !4368

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %10 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4370
  %idxprom.i.i.i = trunc i64 %10 to i32, !dbg !4371
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !4371
  %11 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !4371
  %extract.t = zext i8 %11 to i32, !dbg !4372
  br label %codasip_ldst___read__.exit.i.i, !dbg !4372

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %12 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4373
  %idxprom2.i.i.i = trunc i64 %12 to i32, !dbg !4374
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !4374
  %13 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !4374
  %extract.t18 = zext i16 %13 to i32, !dbg !4375
  br label %codasip_ldst___read__.exit.i.i, !dbg !4375

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4376
  %idxprom6.i.i.i = trunc i64 %14 to i32, !dbg !4377
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !4377
  %15 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !4377
  %extract.t17 = zext i24 %15 to i32, !dbg !4378
  br label %codasip_ldst___read__.exit.i.i, !dbg !4378

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4379
  %idxprom10.i.i.i = trunc i64 %16 to i32, !dbg !4380
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !4380
  %17 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !4380
  br label %codasip_ldst___read__.exit.i.i, !dbg !4381

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4382
  %idxprom14.i.i.i = trunc i64 %18 to i32, !dbg !4383
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !4383
  %19 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !4383
  %extract.t15 = trunc i40 %19 to i32, !dbg !4384
  br label %codasip_ldst___read__.exit.i.i, !dbg !4384

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4385
  %idxprom18.i.i.i = trunc i64 %20 to i32, !dbg !4386
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !4386
  %21 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !4386
  %extract.t14 = trunc i48 %21 to i32, !dbg !4387
  br label %codasip_ldst___read__.exit.i.i, !dbg !4387

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4388
  %idxprom22.i.i.i = trunc i64 %22 to i32, !dbg !4389
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !4389
  %23 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !4389
  %extract.t13 = trunc i56 %23 to i32, !dbg !4390
  br label %codasip_ldst___read__.exit.i.i, !dbg !4390

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4391
  %idxprom26.i.i.i = trunc i64 %24 to i32, !dbg !4392
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !4392
  %25 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !4392
  %extract.t12 = trunc i64 %25 to i32, !dbg !4393
  br label %codasip_ldst___read__.exit.i.i, !dbg !4393

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4394
  %idxprom30.i.i.i = trunc i64 %26 to i32, !dbg !4395
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !4395
  %27 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !4395
  %extract.t11 = trunc i72 %27 to i32, !dbg !4396
  br label %codasip_ldst___read__.exit.i.i, !dbg !4396

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4397
  %idxprom34.i.i.i = trunc i64 %28 to i32, !dbg !4398
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !4398
  %29 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !4398
  %extract.t10 = trunc i80 %29 to i32, !dbg !4399
  br label %codasip_ldst___read__.exit.i.i, !dbg !4399

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4400
  %idxprom38.i.i.i = trunc i64 %30 to i32, !dbg !4401
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !4401
  %31 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !4401
  %extract.t9 = trunc i88 %31 to i32, !dbg !4402
  br label %codasip_ldst___read__.exit.i.i, !dbg !4402

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4403
  %idxprom42.i.i.i = trunc i64 %32 to i32, !dbg !4404
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !4404
  %33 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !4404
  %extract.t8 = trunc i96 %33 to i32, !dbg !4405
  br label %codasip_ldst___read__.exit.i.i, !dbg !4405

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4406
  %idxprom46.i.i.i = trunc i64 %34 to i32, !dbg !4407
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !4407
  %35 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !4407
  %extract.t7 = trunc i104 %35 to i32, !dbg !4408
  br label %codasip_ldst___read__.exit.i.i, !dbg !4408

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4409
  %idxprom50.i.i.i = trunc i64 %36 to i32, !dbg !4410
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !4410
  %37 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !4410
  %extract.t6 = trunc i112 %37 to i32, !dbg !4411
  br label %codasip_ldst___read__.exit.i.i, !dbg !4411

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4412
  %idxprom54.i.i.i = trunc i64 %38 to i32, !dbg !4413
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !4413
  %39 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !4413
  %extract.t5 = trunc i120 %39 to i32, !dbg !4414
  br label %codasip_ldst___read__.exit.i.i, !dbg !4414

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4415
  %idxprom58.i.i.i = trunc i64 %40 to i32, !dbg !4416
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !4416
  %41 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !4416
  %extract.t4 = trunc i128 %41 to i32, !dbg !4417
  br label %codasip_ldst___read__.exit.i.i, !dbg !4417

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !4418
  br label %codasip_ldst___read__.exit.i.i, !dbg !4419

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %17, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %42 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !4420
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %42), !dbg !4420
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4421
  %43 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !4422
  switch i32 %43, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !4423

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %44 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4424
  %sext19 = shl i32 %44, 24, !dbg !4425
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !4425
  br label %MI4load.exit.i, !dbg !4426

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %45 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4427
  %sext = shl i32 %45, 16, !dbg !4428
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !4428
  br label %MI4load.exit.i, !dbg !4429

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %46 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4430
  br label %MI4load.exit.i, !dbg !4431

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !4432

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %46, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %47 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !4433
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !4433
  %48 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !4433
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %48), !dbg !4433
  %49 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !4433
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %49), !dbg !4433
  %50 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !4434
  %conv3.i = trunc i32 %50 to i5, !dbg !4434
  %51 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %51)
  %52 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %52)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %50, 31, !dbg !4435
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !4437
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !4438

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %53 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !4439
  %54 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !4440
  %idxprom.i3.i = zext i5 %54 to i32, !dbg !4441
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !4441
  store volatile i32 %53, i32* %arrayidx.i4.i, align 4, !dbg !4442
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !4443

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4444
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !4444
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4444
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %56), !dbg !4444
  %57 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !4445
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !4445
  %58 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !4445
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !4445
  %59 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !4445
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %59), !dbg !4445
  ret void, !dbg !4446
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lbu__xpr_general__simm12__xpr_general__() #2 !dbg !4447 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %opc = alloca i32, align 4
  store i32 515, i32* %opc, align 4, !dbg !4448
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !4449
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !4450
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !4452
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !4453
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !4456
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !4457
  %0 = load i32, i32* %opc, align 4, !dbg !4459
  %1 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  store i32 %0, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !4460
  %conv.i = trunc i32 %call.i2 to i5, !dbg !4462
  %4 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !4463
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !4465
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !4466

if.then.i.i:                                      ; preds = %entry
  %5 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !4467
  %idxprom.i.i = zext i5 %5 to i32, !dbg !4468
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !4468
  %6 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !4468
  br label %MI11rf_xpr_read.exit.i, !dbg !4469

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %6, %if.then.i.i ], [ 0, %if.else.i.i ]
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !4470
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %7), !dbg !4470
  %8 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !4471
  %conv1.i = sext i12 %8 to i32, !dbg !4472
  %add.i = add i32 %storemerge, %conv1.i, !dbg !4473
  %9 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !4474
  %10 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %10)
  %11 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %11)
  %12 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  store i32 %9, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %add.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %9, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !4475

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4477

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4478

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4479

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4480

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge3 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %13 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !4481
  %conv.i6.i = zext i32 %13 to i64, !dbg !4481
  %14 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %14)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge3, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !4482

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %15 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4484
  %idxprom.i.i.i = trunc i64 %15 to i32, !dbg !4485
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !4485
  %16 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !4485
  %extract.t = zext i8 %16 to i32, !dbg !4486
  br label %codasip_ldst___read__.exit.i.i, !dbg !4486

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %17 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4487
  %idxprom2.i.i.i = trunc i64 %17 to i32, !dbg !4488
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !4488
  %18 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !4488
  %extract.t20 = zext i16 %18 to i32, !dbg !4489
  br label %codasip_ldst___read__.exit.i.i, !dbg !4489

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4490
  %idxprom6.i.i.i = trunc i64 %19 to i32, !dbg !4491
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !4491
  %20 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !4491
  %extract.t19 = zext i24 %20 to i32, !dbg !4492
  br label %codasip_ldst___read__.exit.i.i, !dbg !4492

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4493
  %idxprom10.i.i.i = trunc i64 %21 to i32, !dbg !4494
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !4494
  %22 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !4494
  br label %codasip_ldst___read__.exit.i.i, !dbg !4495

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4496
  %idxprom14.i.i.i = trunc i64 %23 to i32, !dbg !4497
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !4497
  %24 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !4497
  %extract.t17 = trunc i40 %24 to i32, !dbg !4498
  br label %codasip_ldst___read__.exit.i.i, !dbg !4498

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4499
  %idxprom18.i.i.i = trunc i64 %25 to i32, !dbg !4500
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !4500
  %26 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !4500
  %extract.t16 = trunc i48 %26 to i32, !dbg !4501
  br label %codasip_ldst___read__.exit.i.i, !dbg !4501

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4502
  %idxprom22.i.i.i = trunc i64 %27 to i32, !dbg !4503
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !4503
  %28 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !4503
  %extract.t15 = trunc i56 %28 to i32, !dbg !4504
  br label %codasip_ldst___read__.exit.i.i, !dbg !4504

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4505
  %idxprom26.i.i.i = trunc i64 %29 to i32, !dbg !4506
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !4506
  %30 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !4506
  %extract.t14 = trunc i64 %30 to i32, !dbg !4507
  br label %codasip_ldst___read__.exit.i.i, !dbg !4507

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4508
  %idxprom30.i.i.i = trunc i64 %31 to i32, !dbg !4509
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !4509
  %32 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !4509
  %extract.t13 = trunc i72 %32 to i32, !dbg !4510
  br label %codasip_ldst___read__.exit.i.i, !dbg !4510

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4511
  %idxprom34.i.i.i = trunc i64 %33 to i32, !dbg !4512
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !4512
  %34 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !4512
  %extract.t12 = trunc i80 %34 to i32, !dbg !4513
  br label %codasip_ldst___read__.exit.i.i, !dbg !4513

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4514
  %idxprom38.i.i.i = trunc i64 %35 to i32, !dbg !4515
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !4515
  %36 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !4515
  %extract.t11 = trunc i88 %36 to i32, !dbg !4516
  br label %codasip_ldst___read__.exit.i.i, !dbg !4516

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4517
  %idxprom42.i.i.i = trunc i64 %37 to i32, !dbg !4518
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !4518
  %38 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !4518
  %extract.t10 = trunc i96 %38 to i32, !dbg !4519
  br label %codasip_ldst___read__.exit.i.i, !dbg !4519

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4520
  %idxprom46.i.i.i = trunc i64 %39 to i32, !dbg !4521
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !4521
  %40 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !4521
  %extract.t9 = trunc i104 %40 to i32, !dbg !4522
  br label %codasip_ldst___read__.exit.i.i, !dbg !4522

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4523
  %idxprom50.i.i.i = trunc i64 %41 to i32, !dbg !4524
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !4524
  %42 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !4524
  %extract.t8 = trunc i112 %42 to i32, !dbg !4525
  br label %codasip_ldst___read__.exit.i.i, !dbg !4525

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4526
  %idxprom54.i.i.i = trunc i64 %43 to i32, !dbg !4527
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !4527
  %44 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !4527
  %extract.t7 = trunc i120 %44 to i32, !dbg !4528
  br label %codasip_ldst___read__.exit.i.i, !dbg !4528

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4529
  %idxprom58.i.i.i = trunc i64 %45 to i32, !dbg !4530
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !4530
  %46 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !4530
  %extract.t6 = trunc i128 %46 to i32, !dbg !4531
  br label %codasip_ldst___read__.exit.i.i, !dbg !4531

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !4532
  br label %codasip_ldst___read__.exit.i.i, !dbg !4533

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge4.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t6, %sw.bb57.i.i.i ], [ %extract.t7, %sw.bb53.i.i.i ], [ %extract.t8, %sw.bb49.i.i.i ], [ %extract.t9, %sw.bb45.i.i.i ], [ %extract.t10, %sw.bb41.i.i.i ], [ %extract.t11, %sw.bb37.i.i.i ], [ %extract.t12, %sw.bb33.i.i.i ], [ %extract.t13, %sw.bb29.i.i.i ], [ %extract.t14, %sw.bb25.i.i.i ], [ %extract.t15, %sw.bb21.i.i.i ], [ %extract.t16, %sw.bb17.i.i.i ], [ %extract.t17, %sw.bb13.i.i.i ], [ %22, %sw.bb9.i.i.i ], [ %extract.t19, %sw.bb5.i.i.i ], [ %extract.t20, %sw.bb1.i.i.i ]
  %47 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !4534
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %47), !dbg !4534
  store i32 %storemerge4.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4535
  %48 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !4536
  switch i32 %48, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !4537

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %49 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4538
  %sext21 = shl i32 %49, 24, !dbg !4539
  %conv6.i.i = ashr exact i32 %sext21, 24, !dbg !4539
  br label %MI4load.exit.i, !dbg !4540

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %50 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4541
  %sext = shl i32 %50, 16, !dbg !4542
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !4542
  br label %MI4load.exit.i, !dbg !4543

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %51 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4544
  br label %MI4load.exit.i, !dbg !4545

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !4546

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge5 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %51, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %52 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !4547
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !4547
  %53 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !4547
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !4547
  %54 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !4547
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !4547
  %55 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !4548
  %conv3.i = trunc i32 %55 to i5, !dbg !4548
  %56 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %56)
  %57 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %57)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %55, 31, !dbg !4549
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !4551
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !4552

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %58 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !4553
  %59 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !4554
  %idxprom.i3.i = zext i5 %59 to i32, !dbg !4555
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !4555
  store volatile i32 %58, i32* %arrayidx.i4.i, align 4, !dbg !4556
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !4557

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %60 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4558
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %60), !dbg !4558
  %61 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4558
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %61), !dbg !4558
  %62 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !4559
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !4559
  %63 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !4559
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %63), !dbg !4559
  %64 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !4559
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %64), !dbg !4559
  ret void, !dbg !4560
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lh__x_0__simm12__x_0__() #2 !dbg !4561 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !4562
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !4563
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 131, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !4566
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !4568

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !4570

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %3 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !4571
  %conv1.i = sext i12 %3 to i32, !dbg !4572
  %4 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !4573
  %5 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  store i32 %4, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %conv1.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %4, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !4574

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4576

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4577

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4578

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4579

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %8 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !4580
  %conv.i6.i = zext i32 %8 to i64, !dbg !4580
  %9 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %9)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !4581

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %10 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4583
  %idxprom.i.i.i = trunc i64 %10 to i32, !dbg !4584
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !4584
  %11 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !4584
  %extract.t = zext i8 %11 to i32, !dbg !4585
  br label %codasip_ldst___read__.exit.i.i, !dbg !4585

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %12 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4586
  %idxprom2.i.i.i = trunc i64 %12 to i32, !dbg !4587
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !4587
  %13 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !4587
  %extract.t18 = zext i16 %13 to i32, !dbg !4588
  br label %codasip_ldst___read__.exit.i.i, !dbg !4588

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4589
  %idxprom6.i.i.i = trunc i64 %14 to i32, !dbg !4590
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !4590
  %15 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !4590
  %extract.t17 = zext i24 %15 to i32, !dbg !4591
  br label %codasip_ldst___read__.exit.i.i, !dbg !4591

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4592
  %idxprom10.i.i.i = trunc i64 %16 to i32, !dbg !4593
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !4593
  %17 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !4593
  br label %codasip_ldst___read__.exit.i.i, !dbg !4594

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4595
  %idxprom14.i.i.i = trunc i64 %18 to i32, !dbg !4596
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !4596
  %19 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !4596
  %extract.t15 = trunc i40 %19 to i32, !dbg !4597
  br label %codasip_ldst___read__.exit.i.i, !dbg !4597

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4598
  %idxprom18.i.i.i = trunc i64 %20 to i32, !dbg !4599
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !4599
  %21 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !4599
  %extract.t14 = trunc i48 %21 to i32, !dbg !4600
  br label %codasip_ldst___read__.exit.i.i, !dbg !4600

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4601
  %idxprom22.i.i.i = trunc i64 %22 to i32, !dbg !4602
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !4602
  %23 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !4602
  %extract.t13 = trunc i56 %23 to i32, !dbg !4603
  br label %codasip_ldst___read__.exit.i.i, !dbg !4603

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4604
  %idxprom26.i.i.i = trunc i64 %24 to i32, !dbg !4605
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !4605
  %25 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !4605
  %extract.t12 = trunc i64 %25 to i32, !dbg !4606
  br label %codasip_ldst___read__.exit.i.i, !dbg !4606

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4607
  %idxprom30.i.i.i = trunc i64 %26 to i32, !dbg !4608
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !4608
  %27 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !4608
  %extract.t11 = trunc i72 %27 to i32, !dbg !4609
  br label %codasip_ldst___read__.exit.i.i, !dbg !4609

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4610
  %idxprom34.i.i.i = trunc i64 %28 to i32, !dbg !4611
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !4611
  %29 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !4611
  %extract.t10 = trunc i80 %29 to i32, !dbg !4612
  br label %codasip_ldst___read__.exit.i.i, !dbg !4612

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4613
  %idxprom38.i.i.i = trunc i64 %30 to i32, !dbg !4614
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !4614
  %31 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !4614
  %extract.t9 = trunc i88 %31 to i32, !dbg !4615
  br label %codasip_ldst___read__.exit.i.i, !dbg !4615

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4616
  %idxprom42.i.i.i = trunc i64 %32 to i32, !dbg !4617
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !4617
  %33 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !4617
  %extract.t8 = trunc i96 %33 to i32, !dbg !4618
  br label %codasip_ldst___read__.exit.i.i, !dbg !4618

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4619
  %idxprom46.i.i.i = trunc i64 %34 to i32, !dbg !4620
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !4620
  %35 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !4620
  %extract.t7 = trunc i104 %35 to i32, !dbg !4621
  br label %codasip_ldst___read__.exit.i.i, !dbg !4621

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4622
  %idxprom50.i.i.i = trunc i64 %36 to i32, !dbg !4623
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !4623
  %37 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !4623
  %extract.t6 = trunc i112 %37 to i32, !dbg !4624
  br label %codasip_ldst___read__.exit.i.i, !dbg !4624

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4625
  %idxprom54.i.i.i = trunc i64 %38 to i32, !dbg !4626
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !4626
  %39 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !4626
  %extract.t5 = trunc i120 %39 to i32, !dbg !4627
  br label %codasip_ldst___read__.exit.i.i, !dbg !4627

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4628
  %idxprom58.i.i.i = trunc i64 %40 to i32, !dbg !4629
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !4629
  %41 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !4629
  %extract.t4 = trunc i128 %41 to i32, !dbg !4630
  br label %codasip_ldst___read__.exit.i.i, !dbg !4630

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !4631
  br label %codasip_ldst___read__.exit.i.i, !dbg !4632

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %17, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %42 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !4633
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %42), !dbg !4633
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4634
  %43 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !4635
  switch i32 %43, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !4636

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %44 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4637
  %sext19 = shl i32 %44, 24, !dbg !4638
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !4638
  br label %MI4load.exit.i, !dbg !4639

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %45 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4640
  %sext = shl i32 %45, 16, !dbg !4641
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !4641
  br label %MI4load.exit.i, !dbg !4642

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %46 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4643
  br label %MI4load.exit.i, !dbg !4644

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !4645

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %46, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %47 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !4646
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !4646
  %48 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !4646
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %48), !dbg !4646
  %49 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !4646
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %49), !dbg !4646
  %50 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !4647
  %conv3.i = trunc i32 %50 to i5, !dbg !4647
  %51 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %51)
  %52 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %52)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %50, 31, !dbg !4648
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !4650
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !4651

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %53 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !4652
  %54 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !4653
  %idxprom.i3.i = zext i5 %54 to i32, !dbg !4654
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !4654
  store volatile i32 %53, i32* %arrayidx.i4.i, align 4, !dbg !4655
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !4656

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4657
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !4657
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4657
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %56), !dbg !4657
  %57 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !4658
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !4658
  %58 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !4658
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !4658
  %59 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !4658
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %59), !dbg !4658
  ret void, !dbg !4659
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lh__x_0__simm12__xpr_general__() #2 !dbg !4660 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !4661
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !4662
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !4665
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !4666
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 131, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !4668
  %conv.i = trunc i32 %call.i to i5, !dbg !4670
  %3 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %3)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !4671
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !4673
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !4674

if.then.i.i:                                      ; preds = %entry
  %4 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !4675
  %idxprom.i.i = zext i5 %4 to i32, !dbg !4676
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !4676
  %5 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !4676
  br label %MI11rf_xpr_read.exit.i, !dbg !4677

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %5, %if.then.i.i ], [ 0, %if.else.i.i ]
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !4678
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %6), !dbg !4678
  %7 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !4679
  %conv1.i = sext i12 %7 to i32, !dbg !4680
  %add.i = add i32 %storemerge, %conv1.i, !dbg !4681
  %8 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !4682
  %9 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  %10 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %10)
  %11 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %11)
  store i32 %8, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %add.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %8, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !4683

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4685

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4686

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4687

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4688

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %12 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !4689
  %conv.i6.i = zext i32 %12 to i64, !dbg !4689
  %13 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %13)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !4690

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4692
  %idxprom.i.i.i = trunc i64 %14 to i32, !dbg !4693
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !4693
  %15 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !4693
  %extract.t = zext i8 %15 to i32, !dbg !4694
  br label %codasip_ldst___read__.exit.i.i, !dbg !4694

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4695
  %idxprom2.i.i.i = trunc i64 %16 to i32, !dbg !4696
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !4696
  %17 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !4696
  %extract.t18 = zext i16 %17 to i32, !dbg !4697
  br label %codasip_ldst___read__.exit.i.i, !dbg !4697

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4698
  %idxprom6.i.i.i = trunc i64 %18 to i32, !dbg !4699
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !4699
  %19 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !4699
  %extract.t17 = zext i24 %19 to i32, !dbg !4700
  br label %codasip_ldst___read__.exit.i.i, !dbg !4700

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4701
  %idxprom10.i.i.i = trunc i64 %20 to i32, !dbg !4702
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !4702
  %21 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !4702
  br label %codasip_ldst___read__.exit.i.i, !dbg !4703

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4704
  %idxprom14.i.i.i = trunc i64 %22 to i32, !dbg !4705
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !4705
  %23 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !4705
  %extract.t15 = trunc i40 %23 to i32, !dbg !4706
  br label %codasip_ldst___read__.exit.i.i, !dbg !4706

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4707
  %idxprom18.i.i.i = trunc i64 %24 to i32, !dbg !4708
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !4708
  %25 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !4708
  %extract.t14 = trunc i48 %25 to i32, !dbg !4709
  br label %codasip_ldst___read__.exit.i.i, !dbg !4709

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4710
  %idxprom22.i.i.i = trunc i64 %26 to i32, !dbg !4711
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !4711
  %27 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !4711
  %extract.t13 = trunc i56 %27 to i32, !dbg !4712
  br label %codasip_ldst___read__.exit.i.i, !dbg !4712

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4713
  %idxprom26.i.i.i = trunc i64 %28 to i32, !dbg !4714
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !4714
  %29 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !4714
  %extract.t12 = trunc i64 %29 to i32, !dbg !4715
  br label %codasip_ldst___read__.exit.i.i, !dbg !4715

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4716
  %idxprom30.i.i.i = trunc i64 %30 to i32, !dbg !4717
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !4717
  %31 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !4717
  %extract.t11 = trunc i72 %31 to i32, !dbg !4718
  br label %codasip_ldst___read__.exit.i.i, !dbg !4718

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4719
  %idxprom34.i.i.i = trunc i64 %32 to i32, !dbg !4720
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !4720
  %33 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !4720
  %extract.t10 = trunc i80 %33 to i32, !dbg !4721
  br label %codasip_ldst___read__.exit.i.i, !dbg !4721

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4722
  %idxprom38.i.i.i = trunc i64 %34 to i32, !dbg !4723
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !4723
  %35 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !4723
  %extract.t9 = trunc i88 %35 to i32, !dbg !4724
  br label %codasip_ldst___read__.exit.i.i, !dbg !4724

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4725
  %idxprom42.i.i.i = trunc i64 %36 to i32, !dbg !4726
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !4726
  %37 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !4726
  %extract.t8 = trunc i96 %37 to i32, !dbg !4727
  br label %codasip_ldst___read__.exit.i.i, !dbg !4727

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4728
  %idxprom46.i.i.i = trunc i64 %38 to i32, !dbg !4729
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !4729
  %39 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !4729
  %extract.t7 = trunc i104 %39 to i32, !dbg !4730
  br label %codasip_ldst___read__.exit.i.i, !dbg !4730

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4731
  %idxprom50.i.i.i = trunc i64 %40 to i32, !dbg !4732
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !4732
  %41 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !4732
  %extract.t6 = trunc i112 %41 to i32, !dbg !4733
  br label %codasip_ldst___read__.exit.i.i, !dbg !4733

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4734
  %idxprom54.i.i.i = trunc i64 %42 to i32, !dbg !4735
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !4735
  %43 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !4735
  %extract.t5 = trunc i120 %43 to i32, !dbg !4736
  br label %codasip_ldst___read__.exit.i.i, !dbg !4736

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4737
  %idxprom58.i.i.i = trunc i64 %44 to i32, !dbg !4738
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !4738
  %45 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !4738
  %extract.t4 = trunc i128 %45 to i32, !dbg !4739
  br label %codasip_ldst___read__.exit.i.i, !dbg !4739

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !4740
  br label %codasip_ldst___read__.exit.i.i, !dbg !4741

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %21, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %46 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !4742
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %46), !dbg !4742
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4743
  %47 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !4744
  switch i32 %47, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !4745

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %48 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4746
  %sext19 = shl i32 %48, 24, !dbg !4747
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !4747
  br label %MI4load.exit.i, !dbg !4748

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %49 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4749
  %sext = shl i32 %49, 16, !dbg !4750
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !4750
  br label %MI4load.exit.i, !dbg !4751

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %50 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4752
  br label %MI4load.exit.i, !dbg !4753

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !4754

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %50, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %51 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !4755
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %51), !dbg !4755
  %52 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !4755
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !4755
  %53 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !4755
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !4755
  %54 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !4756
  %conv3.i = trunc i32 %54 to i5, !dbg !4756
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %55)
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %56)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %54, 31, !dbg !4757
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !4759
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !4760

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %57 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !4761
  %58 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !4762
  %idxprom.i3.i = zext i5 %58 to i32, !dbg !4763
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !4763
  store volatile i32 %57, i32* %arrayidx.i4.i, align 4, !dbg !4764
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !4765

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %59 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4766
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !4766
  %60 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4766
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %60), !dbg !4766
  %61 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !4767
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %61), !dbg !4767
  %62 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !4767
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !4767
  %63 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !4767
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %63), !dbg !4767
  ret void, !dbg !4768
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lh__xpr_general__simm12__x_0__() #2 !dbg !4769 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !4770
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !4771
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !4773
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !4774
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 131, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !4777
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !4779

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !4781

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %3 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !4782
  %conv1.i = sext i12 %3 to i32, !dbg !4783
  %4 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !4784
  %5 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  store i32 %4, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %conv1.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %4, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !4785

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4787

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4788

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4789

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4790

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %8 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !4791
  %conv.i6.i = zext i32 %8 to i64, !dbg !4791
  %9 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %9)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !4792

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %10 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4794
  %idxprom.i.i.i = trunc i64 %10 to i32, !dbg !4795
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !4795
  %11 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !4795
  %extract.t = zext i8 %11 to i32, !dbg !4796
  br label %codasip_ldst___read__.exit.i.i, !dbg !4796

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %12 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4797
  %idxprom2.i.i.i = trunc i64 %12 to i32, !dbg !4798
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !4798
  %13 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !4798
  %extract.t18 = zext i16 %13 to i32, !dbg !4799
  br label %codasip_ldst___read__.exit.i.i, !dbg !4799

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4800
  %idxprom6.i.i.i = trunc i64 %14 to i32, !dbg !4801
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !4801
  %15 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !4801
  %extract.t17 = zext i24 %15 to i32, !dbg !4802
  br label %codasip_ldst___read__.exit.i.i, !dbg !4802

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4803
  %idxprom10.i.i.i = trunc i64 %16 to i32, !dbg !4804
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !4804
  %17 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !4804
  br label %codasip_ldst___read__.exit.i.i, !dbg !4805

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4806
  %idxprom14.i.i.i = trunc i64 %18 to i32, !dbg !4807
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !4807
  %19 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !4807
  %extract.t15 = trunc i40 %19 to i32, !dbg !4808
  br label %codasip_ldst___read__.exit.i.i, !dbg !4808

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4809
  %idxprom18.i.i.i = trunc i64 %20 to i32, !dbg !4810
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !4810
  %21 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !4810
  %extract.t14 = trunc i48 %21 to i32, !dbg !4811
  br label %codasip_ldst___read__.exit.i.i, !dbg !4811

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4812
  %idxprom22.i.i.i = trunc i64 %22 to i32, !dbg !4813
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !4813
  %23 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !4813
  %extract.t13 = trunc i56 %23 to i32, !dbg !4814
  br label %codasip_ldst___read__.exit.i.i, !dbg !4814

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4815
  %idxprom26.i.i.i = trunc i64 %24 to i32, !dbg !4816
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !4816
  %25 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !4816
  %extract.t12 = trunc i64 %25 to i32, !dbg !4817
  br label %codasip_ldst___read__.exit.i.i, !dbg !4817

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4818
  %idxprom30.i.i.i = trunc i64 %26 to i32, !dbg !4819
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !4819
  %27 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !4819
  %extract.t11 = trunc i72 %27 to i32, !dbg !4820
  br label %codasip_ldst___read__.exit.i.i, !dbg !4820

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4821
  %idxprom34.i.i.i = trunc i64 %28 to i32, !dbg !4822
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !4822
  %29 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !4822
  %extract.t10 = trunc i80 %29 to i32, !dbg !4823
  br label %codasip_ldst___read__.exit.i.i, !dbg !4823

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4824
  %idxprom38.i.i.i = trunc i64 %30 to i32, !dbg !4825
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !4825
  %31 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !4825
  %extract.t9 = trunc i88 %31 to i32, !dbg !4826
  br label %codasip_ldst___read__.exit.i.i, !dbg !4826

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4827
  %idxprom42.i.i.i = trunc i64 %32 to i32, !dbg !4828
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !4828
  %33 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !4828
  %extract.t8 = trunc i96 %33 to i32, !dbg !4829
  br label %codasip_ldst___read__.exit.i.i, !dbg !4829

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4830
  %idxprom46.i.i.i = trunc i64 %34 to i32, !dbg !4831
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !4831
  %35 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !4831
  %extract.t7 = trunc i104 %35 to i32, !dbg !4832
  br label %codasip_ldst___read__.exit.i.i, !dbg !4832

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4833
  %idxprom50.i.i.i = trunc i64 %36 to i32, !dbg !4834
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !4834
  %37 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !4834
  %extract.t6 = trunc i112 %37 to i32, !dbg !4835
  br label %codasip_ldst___read__.exit.i.i, !dbg !4835

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4836
  %idxprom54.i.i.i = trunc i64 %38 to i32, !dbg !4837
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !4837
  %39 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !4837
  %extract.t5 = trunc i120 %39 to i32, !dbg !4838
  br label %codasip_ldst___read__.exit.i.i, !dbg !4838

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4839
  %idxprom58.i.i.i = trunc i64 %40 to i32, !dbg !4840
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !4840
  %41 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !4840
  %extract.t4 = trunc i128 %41 to i32, !dbg !4841
  br label %codasip_ldst___read__.exit.i.i, !dbg !4841

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !4842
  br label %codasip_ldst___read__.exit.i.i, !dbg !4843

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %17, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %42 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !4844
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %42), !dbg !4844
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4845
  %43 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !4846
  switch i32 %43, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !4847

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %44 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4848
  %sext19 = shl i32 %44, 24, !dbg !4849
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !4849
  br label %MI4load.exit.i, !dbg !4850

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %45 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4851
  %sext = shl i32 %45, 16, !dbg !4852
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !4852
  br label %MI4load.exit.i, !dbg !4853

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %46 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4854
  br label %MI4load.exit.i, !dbg !4855

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !4856

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %46, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %47 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !4857
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !4857
  %48 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !4857
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %48), !dbg !4857
  %49 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !4857
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %49), !dbg !4857
  %50 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !4858
  %conv3.i = trunc i32 %50 to i5, !dbg !4858
  %51 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %51)
  %52 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %52)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %50, 31, !dbg !4859
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !4861
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !4862

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %53 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !4863
  %54 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !4864
  %idxprom.i3.i = zext i5 %54 to i32, !dbg !4865
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !4865
  store volatile i32 %53, i32* %arrayidx.i4.i, align 4, !dbg !4866
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !4867

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4868
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !4868
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4868
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %56), !dbg !4868
  %57 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !4869
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !4869
  %58 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !4869
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !4869
  %59 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !4869
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %59), !dbg !4869
  ret void, !dbg !4870
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lh__xpr_general__simm12__xpr_general__() #2 !dbg !4871 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %opc = alloca i32, align 4
  store i32 131, i32* %opc, align 4, !dbg !4872
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !4873
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !4874
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !4876
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !4877
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !4880
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !4881
  %0 = load i32, i32* %opc, align 4, !dbg !4883
  %1 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  store i32 %0, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !4884
  %conv.i = trunc i32 %call.i2 to i5, !dbg !4886
  %4 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !4887
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !4889
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !4890

if.then.i.i:                                      ; preds = %entry
  %5 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !4891
  %idxprom.i.i = zext i5 %5 to i32, !dbg !4892
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !4892
  %6 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !4892
  br label %MI11rf_xpr_read.exit.i, !dbg !4893

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %6, %if.then.i.i ], [ 0, %if.else.i.i ]
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !4894
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %7), !dbg !4894
  %8 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !4895
  %conv1.i = sext i12 %8 to i32, !dbg !4896
  %add.i = add i32 %storemerge, %conv1.i, !dbg !4897
  %9 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !4898
  %10 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %10)
  %11 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %11)
  %12 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  store i32 %9, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %add.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %9, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !4899

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4901

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4902

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4903

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !4904

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge3 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %13 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !4905
  %conv.i6.i = zext i32 %13 to i64, !dbg !4905
  %14 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %14)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge3, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !4906

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %15 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4908
  %idxprom.i.i.i = trunc i64 %15 to i32, !dbg !4909
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !4909
  %16 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !4909
  %extract.t = zext i8 %16 to i32, !dbg !4910
  br label %codasip_ldst___read__.exit.i.i, !dbg !4910

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %17 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4911
  %idxprom2.i.i.i = trunc i64 %17 to i32, !dbg !4912
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !4912
  %18 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !4912
  %extract.t20 = zext i16 %18 to i32, !dbg !4913
  br label %codasip_ldst___read__.exit.i.i, !dbg !4913

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4914
  %idxprom6.i.i.i = trunc i64 %19 to i32, !dbg !4915
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !4915
  %20 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !4915
  %extract.t19 = zext i24 %20 to i32, !dbg !4916
  br label %codasip_ldst___read__.exit.i.i, !dbg !4916

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4917
  %idxprom10.i.i.i = trunc i64 %21 to i32, !dbg !4918
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !4918
  %22 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !4918
  br label %codasip_ldst___read__.exit.i.i, !dbg !4919

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4920
  %idxprom14.i.i.i = trunc i64 %23 to i32, !dbg !4921
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !4921
  %24 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !4921
  %extract.t17 = trunc i40 %24 to i32, !dbg !4922
  br label %codasip_ldst___read__.exit.i.i, !dbg !4922

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4923
  %idxprom18.i.i.i = trunc i64 %25 to i32, !dbg !4924
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !4924
  %26 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !4924
  %extract.t16 = trunc i48 %26 to i32, !dbg !4925
  br label %codasip_ldst___read__.exit.i.i, !dbg !4925

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4926
  %idxprom22.i.i.i = trunc i64 %27 to i32, !dbg !4927
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !4927
  %28 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !4927
  %extract.t15 = trunc i56 %28 to i32, !dbg !4928
  br label %codasip_ldst___read__.exit.i.i, !dbg !4928

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4929
  %idxprom26.i.i.i = trunc i64 %29 to i32, !dbg !4930
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !4930
  %30 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !4930
  %extract.t14 = trunc i64 %30 to i32, !dbg !4931
  br label %codasip_ldst___read__.exit.i.i, !dbg !4931

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4932
  %idxprom30.i.i.i = trunc i64 %31 to i32, !dbg !4933
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !4933
  %32 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !4933
  %extract.t13 = trunc i72 %32 to i32, !dbg !4934
  br label %codasip_ldst___read__.exit.i.i, !dbg !4934

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4935
  %idxprom34.i.i.i = trunc i64 %33 to i32, !dbg !4936
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !4936
  %34 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !4936
  %extract.t12 = trunc i80 %34 to i32, !dbg !4937
  br label %codasip_ldst___read__.exit.i.i, !dbg !4937

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4938
  %idxprom38.i.i.i = trunc i64 %35 to i32, !dbg !4939
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !4939
  %36 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !4939
  %extract.t11 = trunc i88 %36 to i32, !dbg !4940
  br label %codasip_ldst___read__.exit.i.i, !dbg !4940

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4941
  %idxprom42.i.i.i = trunc i64 %37 to i32, !dbg !4942
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !4942
  %38 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !4942
  %extract.t10 = trunc i96 %38 to i32, !dbg !4943
  br label %codasip_ldst___read__.exit.i.i, !dbg !4943

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4944
  %idxprom46.i.i.i = trunc i64 %39 to i32, !dbg !4945
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !4945
  %40 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !4945
  %extract.t9 = trunc i104 %40 to i32, !dbg !4946
  br label %codasip_ldst___read__.exit.i.i, !dbg !4946

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4947
  %idxprom50.i.i.i = trunc i64 %41 to i32, !dbg !4948
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !4948
  %42 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !4948
  %extract.t8 = trunc i112 %42 to i32, !dbg !4949
  br label %codasip_ldst___read__.exit.i.i, !dbg !4949

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4950
  %idxprom54.i.i.i = trunc i64 %43 to i32, !dbg !4951
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !4951
  %44 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !4951
  %extract.t7 = trunc i120 %44 to i32, !dbg !4952
  br label %codasip_ldst___read__.exit.i.i, !dbg !4952

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !4953
  %idxprom58.i.i.i = trunc i64 %45 to i32, !dbg !4954
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !4954
  %46 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !4954
  %extract.t6 = trunc i128 %46 to i32, !dbg !4955
  br label %codasip_ldst___read__.exit.i.i, !dbg !4955

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !4956
  br label %codasip_ldst___read__.exit.i.i, !dbg !4957

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge4.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t6, %sw.bb57.i.i.i ], [ %extract.t7, %sw.bb53.i.i.i ], [ %extract.t8, %sw.bb49.i.i.i ], [ %extract.t9, %sw.bb45.i.i.i ], [ %extract.t10, %sw.bb41.i.i.i ], [ %extract.t11, %sw.bb37.i.i.i ], [ %extract.t12, %sw.bb33.i.i.i ], [ %extract.t13, %sw.bb29.i.i.i ], [ %extract.t14, %sw.bb25.i.i.i ], [ %extract.t15, %sw.bb21.i.i.i ], [ %extract.t16, %sw.bb17.i.i.i ], [ %extract.t17, %sw.bb13.i.i.i ], [ %22, %sw.bb9.i.i.i ], [ %extract.t19, %sw.bb5.i.i.i ], [ %extract.t20, %sw.bb1.i.i.i ]
  %47 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !4958
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %47), !dbg !4958
  store i32 %storemerge4.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4959
  %48 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !4960
  switch i32 %48, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !4961

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %49 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4962
  %sext21 = shl i32 %49, 24, !dbg !4963
  %conv6.i.i = ashr exact i32 %sext21, 24, !dbg !4963
  br label %MI4load.exit.i, !dbg !4964

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %50 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4965
  %sext = shl i32 %50, 16, !dbg !4966
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !4966
  br label %MI4load.exit.i, !dbg !4967

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %51 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !4968
  br label %MI4load.exit.i, !dbg !4969

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !4970

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge5 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %51, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %52 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !4971
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !4971
  %53 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !4971
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !4971
  %54 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !4971
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !4971
  %55 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !4972
  %conv3.i = trunc i32 %55 to i5, !dbg !4972
  %56 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %56)
  %57 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %57)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %55, 31, !dbg !4973
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !4975
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !4976

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %58 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !4977
  %59 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !4978
  %idxprom.i3.i = zext i5 %59 to i32, !dbg !4979
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !4979
  store volatile i32 %58, i32* %arrayidx.i4.i, align 4, !dbg !4980
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !4981

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %60 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4982
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %60), !dbg !4982
  %61 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !4982
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %61), !dbg !4982
  %62 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !4983
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !4983
  %63 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !4983
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %63), !dbg !4983
  %64 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !4983
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %64), !dbg !4983
  ret void, !dbg !4984
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lhu__x_0__simm12__x_0__() #2 !dbg !4985 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !4986
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !4987
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 643, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !4990
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !4992

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !4994

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %3 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !4995
  %conv1.i = sext i12 %3 to i32, !dbg !4996
  %4 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !4997
  %5 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  store i32 %4, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %conv1.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %4, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !4998

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5000

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5001

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5002

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5003

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %8 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !5004
  %conv.i6.i = zext i32 %8 to i64, !dbg !5004
  %9 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %9)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !5005

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %10 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5007
  %idxprom.i.i.i = trunc i64 %10 to i32, !dbg !5008
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !5008
  %11 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !5008
  %extract.t = zext i8 %11 to i32, !dbg !5009
  br label %codasip_ldst___read__.exit.i.i, !dbg !5009

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %12 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5010
  %idxprom2.i.i.i = trunc i64 %12 to i32, !dbg !5011
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !5011
  %13 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !5011
  %extract.t18 = zext i16 %13 to i32, !dbg !5012
  br label %codasip_ldst___read__.exit.i.i, !dbg !5012

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5013
  %idxprom6.i.i.i = trunc i64 %14 to i32, !dbg !5014
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !5014
  %15 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !5014
  %extract.t17 = zext i24 %15 to i32, !dbg !5015
  br label %codasip_ldst___read__.exit.i.i, !dbg !5015

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5016
  %idxprom10.i.i.i = trunc i64 %16 to i32, !dbg !5017
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !5017
  %17 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !5017
  br label %codasip_ldst___read__.exit.i.i, !dbg !5018

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5019
  %idxprom14.i.i.i = trunc i64 %18 to i32, !dbg !5020
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !5020
  %19 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !5020
  %extract.t15 = trunc i40 %19 to i32, !dbg !5021
  br label %codasip_ldst___read__.exit.i.i, !dbg !5021

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5022
  %idxprom18.i.i.i = trunc i64 %20 to i32, !dbg !5023
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !5023
  %21 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !5023
  %extract.t14 = trunc i48 %21 to i32, !dbg !5024
  br label %codasip_ldst___read__.exit.i.i, !dbg !5024

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5025
  %idxprom22.i.i.i = trunc i64 %22 to i32, !dbg !5026
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !5026
  %23 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !5026
  %extract.t13 = trunc i56 %23 to i32, !dbg !5027
  br label %codasip_ldst___read__.exit.i.i, !dbg !5027

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5028
  %idxprom26.i.i.i = trunc i64 %24 to i32, !dbg !5029
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !5029
  %25 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !5029
  %extract.t12 = trunc i64 %25 to i32, !dbg !5030
  br label %codasip_ldst___read__.exit.i.i, !dbg !5030

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5031
  %idxprom30.i.i.i = trunc i64 %26 to i32, !dbg !5032
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !5032
  %27 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !5032
  %extract.t11 = trunc i72 %27 to i32, !dbg !5033
  br label %codasip_ldst___read__.exit.i.i, !dbg !5033

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5034
  %idxprom34.i.i.i = trunc i64 %28 to i32, !dbg !5035
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !5035
  %29 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !5035
  %extract.t10 = trunc i80 %29 to i32, !dbg !5036
  br label %codasip_ldst___read__.exit.i.i, !dbg !5036

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5037
  %idxprom38.i.i.i = trunc i64 %30 to i32, !dbg !5038
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !5038
  %31 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !5038
  %extract.t9 = trunc i88 %31 to i32, !dbg !5039
  br label %codasip_ldst___read__.exit.i.i, !dbg !5039

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5040
  %idxprom42.i.i.i = trunc i64 %32 to i32, !dbg !5041
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !5041
  %33 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !5041
  %extract.t8 = trunc i96 %33 to i32, !dbg !5042
  br label %codasip_ldst___read__.exit.i.i, !dbg !5042

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5043
  %idxprom46.i.i.i = trunc i64 %34 to i32, !dbg !5044
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !5044
  %35 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !5044
  %extract.t7 = trunc i104 %35 to i32, !dbg !5045
  br label %codasip_ldst___read__.exit.i.i, !dbg !5045

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5046
  %idxprom50.i.i.i = trunc i64 %36 to i32, !dbg !5047
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !5047
  %37 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !5047
  %extract.t6 = trunc i112 %37 to i32, !dbg !5048
  br label %codasip_ldst___read__.exit.i.i, !dbg !5048

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5049
  %idxprom54.i.i.i = trunc i64 %38 to i32, !dbg !5050
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !5050
  %39 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !5050
  %extract.t5 = trunc i120 %39 to i32, !dbg !5051
  br label %codasip_ldst___read__.exit.i.i, !dbg !5051

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5052
  %idxprom58.i.i.i = trunc i64 %40 to i32, !dbg !5053
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !5053
  %41 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !5053
  %extract.t4 = trunc i128 %41 to i32, !dbg !5054
  br label %codasip_ldst___read__.exit.i.i, !dbg !5054

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !5055
  br label %codasip_ldst___read__.exit.i.i, !dbg !5056

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %17, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %42 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !5057
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %42), !dbg !5057
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5058
  %43 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !5059
  switch i32 %43, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !5060

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %44 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5061
  %sext19 = shl i32 %44, 24, !dbg !5062
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !5062
  br label %MI4load.exit.i, !dbg !5063

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %45 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5064
  %sext = shl i32 %45, 16, !dbg !5065
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !5065
  br label %MI4load.exit.i, !dbg !5066

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %46 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5067
  br label %MI4load.exit.i, !dbg !5068

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !5069

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %46, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %47 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !5070
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !5070
  %48 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !5070
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %48), !dbg !5070
  %49 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !5070
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %49), !dbg !5070
  %50 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !5071
  %conv3.i = trunc i32 %50 to i5, !dbg !5071
  %51 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %51)
  %52 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %52)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %50, 31, !dbg !5072
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !5074
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !5075

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %53 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5076
  %54 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5077
  %idxprom.i3.i = zext i5 %54 to i32, !dbg !5078
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !5078
  store volatile i32 %53, i32* %arrayidx.i4.i, align 4, !dbg !5079
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !5080

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5081
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !5081
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5081
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %56), !dbg !5081
  %57 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !5082
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !5082
  %58 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !5082
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !5082
  %59 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !5082
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %59), !dbg !5082
  ret void, !dbg !5083
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lhu__x_0__simm12__xpr_general__() #2 !dbg !5084 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !5085
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !5086
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !5089
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !5090
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 643, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !5092
  %conv.i = trunc i32 %call.i to i5, !dbg !5094
  %3 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %3)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !5095
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !5097
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !5098

if.then.i.i:                                      ; preds = %entry
  %4 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !5099
  %idxprom.i.i = zext i5 %4 to i32, !dbg !5100
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !5100
  %5 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !5100
  br label %MI11rf_xpr_read.exit.i, !dbg !5101

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %5, %if.then.i.i ], [ 0, %if.else.i.i ]
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !5102
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %6), !dbg !5102
  %7 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !5103
  %conv1.i = sext i12 %7 to i32, !dbg !5104
  %add.i = add i32 %storemerge, %conv1.i, !dbg !5105
  %8 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !5106
  %9 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  %10 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %10)
  %11 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %11)
  store i32 %8, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %add.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %8, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !5107

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5109

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5110

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5111

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5112

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %12 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !5113
  %conv.i6.i = zext i32 %12 to i64, !dbg !5113
  %13 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %13)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !5114

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5116
  %idxprom.i.i.i = trunc i64 %14 to i32, !dbg !5117
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !5117
  %15 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !5117
  %extract.t = zext i8 %15 to i32, !dbg !5118
  br label %codasip_ldst___read__.exit.i.i, !dbg !5118

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5119
  %idxprom2.i.i.i = trunc i64 %16 to i32, !dbg !5120
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !5120
  %17 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !5120
  %extract.t18 = zext i16 %17 to i32, !dbg !5121
  br label %codasip_ldst___read__.exit.i.i, !dbg !5121

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5122
  %idxprom6.i.i.i = trunc i64 %18 to i32, !dbg !5123
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !5123
  %19 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !5123
  %extract.t17 = zext i24 %19 to i32, !dbg !5124
  br label %codasip_ldst___read__.exit.i.i, !dbg !5124

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5125
  %idxprom10.i.i.i = trunc i64 %20 to i32, !dbg !5126
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !5126
  %21 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !5126
  br label %codasip_ldst___read__.exit.i.i, !dbg !5127

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5128
  %idxprom14.i.i.i = trunc i64 %22 to i32, !dbg !5129
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !5129
  %23 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !5129
  %extract.t15 = trunc i40 %23 to i32, !dbg !5130
  br label %codasip_ldst___read__.exit.i.i, !dbg !5130

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5131
  %idxprom18.i.i.i = trunc i64 %24 to i32, !dbg !5132
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !5132
  %25 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !5132
  %extract.t14 = trunc i48 %25 to i32, !dbg !5133
  br label %codasip_ldst___read__.exit.i.i, !dbg !5133

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5134
  %idxprom22.i.i.i = trunc i64 %26 to i32, !dbg !5135
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !5135
  %27 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !5135
  %extract.t13 = trunc i56 %27 to i32, !dbg !5136
  br label %codasip_ldst___read__.exit.i.i, !dbg !5136

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5137
  %idxprom26.i.i.i = trunc i64 %28 to i32, !dbg !5138
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !5138
  %29 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !5138
  %extract.t12 = trunc i64 %29 to i32, !dbg !5139
  br label %codasip_ldst___read__.exit.i.i, !dbg !5139

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5140
  %idxprom30.i.i.i = trunc i64 %30 to i32, !dbg !5141
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !5141
  %31 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !5141
  %extract.t11 = trunc i72 %31 to i32, !dbg !5142
  br label %codasip_ldst___read__.exit.i.i, !dbg !5142

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5143
  %idxprom34.i.i.i = trunc i64 %32 to i32, !dbg !5144
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !5144
  %33 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !5144
  %extract.t10 = trunc i80 %33 to i32, !dbg !5145
  br label %codasip_ldst___read__.exit.i.i, !dbg !5145

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5146
  %idxprom38.i.i.i = trunc i64 %34 to i32, !dbg !5147
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !5147
  %35 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !5147
  %extract.t9 = trunc i88 %35 to i32, !dbg !5148
  br label %codasip_ldst___read__.exit.i.i, !dbg !5148

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5149
  %idxprom42.i.i.i = trunc i64 %36 to i32, !dbg !5150
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !5150
  %37 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !5150
  %extract.t8 = trunc i96 %37 to i32, !dbg !5151
  br label %codasip_ldst___read__.exit.i.i, !dbg !5151

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5152
  %idxprom46.i.i.i = trunc i64 %38 to i32, !dbg !5153
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !5153
  %39 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !5153
  %extract.t7 = trunc i104 %39 to i32, !dbg !5154
  br label %codasip_ldst___read__.exit.i.i, !dbg !5154

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5155
  %idxprom50.i.i.i = trunc i64 %40 to i32, !dbg !5156
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !5156
  %41 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !5156
  %extract.t6 = trunc i112 %41 to i32, !dbg !5157
  br label %codasip_ldst___read__.exit.i.i, !dbg !5157

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5158
  %idxprom54.i.i.i = trunc i64 %42 to i32, !dbg !5159
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !5159
  %43 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !5159
  %extract.t5 = trunc i120 %43 to i32, !dbg !5160
  br label %codasip_ldst___read__.exit.i.i, !dbg !5160

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5161
  %idxprom58.i.i.i = trunc i64 %44 to i32, !dbg !5162
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !5162
  %45 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !5162
  %extract.t4 = trunc i128 %45 to i32, !dbg !5163
  br label %codasip_ldst___read__.exit.i.i, !dbg !5163

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !5164
  br label %codasip_ldst___read__.exit.i.i, !dbg !5165

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %21, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %46 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !5166
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %46), !dbg !5166
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5167
  %47 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !5168
  switch i32 %47, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !5169

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %48 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5170
  %sext19 = shl i32 %48, 24, !dbg !5171
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !5171
  br label %MI4load.exit.i, !dbg !5172

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %49 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5173
  %sext = shl i32 %49, 16, !dbg !5174
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !5174
  br label %MI4load.exit.i, !dbg !5175

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %50 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5176
  br label %MI4load.exit.i, !dbg !5177

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !5178

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %50, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %51 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !5179
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %51), !dbg !5179
  %52 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !5179
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !5179
  %53 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !5179
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !5179
  %54 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !5180
  %conv3.i = trunc i32 %54 to i5, !dbg !5180
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %55)
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %56)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %54, 31, !dbg !5181
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !5183
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !5184

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %57 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5185
  %58 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5186
  %idxprom.i3.i = zext i5 %58 to i32, !dbg !5187
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !5187
  store volatile i32 %57, i32* %arrayidx.i4.i, align 4, !dbg !5188
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !5189

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %59 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5190
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !5190
  %60 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5190
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %60), !dbg !5190
  %61 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !5191
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %61), !dbg !5191
  %62 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !5191
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !5191
  %63 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !5191
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %63), !dbg !5191
  ret void, !dbg !5192
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lhu__xpr_general__simm12__x_0__() #2 !dbg !5193 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !5194
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !5195
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !5197
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !5198
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 643, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !5201
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !5203

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !5205

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %3 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !5206
  %conv1.i = sext i12 %3 to i32, !dbg !5207
  %4 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !5208
  %5 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  store i32 %4, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %conv1.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %4, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !5209

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5211

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5212

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5213

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5214

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %8 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !5215
  %conv.i6.i = zext i32 %8 to i64, !dbg !5215
  %9 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %9)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !5216

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %10 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5218
  %idxprom.i.i.i = trunc i64 %10 to i32, !dbg !5219
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !5219
  %11 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !5219
  %extract.t = zext i8 %11 to i32, !dbg !5220
  br label %codasip_ldst___read__.exit.i.i, !dbg !5220

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %12 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5221
  %idxprom2.i.i.i = trunc i64 %12 to i32, !dbg !5222
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !5222
  %13 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !5222
  %extract.t18 = zext i16 %13 to i32, !dbg !5223
  br label %codasip_ldst___read__.exit.i.i, !dbg !5223

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5224
  %idxprom6.i.i.i = trunc i64 %14 to i32, !dbg !5225
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !5225
  %15 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !5225
  %extract.t17 = zext i24 %15 to i32, !dbg !5226
  br label %codasip_ldst___read__.exit.i.i, !dbg !5226

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5227
  %idxprom10.i.i.i = trunc i64 %16 to i32, !dbg !5228
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !5228
  %17 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !5228
  br label %codasip_ldst___read__.exit.i.i, !dbg !5229

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5230
  %idxprom14.i.i.i = trunc i64 %18 to i32, !dbg !5231
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !5231
  %19 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !5231
  %extract.t15 = trunc i40 %19 to i32, !dbg !5232
  br label %codasip_ldst___read__.exit.i.i, !dbg !5232

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5233
  %idxprom18.i.i.i = trunc i64 %20 to i32, !dbg !5234
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !5234
  %21 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !5234
  %extract.t14 = trunc i48 %21 to i32, !dbg !5235
  br label %codasip_ldst___read__.exit.i.i, !dbg !5235

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5236
  %idxprom22.i.i.i = trunc i64 %22 to i32, !dbg !5237
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !5237
  %23 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !5237
  %extract.t13 = trunc i56 %23 to i32, !dbg !5238
  br label %codasip_ldst___read__.exit.i.i, !dbg !5238

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5239
  %idxprom26.i.i.i = trunc i64 %24 to i32, !dbg !5240
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !5240
  %25 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !5240
  %extract.t12 = trunc i64 %25 to i32, !dbg !5241
  br label %codasip_ldst___read__.exit.i.i, !dbg !5241

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5242
  %idxprom30.i.i.i = trunc i64 %26 to i32, !dbg !5243
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !5243
  %27 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !5243
  %extract.t11 = trunc i72 %27 to i32, !dbg !5244
  br label %codasip_ldst___read__.exit.i.i, !dbg !5244

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5245
  %idxprom34.i.i.i = trunc i64 %28 to i32, !dbg !5246
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !5246
  %29 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !5246
  %extract.t10 = trunc i80 %29 to i32, !dbg !5247
  br label %codasip_ldst___read__.exit.i.i, !dbg !5247

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5248
  %idxprom38.i.i.i = trunc i64 %30 to i32, !dbg !5249
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !5249
  %31 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !5249
  %extract.t9 = trunc i88 %31 to i32, !dbg !5250
  br label %codasip_ldst___read__.exit.i.i, !dbg !5250

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5251
  %idxprom42.i.i.i = trunc i64 %32 to i32, !dbg !5252
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !5252
  %33 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !5252
  %extract.t8 = trunc i96 %33 to i32, !dbg !5253
  br label %codasip_ldst___read__.exit.i.i, !dbg !5253

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5254
  %idxprom46.i.i.i = trunc i64 %34 to i32, !dbg !5255
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !5255
  %35 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !5255
  %extract.t7 = trunc i104 %35 to i32, !dbg !5256
  br label %codasip_ldst___read__.exit.i.i, !dbg !5256

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5257
  %idxprom50.i.i.i = trunc i64 %36 to i32, !dbg !5258
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !5258
  %37 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !5258
  %extract.t6 = trunc i112 %37 to i32, !dbg !5259
  br label %codasip_ldst___read__.exit.i.i, !dbg !5259

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5260
  %idxprom54.i.i.i = trunc i64 %38 to i32, !dbg !5261
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !5261
  %39 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !5261
  %extract.t5 = trunc i120 %39 to i32, !dbg !5262
  br label %codasip_ldst___read__.exit.i.i, !dbg !5262

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5263
  %idxprom58.i.i.i = trunc i64 %40 to i32, !dbg !5264
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !5264
  %41 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !5264
  %extract.t4 = trunc i128 %41 to i32, !dbg !5265
  br label %codasip_ldst___read__.exit.i.i, !dbg !5265

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !5266
  br label %codasip_ldst___read__.exit.i.i, !dbg !5267

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %17, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %42 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !5268
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %42), !dbg !5268
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5269
  %43 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !5270
  switch i32 %43, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !5271

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %44 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5272
  %sext19 = shl i32 %44, 24, !dbg !5273
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !5273
  br label %MI4load.exit.i, !dbg !5274

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %45 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5275
  %sext = shl i32 %45, 16, !dbg !5276
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !5276
  br label %MI4load.exit.i, !dbg !5277

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %46 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5278
  br label %MI4load.exit.i, !dbg !5279

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !5280

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %46, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %47 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !5281
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !5281
  %48 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !5281
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %48), !dbg !5281
  %49 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !5281
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %49), !dbg !5281
  %50 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !5282
  %conv3.i = trunc i32 %50 to i5, !dbg !5282
  %51 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %51)
  %52 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %52)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %50, 31, !dbg !5283
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !5285
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !5286

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %53 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5287
  %54 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5288
  %idxprom.i3.i = zext i5 %54 to i32, !dbg !5289
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !5289
  store volatile i32 %53, i32* %arrayidx.i4.i, align 4, !dbg !5290
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !5291

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5292
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !5292
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5292
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %56), !dbg !5292
  %57 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !5293
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !5293
  %58 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !5293
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !5293
  %59 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !5293
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %59), !dbg !5293
  ret void, !dbg !5294
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lhu__xpr_general__simm12__xpr_general__() #2 !dbg !5295 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %opc = alloca i32, align 4
  store i32 643, i32* %opc, align 4, !dbg !5296
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !5297
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !5298
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !5300
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !5301
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !5304
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !5305
  %0 = load i32, i32* %opc, align 4, !dbg !5307
  %1 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  store i32 %0, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !5308
  %conv.i = trunc i32 %call.i2 to i5, !dbg !5310
  %4 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !5311
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !5313
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !5314

if.then.i.i:                                      ; preds = %entry
  %5 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !5315
  %idxprom.i.i = zext i5 %5 to i32, !dbg !5316
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !5316
  %6 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !5316
  br label %MI11rf_xpr_read.exit.i, !dbg !5317

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %6, %if.then.i.i ], [ 0, %if.else.i.i ]
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !5318
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %7), !dbg !5318
  %8 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !5319
  %conv1.i = sext i12 %8 to i32, !dbg !5320
  %add.i = add i32 %storemerge, %conv1.i, !dbg !5321
  %9 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !5322
  %10 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %10)
  %11 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %11)
  %12 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  store i32 %9, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %add.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %9, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !5323

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5325

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5326

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5327

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5328

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge3 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %13 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !5329
  %conv.i6.i = zext i32 %13 to i64, !dbg !5329
  %14 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %14)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge3, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !5330

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %15 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5332
  %idxprom.i.i.i = trunc i64 %15 to i32, !dbg !5333
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !5333
  %16 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !5333
  %extract.t = zext i8 %16 to i32, !dbg !5334
  br label %codasip_ldst___read__.exit.i.i, !dbg !5334

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %17 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5335
  %idxprom2.i.i.i = trunc i64 %17 to i32, !dbg !5336
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !5336
  %18 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !5336
  %extract.t20 = zext i16 %18 to i32, !dbg !5337
  br label %codasip_ldst___read__.exit.i.i, !dbg !5337

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5338
  %idxprom6.i.i.i = trunc i64 %19 to i32, !dbg !5339
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !5339
  %20 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !5339
  %extract.t19 = zext i24 %20 to i32, !dbg !5340
  br label %codasip_ldst___read__.exit.i.i, !dbg !5340

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5341
  %idxprom10.i.i.i = trunc i64 %21 to i32, !dbg !5342
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !5342
  %22 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !5342
  br label %codasip_ldst___read__.exit.i.i, !dbg !5343

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5344
  %idxprom14.i.i.i = trunc i64 %23 to i32, !dbg !5345
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !5345
  %24 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !5345
  %extract.t17 = trunc i40 %24 to i32, !dbg !5346
  br label %codasip_ldst___read__.exit.i.i, !dbg !5346

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5347
  %idxprom18.i.i.i = trunc i64 %25 to i32, !dbg !5348
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !5348
  %26 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !5348
  %extract.t16 = trunc i48 %26 to i32, !dbg !5349
  br label %codasip_ldst___read__.exit.i.i, !dbg !5349

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5350
  %idxprom22.i.i.i = trunc i64 %27 to i32, !dbg !5351
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !5351
  %28 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !5351
  %extract.t15 = trunc i56 %28 to i32, !dbg !5352
  br label %codasip_ldst___read__.exit.i.i, !dbg !5352

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5353
  %idxprom26.i.i.i = trunc i64 %29 to i32, !dbg !5354
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !5354
  %30 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !5354
  %extract.t14 = trunc i64 %30 to i32, !dbg !5355
  br label %codasip_ldst___read__.exit.i.i, !dbg !5355

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5356
  %idxprom30.i.i.i = trunc i64 %31 to i32, !dbg !5357
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !5357
  %32 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !5357
  %extract.t13 = trunc i72 %32 to i32, !dbg !5358
  br label %codasip_ldst___read__.exit.i.i, !dbg !5358

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5359
  %idxprom34.i.i.i = trunc i64 %33 to i32, !dbg !5360
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !5360
  %34 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !5360
  %extract.t12 = trunc i80 %34 to i32, !dbg !5361
  br label %codasip_ldst___read__.exit.i.i, !dbg !5361

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5362
  %idxprom38.i.i.i = trunc i64 %35 to i32, !dbg !5363
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !5363
  %36 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !5363
  %extract.t11 = trunc i88 %36 to i32, !dbg !5364
  br label %codasip_ldst___read__.exit.i.i, !dbg !5364

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5365
  %idxprom42.i.i.i = trunc i64 %37 to i32, !dbg !5366
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !5366
  %38 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !5366
  %extract.t10 = trunc i96 %38 to i32, !dbg !5367
  br label %codasip_ldst___read__.exit.i.i, !dbg !5367

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5368
  %idxprom46.i.i.i = trunc i64 %39 to i32, !dbg !5369
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !5369
  %40 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !5369
  %extract.t9 = trunc i104 %40 to i32, !dbg !5370
  br label %codasip_ldst___read__.exit.i.i, !dbg !5370

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5371
  %idxprom50.i.i.i = trunc i64 %41 to i32, !dbg !5372
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !5372
  %42 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !5372
  %extract.t8 = trunc i112 %42 to i32, !dbg !5373
  br label %codasip_ldst___read__.exit.i.i, !dbg !5373

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5374
  %idxprom54.i.i.i = trunc i64 %43 to i32, !dbg !5375
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !5375
  %44 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !5375
  %extract.t7 = trunc i120 %44 to i32, !dbg !5376
  br label %codasip_ldst___read__.exit.i.i, !dbg !5376

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5377
  %idxprom58.i.i.i = trunc i64 %45 to i32, !dbg !5378
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !5378
  %46 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !5378
  %extract.t6 = trunc i128 %46 to i32, !dbg !5379
  br label %codasip_ldst___read__.exit.i.i, !dbg !5379

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !5380
  br label %codasip_ldst___read__.exit.i.i, !dbg !5381

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge4.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t6, %sw.bb57.i.i.i ], [ %extract.t7, %sw.bb53.i.i.i ], [ %extract.t8, %sw.bb49.i.i.i ], [ %extract.t9, %sw.bb45.i.i.i ], [ %extract.t10, %sw.bb41.i.i.i ], [ %extract.t11, %sw.bb37.i.i.i ], [ %extract.t12, %sw.bb33.i.i.i ], [ %extract.t13, %sw.bb29.i.i.i ], [ %extract.t14, %sw.bb25.i.i.i ], [ %extract.t15, %sw.bb21.i.i.i ], [ %extract.t16, %sw.bb17.i.i.i ], [ %extract.t17, %sw.bb13.i.i.i ], [ %22, %sw.bb9.i.i.i ], [ %extract.t19, %sw.bb5.i.i.i ], [ %extract.t20, %sw.bb1.i.i.i ]
  %47 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !5382
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %47), !dbg !5382
  store i32 %storemerge4.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5383
  %48 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !5384
  switch i32 %48, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !5385

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %49 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5386
  %sext21 = shl i32 %49, 24, !dbg !5387
  %conv6.i.i = ashr exact i32 %sext21, 24, !dbg !5387
  br label %MI4load.exit.i, !dbg !5388

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %50 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5389
  %sext = shl i32 %50, 16, !dbg !5390
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !5390
  br label %MI4load.exit.i, !dbg !5391

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %51 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5392
  br label %MI4load.exit.i, !dbg !5393

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !5394

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge5 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %51, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %52 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !5395
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !5395
  %53 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !5395
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !5395
  %54 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !5395
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !5395
  %55 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !5396
  %conv3.i = trunc i32 %55 to i5, !dbg !5396
  %56 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %56)
  %57 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %57)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %55, 31, !dbg !5397
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !5399
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !5400

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %58 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5401
  %59 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5402
  %idxprom.i3.i = zext i5 %59 to i32, !dbg !5403
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !5403
  store volatile i32 %58, i32* %arrayidx.i4.i, align 4, !dbg !5404
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !5405

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %60 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5406
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %60), !dbg !5406
  %61 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5406
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %61), !dbg !5406
  %62 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !5407
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !5407
  %63 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !5407
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %63), !dbg !5407
  %64 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !5407
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %64), !dbg !5407
  ret void, !dbg !5408
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lw__x_0__simm12__x_0__() #2 !dbg !5409 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !5410
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !5411
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 259, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !5414
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !5416

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !5418

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %3 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !5419
  %conv1.i = sext i12 %3 to i32, !dbg !5420
  %4 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !5421
  %5 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  store i32 %4, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %conv1.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %4, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !5422

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5424

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5425

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5426

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5427

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %8 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !5428
  %conv.i6.i = zext i32 %8 to i64, !dbg !5428
  %9 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %9)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !5429

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %10 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5431
  %idxprom.i.i.i = trunc i64 %10 to i32, !dbg !5432
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !5432
  %11 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !5432
  %extract.t = zext i8 %11 to i32, !dbg !5433
  br label %codasip_ldst___read__.exit.i.i, !dbg !5433

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %12 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5434
  %idxprom2.i.i.i = trunc i64 %12 to i32, !dbg !5435
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !5435
  %13 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !5435
  %extract.t18 = zext i16 %13 to i32, !dbg !5436
  br label %codasip_ldst___read__.exit.i.i, !dbg !5436

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5437
  %idxprom6.i.i.i = trunc i64 %14 to i32, !dbg !5438
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !5438
  %15 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !5438
  %extract.t17 = zext i24 %15 to i32, !dbg !5439
  br label %codasip_ldst___read__.exit.i.i, !dbg !5439

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5440
  %idxprom10.i.i.i = trunc i64 %16 to i32, !dbg !5441
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !5441
  %17 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !5441
  br label %codasip_ldst___read__.exit.i.i, !dbg !5442

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5443
  %idxprom14.i.i.i = trunc i64 %18 to i32, !dbg !5444
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !5444
  %19 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !5444
  %extract.t15 = trunc i40 %19 to i32, !dbg !5445
  br label %codasip_ldst___read__.exit.i.i, !dbg !5445

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5446
  %idxprom18.i.i.i = trunc i64 %20 to i32, !dbg !5447
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !5447
  %21 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !5447
  %extract.t14 = trunc i48 %21 to i32, !dbg !5448
  br label %codasip_ldst___read__.exit.i.i, !dbg !5448

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5449
  %idxprom22.i.i.i = trunc i64 %22 to i32, !dbg !5450
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !5450
  %23 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !5450
  %extract.t13 = trunc i56 %23 to i32, !dbg !5451
  br label %codasip_ldst___read__.exit.i.i, !dbg !5451

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5452
  %idxprom26.i.i.i = trunc i64 %24 to i32, !dbg !5453
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !5453
  %25 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !5453
  %extract.t12 = trunc i64 %25 to i32, !dbg !5454
  br label %codasip_ldst___read__.exit.i.i, !dbg !5454

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5455
  %idxprom30.i.i.i = trunc i64 %26 to i32, !dbg !5456
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !5456
  %27 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !5456
  %extract.t11 = trunc i72 %27 to i32, !dbg !5457
  br label %codasip_ldst___read__.exit.i.i, !dbg !5457

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5458
  %idxprom34.i.i.i = trunc i64 %28 to i32, !dbg !5459
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !5459
  %29 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !5459
  %extract.t10 = trunc i80 %29 to i32, !dbg !5460
  br label %codasip_ldst___read__.exit.i.i, !dbg !5460

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5461
  %idxprom38.i.i.i = trunc i64 %30 to i32, !dbg !5462
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !5462
  %31 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !5462
  %extract.t9 = trunc i88 %31 to i32, !dbg !5463
  br label %codasip_ldst___read__.exit.i.i, !dbg !5463

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5464
  %idxprom42.i.i.i = trunc i64 %32 to i32, !dbg !5465
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !5465
  %33 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !5465
  %extract.t8 = trunc i96 %33 to i32, !dbg !5466
  br label %codasip_ldst___read__.exit.i.i, !dbg !5466

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5467
  %idxprom46.i.i.i = trunc i64 %34 to i32, !dbg !5468
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !5468
  %35 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !5468
  %extract.t7 = trunc i104 %35 to i32, !dbg !5469
  br label %codasip_ldst___read__.exit.i.i, !dbg !5469

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5470
  %idxprom50.i.i.i = trunc i64 %36 to i32, !dbg !5471
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !5471
  %37 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !5471
  %extract.t6 = trunc i112 %37 to i32, !dbg !5472
  br label %codasip_ldst___read__.exit.i.i, !dbg !5472

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5473
  %idxprom54.i.i.i = trunc i64 %38 to i32, !dbg !5474
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !5474
  %39 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !5474
  %extract.t5 = trunc i120 %39 to i32, !dbg !5475
  br label %codasip_ldst___read__.exit.i.i, !dbg !5475

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5476
  %idxprom58.i.i.i = trunc i64 %40 to i32, !dbg !5477
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !5477
  %41 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !5477
  %extract.t4 = trunc i128 %41 to i32, !dbg !5478
  br label %codasip_ldst___read__.exit.i.i, !dbg !5478

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !5479
  br label %codasip_ldst___read__.exit.i.i, !dbg !5480

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %17, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %42 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !5481
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %42), !dbg !5481
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5482
  %43 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !5483
  switch i32 %43, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !5484

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %44 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5485
  %sext19 = shl i32 %44, 24, !dbg !5486
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !5486
  br label %MI4load.exit.i, !dbg !5487

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %45 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5488
  %sext = shl i32 %45, 16, !dbg !5489
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !5489
  br label %MI4load.exit.i, !dbg !5490

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %46 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5491
  br label %MI4load.exit.i, !dbg !5492

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !5493

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %46, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %47 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !5494
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !5494
  %48 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !5494
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %48), !dbg !5494
  %49 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !5494
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %49), !dbg !5494
  %50 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !5495
  %conv3.i = trunc i32 %50 to i5, !dbg !5495
  %51 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %51)
  %52 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %52)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %50, 31, !dbg !5496
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !5498
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !5499

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %53 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5500
  %54 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5501
  %idxprom.i3.i = zext i5 %54 to i32, !dbg !5502
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !5502
  store volatile i32 %53, i32* %arrayidx.i4.i, align 4, !dbg !5503
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !5504

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5505
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !5505
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5505
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %56), !dbg !5505
  %57 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !5506
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !5506
  %58 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !5506
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !5506
  %59 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !5506
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %59), !dbg !5506
  ret void, !dbg !5507
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lw__x_0__simm12__xpr_general__() #2 !dbg !5508 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !5509
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !5510
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !5513
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !5514
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 259, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !5516
  %conv.i = trunc i32 %call.i to i5, !dbg !5518
  %3 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %3)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !5519
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !5521
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !5522

if.then.i.i:                                      ; preds = %entry
  %4 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !5523
  %idxprom.i.i = zext i5 %4 to i32, !dbg !5524
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !5524
  %5 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !5524
  br label %MI11rf_xpr_read.exit.i, !dbg !5525

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %5, %if.then.i.i ], [ 0, %if.else.i.i ]
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !5526
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %6), !dbg !5526
  %7 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !5527
  %conv1.i = sext i12 %7 to i32, !dbg !5528
  %add.i = add i32 %storemerge, %conv1.i, !dbg !5529
  %8 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !5530
  %9 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %9)
  %10 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %10)
  %11 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %11)
  store i32 %8, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %add.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %8, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !5531

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5533

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5534

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5535

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5536

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %12 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !5537
  %conv.i6.i = zext i32 %12 to i64, !dbg !5537
  %13 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %13)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !5538

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5540
  %idxprom.i.i.i = trunc i64 %14 to i32, !dbg !5541
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !5541
  %15 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !5541
  %extract.t = zext i8 %15 to i32, !dbg !5542
  br label %codasip_ldst___read__.exit.i.i, !dbg !5542

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5543
  %idxprom2.i.i.i = trunc i64 %16 to i32, !dbg !5544
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !5544
  %17 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !5544
  %extract.t18 = zext i16 %17 to i32, !dbg !5545
  br label %codasip_ldst___read__.exit.i.i, !dbg !5545

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5546
  %idxprom6.i.i.i = trunc i64 %18 to i32, !dbg !5547
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !5547
  %19 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !5547
  %extract.t17 = zext i24 %19 to i32, !dbg !5548
  br label %codasip_ldst___read__.exit.i.i, !dbg !5548

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5549
  %idxprom10.i.i.i = trunc i64 %20 to i32, !dbg !5550
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !5550
  %21 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !5550
  br label %codasip_ldst___read__.exit.i.i, !dbg !5551

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5552
  %idxprom14.i.i.i = trunc i64 %22 to i32, !dbg !5553
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !5553
  %23 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !5553
  %extract.t15 = trunc i40 %23 to i32, !dbg !5554
  br label %codasip_ldst___read__.exit.i.i, !dbg !5554

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5555
  %idxprom18.i.i.i = trunc i64 %24 to i32, !dbg !5556
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !5556
  %25 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !5556
  %extract.t14 = trunc i48 %25 to i32, !dbg !5557
  br label %codasip_ldst___read__.exit.i.i, !dbg !5557

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5558
  %idxprom22.i.i.i = trunc i64 %26 to i32, !dbg !5559
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !5559
  %27 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !5559
  %extract.t13 = trunc i56 %27 to i32, !dbg !5560
  br label %codasip_ldst___read__.exit.i.i, !dbg !5560

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5561
  %idxprom26.i.i.i = trunc i64 %28 to i32, !dbg !5562
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !5562
  %29 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !5562
  %extract.t12 = trunc i64 %29 to i32, !dbg !5563
  br label %codasip_ldst___read__.exit.i.i, !dbg !5563

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5564
  %idxprom30.i.i.i = trunc i64 %30 to i32, !dbg !5565
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !5565
  %31 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !5565
  %extract.t11 = trunc i72 %31 to i32, !dbg !5566
  br label %codasip_ldst___read__.exit.i.i, !dbg !5566

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5567
  %idxprom34.i.i.i = trunc i64 %32 to i32, !dbg !5568
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !5568
  %33 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !5568
  %extract.t10 = trunc i80 %33 to i32, !dbg !5569
  br label %codasip_ldst___read__.exit.i.i, !dbg !5569

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5570
  %idxprom38.i.i.i = trunc i64 %34 to i32, !dbg !5571
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !5571
  %35 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !5571
  %extract.t9 = trunc i88 %35 to i32, !dbg !5572
  br label %codasip_ldst___read__.exit.i.i, !dbg !5572

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5573
  %idxprom42.i.i.i = trunc i64 %36 to i32, !dbg !5574
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !5574
  %37 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !5574
  %extract.t8 = trunc i96 %37 to i32, !dbg !5575
  br label %codasip_ldst___read__.exit.i.i, !dbg !5575

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5576
  %idxprom46.i.i.i = trunc i64 %38 to i32, !dbg !5577
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !5577
  %39 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !5577
  %extract.t7 = trunc i104 %39 to i32, !dbg !5578
  br label %codasip_ldst___read__.exit.i.i, !dbg !5578

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5579
  %idxprom50.i.i.i = trunc i64 %40 to i32, !dbg !5580
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !5580
  %41 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !5580
  %extract.t6 = trunc i112 %41 to i32, !dbg !5581
  br label %codasip_ldst___read__.exit.i.i, !dbg !5581

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5582
  %idxprom54.i.i.i = trunc i64 %42 to i32, !dbg !5583
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !5583
  %43 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !5583
  %extract.t5 = trunc i120 %43 to i32, !dbg !5584
  br label %codasip_ldst___read__.exit.i.i, !dbg !5584

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5585
  %idxprom58.i.i.i = trunc i64 %44 to i32, !dbg !5586
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !5586
  %45 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !5586
  %extract.t4 = trunc i128 %45 to i32, !dbg !5587
  br label %codasip_ldst___read__.exit.i.i, !dbg !5587

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !5588
  br label %codasip_ldst___read__.exit.i.i, !dbg !5589

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %21, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %46 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !5590
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %46), !dbg !5590
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5591
  %47 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !5592
  switch i32 %47, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !5593

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %48 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5594
  %sext19 = shl i32 %48, 24, !dbg !5595
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !5595
  br label %MI4load.exit.i, !dbg !5596

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %49 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5597
  %sext = shl i32 %49, 16, !dbg !5598
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !5598
  br label %MI4load.exit.i, !dbg !5599

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %50 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5600
  br label %MI4load.exit.i, !dbg !5601

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !5602

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %50, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %51 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !5603
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %51), !dbg !5603
  %52 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !5603
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !5603
  %53 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !5603
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !5603
  %54 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !5604
  %conv3.i = trunc i32 %54 to i5, !dbg !5604
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %55)
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %56)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %54, 31, !dbg !5605
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !5607
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !5608

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %57 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5609
  %58 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5610
  %idxprom.i3.i = zext i5 %58 to i32, !dbg !5611
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !5611
  store volatile i32 %57, i32* %arrayidx.i4.i, align 4, !dbg !5612
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !5613

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %59 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !5614
  %60 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5614
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %60), !dbg !5614
  %61 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !5615
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %61), !dbg !5615
  %62 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !5615
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !5615
  %63 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !5615
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %63), !dbg !5615
  ret void, !dbg !5616
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lw__xpr_general__simm12__x_0__() #2 !dbg !5617 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !5618
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !5619
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !5621
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !5622
  %0 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  store i32 259, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !5625
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !5627

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !5629

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %3 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !5630
  %conv1.i = sext i12 %3 to i32, !dbg !5631
  %4 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !5632
  %5 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %6)
  %7 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %7)
  store i32 %4, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %conv1.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %4, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !5633

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5635

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5636

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5637

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5638

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge1 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %8 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !5639
  %conv.i6.i = zext i32 %8 to i64, !dbg !5639
  %9 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %9)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge1, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !5640

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %10 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5642
  %idxprom.i.i.i = trunc i64 %10 to i32, !dbg !5643
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !5643
  %11 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !5643
  %extract.t = zext i8 %11 to i32, !dbg !5644
  br label %codasip_ldst___read__.exit.i.i, !dbg !5644

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %12 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5645
  %idxprom2.i.i.i = trunc i64 %12 to i32, !dbg !5646
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !5646
  %13 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !5646
  %extract.t18 = zext i16 %13 to i32, !dbg !5647
  br label %codasip_ldst___read__.exit.i.i, !dbg !5647

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %14 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5648
  %idxprom6.i.i.i = trunc i64 %14 to i32, !dbg !5649
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !5649
  %15 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !5649
  %extract.t17 = zext i24 %15 to i32, !dbg !5650
  br label %codasip_ldst___read__.exit.i.i, !dbg !5650

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %16 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5651
  %idxprom10.i.i.i = trunc i64 %16 to i32, !dbg !5652
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !5652
  %17 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !5652
  br label %codasip_ldst___read__.exit.i.i, !dbg !5653

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %18 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5654
  %idxprom14.i.i.i = trunc i64 %18 to i32, !dbg !5655
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !5655
  %19 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !5655
  %extract.t15 = trunc i40 %19 to i32, !dbg !5656
  br label %codasip_ldst___read__.exit.i.i, !dbg !5656

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %20 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5657
  %idxprom18.i.i.i = trunc i64 %20 to i32, !dbg !5658
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !5658
  %21 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !5658
  %extract.t14 = trunc i48 %21 to i32, !dbg !5659
  br label %codasip_ldst___read__.exit.i.i, !dbg !5659

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %22 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5660
  %idxprom22.i.i.i = trunc i64 %22 to i32, !dbg !5661
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !5661
  %23 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !5661
  %extract.t13 = trunc i56 %23 to i32, !dbg !5662
  br label %codasip_ldst___read__.exit.i.i, !dbg !5662

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5663
  %idxprom26.i.i.i = trunc i64 %24 to i32, !dbg !5664
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !5664
  %25 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !5664
  %extract.t12 = trunc i64 %25 to i32, !dbg !5665
  br label %codasip_ldst___read__.exit.i.i, !dbg !5665

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5666
  %idxprom30.i.i.i = trunc i64 %26 to i32, !dbg !5667
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !5667
  %27 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !5667
  %extract.t11 = trunc i72 %27 to i32, !dbg !5668
  br label %codasip_ldst___read__.exit.i.i, !dbg !5668

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5669
  %idxprom34.i.i.i = trunc i64 %28 to i32, !dbg !5670
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !5670
  %29 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !5670
  %extract.t10 = trunc i80 %29 to i32, !dbg !5671
  br label %codasip_ldst___read__.exit.i.i, !dbg !5671

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5672
  %idxprom38.i.i.i = trunc i64 %30 to i32, !dbg !5673
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !5673
  %31 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !5673
  %extract.t9 = trunc i88 %31 to i32, !dbg !5674
  br label %codasip_ldst___read__.exit.i.i, !dbg !5674

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5675
  %idxprom42.i.i.i = trunc i64 %32 to i32, !dbg !5676
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !5676
  %33 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !5676
  %extract.t8 = trunc i96 %33 to i32, !dbg !5677
  br label %codasip_ldst___read__.exit.i.i, !dbg !5677

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5678
  %idxprom46.i.i.i = trunc i64 %34 to i32, !dbg !5679
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !5679
  %35 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !5679
  %extract.t7 = trunc i104 %35 to i32, !dbg !5680
  br label %codasip_ldst___read__.exit.i.i, !dbg !5680

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5681
  %idxprom50.i.i.i = trunc i64 %36 to i32, !dbg !5682
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !5682
  %37 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !5682
  %extract.t6 = trunc i112 %37 to i32, !dbg !5683
  br label %codasip_ldst___read__.exit.i.i, !dbg !5683

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5684
  %idxprom54.i.i.i = trunc i64 %38 to i32, !dbg !5685
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !5685
  %39 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !5685
  %extract.t5 = trunc i120 %39 to i32, !dbg !5686
  br label %codasip_ldst___read__.exit.i.i, !dbg !5686

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5687
  %idxprom58.i.i.i = trunc i64 %40 to i32, !dbg !5688
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !5688
  %41 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !5688
  %extract.t4 = trunc i128 %41 to i32, !dbg !5689
  br label %codasip_ldst___read__.exit.i.i, !dbg !5689

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !5690
  br label %codasip_ldst___read__.exit.i.i, !dbg !5691

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge2.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t4, %sw.bb57.i.i.i ], [ %extract.t5, %sw.bb53.i.i.i ], [ %extract.t6, %sw.bb49.i.i.i ], [ %extract.t7, %sw.bb45.i.i.i ], [ %extract.t8, %sw.bb41.i.i.i ], [ %extract.t9, %sw.bb37.i.i.i ], [ %extract.t10, %sw.bb33.i.i.i ], [ %extract.t11, %sw.bb29.i.i.i ], [ %extract.t12, %sw.bb25.i.i.i ], [ %extract.t13, %sw.bb21.i.i.i ], [ %extract.t14, %sw.bb17.i.i.i ], [ %extract.t15, %sw.bb13.i.i.i ], [ %17, %sw.bb9.i.i.i ], [ %extract.t17, %sw.bb5.i.i.i ], [ %extract.t18, %sw.bb1.i.i.i ]
  %42 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !5692
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %42), !dbg !5692
  store i32 %storemerge2.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5693
  %43 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !5694
  switch i32 %43, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !5695

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %44 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5696
  %sext19 = shl i32 %44, 24, !dbg !5697
  %conv6.i.i = ashr exact i32 %sext19, 24, !dbg !5697
  br label %MI4load.exit.i, !dbg !5698

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %45 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5699
  %sext = shl i32 %45, 16, !dbg !5700
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !5700
  br label %MI4load.exit.i, !dbg !5701

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %46 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5702
  br label %MI4load.exit.i, !dbg !5703

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !5704

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge3 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %46, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %47 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !5705
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !5705
  %48 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !5705
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %48), !dbg !5705
  %49 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !5705
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %49), !dbg !5705
  %50 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !5706
  %conv3.i = trunc i32 %50 to i5, !dbg !5706
  %51 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %51)
  %52 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %52)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %50, 31, !dbg !5707
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !5709
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !5710

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %53 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5711
  %54 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5712
  %idxprom.i3.i = zext i5 %54 to i32, !dbg !5713
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !5713
  store volatile i32 %53, i32* %arrayidx.i4.i, align 4, !dbg !5714
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !5715

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %55 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5716
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !5716
  %56 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5716
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %56), !dbg !5716
  %57 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !5717
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !5717
  %58 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !5717
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !5717
  %59 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !5717
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %59), !dbg !5717
  ret void, !dbg !5718
}

; Function Attrs: noinline readnone
define dso_local void @i_itype_loads__opc_lw__xpr_general__simm12__xpr_general__() #2 !dbg !5719 {
entry:
  %address.addr.i.i.i = alloca i64, align 8
  %MI3opcIH1_4load.addr.i.i = alloca i32, align 4
  %MI7addressIH1_4load.addr.i.i = alloca i32, align 4
  %MI6resultIH1_4loadB0.i.i = alloca i32, align 4
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %opc = alloca i32, align 4
  store i32 259, i32* %opc, align 4, !dbg !5720
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !5721
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !5722
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !5724
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !5725
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !5728
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !5729
  %0 = load i32, i32* %opc, align 4, !dbg !5731
  %1 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  store i32 %0, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  call void @codasip_compiler_schedule_class(i32 0) #5, !dbg !5732
  %conv.i = trunc i32 %call.i2 to i5, !dbg !5734
  %4 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !5735
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !5737
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !5738

if.then.i.i:                                      ; preds = %entry
  %5 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !5739
  %idxprom.i.i = zext i5 %5 to i32, !dbg !5740
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !5740
  %6 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !5740
  br label %MI11rf_xpr_read.exit.i, !dbg !5741

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %6, %if.then.i.i ], [ 0, %if.else.i.i ]
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !5742
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %7), !dbg !5742
  %8 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !5743
  %conv1.i = sext i12 %8 to i32, !dbg !5744
  %add.i = add i32 %storemerge, %conv1.i, !dbg !5745
  %9 = load i32, i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i, align 4, !dbg !5746
  %10 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %10)
  %11 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %11)
  %12 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  store i32 %9, i32* %MI3opcIH1_4load.addr.i.i, align 4
  store i32 %add.i, i32* %MI7addressIH1_4load.addr.i.i, align 4
  switch i32 %9, label %sw.default.i.i [
    i32 259, label %sw.bb.i.i
    i32 3, label %sw.bb1.i.i
    i32 515, label %sw.bb1.i.i
    i32 131, label %sw.bb2.i.i
    i32 643, label %sw.bb2.i.i
  ], !dbg !5747

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5749

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5750

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit.i, %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5751

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i.i, !dbg !5752

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge3 = phi i32 [ 4, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 2, %sw.bb2.i.i ], [ 1, %sw.bb1.i.i ]
  %13 = load i32, i32* %MI7addressIH1_4load.addr.i.i, align 4, !dbg !5753
  %conv.i6.i = zext i32 %13 to i64, !dbg !5753
  %14 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %14)
  store i64 %conv.i6.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge3, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !5754

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %15 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5756
  %idxprom.i.i.i = trunc i64 %15 to i32, !dbg !5757
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !5757
  %16 = load volatile i8, i8* %arrayidx.i.i.i, align 1, !dbg !5757
  %extract.t = zext i8 %16 to i32, !dbg !5758
  br label %codasip_ldst___read__.exit.i.i, !dbg !5758

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %17 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5759
  %idxprom2.i.i.i = trunc i64 %17 to i32, !dbg !5760
  %arrayidx3.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom2.i.i.i, !dbg !5760
  %18 = load volatile i16, i16* %arrayidx3.i.i.i, align 2, !dbg !5760
  %extract.t20 = zext i16 %18 to i32, !dbg !5761
  br label %codasip_ldst___read__.exit.i.i, !dbg !5761

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5762
  %idxprom6.i.i.i = trunc i64 %19 to i32, !dbg !5763
  %arrayidx7.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom6.i.i.i, !dbg !5763
  %20 = load volatile i24, i24* %arrayidx7.i.i.i, align 4, !dbg !5763
  %extract.t19 = zext i24 %20 to i32, !dbg !5764
  br label %codasip_ldst___read__.exit.i.i, !dbg !5764

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5765
  %idxprom10.i.i.i = trunc i64 %21 to i32, !dbg !5766
  %arrayidx11.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom10.i.i.i, !dbg !5766
  %22 = load volatile i32, i32* %arrayidx11.i.i.i, align 4, !dbg !5766
  br label %codasip_ldst___read__.exit.i.i, !dbg !5767

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5768
  %idxprom14.i.i.i = trunc i64 %23 to i32, !dbg !5769
  %arrayidx15.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom14.i.i.i, !dbg !5769
  %24 = load volatile i40, i40* %arrayidx15.i.i.i, align 8, !dbg !5769
  %extract.t17 = trunc i40 %24 to i32, !dbg !5770
  br label %codasip_ldst___read__.exit.i.i, !dbg !5770

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5771
  %idxprom18.i.i.i = trunc i64 %25 to i32, !dbg !5772
  %arrayidx19.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom18.i.i.i, !dbg !5772
  %26 = load volatile i48, i48* %arrayidx19.i.i.i, align 8, !dbg !5772
  %extract.t16 = trunc i48 %26 to i32, !dbg !5773
  br label %codasip_ldst___read__.exit.i.i, !dbg !5773

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5774
  %idxprom22.i.i.i = trunc i64 %27 to i32, !dbg !5775
  %arrayidx23.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom22.i.i.i, !dbg !5775
  %28 = load volatile i56, i56* %arrayidx23.i.i.i, align 8, !dbg !5775
  %extract.t15 = trunc i56 %28 to i32, !dbg !5776
  br label %codasip_ldst___read__.exit.i.i, !dbg !5776

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5777
  %idxprom26.i.i.i = trunc i64 %29 to i32, !dbg !5778
  %arrayidx27.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom26.i.i.i, !dbg !5778
  %30 = load volatile i64, i64* %arrayidx27.i.i.i, align 8, !dbg !5778
  %extract.t14 = trunc i64 %30 to i32, !dbg !5779
  br label %codasip_ldst___read__.exit.i.i, !dbg !5779

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5780
  %idxprom30.i.i.i = trunc i64 %31 to i32, !dbg !5781
  %arrayidx31.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom30.i.i.i, !dbg !5781
  %32 = load volatile i72, i72* %arrayidx31.i.i.i, align 4, !dbg !5781
  %extract.t13 = trunc i72 %32 to i32, !dbg !5782
  br label %codasip_ldst___read__.exit.i.i, !dbg !5782

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5783
  %idxprom34.i.i.i = trunc i64 %33 to i32, !dbg !5784
  %arrayidx35.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom34.i.i.i, !dbg !5784
  %34 = load volatile i80, i80* %arrayidx35.i.i.i, align 4, !dbg !5784
  %extract.t12 = trunc i80 %34 to i32, !dbg !5785
  br label %codasip_ldst___read__.exit.i.i, !dbg !5785

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5786
  %idxprom38.i.i.i = trunc i64 %35 to i32, !dbg !5787
  %arrayidx39.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom38.i.i.i, !dbg !5787
  %36 = load volatile i88, i88* %arrayidx39.i.i.i, align 4, !dbg !5787
  %extract.t11 = trunc i88 %36 to i32, !dbg !5788
  br label %codasip_ldst___read__.exit.i.i, !dbg !5788

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5789
  %idxprom42.i.i.i = trunc i64 %37 to i32, !dbg !5790
  %arrayidx43.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom42.i.i.i, !dbg !5790
  %38 = load volatile i96, i96* %arrayidx43.i.i.i, align 4, !dbg !5790
  %extract.t10 = trunc i96 %38 to i32, !dbg !5791
  br label %codasip_ldst___read__.exit.i.i, !dbg !5791

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5792
  %idxprom46.i.i.i = trunc i64 %39 to i32, !dbg !5793
  %arrayidx47.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom46.i.i.i, !dbg !5793
  %40 = load volatile i104, i104* %arrayidx47.i.i.i, align 16, !dbg !5793
  %extract.t9 = trunc i104 %40 to i32, !dbg !5794
  br label %codasip_ldst___read__.exit.i.i, !dbg !5794

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5795
  %idxprom50.i.i.i = trunc i64 %41 to i32, !dbg !5796
  %arrayidx51.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom50.i.i.i, !dbg !5796
  %42 = load volatile i112, i112* %arrayidx51.i.i.i, align 16, !dbg !5796
  %extract.t8 = trunc i112 %42 to i32, !dbg !5797
  br label %codasip_ldst___read__.exit.i.i, !dbg !5797

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5798
  %idxprom54.i.i.i = trunc i64 %43 to i32, !dbg !5799
  %arrayidx55.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom54.i.i.i, !dbg !5799
  %44 = load volatile i120, i120* %arrayidx55.i.i.i, align 16, !dbg !5799
  %extract.t7 = trunc i120 %44 to i32, !dbg !5800
  br label %codasip_ldst___read__.exit.i.i, !dbg !5800

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !5801
  %idxprom58.i.i.i = trunc i64 %45 to i32, !dbg !5802
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !5802
  %46 = load volatile i128, i128* %arrayidx59.i.i.i, align 16, !dbg !5802
  %extract.t6 = trunc i128 %46 to i32, !dbg !5803
  br label %codasip_ldst___read__.exit.i.i, !dbg !5803

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 341) #5, !dbg !5804
  br label %codasip_ldst___read__.exit.i.i, !dbg !5805

codasip_ldst___read__.exit.i.i:                   ; preds = %sw.default.i.i.i, %sw.bb57.i.i.i, %sw.bb53.i.i.i, %sw.bb49.i.i.i, %sw.bb45.i.i.i, %sw.bb41.i.i.i, %sw.bb37.i.i.i, %sw.bb33.i.i.i, %sw.bb29.i.i.i, %sw.bb25.i.i.i, %sw.bb21.i.i.i, %sw.bb17.i.i.i, %sw.bb13.i.i.i, %sw.bb9.i.i.i, %sw.bb5.i.i.i, %sw.bb1.i.i.i, %sw.bb.i.i.i
  %storemerge4.off0 = phi i32 [ %extract.t, %sw.bb.i.i.i ], [ 0, %sw.default.i.i.i ], [ %extract.t6, %sw.bb57.i.i.i ], [ %extract.t7, %sw.bb53.i.i.i ], [ %extract.t8, %sw.bb49.i.i.i ], [ %extract.t9, %sw.bb45.i.i.i ], [ %extract.t10, %sw.bb41.i.i.i ], [ %extract.t11, %sw.bb37.i.i.i ], [ %extract.t12, %sw.bb33.i.i.i ], [ %extract.t13, %sw.bb29.i.i.i ], [ %extract.t14, %sw.bb25.i.i.i ], [ %extract.t15, %sw.bb21.i.i.i ], [ %extract.t16, %sw.bb17.i.i.i ], [ %extract.t17, %sw.bb13.i.i.i ], [ %22, %sw.bb9.i.i.i ], [ %extract.t19, %sw.bb5.i.i.i ], [ %extract.t20, %sw.bb1.i.i.i ]
  %47 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !5806
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %47), !dbg !5806
  store i32 %storemerge4.off0, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5807
  %48 = load i32, i32* %MI3opcIH1_4load.addr.i.i, align 4, !dbg !5808
  switch i32 %48, label %sw.default11.i.i [
    i32 3, label %sw.bb4.i.i
    i32 131, label %sw.bb7.i.i
    i32 515, label %sw.bb10.i.i
    i32 643, label %sw.bb10.i.i
    i32 259, label %sw.bb10.i.i
  ], !dbg !5809

sw.bb4.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %49 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5810
  %sext21 = shl i32 %49, 24, !dbg !5811
  %conv6.i.i = ashr exact i32 %sext21, 24, !dbg !5811
  br label %MI4load.exit.i, !dbg !5812

sw.bb7.i.i:                                       ; preds = %codasip_ldst___read__.exit.i.i
  %50 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5813
  %sext = shl i32 %50, 16, !dbg !5814
  %conv9.i.i = ashr exact i32 %sext, 16, !dbg !5814
  br label %MI4load.exit.i, !dbg !5815

sw.bb10.i.i:                                      ; preds = %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i, %codasip_ldst___read__.exit.i.i
  %51 = load i32, i32* %MI6resultIH1_4loadB0.i.i, align 4, !dbg !5816
  br label %MI4load.exit.i, !dbg !5817

sw.default11.i.i:                                 ; preds = %codasip_ldst___read__.exit.i.i
  br label %MI4load.exit.i, !dbg !5818

MI4load.exit.i:                                   ; preds = %sw.default11.i.i, %sw.bb10.i.i, %sw.bb7.i.i, %sw.bb4.i.i
  %storemerge5 = phi i32 [ %conv6.i.i, %sw.bb4.i.i ], [ 0, %sw.default11.i.i ], [ %51, %sw.bb10.i.i ], [ %conv9.i.i, %sw.bb7.i.i ]
  %52 = bitcast i32* %MI3opcIH1_4load.addr.i.i to i8*, !dbg !5819
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !5819
  %53 = bitcast i32* %MI7addressIH1_4load.addr.i.i to i8*, !dbg !5819
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !5819
  %54 = bitcast i32* %MI6resultIH1_4loadB0.i.i to i8*, !dbg !5819
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !5819
  %55 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !5820
  %conv3.i = trunc i32 %55 to i5, !dbg !5820
  %56 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %56)
  %57 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %57)
  store i32 %storemerge5, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv3.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %55, 31, !dbg !5821
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !5823
  br i1 %cmp.i2.i, label %MI13i_itype_loadsIH1_13default_start.exit, label %if.then.i5.i, !dbg !5824

if.then.i5.i:                                     ; preds = %MI4load.exit.i
  %58 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5825
  %59 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5826
  %idxprom.i3.i = zext i5 %59 to i32, !dbg !5827
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !5827
  store volatile i32 %58, i32* %arrayidx.i4.i, align 4, !dbg !5828
  br label %MI13i_itype_loadsIH1_13default_start.exit, !dbg !5829

MI13i_itype_loadsIH1_13default_start.exit:        ; preds = %MI4load.exit.i, %if.then.i5.i
  %60 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5830
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %60), !dbg !5830
  %61 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5830
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %61), !dbg !5830
  %62 = bitcast i32* %MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc.addr.i to i8*, !dbg !5831
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !5831
  %63 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !5831
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %63), !dbg !5831
  %64 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !5831
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %64), !dbg !5831
  ret void, !dbg !5832
}

; Function Attrs: noinline readnone
define dso_local void @i_jal_abs_calias__opc_jal__x_0__relative_addr20__() #2 !dbg !5833 {
entry:
  %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i = alloca i32, align 4
  store i32 0, i32* @g_MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20_Index, align 4, !dbg !5834
  %call.i.i = call i21 @codasip_immread_int21(i32 0) #4, !dbg !5835
  %0 = ashr i21 %call.i.i, 1, !dbg !5838
  %conv1.i.i = sext i21 %0 to i32, !dbg !5839
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !5840
  %1 = bitcast i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  store i32 %shl.i.i, i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i, align 4
  %2 = load volatile i32, i32* @r_pc, align 4, !dbg !5842
  br i1 false, label %if.then.i.i, label %MI16i_jal_abs_caliasIH1_13default_start.exit, !dbg !5846

if.then.i.i:                                      ; preds = %entry
  br label %MI16i_jal_abs_caliasIH1_13default_start.exit, !dbg !5848

MI16i_jal_abs_caliasIH1_13default_start.exit:     ; preds = %entry, %if.then.i.i
  %3 = load i32, i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i, align 4, !dbg !5849
  store volatile i32 %3, i32* @r_pc, align 4, !dbg !5850
  %4 = bitcast i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i to i8*, !dbg !5852
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %4), !dbg !5852
  ret void, !dbg !5853
}

; Function Attrs: noinline readnone
define dso_local void @i_jal_abs_calias__opc_jal__xpr_general__relative_addr20__() #2 !dbg !5854 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !5855
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !5856
  store i32 1, i32* @g_MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20_Index, align 4, !dbg !5858
  %call.i.i = call i21 @codasip_immread_int21(i32 1) #4, !dbg !5859
  %0 = ashr i21 %call.i.i, 1, !dbg !5862
  %conv1.i.i = sext i21 %0 to i32, !dbg !5863
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !5864
  %1 = bitcast i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  store i32 %shl.i.i, i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i, align 4
  %2 = load volatile i32, i32* @r_pc, align 4, !dbg !5866
  %conv.i = trunc i32 %call.i to i5, !dbg !5869
  %3 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i32 %2, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !5870
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !5872
  br i1 %cmp.i.i, label %MI16i_jal_abs_caliasIH1_13default_start.exit, label %if.then.i.i, !dbg !5873

if.then.i.i:                                      ; preds = %entry
  %5 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5874
  %6 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5875
  %idxprom.i.i = zext i5 %6 to i32, !dbg !5876
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !5876
  store volatile i32 %5, i32* %arrayidx.i.i, align 4, !dbg !5877
  br label %MI16i_jal_abs_caliasIH1_13default_start.exit, !dbg !5878

MI16i_jal_abs_caliasIH1_13default_start.exit:     ; preds = %entry, %if.then.i.i
  %7 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5879
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %7), !dbg !5879
  %8 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5879
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !5879
  %9 = load i32, i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i, align 4, !dbg !5880
  store volatile i32 %9, i32* @r_pc, align 4, !dbg !5881
  %10 = bitcast i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i to i8*, !dbg !5883
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %10), !dbg !5883
  ret void, !dbg !5884
}

; Function Attrs: noinline readnone
define dso_local void @i_jtype_jlink__opc_jal__x_0__relative_addr20__() #2 !dbg !5885 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i = alloca i32, align 4
  %MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rd = alloca i32, align 4
  store i32 111, i32* %opc, align 4, !dbg !5886
  store i32 0, i32* %rd, align 4, !dbg !5887
  store i32 0, i32* @g_MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20_Index, align 4, !dbg !5888
  %call.i.i = call i21 @codasip_immread_int21(i32 0) #4, !dbg !5889
  %0 = ashr i21 %call.i.i, 1, !dbg !5892
  %conv1.i.i = sext i21 %0 to i32, !dbg !5893
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !5894
  %1 = load i32, i32* %opc, align 4, !dbg !5896
  %2 = load i32, i32* %rd, align 4, !dbg !5897
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i, align 4
  %cmp.i = icmp eq i32 %1, 111, !dbg !5898
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !5901

if.then.i:                                        ; preds = %entry
  %6 = load volatile i32, i32* @r_pc, align 4, !dbg !5902
  store i32 %6, i32* %MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0.i, align 4, !dbg !5904
  %7 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !5905
  %conv.i = trunc i32 %7 to i5, !dbg !5905
  %8 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %9)
  store i32 %6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i.i = and i32 %7, 31, !dbg !5906
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !5908
  br i1 %cmp.i.i, label %MI12rf_xpr_write.exit.i, label %if.then.i.i, !dbg !5909

if.then.i.i:                                      ; preds = %if.then.i
  %10 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5910
  %11 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5911
  %idxprom.i.i = zext i5 %11 to i32, !dbg !5912
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !5912
  store volatile i32 %10, i32* %arrayidx.i.i, align 4, !dbg !5913
  br label %MI12rf_xpr_write.exit.i, !dbg !5914

MI12rf_xpr_write.exit.i:                          ; preds = %if.then.i, %if.then.i.i
  %12 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5915
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %12), !dbg !5915
  %13 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5915
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !5915
  %14 = load i32, i32* %MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0.i, align 4, !dbg !5916
  %15 = load i32, i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i, align 4, !dbg !5917
  %add.i = add i32 %14, %15, !dbg !5918
  %sub.i = sub i32 %add.i, 4, !dbg !5919
  store volatile i32 %sub.i, i32* @r_pc, align 4, !dbg !5920
  br label %MI13i_jtype_jlinkIH1_13default_start.exit, !dbg !5922

if.else.i:                                        ; preds = %entry
  br label %MI13i_jtype_jlinkIH1_13default_start.exit

MI13i_jtype_jlinkIH1_13default_start.exit:        ; preds = %MI12rf_xpr_write.exit.i, %if.else.i
  %16 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !5923
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %16), !dbg !5923
  %17 = bitcast i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i to i8*, !dbg !5923
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %17), !dbg !5923
  %18 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0.i to i8*, !dbg !5923
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !5923
  ret void, !dbg !5924
}

; Function Attrs: noinline readnone
define dso_local void @i_jtype_jlink__opc_jal__xpr_general__relative_addr20__() #2 !dbg !5925 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i = alloca i32, align 4
  %MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  %rd = alloca i32, align 4
  store i32 111, i32* %opc, align 4, !dbg !5926
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !5927
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !5928
  store i32 %call.i, i32* %rd, align 4, !dbg !5930
  store i32 1, i32* @g_MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20_Index, align 4, !dbg !5931
  %call.i.i = call i21 @codasip_immread_int21(i32 1) #4, !dbg !5932
  %0 = ashr i21 %call.i.i, 1, !dbg !5935
  %conv1.i.i = sext i21 %0 to i32, !dbg !5936
  %shl.i.i = shl nsw i32 %conv1.i.i, 1, !dbg !5937
  %1 = load i32, i32* %opc, align 4, !dbg !5939
  %2 = load i32, i32* %rd, align 4, !dbg !5940
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %shl.i.i, i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i, align 4
  %cmp.i = icmp eq i32 %1, 111, !dbg !5941
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !5943

if.then.i:                                        ; preds = %entry
  %6 = load volatile i32, i32* @r_pc, align 4, !dbg !5944
  store i32 %6, i32* %MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0.i, align 4, !dbg !5946
  %7 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !5947
  %conv.i = trunc i32 %7 to i5, !dbg !5947
  %8 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %8)
  %9 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %9)
  store i32 %6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i.i = and i32 %7, 31, !dbg !5948
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !5950
  br i1 %cmp.i.i, label %MI12rf_xpr_write.exit.i, label %if.then.i.i, !dbg !5951

if.then.i.i:                                      ; preds = %if.then.i
  %10 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !5952
  %11 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !5953
  %idxprom.i.i = zext i5 %11 to i32, !dbg !5954
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !5954
  store volatile i32 %10, i32* %arrayidx.i.i, align 4, !dbg !5955
  br label %MI12rf_xpr_write.exit.i, !dbg !5956

MI12rf_xpr_write.exit.i:                          ; preds = %if.then.i, %if.then.i.i
  %12 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5957
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %12), !dbg !5957
  %13 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !5957
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !5957
  %14 = load i32, i32* %MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0.i, align 4, !dbg !5958
  %15 = load i32, i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i, align 4, !dbg !5959
  %add.i = add i32 %14, %15, !dbg !5960
  %sub.i = sub i32 %add.i, 4, !dbg !5961
  store volatile i32 %sub.i, i32* @r_pc, align 4, !dbg !5962
  br label %MI13i_jtype_jlinkIH1_13default_start.exit, !dbg !5964

if.else.i:                                        ; preds = %entry
  br label %MI13i_jtype_jlinkIH1_13default_start.exit

MI13i_jtype_jlinkIH1_13default_start.exit:        ; preds = %MI12rf_xpr_write.exit.i, %if.else.i
  %16 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !5965
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %16), !dbg !5965
  %17 = bitcast i32* %MI15relative_addr20IH1_13default_start18_15relative_addr204simm.addr.i to i8*, !dbg !5965
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %17), !dbg !5965
  %18 = bitcast i32* %MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0.i to i8*, !dbg !5965
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !5965
  ret void, !dbg !5966
}

; Function Attrs: noinline readnone
define dso_local void @i_nop_alias__() #2 !dbg !5967 {
entry:
  call void (...) @codasip_nop() #5
  ret void, !dbg !5968
}

; Function Attrs: noinline readnone
define dso_local void @i_ret_alias__() #2 !dbg !5969 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %0 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %0)
  store i5 1, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  br i1 true, label %if.then.i.i, label %if.else.i.i, !dbg !5970

if.then.i.i:                                      ; preds = %entry
  %1 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !5974
  %idxprom.i.i = zext i5 %1 to i32, !dbg !5975
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !5975
  %2 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !5975
  br label %MI11i_ret_aliasIH1_13default_start.exit, !dbg !5976

if.else.i.i:                                      ; preds = %entry
  br label %MI11i_ret_aliasIH1_13default_start.exit

MI11i_ret_aliasIH1_13default_start.exit:          ; preds = %if.then.i.i, %if.else.i.i
  %storemerge = phi i32 [ %2, %if.then.i.i ], [ 0, %if.else.i.i ]
  %3 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !5977
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %3), !dbg !5977
  store volatile i32 %storemerge, i32* @r_pc, align 4, !dbg !5978
  ret void, !dbg !5980
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_add__x_0__x_0__x_0__() #2 !dbg !5981 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 51, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !5982

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !5986

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !5987
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !5988
  %conv1.i = trunc i32 %5 to i5, !dbg !5988
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !5989
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !5991
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !5992

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !5993
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !5994
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !5994
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !5994
  br label %MI11rf_xpr_read.exit14.i, !dbg !5995

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !5996
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !5996
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !5997
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !5998
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !5999

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6000
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6001
  %add.i = add i32 %11, %12, !dbg !6002
  br label %sw.epilog.i, !dbg !6003

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6004
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6005
  %sub.i = sub i32 %13, %14, !dbg !6006
  br label %sw.epilog.i, !dbg !6007

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6008
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6009
  %shl.i = shl i32 %15, %16, !dbg !6010
  br label %sw.epilog.i, !dbg !6011

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6012
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6013
  %cmp.i = icmp slt i32 %17, %18, !dbg !6014
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6015

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6016

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6016

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6017
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6018
  %cmp8.i = icmp ult i32 %19, %20, !dbg !6019
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6020

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6021

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6022

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6023
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6024
  %xor.i = xor i32 %21, %22, !dbg !6025
  br label %sw.epilog.i, !dbg !6026

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6027
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6028
  %sh_prom.i = and i32 %24, 31, !dbg !6029
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !6029
  br label %sw.epilog.i, !dbg !6030

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6031
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6032
  %sh_prom18.i = and i32 %26, 31, !dbg !6033
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !6033
  br label %sw.epilog.i, !dbg !6034

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6035
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6036
  %or.i = or i32 %27, %28, !dbg !6037
  br label %sw.epilog.i, !dbg !6038

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6039
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6040
  %and.i = and i32 %29, %30, !dbg !6041
  br label %sw.epilog.i, !dbg !6042

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6043

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6044
  %conv22.i = trunc i32 %31 to i5, !dbg !6044
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !6045
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6047
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6048

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6049
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6050
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !6051
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6051
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !6052
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6053

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6054
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !6054
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6054
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !6054
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6055
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !6055
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6055
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !6055
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6055
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6055
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6055
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !6055
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6055
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6055
  ret void, !dbg !6056
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_add__x_0__x_0__xpr_general__() #2 !dbg !6057 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !6058
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6059
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 51, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !6061

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !6064

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6065
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6066
  %conv1.i = trunc i32 %5 to i5, !dbg !6066
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !6067
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6069
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6070

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6071
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !6072
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6072
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6072
  br label %MI11rf_xpr_read.exit14.i, !dbg !6073

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6074
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !6074
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6075
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6076
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6077

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6078
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6079
  %add.i = add i32 %11, %12, !dbg !6080
  br label %sw.epilog.i, !dbg !6081

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6082
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6083
  %sub.i = sub i32 %13, %14, !dbg !6084
  br label %sw.epilog.i, !dbg !6085

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6086
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6087
  %shl.i = shl i32 %15, %16, !dbg !6088
  br label %sw.epilog.i, !dbg !6089

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6090
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6091
  %cmp.i = icmp slt i32 %17, %18, !dbg !6092
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6093

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6094

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6094

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6095
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6096
  %cmp8.i = icmp ult i32 %19, %20, !dbg !6097
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6098

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6099

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6100

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6101
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6102
  %xor.i = xor i32 %21, %22, !dbg !6103
  br label %sw.epilog.i, !dbg !6104

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6105
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6106
  %sh_prom.i = and i32 %24, 31, !dbg !6107
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !6107
  br label %sw.epilog.i, !dbg !6108

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6109
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6110
  %sh_prom18.i = and i32 %26, 31, !dbg !6111
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !6111
  br label %sw.epilog.i, !dbg !6112

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6113
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6114
  %or.i = or i32 %27, %28, !dbg !6115
  br label %sw.epilog.i, !dbg !6116

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6117
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6118
  %and.i = and i32 %29, %30, !dbg !6119
  br label %sw.epilog.i, !dbg !6120

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6121

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6122
  %conv22.i = trunc i32 %31 to i5, !dbg !6122
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !6123
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6125
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6126

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6127
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6128
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !6129
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6129
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !6130
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6131

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6132
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !6132
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6132
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !6132
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6133
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !6133
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6133
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !6133
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6133
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6133
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6133
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !6133
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6133
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6133
  ret void, !dbg !6134
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_add__x_0__xpr_general__x_0__() #2 !dbg !6135 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !6136
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6137
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 51, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !6139
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !6141
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !6143
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !6144

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !6145
  %idxprom.i.i = zext i5 %6 to i32, !dbg !6146
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !6146
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !6146
  br label %MI11rf_xpr_read.exit.i, !dbg !6147

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !6148
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !6148
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6149
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6150
  %conv1.i = trunc i32 %9 to i5, !dbg !6150
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !6151
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6153
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6154

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6155
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !6156
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6156
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6156
  br label %MI11rf_xpr_read.exit14.i, !dbg !6157

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6158
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !6158
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6159
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6160
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6161

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6162
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6163
  %add.i = add i32 %15, %16, !dbg !6164
  br label %sw.epilog.i, !dbg !6165

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6166
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6167
  %sub.i = sub i32 %17, %18, !dbg !6168
  br label %sw.epilog.i, !dbg !6169

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6170
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6171
  %shl.i = shl i32 %19, %20, !dbg !6172
  br label %sw.epilog.i, !dbg !6173

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6174
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6175
  %cmp.i = icmp slt i32 %21, %22, !dbg !6176
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6177

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6178

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6178

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6179
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6180
  %cmp8.i = icmp ult i32 %23, %24, !dbg !6181
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6182

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6183

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6184

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6185
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6186
  %xor.i = xor i32 %25, %26, !dbg !6187
  br label %sw.epilog.i, !dbg !6188

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6189
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6190
  %sh_prom.i = and i32 %28, 31, !dbg !6191
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !6191
  br label %sw.epilog.i, !dbg !6192

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6193
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6194
  %sh_prom18.i = and i32 %30, 31, !dbg !6195
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !6195
  br label %sw.epilog.i, !dbg !6196

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6197
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6198
  %or.i = or i32 %31, %32, !dbg !6199
  br label %sw.epilog.i, !dbg !6200

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6201
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6202
  %and.i = and i32 %33, %34, !dbg !6203
  br label %sw.epilog.i, !dbg !6204

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6205

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6206
  %conv22.i = trunc i32 %35 to i5, !dbg !6206
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !6207
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6209
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6210

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6211
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6212
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !6213
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6213
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !6214
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6215

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6216
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6216
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6216
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !6216
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6217
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6217
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6217
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !6217
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6217
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !6217
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6217
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !6217
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6217
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !6217
  ret void, !dbg !6218
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_add__x_0__xpr_general__xpr_general__() #2 !dbg !6219 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !6220
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6221
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !6223
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !6224
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 51, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i2 to i5, !dbg !6226
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !6228
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !6230
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !6231

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !6232
  %idxprom.i.i = zext i5 %6 to i32, !dbg !6233
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !6233
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !6233
  br label %MI11rf_xpr_read.exit.i, !dbg !6234

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !6235
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !6235
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6236
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6237
  %conv1.i = trunc i32 %9 to i5, !dbg !6237
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !6238
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6240
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6241

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6242
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !6243
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6243
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6243
  br label %MI11rf_xpr_read.exit14.i, !dbg !6244

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6245
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !6245
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6246
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6247
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6248

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6249
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6250
  %add.i = add i32 %15, %16, !dbg !6251
  br label %sw.epilog.i, !dbg !6252

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6253
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6254
  %sub.i = sub i32 %17, %18, !dbg !6255
  br label %sw.epilog.i, !dbg !6256

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6257
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6258
  %shl.i = shl i32 %19, %20, !dbg !6259
  br label %sw.epilog.i, !dbg !6260

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6261
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6262
  %cmp.i = icmp slt i32 %21, %22, !dbg !6263
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6264

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6265

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6265

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6266
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6267
  %cmp8.i = icmp ult i32 %23, %24, !dbg !6268
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6269

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6270

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6271

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6272
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6273
  %xor.i = xor i32 %25, %26, !dbg !6274
  br label %sw.epilog.i, !dbg !6275

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6276
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6277
  %sh_prom.i = and i32 %28, 31, !dbg !6278
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !6278
  br label %sw.epilog.i, !dbg !6279

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6280
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6281
  %sh_prom18.i = and i32 %30, 31, !dbg !6282
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !6282
  br label %sw.epilog.i, !dbg !6283

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6284
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6285
  %or.i = or i32 %31, %32, !dbg !6286
  br label %sw.epilog.i, !dbg !6287

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6288
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6289
  %and.i = and i32 %33, %34, !dbg !6290
  br label %sw.epilog.i, !dbg !6291

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6292

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6293
  %conv22.i = trunc i32 %35 to i5, !dbg !6293
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !6294
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6296
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6297

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6298
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6299
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !6300
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6300
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !6301
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6302

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6303
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6303
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6303
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !6303
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6304
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6304
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6304
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !6304
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6304
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !6304
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6304
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !6304
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6304
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !6304
  ret void, !dbg !6305
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_add__xpr_general__x_0__x_0__() #2 !dbg !6306 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !6307
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6308
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 51, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !6310

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !6313

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6314
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6315
  %conv1.i = trunc i32 %5 to i5, !dbg !6315
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !6316
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6318
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6319

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6320
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !6321
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6321
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6321
  br label %MI11rf_xpr_read.exit14.i, !dbg !6322

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6323
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !6323
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6324
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6325
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6326

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6327
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6328
  %add.i = add i32 %11, %12, !dbg !6329
  br label %sw.epilog.i, !dbg !6330

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6331
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6332
  %sub.i = sub i32 %13, %14, !dbg !6333
  br label %sw.epilog.i, !dbg !6334

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6335
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6336
  %shl.i = shl i32 %15, %16, !dbg !6337
  br label %sw.epilog.i, !dbg !6338

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6339
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6340
  %cmp.i = icmp slt i32 %17, %18, !dbg !6341
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6342

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6343

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6343

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6344
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6345
  %cmp8.i = icmp ult i32 %19, %20, !dbg !6346
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6347

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6348

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6349

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6350
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6351
  %xor.i = xor i32 %21, %22, !dbg !6352
  br label %sw.epilog.i, !dbg !6353

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6354
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6355
  %sh_prom.i = and i32 %24, 31, !dbg !6356
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !6356
  br label %sw.epilog.i, !dbg !6357

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6358
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6359
  %sh_prom18.i = and i32 %26, 31, !dbg !6360
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !6360
  br label %sw.epilog.i, !dbg !6361

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6362
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6363
  %or.i = or i32 %27, %28, !dbg !6364
  br label %sw.epilog.i, !dbg !6365

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6366
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6367
  %and.i = and i32 %29, %30, !dbg !6368
  br label %sw.epilog.i, !dbg !6369

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6370

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6371
  %conv22.i = trunc i32 %31 to i5, !dbg !6371
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !6372
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6374
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6375

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6376
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6377
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !6378
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6378
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !6379
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6380

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6381
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !6381
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6381
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !6381
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6382
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !6382
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6382
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !6382
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6382
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6382
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6382
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !6382
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6382
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6382
  ret void, !dbg !6383
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_add__xpr_general__x_0__xpr_general__() #2 !dbg !6384 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !6385
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6386
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !6388
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !6389
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 51, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !6391

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !6394

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6395
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6396
  %conv1.i = trunc i32 %5 to i5, !dbg !6396
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !6397
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6399
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6400

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6401
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !6402
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6402
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6402
  br label %MI11rf_xpr_read.exit14.i, !dbg !6403

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6404
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !6404
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6405
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6406
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6407

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6408
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6409
  %add.i = add i32 %11, %12, !dbg !6410
  br label %sw.epilog.i, !dbg !6411

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6412
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6413
  %sub.i = sub i32 %13, %14, !dbg !6414
  br label %sw.epilog.i, !dbg !6415

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6416
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6417
  %shl.i = shl i32 %15, %16, !dbg !6418
  br label %sw.epilog.i, !dbg !6419

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6420
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6421
  %cmp.i = icmp slt i32 %17, %18, !dbg !6422
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6423

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6424

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6424

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6425
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6426
  %cmp8.i = icmp ult i32 %19, %20, !dbg !6427
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6428

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6429

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6430

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6431
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6432
  %xor.i = xor i32 %21, %22, !dbg !6433
  br label %sw.epilog.i, !dbg !6434

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6435
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6436
  %sh_prom.i = and i32 %24, 31, !dbg !6437
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !6437
  br label %sw.epilog.i, !dbg !6438

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6439
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6440
  %sh_prom18.i = and i32 %26, 31, !dbg !6441
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !6441
  br label %sw.epilog.i, !dbg !6442

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6443
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6444
  %or.i = or i32 %27, %28, !dbg !6445
  br label %sw.epilog.i, !dbg !6446

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6447
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6448
  %and.i = and i32 %29, %30, !dbg !6449
  br label %sw.epilog.i, !dbg !6450

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6451

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6452
  %conv22.i = trunc i32 %31 to i5, !dbg !6452
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !6453
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6455
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6456

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6457
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6458
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !6459
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6459
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !6460
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6461

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6462
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !6462
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6462
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !6462
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6463
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !6463
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6463
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !6463
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6463
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6463
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6463
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !6463
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6463
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6463
  ret void, !dbg !6464
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_add__xpr_general__xpr_general__x_0__() #2 !dbg !6465 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !6466
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6467
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !6469
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !6470
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 51, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !6472
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !6474
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !6476
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !6477

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !6478
  %idxprom.i.i = zext i5 %6 to i32, !dbg !6479
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !6479
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !6479
  br label %MI11rf_xpr_read.exit.i, !dbg !6480

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !6481
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !6481
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6482
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6483
  %conv1.i = trunc i32 %9 to i5, !dbg !6483
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !6484
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6486
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6487

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6488
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !6489
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6489
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6489
  br label %MI11rf_xpr_read.exit14.i, !dbg !6490

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6491
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !6491
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6492
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6493
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6494

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6495
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6496
  %add.i = add i32 %15, %16, !dbg !6497
  br label %sw.epilog.i, !dbg !6498

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6499
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6500
  %sub.i = sub i32 %17, %18, !dbg !6501
  br label %sw.epilog.i, !dbg !6502

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6503
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6504
  %shl.i = shl i32 %19, %20, !dbg !6505
  br label %sw.epilog.i, !dbg !6506

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6507
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6508
  %cmp.i = icmp slt i32 %21, %22, !dbg !6509
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6510

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6511

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6511

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6512
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6513
  %cmp8.i = icmp ult i32 %23, %24, !dbg !6514
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6515

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6516

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6517

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6518
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6519
  %xor.i = xor i32 %25, %26, !dbg !6520
  br label %sw.epilog.i, !dbg !6521

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6522
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6523
  %sh_prom.i = and i32 %28, 31, !dbg !6524
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !6524
  br label %sw.epilog.i, !dbg !6525

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6526
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6527
  %sh_prom18.i = and i32 %30, 31, !dbg !6528
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !6528
  br label %sw.epilog.i, !dbg !6529

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6530
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6531
  %or.i = or i32 %31, %32, !dbg !6532
  br label %sw.epilog.i, !dbg !6533

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6534
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6535
  %and.i = and i32 %33, %34, !dbg !6536
  br label %sw.epilog.i, !dbg !6537

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6538

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6539
  %conv22.i = trunc i32 %35 to i5, !dbg !6539
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !6540
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6542
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6543

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6544
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6545
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !6546
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6546
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !6547
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6548

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6549
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6549
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6549
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !6549
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6550
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6550
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6550
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !6550
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6550
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !6550
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6550
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !6550
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6550
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !6550
  ret void, !dbg !6551
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_add__xpr_general__xpr_general__xpr_general__() #2 !dbg !6552 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 51, i32* %opc, align 4, !dbg !6553
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !6554
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6555
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !6557
  %call.i4 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !6558
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !6560
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !6561
  %0 = load i32, i32* %opc, align 4, !dbg !6563
  %1 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i4 to i5, !dbg !6564
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i4, 31, !dbg !6566
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !6568
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !6569

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !6570
  %idxprom.i.i = zext i5 %7 to i32, !dbg !6571
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !6571
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !6571
  br label %MI11rf_xpr_read.exit.i, !dbg !6572

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !6573
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !6573
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6574
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6575
  %conv1.i = trunc i32 %10 to i5, !dbg !6575
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %10, 31, !dbg !6576
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6578
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6579

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6580
  %idxprom.i10.i = zext i5 %12 to i32, !dbg !6581
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6581
  %13 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6581
  br label %MI11rf_xpr_read.exit14.i, !dbg !6582

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge5 = phi i32 [ %13, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6583
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !6583
  store i32 %storemerge5, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6584
  %15 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6585
  switch i32 %15, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6586

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6587
  %17 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6588
  %add.i = add i32 %16, %17, !dbg !6589
  br label %sw.epilog.i, !dbg !6590

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6591
  %19 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6592
  %sub.i = sub i32 %18, %19, !dbg !6593
  br label %sw.epilog.i, !dbg !6594

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6595
  %21 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6596
  %shl.i = shl i32 %20, %21, !dbg !6597
  br label %sw.epilog.i, !dbg !6598

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6599
  %23 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6600
  %cmp.i = icmp slt i32 %22, %23, !dbg !6601
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6602

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6603

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge6 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6603

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6604
  %25 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6605
  %cmp8.i = icmp ult i32 %24, %25, !dbg !6606
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6607

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6608

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge7 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6609

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6610
  %27 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6611
  %xor.i = xor i32 %26, %27, !dbg !6612
  br label %sw.epilog.i, !dbg !6613

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6614
  %29 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6615
  %sh_prom.i = and i32 %29, 31, !dbg !6616
  %shr.i = lshr i32 %28, %sh_prom.i, !dbg !6616
  br label %sw.epilog.i, !dbg !6617

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6618
  %31 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6619
  %sh_prom18.i = and i32 %31, 31, !dbg !6620
  %shr19.i = ashr i32 %30, %sh_prom18.i, !dbg !6620
  br label %sw.epilog.i, !dbg !6621

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6622
  %33 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6623
  %or.i = or i32 %32, %33, !dbg !6624
  br label %sw.epilog.i, !dbg !6625

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %34 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6626
  %35 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6627
  %and.i = and i32 %34, %35, !dbg !6628
  br label %sw.epilog.i, !dbg !6629

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6630

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge8 = phi i32 [ %storemerge7, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge6, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %36 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6631
  %conv22.i = trunc i32 %36 to i5, !dbg !6631
  %37 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %37)
  %38 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %38)
  store i32 %storemerge8, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %36, 31, !dbg !6632
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6634
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6635

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %39 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6636
  %40 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6637
  %idxprom.i3.i = zext i5 %40 to i32, !dbg !6638
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6638
  store volatile i32 %39, i32* %arrayidx.i4.i, align 4, !dbg !6639
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6640

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %41 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6641
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !6641
  %42 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6641
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %42), !dbg !6641
  %43 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6642
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !6642
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6642
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !6642
  %45 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6642
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !6642
  %46 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6642
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !6642
  %47 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6642
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !6642
  ret void, !dbg !6643
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_and__x_0__x_0__x_0__() #2 !dbg !6644 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 947, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !6645

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !6648

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6649
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6650
  %conv1.i = trunc i32 %5 to i5, !dbg !6650
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !6651
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6653
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6654

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6655
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !6656
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6656
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6656
  br label %MI11rf_xpr_read.exit14.i, !dbg !6657

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6658
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !6658
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6659
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6660
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6661

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6662
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6663
  %add.i = add i32 %11, %12, !dbg !6664
  br label %sw.epilog.i, !dbg !6665

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6666
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6667
  %sub.i = sub i32 %13, %14, !dbg !6668
  br label %sw.epilog.i, !dbg !6669

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6670
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6671
  %shl.i = shl i32 %15, %16, !dbg !6672
  br label %sw.epilog.i, !dbg !6673

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6674
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6675
  %cmp.i = icmp slt i32 %17, %18, !dbg !6676
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6677

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6678

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6678

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6679
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6680
  %cmp8.i = icmp ult i32 %19, %20, !dbg !6681
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6682

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6683

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6684

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6685
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6686
  %xor.i = xor i32 %21, %22, !dbg !6687
  br label %sw.epilog.i, !dbg !6688

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6689
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6690
  %sh_prom.i = and i32 %24, 31, !dbg !6691
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !6691
  br label %sw.epilog.i, !dbg !6692

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6693
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6694
  %sh_prom18.i = and i32 %26, 31, !dbg !6695
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !6695
  br label %sw.epilog.i, !dbg !6696

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6697
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6698
  %or.i = or i32 %27, %28, !dbg !6699
  br label %sw.epilog.i, !dbg !6700

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6701
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6702
  %and.i = and i32 %29, %30, !dbg !6703
  br label %sw.epilog.i, !dbg !6704

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6705

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6706
  %conv22.i = trunc i32 %31 to i5, !dbg !6706
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !6707
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6709
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6710

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6711
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6712
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !6713
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6713
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !6714
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6715

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6716
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !6716
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6716
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !6716
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6717
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !6717
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6717
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !6717
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6717
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6717
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6717
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !6717
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6717
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6717
  ret void, !dbg !6718
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_and__x_0__x_0__xpr_general__() #2 !dbg !6719 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !6720
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6721
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 947, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !6723

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !6726

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6727
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6728
  %conv1.i = trunc i32 %5 to i5, !dbg !6728
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !6729
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6731
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6732

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6733
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !6734
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6734
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6734
  br label %MI11rf_xpr_read.exit14.i, !dbg !6735

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6736
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !6736
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6737
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6738
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6739

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6740
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6741
  %add.i = add i32 %11, %12, !dbg !6742
  br label %sw.epilog.i, !dbg !6743

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6744
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6745
  %sub.i = sub i32 %13, %14, !dbg !6746
  br label %sw.epilog.i, !dbg !6747

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6748
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6749
  %shl.i = shl i32 %15, %16, !dbg !6750
  br label %sw.epilog.i, !dbg !6751

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6752
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6753
  %cmp.i = icmp slt i32 %17, %18, !dbg !6754
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6755

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6756

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6756

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6757
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6758
  %cmp8.i = icmp ult i32 %19, %20, !dbg !6759
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6760

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6761

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6762

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6763
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6764
  %xor.i = xor i32 %21, %22, !dbg !6765
  br label %sw.epilog.i, !dbg !6766

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6767
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6768
  %sh_prom.i = and i32 %24, 31, !dbg !6769
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !6769
  br label %sw.epilog.i, !dbg !6770

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6771
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6772
  %sh_prom18.i = and i32 %26, 31, !dbg !6773
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !6773
  br label %sw.epilog.i, !dbg !6774

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6775
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6776
  %or.i = or i32 %27, %28, !dbg !6777
  br label %sw.epilog.i, !dbg !6778

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6779
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6780
  %and.i = and i32 %29, %30, !dbg !6781
  br label %sw.epilog.i, !dbg !6782

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6783

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6784
  %conv22.i = trunc i32 %31 to i5, !dbg !6784
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !6785
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6787
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6788

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6789
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6790
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !6791
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6791
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !6792
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6793

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6794
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !6794
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6794
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !6794
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6795
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !6795
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6795
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !6795
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6795
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6795
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6795
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !6795
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6795
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6795
  ret void, !dbg !6796
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_and__x_0__xpr_general__x_0__() #2 !dbg !6797 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !6798
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6799
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 947, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !6801
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !6803
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !6805
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !6806

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !6807
  %idxprom.i.i = zext i5 %6 to i32, !dbg !6808
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !6808
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !6808
  br label %MI11rf_xpr_read.exit.i, !dbg !6809

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !6810
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !6810
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6811
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6812
  %conv1.i = trunc i32 %9 to i5, !dbg !6812
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !6813
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6815
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6816

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6817
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !6818
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6818
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6818
  br label %MI11rf_xpr_read.exit14.i, !dbg !6819

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6820
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !6820
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6821
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6822
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6823

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6824
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6825
  %add.i = add i32 %15, %16, !dbg !6826
  br label %sw.epilog.i, !dbg !6827

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6828
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6829
  %sub.i = sub i32 %17, %18, !dbg !6830
  br label %sw.epilog.i, !dbg !6831

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6832
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6833
  %shl.i = shl i32 %19, %20, !dbg !6834
  br label %sw.epilog.i, !dbg !6835

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6836
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6837
  %cmp.i = icmp slt i32 %21, %22, !dbg !6838
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6839

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6840

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6840

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6841
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6842
  %cmp8.i = icmp ult i32 %23, %24, !dbg !6843
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6844

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6845

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6846

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6847
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6848
  %xor.i = xor i32 %25, %26, !dbg !6849
  br label %sw.epilog.i, !dbg !6850

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6851
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6852
  %sh_prom.i = and i32 %28, 31, !dbg !6853
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !6853
  br label %sw.epilog.i, !dbg !6854

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6855
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6856
  %sh_prom18.i = and i32 %30, 31, !dbg !6857
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !6857
  br label %sw.epilog.i, !dbg !6858

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6859
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6860
  %or.i = or i32 %31, %32, !dbg !6861
  br label %sw.epilog.i, !dbg !6862

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6863
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6864
  %and.i = and i32 %33, %34, !dbg !6865
  br label %sw.epilog.i, !dbg !6866

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6867

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6868
  %conv22.i = trunc i32 %35 to i5, !dbg !6868
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !6869
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6871
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6872

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6873
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6874
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !6875
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6875
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !6876
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6877

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6878
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6878
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6878
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !6878
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6879
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6879
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6879
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !6879
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6879
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !6879
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6879
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !6879
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6879
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !6879
  ret void, !dbg !6880
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_and__x_0__xpr_general__xpr_general__() #2 !dbg !6881 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !6882
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6883
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !6885
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !6886
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 947, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i2 to i5, !dbg !6888
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !6890
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !6892
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !6893

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !6894
  %idxprom.i.i = zext i5 %6 to i32, !dbg !6895
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !6895
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !6895
  br label %MI11rf_xpr_read.exit.i, !dbg !6896

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !6897
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !6897
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6898
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6899
  %conv1.i = trunc i32 %9 to i5, !dbg !6899
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !6900
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6902
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6903

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6904
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !6905
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6905
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6905
  br label %MI11rf_xpr_read.exit14.i, !dbg !6906

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6907
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !6907
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6908
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6909
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6910

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6911
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6912
  %add.i = add i32 %15, %16, !dbg !6913
  br label %sw.epilog.i, !dbg !6914

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6915
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6916
  %sub.i = sub i32 %17, %18, !dbg !6917
  br label %sw.epilog.i, !dbg !6918

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6919
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6920
  %shl.i = shl i32 %19, %20, !dbg !6921
  br label %sw.epilog.i, !dbg !6922

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6923
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6924
  %cmp.i = icmp slt i32 %21, %22, !dbg !6925
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !6926

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !6927

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !6927

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6928
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6929
  %cmp8.i = icmp ult i32 %23, %24, !dbg !6930
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !6931

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !6932

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !6933

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6934
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6935
  %xor.i = xor i32 %25, %26, !dbg !6936
  br label %sw.epilog.i, !dbg !6937

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6938
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6939
  %sh_prom.i = and i32 %28, 31, !dbg !6940
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !6940
  br label %sw.epilog.i, !dbg !6941

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6942
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6943
  %sh_prom18.i = and i32 %30, 31, !dbg !6944
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !6944
  br label %sw.epilog.i, !dbg !6945

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6946
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6947
  %or.i = or i32 %31, %32, !dbg !6948
  br label %sw.epilog.i, !dbg !6949

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6950
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6951
  %and.i = and i32 %33, %34, !dbg !6952
  br label %sw.epilog.i, !dbg !6953

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !6954

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !6955
  %conv22.i = trunc i32 %35 to i5, !dbg !6955
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !6956
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !6958
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !6959

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !6960
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !6961
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !6962
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !6962
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !6963
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !6964

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6965
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !6965
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !6965
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !6965
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !6966
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !6966
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !6966
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !6966
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !6966
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !6966
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6966
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !6966
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !6966
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !6966
  ret void, !dbg !6967
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_and__xpr_general__x_0__x_0__() #2 !dbg !6968 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !6969
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !6970
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 947, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !6972

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !6975

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6976
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !6977
  %conv1.i = trunc i32 %5 to i5, !dbg !6977
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !6978
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !6980
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !6981

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !6982
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !6983
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !6983
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !6983
  br label %MI11rf_xpr_read.exit14.i, !dbg !6984

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !6985
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !6985
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6986
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !6987
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !6988

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6989
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6990
  %add.i = add i32 %11, %12, !dbg !6991
  br label %sw.epilog.i, !dbg !6992

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6993
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6994
  %sub.i = sub i32 %13, %14, !dbg !6995
  br label %sw.epilog.i, !dbg !6996

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6997
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !6998
  %shl.i = shl i32 %15, %16, !dbg !6999
  br label %sw.epilog.i, !dbg !7000

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7001
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7002
  %cmp.i = icmp slt i32 %17, %18, !dbg !7003
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7004

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7005

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7005

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7006
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7007
  %cmp8.i = icmp ult i32 %19, %20, !dbg !7008
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7009

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7010

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7011

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7012
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7013
  %xor.i = xor i32 %21, %22, !dbg !7014
  br label %sw.epilog.i, !dbg !7015

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7016
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7017
  %sh_prom.i = and i32 %24, 31, !dbg !7018
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !7018
  br label %sw.epilog.i, !dbg !7019

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7020
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7021
  %sh_prom18.i = and i32 %26, 31, !dbg !7022
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !7022
  br label %sw.epilog.i, !dbg !7023

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7024
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7025
  %or.i = or i32 %27, %28, !dbg !7026
  br label %sw.epilog.i, !dbg !7027

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7028
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7029
  %and.i = and i32 %29, %30, !dbg !7030
  br label %sw.epilog.i, !dbg !7031

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7032

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7033
  %conv22.i = trunc i32 %31 to i5, !dbg !7033
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !7034
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7036
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7037

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7038
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7039
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !7040
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7040
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !7041
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7042

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7043
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !7043
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7043
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !7043
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7044
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !7044
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7044
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !7044
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7044
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !7044
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7044
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !7044
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7044
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !7044
  ret void, !dbg !7045
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_and__xpr_general__x_0__xpr_general__() #2 !dbg !7046 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !7047
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !7048
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !7050
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !7051
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 947, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !7053

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !7056

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7057
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7058
  %conv1.i = trunc i32 %5 to i5, !dbg !7058
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !7059
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7061
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7062

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7063
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !7064
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7064
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7064
  br label %MI11rf_xpr_read.exit14.i, !dbg !7065

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7066
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !7066
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7067
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7068
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7069

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7070
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7071
  %add.i = add i32 %11, %12, !dbg !7072
  br label %sw.epilog.i, !dbg !7073

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7074
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7075
  %sub.i = sub i32 %13, %14, !dbg !7076
  br label %sw.epilog.i, !dbg !7077

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7078
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7079
  %shl.i = shl i32 %15, %16, !dbg !7080
  br label %sw.epilog.i, !dbg !7081

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7082
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7083
  %cmp.i = icmp slt i32 %17, %18, !dbg !7084
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7085

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7086

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7086

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7087
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7088
  %cmp8.i = icmp ult i32 %19, %20, !dbg !7089
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7090

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7091

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7092

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7093
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7094
  %xor.i = xor i32 %21, %22, !dbg !7095
  br label %sw.epilog.i, !dbg !7096

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7097
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7098
  %sh_prom.i = and i32 %24, 31, !dbg !7099
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !7099
  br label %sw.epilog.i, !dbg !7100

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7101
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7102
  %sh_prom18.i = and i32 %26, 31, !dbg !7103
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !7103
  br label %sw.epilog.i, !dbg !7104

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7105
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7106
  %or.i = or i32 %27, %28, !dbg !7107
  br label %sw.epilog.i, !dbg !7108

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7109
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7110
  %and.i = and i32 %29, %30, !dbg !7111
  br label %sw.epilog.i, !dbg !7112

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7113

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7114
  %conv22.i = trunc i32 %31 to i5, !dbg !7114
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !7115
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7117
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7118

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7119
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7120
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !7121
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7121
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !7122
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7123

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7124
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !7124
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7124
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !7124
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7125
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !7125
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7125
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !7125
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7125
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !7125
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7125
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !7125
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7125
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !7125
  ret void, !dbg !7126
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_and__xpr_general__xpr_general__x_0__() #2 !dbg !7127 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !7128
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !7129
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !7131
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !7132
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 947, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !7134
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !7136
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !7138
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !7139

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !7140
  %idxprom.i.i = zext i5 %6 to i32, !dbg !7141
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !7141
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !7141
  br label %MI11rf_xpr_read.exit.i, !dbg !7142

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !7143
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !7143
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7144
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7145
  %conv1.i = trunc i32 %9 to i5, !dbg !7145
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !7146
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7148
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7149

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7150
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !7151
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7151
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7151
  br label %MI11rf_xpr_read.exit14.i, !dbg !7152

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7153
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !7153
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7154
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7155
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7156

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7157
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7158
  %add.i = add i32 %15, %16, !dbg !7159
  br label %sw.epilog.i, !dbg !7160

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7161
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7162
  %sub.i = sub i32 %17, %18, !dbg !7163
  br label %sw.epilog.i, !dbg !7164

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7165
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7166
  %shl.i = shl i32 %19, %20, !dbg !7167
  br label %sw.epilog.i, !dbg !7168

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7169
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7170
  %cmp.i = icmp slt i32 %21, %22, !dbg !7171
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7172

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7173

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7173

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7174
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7175
  %cmp8.i = icmp ult i32 %23, %24, !dbg !7176
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7177

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7178

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7179

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7180
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7181
  %xor.i = xor i32 %25, %26, !dbg !7182
  br label %sw.epilog.i, !dbg !7183

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7184
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7185
  %sh_prom.i = and i32 %28, 31, !dbg !7186
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !7186
  br label %sw.epilog.i, !dbg !7187

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7188
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7189
  %sh_prom18.i = and i32 %30, 31, !dbg !7190
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !7190
  br label %sw.epilog.i, !dbg !7191

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7192
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7193
  %or.i = or i32 %31, %32, !dbg !7194
  br label %sw.epilog.i, !dbg !7195

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7196
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7197
  %and.i = and i32 %33, %34, !dbg !7198
  br label %sw.epilog.i, !dbg !7199

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7200

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7201
  %conv22.i = trunc i32 %35 to i5, !dbg !7201
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !7202
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7204
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7205

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7206
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7207
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !7208
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7208
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !7209
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7210

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7211
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !7211
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7211
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !7211
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7212
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !7212
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7212
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !7212
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7212
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !7212
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7212
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !7212
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7212
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !7212
  ret void, !dbg !7213
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_and__xpr_general__xpr_general__xpr_general__() #2 !dbg !7214 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 947, i32* %opc, align 4, !dbg !7215
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !7216
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !7217
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !7219
  %call.i4 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !7220
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !7222
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !7223
  %0 = load i32, i32* %opc, align 4, !dbg !7225
  %1 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i4 to i5, !dbg !7226
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i4, 31, !dbg !7228
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !7230
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !7231

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !7232
  %idxprom.i.i = zext i5 %7 to i32, !dbg !7233
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !7233
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !7233
  br label %MI11rf_xpr_read.exit.i, !dbg !7234

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !7235
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !7235
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7236
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7237
  %conv1.i = trunc i32 %10 to i5, !dbg !7237
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %10, 31, !dbg !7238
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7240
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7241

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7242
  %idxprom.i10.i = zext i5 %12 to i32, !dbg !7243
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7243
  %13 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7243
  br label %MI11rf_xpr_read.exit14.i, !dbg !7244

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge5 = phi i32 [ %13, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7245
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !7245
  store i32 %storemerge5, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7246
  %15 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7247
  switch i32 %15, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7248

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7249
  %17 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7250
  %add.i = add i32 %16, %17, !dbg !7251
  br label %sw.epilog.i, !dbg !7252

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7253
  %19 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7254
  %sub.i = sub i32 %18, %19, !dbg !7255
  br label %sw.epilog.i, !dbg !7256

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7257
  %21 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7258
  %shl.i = shl i32 %20, %21, !dbg !7259
  br label %sw.epilog.i, !dbg !7260

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7261
  %23 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7262
  %cmp.i = icmp slt i32 %22, %23, !dbg !7263
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7264

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7265

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge6 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7265

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7266
  %25 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7267
  %cmp8.i = icmp ult i32 %24, %25, !dbg !7268
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7269

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7270

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge7 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7271

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7272
  %27 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7273
  %xor.i = xor i32 %26, %27, !dbg !7274
  br label %sw.epilog.i, !dbg !7275

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7276
  %29 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7277
  %sh_prom.i = and i32 %29, 31, !dbg !7278
  %shr.i = lshr i32 %28, %sh_prom.i, !dbg !7278
  br label %sw.epilog.i, !dbg !7279

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7280
  %31 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7281
  %sh_prom18.i = and i32 %31, 31, !dbg !7282
  %shr19.i = ashr i32 %30, %sh_prom18.i, !dbg !7282
  br label %sw.epilog.i, !dbg !7283

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7284
  %33 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7285
  %or.i = or i32 %32, %33, !dbg !7286
  br label %sw.epilog.i, !dbg !7287

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %34 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7288
  %35 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7289
  %and.i = and i32 %34, %35, !dbg !7290
  br label %sw.epilog.i, !dbg !7291

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7292

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge8 = phi i32 [ %storemerge7, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge6, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %36 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7293
  %conv22.i = trunc i32 %36 to i5, !dbg !7293
  %37 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %37)
  %38 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %38)
  store i32 %storemerge8, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %36, 31, !dbg !7294
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7296
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7297

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %39 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7298
  %40 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7299
  %idxprom.i3.i = zext i5 %40 to i32, !dbg !7300
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7300
  store volatile i32 %39, i32* %arrayidx.i4.i, align 4, !dbg !7301
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7302

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %41 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7303
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !7303
  %42 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7303
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %42), !dbg !7303
  %43 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7304
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !7304
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7304
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !7304
  %45 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7304
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !7304
  %46 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7304
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !7304
  %47 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7304
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !7304
  ret void, !dbg !7305
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_or__x_0__x_0__x_0__() #2 !dbg !7306 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !7307

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !7310

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7311
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7312
  %conv1.i = trunc i32 %5 to i5, !dbg !7312
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !7313
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7315
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7316

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7317
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !7318
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7318
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7318
  br label %MI11rf_xpr_read.exit14.i, !dbg !7319

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7320
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !7320
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7321
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7322
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7323

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7324
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7325
  %add.i = add i32 %11, %12, !dbg !7326
  br label %sw.epilog.i, !dbg !7327

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7328
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7329
  %sub.i = sub i32 %13, %14, !dbg !7330
  br label %sw.epilog.i, !dbg !7331

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7332
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7333
  %shl.i = shl i32 %15, %16, !dbg !7334
  br label %sw.epilog.i, !dbg !7335

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7336
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7337
  %cmp.i = icmp slt i32 %17, %18, !dbg !7338
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7339

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7340

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7340

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7341
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7342
  %cmp8.i = icmp ult i32 %19, %20, !dbg !7343
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7344

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7345

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7346

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7347
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7348
  %xor.i = xor i32 %21, %22, !dbg !7349
  br label %sw.epilog.i, !dbg !7350

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7351
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7352
  %sh_prom.i = and i32 %24, 31, !dbg !7353
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !7353
  br label %sw.epilog.i, !dbg !7354

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7355
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7356
  %sh_prom18.i = and i32 %26, 31, !dbg !7357
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !7357
  br label %sw.epilog.i, !dbg !7358

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7359
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7360
  %or.i = or i32 %27, %28, !dbg !7361
  br label %sw.epilog.i, !dbg !7362

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7363
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7364
  %and.i = and i32 %29, %30, !dbg !7365
  br label %sw.epilog.i, !dbg !7366

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7367

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7368
  %conv22.i = trunc i32 %31 to i5, !dbg !7368
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !7369
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7371
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7372

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7373
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7374
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !7375
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7375
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !7376
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7377

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7378
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !7378
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7378
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !7378
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7379
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !7379
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7379
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !7379
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7379
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !7379
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7379
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !7379
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7379
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !7379
  ret void, !dbg !7380
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_or__x_0__x_0__xpr_general__() #2 !dbg !7381 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !7382
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !7383
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !7385

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !7388

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7389
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7390
  %conv1.i = trunc i32 %5 to i5, !dbg !7390
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !7391
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7393
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7394

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7395
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !7396
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7396
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7396
  br label %MI11rf_xpr_read.exit14.i, !dbg !7397

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7398
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !7398
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7399
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7400
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7401

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7402
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7403
  %add.i = add i32 %11, %12, !dbg !7404
  br label %sw.epilog.i, !dbg !7405

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7406
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7407
  %sub.i = sub i32 %13, %14, !dbg !7408
  br label %sw.epilog.i, !dbg !7409

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7410
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7411
  %shl.i = shl i32 %15, %16, !dbg !7412
  br label %sw.epilog.i, !dbg !7413

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7414
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7415
  %cmp.i = icmp slt i32 %17, %18, !dbg !7416
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7417

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7418

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7418

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7419
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7420
  %cmp8.i = icmp ult i32 %19, %20, !dbg !7421
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7422

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7423

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7424

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7425
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7426
  %xor.i = xor i32 %21, %22, !dbg !7427
  br label %sw.epilog.i, !dbg !7428

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7429
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7430
  %sh_prom.i = and i32 %24, 31, !dbg !7431
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !7431
  br label %sw.epilog.i, !dbg !7432

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7433
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7434
  %sh_prom18.i = and i32 %26, 31, !dbg !7435
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !7435
  br label %sw.epilog.i, !dbg !7436

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7437
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7438
  %or.i = or i32 %27, %28, !dbg !7439
  br label %sw.epilog.i, !dbg !7440

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7441
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7442
  %and.i = and i32 %29, %30, !dbg !7443
  br label %sw.epilog.i, !dbg !7444

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7445

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7446
  %conv22.i = trunc i32 %31 to i5, !dbg !7446
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !7447
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7449
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7450

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7451
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7452
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !7453
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7453
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !7454
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7455

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7456
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !7456
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7456
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !7456
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7457
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !7457
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7457
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !7457
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7457
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !7457
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7457
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !7457
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7457
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !7457
  ret void, !dbg !7458
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_or__x_0__xpr_general__x_0__() #2 !dbg !7459 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !7460
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !7461
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !7463
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !7465
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !7467
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !7468

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !7469
  %idxprom.i.i = zext i5 %6 to i32, !dbg !7470
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !7470
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !7470
  br label %MI11rf_xpr_read.exit.i, !dbg !7471

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !7472
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !7472
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7473
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7474
  %conv1.i = trunc i32 %9 to i5, !dbg !7474
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !7475
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7477
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7478

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7479
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !7480
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7480
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7480
  br label %MI11rf_xpr_read.exit14.i, !dbg !7481

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7482
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !7482
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7483
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7484
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7485

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7486
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7487
  %add.i = add i32 %15, %16, !dbg !7488
  br label %sw.epilog.i, !dbg !7489

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7490
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7491
  %sub.i = sub i32 %17, %18, !dbg !7492
  br label %sw.epilog.i, !dbg !7493

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7494
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7495
  %shl.i = shl i32 %19, %20, !dbg !7496
  br label %sw.epilog.i, !dbg !7497

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7498
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7499
  %cmp.i = icmp slt i32 %21, %22, !dbg !7500
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7501

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7502

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7502

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7503
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7504
  %cmp8.i = icmp ult i32 %23, %24, !dbg !7505
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7506

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7507

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7508

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7509
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7510
  %xor.i = xor i32 %25, %26, !dbg !7511
  br label %sw.epilog.i, !dbg !7512

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7513
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7514
  %sh_prom.i = and i32 %28, 31, !dbg !7515
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !7515
  br label %sw.epilog.i, !dbg !7516

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7517
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7518
  %sh_prom18.i = and i32 %30, 31, !dbg !7519
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !7519
  br label %sw.epilog.i, !dbg !7520

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7521
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7522
  %or.i = or i32 %31, %32, !dbg !7523
  br label %sw.epilog.i, !dbg !7524

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7525
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7526
  %and.i = and i32 %33, %34, !dbg !7527
  br label %sw.epilog.i, !dbg !7528

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7529

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7530
  %conv22.i = trunc i32 %35 to i5, !dbg !7530
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !7531
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7533
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7534

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7535
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7536
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !7537
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7537
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !7538
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7539

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7540
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !7540
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7540
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !7540
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7541
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !7541
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7541
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !7541
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7541
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !7541
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7541
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !7541
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7541
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !7541
  ret void, !dbg !7542
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_or__x_0__xpr_general__xpr_general__() #2 !dbg !7543 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !7544
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !7545
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !7547
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !7548
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i2 to i5, !dbg !7550
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !7552
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !7554
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !7555

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !7556
  %idxprom.i.i = zext i5 %6 to i32, !dbg !7557
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !7557
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !7557
  br label %MI11rf_xpr_read.exit.i, !dbg !7558

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !7559
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !7559
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7560
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7561
  %conv1.i = trunc i32 %9 to i5, !dbg !7561
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !7562
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7564
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7565

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7566
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !7567
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7567
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7567
  br label %MI11rf_xpr_read.exit14.i, !dbg !7568

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7569
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !7569
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7570
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7571
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7572

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7573
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7574
  %add.i = add i32 %15, %16, !dbg !7575
  br label %sw.epilog.i, !dbg !7576

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7577
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7578
  %sub.i = sub i32 %17, %18, !dbg !7579
  br label %sw.epilog.i, !dbg !7580

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7581
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7582
  %shl.i = shl i32 %19, %20, !dbg !7583
  br label %sw.epilog.i, !dbg !7584

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7585
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7586
  %cmp.i = icmp slt i32 %21, %22, !dbg !7587
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7588

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7589

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7589

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7590
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7591
  %cmp8.i = icmp ult i32 %23, %24, !dbg !7592
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7593

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7594

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7595

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7596
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7597
  %xor.i = xor i32 %25, %26, !dbg !7598
  br label %sw.epilog.i, !dbg !7599

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7600
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7601
  %sh_prom.i = and i32 %28, 31, !dbg !7602
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !7602
  br label %sw.epilog.i, !dbg !7603

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7604
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7605
  %sh_prom18.i = and i32 %30, 31, !dbg !7606
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !7606
  br label %sw.epilog.i, !dbg !7607

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7608
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7609
  %or.i = or i32 %31, %32, !dbg !7610
  br label %sw.epilog.i, !dbg !7611

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7612
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7613
  %and.i = and i32 %33, %34, !dbg !7614
  br label %sw.epilog.i, !dbg !7615

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7616

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7617
  %conv22.i = trunc i32 %35 to i5, !dbg !7617
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !7618
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7620
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7621

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7622
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7623
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !7624
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7624
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !7625
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7626

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7627
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !7627
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7627
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !7627
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7628
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !7628
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7628
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !7628
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7628
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !7628
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7628
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !7628
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7628
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !7628
  ret void, !dbg !7629
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_or__xpr_general__x_0__x_0__() #2 !dbg !7630 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !7631
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !7632
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !7634

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !7637

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7638
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7639
  %conv1.i = trunc i32 %5 to i5, !dbg !7639
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !7640
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7642
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7643

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7644
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !7645
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7645
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7645
  br label %MI11rf_xpr_read.exit14.i, !dbg !7646

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7647
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !7647
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7648
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7649
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7650

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7651
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7652
  %add.i = add i32 %11, %12, !dbg !7653
  br label %sw.epilog.i, !dbg !7654

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7655
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7656
  %sub.i = sub i32 %13, %14, !dbg !7657
  br label %sw.epilog.i, !dbg !7658

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7659
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7660
  %shl.i = shl i32 %15, %16, !dbg !7661
  br label %sw.epilog.i, !dbg !7662

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7663
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7664
  %cmp.i = icmp slt i32 %17, %18, !dbg !7665
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7666

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7667

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7667

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7668
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7669
  %cmp8.i = icmp ult i32 %19, %20, !dbg !7670
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7671

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7672

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7673

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7674
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7675
  %xor.i = xor i32 %21, %22, !dbg !7676
  br label %sw.epilog.i, !dbg !7677

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7678
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7679
  %sh_prom.i = and i32 %24, 31, !dbg !7680
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !7680
  br label %sw.epilog.i, !dbg !7681

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7682
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7683
  %sh_prom18.i = and i32 %26, 31, !dbg !7684
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !7684
  br label %sw.epilog.i, !dbg !7685

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7686
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7687
  %or.i = or i32 %27, %28, !dbg !7688
  br label %sw.epilog.i, !dbg !7689

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7690
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7691
  %and.i = and i32 %29, %30, !dbg !7692
  br label %sw.epilog.i, !dbg !7693

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7694

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7695
  %conv22.i = trunc i32 %31 to i5, !dbg !7695
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !7696
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7698
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7699

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7700
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7701
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !7702
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7702
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !7703
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7704

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7705
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !7705
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7705
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !7705
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7706
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !7706
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7706
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !7706
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7706
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !7706
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7706
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !7706
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7706
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !7706
  ret void, !dbg !7707
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_or__xpr_general__x_0__xpr_general__() #2 !dbg !7708 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !7709
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !7710
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !7712
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !7713
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !7715

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !7718

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7719
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7720
  %conv1.i = trunc i32 %5 to i5, !dbg !7720
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !7721
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7723
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7724

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7725
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !7726
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7726
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7726
  br label %MI11rf_xpr_read.exit14.i, !dbg !7727

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7728
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !7728
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7729
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7730
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7731

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7732
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7733
  %add.i = add i32 %11, %12, !dbg !7734
  br label %sw.epilog.i, !dbg !7735

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7736
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7737
  %sub.i = sub i32 %13, %14, !dbg !7738
  br label %sw.epilog.i, !dbg !7739

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7740
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7741
  %shl.i = shl i32 %15, %16, !dbg !7742
  br label %sw.epilog.i, !dbg !7743

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7744
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7745
  %cmp.i = icmp slt i32 %17, %18, !dbg !7746
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7747

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7748

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7748

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7749
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7750
  %cmp8.i = icmp ult i32 %19, %20, !dbg !7751
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7752

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7753

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7754

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7755
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7756
  %xor.i = xor i32 %21, %22, !dbg !7757
  br label %sw.epilog.i, !dbg !7758

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7759
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7760
  %sh_prom.i = and i32 %24, 31, !dbg !7761
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !7761
  br label %sw.epilog.i, !dbg !7762

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7763
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7764
  %sh_prom18.i = and i32 %26, 31, !dbg !7765
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !7765
  br label %sw.epilog.i, !dbg !7766

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7767
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7768
  %or.i = or i32 %27, %28, !dbg !7769
  br label %sw.epilog.i, !dbg !7770

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7771
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7772
  %and.i = and i32 %29, %30, !dbg !7773
  br label %sw.epilog.i, !dbg !7774

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7775

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7776
  %conv22.i = trunc i32 %31 to i5, !dbg !7776
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !7777
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7779
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7780

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7781
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7782
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !7783
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7783
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !7784
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7785

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7786
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !7786
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7786
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !7786
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7787
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !7787
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7787
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !7787
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7787
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !7787
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7787
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !7787
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7787
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !7787
  ret void, !dbg !7788
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_or__xpr_general__xpr_general__x_0__() #2 !dbg !7789 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !7790
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !7791
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !7793
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !7794
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !7796
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !7798
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !7800
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !7801

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !7802
  %idxprom.i.i = zext i5 %6 to i32, !dbg !7803
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !7803
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !7803
  br label %MI11rf_xpr_read.exit.i, !dbg !7804

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !7805
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !7805
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7806
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7807
  %conv1.i = trunc i32 %9 to i5, !dbg !7807
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !7808
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7810
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7811

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7812
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !7813
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7813
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7813
  br label %MI11rf_xpr_read.exit14.i, !dbg !7814

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7815
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !7815
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7816
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7817
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7818

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7819
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7820
  %add.i = add i32 %15, %16, !dbg !7821
  br label %sw.epilog.i, !dbg !7822

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7823
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7824
  %sub.i = sub i32 %17, %18, !dbg !7825
  br label %sw.epilog.i, !dbg !7826

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7827
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7828
  %shl.i = shl i32 %19, %20, !dbg !7829
  br label %sw.epilog.i, !dbg !7830

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7831
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7832
  %cmp.i = icmp slt i32 %21, %22, !dbg !7833
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7834

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7835

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7835

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7836
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7837
  %cmp8.i = icmp ult i32 %23, %24, !dbg !7838
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7839

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7840

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7841

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7842
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7843
  %xor.i = xor i32 %25, %26, !dbg !7844
  br label %sw.epilog.i, !dbg !7845

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7846
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7847
  %sh_prom.i = and i32 %28, 31, !dbg !7848
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !7848
  br label %sw.epilog.i, !dbg !7849

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7850
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7851
  %sh_prom18.i = and i32 %30, 31, !dbg !7852
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !7852
  br label %sw.epilog.i, !dbg !7853

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7854
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7855
  %or.i = or i32 %31, %32, !dbg !7856
  br label %sw.epilog.i, !dbg !7857

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7858
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7859
  %and.i = and i32 %33, %34, !dbg !7860
  br label %sw.epilog.i, !dbg !7861

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7862

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7863
  %conv22.i = trunc i32 %35 to i5, !dbg !7863
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !7864
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7866
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7867

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7868
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7869
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !7870
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7870
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !7871
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7872

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7873
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !7873
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7873
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !7873
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7874
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !7874
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7874
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !7874
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7874
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !7874
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7874
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !7874
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7874
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !7874
  ret void, !dbg !7875
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_or__xpr_general__xpr_general__xpr_general__() #2 !dbg !7876 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 819, i32* %opc, align 4, !dbg !7877
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !7878
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !7879
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !7881
  %call.i4 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !7882
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !7884
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !7885
  %0 = load i32, i32* %opc, align 4, !dbg !7887
  %1 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i4 to i5, !dbg !7888
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i4, 31, !dbg !7890
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !7892
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !7893

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !7894
  %idxprom.i.i = zext i5 %7 to i32, !dbg !7895
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !7895
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !7895
  br label %MI11rf_xpr_read.exit.i, !dbg !7896

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !7897
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !7897
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7898
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7899
  %conv1.i = trunc i32 %10 to i5, !dbg !7899
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %10, 31, !dbg !7900
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7902
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7903

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7904
  %idxprom.i10.i = zext i5 %12 to i32, !dbg !7905
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7905
  %13 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7905
  br label %MI11rf_xpr_read.exit14.i, !dbg !7906

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge5 = phi i32 [ %13, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7907
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !7907
  store i32 %storemerge5, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7908
  %15 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7909
  switch i32 %15, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7910

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7911
  %17 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7912
  %add.i = add i32 %16, %17, !dbg !7913
  br label %sw.epilog.i, !dbg !7914

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7915
  %19 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7916
  %sub.i = sub i32 %18, %19, !dbg !7917
  br label %sw.epilog.i, !dbg !7918

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7919
  %21 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7920
  %shl.i = shl i32 %20, %21, !dbg !7921
  br label %sw.epilog.i, !dbg !7922

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7923
  %23 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7924
  %cmp.i = icmp slt i32 %22, %23, !dbg !7925
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !7926

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !7927

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge6 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !7927

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7928
  %25 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7929
  %cmp8.i = icmp ult i32 %24, %25, !dbg !7930
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !7931

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !7932

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge7 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !7933

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7934
  %27 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7935
  %xor.i = xor i32 %26, %27, !dbg !7936
  br label %sw.epilog.i, !dbg !7937

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7938
  %29 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7939
  %sh_prom.i = and i32 %29, 31, !dbg !7940
  %shr.i = lshr i32 %28, %sh_prom.i, !dbg !7940
  br label %sw.epilog.i, !dbg !7941

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7942
  %31 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7943
  %sh_prom18.i = and i32 %31, 31, !dbg !7944
  %shr19.i = ashr i32 %30, %sh_prom18.i, !dbg !7944
  br label %sw.epilog.i, !dbg !7945

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7946
  %33 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7947
  %or.i = or i32 %32, %33, !dbg !7948
  br label %sw.epilog.i, !dbg !7949

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %34 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7950
  %35 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7951
  %and.i = and i32 %34, %35, !dbg !7952
  br label %sw.epilog.i, !dbg !7953

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !7954

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge8 = phi i32 [ %storemerge7, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge6, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %36 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !7955
  %conv22.i = trunc i32 %36 to i5, !dbg !7955
  %37 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %37)
  %38 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %38)
  store i32 %storemerge8, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %36, 31, !dbg !7956
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !7958
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !7959

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %39 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !7960
  %40 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !7961
  %idxprom.i3.i = zext i5 %40 to i32, !dbg !7962
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !7962
  store volatile i32 %39, i32* %arrayidx.i4.i, align 4, !dbg !7963
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !7964

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %41 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7965
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !7965
  %42 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !7965
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %42), !dbg !7965
  %43 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !7966
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !7966
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !7966
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !7966
  %45 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !7966
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !7966
  %46 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7966
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !7966
  %47 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !7966
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !7966
  ret void, !dbg !7967
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sll__x_0__x_0__x_0__() #2 !dbg !7968 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 179, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !7969

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !7972

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7973
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !7974
  %conv1.i = trunc i32 %5 to i5, !dbg !7974
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !7975
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !7977
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !7978

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !7979
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !7980
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !7980
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !7980
  br label %MI11rf_xpr_read.exit14.i, !dbg !7981

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !7982
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !7982
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7983
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !7984
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !7985

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7986
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7987
  %add.i = add i32 %11, %12, !dbg !7988
  br label %sw.epilog.i, !dbg !7989

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7990
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7991
  %sub.i = sub i32 %13, %14, !dbg !7992
  br label %sw.epilog.i, !dbg !7993

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7994
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7995
  %shl.i = shl i32 %15, %16, !dbg !7996
  br label %sw.epilog.i, !dbg !7997

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7998
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !7999
  %cmp.i = icmp slt i32 %17, %18, !dbg !8000
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8001

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8002

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8002

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8003
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8004
  %cmp8.i = icmp ult i32 %19, %20, !dbg !8005
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8006

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8007

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8008

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8009
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8010
  %xor.i = xor i32 %21, %22, !dbg !8011
  br label %sw.epilog.i, !dbg !8012

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8013
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8014
  %sh_prom.i = and i32 %24, 31, !dbg !8015
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !8015
  br label %sw.epilog.i, !dbg !8016

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8017
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8018
  %sh_prom18.i = and i32 %26, 31, !dbg !8019
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !8019
  br label %sw.epilog.i, !dbg !8020

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8021
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8022
  %or.i = or i32 %27, %28, !dbg !8023
  br label %sw.epilog.i, !dbg !8024

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8025
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8026
  %and.i = and i32 %29, %30, !dbg !8027
  br label %sw.epilog.i, !dbg !8028

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8029

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8030
  %conv22.i = trunc i32 %31 to i5, !dbg !8030
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !8031
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8033
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8034

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8035
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8036
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !8037
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8037
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !8038
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8039

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8040
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !8040
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8040
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !8040
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8041
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !8041
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8041
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !8041
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8041
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8041
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8041
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !8041
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8041
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8041
  ret void, !dbg !8042
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sll__x_0__x_0__xpr_general__() #2 !dbg !8043 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !8044
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8045
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 179, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !8047

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !8050

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8051
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8052
  %conv1.i = trunc i32 %5 to i5, !dbg !8052
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !8053
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8055
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8056

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8057
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !8058
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8058
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8058
  br label %MI11rf_xpr_read.exit14.i, !dbg !8059

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8060
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !8060
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8061
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8062
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8063

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8064
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8065
  %add.i = add i32 %11, %12, !dbg !8066
  br label %sw.epilog.i, !dbg !8067

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8068
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8069
  %sub.i = sub i32 %13, %14, !dbg !8070
  br label %sw.epilog.i, !dbg !8071

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8072
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8073
  %shl.i = shl i32 %15, %16, !dbg !8074
  br label %sw.epilog.i, !dbg !8075

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8076
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8077
  %cmp.i = icmp slt i32 %17, %18, !dbg !8078
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8079

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8080

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8080

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8081
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8082
  %cmp8.i = icmp ult i32 %19, %20, !dbg !8083
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8084

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8085

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8086

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8087
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8088
  %xor.i = xor i32 %21, %22, !dbg !8089
  br label %sw.epilog.i, !dbg !8090

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8091
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8092
  %sh_prom.i = and i32 %24, 31, !dbg !8093
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !8093
  br label %sw.epilog.i, !dbg !8094

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8095
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8096
  %sh_prom18.i = and i32 %26, 31, !dbg !8097
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !8097
  br label %sw.epilog.i, !dbg !8098

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8099
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8100
  %or.i = or i32 %27, %28, !dbg !8101
  br label %sw.epilog.i, !dbg !8102

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8103
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8104
  %and.i = and i32 %29, %30, !dbg !8105
  br label %sw.epilog.i, !dbg !8106

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8107

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8108
  %conv22.i = trunc i32 %31 to i5, !dbg !8108
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !8109
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8111
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8112

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8113
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8114
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !8115
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8115
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !8116
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8117

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8118
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !8118
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8118
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !8118
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8119
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !8119
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8119
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !8119
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8119
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8119
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8119
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !8119
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8119
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8119
  ret void, !dbg !8120
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sll__x_0__xpr_general__x_0__() #2 !dbg !8121 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !8122
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8123
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 179, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !8125
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !8127
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !8129
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !8130

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !8131
  %idxprom.i.i = zext i5 %6 to i32, !dbg !8132
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !8132
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !8132
  br label %MI11rf_xpr_read.exit.i, !dbg !8133

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !8134
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !8134
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8135
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8136
  %conv1.i = trunc i32 %9 to i5, !dbg !8136
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !8137
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8139
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8140

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8141
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !8142
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8142
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8142
  br label %MI11rf_xpr_read.exit14.i, !dbg !8143

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8144
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !8144
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8145
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8146
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8147

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8148
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8149
  %add.i = add i32 %15, %16, !dbg !8150
  br label %sw.epilog.i, !dbg !8151

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8152
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8153
  %sub.i = sub i32 %17, %18, !dbg !8154
  br label %sw.epilog.i, !dbg !8155

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8156
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8157
  %shl.i = shl i32 %19, %20, !dbg !8158
  br label %sw.epilog.i, !dbg !8159

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8160
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8161
  %cmp.i = icmp slt i32 %21, %22, !dbg !8162
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8163

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8164

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8164

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8165
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8166
  %cmp8.i = icmp ult i32 %23, %24, !dbg !8167
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8168

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8169

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8170

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8171
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8172
  %xor.i = xor i32 %25, %26, !dbg !8173
  br label %sw.epilog.i, !dbg !8174

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8175
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8176
  %sh_prom.i = and i32 %28, 31, !dbg !8177
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !8177
  br label %sw.epilog.i, !dbg !8178

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8179
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8180
  %sh_prom18.i = and i32 %30, 31, !dbg !8181
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !8181
  br label %sw.epilog.i, !dbg !8182

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8183
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8184
  %or.i = or i32 %31, %32, !dbg !8185
  br label %sw.epilog.i, !dbg !8186

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8187
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8188
  %and.i = and i32 %33, %34, !dbg !8189
  br label %sw.epilog.i, !dbg !8190

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8191

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8192
  %conv22.i = trunc i32 %35 to i5, !dbg !8192
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !8193
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8195
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8196

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8197
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8198
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !8199
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8199
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !8200
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8201

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8202
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8202
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8202
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !8202
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8203
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8203
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8203
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !8203
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8203
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !8203
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8203
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !8203
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8203
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !8203
  ret void, !dbg !8204
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sll__x_0__xpr_general__xpr_general__() #2 !dbg !8205 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !8206
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8207
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !8209
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !8210
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 179, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i2 to i5, !dbg !8212
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !8214
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !8216
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !8217

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !8218
  %idxprom.i.i = zext i5 %6 to i32, !dbg !8219
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !8219
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !8219
  br label %MI11rf_xpr_read.exit.i, !dbg !8220

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !8221
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !8221
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8222
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8223
  %conv1.i = trunc i32 %9 to i5, !dbg !8223
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !8224
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8226
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8227

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8228
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !8229
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8229
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8229
  br label %MI11rf_xpr_read.exit14.i, !dbg !8230

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8231
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !8231
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8232
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8233
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8234

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8235
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8236
  %add.i = add i32 %15, %16, !dbg !8237
  br label %sw.epilog.i, !dbg !8238

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8239
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8240
  %sub.i = sub i32 %17, %18, !dbg !8241
  br label %sw.epilog.i, !dbg !8242

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8243
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8244
  %shl.i = shl i32 %19, %20, !dbg !8245
  br label %sw.epilog.i, !dbg !8246

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8247
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8248
  %cmp.i = icmp slt i32 %21, %22, !dbg !8249
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8250

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8251

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8251

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8252
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8253
  %cmp8.i = icmp ult i32 %23, %24, !dbg !8254
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8255

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8256

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8257

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8258
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8259
  %xor.i = xor i32 %25, %26, !dbg !8260
  br label %sw.epilog.i, !dbg !8261

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8262
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8263
  %sh_prom.i = and i32 %28, 31, !dbg !8264
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !8264
  br label %sw.epilog.i, !dbg !8265

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8266
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8267
  %sh_prom18.i = and i32 %30, 31, !dbg !8268
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !8268
  br label %sw.epilog.i, !dbg !8269

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8270
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8271
  %or.i = or i32 %31, %32, !dbg !8272
  br label %sw.epilog.i, !dbg !8273

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8274
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8275
  %and.i = and i32 %33, %34, !dbg !8276
  br label %sw.epilog.i, !dbg !8277

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8278

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8279
  %conv22.i = trunc i32 %35 to i5, !dbg !8279
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !8280
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8282
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8283

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8284
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8285
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !8286
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8286
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !8287
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8288

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8289
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8289
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8289
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !8289
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8290
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8290
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8290
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !8290
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8290
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !8290
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8290
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !8290
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8290
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !8290
  ret void, !dbg !8291
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sll__xpr_general__x_0__x_0__() #2 !dbg !8292 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !8293
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8294
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 179, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !8296

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !8299

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8300
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8301
  %conv1.i = trunc i32 %5 to i5, !dbg !8301
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !8302
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8304
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8305

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8306
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !8307
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8307
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8307
  br label %MI11rf_xpr_read.exit14.i, !dbg !8308

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8309
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !8309
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8310
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8311
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8312

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8313
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8314
  %add.i = add i32 %11, %12, !dbg !8315
  br label %sw.epilog.i, !dbg !8316

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8317
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8318
  %sub.i = sub i32 %13, %14, !dbg !8319
  br label %sw.epilog.i, !dbg !8320

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8321
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8322
  %shl.i = shl i32 %15, %16, !dbg !8323
  br label %sw.epilog.i, !dbg !8324

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8325
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8326
  %cmp.i = icmp slt i32 %17, %18, !dbg !8327
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8328

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8329

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8329

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8330
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8331
  %cmp8.i = icmp ult i32 %19, %20, !dbg !8332
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8333

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8334

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8335

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8336
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8337
  %xor.i = xor i32 %21, %22, !dbg !8338
  br label %sw.epilog.i, !dbg !8339

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8340
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8341
  %sh_prom.i = and i32 %24, 31, !dbg !8342
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !8342
  br label %sw.epilog.i, !dbg !8343

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8344
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8345
  %sh_prom18.i = and i32 %26, 31, !dbg !8346
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !8346
  br label %sw.epilog.i, !dbg !8347

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8348
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8349
  %or.i = or i32 %27, %28, !dbg !8350
  br label %sw.epilog.i, !dbg !8351

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8352
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8353
  %and.i = and i32 %29, %30, !dbg !8354
  br label %sw.epilog.i, !dbg !8355

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8356

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8357
  %conv22.i = trunc i32 %31 to i5, !dbg !8357
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !8358
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8360
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8361

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8362
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8363
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !8364
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8364
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !8365
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8366

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8367
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !8367
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8367
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !8367
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8368
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !8368
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8368
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !8368
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8368
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8368
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8368
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !8368
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8368
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8368
  ret void, !dbg !8369
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sll__xpr_general__x_0__xpr_general__() #2 !dbg !8370 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !8371
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8372
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !8374
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !8375
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 179, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !8377

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !8380

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8381
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8382
  %conv1.i = trunc i32 %5 to i5, !dbg !8382
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !8383
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8385
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8386

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8387
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !8388
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8388
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8388
  br label %MI11rf_xpr_read.exit14.i, !dbg !8389

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8390
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !8390
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8391
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8392
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8393

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8394
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8395
  %add.i = add i32 %11, %12, !dbg !8396
  br label %sw.epilog.i, !dbg !8397

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8398
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8399
  %sub.i = sub i32 %13, %14, !dbg !8400
  br label %sw.epilog.i, !dbg !8401

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8402
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8403
  %shl.i = shl i32 %15, %16, !dbg !8404
  br label %sw.epilog.i, !dbg !8405

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8406
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8407
  %cmp.i = icmp slt i32 %17, %18, !dbg !8408
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8409

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8410

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8410

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8411
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8412
  %cmp8.i = icmp ult i32 %19, %20, !dbg !8413
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8414

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8415

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8416

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8417
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8418
  %xor.i = xor i32 %21, %22, !dbg !8419
  br label %sw.epilog.i, !dbg !8420

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8421
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8422
  %sh_prom.i = and i32 %24, 31, !dbg !8423
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !8423
  br label %sw.epilog.i, !dbg !8424

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8425
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8426
  %sh_prom18.i = and i32 %26, 31, !dbg !8427
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !8427
  br label %sw.epilog.i, !dbg !8428

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8429
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8430
  %or.i = or i32 %27, %28, !dbg !8431
  br label %sw.epilog.i, !dbg !8432

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8433
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8434
  %and.i = and i32 %29, %30, !dbg !8435
  br label %sw.epilog.i, !dbg !8436

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8437

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8438
  %conv22.i = trunc i32 %31 to i5, !dbg !8438
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !8439
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8441
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8442

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8443
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8444
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !8445
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8445
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !8446
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8447

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8448
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !8448
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8448
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !8448
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8449
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !8449
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8449
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !8449
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8449
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8449
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8449
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !8449
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8449
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8449
  ret void, !dbg !8450
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sll__xpr_general__xpr_general__x_0__() #2 !dbg !8451 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !8452
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8453
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !8455
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !8456
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 179, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !8458
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !8460
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !8462
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !8463

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !8464
  %idxprom.i.i = zext i5 %6 to i32, !dbg !8465
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !8465
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !8465
  br label %MI11rf_xpr_read.exit.i, !dbg !8466

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !8467
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !8467
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8468
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8469
  %conv1.i = trunc i32 %9 to i5, !dbg !8469
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !8470
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8472
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8473

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8474
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !8475
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8475
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8475
  br label %MI11rf_xpr_read.exit14.i, !dbg !8476

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8477
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !8477
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8478
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8479
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8480

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8481
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8482
  %add.i = add i32 %15, %16, !dbg !8483
  br label %sw.epilog.i, !dbg !8484

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8485
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8486
  %sub.i = sub i32 %17, %18, !dbg !8487
  br label %sw.epilog.i, !dbg !8488

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8489
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8490
  %shl.i = shl i32 %19, %20, !dbg !8491
  br label %sw.epilog.i, !dbg !8492

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8493
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8494
  %cmp.i = icmp slt i32 %21, %22, !dbg !8495
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8496

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8497

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8497

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8498
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8499
  %cmp8.i = icmp ult i32 %23, %24, !dbg !8500
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8501

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8502

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8503

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8504
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8505
  %xor.i = xor i32 %25, %26, !dbg !8506
  br label %sw.epilog.i, !dbg !8507

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8508
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8509
  %sh_prom.i = and i32 %28, 31, !dbg !8510
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !8510
  br label %sw.epilog.i, !dbg !8511

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8512
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8513
  %sh_prom18.i = and i32 %30, 31, !dbg !8514
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !8514
  br label %sw.epilog.i, !dbg !8515

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8516
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8517
  %or.i = or i32 %31, %32, !dbg !8518
  br label %sw.epilog.i, !dbg !8519

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8520
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8521
  %and.i = and i32 %33, %34, !dbg !8522
  br label %sw.epilog.i, !dbg !8523

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8524

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8525
  %conv22.i = trunc i32 %35 to i5, !dbg !8525
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !8526
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8528
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8529

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8530
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8531
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !8532
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8532
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !8533
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8534

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8535
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8535
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8535
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !8535
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8536
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8536
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8536
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !8536
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8536
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !8536
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8536
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !8536
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8536
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !8536
  ret void, !dbg !8537
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sll__xpr_general__xpr_general__xpr_general__() #2 !dbg !8538 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 179, i32* %opc, align 4, !dbg !8539
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !8540
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8541
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !8543
  %call.i4 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !8544
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !8546
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !8547
  %0 = load i32, i32* %opc, align 4, !dbg !8549
  %1 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i4 to i5, !dbg !8550
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i4, 31, !dbg !8552
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !8554
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !8555

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !8556
  %idxprom.i.i = zext i5 %7 to i32, !dbg !8557
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !8557
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !8557
  br label %MI11rf_xpr_read.exit.i, !dbg !8558

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !8559
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !8559
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8560
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8561
  %conv1.i = trunc i32 %10 to i5, !dbg !8561
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %10, 31, !dbg !8562
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8564
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8565

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8566
  %idxprom.i10.i = zext i5 %12 to i32, !dbg !8567
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8567
  %13 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8567
  br label %MI11rf_xpr_read.exit14.i, !dbg !8568

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge5 = phi i32 [ %13, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8569
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !8569
  store i32 %storemerge5, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8570
  %15 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8571
  switch i32 %15, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8572

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8573
  %17 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8574
  %add.i = add i32 %16, %17, !dbg !8575
  br label %sw.epilog.i, !dbg !8576

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8577
  %19 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8578
  %sub.i = sub i32 %18, %19, !dbg !8579
  br label %sw.epilog.i, !dbg !8580

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8581
  %21 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8582
  %shl.i = shl i32 %20, %21, !dbg !8583
  br label %sw.epilog.i, !dbg !8584

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8585
  %23 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8586
  %cmp.i = icmp slt i32 %22, %23, !dbg !8587
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8588

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8589

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge6 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8589

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8590
  %25 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8591
  %cmp8.i = icmp ult i32 %24, %25, !dbg !8592
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8593

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8594

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge7 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8595

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8596
  %27 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8597
  %xor.i = xor i32 %26, %27, !dbg !8598
  br label %sw.epilog.i, !dbg !8599

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8600
  %29 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8601
  %sh_prom.i = and i32 %29, 31, !dbg !8602
  %shr.i = lshr i32 %28, %sh_prom.i, !dbg !8602
  br label %sw.epilog.i, !dbg !8603

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8604
  %31 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8605
  %sh_prom18.i = and i32 %31, 31, !dbg !8606
  %shr19.i = ashr i32 %30, %sh_prom18.i, !dbg !8606
  br label %sw.epilog.i, !dbg !8607

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8608
  %33 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8609
  %or.i = or i32 %32, %33, !dbg !8610
  br label %sw.epilog.i, !dbg !8611

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %34 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8612
  %35 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8613
  %and.i = and i32 %34, %35, !dbg !8614
  br label %sw.epilog.i, !dbg !8615

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8616

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge8 = phi i32 [ %storemerge7, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge6, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %36 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8617
  %conv22.i = trunc i32 %36 to i5, !dbg !8617
  %37 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %37)
  %38 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %38)
  store i32 %storemerge8, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %36, 31, !dbg !8618
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8620
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8621

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %39 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8622
  %40 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8623
  %idxprom.i3.i = zext i5 %40 to i32, !dbg !8624
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8624
  store volatile i32 %39, i32* %arrayidx.i4.i, align 4, !dbg !8625
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8626

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %41 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8627
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !8627
  %42 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8627
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %42), !dbg !8627
  %43 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8628
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !8628
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8628
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !8628
  %45 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8628
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !8628
  %46 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8628
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !8628
  %47 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8628
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !8628
  ret void, !dbg !8629
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_slt__x_0__x_0__x_0__() #2 !dbg !8630 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 307, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !8631

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !8634

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8635
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8636
  %conv1.i = trunc i32 %5 to i5, !dbg !8636
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !8637
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8639
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8640

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8641
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !8642
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8642
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8642
  br label %MI11rf_xpr_read.exit14.i, !dbg !8643

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8644
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !8644
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8645
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8646
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8647

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8648
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8649
  %add.i = add i32 %11, %12, !dbg !8650
  br label %sw.epilog.i, !dbg !8651

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8652
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8653
  %sub.i = sub i32 %13, %14, !dbg !8654
  br label %sw.epilog.i, !dbg !8655

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8656
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8657
  %shl.i = shl i32 %15, %16, !dbg !8658
  br label %sw.epilog.i, !dbg !8659

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8660
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8661
  %cmp.i = icmp slt i32 %17, %18, !dbg !8662
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8663

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8664

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8664

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8665
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8666
  %cmp8.i = icmp ult i32 %19, %20, !dbg !8667
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8668

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8669

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8670

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8671
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8672
  %xor.i = xor i32 %21, %22, !dbg !8673
  br label %sw.epilog.i, !dbg !8674

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8675
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8676
  %sh_prom.i = and i32 %24, 31, !dbg !8677
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !8677
  br label %sw.epilog.i, !dbg !8678

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8679
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8680
  %sh_prom18.i = and i32 %26, 31, !dbg !8681
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !8681
  br label %sw.epilog.i, !dbg !8682

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8683
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8684
  %or.i = or i32 %27, %28, !dbg !8685
  br label %sw.epilog.i, !dbg !8686

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8687
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8688
  %and.i = and i32 %29, %30, !dbg !8689
  br label %sw.epilog.i, !dbg !8690

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8691

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8692
  %conv22.i = trunc i32 %31 to i5, !dbg !8692
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !8693
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8695
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8696

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8697
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8698
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !8699
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8699
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !8700
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8701

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8702
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !8702
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8702
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !8702
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8703
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !8703
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8703
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !8703
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8703
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8703
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8703
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !8703
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8703
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8703
  ret void, !dbg !8704
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_slt__x_0__x_0__xpr_general__() #2 !dbg !8705 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !8706
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8707
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 307, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !8709

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !8712

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8713
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8714
  %conv1.i = trunc i32 %5 to i5, !dbg !8714
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !8715
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8717
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8718

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8719
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !8720
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8720
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8720
  br label %MI11rf_xpr_read.exit14.i, !dbg !8721

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8722
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !8722
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8723
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8724
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8725

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8726
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8727
  %add.i = add i32 %11, %12, !dbg !8728
  br label %sw.epilog.i, !dbg !8729

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8730
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8731
  %sub.i = sub i32 %13, %14, !dbg !8732
  br label %sw.epilog.i, !dbg !8733

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8734
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8735
  %shl.i = shl i32 %15, %16, !dbg !8736
  br label %sw.epilog.i, !dbg !8737

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8738
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8739
  %cmp.i = icmp slt i32 %17, %18, !dbg !8740
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8741

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8742

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8742

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8743
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8744
  %cmp8.i = icmp ult i32 %19, %20, !dbg !8745
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8746

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8747

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8748

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8749
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8750
  %xor.i = xor i32 %21, %22, !dbg !8751
  br label %sw.epilog.i, !dbg !8752

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8753
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8754
  %sh_prom.i = and i32 %24, 31, !dbg !8755
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !8755
  br label %sw.epilog.i, !dbg !8756

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8757
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8758
  %sh_prom18.i = and i32 %26, 31, !dbg !8759
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !8759
  br label %sw.epilog.i, !dbg !8760

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8761
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8762
  %or.i = or i32 %27, %28, !dbg !8763
  br label %sw.epilog.i, !dbg !8764

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8765
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8766
  %and.i = and i32 %29, %30, !dbg !8767
  br label %sw.epilog.i, !dbg !8768

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8769

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8770
  %conv22.i = trunc i32 %31 to i5, !dbg !8770
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !8771
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8773
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8774

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8775
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8776
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !8777
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8777
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !8778
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8779

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8780
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !8780
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8780
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !8780
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8781
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !8781
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8781
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !8781
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8781
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8781
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8781
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !8781
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8781
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8781
  ret void, !dbg !8782
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_slt__x_0__xpr_general__x_0__() #2 !dbg !8783 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !8784
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8785
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 307, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !8787
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !8789
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !8791
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !8792

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !8793
  %idxprom.i.i = zext i5 %6 to i32, !dbg !8794
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !8794
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !8794
  br label %MI11rf_xpr_read.exit.i, !dbg !8795

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !8796
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !8796
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8797
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8798
  %conv1.i = trunc i32 %9 to i5, !dbg !8798
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !8799
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8801
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8802

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8803
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !8804
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8804
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8804
  br label %MI11rf_xpr_read.exit14.i, !dbg !8805

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8806
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !8806
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8807
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8808
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8809

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8810
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8811
  %add.i = add i32 %15, %16, !dbg !8812
  br label %sw.epilog.i, !dbg !8813

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8814
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8815
  %sub.i = sub i32 %17, %18, !dbg !8816
  br label %sw.epilog.i, !dbg !8817

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8818
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8819
  %shl.i = shl i32 %19, %20, !dbg !8820
  br label %sw.epilog.i, !dbg !8821

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8822
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8823
  %cmp.i = icmp slt i32 %21, %22, !dbg !8824
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8825

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8826

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8826

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8827
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8828
  %cmp8.i = icmp ult i32 %23, %24, !dbg !8829
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8830

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8831

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8832

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8833
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8834
  %xor.i = xor i32 %25, %26, !dbg !8835
  br label %sw.epilog.i, !dbg !8836

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8837
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8838
  %sh_prom.i = and i32 %28, 31, !dbg !8839
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !8839
  br label %sw.epilog.i, !dbg !8840

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8841
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8842
  %sh_prom18.i = and i32 %30, 31, !dbg !8843
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !8843
  br label %sw.epilog.i, !dbg !8844

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8845
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8846
  %or.i = or i32 %31, %32, !dbg !8847
  br label %sw.epilog.i, !dbg !8848

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8849
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8850
  %and.i = and i32 %33, %34, !dbg !8851
  br label %sw.epilog.i, !dbg !8852

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8853

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8854
  %conv22.i = trunc i32 %35 to i5, !dbg !8854
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !8855
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8857
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8858

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8859
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8860
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !8861
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8861
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !8862
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8863

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8864
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8864
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8864
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !8864
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8865
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8865
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8865
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !8865
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8865
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !8865
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8865
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !8865
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8865
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !8865
  ret void, !dbg !8866
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_slt__x_0__xpr_general__xpr_general__() #2 !dbg !8867 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !8868
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8869
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !8871
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !8872
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 307, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i2 to i5, !dbg !8874
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !8876
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !8878
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !8879

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !8880
  %idxprom.i.i = zext i5 %6 to i32, !dbg !8881
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !8881
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !8881
  br label %MI11rf_xpr_read.exit.i, !dbg !8882

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !8883
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !8883
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8884
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8885
  %conv1.i = trunc i32 %9 to i5, !dbg !8885
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !8886
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8888
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8889

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8890
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !8891
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8891
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8891
  br label %MI11rf_xpr_read.exit14.i, !dbg !8892

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8893
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !8893
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8894
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8895
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8896

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8897
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8898
  %add.i = add i32 %15, %16, !dbg !8899
  br label %sw.epilog.i, !dbg !8900

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8901
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8902
  %sub.i = sub i32 %17, %18, !dbg !8903
  br label %sw.epilog.i, !dbg !8904

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8905
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8906
  %shl.i = shl i32 %19, %20, !dbg !8907
  br label %sw.epilog.i, !dbg !8908

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8909
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8910
  %cmp.i = icmp slt i32 %21, %22, !dbg !8911
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8912

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8913

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8913

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8914
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8915
  %cmp8.i = icmp ult i32 %23, %24, !dbg !8916
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8917

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8918

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8919

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8920
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8921
  %xor.i = xor i32 %25, %26, !dbg !8922
  br label %sw.epilog.i, !dbg !8923

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8924
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8925
  %sh_prom.i = and i32 %28, 31, !dbg !8926
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !8926
  br label %sw.epilog.i, !dbg !8927

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8928
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8929
  %sh_prom18.i = and i32 %30, 31, !dbg !8930
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !8930
  br label %sw.epilog.i, !dbg !8931

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8932
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8933
  %or.i = or i32 %31, %32, !dbg !8934
  br label %sw.epilog.i, !dbg !8935

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8936
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8937
  %and.i = and i32 %33, %34, !dbg !8938
  br label %sw.epilog.i, !dbg !8939

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !8940

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !8941
  %conv22.i = trunc i32 %35 to i5, !dbg !8941
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !8942
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !8944
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !8945

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !8946
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !8947
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !8948
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !8948
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !8949
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !8950

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8951
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !8951
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !8951
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !8951
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !8952
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !8952
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !8952
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !8952
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !8952
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !8952
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8952
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !8952
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !8952
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !8952
  ret void, !dbg !8953
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_slt__xpr_general__x_0__x_0__() #2 !dbg !8954 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !8955
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !8956
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 307, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !8958

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !8961

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8962
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !8963
  %conv1.i = trunc i32 %5 to i5, !dbg !8963
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !8964
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !8966
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !8967

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !8968
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !8969
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !8969
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !8969
  br label %MI11rf_xpr_read.exit14.i, !dbg !8970

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !8971
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !8971
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8972
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !8973
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !8974

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8975
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8976
  %add.i = add i32 %11, %12, !dbg !8977
  br label %sw.epilog.i, !dbg !8978

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8979
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8980
  %sub.i = sub i32 %13, %14, !dbg !8981
  br label %sw.epilog.i, !dbg !8982

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8983
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8984
  %shl.i = shl i32 %15, %16, !dbg !8985
  br label %sw.epilog.i, !dbg !8986

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8987
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8988
  %cmp.i = icmp slt i32 %17, %18, !dbg !8989
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !8990

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !8991

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !8991

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8992
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8993
  %cmp8.i = icmp ult i32 %19, %20, !dbg !8994
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !8995

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !8996

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !8997

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8998
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !8999
  %xor.i = xor i32 %21, %22, !dbg !9000
  br label %sw.epilog.i, !dbg !9001

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9002
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9003
  %sh_prom.i = and i32 %24, 31, !dbg !9004
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !9004
  br label %sw.epilog.i, !dbg !9005

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9006
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9007
  %sh_prom18.i = and i32 %26, 31, !dbg !9008
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !9008
  br label %sw.epilog.i, !dbg !9009

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9010
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9011
  %or.i = or i32 %27, %28, !dbg !9012
  br label %sw.epilog.i, !dbg !9013

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9014
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9015
  %and.i = and i32 %29, %30, !dbg !9016
  br label %sw.epilog.i, !dbg !9017

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9018

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9019
  %conv22.i = trunc i32 %31 to i5, !dbg !9019
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !9020
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9022
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9023

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9024
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9025
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !9026
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9026
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !9027
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9028

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9029
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !9029
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9029
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !9029
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9030
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !9030
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9030
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !9030
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9030
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !9030
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9030
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !9030
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9030
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !9030
  ret void, !dbg !9031
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_slt__xpr_general__x_0__xpr_general__() #2 !dbg !9032 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !9033
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !9034
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !9036
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !9037
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 307, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !9039

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !9042

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9043
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9044
  %conv1.i = trunc i32 %5 to i5, !dbg !9044
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !9045
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9047
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9048

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9049
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !9050
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9050
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9050
  br label %MI11rf_xpr_read.exit14.i, !dbg !9051

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9052
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !9052
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9053
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9054
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9055

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9056
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9057
  %add.i = add i32 %11, %12, !dbg !9058
  br label %sw.epilog.i, !dbg !9059

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9060
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9061
  %sub.i = sub i32 %13, %14, !dbg !9062
  br label %sw.epilog.i, !dbg !9063

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9064
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9065
  %shl.i = shl i32 %15, %16, !dbg !9066
  br label %sw.epilog.i, !dbg !9067

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9068
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9069
  %cmp.i = icmp slt i32 %17, %18, !dbg !9070
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9071

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9072

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9072

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9073
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9074
  %cmp8.i = icmp ult i32 %19, %20, !dbg !9075
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9076

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9077

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9078

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9079
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9080
  %xor.i = xor i32 %21, %22, !dbg !9081
  br label %sw.epilog.i, !dbg !9082

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9083
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9084
  %sh_prom.i = and i32 %24, 31, !dbg !9085
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !9085
  br label %sw.epilog.i, !dbg !9086

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9087
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9088
  %sh_prom18.i = and i32 %26, 31, !dbg !9089
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !9089
  br label %sw.epilog.i, !dbg !9090

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9091
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9092
  %or.i = or i32 %27, %28, !dbg !9093
  br label %sw.epilog.i, !dbg !9094

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9095
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9096
  %and.i = and i32 %29, %30, !dbg !9097
  br label %sw.epilog.i, !dbg !9098

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9099

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9100
  %conv22.i = trunc i32 %31 to i5, !dbg !9100
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !9101
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9103
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9104

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9105
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9106
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !9107
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9107
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !9108
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9109

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9110
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !9110
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9110
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !9110
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9111
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !9111
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9111
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !9111
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9111
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !9111
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9111
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !9111
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9111
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !9111
  ret void, !dbg !9112
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_slt__xpr_general__xpr_general__x_0__() #2 !dbg !9113 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !9114
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !9115
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !9117
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !9118
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 307, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !9120
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !9122
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !9124
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !9125

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !9126
  %idxprom.i.i = zext i5 %6 to i32, !dbg !9127
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !9127
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !9127
  br label %MI11rf_xpr_read.exit.i, !dbg !9128

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !9129
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !9129
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9130
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9131
  %conv1.i = trunc i32 %9 to i5, !dbg !9131
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !9132
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9134
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9135

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9136
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !9137
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9137
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9137
  br label %MI11rf_xpr_read.exit14.i, !dbg !9138

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9139
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !9139
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9140
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9141
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9142

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9143
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9144
  %add.i = add i32 %15, %16, !dbg !9145
  br label %sw.epilog.i, !dbg !9146

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9147
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9148
  %sub.i = sub i32 %17, %18, !dbg !9149
  br label %sw.epilog.i, !dbg !9150

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9151
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9152
  %shl.i = shl i32 %19, %20, !dbg !9153
  br label %sw.epilog.i, !dbg !9154

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9155
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9156
  %cmp.i = icmp slt i32 %21, %22, !dbg !9157
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9158

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9159

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9159

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9160
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9161
  %cmp8.i = icmp ult i32 %23, %24, !dbg !9162
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9163

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9164

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9165

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9166
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9167
  %xor.i = xor i32 %25, %26, !dbg !9168
  br label %sw.epilog.i, !dbg !9169

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9170
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9171
  %sh_prom.i = and i32 %28, 31, !dbg !9172
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !9172
  br label %sw.epilog.i, !dbg !9173

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9174
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9175
  %sh_prom18.i = and i32 %30, 31, !dbg !9176
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !9176
  br label %sw.epilog.i, !dbg !9177

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9178
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9179
  %or.i = or i32 %31, %32, !dbg !9180
  br label %sw.epilog.i, !dbg !9181

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9182
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9183
  %and.i = and i32 %33, %34, !dbg !9184
  br label %sw.epilog.i, !dbg !9185

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9186

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9187
  %conv22.i = trunc i32 %35 to i5, !dbg !9187
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !9188
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9190
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9191

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9192
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9193
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !9194
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9194
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !9195
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9196

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9197
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !9197
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9197
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !9197
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9198
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !9198
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9198
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !9198
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9198
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !9198
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9198
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !9198
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9198
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !9198
  ret void, !dbg !9199
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_slt__xpr_general__xpr_general__xpr_general__() #2 !dbg !9200 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 307, i32* %opc, align 4, !dbg !9201
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !9202
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !9203
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !9205
  %call.i4 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !9206
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !9208
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !9209
  %0 = load i32, i32* %opc, align 4, !dbg !9211
  %1 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i4 to i5, !dbg !9212
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i4, 31, !dbg !9214
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !9216
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !9217

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !9218
  %idxprom.i.i = zext i5 %7 to i32, !dbg !9219
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !9219
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !9219
  br label %MI11rf_xpr_read.exit.i, !dbg !9220

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !9221
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !9221
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9222
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9223
  %conv1.i = trunc i32 %10 to i5, !dbg !9223
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %10, 31, !dbg !9224
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9226
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9227

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9228
  %idxprom.i10.i = zext i5 %12 to i32, !dbg !9229
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9229
  %13 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9229
  br label %MI11rf_xpr_read.exit14.i, !dbg !9230

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge5 = phi i32 [ %13, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9231
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !9231
  store i32 %storemerge5, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9232
  %15 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9233
  switch i32 %15, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9234

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9235
  %17 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9236
  %add.i = add i32 %16, %17, !dbg !9237
  br label %sw.epilog.i, !dbg !9238

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9239
  %19 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9240
  %sub.i = sub i32 %18, %19, !dbg !9241
  br label %sw.epilog.i, !dbg !9242

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9243
  %21 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9244
  %shl.i = shl i32 %20, %21, !dbg !9245
  br label %sw.epilog.i, !dbg !9246

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9247
  %23 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9248
  %cmp.i = icmp slt i32 %22, %23, !dbg !9249
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9250

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9251

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge6 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9251

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9252
  %25 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9253
  %cmp8.i = icmp ult i32 %24, %25, !dbg !9254
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9255

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9256

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge7 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9257

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9258
  %27 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9259
  %xor.i = xor i32 %26, %27, !dbg !9260
  br label %sw.epilog.i, !dbg !9261

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9262
  %29 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9263
  %sh_prom.i = and i32 %29, 31, !dbg !9264
  %shr.i = lshr i32 %28, %sh_prom.i, !dbg !9264
  br label %sw.epilog.i, !dbg !9265

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9266
  %31 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9267
  %sh_prom18.i = and i32 %31, 31, !dbg !9268
  %shr19.i = ashr i32 %30, %sh_prom18.i, !dbg !9268
  br label %sw.epilog.i, !dbg !9269

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9270
  %33 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9271
  %or.i = or i32 %32, %33, !dbg !9272
  br label %sw.epilog.i, !dbg !9273

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %34 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9274
  %35 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9275
  %and.i = and i32 %34, %35, !dbg !9276
  br label %sw.epilog.i, !dbg !9277

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9278

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge8 = phi i32 [ %storemerge7, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge6, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %36 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9279
  %conv22.i = trunc i32 %36 to i5, !dbg !9279
  %37 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %37)
  %38 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %38)
  store i32 %storemerge8, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %36, 31, !dbg !9280
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9282
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9283

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %39 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9284
  %40 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9285
  %idxprom.i3.i = zext i5 %40 to i32, !dbg !9286
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9286
  store volatile i32 %39, i32* %arrayidx.i4.i, align 4, !dbg !9287
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9288

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %41 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9289
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !9289
  %42 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9289
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %42), !dbg !9289
  %43 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9290
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !9290
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9290
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !9290
  %45 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9290
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !9290
  %46 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9290
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !9290
  %47 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9290
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !9290
  ret void, !dbg !9291
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sltu__x_0__x_0__x_0__() #2 !dbg !9292 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 435, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !9293

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !9296

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9297
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9298
  %conv1.i = trunc i32 %5 to i5, !dbg !9298
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !9299
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9301
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9302

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9303
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !9304
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9304
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9304
  br label %MI11rf_xpr_read.exit14.i, !dbg !9305

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9306
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !9306
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9307
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9308
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9309

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9310
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9311
  %add.i = add i32 %11, %12, !dbg !9312
  br label %sw.epilog.i, !dbg !9313

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9314
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9315
  %sub.i = sub i32 %13, %14, !dbg !9316
  br label %sw.epilog.i, !dbg !9317

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9318
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9319
  %shl.i = shl i32 %15, %16, !dbg !9320
  br label %sw.epilog.i, !dbg !9321

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9322
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9323
  %cmp.i = icmp slt i32 %17, %18, !dbg !9324
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9325

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9326

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9326

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9327
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9328
  %cmp8.i = icmp ult i32 %19, %20, !dbg !9329
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9330

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9331

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9332

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9333
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9334
  %xor.i = xor i32 %21, %22, !dbg !9335
  br label %sw.epilog.i, !dbg !9336

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9337
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9338
  %sh_prom.i = and i32 %24, 31, !dbg !9339
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !9339
  br label %sw.epilog.i, !dbg !9340

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9341
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9342
  %sh_prom18.i = and i32 %26, 31, !dbg !9343
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !9343
  br label %sw.epilog.i, !dbg !9344

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9345
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9346
  %or.i = or i32 %27, %28, !dbg !9347
  br label %sw.epilog.i, !dbg !9348

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9349
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9350
  %and.i = and i32 %29, %30, !dbg !9351
  br label %sw.epilog.i, !dbg !9352

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9353

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9354
  %conv22.i = trunc i32 %31 to i5, !dbg !9354
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !9355
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9357
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9358

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9359
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9360
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !9361
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9361
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !9362
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9363

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9364
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !9364
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9364
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !9364
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9365
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !9365
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9365
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !9365
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9365
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !9365
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9365
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !9365
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9365
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !9365
  ret void, !dbg !9366
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sltu__x_0__x_0__xpr_general__() #2 !dbg !9367 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !9368
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !9369
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 435, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !9371

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !9374

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9375
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9376
  %conv1.i = trunc i32 %5 to i5, !dbg !9376
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !9377
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9379
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9380

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9381
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !9382
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9382
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9382
  br label %MI11rf_xpr_read.exit14.i, !dbg !9383

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9384
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !9384
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9385
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9386
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9387

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9388
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9389
  %add.i = add i32 %11, %12, !dbg !9390
  br label %sw.epilog.i, !dbg !9391

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9392
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9393
  %sub.i = sub i32 %13, %14, !dbg !9394
  br label %sw.epilog.i, !dbg !9395

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9396
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9397
  %shl.i = shl i32 %15, %16, !dbg !9398
  br label %sw.epilog.i, !dbg !9399

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9400
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9401
  %cmp.i = icmp slt i32 %17, %18, !dbg !9402
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9403

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9404

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9404

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9405
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9406
  %cmp8.i = icmp ult i32 %19, %20, !dbg !9407
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9408

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9409

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9410

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9411
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9412
  %xor.i = xor i32 %21, %22, !dbg !9413
  br label %sw.epilog.i, !dbg !9414

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9415
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9416
  %sh_prom.i = and i32 %24, 31, !dbg !9417
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !9417
  br label %sw.epilog.i, !dbg !9418

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9419
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9420
  %sh_prom18.i = and i32 %26, 31, !dbg !9421
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !9421
  br label %sw.epilog.i, !dbg !9422

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9423
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9424
  %or.i = or i32 %27, %28, !dbg !9425
  br label %sw.epilog.i, !dbg !9426

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9427
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9428
  %and.i = and i32 %29, %30, !dbg !9429
  br label %sw.epilog.i, !dbg !9430

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9431

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9432
  %conv22.i = trunc i32 %31 to i5, !dbg !9432
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !9433
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9435
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9436

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9437
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9438
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !9439
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9439
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !9440
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9441

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9442
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !9442
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9442
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !9442
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9443
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !9443
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9443
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !9443
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9443
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !9443
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9443
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !9443
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9443
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !9443
  ret void, !dbg !9444
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sltu__x_0__xpr_general__x_0__() #2 !dbg !9445 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !9446
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !9447
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 435, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !9449
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !9451
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !9453
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !9454

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !9455
  %idxprom.i.i = zext i5 %6 to i32, !dbg !9456
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !9456
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !9456
  br label %MI11rf_xpr_read.exit.i, !dbg !9457

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !9458
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !9458
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9459
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9460
  %conv1.i = trunc i32 %9 to i5, !dbg !9460
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !9461
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9463
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9464

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9465
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !9466
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9466
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9466
  br label %MI11rf_xpr_read.exit14.i, !dbg !9467

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9468
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !9468
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9469
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9470
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9471

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9472
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9473
  %add.i = add i32 %15, %16, !dbg !9474
  br label %sw.epilog.i, !dbg !9475

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9476
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9477
  %sub.i = sub i32 %17, %18, !dbg !9478
  br label %sw.epilog.i, !dbg !9479

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9480
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9481
  %shl.i = shl i32 %19, %20, !dbg !9482
  br label %sw.epilog.i, !dbg !9483

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9484
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9485
  %cmp.i = icmp slt i32 %21, %22, !dbg !9486
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9487

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9488

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9488

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9489
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9490
  %cmp8.i = icmp ult i32 %23, %24, !dbg !9491
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9492

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9493

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9494

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9495
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9496
  %xor.i = xor i32 %25, %26, !dbg !9497
  br label %sw.epilog.i, !dbg !9498

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9499
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9500
  %sh_prom.i = and i32 %28, 31, !dbg !9501
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !9501
  br label %sw.epilog.i, !dbg !9502

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9503
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9504
  %sh_prom18.i = and i32 %30, 31, !dbg !9505
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !9505
  br label %sw.epilog.i, !dbg !9506

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9507
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9508
  %or.i = or i32 %31, %32, !dbg !9509
  br label %sw.epilog.i, !dbg !9510

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9511
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9512
  %and.i = and i32 %33, %34, !dbg !9513
  br label %sw.epilog.i, !dbg !9514

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9515

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9516
  %conv22.i = trunc i32 %35 to i5, !dbg !9516
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !9517
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9519
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9520

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9521
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9522
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !9523
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9523
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !9524
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9525

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9526
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !9526
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9526
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !9526
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9527
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !9527
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9527
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !9527
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9527
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !9527
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9527
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !9527
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9527
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !9527
  ret void, !dbg !9528
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sltu__x_0__xpr_general__xpr_general__() #2 !dbg !9529 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !9530
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !9531
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !9533
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !9534
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 435, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i2 to i5, !dbg !9536
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !9538
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !9540
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !9541

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !9542
  %idxprom.i.i = zext i5 %6 to i32, !dbg !9543
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !9543
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !9543
  br label %MI11rf_xpr_read.exit.i, !dbg !9544

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !9545
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !9545
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9546
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9547
  %conv1.i = trunc i32 %9 to i5, !dbg !9547
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !9548
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9550
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9551

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9552
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !9553
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9553
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9553
  br label %MI11rf_xpr_read.exit14.i, !dbg !9554

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9555
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !9555
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9556
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9557
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9558

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9559
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9560
  %add.i = add i32 %15, %16, !dbg !9561
  br label %sw.epilog.i, !dbg !9562

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9563
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9564
  %sub.i = sub i32 %17, %18, !dbg !9565
  br label %sw.epilog.i, !dbg !9566

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9567
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9568
  %shl.i = shl i32 %19, %20, !dbg !9569
  br label %sw.epilog.i, !dbg !9570

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9571
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9572
  %cmp.i = icmp slt i32 %21, %22, !dbg !9573
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9574

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9575

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9575

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9576
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9577
  %cmp8.i = icmp ult i32 %23, %24, !dbg !9578
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9579

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9580

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9581

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9582
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9583
  %xor.i = xor i32 %25, %26, !dbg !9584
  br label %sw.epilog.i, !dbg !9585

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9586
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9587
  %sh_prom.i = and i32 %28, 31, !dbg !9588
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !9588
  br label %sw.epilog.i, !dbg !9589

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9590
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9591
  %sh_prom18.i = and i32 %30, 31, !dbg !9592
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !9592
  br label %sw.epilog.i, !dbg !9593

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9594
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9595
  %or.i = or i32 %31, %32, !dbg !9596
  br label %sw.epilog.i, !dbg !9597

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9598
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9599
  %and.i = and i32 %33, %34, !dbg !9600
  br label %sw.epilog.i, !dbg !9601

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9602

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9603
  %conv22.i = trunc i32 %35 to i5, !dbg !9603
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !9604
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9606
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9607

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9608
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9609
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !9610
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9610
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !9611
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9612

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9613
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !9613
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9613
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !9613
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !9614
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !9614
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !9614
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !9614
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !9614
  ret void, !dbg !9615
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sltu__xpr_general__x_0__x_0__() #2 !dbg !9616 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !9617
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !9618
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 435, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !9620

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !9623

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9624
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9625
  %conv1.i = trunc i32 %5 to i5, !dbg !9625
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !9626
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9628
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9629

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9630
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !9631
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9631
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9631
  br label %MI11rf_xpr_read.exit14.i, !dbg !9632

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9633
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !9633
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9634
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9635
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9636

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9637
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9638
  %add.i = add i32 %11, %12, !dbg !9639
  br label %sw.epilog.i, !dbg !9640

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9641
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9642
  %sub.i = sub i32 %13, %14, !dbg !9643
  br label %sw.epilog.i, !dbg !9644

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9645
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9646
  %shl.i = shl i32 %15, %16, !dbg !9647
  br label %sw.epilog.i, !dbg !9648

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9649
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9650
  %cmp.i = icmp slt i32 %17, %18, !dbg !9651
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9652

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9653

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9653

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9654
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9655
  %cmp8.i = icmp ult i32 %19, %20, !dbg !9656
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9657

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9658

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9659

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9660
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9661
  %xor.i = xor i32 %21, %22, !dbg !9662
  br label %sw.epilog.i, !dbg !9663

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9664
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9665
  %sh_prom.i = and i32 %24, 31, !dbg !9666
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !9666
  br label %sw.epilog.i, !dbg !9667

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9668
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9669
  %sh_prom18.i = and i32 %26, 31, !dbg !9670
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !9670
  br label %sw.epilog.i, !dbg !9671

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9672
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9673
  %or.i = or i32 %27, %28, !dbg !9674
  br label %sw.epilog.i, !dbg !9675

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9676
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9677
  %and.i = and i32 %29, %30, !dbg !9678
  br label %sw.epilog.i, !dbg !9679

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9680

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9681
  %conv22.i = trunc i32 %31 to i5, !dbg !9681
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !9682
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9684
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9685

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9686
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9687
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !9688
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9688
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !9689
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9690

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9691
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !9691
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9691
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !9691
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9692
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !9692
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9692
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !9692
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9692
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !9692
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9692
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !9692
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9692
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !9692
  ret void, !dbg !9693
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sltu__xpr_general__x_0__xpr_general__() #2 !dbg !9694 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !9695
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !9696
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !9698
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !9699
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 435, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !9701

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !9704

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9705
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9706
  %conv1.i = trunc i32 %5 to i5, !dbg !9706
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !9707
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9709
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9710

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9711
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !9712
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9712
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9712
  br label %MI11rf_xpr_read.exit14.i, !dbg !9713

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9714
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !9714
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9715
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9716
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9717

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9718
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9719
  %add.i = add i32 %11, %12, !dbg !9720
  br label %sw.epilog.i, !dbg !9721

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9722
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9723
  %sub.i = sub i32 %13, %14, !dbg !9724
  br label %sw.epilog.i, !dbg !9725

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9726
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9727
  %shl.i = shl i32 %15, %16, !dbg !9728
  br label %sw.epilog.i, !dbg !9729

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9730
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9731
  %cmp.i = icmp slt i32 %17, %18, !dbg !9732
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9733

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9734

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9734

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9735
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9736
  %cmp8.i = icmp ult i32 %19, %20, !dbg !9737
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9738

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9739

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9740

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9741
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9742
  %xor.i = xor i32 %21, %22, !dbg !9743
  br label %sw.epilog.i, !dbg !9744

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9745
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9746
  %sh_prom.i = and i32 %24, 31, !dbg !9747
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !9747
  br label %sw.epilog.i, !dbg !9748

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9749
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9750
  %sh_prom18.i = and i32 %26, 31, !dbg !9751
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !9751
  br label %sw.epilog.i, !dbg !9752

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9753
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9754
  %or.i = or i32 %27, %28, !dbg !9755
  br label %sw.epilog.i, !dbg !9756

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9757
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9758
  %and.i = and i32 %29, %30, !dbg !9759
  br label %sw.epilog.i, !dbg !9760

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9761

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9762
  %conv22.i = trunc i32 %31 to i5, !dbg !9762
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !9763
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9765
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9766

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9767
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9768
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !9769
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9769
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !9770
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9771

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9772
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !9772
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9772
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !9772
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9773
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !9773
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9773
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !9773
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9773
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !9773
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9773
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !9773
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9773
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !9773
  ret void, !dbg !9774
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sltu__xpr_general__xpr_general__x_0__() #2 !dbg !9775 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !9776
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !9777
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !9779
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !9780
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 435, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !9782
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !9784
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !9786
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !9787

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !9788
  %idxprom.i.i = zext i5 %6 to i32, !dbg !9789
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !9789
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !9789
  br label %MI11rf_xpr_read.exit.i, !dbg !9790

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !9791
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !9791
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9792
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9793
  %conv1.i = trunc i32 %9 to i5, !dbg !9793
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !9794
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9796
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9797

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9798
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !9799
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9799
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9799
  br label %MI11rf_xpr_read.exit14.i, !dbg !9800

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9801
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !9801
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9802
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9803
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9804

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9805
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9806
  %add.i = add i32 %15, %16, !dbg !9807
  br label %sw.epilog.i, !dbg !9808

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9809
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9810
  %sub.i = sub i32 %17, %18, !dbg !9811
  br label %sw.epilog.i, !dbg !9812

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9813
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9814
  %shl.i = shl i32 %19, %20, !dbg !9815
  br label %sw.epilog.i, !dbg !9816

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9817
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9818
  %cmp.i = icmp slt i32 %21, %22, !dbg !9819
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9820

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9821

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9821

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9822
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9823
  %cmp8.i = icmp ult i32 %23, %24, !dbg !9824
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9825

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9826

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9827

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9828
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9829
  %xor.i = xor i32 %25, %26, !dbg !9830
  br label %sw.epilog.i, !dbg !9831

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9832
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9833
  %sh_prom.i = and i32 %28, 31, !dbg !9834
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !9834
  br label %sw.epilog.i, !dbg !9835

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9836
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9837
  %sh_prom18.i = and i32 %30, 31, !dbg !9838
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !9838
  br label %sw.epilog.i, !dbg !9839

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9840
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9841
  %or.i = or i32 %31, %32, !dbg !9842
  br label %sw.epilog.i, !dbg !9843

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9844
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9845
  %and.i = and i32 %33, %34, !dbg !9846
  br label %sw.epilog.i, !dbg !9847

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9848

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9849
  %conv22.i = trunc i32 %35 to i5, !dbg !9849
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !9850
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9852
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9853

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9854
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9855
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !9856
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9856
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !9857
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9858

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9859
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !9859
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9859
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !9859
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9860
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !9860
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9860
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !9860
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9860
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !9860
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9860
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !9860
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9860
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !9860
  ret void, !dbg !9861
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sltu__xpr_general__xpr_general__xpr_general__() #2 !dbg !9862 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 435, i32* %opc, align 4, !dbg !9863
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !9864
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !9865
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !9867
  %call.i4 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !9868
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !9870
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !9871
  %0 = load i32, i32* %opc, align 4, !dbg !9873
  %1 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i4 to i5, !dbg !9874
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i4, 31, !dbg !9876
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !9878
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !9879

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !9880
  %idxprom.i.i = zext i5 %7 to i32, !dbg !9881
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !9881
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !9881
  br label %MI11rf_xpr_read.exit.i, !dbg !9882

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !9883
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !9883
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9884
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9885
  %conv1.i = trunc i32 %10 to i5, !dbg !9885
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %10, 31, !dbg !9886
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9888
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9889

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9890
  %idxprom.i10.i = zext i5 %12 to i32, !dbg !9891
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9891
  %13 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9891
  br label %MI11rf_xpr_read.exit14.i, !dbg !9892

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge5 = phi i32 [ %13, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9893
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !9893
  store i32 %storemerge5, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9894
  %15 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9895
  switch i32 %15, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9896

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9897
  %17 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9898
  %add.i = add i32 %16, %17, !dbg !9899
  br label %sw.epilog.i, !dbg !9900

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9901
  %19 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9902
  %sub.i = sub i32 %18, %19, !dbg !9903
  br label %sw.epilog.i, !dbg !9904

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9905
  %21 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9906
  %shl.i = shl i32 %20, %21, !dbg !9907
  br label %sw.epilog.i, !dbg !9908

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9909
  %23 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9910
  %cmp.i = icmp slt i32 %22, %23, !dbg !9911
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9912

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9913

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge6 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9913

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9914
  %25 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9915
  %cmp8.i = icmp ult i32 %24, %25, !dbg !9916
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9917

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9918

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge7 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9919

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9920
  %27 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9921
  %xor.i = xor i32 %26, %27, !dbg !9922
  br label %sw.epilog.i, !dbg !9923

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9924
  %29 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9925
  %sh_prom.i = and i32 %29, 31, !dbg !9926
  %shr.i = lshr i32 %28, %sh_prom.i, !dbg !9926
  br label %sw.epilog.i, !dbg !9927

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9928
  %31 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9929
  %sh_prom18.i = and i32 %31, 31, !dbg !9930
  %shr19.i = ashr i32 %30, %sh_prom18.i, !dbg !9930
  br label %sw.epilog.i, !dbg !9931

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9932
  %33 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9933
  %or.i = or i32 %32, %33, !dbg !9934
  br label %sw.epilog.i, !dbg !9935

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %34 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9936
  %35 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9937
  %and.i = and i32 %34, %35, !dbg !9938
  br label %sw.epilog.i, !dbg !9939

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !9940

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge8 = phi i32 [ %storemerge7, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge6, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %36 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !9941
  %conv22.i = trunc i32 %36 to i5, !dbg !9941
  %37 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %37)
  %38 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %38)
  store i32 %storemerge8, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %36, 31, !dbg !9942
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !9944
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !9945

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %39 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !9946
  %40 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !9947
  %idxprom.i3.i = zext i5 %40 to i32, !dbg !9948
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !9948
  store volatile i32 %39, i32* %arrayidx.i4.i, align 4, !dbg !9949
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !9950

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %41 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9951
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !9951
  %42 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !9951
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %42), !dbg !9951
  %43 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !9952
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !9952
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !9952
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !9952
  %45 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !9952
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !9952
  %46 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9952
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !9952
  %47 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !9952
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !9952
  ret void, !dbg !9953
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sra__x_0__x_0__x_0__() #2 !dbg !9954 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 33459, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !9955

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !9958

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9959
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !9960
  %conv1.i = trunc i32 %5 to i5, !dbg !9960
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !9961
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !9963
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !9964

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !9965
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !9966
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !9966
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !9966
  br label %MI11rf_xpr_read.exit14.i, !dbg !9967

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !9968
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !9968
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9969
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !9970
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !9971

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9972
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9973
  %add.i = add i32 %11, %12, !dbg !9974
  br label %sw.epilog.i, !dbg !9975

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9976
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9977
  %sub.i = sub i32 %13, %14, !dbg !9978
  br label %sw.epilog.i, !dbg !9979

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9980
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9981
  %shl.i = shl i32 %15, %16, !dbg !9982
  br label %sw.epilog.i, !dbg !9983

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9984
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9985
  %cmp.i = icmp slt i32 %17, %18, !dbg !9986
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !9987

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !9988

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !9988

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9989
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9990
  %cmp8.i = icmp ult i32 %19, %20, !dbg !9991
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !9992

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !9993

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !9994

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9995
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9996
  %xor.i = xor i32 %21, %22, !dbg !9997
  br label %sw.epilog.i, !dbg !9998

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !9999
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10000
  %sh_prom.i = and i32 %24, 31, !dbg !10001
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !10001
  br label %sw.epilog.i, !dbg !10002

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10003
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10004
  %sh_prom18.i = and i32 %26, 31, !dbg !10005
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !10005
  br label %sw.epilog.i, !dbg !10006

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10007
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10008
  %or.i = or i32 %27, %28, !dbg !10009
  br label %sw.epilog.i, !dbg !10010

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10011
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10012
  %and.i = and i32 %29, %30, !dbg !10013
  br label %sw.epilog.i, !dbg !10014

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10015

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10016
  %conv22.i = trunc i32 %31 to i5, !dbg !10016
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !10017
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10019
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10020

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10021
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10022
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !10023
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10023
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !10024
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10025

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10026
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !10026
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10026
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !10026
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10027
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !10027
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10027
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !10027
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10027
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10027
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10027
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !10027
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10027
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10027
  ret void, !dbg !10028
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sra__x_0__x_0__xpr_general__() #2 !dbg !10029 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !10030
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10031
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 33459, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !10033

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !10036

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10037
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10038
  %conv1.i = trunc i32 %5 to i5, !dbg !10038
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !10039
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10041
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10042

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10043
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !10044
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10044
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10044
  br label %MI11rf_xpr_read.exit14.i, !dbg !10045

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10046
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !10046
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10047
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10048
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10049

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10050
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10051
  %add.i = add i32 %11, %12, !dbg !10052
  br label %sw.epilog.i, !dbg !10053

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10054
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10055
  %sub.i = sub i32 %13, %14, !dbg !10056
  br label %sw.epilog.i, !dbg !10057

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10058
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10059
  %shl.i = shl i32 %15, %16, !dbg !10060
  br label %sw.epilog.i, !dbg !10061

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10062
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10063
  %cmp.i = icmp slt i32 %17, %18, !dbg !10064
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10065

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10066

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10066

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10067
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10068
  %cmp8.i = icmp ult i32 %19, %20, !dbg !10069
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10070

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10071

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10072

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10073
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10074
  %xor.i = xor i32 %21, %22, !dbg !10075
  br label %sw.epilog.i, !dbg !10076

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10077
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10078
  %sh_prom.i = and i32 %24, 31, !dbg !10079
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !10079
  br label %sw.epilog.i, !dbg !10080

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10081
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10082
  %sh_prom18.i = and i32 %26, 31, !dbg !10083
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !10083
  br label %sw.epilog.i, !dbg !10084

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10085
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10086
  %or.i = or i32 %27, %28, !dbg !10087
  br label %sw.epilog.i, !dbg !10088

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10089
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10090
  %and.i = and i32 %29, %30, !dbg !10091
  br label %sw.epilog.i, !dbg !10092

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10093

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10094
  %conv22.i = trunc i32 %31 to i5, !dbg !10094
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !10095
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10097
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10098

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10099
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10100
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !10101
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10101
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !10102
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10103

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10104
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !10104
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10104
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !10104
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10105
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !10105
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10105
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !10105
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10105
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10105
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10105
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !10105
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10105
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10105
  ret void, !dbg !10106
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sra__x_0__xpr_general__x_0__() #2 !dbg !10107 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !10108
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10109
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 33459, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !10111
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !10113
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !10115
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !10116

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !10117
  %idxprom.i.i = zext i5 %6 to i32, !dbg !10118
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !10118
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !10118
  br label %MI11rf_xpr_read.exit.i, !dbg !10119

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !10120
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !10120
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10121
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10122
  %conv1.i = trunc i32 %9 to i5, !dbg !10122
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !10123
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10125
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10126

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10127
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !10128
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10128
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10128
  br label %MI11rf_xpr_read.exit14.i, !dbg !10129

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10130
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !10130
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10131
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10132
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10133

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10134
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10135
  %add.i = add i32 %15, %16, !dbg !10136
  br label %sw.epilog.i, !dbg !10137

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10138
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10139
  %sub.i = sub i32 %17, %18, !dbg !10140
  br label %sw.epilog.i, !dbg !10141

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10142
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10143
  %shl.i = shl i32 %19, %20, !dbg !10144
  br label %sw.epilog.i, !dbg !10145

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10146
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10147
  %cmp.i = icmp slt i32 %21, %22, !dbg !10148
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10149

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10150

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10150

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10151
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10152
  %cmp8.i = icmp ult i32 %23, %24, !dbg !10153
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10154

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10155

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10156

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10157
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10158
  %xor.i = xor i32 %25, %26, !dbg !10159
  br label %sw.epilog.i, !dbg !10160

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10161
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10162
  %sh_prom.i = and i32 %28, 31, !dbg !10163
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !10163
  br label %sw.epilog.i, !dbg !10164

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10165
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10166
  %sh_prom18.i = and i32 %30, 31, !dbg !10167
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !10167
  br label %sw.epilog.i, !dbg !10168

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10169
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10170
  %or.i = or i32 %31, %32, !dbg !10171
  br label %sw.epilog.i, !dbg !10172

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10173
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10174
  %and.i = and i32 %33, %34, !dbg !10175
  br label %sw.epilog.i, !dbg !10176

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10177

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10178
  %conv22.i = trunc i32 %35 to i5, !dbg !10178
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !10179
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10181
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10182

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10183
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10184
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !10185
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10185
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !10186
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10187

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10188
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10188
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10188
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !10188
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10189
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10189
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10189
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !10189
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10189
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !10189
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10189
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !10189
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10189
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !10189
  ret void, !dbg !10190
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sra__x_0__xpr_general__xpr_general__() #2 !dbg !10191 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !10192
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10193
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !10195
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !10196
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 33459, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i2 to i5, !dbg !10198
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !10200
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !10202
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !10203

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !10204
  %idxprom.i.i = zext i5 %6 to i32, !dbg !10205
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !10205
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !10205
  br label %MI11rf_xpr_read.exit.i, !dbg !10206

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !10207
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !10207
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10208
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10209
  %conv1.i = trunc i32 %9 to i5, !dbg !10209
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !10210
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10212
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10213

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10214
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !10215
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10215
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10215
  br label %MI11rf_xpr_read.exit14.i, !dbg !10216

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10217
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !10217
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10218
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10219
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10220

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10221
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10222
  %add.i = add i32 %15, %16, !dbg !10223
  br label %sw.epilog.i, !dbg !10224

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10225
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10226
  %sub.i = sub i32 %17, %18, !dbg !10227
  br label %sw.epilog.i, !dbg !10228

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10229
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10230
  %shl.i = shl i32 %19, %20, !dbg !10231
  br label %sw.epilog.i, !dbg !10232

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10233
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10234
  %cmp.i = icmp slt i32 %21, %22, !dbg !10235
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10236

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10237

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10237

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10238
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10239
  %cmp8.i = icmp ult i32 %23, %24, !dbg !10240
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10241

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10242

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10243

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10244
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10245
  %xor.i = xor i32 %25, %26, !dbg !10246
  br label %sw.epilog.i, !dbg !10247

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10248
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10249
  %sh_prom.i = and i32 %28, 31, !dbg !10250
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !10250
  br label %sw.epilog.i, !dbg !10251

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10252
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10253
  %sh_prom18.i = and i32 %30, 31, !dbg !10254
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !10254
  br label %sw.epilog.i, !dbg !10255

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10256
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10257
  %or.i = or i32 %31, %32, !dbg !10258
  br label %sw.epilog.i, !dbg !10259

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10260
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10261
  %and.i = and i32 %33, %34, !dbg !10262
  br label %sw.epilog.i, !dbg !10263

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10264

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10265
  %conv22.i = trunc i32 %35 to i5, !dbg !10265
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !10266
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10268
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10269

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10270
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10271
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !10272
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10272
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !10273
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10274

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10275
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10275
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10275
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !10275
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10276
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10276
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10276
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !10276
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10276
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !10276
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10276
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !10276
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10276
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !10276
  ret void, !dbg !10277
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sra__xpr_general__x_0__x_0__() #2 !dbg !10278 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !10279
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10280
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 33459, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !10282

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !10285

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10286
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10287
  %conv1.i = trunc i32 %5 to i5, !dbg !10287
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !10288
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10290
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10291

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10292
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !10293
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10293
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10293
  br label %MI11rf_xpr_read.exit14.i, !dbg !10294

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10295
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !10295
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10296
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10297
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10298

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10299
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10300
  %add.i = add i32 %11, %12, !dbg !10301
  br label %sw.epilog.i, !dbg !10302

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10303
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10304
  %sub.i = sub i32 %13, %14, !dbg !10305
  br label %sw.epilog.i, !dbg !10306

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10307
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10308
  %shl.i = shl i32 %15, %16, !dbg !10309
  br label %sw.epilog.i, !dbg !10310

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10311
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10312
  %cmp.i = icmp slt i32 %17, %18, !dbg !10313
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10314

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10315

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10315

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10316
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10317
  %cmp8.i = icmp ult i32 %19, %20, !dbg !10318
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10319

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10320

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10321

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10322
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10323
  %xor.i = xor i32 %21, %22, !dbg !10324
  br label %sw.epilog.i, !dbg !10325

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10326
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10327
  %sh_prom.i = and i32 %24, 31, !dbg !10328
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !10328
  br label %sw.epilog.i, !dbg !10329

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10330
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10331
  %sh_prom18.i = and i32 %26, 31, !dbg !10332
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !10332
  br label %sw.epilog.i, !dbg !10333

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10334
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10335
  %or.i = or i32 %27, %28, !dbg !10336
  br label %sw.epilog.i, !dbg !10337

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10338
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10339
  %and.i = and i32 %29, %30, !dbg !10340
  br label %sw.epilog.i, !dbg !10341

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10342

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10343
  %conv22.i = trunc i32 %31 to i5, !dbg !10343
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !10344
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10346
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10347

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10348
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10349
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !10350
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10350
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !10351
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10352

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10353
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !10353
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10353
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !10353
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10354
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !10354
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10354
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !10354
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10354
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10354
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10354
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !10354
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10354
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10354
  ret void, !dbg !10355
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sra__xpr_general__x_0__xpr_general__() #2 !dbg !10356 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !10357
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10358
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !10360
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !10361
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 33459, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !10363

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !10366

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10367
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10368
  %conv1.i = trunc i32 %5 to i5, !dbg !10368
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !10369
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10371
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10372

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10373
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !10374
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10374
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10374
  br label %MI11rf_xpr_read.exit14.i, !dbg !10375

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10376
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !10376
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10377
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10378
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10379

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10380
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10381
  %add.i = add i32 %11, %12, !dbg !10382
  br label %sw.epilog.i, !dbg !10383

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10384
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10385
  %sub.i = sub i32 %13, %14, !dbg !10386
  br label %sw.epilog.i, !dbg !10387

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10388
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10389
  %shl.i = shl i32 %15, %16, !dbg !10390
  br label %sw.epilog.i, !dbg !10391

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10392
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10393
  %cmp.i = icmp slt i32 %17, %18, !dbg !10394
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10395

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10396

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10396

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10397
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10398
  %cmp8.i = icmp ult i32 %19, %20, !dbg !10399
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10400

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10401

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10402

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10403
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10404
  %xor.i = xor i32 %21, %22, !dbg !10405
  br label %sw.epilog.i, !dbg !10406

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10407
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10408
  %sh_prom.i = and i32 %24, 31, !dbg !10409
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !10409
  br label %sw.epilog.i, !dbg !10410

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10411
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10412
  %sh_prom18.i = and i32 %26, 31, !dbg !10413
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !10413
  br label %sw.epilog.i, !dbg !10414

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10415
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10416
  %or.i = or i32 %27, %28, !dbg !10417
  br label %sw.epilog.i, !dbg !10418

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10419
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10420
  %and.i = and i32 %29, %30, !dbg !10421
  br label %sw.epilog.i, !dbg !10422

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10423

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10424
  %conv22.i = trunc i32 %31 to i5, !dbg !10424
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !10425
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10427
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10428

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10429
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10430
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !10431
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10431
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !10432
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10433

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10434
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !10434
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10434
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !10434
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10435
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !10435
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10435
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !10435
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10435
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10435
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10435
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !10435
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10435
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10435
  ret void, !dbg !10436
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sra__xpr_general__xpr_general__x_0__() #2 !dbg !10437 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !10438
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10439
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !10441
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !10442
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 33459, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !10444
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !10446
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !10448
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !10449

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !10450
  %idxprom.i.i = zext i5 %6 to i32, !dbg !10451
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !10451
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !10451
  br label %MI11rf_xpr_read.exit.i, !dbg !10452

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !10453
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !10453
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10454
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10455
  %conv1.i = trunc i32 %9 to i5, !dbg !10455
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !10456
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10458
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10459

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10460
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !10461
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10461
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10461
  br label %MI11rf_xpr_read.exit14.i, !dbg !10462

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10463
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !10463
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10464
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10465
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10466

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10467
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10468
  %add.i = add i32 %15, %16, !dbg !10469
  br label %sw.epilog.i, !dbg !10470

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10471
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10472
  %sub.i = sub i32 %17, %18, !dbg !10473
  br label %sw.epilog.i, !dbg !10474

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10475
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10476
  %shl.i = shl i32 %19, %20, !dbg !10477
  br label %sw.epilog.i, !dbg !10478

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10479
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10480
  %cmp.i = icmp slt i32 %21, %22, !dbg !10481
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10482

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10483

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10483

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10484
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10485
  %cmp8.i = icmp ult i32 %23, %24, !dbg !10486
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10487

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10488

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10489

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10490
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10491
  %xor.i = xor i32 %25, %26, !dbg !10492
  br label %sw.epilog.i, !dbg !10493

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10494
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10495
  %sh_prom.i = and i32 %28, 31, !dbg !10496
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !10496
  br label %sw.epilog.i, !dbg !10497

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10498
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10499
  %sh_prom18.i = and i32 %30, 31, !dbg !10500
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !10500
  br label %sw.epilog.i, !dbg !10501

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10502
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10503
  %or.i = or i32 %31, %32, !dbg !10504
  br label %sw.epilog.i, !dbg !10505

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10506
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10507
  %and.i = and i32 %33, %34, !dbg !10508
  br label %sw.epilog.i, !dbg !10509

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10510

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10511
  %conv22.i = trunc i32 %35 to i5, !dbg !10511
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !10512
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10514
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10515

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10516
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10517
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !10518
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10518
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !10519
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10520

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10521
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10521
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10521
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !10521
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10522
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10522
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10522
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !10522
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10522
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !10522
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10522
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !10522
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10522
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !10522
  ret void, !dbg !10523
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sra__xpr_general__xpr_general__xpr_general__() #2 !dbg !10524 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 33459, i32* %opc, align 4, !dbg !10525
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !10526
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10527
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !10529
  %call.i4 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !10530
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !10532
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !10533
  %0 = load i32, i32* %opc, align 4, !dbg !10535
  %1 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i4 to i5, !dbg !10536
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i4, 31, !dbg !10538
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !10540
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !10541

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !10542
  %idxprom.i.i = zext i5 %7 to i32, !dbg !10543
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !10543
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !10543
  br label %MI11rf_xpr_read.exit.i, !dbg !10544

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !10545
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !10545
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10546
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10547
  %conv1.i = trunc i32 %10 to i5, !dbg !10547
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %10, 31, !dbg !10548
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10550
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10551

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10552
  %idxprom.i10.i = zext i5 %12 to i32, !dbg !10553
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10553
  %13 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10553
  br label %MI11rf_xpr_read.exit14.i, !dbg !10554

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge5 = phi i32 [ %13, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10555
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !10555
  store i32 %storemerge5, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10556
  %15 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10557
  switch i32 %15, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10558

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10559
  %17 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10560
  %add.i = add i32 %16, %17, !dbg !10561
  br label %sw.epilog.i, !dbg !10562

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10563
  %19 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10564
  %sub.i = sub i32 %18, %19, !dbg !10565
  br label %sw.epilog.i, !dbg !10566

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10567
  %21 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10568
  %shl.i = shl i32 %20, %21, !dbg !10569
  br label %sw.epilog.i, !dbg !10570

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10571
  %23 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10572
  %cmp.i = icmp slt i32 %22, %23, !dbg !10573
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10574

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10575

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge6 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10575

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10576
  %25 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10577
  %cmp8.i = icmp ult i32 %24, %25, !dbg !10578
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10579

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10580

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge7 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10581

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10582
  %27 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10583
  %xor.i = xor i32 %26, %27, !dbg !10584
  br label %sw.epilog.i, !dbg !10585

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10586
  %29 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10587
  %sh_prom.i = and i32 %29, 31, !dbg !10588
  %shr.i = lshr i32 %28, %sh_prom.i, !dbg !10588
  br label %sw.epilog.i, !dbg !10589

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10590
  %31 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10591
  %sh_prom18.i = and i32 %31, 31, !dbg !10592
  %shr19.i = ashr i32 %30, %sh_prom18.i, !dbg !10592
  br label %sw.epilog.i, !dbg !10593

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10594
  %33 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10595
  %or.i = or i32 %32, %33, !dbg !10596
  br label %sw.epilog.i, !dbg !10597

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %34 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10598
  %35 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10599
  %and.i = and i32 %34, %35, !dbg !10600
  br label %sw.epilog.i, !dbg !10601

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10602

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge8 = phi i32 [ %storemerge7, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge6, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %36 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10603
  %conv22.i = trunc i32 %36 to i5, !dbg !10603
  %37 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %37)
  %38 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %38)
  store i32 %storemerge8, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %36, 31, !dbg !10604
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10606
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10607

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %39 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10608
  %40 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10609
  %idxprom.i3.i = zext i5 %40 to i32, !dbg !10610
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10610
  store volatile i32 %39, i32* %arrayidx.i4.i, align 4, !dbg !10611
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10612

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %41 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10613
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !10613
  %42 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10613
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %42), !dbg !10613
  %43 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !10614
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !10614
  %45 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !10614
  %46 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !10614
  %47 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10614
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !10614
  ret void, !dbg !10615
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_srl__x_0__x_0__x_0__() #2 !dbg !10616 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 691, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !10617

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !10620

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10621
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10622
  %conv1.i = trunc i32 %5 to i5, !dbg !10622
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !10623
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10625
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10626

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10627
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !10628
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10628
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10628
  br label %MI11rf_xpr_read.exit14.i, !dbg !10629

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10630
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !10630
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10631
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10632
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10633

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10634
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10635
  %add.i = add i32 %11, %12, !dbg !10636
  br label %sw.epilog.i, !dbg !10637

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10638
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10639
  %sub.i = sub i32 %13, %14, !dbg !10640
  br label %sw.epilog.i, !dbg !10641

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10642
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10643
  %shl.i = shl i32 %15, %16, !dbg !10644
  br label %sw.epilog.i, !dbg !10645

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10646
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10647
  %cmp.i = icmp slt i32 %17, %18, !dbg !10648
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10649

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10650

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10650

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10651
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10652
  %cmp8.i = icmp ult i32 %19, %20, !dbg !10653
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10654

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10655

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10656

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10657
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10658
  %xor.i = xor i32 %21, %22, !dbg !10659
  br label %sw.epilog.i, !dbg !10660

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10661
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10662
  %sh_prom.i = and i32 %24, 31, !dbg !10663
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !10663
  br label %sw.epilog.i, !dbg !10664

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10665
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10666
  %sh_prom18.i = and i32 %26, 31, !dbg !10667
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !10667
  br label %sw.epilog.i, !dbg !10668

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10669
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10670
  %or.i = or i32 %27, %28, !dbg !10671
  br label %sw.epilog.i, !dbg !10672

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10673
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10674
  %and.i = and i32 %29, %30, !dbg !10675
  br label %sw.epilog.i, !dbg !10676

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10677

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10678
  %conv22.i = trunc i32 %31 to i5, !dbg !10678
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !10679
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10681
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10682

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10683
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10684
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !10685
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10685
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !10686
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10687

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10688
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !10688
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10688
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !10688
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10689
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !10689
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10689
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !10689
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10689
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10689
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10689
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !10689
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10689
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10689
  ret void, !dbg !10690
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_srl__x_0__x_0__xpr_general__() #2 !dbg !10691 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !10692
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10693
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 691, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !10695

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !10698

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10699
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10700
  %conv1.i = trunc i32 %5 to i5, !dbg !10700
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !10701
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10703
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10704

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10705
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !10706
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10706
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10706
  br label %MI11rf_xpr_read.exit14.i, !dbg !10707

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10708
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !10708
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10709
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10710
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10711

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10712
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10713
  %add.i = add i32 %11, %12, !dbg !10714
  br label %sw.epilog.i, !dbg !10715

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10716
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10717
  %sub.i = sub i32 %13, %14, !dbg !10718
  br label %sw.epilog.i, !dbg !10719

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10720
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10721
  %shl.i = shl i32 %15, %16, !dbg !10722
  br label %sw.epilog.i, !dbg !10723

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10724
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10725
  %cmp.i = icmp slt i32 %17, %18, !dbg !10726
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10727

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10728

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10728

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10729
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10730
  %cmp8.i = icmp ult i32 %19, %20, !dbg !10731
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10732

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10733

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10734

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10735
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10736
  %xor.i = xor i32 %21, %22, !dbg !10737
  br label %sw.epilog.i, !dbg !10738

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10739
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10740
  %sh_prom.i = and i32 %24, 31, !dbg !10741
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !10741
  br label %sw.epilog.i, !dbg !10742

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10743
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10744
  %sh_prom18.i = and i32 %26, 31, !dbg !10745
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !10745
  br label %sw.epilog.i, !dbg !10746

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10747
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10748
  %or.i = or i32 %27, %28, !dbg !10749
  br label %sw.epilog.i, !dbg !10750

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10751
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10752
  %and.i = and i32 %29, %30, !dbg !10753
  br label %sw.epilog.i, !dbg !10754

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10755

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10756
  %conv22.i = trunc i32 %31 to i5, !dbg !10756
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !10757
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10759
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10760

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10761
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10762
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !10763
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10763
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !10764
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10765

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10766
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !10766
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10766
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !10766
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10767
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !10767
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10767
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !10767
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10767
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10767
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10767
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !10767
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10767
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10767
  ret void, !dbg !10768
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_srl__x_0__xpr_general__x_0__() #2 !dbg !10769 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !10770
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10771
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 691, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !10773
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !10775
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !10777
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !10778

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !10779
  %idxprom.i.i = zext i5 %6 to i32, !dbg !10780
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !10780
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !10780
  br label %MI11rf_xpr_read.exit.i, !dbg !10781

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !10782
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !10782
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10783
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10784
  %conv1.i = trunc i32 %9 to i5, !dbg !10784
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !10785
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10787
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10788

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10789
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !10790
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10790
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10790
  br label %MI11rf_xpr_read.exit14.i, !dbg !10791

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10792
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !10792
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10793
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10794
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10795

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10796
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10797
  %add.i = add i32 %15, %16, !dbg !10798
  br label %sw.epilog.i, !dbg !10799

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10800
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10801
  %sub.i = sub i32 %17, %18, !dbg !10802
  br label %sw.epilog.i, !dbg !10803

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10804
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10805
  %shl.i = shl i32 %19, %20, !dbg !10806
  br label %sw.epilog.i, !dbg !10807

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10808
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10809
  %cmp.i = icmp slt i32 %21, %22, !dbg !10810
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10811

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10812

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10812

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10813
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10814
  %cmp8.i = icmp ult i32 %23, %24, !dbg !10815
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10816

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10817

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10818

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10819
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10820
  %xor.i = xor i32 %25, %26, !dbg !10821
  br label %sw.epilog.i, !dbg !10822

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10823
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10824
  %sh_prom.i = and i32 %28, 31, !dbg !10825
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !10825
  br label %sw.epilog.i, !dbg !10826

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10827
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10828
  %sh_prom18.i = and i32 %30, 31, !dbg !10829
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !10829
  br label %sw.epilog.i, !dbg !10830

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10831
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10832
  %or.i = or i32 %31, %32, !dbg !10833
  br label %sw.epilog.i, !dbg !10834

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10835
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10836
  %and.i = and i32 %33, %34, !dbg !10837
  br label %sw.epilog.i, !dbg !10838

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10839

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10840
  %conv22.i = trunc i32 %35 to i5, !dbg !10840
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !10841
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10843
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10844

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10845
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10846
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !10847
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10847
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !10848
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10849

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10850
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10850
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10850
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !10850
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10851
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10851
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10851
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !10851
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10851
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !10851
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10851
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !10851
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10851
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !10851
  ret void, !dbg !10852
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_srl__x_0__xpr_general__xpr_general__() #2 !dbg !10853 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !10854
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10855
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !10857
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !10858
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 691, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i2 to i5, !dbg !10860
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !10862
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !10864
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !10865

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !10866
  %idxprom.i.i = zext i5 %6 to i32, !dbg !10867
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !10867
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !10867
  br label %MI11rf_xpr_read.exit.i, !dbg !10868

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !10869
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !10869
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10870
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10871
  %conv1.i = trunc i32 %9 to i5, !dbg !10871
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !10872
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10874
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10875

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10876
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !10877
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10877
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10877
  br label %MI11rf_xpr_read.exit14.i, !dbg !10878

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10879
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !10879
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10880
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10881
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10882

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10883
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10884
  %add.i = add i32 %15, %16, !dbg !10885
  br label %sw.epilog.i, !dbg !10886

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10887
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10888
  %sub.i = sub i32 %17, %18, !dbg !10889
  br label %sw.epilog.i, !dbg !10890

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10891
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10892
  %shl.i = shl i32 %19, %20, !dbg !10893
  br label %sw.epilog.i, !dbg !10894

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10895
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10896
  %cmp.i = icmp slt i32 %21, %22, !dbg !10897
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10898

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10899

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10899

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10900
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10901
  %cmp8.i = icmp ult i32 %23, %24, !dbg !10902
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10903

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10904

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10905

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10906
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10907
  %xor.i = xor i32 %25, %26, !dbg !10908
  br label %sw.epilog.i, !dbg !10909

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10910
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10911
  %sh_prom.i = and i32 %28, 31, !dbg !10912
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !10912
  br label %sw.epilog.i, !dbg !10913

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10914
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10915
  %sh_prom18.i = and i32 %30, 31, !dbg !10916
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !10916
  br label %sw.epilog.i, !dbg !10917

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10918
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10919
  %or.i = or i32 %31, %32, !dbg !10920
  br label %sw.epilog.i, !dbg !10921

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10922
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10923
  %and.i = and i32 %33, %34, !dbg !10924
  br label %sw.epilog.i, !dbg !10925

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !10926

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !10927
  %conv22.i = trunc i32 %35 to i5, !dbg !10927
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !10928
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !10930
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !10931

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !10932
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !10933
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !10934
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !10934
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !10935
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !10936

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10937
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !10937
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !10937
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !10937
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !10938
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !10938
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !10938
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !10938
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !10938
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !10938
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10938
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !10938
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !10938
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !10938
  ret void, !dbg !10939
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_srl__xpr_general__x_0__x_0__() #2 !dbg !10940 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !10941
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !10942
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 691, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !10944

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !10947

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10948
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !10949
  %conv1.i = trunc i32 %5 to i5, !dbg !10949
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !10950
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !10952
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !10953

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !10954
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !10955
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !10955
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !10955
  br label %MI11rf_xpr_read.exit14.i, !dbg !10956

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !10957
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !10957
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10958
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !10959
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !10960

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10961
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10962
  %add.i = add i32 %11, %12, !dbg !10963
  br label %sw.epilog.i, !dbg !10964

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10965
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10966
  %sub.i = sub i32 %13, %14, !dbg !10967
  br label %sw.epilog.i, !dbg !10968

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10969
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10970
  %shl.i = shl i32 %15, %16, !dbg !10971
  br label %sw.epilog.i, !dbg !10972

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10973
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10974
  %cmp.i = icmp slt i32 %17, %18, !dbg !10975
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !10976

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !10977

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !10977

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10978
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10979
  %cmp8.i = icmp ult i32 %19, %20, !dbg !10980
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !10981

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !10982

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !10983

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10984
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10985
  %xor.i = xor i32 %21, %22, !dbg !10986
  br label %sw.epilog.i, !dbg !10987

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10988
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10989
  %sh_prom.i = and i32 %24, 31, !dbg !10990
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !10990
  br label %sw.epilog.i, !dbg !10991

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10992
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10993
  %sh_prom18.i = and i32 %26, 31, !dbg !10994
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !10994
  br label %sw.epilog.i, !dbg !10995

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10996
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !10997
  %or.i = or i32 %27, %28, !dbg !10998
  br label %sw.epilog.i, !dbg !10999

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11000
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11001
  %and.i = and i32 %29, %30, !dbg !11002
  br label %sw.epilog.i, !dbg !11003

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11004

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11005
  %conv22.i = trunc i32 %31 to i5, !dbg !11005
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !11006
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11008
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11009

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11010
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11011
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !11012
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11012
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !11013
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11014

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11015
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !11015
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11015
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !11015
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11016
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !11016
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11016
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !11016
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11016
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !11016
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11016
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !11016
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11016
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !11016
  ret void, !dbg !11017
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_srl__xpr_general__x_0__xpr_general__() #2 !dbg !11018 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !11019
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !11020
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !11022
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !11023
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 691, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !11025

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !11028

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11029
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11030
  %conv1.i = trunc i32 %5 to i5, !dbg !11030
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !11031
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11033
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11034

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11035
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !11036
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11036
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11036
  br label %MI11rf_xpr_read.exit14.i, !dbg !11037

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11038
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !11038
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11039
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11040
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11041

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11042
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11043
  %add.i = add i32 %11, %12, !dbg !11044
  br label %sw.epilog.i, !dbg !11045

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11046
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11047
  %sub.i = sub i32 %13, %14, !dbg !11048
  br label %sw.epilog.i, !dbg !11049

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11050
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11051
  %shl.i = shl i32 %15, %16, !dbg !11052
  br label %sw.epilog.i, !dbg !11053

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11054
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11055
  %cmp.i = icmp slt i32 %17, %18, !dbg !11056
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11057

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11058

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11058

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11059
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11060
  %cmp8.i = icmp ult i32 %19, %20, !dbg !11061
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11062

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11063

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11064

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11065
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11066
  %xor.i = xor i32 %21, %22, !dbg !11067
  br label %sw.epilog.i, !dbg !11068

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11069
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11070
  %sh_prom.i = and i32 %24, 31, !dbg !11071
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !11071
  br label %sw.epilog.i, !dbg !11072

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11073
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11074
  %sh_prom18.i = and i32 %26, 31, !dbg !11075
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !11075
  br label %sw.epilog.i, !dbg !11076

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11077
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11078
  %or.i = or i32 %27, %28, !dbg !11079
  br label %sw.epilog.i, !dbg !11080

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11081
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11082
  %and.i = and i32 %29, %30, !dbg !11083
  br label %sw.epilog.i, !dbg !11084

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11085

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11086
  %conv22.i = trunc i32 %31 to i5, !dbg !11086
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !11087
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11089
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11090

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11091
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11092
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !11093
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11093
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !11094
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11095

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11096
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !11096
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11096
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !11096
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11097
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !11097
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11097
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !11097
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11097
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !11097
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11097
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !11097
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11097
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !11097
  ret void, !dbg !11098
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_srl__xpr_general__xpr_general__x_0__() #2 !dbg !11099 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !11100
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !11101
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !11103
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !11104
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 691, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !11106
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !11108
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !11110
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !11111

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !11112
  %idxprom.i.i = zext i5 %6 to i32, !dbg !11113
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !11113
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !11113
  br label %MI11rf_xpr_read.exit.i, !dbg !11114

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !11115
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !11115
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11116
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11117
  %conv1.i = trunc i32 %9 to i5, !dbg !11117
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !11118
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11120
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11121

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11122
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !11123
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11123
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11123
  br label %MI11rf_xpr_read.exit14.i, !dbg !11124

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11125
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !11125
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11126
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11127
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11128

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11129
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11130
  %add.i = add i32 %15, %16, !dbg !11131
  br label %sw.epilog.i, !dbg !11132

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11133
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11134
  %sub.i = sub i32 %17, %18, !dbg !11135
  br label %sw.epilog.i, !dbg !11136

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11137
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11138
  %shl.i = shl i32 %19, %20, !dbg !11139
  br label %sw.epilog.i, !dbg !11140

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11141
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11142
  %cmp.i = icmp slt i32 %21, %22, !dbg !11143
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11144

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11145

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11145

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11146
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11147
  %cmp8.i = icmp ult i32 %23, %24, !dbg !11148
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11149

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11150

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11151

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11152
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11153
  %xor.i = xor i32 %25, %26, !dbg !11154
  br label %sw.epilog.i, !dbg !11155

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11156
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11157
  %sh_prom.i = and i32 %28, 31, !dbg !11158
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !11158
  br label %sw.epilog.i, !dbg !11159

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11160
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11161
  %sh_prom18.i = and i32 %30, 31, !dbg !11162
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !11162
  br label %sw.epilog.i, !dbg !11163

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11164
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11165
  %or.i = or i32 %31, %32, !dbg !11166
  br label %sw.epilog.i, !dbg !11167

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11168
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11169
  %and.i = and i32 %33, %34, !dbg !11170
  br label %sw.epilog.i, !dbg !11171

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11172

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11173
  %conv22.i = trunc i32 %35 to i5, !dbg !11173
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !11174
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11176
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11177

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11178
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11179
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !11180
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11180
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !11181
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11182

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11183
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !11183
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11183
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !11183
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !11184
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !11184
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !11184
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !11184
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !11184
  ret void, !dbg !11185
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_srl__xpr_general__xpr_general__xpr_general__() #2 !dbg !11186 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 691, i32* %opc, align 4, !dbg !11187
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !11188
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !11189
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !11191
  %call.i4 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !11192
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !11194
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !11195
  %0 = load i32, i32* %opc, align 4, !dbg !11197
  %1 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i4 to i5, !dbg !11198
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i4, 31, !dbg !11200
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !11202
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !11203

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !11204
  %idxprom.i.i = zext i5 %7 to i32, !dbg !11205
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !11205
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !11205
  br label %MI11rf_xpr_read.exit.i, !dbg !11206

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !11207
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !11207
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11208
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11209
  %conv1.i = trunc i32 %10 to i5, !dbg !11209
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %10, 31, !dbg !11210
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11212
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11213

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11214
  %idxprom.i10.i = zext i5 %12 to i32, !dbg !11215
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11215
  %13 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11215
  br label %MI11rf_xpr_read.exit14.i, !dbg !11216

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge5 = phi i32 [ %13, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11217
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !11217
  store i32 %storemerge5, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11218
  %15 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11219
  switch i32 %15, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11220

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11221
  %17 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11222
  %add.i = add i32 %16, %17, !dbg !11223
  br label %sw.epilog.i, !dbg !11224

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11225
  %19 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11226
  %sub.i = sub i32 %18, %19, !dbg !11227
  br label %sw.epilog.i, !dbg !11228

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11229
  %21 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11230
  %shl.i = shl i32 %20, %21, !dbg !11231
  br label %sw.epilog.i, !dbg !11232

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11233
  %23 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11234
  %cmp.i = icmp slt i32 %22, %23, !dbg !11235
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11236

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11237

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge6 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11237

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11238
  %25 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11239
  %cmp8.i = icmp ult i32 %24, %25, !dbg !11240
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11241

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11242

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge7 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11243

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11244
  %27 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11245
  %xor.i = xor i32 %26, %27, !dbg !11246
  br label %sw.epilog.i, !dbg !11247

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11248
  %29 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11249
  %sh_prom.i = and i32 %29, 31, !dbg !11250
  %shr.i = lshr i32 %28, %sh_prom.i, !dbg !11250
  br label %sw.epilog.i, !dbg !11251

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11252
  %31 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11253
  %sh_prom18.i = and i32 %31, 31, !dbg !11254
  %shr19.i = ashr i32 %30, %sh_prom18.i, !dbg !11254
  br label %sw.epilog.i, !dbg !11255

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11256
  %33 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11257
  %or.i = or i32 %32, %33, !dbg !11258
  br label %sw.epilog.i, !dbg !11259

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %34 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11260
  %35 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11261
  %and.i = and i32 %34, %35, !dbg !11262
  br label %sw.epilog.i, !dbg !11263

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11264

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge8 = phi i32 [ %storemerge7, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge6, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %36 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11265
  %conv22.i = trunc i32 %36 to i5, !dbg !11265
  %37 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %37)
  %38 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %38)
  store i32 %storemerge8, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %36, 31, !dbg !11266
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11268
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11269

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %39 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11270
  %40 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11271
  %idxprom.i3.i = zext i5 %40 to i32, !dbg !11272
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11272
  store volatile i32 %39, i32* %arrayidx.i4.i, align 4, !dbg !11273
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11274

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %41 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11275
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !11275
  %42 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11275
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %42), !dbg !11275
  %43 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11276
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !11276
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11276
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !11276
  %45 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11276
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !11276
  %46 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11276
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !11276
  %47 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11276
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !11276
  ret void, !dbg !11277
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sub__x_0__x_0__x_0__() #2 !dbg !11278 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 32819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !11279

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !11282

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11283
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11284
  %conv1.i = trunc i32 %5 to i5, !dbg !11284
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !11285
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11287
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11288

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11289
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !11290
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11290
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11290
  br label %MI11rf_xpr_read.exit14.i, !dbg !11291

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11292
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !11292
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11293
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11294
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11295

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11296
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11297
  %add.i = add i32 %11, %12, !dbg !11298
  br label %sw.epilog.i, !dbg !11299

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11300
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11301
  %sub.i = sub i32 %13, %14, !dbg !11302
  br label %sw.epilog.i, !dbg !11303

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11304
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11305
  %shl.i = shl i32 %15, %16, !dbg !11306
  br label %sw.epilog.i, !dbg !11307

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11308
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11309
  %cmp.i = icmp slt i32 %17, %18, !dbg !11310
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11311

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11312

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11312

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11313
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11314
  %cmp8.i = icmp ult i32 %19, %20, !dbg !11315
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11316

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11317

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11318

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11319
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11320
  %xor.i = xor i32 %21, %22, !dbg !11321
  br label %sw.epilog.i, !dbg !11322

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11323
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11324
  %sh_prom.i = and i32 %24, 31, !dbg !11325
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !11325
  br label %sw.epilog.i, !dbg !11326

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11327
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11328
  %sh_prom18.i = and i32 %26, 31, !dbg !11329
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !11329
  br label %sw.epilog.i, !dbg !11330

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11331
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11332
  %or.i = or i32 %27, %28, !dbg !11333
  br label %sw.epilog.i, !dbg !11334

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11335
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11336
  %and.i = and i32 %29, %30, !dbg !11337
  br label %sw.epilog.i, !dbg !11338

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11339

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11340
  %conv22.i = trunc i32 %31 to i5, !dbg !11340
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !11341
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11343
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11344

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11345
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11346
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !11347
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11347
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !11348
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11349

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11350
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !11350
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11350
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !11350
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11351
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !11351
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11351
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !11351
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11351
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !11351
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11351
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !11351
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11351
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !11351
  ret void, !dbg !11352
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sub__x_0__x_0__xpr_general__() #2 !dbg !11353 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !11354
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !11355
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 32819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !11357

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !11360

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11361
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11362
  %conv1.i = trunc i32 %5 to i5, !dbg !11362
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !11363
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11365
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11366

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11367
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !11368
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11368
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11368
  br label %MI11rf_xpr_read.exit14.i, !dbg !11369

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11370
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !11370
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11371
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11372
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11373

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11374
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11375
  %add.i = add i32 %11, %12, !dbg !11376
  br label %sw.epilog.i, !dbg !11377

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11378
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11379
  %sub.i = sub i32 %13, %14, !dbg !11380
  br label %sw.epilog.i, !dbg !11381

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11382
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11383
  %shl.i = shl i32 %15, %16, !dbg !11384
  br label %sw.epilog.i, !dbg !11385

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11386
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11387
  %cmp.i = icmp slt i32 %17, %18, !dbg !11388
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11389

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11390

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11390

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11391
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11392
  %cmp8.i = icmp ult i32 %19, %20, !dbg !11393
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11394

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11395

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11396

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11397
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11398
  %xor.i = xor i32 %21, %22, !dbg !11399
  br label %sw.epilog.i, !dbg !11400

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11401
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11402
  %sh_prom.i = and i32 %24, 31, !dbg !11403
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !11403
  br label %sw.epilog.i, !dbg !11404

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11405
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11406
  %sh_prom18.i = and i32 %26, 31, !dbg !11407
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !11407
  br label %sw.epilog.i, !dbg !11408

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11409
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11410
  %or.i = or i32 %27, %28, !dbg !11411
  br label %sw.epilog.i, !dbg !11412

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11413
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11414
  %and.i = and i32 %29, %30, !dbg !11415
  br label %sw.epilog.i, !dbg !11416

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11417

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11418
  %conv22.i = trunc i32 %31 to i5, !dbg !11418
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !11419
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11421
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11422

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11423
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11424
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !11425
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11425
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !11426
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11427

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11428
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !11428
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11428
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !11428
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11429
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !11429
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11429
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !11429
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11429
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !11429
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11429
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !11429
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11429
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !11429
  ret void, !dbg !11430
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sub__x_0__xpr_general__x_0__() #2 !dbg !11431 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !11432
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !11433
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 32819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !11435
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !11437
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !11439
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !11440

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !11441
  %idxprom.i.i = zext i5 %6 to i32, !dbg !11442
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !11442
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !11442
  br label %MI11rf_xpr_read.exit.i, !dbg !11443

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !11444
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !11444
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11445
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11446
  %conv1.i = trunc i32 %9 to i5, !dbg !11446
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !11447
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11449
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11450

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11451
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !11452
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11452
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11452
  br label %MI11rf_xpr_read.exit14.i, !dbg !11453

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11454
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !11454
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11455
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11456
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11457

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11458
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11459
  %add.i = add i32 %15, %16, !dbg !11460
  br label %sw.epilog.i, !dbg !11461

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11462
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11463
  %sub.i = sub i32 %17, %18, !dbg !11464
  br label %sw.epilog.i, !dbg !11465

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11466
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11467
  %shl.i = shl i32 %19, %20, !dbg !11468
  br label %sw.epilog.i, !dbg !11469

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11470
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11471
  %cmp.i = icmp slt i32 %21, %22, !dbg !11472
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11473

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11474

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11474

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11475
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11476
  %cmp8.i = icmp ult i32 %23, %24, !dbg !11477
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11478

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11479

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11480

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11481
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11482
  %xor.i = xor i32 %25, %26, !dbg !11483
  br label %sw.epilog.i, !dbg !11484

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11485
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11486
  %sh_prom.i = and i32 %28, 31, !dbg !11487
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !11487
  br label %sw.epilog.i, !dbg !11488

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11489
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11490
  %sh_prom18.i = and i32 %30, 31, !dbg !11491
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !11491
  br label %sw.epilog.i, !dbg !11492

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11493
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11494
  %or.i = or i32 %31, %32, !dbg !11495
  br label %sw.epilog.i, !dbg !11496

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11497
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11498
  %and.i = and i32 %33, %34, !dbg !11499
  br label %sw.epilog.i, !dbg !11500

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11501

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11502
  %conv22.i = trunc i32 %35 to i5, !dbg !11502
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !11503
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11505
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11506

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11507
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11508
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !11509
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11509
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !11510
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11511

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11512
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !11512
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11512
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !11512
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11513
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !11513
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11513
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !11513
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11513
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !11513
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11513
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !11513
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11513
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !11513
  ret void, !dbg !11514
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sub__x_0__xpr_general__xpr_general__() #2 !dbg !11515 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !11516
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !11517
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !11519
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !11520
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 32819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i2 to i5, !dbg !11522
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !11524
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !11526
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !11527

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !11528
  %idxprom.i.i = zext i5 %6 to i32, !dbg !11529
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !11529
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !11529
  br label %MI11rf_xpr_read.exit.i, !dbg !11530

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !11531
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !11531
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11532
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11533
  %conv1.i = trunc i32 %9 to i5, !dbg !11533
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !11534
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11536
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11537

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11538
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !11539
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11539
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11539
  br label %MI11rf_xpr_read.exit14.i, !dbg !11540

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11541
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !11541
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11542
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11543
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11544

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11545
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11546
  %add.i = add i32 %15, %16, !dbg !11547
  br label %sw.epilog.i, !dbg !11548

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11549
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11550
  %sub.i = sub i32 %17, %18, !dbg !11551
  br label %sw.epilog.i, !dbg !11552

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11553
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11554
  %shl.i = shl i32 %19, %20, !dbg !11555
  br label %sw.epilog.i, !dbg !11556

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11557
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11558
  %cmp.i = icmp slt i32 %21, %22, !dbg !11559
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11560

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11561

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11561

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11562
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11563
  %cmp8.i = icmp ult i32 %23, %24, !dbg !11564
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11565

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11566

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11567

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11568
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11569
  %xor.i = xor i32 %25, %26, !dbg !11570
  br label %sw.epilog.i, !dbg !11571

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11572
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11573
  %sh_prom.i = and i32 %28, 31, !dbg !11574
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !11574
  br label %sw.epilog.i, !dbg !11575

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11576
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11577
  %sh_prom18.i = and i32 %30, 31, !dbg !11578
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !11578
  br label %sw.epilog.i, !dbg !11579

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11580
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11581
  %or.i = or i32 %31, %32, !dbg !11582
  br label %sw.epilog.i, !dbg !11583

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11584
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11585
  %and.i = and i32 %33, %34, !dbg !11586
  br label %sw.epilog.i, !dbg !11587

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11588

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11589
  %conv22.i = trunc i32 %35 to i5, !dbg !11589
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !11590
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11592
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11593

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11594
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11595
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !11596
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11596
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !11597
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11598

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11599
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !11599
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11599
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !11599
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11600
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !11600
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11600
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !11600
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11600
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !11600
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11600
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !11600
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11600
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !11600
  ret void, !dbg !11601
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sub__xpr_general__x_0__x_0__() #2 !dbg !11602 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !11603
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !11604
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 32819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !11606

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !11609

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11610
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11611
  %conv1.i = trunc i32 %5 to i5, !dbg !11611
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !11612
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11614
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11615

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11616
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !11617
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11617
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11617
  br label %MI11rf_xpr_read.exit14.i, !dbg !11618

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11619
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !11619
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11620
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11621
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11622

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11623
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11624
  %add.i = add i32 %11, %12, !dbg !11625
  br label %sw.epilog.i, !dbg !11626

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11627
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11628
  %sub.i = sub i32 %13, %14, !dbg !11629
  br label %sw.epilog.i, !dbg !11630

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11631
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11632
  %shl.i = shl i32 %15, %16, !dbg !11633
  br label %sw.epilog.i, !dbg !11634

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11635
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11636
  %cmp.i = icmp slt i32 %17, %18, !dbg !11637
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11638

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11639

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11639

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11640
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11641
  %cmp8.i = icmp ult i32 %19, %20, !dbg !11642
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11643

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11644

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11645

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11646
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11647
  %xor.i = xor i32 %21, %22, !dbg !11648
  br label %sw.epilog.i, !dbg !11649

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11650
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11651
  %sh_prom.i = and i32 %24, 31, !dbg !11652
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !11652
  br label %sw.epilog.i, !dbg !11653

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11654
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11655
  %sh_prom18.i = and i32 %26, 31, !dbg !11656
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !11656
  br label %sw.epilog.i, !dbg !11657

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11658
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11659
  %or.i = or i32 %27, %28, !dbg !11660
  br label %sw.epilog.i, !dbg !11661

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11662
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11663
  %and.i = and i32 %29, %30, !dbg !11664
  br label %sw.epilog.i, !dbg !11665

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11666

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11667
  %conv22.i = trunc i32 %31 to i5, !dbg !11667
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !11668
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11670
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11671

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11672
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11673
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !11674
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11674
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !11675
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11676

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11677
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !11677
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11677
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !11677
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11678
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !11678
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11678
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !11678
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11678
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !11678
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11678
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !11678
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11678
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !11678
  ret void, !dbg !11679
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sub__xpr_general__x_0__xpr_general__() #2 !dbg !11680 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !11681
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !11682
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !11684
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !11685
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 32819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !11687

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !11690

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11691
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11692
  %conv1.i = trunc i32 %5 to i5, !dbg !11692
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !11693
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11695
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11696

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11697
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !11698
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11698
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11698
  br label %MI11rf_xpr_read.exit14.i, !dbg !11699

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11700
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !11700
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11701
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11702
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11703

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11704
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11705
  %add.i = add i32 %11, %12, !dbg !11706
  br label %sw.epilog.i, !dbg !11707

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11708
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11709
  %sub.i = sub i32 %13, %14, !dbg !11710
  br label %sw.epilog.i, !dbg !11711

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11712
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11713
  %shl.i = shl i32 %15, %16, !dbg !11714
  br label %sw.epilog.i, !dbg !11715

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11716
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11717
  %cmp.i = icmp slt i32 %17, %18, !dbg !11718
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11719

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11720

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11720

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11721
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11722
  %cmp8.i = icmp ult i32 %19, %20, !dbg !11723
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11724

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11725

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11726

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11727
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11728
  %xor.i = xor i32 %21, %22, !dbg !11729
  br label %sw.epilog.i, !dbg !11730

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11731
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11732
  %sh_prom.i = and i32 %24, 31, !dbg !11733
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !11733
  br label %sw.epilog.i, !dbg !11734

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11735
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11736
  %sh_prom18.i = and i32 %26, 31, !dbg !11737
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !11737
  br label %sw.epilog.i, !dbg !11738

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11739
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11740
  %or.i = or i32 %27, %28, !dbg !11741
  br label %sw.epilog.i, !dbg !11742

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11743
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11744
  %and.i = and i32 %29, %30, !dbg !11745
  br label %sw.epilog.i, !dbg !11746

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11747

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11748
  %conv22.i = trunc i32 %31 to i5, !dbg !11748
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !11749
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11751
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11752

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11753
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11754
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !11755
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11755
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !11756
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11757

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11758
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !11758
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11758
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !11758
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11759
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !11759
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11759
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !11759
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11759
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !11759
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11759
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !11759
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11759
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !11759
  ret void, !dbg !11760
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sub__xpr_general__xpr_general__x_0__() #2 !dbg !11761 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !11762
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !11763
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !11765
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !11766
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 32819, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !11768
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !11770
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !11772
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !11773

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !11774
  %idxprom.i.i = zext i5 %6 to i32, !dbg !11775
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !11775
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !11775
  br label %MI11rf_xpr_read.exit.i, !dbg !11776

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !11777
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !11777
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11778
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11779
  %conv1.i = trunc i32 %9 to i5, !dbg !11779
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !11780
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11782
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11783

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11784
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !11785
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11785
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11785
  br label %MI11rf_xpr_read.exit14.i, !dbg !11786

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11787
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !11787
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11788
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11789
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11790

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11791
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11792
  %add.i = add i32 %15, %16, !dbg !11793
  br label %sw.epilog.i, !dbg !11794

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11795
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11796
  %sub.i = sub i32 %17, %18, !dbg !11797
  br label %sw.epilog.i, !dbg !11798

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11799
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11800
  %shl.i = shl i32 %19, %20, !dbg !11801
  br label %sw.epilog.i, !dbg !11802

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11803
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11804
  %cmp.i = icmp slt i32 %21, %22, !dbg !11805
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11806

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11807

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11807

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11808
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11809
  %cmp8.i = icmp ult i32 %23, %24, !dbg !11810
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11811

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11812

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11813

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11814
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11815
  %xor.i = xor i32 %25, %26, !dbg !11816
  br label %sw.epilog.i, !dbg !11817

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11818
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11819
  %sh_prom.i = and i32 %28, 31, !dbg !11820
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !11820
  br label %sw.epilog.i, !dbg !11821

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11822
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11823
  %sh_prom18.i = and i32 %30, 31, !dbg !11824
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !11824
  br label %sw.epilog.i, !dbg !11825

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11826
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11827
  %or.i = or i32 %31, %32, !dbg !11828
  br label %sw.epilog.i, !dbg !11829

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11830
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11831
  %and.i = and i32 %33, %34, !dbg !11832
  br label %sw.epilog.i, !dbg !11833

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11834

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11835
  %conv22.i = trunc i32 %35 to i5, !dbg !11835
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !11836
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11838
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11839

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11840
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11841
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !11842
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11842
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !11843
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11844

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11845
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !11845
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11845
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !11845
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11846
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !11846
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11846
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !11846
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11846
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !11846
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11846
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !11846
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11846
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !11846
  ret void, !dbg !11847
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_sub__xpr_general__xpr_general__xpr_general__() #2 !dbg !11848 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 32819, i32* %opc, align 4, !dbg !11849
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !11850
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !11851
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !11853
  %call.i4 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !11854
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !11856
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !11857
  %0 = load i32, i32* %opc, align 4, !dbg !11859
  %1 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i4 to i5, !dbg !11860
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i4, 31, !dbg !11862
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !11864
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !11865

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !11866
  %idxprom.i.i = zext i5 %7 to i32, !dbg !11867
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !11867
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !11867
  br label %MI11rf_xpr_read.exit.i, !dbg !11868

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !11869
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !11869
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11870
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11871
  %conv1.i = trunc i32 %10 to i5, !dbg !11871
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %10, 31, !dbg !11872
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11874
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11875

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11876
  %idxprom.i10.i = zext i5 %12 to i32, !dbg !11877
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11877
  %13 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11877
  br label %MI11rf_xpr_read.exit14.i, !dbg !11878

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge5 = phi i32 [ %13, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11879
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !11879
  store i32 %storemerge5, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11880
  %15 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11881
  switch i32 %15, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11882

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11883
  %17 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11884
  %add.i = add i32 %16, %17, !dbg !11885
  br label %sw.epilog.i, !dbg !11886

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11887
  %19 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11888
  %sub.i = sub i32 %18, %19, !dbg !11889
  br label %sw.epilog.i, !dbg !11890

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11891
  %21 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11892
  %shl.i = shl i32 %20, %21, !dbg !11893
  br label %sw.epilog.i, !dbg !11894

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11895
  %23 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11896
  %cmp.i = icmp slt i32 %22, %23, !dbg !11897
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11898

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11899

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge6 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11899

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11900
  %25 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11901
  %cmp8.i = icmp ult i32 %24, %25, !dbg !11902
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11903

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11904

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge7 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11905

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11906
  %27 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11907
  %xor.i = xor i32 %26, %27, !dbg !11908
  br label %sw.epilog.i, !dbg !11909

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11910
  %29 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11911
  %sh_prom.i = and i32 %29, 31, !dbg !11912
  %shr.i = lshr i32 %28, %sh_prom.i, !dbg !11912
  br label %sw.epilog.i, !dbg !11913

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11914
  %31 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11915
  %sh_prom18.i = and i32 %31, 31, !dbg !11916
  %shr19.i = ashr i32 %30, %sh_prom18.i, !dbg !11916
  br label %sw.epilog.i, !dbg !11917

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11918
  %33 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11919
  %or.i = or i32 %32, %33, !dbg !11920
  br label %sw.epilog.i, !dbg !11921

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %34 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11922
  %35 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11923
  %and.i = and i32 %34, %35, !dbg !11924
  br label %sw.epilog.i, !dbg !11925

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !11926

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge8 = phi i32 [ %storemerge7, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge6, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %36 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !11927
  %conv22.i = trunc i32 %36 to i5, !dbg !11927
  %37 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %37)
  %38 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %38)
  store i32 %storemerge8, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %36, 31, !dbg !11928
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !11930
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !11931

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %39 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !11932
  %40 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !11933
  %idxprom.i3.i = zext i5 %40 to i32, !dbg !11934
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !11934
  store volatile i32 %39, i32* %arrayidx.i4.i, align 4, !dbg !11935
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !11936

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %41 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11937
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !11937
  %42 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !11937
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %42), !dbg !11937
  %43 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !11938
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !11938
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !11938
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !11938
  %45 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !11938
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !11938
  %46 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11938
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !11938
  %47 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !11938
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !11938
  ret void, !dbg !11939
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_xor__x_0__x_0__x_0__() #2 !dbg !11940 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 563, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !11941

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !11944

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11945
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !11946
  %conv1.i = trunc i32 %5 to i5, !dbg !11946
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !11947
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !11949
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !11950

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !11951
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !11952
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !11952
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !11952
  br label %MI11rf_xpr_read.exit14.i, !dbg !11953

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !11954
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !11954
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11955
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !11956
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !11957

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11958
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11959
  %add.i = add i32 %11, %12, !dbg !11960
  br label %sw.epilog.i, !dbg !11961

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11962
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11963
  %sub.i = sub i32 %13, %14, !dbg !11964
  br label %sw.epilog.i, !dbg !11965

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11966
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11967
  %shl.i = shl i32 %15, %16, !dbg !11968
  br label %sw.epilog.i, !dbg !11969

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11970
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11971
  %cmp.i = icmp slt i32 %17, %18, !dbg !11972
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !11973

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !11974

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !11974

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11975
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11976
  %cmp8.i = icmp ult i32 %19, %20, !dbg !11977
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !11978

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !11979

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !11980

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11981
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11982
  %xor.i = xor i32 %21, %22, !dbg !11983
  br label %sw.epilog.i, !dbg !11984

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11985
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11986
  %sh_prom.i = and i32 %24, 31, !dbg !11987
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !11987
  br label %sw.epilog.i, !dbg !11988

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11989
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11990
  %sh_prom18.i = and i32 %26, 31, !dbg !11991
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !11991
  br label %sw.epilog.i, !dbg !11992

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11993
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11994
  %or.i = or i32 %27, %28, !dbg !11995
  br label %sw.epilog.i, !dbg !11996

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11997
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !11998
  %and.i = and i32 %29, %30, !dbg !11999
  br label %sw.epilog.i, !dbg !12000

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !12001

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12002
  %conv22.i = trunc i32 %31 to i5, !dbg !12002
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !12003
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12005
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !12006

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12007
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12008
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !12009
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12009
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !12010
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !12011

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12012
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !12012
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12012
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !12012
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !12013
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !12013
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12013
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !12013
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !12013
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !12013
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12013
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !12013
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12013
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !12013
  ret void, !dbg !12014
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_xor__x_0__x_0__xpr_general__() #2 !dbg !12015 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !12016
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12017
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 563, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !12019

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !12022

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12023
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !12024
  %conv1.i = trunc i32 %5 to i5, !dbg !12024
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !12025
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !12027
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !12028

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !12029
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !12030
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !12030
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !12030
  br label %MI11rf_xpr_read.exit14.i, !dbg !12031

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !12032
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !12032
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12033
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !12034
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !12035

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12036
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12037
  %add.i = add i32 %11, %12, !dbg !12038
  br label %sw.epilog.i, !dbg !12039

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12040
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12041
  %sub.i = sub i32 %13, %14, !dbg !12042
  br label %sw.epilog.i, !dbg !12043

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12044
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12045
  %shl.i = shl i32 %15, %16, !dbg !12046
  br label %sw.epilog.i, !dbg !12047

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12048
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12049
  %cmp.i = icmp slt i32 %17, %18, !dbg !12050
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !12051

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !12052

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !12052

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12053
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12054
  %cmp8.i = icmp ult i32 %19, %20, !dbg !12055
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !12056

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !12057

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !12058

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12059
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12060
  %xor.i = xor i32 %21, %22, !dbg !12061
  br label %sw.epilog.i, !dbg !12062

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12063
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12064
  %sh_prom.i = and i32 %24, 31, !dbg !12065
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !12065
  br label %sw.epilog.i, !dbg !12066

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12067
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12068
  %sh_prom18.i = and i32 %26, 31, !dbg !12069
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !12069
  br label %sw.epilog.i, !dbg !12070

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12071
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12072
  %or.i = or i32 %27, %28, !dbg !12073
  br label %sw.epilog.i, !dbg !12074

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12075
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12076
  %and.i = and i32 %29, %30, !dbg !12077
  br label %sw.epilog.i, !dbg !12078

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !12079

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12080
  %conv22.i = trunc i32 %31 to i5, !dbg !12080
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !12081
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12083
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !12084

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12085
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12086
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !12087
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12087
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !12088
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !12089

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12090
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !12090
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12090
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !12090
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !12091
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !12091
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12091
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !12091
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !12091
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !12091
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12091
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !12091
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12091
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !12091
  ret void, !dbg !12092
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_xor__x_0__xpr_general__x_0__() #2 !dbg !12093 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !12094
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12095
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 563, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !12097
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !12099
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !12101
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !12102

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !12103
  %idxprom.i.i = zext i5 %6 to i32, !dbg !12104
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !12104
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !12104
  br label %MI11rf_xpr_read.exit.i, !dbg !12105

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !12106
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !12106
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12107
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !12108
  %conv1.i = trunc i32 %9 to i5, !dbg !12108
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !12109
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !12111
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !12112

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !12113
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !12114
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !12114
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !12114
  br label %MI11rf_xpr_read.exit14.i, !dbg !12115

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !12116
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !12116
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12117
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !12118
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !12119

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12120
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12121
  %add.i = add i32 %15, %16, !dbg !12122
  br label %sw.epilog.i, !dbg !12123

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12124
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12125
  %sub.i = sub i32 %17, %18, !dbg !12126
  br label %sw.epilog.i, !dbg !12127

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12128
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12129
  %shl.i = shl i32 %19, %20, !dbg !12130
  br label %sw.epilog.i, !dbg !12131

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12132
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12133
  %cmp.i = icmp slt i32 %21, %22, !dbg !12134
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !12135

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !12136

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !12136

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12137
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12138
  %cmp8.i = icmp ult i32 %23, %24, !dbg !12139
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !12140

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !12141

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !12142

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12143
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12144
  %xor.i = xor i32 %25, %26, !dbg !12145
  br label %sw.epilog.i, !dbg !12146

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12147
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12148
  %sh_prom.i = and i32 %28, 31, !dbg !12149
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !12149
  br label %sw.epilog.i, !dbg !12150

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12151
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12152
  %sh_prom18.i = and i32 %30, 31, !dbg !12153
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !12153
  br label %sw.epilog.i, !dbg !12154

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12155
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12156
  %or.i = or i32 %31, %32, !dbg !12157
  br label %sw.epilog.i, !dbg !12158

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12159
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12160
  %and.i = and i32 %33, %34, !dbg !12161
  br label %sw.epilog.i, !dbg !12162

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !12163

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12164
  %conv22.i = trunc i32 %35 to i5, !dbg !12164
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !12165
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12167
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !12168

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12169
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12170
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !12171
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12171
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !12172
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !12173

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12174
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !12174
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12174
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !12174
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !12175
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !12175
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12175
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !12175
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !12175
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !12175
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12175
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !12175
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12175
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !12175
  ret void, !dbg !12176
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_xor__x_0__xpr_general__xpr_general__() #2 !dbg !12177 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !12178
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12179
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !12181
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !12182
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 563, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i2 to i5, !dbg !12184
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !12186
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !12188
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !12189

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !12190
  %idxprom.i.i = zext i5 %6 to i32, !dbg !12191
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !12191
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !12191
  br label %MI11rf_xpr_read.exit.i, !dbg !12192

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !12193
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !12193
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12194
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !12195
  %conv1.i = trunc i32 %9 to i5, !dbg !12195
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !12196
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !12198
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !12199

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !12200
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !12201
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !12201
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !12201
  br label %MI11rf_xpr_read.exit14.i, !dbg !12202

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !12203
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !12203
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12204
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !12205
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !12206

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12207
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12208
  %add.i = add i32 %15, %16, !dbg !12209
  br label %sw.epilog.i, !dbg !12210

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12211
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12212
  %sub.i = sub i32 %17, %18, !dbg !12213
  br label %sw.epilog.i, !dbg !12214

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12215
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12216
  %shl.i = shl i32 %19, %20, !dbg !12217
  br label %sw.epilog.i, !dbg !12218

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12219
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12220
  %cmp.i = icmp slt i32 %21, %22, !dbg !12221
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !12222

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !12223

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !12223

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12224
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12225
  %cmp8.i = icmp ult i32 %23, %24, !dbg !12226
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !12227

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !12228

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !12229

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12230
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12231
  %xor.i = xor i32 %25, %26, !dbg !12232
  br label %sw.epilog.i, !dbg !12233

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12234
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12235
  %sh_prom.i = and i32 %28, 31, !dbg !12236
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !12236
  br label %sw.epilog.i, !dbg !12237

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12238
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12239
  %sh_prom18.i = and i32 %30, 31, !dbg !12240
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !12240
  br label %sw.epilog.i, !dbg !12241

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12242
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12243
  %or.i = or i32 %31, %32, !dbg !12244
  br label %sw.epilog.i, !dbg !12245

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12246
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12247
  %and.i = and i32 %33, %34, !dbg !12248
  br label %sw.epilog.i, !dbg !12249

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !12250

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12251
  %conv22.i = trunc i32 %35 to i5, !dbg !12251
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !12252
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12254
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !12255

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12256
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12257
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !12258
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12258
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !12259
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !12260

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12261
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !12261
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12261
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !12261
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !12262
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !12262
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12262
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !12262
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !12262
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !12262
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12262
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !12262
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12262
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !12262
  ret void, !dbg !12263
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_xor__xpr_general__x_0__x_0__() #2 !dbg !12264 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !12265
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12266
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 563, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !12268

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !12271

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12272
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !12273
  %conv1.i = trunc i32 %5 to i5, !dbg !12273
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !12274
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !12276
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !12277

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !12278
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !12279
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !12279
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !12279
  br label %MI11rf_xpr_read.exit14.i, !dbg !12280

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge1 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !12281
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !12281
  store i32 %storemerge1, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12282
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !12283
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !12284

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12285
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12286
  %add.i = add i32 %11, %12, !dbg !12287
  br label %sw.epilog.i, !dbg !12288

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12289
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12290
  %sub.i = sub i32 %13, %14, !dbg !12291
  br label %sw.epilog.i, !dbg !12292

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12293
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12294
  %shl.i = shl i32 %15, %16, !dbg !12295
  br label %sw.epilog.i, !dbg !12296

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12297
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12298
  %cmp.i = icmp slt i32 %17, %18, !dbg !12299
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !12300

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !12301

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge2 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !12301

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12302
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12303
  %cmp8.i = icmp ult i32 %19, %20, !dbg !12304
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !12305

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !12306

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge3 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !12307

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12308
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12309
  %xor.i = xor i32 %21, %22, !dbg !12310
  br label %sw.epilog.i, !dbg !12311

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12312
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12313
  %sh_prom.i = and i32 %24, 31, !dbg !12314
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !12314
  br label %sw.epilog.i, !dbg !12315

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12316
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12317
  %sh_prom18.i = and i32 %26, 31, !dbg !12318
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !12318
  br label %sw.epilog.i, !dbg !12319

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12320
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12321
  %or.i = or i32 %27, %28, !dbg !12322
  br label %sw.epilog.i, !dbg !12323

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12324
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12325
  %and.i = and i32 %29, %30, !dbg !12326
  br label %sw.epilog.i, !dbg !12327

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !12328

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge4 = phi i32 [ %storemerge3, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge2, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12329
  %conv22.i = trunc i32 %31 to i5, !dbg !12329
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge4, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !12330
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12332
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !12333

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12334
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12335
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !12336
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12336
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !12337
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !12338

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12339
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !12339
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12339
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !12339
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !12340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !12340
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !12340
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !12340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !12340
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !12340
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12340
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !12340
  ret void, !dbg !12341
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_xor__xpr_general__x_0__xpr_general__() #2 !dbg !12342 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !12343
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12344
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !12346
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !12347
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 563, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !12349

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !12352

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12353
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !12354
  %conv1.i = trunc i32 %5 to i5, !dbg !12354
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %5, 31, !dbg !12355
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !12357
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !12358

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !12359
  %idxprom.i10.i = zext i5 %7 to i32, !dbg !12360
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !12360
  %8 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !12360
  br label %MI11rf_xpr_read.exit14.i, !dbg !12361

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %8, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !12362
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !12362
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12363
  %10 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !12364
  switch i32 %10, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !12365

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12366
  %12 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12367
  %add.i = add i32 %11, %12, !dbg !12368
  br label %sw.epilog.i, !dbg !12369

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12370
  %14 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12371
  %sub.i = sub i32 %13, %14, !dbg !12372
  br label %sw.epilog.i, !dbg !12373

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12374
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12375
  %shl.i = shl i32 %15, %16, !dbg !12376
  br label %sw.epilog.i, !dbg !12377

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12378
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12379
  %cmp.i = icmp slt i32 %17, %18, !dbg !12380
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !12381

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !12382

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !12382

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12383
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12384
  %cmp8.i = icmp ult i32 %19, %20, !dbg !12385
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !12386

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !12387

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !12388

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12389
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12390
  %xor.i = xor i32 %21, %22, !dbg !12391
  br label %sw.epilog.i, !dbg !12392

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12393
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12394
  %sh_prom.i = and i32 %24, 31, !dbg !12395
  %shr.i = lshr i32 %23, %sh_prom.i, !dbg !12395
  br label %sw.epilog.i, !dbg !12396

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12397
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12398
  %sh_prom18.i = and i32 %26, 31, !dbg !12399
  %shr19.i = ashr i32 %25, %sh_prom18.i, !dbg !12399
  br label %sw.epilog.i, !dbg !12400

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12401
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12402
  %or.i = or i32 %27, %28, !dbg !12403
  br label %sw.epilog.i, !dbg !12404

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12405
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12406
  %and.i = and i32 %29, %30, !dbg !12407
  br label %sw.epilog.i, !dbg !12408

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !12409

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %31 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12410
  %conv22.i = trunc i32 %31 to i5, !dbg !12410
  %32 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %32)
  %33 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %33)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %31, 31, !dbg !12411
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12413
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !12414

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %34 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12415
  %35 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12416
  %idxprom.i3.i = zext i5 %35 to i32, !dbg !12417
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12417
  store volatile i32 %34, i32* %arrayidx.i4.i, align 4, !dbg !12418
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !12419

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12420
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %36), !dbg !12420
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12420
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %37), !dbg !12420
  %38 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !12421
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %38), !dbg !12421
  %39 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12421
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %39), !dbg !12421
  %40 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !12421
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !12421
  %41 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12421
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !12421
  %42 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12421
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !12421
  ret void, !dbg !12422
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_xor__xpr_general__xpr_general__x_0__() #2 !dbg !12423 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !12424
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12425
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !12427
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !12428
  %0 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 563, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i to i5, !dbg !12430
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !12432
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !12434
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !12435

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !12436
  %idxprom.i.i = zext i5 %6 to i32, !dbg !12437
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !12437
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !12437
  br label %MI11rf_xpr_read.exit.i, !dbg !12438

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !12439
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !12439
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12440
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !12441
  %conv1.i = trunc i32 %9 to i5, !dbg !12441
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %9, 31, !dbg !12442
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !12444
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !12445

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !12446
  %idxprom.i10.i = zext i5 %11 to i32, !dbg !12447
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !12447
  %12 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !12447
  br label %MI11rf_xpr_read.exit14.i, !dbg !12448

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge3 = phi i32 [ %12, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !12449
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !12449
  store i32 %storemerge3, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12450
  %14 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !12451
  switch i32 %14, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !12452

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12453
  %16 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12454
  %add.i = add i32 %15, %16, !dbg !12455
  br label %sw.epilog.i, !dbg !12456

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %17 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12457
  %18 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12458
  %sub.i = sub i32 %17, %18, !dbg !12459
  br label %sw.epilog.i, !dbg !12460

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %19 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12461
  %20 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12462
  %shl.i = shl i32 %19, %20, !dbg !12463
  br label %sw.epilog.i, !dbg !12464

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %21 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12465
  %22 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12466
  %cmp.i = icmp slt i32 %21, %22, !dbg !12467
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !12468

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !12469

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge4 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !12469

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %23 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12470
  %24 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12471
  %cmp8.i = icmp ult i32 %23, %24, !dbg !12472
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !12473

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !12474

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge5 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !12475

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %25 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12476
  %26 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12477
  %xor.i = xor i32 %25, %26, !dbg !12478
  br label %sw.epilog.i, !dbg !12479

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %27 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12480
  %28 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12481
  %sh_prom.i = and i32 %28, 31, !dbg !12482
  %shr.i = lshr i32 %27, %sh_prom.i, !dbg !12482
  br label %sw.epilog.i, !dbg !12483

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %29 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12484
  %30 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12485
  %sh_prom18.i = and i32 %30, 31, !dbg !12486
  %shr19.i = ashr i32 %29, %sh_prom18.i, !dbg !12486
  br label %sw.epilog.i, !dbg !12487

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %31 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12488
  %32 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12489
  %or.i = or i32 %31, %32, !dbg !12490
  br label %sw.epilog.i, !dbg !12491

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %33 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12492
  %34 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12493
  %and.i = and i32 %33, %34, !dbg !12494
  br label %sw.epilog.i, !dbg !12495

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !12496

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge6 = phi i32 [ %storemerge5, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge4, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %35 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12497
  %conv22.i = trunc i32 %35 to i5, !dbg !12497
  %36 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %36)
  %37 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %37)
  store i32 %storemerge6, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %35, 31, !dbg !12498
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12500
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !12501

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %38 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12502
  %39 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12503
  %idxprom.i3.i = zext i5 %39 to i32, !dbg !12504
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12504
  store volatile i32 %38, i32* %arrayidx.i4.i, align 4, !dbg !12505
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !12506

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %40 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12507
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %40), !dbg !12507
  %41 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12507
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %41), !dbg !12507
  %42 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !12508
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %42), !dbg !12508
  %43 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12508
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !12508
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !12508
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !12508
  %45 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12508
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !12508
  %46 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12508
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !12508
  ret void, !dbg !12509
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_alu__opc_xor__xpr_general__xpr_general__xpr_general__() #2 !dbg !12510 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i6.i = alloca i5, align 1
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI4src1IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %MI4src2IH1_13default_start1_11i_rtype_aluB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 563, i32* %opc, align 4, !dbg !12511
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !12512
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12513
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !12515
  %call.i4 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !12516
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !12518
  %call.i = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !12519
  %0 = load i32, i32* %opc, align 4, !dbg !12521
  %1 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4
  store i32 %call.i2, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  %conv.i = trunc i32 %call.i4 to i5, !dbg !12522
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i4, 31, !dbg !12524
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !12526
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !12527

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !12528
  %idxprom.i.i = zext i5 %7 to i32, !dbg !12529
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !12529
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !12529
  br label %MI11rf_xpr_read.exit.i, !dbg !12530

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !12531
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !12531
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12532
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !12533
  %conv1.i = trunc i32 %10 to i5, !dbg !12533
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv1.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1
  %conv.i8.i = and i32 %10, 31, !dbg !12534
  %cmp.i9.i = icmp eq i32 %conv.i8.i, 0, !dbg !12536
  br i1 %cmp.i9.i, label %if.else.i13.i, label %if.then.i12.i, !dbg !12537

if.then.i12.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i, align 1, !dbg !12538
  %idxprom.i10.i = zext i5 %12 to i32, !dbg !12539
  %arrayidx.i11.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i10.i, !dbg !12539
  %13 = load volatile i32, i32* %arrayidx.i11.i, align 4, !dbg !12539
  br label %MI11rf_xpr_read.exit14.i, !dbg !12540

if.else.i13.i:                                    ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit14.i

MI11rf_xpr_read.exit14.i:                         ; preds = %if.else.i13.i, %if.then.i12.i
  %storemerge5 = phi i32 [ %13, %if.then.i12.i ], [ 0, %if.else.i13.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i6.i to i8*, !dbg !12541
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !12541
  store i32 %storemerge5, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12542
  %15 = load i32, i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i, align 4, !dbg !12543
  switch i32 %15, label %sw.default.i [
    i32 51, label %sw.bb.i
    i32 32819, label %sw.bb3.i
    i32 179, label %sw.bb4.i
    i32 307, label %sw.bb5.i
    i32 435, label %sw.bb7.i
    i32 563, label %sw.bb13.i
    i32 691, label %sw.bb14.i
    i32 33459, label %sw.bb16.i
    i32 819, label %sw.bb20.i
    i32 947, label %sw.bb21.i
  ], !dbg !12544

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit14.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12545
  %17 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12546
  %add.i = add i32 %16, %17, !dbg !12547
  br label %sw.epilog.i, !dbg !12548

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %18 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12549
  %19 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12550
  %sub.i = sub i32 %18, %19, !dbg !12551
  br label %sw.epilog.i, !dbg !12552

sw.bb4.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %20 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12553
  %21 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12554
  %shl.i = shl i32 %20, %21, !dbg !12555
  br label %sw.epilog.i, !dbg !12556

sw.bb5.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %22 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12557
  %23 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12558
  %cmp.i = icmp slt i32 %22, %23, !dbg !12559
  br i1 %cmp.i, label %if.then.i, label %if.else.i, !dbg !12560

if.then.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i, !dbg !12561

if.else.i:                                        ; preds = %sw.bb5.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %storemerge6 = phi i32 [ 1, %if.then.i ], [ 0, %if.else.i ]
  br label %sw.epilog.i, !dbg !12561

sw.bb7.i:                                         ; preds = %MI11rf_xpr_read.exit14.i
  %24 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12562
  %25 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12563
  %cmp8.i = icmp ult i32 %24, %25, !dbg !12564
  br i1 %cmp8.i, label %if.then10.i, label %if.else11.i, !dbg !12565

if.then10.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i, !dbg !12566

if.else11.i:                                      ; preds = %sw.bb7.i
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.else11.i, %if.then10.i
  %storemerge7 = phi i32 [ 1, %if.then10.i ], [ 0, %if.else11.i ]
  br label %sw.epilog.i, !dbg !12567

sw.bb13.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %26 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12568
  %27 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12569
  %xor.i = xor i32 %26, %27, !dbg !12570
  br label %sw.epilog.i, !dbg !12571

sw.bb14.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %28 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12572
  %29 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12573
  %sh_prom.i = and i32 %29, 31, !dbg !12574
  %shr.i = lshr i32 %28, %sh_prom.i, !dbg !12574
  br label %sw.epilog.i, !dbg !12575

sw.bb16.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %30 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12576
  %31 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12577
  %sh_prom18.i = and i32 %31, 31, !dbg !12578
  %shr19.i = ashr i32 %30, %sh_prom18.i, !dbg !12578
  br label %sw.epilog.i, !dbg !12579

sw.bb20.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %32 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12580
  %33 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12581
  %or.i = or i32 %32, %33, !dbg !12582
  br label %sw.epilog.i, !dbg !12583

sw.bb21.i:                                        ; preds = %MI11rf_xpr_read.exit14.i
  %34 = load i32, i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12584
  %35 = load i32, i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i, align 4, !dbg !12585
  %and.i = and i32 %34, %35, !dbg !12586
  br label %sw.epilog.i, !dbg !12587

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit14.i
  br label %sw.epilog.i, !dbg !12588

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb21.i, %sw.bb20.i, %sw.bb16.i, %sw.bb14.i, %sw.bb13.i, %if.end12.i, %if.end.i, %sw.bb4.i, %sw.bb3.i, %sw.bb.i
  %storemerge8 = phi i32 [ %storemerge7, %if.end12.i ], [ 0, %sw.default.i ], [ %and.i, %sw.bb21.i ], [ %or.i, %sw.bb20.i ], [ %shr19.i, %sw.bb16.i ], [ %shr.i, %sw.bb14.i ], [ %xor.i, %sw.bb13.i ], [ %storemerge6, %if.end.i ], [ %shl.i, %sw.bb4.i ], [ %sub.i, %sw.bb3.i ], [ %add.i, %sw.bb.i ]
  %36 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12589
  %conv22.i = trunc i32 %36 to i5, !dbg !12589
  %37 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %37)
  %38 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %38)
  store i32 %storemerge8, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv22.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %36, 31, !dbg !12590
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12592
  br i1 %cmp.i2.i, label %MI11i_rtype_aluIH1_13default_start.exit, label %if.then.i5.i, !dbg !12593

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %39 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12594
  %40 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12595
  %idxprom.i3.i = zext i5 %40 to i32, !dbg !12596
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12596
  store volatile i32 %39, i32* %arrayidx.i4.i, align 4, !dbg !12597
  br label %MI11i_rtype_aluIH1_13default_start.exit, !dbg !12598

MI11i_rtype_aluIH1_13default_start.exit:          ; preds = %sw.epilog.i, %if.then.i5.i
  %41 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12599
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %41), !dbg !12599
  %42 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12599
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %42), !dbg !12599
  %43 = bitcast i32* %MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc.addr.i to i8*, !dbg !12600
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %43), !dbg !12600
  %44 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12600
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %44), !dbg !12600
  %45 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !12600
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %45), !dbg !12600
  %46 = bitcast i32* %MI4src1IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12600
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %46), !dbg !12600
  %47 = bitcast i32* %MI4src2IH1_13default_start1_11i_rtype_aluB0.i to i8*, !dbg !12600
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %47), !dbg !12600
  ret void, !dbg !12601
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_slli__x_0__x_0__uimm5__() #2 !dbg !12602 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !12603
  %call.i.i = call i5 @codasip_immread_uint5(i32 0) #4, !dbg !12604
  %0 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 147, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !12609

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !12613

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12614
  %5 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !12615
  %conv1.i = zext i5 %5 to i32, !dbg !12616
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12617
  %6 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !12618
  switch i32 %6, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !12619

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12620
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12621
  %shl.i = shl i32 %7, %8, !dbg !12622
  br label %sw.epilog.i, !dbg !12623

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12624
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12625
  %shr.i = lshr i32 %9, %10, !dbg !12626
  br label %sw.epilog.i, !dbg !12627

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12628
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12629
  %shr4.i = ashr i32 %11, %12, !dbg !12630
  br label %sw.epilog.i, !dbg !12631

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !12632

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge1 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %13 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12633
  %conv5.i = trunc i32 %13 to i5, !dbg !12633
  %14 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %14)
  %15 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i32 %storemerge1, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %13, 31, !dbg !12634
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12636
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !12637

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %16 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12638
  %17 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12639
  %idxprom.i3.i = zext i5 %17 to i32, !dbg !12640
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12640
  store volatile i32 %16, i32* %arrayidx.i4.i, align 4, !dbg !12641
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !12642

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12643
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !12643
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12643
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %19), !dbg !12643
  %20 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !12644
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %20), !dbg !12644
  %21 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12644
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %21), !dbg !12644
  %22 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !12644
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %22), !dbg !12644
  %23 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12644
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !12644
  %24 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12644
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !12644
  ret void, !dbg !12645
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_slli__x_0__xpr_general__uimm5__() #2 !dbg !12646 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !12647
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12648
  store i32 1, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !12650
  %call.i.i = call i5 @codasip_immread_uint5(i32 1) #4, !dbg !12651
  %0 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 147, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  %conv.i = trunc i32 %call.i to i5, !dbg !12654
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !12656
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !12658
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !12659

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !12660
  %idxprom.i.i = zext i5 %6 to i32, !dbg !12661
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !12661
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !12661
  br label %MI11rf_xpr_read.exit.i, !dbg !12662

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !12663
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !12663
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12664
  %9 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !12665
  %conv1.i = zext i5 %9 to i32, !dbg !12666
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12667
  %10 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !12668
  switch i32 %10, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !12669

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12670
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12671
  %shl.i = shl i32 %11, %12, !dbg !12672
  br label %sw.epilog.i, !dbg !12673

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12674
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12675
  %shr.i = lshr i32 %13, %14, !dbg !12676
  br label %sw.epilog.i, !dbg !12677

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12678
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12679
  %shr4.i = ashr i32 %15, %16, !dbg !12680
  br label %sw.epilog.i, !dbg !12681

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !12682

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge1 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %17 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12683
  %conv5.i = trunc i32 %17 to i5, !dbg !12683
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %18)
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %19)
  store i32 %storemerge1, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %17, 31, !dbg !12684
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12686
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !12687

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %20 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12688
  %21 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12689
  %idxprom.i3.i = zext i5 %21 to i32, !dbg !12690
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12690
  store volatile i32 %20, i32* %arrayidx.i4.i, align 4, !dbg !12691
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !12692

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %22 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12693
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %22), !dbg !12693
  %23 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12693
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %23), !dbg !12693
  %24 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !12694
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !12694
  %25 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12694
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %25), !dbg !12694
  %26 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !12694
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %26), !dbg !12694
  %27 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12694
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !12694
  %28 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12694
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !12694
  ret void, !dbg !12695
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_slli__xpr_general__x_0__uimm5__() #2 !dbg !12696 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !12697
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12698
  store i32 1, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !12700
  %call.i.i = call i5 @codasip_immread_uint5(i32 1) #4, !dbg !12701
  %0 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 147, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !12704

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !12707

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12708
  %5 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !12709
  %conv1.i = zext i5 %5 to i32, !dbg !12710
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12711
  %6 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !12712
  switch i32 %6, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !12713

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12714
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12715
  %shl.i = shl i32 %7, %8, !dbg !12716
  br label %sw.epilog.i, !dbg !12717

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12718
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12719
  %shr.i = lshr i32 %9, %10, !dbg !12720
  br label %sw.epilog.i, !dbg !12721

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12722
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12723
  %shr4.i = ashr i32 %11, %12, !dbg !12724
  br label %sw.epilog.i, !dbg !12725

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !12726

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge1 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %13 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12727
  %conv5.i = trunc i32 %13 to i5, !dbg !12727
  %14 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %14)
  %15 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i32 %storemerge1, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %13, 31, !dbg !12728
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12730
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !12731

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %16 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12732
  %17 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12733
  %idxprom.i3.i = zext i5 %17 to i32, !dbg !12734
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12734
  store volatile i32 %16, i32* %arrayidx.i4.i, align 4, !dbg !12735
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !12736

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12737
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !12737
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12737
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %19), !dbg !12737
  %20 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !12738
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %20), !dbg !12738
  %21 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12738
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %21), !dbg !12738
  %22 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !12738
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %22), !dbg !12738
  %23 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12738
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !12738
  %24 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12738
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !12738
  ret void, !dbg !12739
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_slli__xpr_general__xpr_general__uimm5__() #2 !dbg !12740 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 147, i32* %opc, align 4, !dbg !12741
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !12742
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12743
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !12745
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !12746
  store i32 2, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !12748
  %call.i.i = call i5 @codasip_immread_uint5(i32 2) #4, !dbg !12749
  %0 = load i32, i32* %opc, align 4, !dbg !12752
  %1 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  %conv.i = trunc i32 %call.i2 to i5, !dbg !12753
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !12755
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !12757
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !12758

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !12759
  %idxprom.i.i = zext i5 %7 to i32, !dbg !12760
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !12760
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !12760
  br label %MI11rf_xpr_read.exit.i, !dbg !12761

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !12762
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !12762
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12763
  %10 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !12764
  %conv1.i = zext i5 %10 to i32, !dbg !12765
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12766
  %11 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !12767
  switch i32 %11, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !12768

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12769
  %13 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12770
  %shl.i = shl i32 %12, %13, !dbg !12771
  br label %sw.epilog.i, !dbg !12772

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %14 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12773
  %15 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12774
  %shr.i = lshr i32 %14, %15, !dbg !12775
  br label %sw.epilog.i, !dbg !12776

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12777
  %17 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12778
  %shr4.i = ashr i32 %16, %17, !dbg !12779
  br label %sw.epilog.i, !dbg !12780

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !12781

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge3 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %18 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12782
  %conv5.i = trunc i32 %18 to i5, !dbg !12782
  %19 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %19)
  %20 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %20)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %18, 31, !dbg !12783
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12785
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !12786

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %21 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12787
  %22 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12788
  %idxprom.i3.i = zext i5 %22 to i32, !dbg !12789
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12789
  store volatile i32 %21, i32* %arrayidx.i4.i, align 4, !dbg !12790
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !12791

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %23 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12792
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !12792
  %24 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12792
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %24), !dbg !12792
  %25 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !12793
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %25), !dbg !12793
  %26 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12793
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !12793
  %27 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !12793
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %27), !dbg !12793
  %28 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12793
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !12793
  %29 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12793
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !12793
  ret void, !dbg !12794
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_srai__x_0__x_0__uimm5__() #2 !dbg !12795 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !12796
  %call.i.i = call i5 @codasip_immread_uint5(i32 0) #4, !dbg !12797
  %0 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 33427, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !12800

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !12803

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12804
  %5 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !12805
  %conv1.i = zext i5 %5 to i32, !dbg !12806
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12807
  %6 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !12808
  switch i32 %6, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !12809

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12810
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12811
  %shl.i = shl i32 %7, %8, !dbg !12812
  br label %sw.epilog.i, !dbg !12813

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12814
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12815
  %shr.i = lshr i32 %9, %10, !dbg !12816
  br label %sw.epilog.i, !dbg !12817

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12818
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12819
  %shr4.i = ashr i32 %11, %12, !dbg !12820
  br label %sw.epilog.i, !dbg !12821

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !12822

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge1 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %13 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12823
  %conv5.i = trunc i32 %13 to i5, !dbg !12823
  %14 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %14)
  %15 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i32 %storemerge1, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %13, 31, !dbg !12824
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12826
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !12827

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %16 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12828
  %17 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12829
  %idxprom.i3.i = zext i5 %17 to i32, !dbg !12830
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12830
  store volatile i32 %16, i32* %arrayidx.i4.i, align 4, !dbg !12831
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !12832

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12833
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !12833
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12833
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %19), !dbg !12833
  %20 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !12834
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %20), !dbg !12834
  %21 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12834
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %21), !dbg !12834
  %22 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !12834
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %22), !dbg !12834
  %23 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12834
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !12834
  %24 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12834
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !12834
  ret void, !dbg !12835
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_srai__x_0__xpr_general__uimm5__() #2 !dbg !12836 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !12837
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12838
  store i32 1, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !12840
  %call.i.i = call i5 @codasip_immread_uint5(i32 1) #4, !dbg !12841
  %0 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 33427, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  %conv.i = trunc i32 %call.i to i5, !dbg !12844
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !12846
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !12848
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !12849

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !12850
  %idxprom.i.i = zext i5 %6 to i32, !dbg !12851
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !12851
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !12851
  br label %MI11rf_xpr_read.exit.i, !dbg !12852

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !12853
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !12853
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12854
  %9 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !12855
  %conv1.i = zext i5 %9 to i32, !dbg !12856
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12857
  %10 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !12858
  switch i32 %10, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !12859

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12860
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12861
  %shl.i = shl i32 %11, %12, !dbg !12862
  br label %sw.epilog.i, !dbg !12863

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12864
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12865
  %shr.i = lshr i32 %13, %14, !dbg !12866
  br label %sw.epilog.i, !dbg !12867

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12868
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12869
  %shr4.i = ashr i32 %15, %16, !dbg !12870
  br label %sw.epilog.i, !dbg !12871

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !12872

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge1 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %17 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12873
  %conv5.i = trunc i32 %17 to i5, !dbg !12873
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %18)
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %19)
  store i32 %storemerge1, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %17, 31, !dbg !12874
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12876
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !12877

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %20 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12878
  %21 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12879
  %idxprom.i3.i = zext i5 %21 to i32, !dbg !12880
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12880
  store volatile i32 %20, i32* %arrayidx.i4.i, align 4, !dbg !12881
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !12882

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %22 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12883
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %22), !dbg !12883
  %23 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12883
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %23), !dbg !12883
  %24 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !12884
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !12884
  %25 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12884
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %25), !dbg !12884
  %26 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !12884
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %26), !dbg !12884
  %27 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12884
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !12884
  %28 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12884
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !12884
  ret void, !dbg !12885
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_srai__xpr_general__x_0__uimm5__() #2 !dbg !12886 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !12887
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12888
  store i32 1, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !12890
  %call.i.i = call i5 @codasip_immread_uint5(i32 1) #4, !dbg !12891
  %0 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 33427, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !12894

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !12897

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12898
  %5 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !12899
  %conv1.i = zext i5 %5 to i32, !dbg !12900
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12901
  %6 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !12902
  switch i32 %6, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !12903

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12904
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12905
  %shl.i = shl i32 %7, %8, !dbg !12906
  br label %sw.epilog.i, !dbg !12907

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12908
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12909
  %shr.i = lshr i32 %9, %10, !dbg !12910
  br label %sw.epilog.i, !dbg !12911

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12912
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12913
  %shr4.i = ashr i32 %11, %12, !dbg !12914
  br label %sw.epilog.i, !dbg !12915

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !12916

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge1 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %13 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12917
  %conv5.i = trunc i32 %13 to i5, !dbg !12917
  %14 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %14)
  %15 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i32 %storemerge1, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %13, 31, !dbg !12918
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12920
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !12921

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %16 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12922
  %17 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12923
  %idxprom.i3.i = zext i5 %17 to i32, !dbg !12924
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12924
  store volatile i32 %16, i32* %arrayidx.i4.i, align 4, !dbg !12925
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !12926

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12927
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !12927
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12927
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %19), !dbg !12927
  %20 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !12928
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %20), !dbg !12928
  %21 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12928
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %21), !dbg !12928
  %22 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !12928
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %22), !dbg !12928
  %23 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12928
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !12928
  %24 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12928
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !12928
  ret void, !dbg !12929
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_srai__xpr_general__xpr_general__uimm5__() #2 !dbg !12930 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 33427, i32* %opc, align 4, !dbg !12931
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !12932
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !12933
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !12935
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !12936
  store i32 2, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !12938
  %call.i.i = call i5 @codasip_immread_uint5(i32 2) #4, !dbg !12939
  %0 = load i32, i32* %opc, align 4, !dbg !12942
  %1 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  %conv.i = trunc i32 %call.i2 to i5, !dbg !12943
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !12945
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !12947
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !12948

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !12949
  %idxprom.i.i = zext i5 %7 to i32, !dbg !12950
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !12950
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !12950
  br label %MI11rf_xpr_read.exit.i, !dbg !12951

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !12952
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !12952
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12953
  %10 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !12954
  %conv1.i = zext i5 %10 to i32, !dbg !12955
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12956
  %11 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !12957
  switch i32 %11, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !12958

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12959
  %13 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12960
  %shl.i = shl i32 %12, %13, !dbg !12961
  br label %sw.epilog.i, !dbg !12962

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %14 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12963
  %15 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12964
  %shr.i = lshr i32 %14, %15, !dbg !12965
  br label %sw.epilog.i, !dbg !12966

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12967
  %17 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12968
  %shr4.i = ashr i32 %16, %17, !dbg !12969
  br label %sw.epilog.i, !dbg !12970

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !12971

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge3 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %18 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !12972
  %conv5.i = trunc i32 %18 to i5, !dbg !12972
  %19 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %19)
  %20 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %20)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %18, 31, !dbg !12973
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !12975
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !12976

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %21 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !12977
  %22 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !12978
  %idxprom.i3.i = zext i5 %22 to i32, !dbg !12979
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !12979
  store volatile i32 %21, i32* %arrayidx.i4.i, align 4, !dbg !12980
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !12981

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %23 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12982
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !12982
  %24 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !12982
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %24), !dbg !12982
  %25 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !12983
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %25), !dbg !12983
  %26 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !12983
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !12983
  %27 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !12983
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %27), !dbg !12983
  %28 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12983
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !12983
  %29 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !12983
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !12983
  ret void, !dbg !12984
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_srli__x_0__x_0__uimm5__() #2 !dbg !12985 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !12986
  %call.i.i = call i5 @codasip_immread_uint5(i32 0) #4, !dbg !12987
  %0 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 659, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !12990

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !12993

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12994
  %5 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !12995
  %conv1.i = zext i5 %5 to i32, !dbg !12996
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !12997
  %6 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !12998
  switch i32 %6, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !12999

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13000
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13001
  %shl.i = shl i32 %7, %8, !dbg !13002
  br label %sw.epilog.i, !dbg !13003

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13004
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13005
  %shr.i = lshr i32 %9, %10, !dbg !13006
  br label %sw.epilog.i, !dbg !13007

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13008
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13009
  %shr4.i = ashr i32 %11, %12, !dbg !13010
  br label %sw.epilog.i, !dbg !13011

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !13012

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge1 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %13 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !13013
  %conv5.i = trunc i32 %13 to i5, !dbg !13013
  %14 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %14)
  %15 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i32 %storemerge1, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %13, 31, !dbg !13014
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !13016
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !13017

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %16 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !13018
  %17 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !13019
  %idxprom.i3.i = zext i5 %17 to i32, !dbg !13020
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !13020
  store volatile i32 %16, i32* %arrayidx.i4.i, align 4, !dbg !13021
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !13022

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !13023
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !13023
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !13023
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %19), !dbg !13023
  %20 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !13024
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %20), !dbg !13024
  %21 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !13024
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %21), !dbg !13024
  %22 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !13024
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %22), !dbg !13024
  %23 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !13024
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !13024
  %24 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !13024
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !13024
  ret void, !dbg !13025
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_srli__x_0__xpr_general__uimm5__() #2 !dbg !13026 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !13027
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !13028
  store i32 1, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !13030
  %call.i.i = call i5 @codasip_immread_uint5(i32 1) #4, !dbg !13031
  %0 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 659, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  %conv.i = trunc i32 %call.i to i5, !dbg !13034
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !13036
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !13038
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !13039

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !13040
  %idxprom.i.i = zext i5 %6 to i32, !dbg !13041
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !13041
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !13041
  br label %MI11rf_xpr_read.exit.i, !dbg !13042

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !13043
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !13043
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13044
  %9 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !13045
  %conv1.i = zext i5 %9 to i32, !dbg !13046
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13047
  %10 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !13048
  switch i32 %10, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !13049

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13050
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13051
  %shl.i = shl i32 %11, %12, !dbg !13052
  br label %sw.epilog.i, !dbg !13053

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %13 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13054
  %14 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13055
  %shr.i = lshr i32 %13, %14, !dbg !13056
  br label %sw.epilog.i, !dbg !13057

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %15 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13058
  %16 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13059
  %shr4.i = ashr i32 %15, %16, !dbg !13060
  br label %sw.epilog.i, !dbg !13061

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !13062

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge1 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %17 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !13063
  %conv5.i = trunc i32 %17 to i5, !dbg !13063
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %18)
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %19)
  store i32 %storemerge1, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %17, 31, !dbg !13064
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !13066
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !13067

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %20 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !13068
  %21 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !13069
  %idxprom.i3.i = zext i5 %21 to i32, !dbg !13070
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !13070
  store volatile i32 %20, i32* %arrayidx.i4.i, align 4, !dbg !13071
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !13072

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %22 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !13073
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %22), !dbg !13073
  %23 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !13073
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %23), !dbg !13073
  %24 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !13074
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !13074
  %25 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !13074
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %25), !dbg !13074
  %26 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !13074
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %26), !dbg !13074
  %27 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !13074
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %27), !dbg !13074
  %28 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !13074
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !13074
  ret void, !dbg !13075
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_srli__xpr_general__x_0__uimm5__() #2 !dbg !13076 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !13077
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !13078
  store i32 1, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !13080
  %call.i.i = call i5 @codasip_immread_uint5(i32 1) #4, !dbg !13081
  %0 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %2)
  %3 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  %4 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 659, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !13084

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !13087

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  store i32 0, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13088
  %5 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !13089
  %conv1.i = zext i5 %5 to i32, !dbg !13090
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13091
  %6 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !13092
  switch i32 %6, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !13093

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13094
  %8 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13095
  %shl.i = shl i32 %7, %8, !dbg !13096
  br label %sw.epilog.i, !dbg !13097

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %9 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13098
  %10 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13099
  %shr.i = lshr i32 %9, %10, !dbg !13100
  br label %sw.epilog.i, !dbg !13101

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13102
  %12 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13103
  %shr4.i = ashr i32 %11, %12, !dbg !13104
  br label %sw.epilog.i, !dbg !13105

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !13106

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge1 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %13 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !13107
  %conv5.i = trunc i32 %13 to i5, !dbg !13107
  %14 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %14)
  %15 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %15)
  store i32 %storemerge1, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %13, 31, !dbg !13108
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !13110
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !13111

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %16 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !13112
  %17 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !13113
  %idxprom.i3.i = zext i5 %17 to i32, !dbg !13114
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !13114
  store volatile i32 %16, i32* %arrayidx.i4.i, align 4, !dbg !13115
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !13116

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %18 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !13117
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %18), !dbg !13117
  %19 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !13117
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %19), !dbg !13117
  %20 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !13118
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %20), !dbg !13118
  %21 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !13118
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %21), !dbg !13118
  %22 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !13118
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %22), !dbg !13118
  %23 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !13118
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !13118
  %24 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !13118
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %24), !dbg !13118
  ret void, !dbg !13119
}

; Function Attrs: noinline readnone
define dso_local void @i_rtype_shift__opc_srli__xpr_general__xpr_general__uimm5__() #2 !dbg !13120 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i = alloca i5, align 1
  %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 659, i32* %opc, align 4, !dbg !13121
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !13122
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !13123
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !13125
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !13126
  store i32 2, i32* @g_MI5valueIH1_13default_start7_5uimm53imm1_5uimm5_Index, align 4, !dbg !13128
  %call.i.i = call i5 @codasip_immread_uint5(i32 2) #4, !dbg !13129
  %0 = load i32, i32* %opc, align 4, !dbg !13132
  %1 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %3)
  %4 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  store i32 %0, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i5 %call.i.i, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1
  %conv.i = trunc i32 %call.i2 to i5, !dbg !13133
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !13135
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !13137
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !13138

if.then.i.i:                                      ; preds = %entry
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !13139
  %idxprom.i.i = zext i5 %7 to i32, !dbg !13140
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !13140
  %8 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !13140
  br label %MI11rf_xpr_read.exit.i, !dbg !13141

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %8, %if.then.i.i ], [ 0, %if.else.i.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !13142
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !13142
  store i32 %storemerge, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13143
  %10 = load i5, i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i, align 1, !dbg !13144
  %conv1.i = zext i5 %10 to i32, !dbg !13145
  store i32 %conv1.i, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13146
  %11 = load i32, i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i, align 4, !dbg !13147
  switch i32 %11, label %sw.default.i [
    i32 147, label %sw.bb.i
    i32 659, label %sw.bb2.i
    i32 33427, label %sw.bb3.i
  ], !dbg !13148

sw.bb.i:                                          ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13149
  %13 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13150
  %shl.i = shl i32 %12, %13, !dbg !13151
  br label %sw.epilog.i, !dbg !13152

sw.bb2.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %14 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13153
  %15 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13154
  %shr.i = lshr i32 %14, %15, !dbg !13155
  br label %sw.epilog.i, !dbg !13156

sw.bb3.i:                                         ; preds = %MI11rf_xpr_read.exit.i
  %16 = load i32, i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13157
  %17 = load i32, i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i, align 4, !dbg !13158
  %shr4.i = ashr i32 %16, %17, !dbg !13159
  br label %sw.epilog.i, !dbg !13160

sw.default.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %sw.epilog.i, !dbg !13161

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %storemerge3 = phi i32 [ %shl.i, %sw.bb.i ], [ 0, %sw.default.i ], [ %shr4.i, %sw.bb3.i ], [ %shr.i, %sw.bb2.i ]
  %18 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !13162
  %conv5.i = trunc i32 %18 to i5, !dbg !13162
  %19 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %19)
  %20 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %20)
  store i32 %storemerge3, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i1.i = and i32 %18, 31, !dbg !13163
  %cmp.i2.i = icmp eq i32 %conv.i1.i, 0, !dbg !13165
  br i1 %cmp.i2.i, label %MI13i_rtype_shiftIH1_13default_start.exit, label %if.then.i5.i, !dbg !13166

if.then.i5.i:                                     ; preds = %sw.epilog.i
  %21 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !13167
  %22 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !13168
  %idxprom.i3.i = zext i5 %22 to i32, !dbg !13169
  %arrayidx.i4.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i3.i, !dbg !13169
  store volatile i32 %21, i32* %arrayidx.i4.i, align 4, !dbg !13170
  br label %MI13i_rtype_shiftIH1_13default_start.exit, !dbg !13171

MI13i_rtype_shiftIH1_13default_start.exit:        ; preds = %sw.epilog.i, %if.then.i5.i
  %23 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !13172
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %23), !dbg !13172
  %24 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !13172
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %24), !dbg !13172
  %25 = bitcast i32* %MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc.addr.i to i8*, !dbg !13173
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %25), !dbg !13173
  %26 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !13173
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %26), !dbg !13173
  %27 = bitcast i5* %MI5uimm5IH1_13default_start7_5uimm53imm.addr.i to i8*, !dbg !13173
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %27), !dbg !13173
  %28 = bitcast i32* %MI4src1IH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !13173
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %28), !dbg !13173
  %29 = bitcast i32* %MI9immediateIH1_13default_start1_13i_rtype_shiftB0.i to i8*, !dbg !13173
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %29), !dbg !13173
  ret void, !dbg !13174
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sb__x_0__simm12__x_0__() #2 !dbg !13175 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !13176
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !13177
  %0 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  store i32 35, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !13180

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !13184

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %4 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !13185
  %conv1.i = sext i12 %4 to i32, !dbg !13186
  store i32 %conv1.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13187
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !13188
  %conv2.i = trunc i32 %5 to i5, !dbg !13188
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %5, 31, !dbg !13189
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !13191
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !13192

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !13193
  %idxprom.i6.i = zext i5 %7 to i32, !dbg !13194
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !13194
  %8 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !13194
  br label %MI11rf_xpr_read.exit10.i, !dbg !13195

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge1 = phi i32 [ %8, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !13196
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !13196
  %10 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !13197
  %11 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13198
  %12 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  %13 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %13)
  store i32 %11, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge1, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %10, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !13199

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13202

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13203

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13204

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13205

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge2 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %14 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !13206
  %conv.i1.i = zext i32 %14 to i128, !dbg !13206
  %15 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !13207
  %conv3.i.i = zext i32 %15 to i64, !dbg !13207
  %16 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %16)
  %17 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %17)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge2, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !13208

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %18 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13211
  %conv.i.i.i = trunc i128 %18 to i8, !dbg !13211
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13212
  %idxprom.i.i.i = trunc i64 %19 to i32, !dbg !13213
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !13213
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !13214
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13215

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13216
  %conv2.i.i.i = trunc i128 %20 to i16, !dbg !13216
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13217
  %idxprom3.i.i.i = trunc i64 %21 to i32, !dbg !13218
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !13218
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !13219
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13220

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %22 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13221
  %conv6.i.i.i = trunc i128 %22 to i24, !dbg !13221
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13222
  %idxprom7.i.i.i = trunc i64 %23 to i32, !dbg !13223
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !13223
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !13224
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13225

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %24 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13226
  %conv10.i.i.i = trunc i128 %24 to i32, !dbg !13226
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13227
  %idxprom11.i.i.i = trunc i64 %25 to i32, !dbg !13228
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !13228
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !13229
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13230

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13231
  %conv14.i.i.i = trunc i128 %26 to i40, !dbg !13231
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13232
  %idxprom15.i.i.i = trunc i64 %27 to i32, !dbg !13233
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !13233
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !13234
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13235

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13236
  %conv18.i.i.i = trunc i128 %28 to i48, !dbg !13236
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13237
  %idxprom19.i.i.i = trunc i64 %29 to i32, !dbg !13238
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !13238
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !13239
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13240

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13241
  %conv22.i.i.i = trunc i128 %30 to i56, !dbg !13241
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13242
  %idxprom23.i.i.i = trunc i64 %31 to i32, !dbg !13243
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !13243
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !13244
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13245

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13246
  %conv26.i.i.i = trunc i128 %32 to i64, !dbg !13246
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13247
  %idxprom27.i.i.i = trunc i64 %33 to i32, !dbg !13248
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !13248
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !13249
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13250

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13251
  %conv30.i.i.i = trunc i128 %34 to i72, !dbg !13251
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13252
  %idxprom31.i.i.i = trunc i64 %35 to i32, !dbg !13253
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !13253
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !13254
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13255

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13256
  %conv34.i.i.i = trunc i128 %36 to i80, !dbg !13256
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13257
  %idxprom35.i.i.i = trunc i64 %37 to i32, !dbg !13258
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !13258
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !13259
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13260

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13261
  %conv38.i.i.i = trunc i128 %38 to i88, !dbg !13261
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13262
  %idxprom39.i.i.i = trunc i64 %39 to i32, !dbg !13263
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !13263
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !13264
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13265

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13266
  %conv42.i.i.i = trunc i128 %40 to i96, !dbg !13266
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13267
  %idxprom43.i.i.i = trunc i64 %41 to i32, !dbg !13268
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !13268
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !13269
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13270

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13271
  %conv46.i.i.i = trunc i128 %42 to i104, !dbg !13271
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13272
  %idxprom47.i.i.i = trunc i64 %43 to i32, !dbg !13273
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !13273
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !13274
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13275

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13276
  %conv50.i.i.i = trunc i128 %44 to i112, !dbg !13276
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13277
  %idxprom51.i.i.i = trunc i64 %45 to i32, !dbg !13278
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !13278
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !13279
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13280

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %46 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13281
  %conv54.i.i.i = trunc i128 %46 to i120, !dbg !13281
  %47 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13282
  %idxprom55.i.i.i = trunc i64 %47 to i32, !dbg !13283
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !13283
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !13284
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13285

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %48 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13286
  %49 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13287
  %idxprom58.i.i.i = trunc i64 %49 to i32, !dbg !13288
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !13288
  store volatile i128 %48, i128* %arrayidx59.i.i.i, align 16, !dbg !13289
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13290

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !13291
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13292

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %50 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !13293
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %50), !dbg !13293
  %51 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !13293
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %51), !dbg !13293
  %52 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !13294
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !13294
  %53 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !13294
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !13294
  %54 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !13295
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !13295
  %55 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !13295
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !13295
  %56 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !13295
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %56), !dbg !13295
  %57 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !13295
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !13295
  ret void, !dbg !13296
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sb__x_0__simm12__xpr_general__() #2 !dbg !13297 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !13298
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !13299
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !13302
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !13303
  %0 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  store i32 35, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i to i5, !dbg !13305
  %4 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !13307
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !13309
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !13310

if.then.i.i:                                      ; preds = %entry
  %5 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !13311
  %idxprom.i.i = zext i5 %5 to i32, !dbg !13312
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !13312
  %6 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !13312
  br label %MI11rf_xpr_read.exit.i, !dbg !13313

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %6, %if.then.i.i ], [ 0, %if.else.i.i ]
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !13314
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %7), !dbg !13314
  %8 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !13315
  %conv1.i = sext i12 %8 to i32, !dbg !13316
  %add.i = add i32 %storemerge, %conv1.i, !dbg !13317
  store i32 %add.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13318
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !13319
  %conv2.i = trunc i32 %9 to i5, !dbg !13319
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %9, 31, !dbg !13320
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !13322
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !13323

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !13324
  %idxprom.i6.i = zext i5 %11 to i32, !dbg !13325
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !13325
  %12 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !13325
  br label %MI11rf_xpr_read.exit10.i, !dbg !13326

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge1 = phi i32 [ %12, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !13327
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !13327
  %14 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !13328
  %15 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13329
  %16 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %16)
  %17 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %17)
  store i32 %15, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge1, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %14, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !13330

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13332

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13333

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13334

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13335

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge2 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %18 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !13336
  %conv.i1.i = zext i32 %18 to i128, !dbg !13336
  %19 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !13337
  %conv3.i.i = zext i32 %19 to i64, !dbg !13337
  %20 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %20)
  %21 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %21)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge2, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !13338

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %22 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13340
  %conv.i.i.i = trunc i128 %22 to i8, !dbg !13340
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13341
  %idxprom.i.i.i = trunc i64 %23 to i32, !dbg !13342
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !13342
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !13343
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13344

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %24 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13345
  %conv2.i.i.i = trunc i128 %24 to i16, !dbg !13345
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13346
  %idxprom3.i.i.i = trunc i64 %25 to i32, !dbg !13347
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !13347
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !13348
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13349

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %26 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13350
  %conv6.i.i.i = trunc i128 %26 to i24, !dbg !13350
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13351
  %idxprom7.i.i.i = trunc i64 %27 to i32, !dbg !13352
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !13352
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !13353
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13354

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %28 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13355
  %conv10.i.i.i = trunc i128 %28 to i32, !dbg !13355
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13356
  %idxprom11.i.i.i = trunc i64 %29 to i32, !dbg !13357
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !13357
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !13358
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13359

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13360
  %conv14.i.i.i = trunc i128 %30 to i40, !dbg !13360
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13361
  %idxprom15.i.i.i = trunc i64 %31 to i32, !dbg !13362
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !13362
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !13363
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13364

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13365
  %conv18.i.i.i = trunc i128 %32 to i48, !dbg !13365
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13366
  %idxprom19.i.i.i = trunc i64 %33 to i32, !dbg !13367
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !13367
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !13368
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13369

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13370
  %conv22.i.i.i = trunc i128 %34 to i56, !dbg !13370
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13371
  %idxprom23.i.i.i = trunc i64 %35 to i32, !dbg !13372
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !13372
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !13373
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13374

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13375
  %conv26.i.i.i = trunc i128 %36 to i64, !dbg !13375
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13376
  %idxprom27.i.i.i = trunc i64 %37 to i32, !dbg !13377
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !13377
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !13378
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13379

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13380
  %conv30.i.i.i = trunc i128 %38 to i72, !dbg !13380
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13381
  %idxprom31.i.i.i = trunc i64 %39 to i32, !dbg !13382
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !13382
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !13383
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13384

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13385
  %conv34.i.i.i = trunc i128 %40 to i80, !dbg !13385
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13386
  %idxprom35.i.i.i = trunc i64 %41 to i32, !dbg !13387
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !13387
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !13388
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13389

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13390
  %conv38.i.i.i = trunc i128 %42 to i88, !dbg !13390
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13391
  %idxprom39.i.i.i = trunc i64 %43 to i32, !dbg !13392
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !13392
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !13393
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13394

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13395
  %conv42.i.i.i = trunc i128 %44 to i96, !dbg !13395
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13396
  %idxprom43.i.i.i = trunc i64 %45 to i32, !dbg !13397
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !13397
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !13398
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13399

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %46 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13400
  %conv46.i.i.i = trunc i128 %46 to i104, !dbg !13400
  %47 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13401
  %idxprom47.i.i.i = trunc i64 %47 to i32, !dbg !13402
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !13402
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !13403
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13404

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %48 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13405
  %conv50.i.i.i = trunc i128 %48 to i112, !dbg !13405
  %49 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13406
  %idxprom51.i.i.i = trunc i64 %49 to i32, !dbg !13407
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !13407
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !13408
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13409

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %50 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13410
  %conv54.i.i.i = trunc i128 %50 to i120, !dbg !13410
  %51 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13411
  %idxprom55.i.i.i = trunc i64 %51 to i32, !dbg !13412
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !13412
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !13413
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13414

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %52 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13415
  %53 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13416
  %idxprom58.i.i.i = trunc i64 %53 to i32, !dbg !13417
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !13417
  store volatile i128 %52, i128* %arrayidx59.i.i.i, align 16, !dbg !13418
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13419

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !13420
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13421

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %54 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !13422
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %54), !dbg !13422
  %55 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !13422
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %55), !dbg !13422
  %56 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !13423
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %56), !dbg !13423
  %57 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !13423
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !13423
  %58 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !13424
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !13424
  %59 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !13424
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !13424
  %60 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !13424
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %60), !dbg !13424
  %61 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !13424
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %61), !dbg !13424
  ret void, !dbg !13425
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sb__xpr_general__simm12__x_0__() #2 !dbg !13426 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !13427
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !13428
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !13430
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !13431
  %0 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  store i32 35, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !13434

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !13437

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %4 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !13438
  %conv1.i = sext i12 %4 to i32, !dbg !13439
  store i32 %conv1.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13440
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !13441
  %conv2.i = trunc i32 %5 to i5, !dbg !13441
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %5, 31, !dbg !13442
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !13444
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !13445

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !13446
  %idxprom.i6.i = zext i5 %7 to i32, !dbg !13447
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !13447
  %8 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !13447
  br label %MI11rf_xpr_read.exit10.i, !dbg !13448

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge1 = phi i32 [ %8, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !13449
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !13449
  %10 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !13450
  %11 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13451
  %12 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  %13 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %13)
  store i32 %11, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge1, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %10, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !13452

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13454

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13455

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13456

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13457

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge2 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %14 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !13458
  %conv.i1.i = zext i32 %14 to i128, !dbg !13458
  %15 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !13459
  %conv3.i.i = zext i32 %15 to i64, !dbg !13459
  %16 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %16)
  %17 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %17)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge2, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !13460

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %18 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13462
  %conv.i.i.i = trunc i128 %18 to i8, !dbg !13462
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13463
  %idxprom.i.i.i = trunc i64 %19 to i32, !dbg !13464
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !13464
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !13465
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13466

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13467
  %conv2.i.i.i = trunc i128 %20 to i16, !dbg !13467
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13468
  %idxprom3.i.i.i = trunc i64 %21 to i32, !dbg !13469
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !13469
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !13470
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13471

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %22 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13472
  %conv6.i.i.i = trunc i128 %22 to i24, !dbg !13472
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13473
  %idxprom7.i.i.i = trunc i64 %23 to i32, !dbg !13474
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !13474
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !13475
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13476

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %24 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13477
  %conv10.i.i.i = trunc i128 %24 to i32, !dbg !13477
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13478
  %idxprom11.i.i.i = trunc i64 %25 to i32, !dbg !13479
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !13479
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !13480
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13481

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13482
  %conv14.i.i.i = trunc i128 %26 to i40, !dbg !13482
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13483
  %idxprom15.i.i.i = trunc i64 %27 to i32, !dbg !13484
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !13484
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !13485
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13486

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13487
  %conv18.i.i.i = trunc i128 %28 to i48, !dbg !13487
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13488
  %idxprom19.i.i.i = trunc i64 %29 to i32, !dbg !13489
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !13489
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !13490
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13491

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13492
  %conv22.i.i.i = trunc i128 %30 to i56, !dbg !13492
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13493
  %idxprom23.i.i.i = trunc i64 %31 to i32, !dbg !13494
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !13494
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !13495
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13496

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13497
  %conv26.i.i.i = trunc i128 %32 to i64, !dbg !13497
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13498
  %idxprom27.i.i.i = trunc i64 %33 to i32, !dbg !13499
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !13499
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !13500
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13501

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13502
  %conv30.i.i.i = trunc i128 %34 to i72, !dbg !13502
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13503
  %idxprom31.i.i.i = trunc i64 %35 to i32, !dbg !13504
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !13504
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !13505
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13506

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13507
  %conv34.i.i.i = trunc i128 %36 to i80, !dbg !13507
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13508
  %idxprom35.i.i.i = trunc i64 %37 to i32, !dbg !13509
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !13509
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !13510
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13511

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13512
  %conv38.i.i.i = trunc i128 %38 to i88, !dbg !13512
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13513
  %idxprom39.i.i.i = trunc i64 %39 to i32, !dbg !13514
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !13514
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !13515
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13516

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13517
  %conv42.i.i.i = trunc i128 %40 to i96, !dbg !13517
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13518
  %idxprom43.i.i.i = trunc i64 %41 to i32, !dbg !13519
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !13519
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !13520
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13521

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13522
  %conv46.i.i.i = trunc i128 %42 to i104, !dbg !13522
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13523
  %idxprom47.i.i.i = trunc i64 %43 to i32, !dbg !13524
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !13524
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !13525
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13526

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13527
  %conv50.i.i.i = trunc i128 %44 to i112, !dbg !13527
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13528
  %idxprom51.i.i.i = trunc i64 %45 to i32, !dbg !13529
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !13529
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !13530
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13531

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %46 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13532
  %conv54.i.i.i = trunc i128 %46 to i120, !dbg !13532
  %47 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13533
  %idxprom55.i.i.i = trunc i64 %47 to i32, !dbg !13534
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !13534
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !13535
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13536

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %48 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13537
  %49 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13538
  %idxprom58.i.i.i = trunc i64 %49 to i32, !dbg !13539
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !13539
  store volatile i128 %48, i128* %arrayidx59.i.i.i, align 16, !dbg !13540
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13541

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !13542
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13543

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %50 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !13544
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %50), !dbg !13544
  %51 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !13544
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %51), !dbg !13544
  %52 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !13545
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !13545
  %53 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !13545
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !13545
  %54 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !13546
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !13546
  %55 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !13546
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !13546
  %56 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !13546
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %56), !dbg !13546
  %57 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !13546
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !13546
  ret void, !dbg !13547
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sb__xpr_general__simm12__xpr_general__() #2 !dbg !13548 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 35, i32* %opc, align 4, !dbg !13549
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !13550
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !13551
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !13553
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !13554
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !13557
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !13558
  %0 = load i32, i32* %opc, align 4, !dbg !13560
  %1 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  %4 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 %0, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i2 to i5, !dbg !13561
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !13563
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !13565
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !13566

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !13567
  %idxprom.i.i = zext i5 %6 to i32, !dbg !13568
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !13568
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !13568
  br label %MI11rf_xpr_read.exit.i, !dbg !13569

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !13570
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !13570
  %9 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !13571
  %conv1.i = sext i12 %9 to i32, !dbg !13572
  %add.i = add i32 %storemerge, %conv1.i, !dbg !13573
  store i32 %add.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13574
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !13575
  %conv2.i = trunc i32 %10 to i5, !dbg !13575
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %10, 31, !dbg !13576
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !13578
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !13579

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !13580
  %idxprom.i6.i = zext i5 %12 to i32, !dbg !13581
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !13581
  %13 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !13581
  br label %MI11rf_xpr_read.exit10.i, !dbg !13582

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge3 = phi i32 [ %13, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !13583
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !13583
  %15 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !13584
  %16 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13585
  %17 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %17)
  %18 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %18)
  store i32 %16, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge3, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %15, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !13586

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13588

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13589

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13590

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13591

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge4 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %19 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !13592
  %conv.i1.i = zext i32 %19 to i128, !dbg !13592
  %20 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !13593
  %conv3.i.i = zext i32 %20 to i64, !dbg !13593
  %21 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %21)
  %22 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %22)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge4, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !13594

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %23 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13596
  %conv.i.i.i = trunc i128 %23 to i8, !dbg !13596
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13597
  %idxprom.i.i.i = trunc i64 %24 to i32, !dbg !13598
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !13598
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !13599
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13600

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %25 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13601
  %conv2.i.i.i = trunc i128 %25 to i16, !dbg !13601
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13602
  %idxprom3.i.i.i = trunc i64 %26 to i32, !dbg !13603
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !13603
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !13604
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13605

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %27 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13606
  %conv6.i.i.i = trunc i128 %27 to i24, !dbg !13606
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13607
  %idxprom7.i.i.i = trunc i64 %28 to i32, !dbg !13608
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !13608
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !13609
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13610

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %29 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13611
  %conv10.i.i.i = trunc i128 %29 to i32, !dbg !13611
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13612
  %idxprom11.i.i.i = trunc i64 %30 to i32, !dbg !13613
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !13613
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !13614
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13615

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %31 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13616
  %conv14.i.i.i = trunc i128 %31 to i40, !dbg !13616
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13617
  %idxprom15.i.i.i = trunc i64 %32 to i32, !dbg !13618
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !13618
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !13619
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13620

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %33 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13621
  %conv18.i.i.i = trunc i128 %33 to i48, !dbg !13621
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13622
  %idxprom19.i.i.i = trunc i64 %34 to i32, !dbg !13623
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !13623
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !13624
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13625

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %35 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13626
  %conv22.i.i.i = trunc i128 %35 to i56, !dbg !13626
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13627
  %idxprom23.i.i.i = trunc i64 %36 to i32, !dbg !13628
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !13628
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !13629
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13630

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %37 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13631
  %conv26.i.i.i = trunc i128 %37 to i64, !dbg !13631
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13632
  %idxprom27.i.i.i = trunc i64 %38 to i32, !dbg !13633
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !13633
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !13634
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13635

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %39 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13636
  %conv30.i.i.i = trunc i128 %39 to i72, !dbg !13636
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13637
  %idxprom31.i.i.i = trunc i64 %40 to i32, !dbg !13638
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !13638
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !13639
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13640

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %41 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13641
  %conv34.i.i.i = trunc i128 %41 to i80, !dbg !13641
  %42 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13642
  %idxprom35.i.i.i = trunc i64 %42 to i32, !dbg !13643
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !13643
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !13644
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13645

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %43 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13646
  %conv38.i.i.i = trunc i128 %43 to i88, !dbg !13646
  %44 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13647
  %idxprom39.i.i.i = trunc i64 %44 to i32, !dbg !13648
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !13648
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !13649
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13650

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %45 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13651
  %conv42.i.i.i = trunc i128 %45 to i96, !dbg !13651
  %46 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13652
  %idxprom43.i.i.i = trunc i64 %46 to i32, !dbg !13653
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !13653
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !13654
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13655

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %47 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13656
  %conv46.i.i.i = trunc i128 %47 to i104, !dbg !13656
  %48 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13657
  %idxprom47.i.i.i = trunc i64 %48 to i32, !dbg !13658
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !13658
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !13659
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13660

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %49 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13661
  %conv50.i.i.i = trunc i128 %49 to i112, !dbg !13661
  %50 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13662
  %idxprom51.i.i.i = trunc i64 %50 to i32, !dbg !13663
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !13663
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !13664
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13665

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %51 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13666
  %conv54.i.i.i = trunc i128 %51 to i120, !dbg !13666
  %52 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13667
  %idxprom55.i.i.i = trunc i64 %52 to i32, !dbg !13668
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !13668
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !13669
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13670

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %53 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13671
  %54 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13672
  %idxprom58.i.i.i = trunc i64 %54 to i32, !dbg !13673
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !13673
  store volatile i128 %53, i128* %arrayidx59.i.i.i, align 16, !dbg !13674
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13675

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !13676
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13677

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %55 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !13678
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %55), !dbg !13678
  %56 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !13678
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %56), !dbg !13678
  %57 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !13679
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !13679
  %58 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !13679
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !13679
  %59 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !13680
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !13680
  %60 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !13680
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %60), !dbg !13680
  %61 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !13680
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %61), !dbg !13680
  %62 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !13680
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !13680
  ret void, !dbg !13681
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sh__x_0__simm12__x_0__() #2 !dbg !13682 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !13683
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !13684
  %0 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  store i32 163, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !13687

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !13690

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %4 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !13691
  %conv1.i = sext i12 %4 to i32, !dbg !13692
  store i32 %conv1.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13693
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !13694
  %conv2.i = trunc i32 %5 to i5, !dbg !13694
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %5, 31, !dbg !13695
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !13697
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !13698

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !13699
  %idxprom.i6.i = zext i5 %7 to i32, !dbg !13700
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !13700
  %8 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !13700
  br label %MI11rf_xpr_read.exit10.i, !dbg !13701

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge1 = phi i32 [ %8, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !13702
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !13702
  %10 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !13703
  %11 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13704
  %12 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  %13 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %13)
  store i32 %11, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge1, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %10, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !13705

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13707

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13708

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13709

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13710

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge2 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %14 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !13711
  %conv.i1.i = zext i32 %14 to i128, !dbg !13711
  %15 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !13712
  %conv3.i.i = zext i32 %15 to i64, !dbg !13712
  %16 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %16)
  %17 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %17)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge2, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !13713

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %18 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13715
  %conv.i.i.i = trunc i128 %18 to i8, !dbg !13715
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13716
  %idxprom.i.i.i = trunc i64 %19 to i32, !dbg !13717
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !13717
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !13718
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13719

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13720
  %conv2.i.i.i = trunc i128 %20 to i16, !dbg !13720
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13721
  %idxprom3.i.i.i = trunc i64 %21 to i32, !dbg !13722
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !13722
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !13723
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13724

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %22 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13725
  %conv6.i.i.i = trunc i128 %22 to i24, !dbg !13725
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13726
  %idxprom7.i.i.i = trunc i64 %23 to i32, !dbg !13727
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !13727
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !13728
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13729

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %24 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13730
  %conv10.i.i.i = trunc i128 %24 to i32, !dbg !13730
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13731
  %idxprom11.i.i.i = trunc i64 %25 to i32, !dbg !13732
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !13732
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !13733
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13734

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13735
  %conv14.i.i.i = trunc i128 %26 to i40, !dbg !13735
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13736
  %idxprom15.i.i.i = trunc i64 %27 to i32, !dbg !13737
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !13737
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !13738
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13739

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13740
  %conv18.i.i.i = trunc i128 %28 to i48, !dbg !13740
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13741
  %idxprom19.i.i.i = trunc i64 %29 to i32, !dbg !13742
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !13742
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !13743
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13744

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13745
  %conv22.i.i.i = trunc i128 %30 to i56, !dbg !13745
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13746
  %idxprom23.i.i.i = trunc i64 %31 to i32, !dbg !13747
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !13747
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !13748
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13749

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13750
  %conv26.i.i.i = trunc i128 %32 to i64, !dbg !13750
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13751
  %idxprom27.i.i.i = trunc i64 %33 to i32, !dbg !13752
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !13752
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !13753
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13754

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13755
  %conv30.i.i.i = trunc i128 %34 to i72, !dbg !13755
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13756
  %idxprom31.i.i.i = trunc i64 %35 to i32, !dbg !13757
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !13757
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !13758
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13759

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13760
  %conv34.i.i.i = trunc i128 %36 to i80, !dbg !13760
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13761
  %idxprom35.i.i.i = trunc i64 %37 to i32, !dbg !13762
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !13762
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !13763
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13764

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13765
  %conv38.i.i.i = trunc i128 %38 to i88, !dbg !13765
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13766
  %idxprom39.i.i.i = trunc i64 %39 to i32, !dbg !13767
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !13767
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !13768
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13769

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13770
  %conv42.i.i.i = trunc i128 %40 to i96, !dbg !13770
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13771
  %idxprom43.i.i.i = trunc i64 %41 to i32, !dbg !13772
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !13772
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !13773
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13774

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13775
  %conv46.i.i.i = trunc i128 %42 to i104, !dbg !13775
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13776
  %idxprom47.i.i.i = trunc i64 %43 to i32, !dbg !13777
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !13777
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !13778
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13779

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13780
  %conv50.i.i.i = trunc i128 %44 to i112, !dbg !13780
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13781
  %idxprom51.i.i.i = trunc i64 %45 to i32, !dbg !13782
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !13782
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !13783
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13784

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %46 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13785
  %conv54.i.i.i = trunc i128 %46 to i120, !dbg !13785
  %47 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13786
  %idxprom55.i.i.i = trunc i64 %47 to i32, !dbg !13787
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !13787
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !13788
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13789

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %48 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13790
  %49 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13791
  %idxprom58.i.i.i = trunc i64 %49 to i32, !dbg !13792
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !13792
  store volatile i128 %48, i128* %arrayidx59.i.i.i, align 16, !dbg !13793
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13794

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !13795
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13796

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %50 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !13797
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %50), !dbg !13797
  %51 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !13797
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %51), !dbg !13797
  %52 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !13798
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !13798
  %53 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !13798
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !13798
  %54 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !13799
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !13799
  %55 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !13799
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !13799
  %56 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !13799
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %56), !dbg !13799
  %57 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !13799
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !13799
  ret void, !dbg !13800
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sh__x_0__simm12__xpr_general__() #2 !dbg !13801 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !13802
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !13803
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !13806
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !13807
  %0 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  store i32 163, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i to i5, !dbg !13809
  %4 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !13811
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !13813
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !13814

if.then.i.i:                                      ; preds = %entry
  %5 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !13815
  %idxprom.i.i = zext i5 %5 to i32, !dbg !13816
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !13816
  %6 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !13816
  br label %MI11rf_xpr_read.exit.i, !dbg !13817

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %6, %if.then.i.i ], [ 0, %if.else.i.i ]
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !13818
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %7), !dbg !13818
  %8 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !13819
  %conv1.i = sext i12 %8 to i32, !dbg !13820
  %add.i = add i32 %storemerge, %conv1.i, !dbg !13821
  store i32 %add.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13822
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !13823
  %conv2.i = trunc i32 %9 to i5, !dbg !13823
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %9, 31, !dbg !13824
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !13826
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !13827

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !13828
  %idxprom.i6.i = zext i5 %11 to i32, !dbg !13829
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !13829
  %12 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !13829
  br label %MI11rf_xpr_read.exit10.i, !dbg !13830

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge1 = phi i32 [ %12, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !13831
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !13831
  %14 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !13832
  %15 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13833
  %16 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %16)
  %17 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %17)
  store i32 %15, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge1, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %14, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !13834

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13836

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13837

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13838

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13839

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge2 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %18 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !13840
  %conv.i1.i = zext i32 %18 to i128, !dbg !13840
  %19 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !13841
  %conv3.i.i = zext i32 %19 to i64, !dbg !13841
  %20 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %20)
  %21 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %21)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge2, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !13842

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %22 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13844
  %conv.i.i.i = trunc i128 %22 to i8, !dbg !13844
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13845
  %idxprom.i.i.i = trunc i64 %23 to i32, !dbg !13846
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !13846
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !13847
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13848

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %24 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13849
  %conv2.i.i.i = trunc i128 %24 to i16, !dbg !13849
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13850
  %idxprom3.i.i.i = trunc i64 %25 to i32, !dbg !13851
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !13851
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !13852
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13853

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %26 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13854
  %conv6.i.i.i = trunc i128 %26 to i24, !dbg !13854
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13855
  %idxprom7.i.i.i = trunc i64 %27 to i32, !dbg !13856
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !13856
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !13857
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13858

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %28 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13859
  %conv10.i.i.i = trunc i128 %28 to i32, !dbg !13859
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13860
  %idxprom11.i.i.i = trunc i64 %29 to i32, !dbg !13861
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !13861
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !13862
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13863

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13864
  %conv14.i.i.i = trunc i128 %30 to i40, !dbg !13864
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13865
  %idxprom15.i.i.i = trunc i64 %31 to i32, !dbg !13866
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !13866
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !13867
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13868

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13869
  %conv18.i.i.i = trunc i128 %32 to i48, !dbg !13869
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13870
  %idxprom19.i.i.i = trunc i64 %33 to i32, !dbg !13871
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !13871
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !13872
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13873

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13874
  %conv22.i.i.i = trunc i128 %34 to i56, !dbg !13874
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13875
  %idxprom23.i.i.i = trunc i64 %35 to i32, !dbg !13876
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !13876
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !13877
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13878

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13879
  %conv26.i.i.i = trunc i128 %36 to i64, !dbg !13879
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13880
  %idxprom27.i.i.i = trunc i64 %37 to i32, !dbg !13881
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !13881
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !13882
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13883

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13884
  %conv30.i.i.i = trunc i128 %38 to i72, !dbg !13884
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13885
  %idxprom31.i.i.i = trunc i64 %39 to i32, !dbg !13886
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !13886
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !13887
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13888

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13889
  %conv34.i.i.i = trunc i128 %40 to i80, !dbg !13889
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13890
  %idxprom35.i.i.i = trunc i64 %41 to i32, !dbg !13891
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !13891
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !13892
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13893

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13894
  %conv38.i.i.i = trunc i128 %42 to i88, !dbg !13894
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13895
  %idxprom39.i.i.i = trunc i64 %43 to i32, !dbg !13896
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !13896
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !13897
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13898

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13899
  %conv42.i.i.i = trunc i128 %44 to i96, !dbg !13899
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13900
  %idxprom43.i.i.i = trunc i64 %45 to i32, !dbg !13901
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !13901
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !13902
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13903

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %46 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13904
  %conv46.i.i.i = trunc i128 %46 to i104, !dbg !13904
  %47 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13905
  %idxprom47.i.i.i = trunc i64 %47 to i32, !dbg !13906
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !13906
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !13907
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13908

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %48 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13909
  %conv50.i.i.i = trunc i128 %48 to i112, !dbg !13909
  %49 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13910
  %idxprom51.i.i.i = trunc i64 %49 to i32, !dbg !13911
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !13911
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !13912
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13913

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %50 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13914
  %conv54.i.i.i = trunc i128 %50 to i120, !dbg !13914
  %51 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13915
  %idxprom55.i.i.i = trunc i64 %51 to i32, !dbg !13916
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !13916
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !13917
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13918

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %52 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13919
  %53 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13920
  %idxprom58.i.i.i = trunc i64 %53 to i32, !dbg !13921
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !13921
  store volatile i128 %52, i128* %arrayidx59.i.i.i, align 16, !dbg !13922
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13923

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !13924
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13925

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %54 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !13926
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %54), !dbg !13926
  %55 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !13926
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %55), !dbg !13926
  %56 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !13927
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %56), !dbg !13927
  %57 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !13927
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !13927
  %58 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !13928
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !13928
  %59 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !13928
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !13928
  %60 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !13928
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %60), !dbg !13928
  %61 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !13928
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %61), !dbg !13928
  ret void, !dbg !13929
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sh__xpr_general__simm12__x_0__() #2 !dbg !13930 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !13931
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !13932
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !13934
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !13935
  %0 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  store i32 163, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !13938

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !13941

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %4 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !13942
  %conv1.i = sext i12 %4 to i32, !dbg !13943
  store i32 %conv1.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13944
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !13945
  %conv2.i = trunc i32 %5 to i5, !dbg !13945
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %5, 31, !dbg !13946
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !13948
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !13949

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !13950
  %idxprom.i6.i = zext i5 %7 to i32, !dbg !13951
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !13951
  %8 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !13951
  br label %MI11rf_xpr_read.exit10.i, !dbg !13952

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge1 = phi i32 [ %8, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !13953
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !13953
  %10 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !13954
  %11 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !13955
  %12 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  %13 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %13)
  store i32 %11, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge1, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %10, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !13956

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13958

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13959

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13960

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !13961

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge2 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %14 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !13962
  %conv.i1.i = zext i32 %14 to i128, !dbg !13962
  %15 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !13963
  %conv3.i.i = zext i32 %15 to i64, !dbg !13963
  %16 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %16)
  %17 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %17)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge2, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !13964

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %18 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13966
  %conv.i.i.i = trunc i128 %18 to i8, !dbg !13966
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13967
  %idxprom.i.i.i = trunc i64 %19 to i32, !dbg !13968
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !13968
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !13969
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13970

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13971
  %conv2.i.i.i = trunc i128 %20 to i16, !dbg !13971
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13972
  %idxprom3.i.i.i = trunc i64 %21 to i32, !dbg !13973
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !13973
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !13974
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13975

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %22 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13976
  %conv6.i.i.i = trunc i128 %22 to i24, !dbg !13976
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13977
  %idxprom7.i.i.i = trunc i64 %23 to i32, !dbg !13978
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !13978
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !13979
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13980

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %24 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13981
  %conv10.i.i.i = trunc i128 %24 to i32, !dbg !13981
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13982
  %idxprom11.i.i.i = trunc i64 %25 to i32, !dbg !13983
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !13983
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !13984
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13985

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13986
  %conv14.i.i.i = trunc i128 %26 to i40, !dbg !13986
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13987
  %idxprom15.i.i.i = trunc i64 %27 to i32, !dbg !13988
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !13988
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !13989
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13990

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13991
  %conv18.i.i.i = trunc i128 %28 to i48, !dbg !13991
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13992
  %idxprom19.i.i.i = trunc i64 %29 to i32, !dbg !13993
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !13993
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !13994
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !13995

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !13996
  %conv22.i.i.i = trunc i128 %30 to i56, !dbg !13996
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !13997
  %idxprom23.i.i.i = trunc i64 %31 to i32, !dbg !13998
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !13998
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !13999
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14000

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14001
  %conv26.i.i.i = trunc i128 %32 to i64, !dbg !14001
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14002
  %idxprom27.i.i.i = trunc i64 %33 to i32, !dbg !14003
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !14003
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !14004
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14005

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14006
  %conv30.i.i.i = trunc i128 %34 to i72, !dbg !14006
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14007
  %idxprom31.i.i.i = trunc i64 %35 to i32, !dbg !14008
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !14008
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !14009
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14010

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14011
  %conv34.i.i.i = trunc i128 %36 to i80, !dbg !14011
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14012
  %idxprom35.i.i.i = trunc i64 %37 to i32, !dbg !14013
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !14013
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !14014
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14015

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14016
  %conv38.i.i.i = trunc i128 %38 to i88, !dbg !14016
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14017
  %idxprom39.i.i.i = trunc i64 %39 to i32, !dbg !14018
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !14018
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !14019
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14020

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14021
  %conv42.i.i.i = trunc i128 %40 to i96, !dbg !14021
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14022
  %idxprom43.i.i.i = trunc i64 %41 to i32, !dbg !14023
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !14023
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !14024
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14025

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14026
  %conv46.i.i.i = trunc i128 %42 to i104, !dbg !14026
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14027
  %idxprom47.i.i.i = trunc i64 %43 to i32, !dbg !14028
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !14028
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !14029
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14030

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14031
  %conv50.i.i.i = trunc i128 %44 to i112, !dbg !14031
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14032
  %idxprom51.i.i.i = trunc i64 %45 to i32, !dbg !14033
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !14033
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !14034
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14035

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %46 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14036
  %conv54.i.i.i = trunc i128 %46 to i120, !dbg !14036
  %47 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14037
  %idxprom55.i.i.i = trunc i64 %47 to i32, !dbg !14038
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !14038
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !14039
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14040

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %48 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14041
  %49 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14042
  %idxprom58.i.i.i = trunc i64 %49 to i32, !dbg !14043
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !14043
  store volatile i128 %48, i128* %arrayidx59.i.i.i, align 16, !dbg !14044
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14045

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !14046
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14047

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %50 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !14048
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %50), !dbg !14048
  %51 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !14048
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %51), !dbg !14048
  %52 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !14049
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !14049
  %53 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !14049
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !14049
  %54 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !14050
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !14050
  %55 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !14050
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !14050
  %56 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !14050
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %56), !dbg !14050
  %57 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !14050
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !14050
  ret void, !dbg !14051
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sh__xpr_general__simm12__xpr_general__() #2 !dbg !14052 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 163, i32* %opc, align 4, !dbg !14053
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !14054
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !14055
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !14057
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !14058
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !14061
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !14062
  %0 = load i32, i32* %opc, align 4, !dbg !14064
  %1 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  %4 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 %0, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i2 to i5, !dbg !14065
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !14067
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !14069
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !14070

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !14071
  %idxprom.i.i = zext i5 %6 to i32, !dbg !14072
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !14072
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !14072
  br label %MI11rf_xpr_read.exit.i, !dbg !14073

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !14074
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !14074
  %9 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !14075
  %conv1.i = sext i12 %9 to i32, !dbg !14076
  %add.i = add i32 %storemerge, %conv1.i, !dbg !14077
  store i32 %add.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !14078
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !14079
  %conv2.i = trunc i32 %10 to i5, !dbg !14079
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %10, 31, !dbg !14080
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !14082
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !14083

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !14084
  %idxprom.i6.i = zext i5 %12 to i32, !dbg !14085
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !14085
  %13 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !14085
  br label %MI11rf_xpr_read.exit10.i, !dbg !14086

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge3 = phi i32 [ %13, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !14087
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !14087
  %15 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !14088
  %16 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !14089
  %17 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %17)
  %18 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %18)
  store i32 %16, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge3, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %15, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !14090

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14092

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14093

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14094

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14095

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge4 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %19 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !14096
  %conv.i1.i = zext i32 %19 to i128, !dbg !14096
  %20 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !14097
  %conv3.i.i = zext i32 %20 to i64, !dbg !14097
  %21 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %21)
  %22 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %22)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge4, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !14098

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %23 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14100
  %conv.i.i.i = trunc i128 %23 to i8, !dbg !14100
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14101
  %idxprom.i.i.i = trunc i64 %24 to i32, !dbg !14102
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !14102
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !14103
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14104

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %25 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14105
  %conv2.i.i.i = trunc i128 %25 to i16, !dbg !14105
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14106
  %idxprom3.i.i.i = trunc i64 %26 to i32, !dbg !14107
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !14107
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !14108
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14109

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %27 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14110
  %conv6.i.i.i = trunc i128 %27 to i24, !dbg !14110
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14111
  %idxprom7.i.i.i = trunc i64 %28 to i32, !dbg !14112
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !14112
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !14113
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14114

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %29 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14115
  %conv10.i.i.i = trunc i128 %29 to i32, !dbg !14115
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14116
  %idxprom11.i.i.i = trunc i64 %30 to i32, !dbg !14117
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !14117
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !14118
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14119

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %31 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14120
  %conv14.i.i.i = trunc i128 %31 to i40, !dbg !14120
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14121
  %idxprom15.i.i.i = trunc i64 %32 to i32, !dbg !14122
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !14122
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !14123
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14124

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %33 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14125
  %conv18.i.i.i = trunc i128 %33 to i48, !dbg !14125
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14126
  %idxprom19.i.i.i = trunc i64 %34 to i32, !dbg !14127
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !14127
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !14128
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14129

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %35 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14130
  %conv22.i.i.i = trunc i128 %35 to i56, !dbg !14130
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14131
  %idxprom23.i.i.i = trunc i64 %36 to i32, !dbg !14132
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !14132
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !14133
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14134

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %37 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14135
  %conv26.i.i.i = trunc i128 %37 to i64, !dbg !14135
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14136
  %idxprom27.i.i.i = trunc i64 %38 to i32, !dbg !14137
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !14137
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !14138
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14139

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %39 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14140
  %conv30.i.i.i = trunc i128 %39 to i72, !dbg !14140
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14141
  %idxprom31.i.i.i = trunc i64 %40 to i32, !dbg !14142
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !14142
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !14143
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14144

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %41 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14145
  %conv34.i.i.i = trunc i128 %41 to i80, !dbg !14145
  %42 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14146
  %idxprom35.i.i.i = trunc i64 %42 to i32, !dbg !14147
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !14147
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !14148
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14149

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %43 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14150
  %conv38.i.i.i = trunc i128 %43 to i88, !dbg !14150
  %44 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14151
  %idxprom39.i.i.i = trunc i64 %44 to i32, !dbg !14152
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !14152
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !14153
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14154

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %45 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14155
  %conv42.i.i.i = trunc i128 %45 to i96, !dbg !14155
  %46 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14156
  %idxprom43.i.i.i = trunc i64 %46 to i32, !dbg !14157
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !14157
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !14158
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14159

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %47 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14160
  %conv46.i.i.i = trunc i128 %47 to i104, !dbg !14160
  %48 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14161
  %idxprom47.i.i.i = trunc i64 %48 to i32, !dbg !14162
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !14162
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !14163
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14164

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %49 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14165
  %conv50.i.i.i = trunc i128 %49 to i112, !dbg !14165
  %50 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14166
  %idxprom51.i.i.i = trunc i64 %50 to i32, !dbg !14167
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !14167
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !14168
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14169

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %51 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14170
  %conv54.i.i.i = trunc i128 %51 to i120, !dbg !14170
  %52 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14171
  %idxprom55.i.i.i = trunc i64 %52 to i32, !dbg !14172
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !14172
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !14173
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14174

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %53 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14175
  %54 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14176
  %idxprom58.i.i.i = trunc i64 %54 to i32, !dbg !14177
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !14177
  store volatile i128 %53, i128* %arrayidx59.i.i.i, align 16, !dbg !14178
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14179

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !14180
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14181

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %55 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !14182
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %55), !dbg !14182
  %56 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !14182
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %56), !dbg !14182
  %57 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !14183
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !14183
  %58 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !14183
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !14183
  %59 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !14184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !14184
  %60 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !14184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %60), !dbg !14184
  %61 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !14184
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %61), !dbg !14184
  %62 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !14184
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !14184
  ret void, !dbg !14185
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sw__x_0__simm12__x_0__() #2 !dbg !14186 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !14187
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !14188
  %0 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  store i32 291, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !14191

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !14194

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %4 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !14195
  %conv1.i = sext i12 %4 to i32, !dbg !14196
  store i32 %conv1.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !14197
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !14198
  %conv2.i = trunc i32 %5 to i5, !dbg !14198
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %5, 31, !dbg !14199
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !14201
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !14202

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !14203
  %idxprom.i6.i = zext i5 %7 to i32, !dbg !14204
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !14204
  %8 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !14204
  br label %MI11rf_xpr_read.exit10.i, !dbg !14205

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge1 = phi i32 [ %8, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !14206
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !14206
  %10 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !14207
  %11 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !14208
  %12 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  %13 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %13)
  store i32 %11, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge1, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %10, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !14209

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14211

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14212

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14213

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14214

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge2 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %14 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !14215
  %conv.i1.i = zext i32 %14 to i128, !dbg !14215
  %15 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !14216
  %conv3.i.i = zext i32 %15 to i64, !dbg !14216
  %16 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %16)
  %17 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %17)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge2, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !14217

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %18 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14219
  %conv.i.i.i = trunc i128 %18 to i8, !dbg !14219
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14220
  %idxprom.i.i.i = trunc i64 %19 to i32, !dbg !14221
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !14221
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !14222
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14223

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14224
  %conv2.i.i.i = trunc i128 %20 to i16, !dbg !14224
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14225
  %idxprom3.i.i.i = trunc i64 %21 to i32, !dbg !14226
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !14226
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !14227
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14228

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %22 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14229
  %conv6.i.i.i = trunc i128 %22 to i24, !dbg !14229
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14230
  %idxprom7.i.i.i = trunc i64 %23 to i32, !dbg !14231
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !14231
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !14232
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14233

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %24 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14234
  %conv10.i.i.i = trunc i128 %24 to i32, !dbg !14234
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14235
  %idxprom11.i.i.i = trunc i64 %25 to i32, !dbg !14236
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !14236
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !14237
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14238

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14239
  %conv14.i.i.i = trunc i128 %26 to i40, !dbg !14239
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14240
  %idxprom15.i.i.i = trunc i64 %27 to i32, !dbg !14241
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !14241
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !14242
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14243

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14244
  %conv18.i.i.i = trunc i128 %28 to i48, !dbg !14244
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14245
  %idxprom19.i.i.i = trunc i64 %29 to i32, !dbg !14246
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !14246
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !14247
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14248

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14249
  %conv22.i.i.i = trunc i128 %30 to i56, !dbg !14249
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14250
  %idxprom23.i.i.i = trunc i64 %31 to i32, !dbg !14251
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !14251
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !14252
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14253

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14254
  %conv26.i.i.i = trunc i128 %32 to i64, !dbg !14254
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14255
  %idxprom27.i.i.i = trunc i64 %33 to i32, !dbg !14256
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !14256
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !14257
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14258

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14259
  %conv30.i.i.i = trunc i128 %34 to i72, !dbg !14259
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14260
  %idxprom31.i.i.i = trunc i64 %35 to i32, !dbg !14261
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !14261
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !14262
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14263

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14264
  %conv34.i.i.i = trunc i128 %36 to i80, !dbg !14264
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14265
  %idxprom35.i.i.i = trunc i64 %37 to i32, !dbg !14266
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !14266
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !14267
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14268

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14269
  %conv38.i.i.i = trunc i128 %38 to i88, !dbg !14269
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14270
  %idxprom39.i.i.i = trunc i64 %39 to i32, !dbg !14271
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !14271
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !14272
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14273

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14274
  %conv42.i.i.i = trunc i128 %40 to i96, !dbg !14274
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14275
  %idxprom43.i.i.i = trunc i64 %41 to i32, !dbg !14276
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !14276
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !14277
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14278

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14279
  %conv46.i.i.i = trunc i128 %42 to i104, !dbg !14279
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14280
  %idxprom47.i.i.i = trunc i64 %43 to i32, !dbg !14281
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !14281
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !14282
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14283

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14284
  %conv50.i.i.i = trunc i128 %44 to i112, !dbg !14284
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14285
  %idxprom51.i.i.i = trunc i64 %45 to i32, !dbg !14286
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !14286
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !14287
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14288

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %46 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14289
  %conv54.i.i.i = trunc i128 %46 to i120, !dbg !14289
  %47 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14290
  %idxprom55.i.i.i = trunc i64 %47 to i32, !dbg !14291
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !14291
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !14292
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14293

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %48 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14294
  %49 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14295
  %idxprom58.i.i.i = trunc i64 %49 to i32, !dbg !14296
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !14296
  store volatile i128 %48, i128* %arrayidx59.i.i.i, align 16, !dbg !14297
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14298

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !14299
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14300

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %50 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !14301
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %50), !dbg !14301
  %51 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !14301
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %51), !dbg !14301
  %52 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !14302
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !14302
  %53 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !14302
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !14302
  %54 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !14303
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !14303
  %55 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !14303
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !14303
  %56 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !14303
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %56), !dbg !14303
  %57 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !14303
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !14303
  ret void, !dbg !14304
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sw__x_0__simm12__xpr_general__() #2 !dbg !14305 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !14306
  %call.i.i = call i12 @codasip_immread_int12(i32 0) #4, !dbg !14307
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !14310
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !14311
  %0 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  store i32 291, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i to i5, !dbg !14313
  %4 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %4)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i, 31, !dbg !14315
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !14317
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !14318

if.then.i.i:                                      ; preds = %entry
  %5 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !14319
  %idxprom.i.i = zext i5 %5 to i32, !dbg !14320
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !14320
  %6 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !14320
  br label %MI11rf_xpr_read.exit.i, !dbg !14321

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %6, %if.then.i.i ], [ 0, %if.else.i.i ]
  %7 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !14322
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %7), !dbg !14322
  %8 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !14323
  %conv1.i = sext i12 %8 to i32, !dbg !14324
  %add.i = add i32 %storemerge, %conv1.i, !dbg !14325
  store i32 %add.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !14326
  %9 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !14327
  %conv2.i = trunc i32 %9 to i5, !dbg !14327
  %10 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %10)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %9, 31, !dbg !14328
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !14330
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !14331

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %11 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !14332
  %idxprom.i6.i = zext i5 %11 to i32, !dbg !14333
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !14333
  %12 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !14333
  br label %MI11rf_xpr_read.exit10.i, !dbg !14334

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge1 = phi i32 [ %12, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %13 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !14335
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %13), !dbg !14335
  %14 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !14336
  %15 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !14337
  %16 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %16)
  %17 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %17)
  store i32 %15, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge1, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %14, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !14338

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14340

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14341

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14342

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14343

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge2 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %18 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !14344
  %conv.i1.i = zext i32 %18 to i128, !dbg !14344
  %19 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !14345
  %conv3.i.i = zext i32 %19 to i64, !dbg !14345
  %20 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %20)
  %21 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %21)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge2, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !14346

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %22 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14348
  %conv.i.i.i = trunc i128 %22 to i8, !dbg !14348
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14349
  %idxprom.i.i.i = trunc i64 %23 to i32, !dbg !14350
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !14350
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !14351
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14352

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %24 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14353
  %conv2.i.i.i = trunc i128 %24 to i16, !dbg !14353
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14354
  %idxprom3.i.i.i = trunc i64 %25 to i32, !dbg !14355
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !14355
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !14356
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14357

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %26 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14358
  %conv6.i.i.i = trunc i128 %26 to i24, !dbg !14358
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14359
  %idxprom7.i.i.i = trunc i64 %27 to i32, !dbg !14360
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !14360
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !14361
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14362

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %28 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14363
  %conv10.i.i.i = trunc i128 %28 to i32, !dbg !14363
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14364
  %idxprom11.i.i.i = trunc i64 %29 to i32, !dbg !14365
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !14365
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !14366
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14367

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14368
  %conv14.i.i.i = trunc i128 %30 to i40, !dbg !14368
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14369
  %idxprom15.i.i.i = trunc i64 %31 to i32, !dbg !14370
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !14370
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !14371
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14372

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14373
  %conv18.i.i.i = trunc i128 %32 to i48, !dbg !14373
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14374
  %idxprom19.i.i.i = trunc i64 %33 to i32, !dbg !14375
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !14375
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !14376
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14377

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14378
  %conv22.i.i.i = trunc i128 %34 to i56, !dbg !14378
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14379
  %idxprom23.i.i.i = trunc i64 %35 to i32, !dbg !14380
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !14380
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !14381
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14382

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14383
  %conv26.i.i.i = trunc i128 %36 to i64, !dbg !14383
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14384
  %idxprom27.i.i.i = trunc i64 %37 to i32, !dbg !14385
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !14385
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !14386
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14387

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14388
  %conv30.i.i.i = trunc i128 %38 to i72, !dbg !14388
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14389
  %idxprom31.i.i.i = trunc i64 %39 to i32, !dbg !14390
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !14390
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !14391
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14392

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14393
  %conv34.i.i.i = trunc i128 %40 to i80, !dbg !14393
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14394
  %idxprom35.i.i.i = trunc i64 %41 to i32, !dbg !14395
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !14395
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !14396
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14397

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14398
  %conv38.i.i.i = trunc i128 %42 to i88, !dbg !14398
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14399
  %idxprom39.i.i.i = trunc i64 %43 to i32, !dbg !14400
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !14400
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !14401
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14402

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14403
  %conv42.i.i.i = trunc i128 %44 to i96, !dbg !14403
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14404
  %idxprom43.i.i.i = trunc i64 %45 to i32, !dbg !14405
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !14405
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !14406
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14407

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %46 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14408
  %conv46.i.i.i = trunc i128 %46 to i104, !dbg !14408
  %47 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14409
  %idxprom47.i.i.i = trunc i64 %47 to i32, !dbg !14410
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !14410
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !14411
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14412

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %48 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14413
  %conv50.i.i.i = trunc i128 %48 to i112, !dbg !14413
  %49 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14414
  %idxprom51.i.i.i = trunc i64 %49 to i32, !dbg !14415
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !14415
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !14416
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14417

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %50 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14418
  %conv54.i.i.i = trunc i128 %50 to i120, !dbg !14418
  %51 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14419
  %idxprom55.i.i.i = trunc i64 %51 to i32, !dbg !14420
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !14420
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !14421
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14422

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %52 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14423
  %53 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14424
  %idxprom58.i.i.i = trunc i64 %53 to i32, !dbg !14425
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !14425
  store volatile i128 %52, i128* %arrayidx59.i.i.i, align 16, !dbg !14426
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14427

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !14428
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14429

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %54 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !14430
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %54), !dbg !14430
  %55 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !14430
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %55), !dbg !14430
  %56 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !14431
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %56), !dbg !14431
  %57 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !14431
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !14431
  %58 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !14432
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !14432
  %59 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !14432
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !14432
  %60 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !14432
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %60), !dbg !14432
  %61 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !14432
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %61), !dbg !14432
  ret void, !dbg !14433
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sw__xpr_general__simm12__x_0__() #2 !dbg !14434 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !14435
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !14436
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !14438
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !14439
  %0 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %2)
  %3 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  store i32 291, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  br i1 false, label %if.then.i.i, label %if.else.i.i, !dbg !14442

if.then.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i, !dbg !14445

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %4 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !14446
  %conv1.i = sext i12 %4 to i32, !dbg !14447
  store i32 %conv1.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !14448
  %5 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !14449
  %conv2.i = trunc i32 %5 to i5, !dbg !14449
  %6 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %5, 31, !dbg !14450
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !14452
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !14453

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %7 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !14454
  %idxprom.i6.i = zext i5 %7 to i32, !dbg !14455
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !14455
  %8 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !14455
  br label %MI11rf_xpr_read.exit10.i, !dbg !14456

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge1 = phi i32 [ %8, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %9 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !14457
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !14457
  %10 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !14458
  %11 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !14459
  %12 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %12)
  %13 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %13)
  store i32 %11, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge1, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %10, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !14460

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14462

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14463

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14464

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14465

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge2 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %14 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !14466
  %conv.i1.i = zext i32 %14 to i128, !dbg !14466
  %15 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !14467
  %conv3.i.i = zext i32 %15 to i64, !dbg !14467
  %16 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %16)
  %17 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %17)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge2, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !14468

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %18 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14470
  %conv.i.i.i = trunc i128 %18 to i8, !dbg !14470
  %19 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14471
  %idxprom.i.i.i = trunc i64 %19 to i32, !dbg !14472
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !14472
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !14473
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14474

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %20 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14475
  %conv2.i.i.i = trunc i128 %20 to i16, !dbg !14475
  %21 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14476
  %idxprom3.i.i.i = trunc i64 %21 to i32, !dbg !14477
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !14477
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !14478
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14479

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %22 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14480
  %conv6.i.i.i = trunc i128 %22 to i24, !dbg !14480
  %23 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14481
  %idxprom7.i.i.i = trunc i64 %23 to i32, !dbg !14482
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !14482
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !14483
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14484

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %24 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14485
  %conv10.i.i.i = trunc i128 %24 to i32, !dbg !14485
  %25 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14486
  %idxprom11.i.i.i = trunc i64 %25 to i32, !dbg !14487
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !14487
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !14488
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14489

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %26 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14490
  %conv14.i.i.i = trunc i128 %26 to i40, !dbg !14490
  %27 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14491
  %idxprom15.i.i.i = trunc i64 %27 to i32, !dbg !14492
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !14492
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !14493
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14494

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %28 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14495
  %conv18.i.i.i = trunc i128 %28 to i48, !dbg !14495
  %29 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14496
  %idxprom19.i.i.i = trunc i64 %29 to i32, !dbg !14497
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !14497
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !14498
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14499

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %30 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14500
  %conv22.i.i.i = trunc i128 %30 to i56, !dbg !14500
  %31 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14501
  %idxprom23.i.i.i = trunc i64 %31 to i32, !dbg !14502
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !14502
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !14503
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14504

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %32 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14505
  %conv26.i.i.i = trunc i128 %32 to i64, !dbg !14505
  %33 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14506
  %idxprom27.i.i.i = trunc i64 %33 to i32, !dbg !14507
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !14507
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !14508
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14509

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %34 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14510
  %conv30.i.i.i = trunc i128 %34 to i72, !dbg !14510
  %35 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14511
  %idxprom31.i.i.i = trunc i64 %35 to i32, !dbg !14512
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !14512
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !14513
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14514

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %36 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14515
  %conv34.i.i.i = trunc i128 %36 to i80, !dbg !14515
  %37 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14516
  %idxprom35.i.i.i = trunc i64 %37 to i32, !dbg !14517
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !14517
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !14518
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14519

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %38 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14520
  %conv38.i.i.i = trunc i128 %38 to i88, !dbg !14520
  %39 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14521
  %idxprom39.i.i.i = trunc i64 %39 to i32, !dbg !14522
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !14522
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !14523
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14524

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %40 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14525
  %conv42.i.i.i = trunc i128 %40 to i96, !dbg !14525
  %41 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14526
  %idxprom43.i.i.i = trunc i64 %41 to i32, !dbg !14527
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !14527
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !14528
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14529

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %42 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14530
  %conv46.i.i.i = trunc i128 %42 to i104, !dbg !14530
  %43 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14531
  %idxprom47.i.i.i = trunc i64 %43 to i32, !dbg !14532
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !14532
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !14533
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14534

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %44 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14535
  %conv50.i.i.i = trunc i128 %44 to i112, !dbg !14535
  %45 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14536
  %idxprom51.i.i.i = trunc i64 %45 to i32, !dbg !14537
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !14537
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !14538
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14539

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %46 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14540
  %conv54.i.i.i = trunc i128 %46 to i120, !dbg !14540
  %47 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14541
  %idxprom55.i.i.i = trunc i64 %47 to i32, !dbg !14542
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !14542
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !14543
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14544

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %48 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14545
  %49 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14546
  %idxprom58.i.i.i = trunc i64 %49 to i32, !dbg !14547
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !14547
  store volatile i128 %48, i128* %arrayidx59.i.i.i, align 16, !dbg !14548
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14549

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !14550
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14551

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %50 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !14552
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %50), !dbg !14552
  %51 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !14552
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %51), !dbg !14552
  %52 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !14553
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %52), !dbg !14553
  %53 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !14553
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %53), !dbg !14553
  %54 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !14554
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %54), !dbg !14554
  %55 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !14554
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %55), !dbg !14554
  %56 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !14554
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %56), !dbg !14554
  %57 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !14554
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !14554
  ret void, !dbg !14555
}

; Function Attrs: noinline readnone
define dso_local void @i_stype_store__opc_sw__xpr_general__simm12__xpr_general__() #2 !dbg !14556 {
entry:
  %MI5indexIH1_11rf_xpr_read.addr.i2.i = alloca i5, align 1
  %data.addr.i.i.i = alloca i128, align 16
  %address.addr.i.i.i = alloca i64, align 8
  %MI7addressIH1_5store.addr.i.i = alloca i32, align 4
  %MI6resultIH1_5store.addr.i.i = alloca i32, align 4
  %MI5indexIH1_11rf_xpr_read.addr.i.i = alloca i5, align 1
  %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i = alloca i32, align 4
  %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i = alloca i32, align 4
  %MI6simm12IH1_13default_start8_6simm124simm.addr.i = alloca i12, align 2
  %MI7addressIH1_13default_start1_13i_stype_storeB0.i = alloca i32, align 4
  %opc = alloca i32, align 4
  store i32 291, i32* %opc, align 4, !dbg !14557
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs2_Index, align 4, !dbg !14558
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !14559
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6simm124simm1_6simm12_Index, align 4, !dbg !14561
  %call.i.i = call i12 @codasip_immread_int12(i32 1) #4, !dbg !14562
  store i32 2, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all3rs1_Index, align 4, !dbg !14565
  %call.i2 = call i32 @codasip_regopindex(i32 1, i32 2) #4, !dbg !14566
  %0 = load i32, i32* %opc, align 4, !dbg !14568
  %1 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  %2 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %2)
  %3 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 2, i8* nonnull %3)
  %4 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  store i32 %0, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4
  store i12 %call.i.i, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2
  %conv.i = trunc i32 %call.i2 to i5, !dbg !14569
  %5 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i5 %conv.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1
  %conv.i.i = and i32 %call.i2, 31, !dbg !14571
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !14573
  br i1 %cmp.i.i, label %if.else.i.i, label %if.then.i.i, !dbg !14574

if.then.i.i:                                      ; preds = %entry
  %6 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i.i, align 1, !dbg !14575
  %idxprom.i.i = zext i5 %6 to i32, !dbg !14576
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !14576
  %7 = load volatile i32, i32* %arrayidx.i.i, align 4, !dbg !14576
  br label %MI11rf_xpr_read.exit.i, !dbg !14577

if.else.i.i:                                      ; preds = %entry
  br label %MI11rf_xpr_read.exit.i

MI11rf_xpr_read.exit.i:                           ; preds = %if.else.i.i, %if.then.i.i
  %storemerge = phi i32 [ %7, %if.then.i.i ], [ 0, %if.else.i.i ]
  %8 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i.i to i8*, !dbg !14578
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %8), !dbg !14578
  %9 = load i12, i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i, align 2, !dbg !14579
  %conv1.i = sext i12 %9 to i32, !dbg !14580
  %add.i = add i32 %storemerge, %conv1.i, !dbg !14581
  store i32 %add.i, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !14582
  %10 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i, align 4, !dbg !14583
  %conv2.i = trunc i32 %10 to i5, !dbg !14583
  %11 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %11)
  store i5 %conv2.i, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1
  %conv.i4.i = and i32 %10, 31, !dbg !14584
  %cmp.i5.i = icmp eq i32 %conv.i4.i, 0, !dbg !14586
  br i1 %cmp.i5.i, label %if.else.i9.i, label %if.then.i8.i, !dbg !14587

if.then.i8.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  %12 = load i5, i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i, align 1, !dbg !14588
  %idxprom.i6.i = zext i5 %12 to i32, !dbg !14589
  %arrayidx.i7.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i6.i, !dbg !14589
  %13 = load volatile i32, i32* %arrayidx.i7.i, align 4, !dbg !14589
  br label %MI11rf_xpr_read.exit10.i, !dbg !14590

if.else.i9.i:                                     ; preds = %MI11rf_xpr_read.exit.i
  br label %MI11rf_xpr_read.exit10.i

MI11rf_xpr_read.exit10.i:                         ; preds = %if.else.i9.i, %if.then.i8.i
  %storemerge3 = phi i32 [ %13, %if.then.i8.i ], [ 0, %if.else.i9.i ]
  %14 = bitcast i5* %MI5indexIH1_11rf_xpr_read.addr.i2.i to i8*, !dbg !14591
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %14), !dbg !14591
  %15 = load i32, i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i, align 4, !dbg !14592
  %16 = load i32, i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i, align 4, !dbg !14593
  %17 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %17)
  %18 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %18)
  store i32 %16, i32* %MI7addressIH1_5store.addr.i.i, align 4
  store i32 %storemerge3, i32* %MI6resultIH1_5store.addr.i.i, align 4
  switch i32 %15, label %sw.default.i.i [
    i32 35, label %sw.bb.i.i
    i32 163, label %sw.bb1.i.i
    i32 291, label %sw.bb2.i.i
  ], !dbg !14594

sw.bb.i.i:                                        ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14596

sw.bb1.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14597

sw.bb2.i.i:                                       ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14598

sw.default.i.i:                                   ; preds = %MI11rf_xpr_read.exit10.i
  br label %sw.epilog.i.i, !dbg !14599

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %sw.bb.i.i
  %storemerge4 = phi i32 [ 1, %sw.bb.i.i ], [ 0, %sw.default.i.i ], [ 4, %sw.bb2.i.i ], [ 2, %sw.bb1.i.i ]
  %19 = load i32, i32* %MI6resultIH1_5store.addr.i.i, align 4, !dbg !14600
  %conv.i1.i = zext i32 %19 to i128, !dbg !14600
  %20 = load i32, i32* %MI7addressIH1_5store.addr.i.i, align 4, !dbg !14601
  %conv3.i.i = zext i32 %20 to i64, !dbg !14601
  %21 = bitcast i128* %data.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %21)
  %22 = bitcast i64* %address.addr.i.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %22)
  store i128 %conv.i1.i, i128* %data.addr.i.i.i, align 16
  store i64 %conv3.i.i, i64* %address.addr.i.i.i, align 8
  switch i32 %storemerge4, label %sw.default.i.i.i [
    i32 1, label %sw.bb.i.i.i
    i32 2, label %sw.bb1.i.i.i
    i32 3, label %sw.bb5.i.i.i
    i32 4, label %sw.bb9.i.i.i
    i32 5, label %sw.bb13.i.i.i
    i32 6, label %sw.bb17.i.i.i
    i32 7, label %sw.bb21.i.i.i
    i32 8, label %sw.bb25.i.i.i
    i32 9, label %sw.bb29.i.i.i
    i32 10, label %sw.bb33.i.i.i
    i32 11, label %sw.bb37.i.i.i
    i32 12, label %sw.bb41.i.i.i
    i32 13, label %sw.bb45.i.i.i
    i32 14, label %sw.bb49.i.i.i
    i32 15, label %sw.bb53.i.i.i
    i32 16, label %sw.bb57.i.i.i
  ], !dbg !14602

sw.bb.i.i.i:                                      ; preds = %sw.epilog.i.i
  %23 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14604
  %conv.i.i.i = trunc i128 %23 to i8, !dbg !14604
  %24 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14605
  %idxprom.i.i.i = trunc i64 %24 to i32, !dbg !14606
  %arrayidx.i.i.i = getelementptr inbounds [2048 x i8], [2048 x i8]* @ldst__sb1__, i32 0, i32 %idxprom.i.i.i, !dbg !14606
  store volatile i8 %conv.i.i.i, i8* %arrayidx.i.i.i, align 1, !dbg !14607
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14608

sw.bb1.i.i.i:                                     ; preds = %sw.epilog.i.i
  %25 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14609
  %conv2.i.i.i = trunc i128 %25 to i16, !dbg !14609
  %26 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14610
  %idxprom3.i.i.i = trunc i64 %26 to i32, !dbg !14611
  %arrayidx4.i.i.i = getelementptr inbounds [2048 x i16], [2048 x i16]* @ldst__sb2__, i32 0, i32 %idxprom3.i.i.i, !dbg !14611
  store volatile i16 %conv2.i.i.i, i16* %arrayidx4.i.i.i, align 2, !dbg !14612
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14613

sw.bb5.i.i.i:                                     ; preds = %sw.epilog.i.i
  %27 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14614
  %conv6.i.i.i = trunc i128 %27 to i24, !dbg !14614
  %28 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14615
  %idxprom7.i.i.i = trunc i64 %28 to i32, !dbg !14616
  %arrayidx8.i.i.i = getelementptr inbounds [2048 x i24], [2048 x i24]* @ldst__sb3__, i32 0, i32 %idxprom7.i.i.i, !dbg !14616
  store volatile i24 %conv6.i.i.i, i24* %arrayidx8.i.i.i, align 4, !dbg !14617
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14618

sw.bb9.i.i.i:                                     ; preds = %sw.epilog.i.i
  %29 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14619
  %conv10.i.i.i = trunc i128 %29 to i32, !dbg !14619
  %30 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14620
  %idxprom11.i.i.i = trunc i64 %30 to i32, !dbg !14621
  %arrayidx12.i.i.i = getelementptr inbounds [2048 x i32], [2048 x i32]* @ldst__sb4__, i32 0, i32 %idxprom11.i.i.i, !dbg !14621
  store volatile i32 %conv10.i.i.i, i32* %arrayidx12.i.i.i, align 4, !dbg !14622
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14623

sw.bb13.i.i.i:                                    ; preds = %sw.epilog.i.i
  %31 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14624
  %conv14.i.i.i = trunc i128 %31 to i40, !dbg !14624
  %32 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14625
  %idxprom15.i.i.i = trunc i64 %32 to i32, !dbg !14626
  %arrayidx16.i.i.i = getelementptr inbounds [2048 x i40], [2048 x i40]* @ldst__sb5__, i32 0, i32 %idxprom15.i.i.i, !dbg !14626
  store volatile i40 %conv14.i.i.i, i40* %arrayidx16.i.i.i, align 8, !dbg !14627
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14628

sw.bb17.i.i.i:                                    ; preds = %sw.epilog.i.i
  %33 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14629
  %conv18.i.i.i = trunc i128 %33 to i48, !dbg !14629
  %34 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14630
  %idxprom19.i.i.i = trunc i64 %34 to i32, !dbg !14631
  %arrayidx20.i.i.i = getelementptr inbounds [2048 x i48], [2048 x i48]* @ldst__sb6__, i32 0, i32 %idxprom19.i.i.i, !dbg !14631
  store volatile i48 %conv18.i.i.i, i48* %arrayidx20.i.i.i, align 8, !dbg !14632
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14633

sw.bb21.i.i.i:                                    ; preds = %sw.epilog.i.i
  %35 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14634
  %conv22.i.i.i = trunc i128 %35 to i56, !dbg !14634
  %36 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14635
  %idxprom23.i.i.i = trunc i64 %36 to i32, !dbg !14636
  %arrayidx24.i.i.i = getelementptr inbounds [2048 x i56], [2048 x i56]* @ldst__sb7__, i32 0, i32 %idxprom23.i.i.i, !dbg !14636
  store volatile i56 %conv22.i.i.i, i56* %arrayidx24.i.i.i, align 8, !dbg !14637
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14638

sw.bb25.i.i.i:                                    ; preds = %sw.epilog.i.i
  %37 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14639
  %conv26.i.i.i = trunc i128 %37 to i64, !dbg !14639
  %38 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14640
  %idxprom27.i.i.i = trunc i64 %38 to i32, !dbg !14641
  %arrayidx28.i.i.i = getelementptr inbounds [2048 x i64], [2048 x i64]* @ldst__sb8__, i32 0, i32 %idxprom27.i.i.i, !dbg !14641
  store volatile i64 %conv26.i.i.i, i64* %arrayidx28.i.i.i, align 8, !dbg !14642
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14643

sw.bb29.i.i.i:                                    ; preds = %sw.epilog.i.i
  %39 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14644
  %conv30.i.i.i = trunc i128 %39 to i72, !dbg !14644
  %40 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14645
  %idxprom31.i.i.i = trunc i64 %40 to i32, !dbg !14646
  %arrayidx32.i.i.i = getelementptr inbounds [2048 x i72], [2048 x i72]* @ldst__sb9__, i32 0, i32 %idxprom31.i.i.i, !dbg !14646
  store volatile i72 %conv30.i.i.i, i72* %arrayidx32.i.i.i, align 4, !dbg !14647
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14648

sw.bb33.i.i.i:                                    ; preds = %sw.epilog.i.i
  %41 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14649
  %conv34.i.i.i = trunc i128 %41 to i80, !dbg !14649
  %42 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14650
  %idxprom35.i.i.i = trunc i64 %42 to i32, !dbg !14651
  %arrayidx36.i.i.i = getelementptr inbounds [2048 x i80], [2048 x i80]* @ldst__sb10__, i32 0, i32 %idxprom35.i.i.i, !dbg !14651
  store volatile i80 %conv34.i.i.i, i80* %arrayidx36.i.i.i, align 4, !dbg !14652
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14653

sw.bb37.i.i.i:                                    ; preds = %sw.epilog.i.i
  %43 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14654
  %conv38.i.i.i = trunc i128 %43 to i88, !dbg !14654
  %44 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14655
  %idxprom39.i.i.i = trunc i64 %44 to i32, !dbg !14656
  %arrayidx40.i.i.i = getelementptr inbounds [2048 x i88], [2048 x i88]* @ldst__sb11__, i32 0, i32 %idxprom39.i.i.i, !dbg !14656
  store volatile i88 %conv38.i.i.i, i88* %arrayidx40.i.i.i, align 4, !dbg !14657
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14658

sw.bb41.i.i.i:                                    ; preds = %sw.epilog.i.i
  %45 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14659
  %conv42.i.i.i = trunc i128 %45 to i96, !dbg !14659
  %46 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14660
  %idxprom43.i.i.i = trunc i64 %46 to i32, !dbg !14661
  %arrayidx44.i.i.i = getelementptr inbounds [2048 x i96], [2048 x i96]* @ldst__sb12__, i32 0, i32 %idxprom43.i.i.i, !dbg !14661
  store volatile i96 %conv42.i.i.i, i96* %arrayidx44.i.i.i, align 4, !dbg !14662
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14663

sw.bb45.i.i.i:                                    ; preds = %sw.epilog.i.i
  %47 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14664
  %conv46.i.i.i = trunc i128 %47 to i104, !dbg !14664
  %48 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14665
  %idxprom47.i.i.i = trunc i64 %48 to i32, !dbg !14666
  %arrayidx48.i.i.i = getelementptr inbounds [2048 x i104], [2048 x i104]* @ldst__sb13__, i32 0, i32 %idxprom47.i.i.i, !dbg !14666
  store volatile i104 %conv46.i.i.i, i104* %arrayidx48.i.i.i, align 16, !dbg !14667
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14668

sw.bb49.i.i.i:                                    ; preds = %sw.epilog.i.i
  %49 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14669
  %conv50.i.i.i = trunc i128 %49 to i112, !dbg !14669
  %50 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14670
  %idxprom51.i.i.i = trunc i64 %50 to i32, !dbg !14671
  %arrayidx52.i.i.i = getelementptr inbounds [2048 x i112], [2048 x i112]* @ldst__sb14__, i32 0, i32 %idxprom51.i.i.i, !dbg !14671
  store volatile i112 %conv50.i.i.i, i112* %arrayidx52.i.i.i, align 16, !dbg !14672
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14673

sw.bb53.i.i.i:                                    ; preds = %sw.epilog.i.i
  %51 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14674
  %conv54.i.i.i = trunc i128 %51 to i120, !dbg !14674
  %52 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14675
  %idxprom55.i.i.i = trunc i64 %52 to i32, !dbg !14676
  %arrayidx56.i.i.i = getelementptr inbounds [2048 x i120], [2048 x i120]* @ldst__sb15__, i32 0, i32 %idxprom55.i.i.i, !dbg !14676
  store volatile i120 %conv54.i.i.i, i120* %arrayidx56.i.i.i, align 16, !dbg !14677
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14678

sw.bb57.i.i.i:                                    ; preds = %sw.epilog.i.i
  %53 = load i128, i128* %data.addr.i.i.i, align 16, !dbg !14679
  %54 = load i64, i64* %address.addr.i.i.i, align 8, !dbg !14680
  %idxprom58.i.i.i = trunc i64 %54 to i32, !dbg !14681
  %arrayidx59.i.i.i = getelementptr inbounds [2048 x i128], [2048 x i128]* @ldst__sb16__, i32 0, i32 %idxprom58.i.i.i, !dbg !14681
  store volatile i128 %53, i128* %arrayidx59.i.i.i, align 16, !dbg !14682
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14683

sw.default.i.i.i:                                 ; preds = %sw.epilog.i.i
  %call.i.i.i = call i32 @_codasip_error_function(i32 0, i8* getelementptr inbounds ([16 x i8], [16 x i8]* @.str, i32 0, i32 0), i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.1, i32 0, i32 0), i32 433) #5, !dbg !14684
  br label %MI13i_stype_storeIH1_13default_start.exit, !dbg !14685

MI13i_stype_storeIH1_13default_start.exit:        ; preds = %sw.bb.i.i.i, %sw.bb1.i.i.i, %sw.bb5.i.i.i, %sw.bb9.i.i.i, %sw.bb13.i.i.i, %sw.bb17.i.i.i, %sw.bb21.i.i.i, %sw.bb25.i.i.i, %sw.bb29.i.i.i, %sw.bb33.i.i.i, %sw.bb37.i.i.i, %sw.bb41.i.i.i, %sw.bb45.i.i.i, %sw.bb49.i.i.i, %sw.bb53.i.i.i, %sw.bb57.i.i.i, %sw.default.i.i.i
  %55 = bitcast i128* %data.addr.i.i.i to i8*, !dbg !14686
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %55), !dbg !14686
  %56 = bitcast i64* %address.addr.i.i.i to i8*, !dbg !14686
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %56), !dbg !14686
  %57 = bitcast i32* %MI7addressIH1_5store.addr.i.i to i8*, !dbg !14687
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %57), !dbg !14687
  %58 = bitcast i32* %MI6resultIH1_5store.addr.i.i to i8*, !dbg !14687
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %58), !dbg !14687
  %59 = bitcast i32* %MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc.addr.i to i8*, !dbg !14688
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %59), !dbg !14688
  %60 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all3rs2.addr.i to i8*, !dbg !14688
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %60), !dbg !14688
  %61 = bitcast i12* %MI6simm12IH1_13default_start8_6simm124simm.addr.i to i8*, !dbg !14688
  call void @llvm.lifetime.end.p0i8(i64 2, i8* nonnull %61), !dbg !14688
  %62 = bitcast i32* %MI7addressIH1_13default_start1_13i_stype_storeB0.i to i8*, !dbg !14688
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %62), !dbg !14688
  ret void, !dbg !14689
}

; Function Attrs: noinline readnone
define dso_local void @i_utype_ops__opc_auipc__x_0__uimm20__() #2 !dbg !14690 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i1.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i2.i = alloca i5, align 1
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i = alloca i20, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6uimm203imm1_6uimm20_Index, align 4, !dbg !14691
  %call.i.i = call i20 @codasip_immread_uint20(i32 0) #4, !dbg !14692
  %0 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i20 %call.i.i, i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i, align 4
  switch i32 23, label %sw.default.i [
    i32 55, label %sw.bb.i
    i32 23, label %sw.bb2.i
  ], !dbg !14697

sw.bb.i:                                          ; preds = %entry
  br i1 undef, label %MI12rf_xpr_write.exit.i, label %if.then.i.i, !dbg !14700

if.then.i.i:                                      ; preds = %sw.bb.i
  br label %MI12rf_xpr_write.exit.i, !dbg !14702

MI12rf_xpr_write.exit.i:                          ; preds = %sw.bb.i, %if.then.i.i
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14703

sw.bb2.i:                                         ; preds = %entry
  %2 = load volatile i32, i32* @r_pc, align 4, !dbg !14704
  %sub.i = sub i32 %2, 4, !dbg !14706
  %3 = load i20, i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i, align 4, !dbg !14707
  %conv3.i = zext i20 %3 to i32, !dbg !14708
  %shl4.i = shl nuw i32 %conv3.i, 12, !dbg !14709
  %add.i = add i32 %sub.i, %shl4.i, !dbg !14710
  %4 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !14711
  %conv5.i = trunc i32 %4 to i5, !dbg !14711
  %5 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i32 %add.i, i32* %MI5valueIH1_12rf_xpr_write.addr.i1.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i2.i, align 1
  %conv.i3.i = and i32 %4, 31, !dbg !14712
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !14714
  br i1 %cmp.i4.i, label %MI12rf_xpr_write.exit8.i, label %if.then.i7.i, !dbg !14715

if.then.i7.i:                                     ; preds = %sw.bb2.i
  %7 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i1.i, align 4, !dbg !14716
  %8 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i2.i, align 1, !dbg !14717
  %idxprom.i5.i = zext i5 %8 to i32, !dbg !14718
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !14718
  store volatile i32 %7, i32* %arrayidx.i6.i, align 4, !dbg !14719
  br label %MI12rf_xpr_write.exit8.i, !dbg !14720

MI12rf_xpr_write.exit8.i:                         ; preds = %sw.bb2.i, %if.then.i7.i
  %9 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i1.i to i8*, !dbg !14721
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %9), !dbg !14721
  %10 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i2.i to i8*, !dbg !14721
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %10), !dbg !14721
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14722

sw.default.i:                                     ; preds = %entry
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14723

MI11i_utype_opsIH1_13default_start.exit:          ; preds = %MI12rf_xpr_write.exit.i, %MI12rf_xpr_write.exit8.i, %sw.default.i
  %11 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !14724
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %11), !dbg !14724
  %12 = bitcast i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i to i8*, !dbg !14724
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %12), !dbg !14724
  ret void, !dbg !14725
}

; Function Attrs: noinline readnone
define dso_local void @i_utype_ops__opc_auipc__xpr_general__uimm20__() #2 !dbg !14726 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i1.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i2.i = alloca i5, align 1
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i = alloca i20, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !14727
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !14728
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6uimm203imm1_6uimm20_Index, align 4, !dbg !14730
  %call.i.i = call i20 @codasip_immread_uint20(i32 1) #4, !dbg !14731
  %0 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i20 %call.i.i, i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i, align 4
  switch i32 23, label %sw.default.i [
    i32 55, label %sw.bb.i
    i32 23, label %sw.bb2.i
  ], !dbg !14734

sw.bb.i:                                          ; preds = %entry
  br i1 undef, label %MI12rf_xpr_write.exit.i, label %if.then.i.i, !dbg !14736

if.then.i.i:                                      ; preds = %sw.bb.i
  br label %MI12rf_xpr_write.exit.i, !dbg !14738

MI12rf_xpr_write.exit.i:                          ; preds = %sw.bb.i, %if.then.i.i
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14739

sw.bb2.i:                                         ; preds = %entry
  %2 = load volatile i32, i32* @r_pc, align 4, !dbg !14740
  %sub.i = sub i32 %2, 4, !dbg !14742
  %3 = load i20, i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i, align 4, !dbg !14743
  %conv3.i = zext i20 %3 to i32, !dbg !14744
  %shl4.i = shl nuw i32 %conv3.i, 12, !dbg !14745
  %add.i = add i32 %sub.i, %shl4.i, !dbg !14746
  %4 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !14747
  %conv5.i = trunc i32 %4 to i5, !dbg !14747
  %5 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i1.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %5)
  %6 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i2.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %6)
  store i32 %add.i, i32* %MI5valueIH1_12rf_xpr_write.addr.i1.i, align 4
  store i5 %conv5.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i2.i, align 1
  %conv.i3.i = and i32 %4, 31, !dbg !14748
  %cmp.i4.i = icmp eq i32 %conv.i3.i, 0, !dbg !14750
  br i1 %cmp.i4.i, label %MI12rf_xpr_write.exit8.i, label %if.then.i7.i, !dbg !14751

if.then.i7.i:                                     ; preds = %sw.bb2.i
  %7 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i1.i, align 4, !dbg !14752
  %8 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i2.i, align 1, !dbg !14753
  %idxprom.i5.i = zext i5 %8 to i32, !dbg !14754
  %arrayidx.i6.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i5.i, !dbg !14754
  store volatile i32 %7, i32* %arrayidx.i6.i, align 4, !dbg !14755
  br label %MI12rf_xpr_write.exit8.i, !dbg !14756

MI12rf_xpr_write.exit8.i:                         ; preds = %sw.bb2.i, %if.then.i7.i
  %9 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i1.i to i8*, !dbg !14757
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %9), !dbg !14757
  %10 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i2.i to i8*, !dbg !14757
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %10), !dbg !14757
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14758

sw.default.i:                                     ; preds = %entry
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14759

MI11i_utype_opsIH1_13default_start.exit:          ; preds = %MI12rf_xpr_write.exit.i, %MI12rf_xpr_write.exit8.i, %sw.default.i
  %11 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !14760
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %11), !dbg !14760
  %12 = bitcast i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i to i8*, !dbg !14760
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %12), !dbg !14760
  ret void, !dbg !14761
}

; Function Attrs: noinline readnone
define dso_local void @i_utype_ops__opc_lui__x_0__uimm20__() #2 !dbg !14762 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i = alloca i20, align 4
  store i32 0, i32* @g_MI5valueIH1_13default_start8_6uimm203imm1_6uimm20_Index, align 4, !dbg !14763
  %call.i.i = call i20 @codasip_immread_uint20(i32 0) #4, !dbg !14764
  %0 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  store i32 0, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i20 %call.i.i, i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i, align 4
  switch i32 55, label %sw.default.i [
    i32 55, label %sw.bb.i
    i32 23, label %sw.bb2.i
  ], !dbg !14767

sw.bb.i:                                          ; preds = %entry
  %2 = load i20, i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i, align 4, !dbg !14769
  %conv.i = zext i20 %2 to i32, !dbg !14770
  %shl.i = shl nuw i32 %conv.i, 12, !dbg !14771
  %3 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !14772
  %conv1.i = trunc i32 %3 to i5, !dbg !14772
  %4 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i32 %shl.i, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv1.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i.i = and i32 %3, 31, !dbg !14773
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !14775
  br i1 %cmp.i.i, label %MI12rf_xpr_write.exit.i, label %if.then.i.i, !dbg !14776

if.then.i.i:                                      ; preds = %sw.bb.i
  %6 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !14777
  %7 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !14778
  %idxprom.i.i = zext i5 %7 to i32, !dbg !14779
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !14779
  store volatile i32 %6, i32* %arrayidx.i.i, align 4, !dbg !14780
  br label %MI12rf_xpr_write.exit.i, !dbg !14781

MI12rf_xpr_write.exit.i:                          ; preds = %sw.bb.i, %if.then.i.i
  %8 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !14782
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %8), !dbg !14782
  %9 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !14782
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !14782
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14783

sw.bb2.i:                                         ; preds = %entry
  br i1 undef, label %MI12rf_xpr_write.exit8.i, label %if.then.i7.i, !dbg !14784

if.then.i7.i:                                     ; preds = %sw.bb2.i
  br label %MI12rf_xpr_write.exit8.i, !dbg !14786

MI12rf_xpr_write.exit8.i:                         ; preds = %sw.bb2.i, %if.then.i7.i
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14787

sw.default.i:                                     ; preds = %entry
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14788

MI11i_utype_opsIH1_13default_start.exit:          ; preds = %MI12rf_xpr_write.exit.i, %MI12rf_xpr_write.exit8.i, %sw.default.i
  %10 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !14789
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %10), !dbg !14789
  %11 = bitcast i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i to i8*, !dbg !14789
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %11), !dbg !14789
  ret void, !dbg !14790
}

; Function Attrs: noinline readnone
define dso_local void @i_utype_ops__opc_lui__xpr_general__uimm20__() #2 !dbg !14791 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i.i = alloca i5, align 1
  %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i = alloca i32, align 4
  %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i = alloca i20, align 4
  store i32 0, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !14792
  %call.i = call i32 @codasip_regopindex(i32 1, i32 0) #4, !dbg !14793
  store i32 1, i32* @g_MI5valueIH1_13default_start8_6uimm203imm1_6uimm20_Index, align 4, !dbg !14795
  %call.i.i = call i20 @codasip_immread_uint20(i32 1) #4, !dbg !14796
  %0 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
  store i32 %call.i, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4
  store i20 %call.i.i, i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i, align 4
  switch i32 55, label %sw.default.i [
    i32 55, label %sw.bb.i
    i32 23, label %sw.bb2.i
  ], !dbg !14799

sw.bb.i:                                          ; preds = %entry
  %2 = load i20, i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i, align 4, !dbg !14801
  %conv.i = zext i20 %2 to i32, !dbg !14802
  %shl.i = shl nuw i32 %conv.i, 12, !dbg !14803
  %3 = load i32, i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i, align 4, !dbg !14804
  %conv1.i = trunc i32 %3 to i5, !dbg !14804
  %4 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %4)
  %5 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %5)
  store i32 %shl.i, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4
  store i5 %conv1.i, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1
  %conv.i.i = and i32 %3, 31, !dbg !14805
  %cmp.i.i = icmp eq i32 %conv.i.i, 0, !dbg !14807
  br i1 %cmp.i.i, label %MI12rf_xpr_write.exit.i, label %if.then.i.i, !dbg !14808

if.then.i.i:                                      ; preds = %sw.bb.i
  %6 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i.i, align 4, !dbg !14809
  %7 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i.i, align 1, !dbg !14810
  %idxprom.i.i = zext i5 %7 to i32, !dbg !14811
  %arrayidx.i.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i.i, !dbg !14811
  store volatile i32 %6, i32* %arrayidx.i.i, align 4, !dbg !14812
  br label %MI12rf_xpr_write.exit.i, !dbg !14813

MI12rf_xpr_write.exit.i:                          ; preds = %sw.bb.i, %if.then.i.i
  %8 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !14814
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %8), !dbg !14814
  %9 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i.i to i8*, !dbg !14814
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %9), !dbg !14814
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14815

sw.bb2.i:                                         ; preds = %entry
  br i1 undef, label %MI12rf_xpr_write.exit8.i, label %if.then.i7.i, !dbg !14816

if.then.i7.i:                                     ; preds = %sw.bb2.i
  br label %MI12rf_xpr_write.exit8.i, !dbg !14818

MI12rf_xpr_write.exit8.i:                         ; preds = %sw.bb2.i, %if.then.i7.i
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14819

sw.default.i:                                     ; preds = %entry
  br label %MI11i_utype_opsIH1_13default_start.exit, !dbg !14820

MI11i_utype_opsIH1_13default_start.exit:          ; preds = %MI12rf_xpr_write.exit.i, %MI12rf_xpr_write.exit8.i, %sw.default.i
  %10 = bitcast i32* %MI7xpr_allIH1_13default_start9_7xpr_all2rd.addr.i to i8*, !dbg !14821
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %10), !dbg !14821
  %11 = bitcast i20* %MI6uimm20IH1_13default_start8_6uimm203imm.addr.i to i8*, !dbg !14821
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %11), !dbg !14821
  ret void, !dbg !14822
}

; Function Attrs: readnone
declare dso_local i32 @codasip_regopindex(i32, i32) #1

; Function Attrs: noinline readnone
define dso_local void @e_movi32__() #2 !dbg !14823 {
entry:
  %MI5valueIH1_12rf_xpr_write.addr.i = alloca i32, align 4
  %MI5indexIH1_12rf_xpr_write.addr.i = alloca i5, align 1
  store i32 0, i32* @g_MI5imm32_Index, align 4, !dbg !14824
  %call = call i32 @codasip_immread_uint32(i32 0) #4, !dbg !14825
  store i32 1, i32* @g_MI11xpr_generalIH1_13default_start9_7xpr_all2rd_Index, align 4, !dbg !14826
  %call.i = call i32 @codasip_regopindex(i32 1, i32 1) #4, !dbg !14827
  %conv = trunc i32 %call.i to i5, !dbg !14829
  %0 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
  %1 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i to i8*
  call void @llvm.lifetime.start.p0i8(i64 1, i8* nonnull %1)
  store i32 %call, i32* %MI5valueIH1_12rf_xpr_write.addr.i, align 4
  store i5 %conv, i5* %MI5indexIH1_12rf_xpr_write.addr.i, align 1
  %conv.i = and i32 %call.i, 31, !dbg !14830
  %cmp.i = icmp eq i32 %conv.i, 0, !dbg !14832
  br i1 %cmp.i, label %MI12rf_xpr_write.exit, label %if.then.i, !dbg !14833

if.then.i:                                        ; preds = %entry
  %2 = load i32, i32* %MI5valueIH1_12rf_xpr_write.addr.i, align 4, !dbg !14834
  %3 = load i5, i5* %MI5indexIH1_12rf_xpr_write.addr.i, align 1, !dbg !14835
  %idxprom.i = zext i5 %3 to i32, !dbg !14836
  %arrayidx.i = getelementptr inbounds [32 x i32], [32 x i32]* @rf_xpr, i32 0, i32 %idxprom.i, !dbg !14836
  store volatile i32 %2, i32* %arrayidx.i, align 4, !dbg !14837
  br label %MI12rf_xpr_write.exit, !dbg !14838

MI12rf_xpr_write.exit:                            ; preds = %entry, %if.then.i
  %4 = bitcast i32* %MI5valueIH1_12rf_xpr_write.addr.i to i8*, !dbg !14839
  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %4), !dbg !14839
  %5 = bitcast i5* %MI5indexIH1_12rf_xpr_write.addr.i to i8*, !dbg !14839
  call void @llvm.lifetime.end.p0i8(i64 1, i8* nonnull %5), !dbg !14839
  ret void, !dbg !14840
}

; Function Attrs: readnone
declare dso_local i32 @codasip_immread_uint32(i32) #1

; Function Attrs: argmemonly nounwind
declare void @llvm.lifetime.start.p0i8(i64 immarg, i8* nocapture) #3

; Function Attrs: argmemonly nounwind
declare void @llvm.lifetime.end.p0i8(i64 immarg, i8* nocapture) #3

attributes #0 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { readnone "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { noinline readnone "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { argmemonly nounwind }
attributes #4 = { nounwind readnone }
attributes #5 = { readnone }

!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!3, !4, !5}
!llvm.ident = !{!6}

!0 = distinct !DICompileUnit(language: DW_LANG_C99, file: !1, producer: "clang version 9.0.1 (ssh://git@gitlab.codasip.com/codasip-studio/llvm-project.git d5357f0eec354bae21f33cf62e5504ff6d1cc93d)", isOptimized: false, runtimeVersion: 0, emissionKind: LineTablesOnly, enums: !2, nameTableKind: None)
!1 = !DIFile(filename: "/home/project/phase3_ia_riscv32i/work/tmp/semantics/se_instrsem.c", directory: "/home/project/phase3_ia_riscv32i/work/tmp/semantics")
!2 = !{}
!3 = !{i32 2, !"Dwarf Version", i32 4}
!4 = !{i32 2, !"Debug Info Version", i32 3}
!5 = !{i32 1, !"wchar_size", i32 4}
!6 = !{!"clang version 9.0.1 (ssh://git@gitlab.codasip.com/codasip-studio/llvm-project.git d5357f0eec354bae21f33cf62e5504ff6d1cc93d)"}
!7 = distinct !DISubprogram(name: "i_btype_branches__opc_beq__x_0__x_0__relative_addr12__", scope: !8, file: !8, line: 1542, type: !9, scopeLine: 1543, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8 = !DIFile(filename: "model/share/isa/isa.codal", directory: "/home/project/phase3_ia_riscv32i")
!9 = !DISubroutineType(types: !2)
!10 = !DILocation(line: 1544, column: 11, scope: !7)
!11 = !DILocation(line: 1545, column: 23, scope: !7)
!12 = !DILocation(line: 1546, column: 23, scope: !7)
!13 = !DILocation(line: 1547, column: 85, scope: !7)
!14 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !16)
!15 = distinct !DISubprogram(name: "MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12", scope: !8, file: !8, line: 1005, type: !9, scopeLine: 1006, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!16 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !18)
!17 = distinct !DISubprogram(name: "relative_addr12__", scope: !8, file: !8, line: 3744, type: !9, scopeLine: 3745, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!18 = distinct !DILocation(line: 1548, column: 18, scope: !7)
!19 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !16)
!20 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !16)
!21 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !23)
!22 = distinct !DISubprogram(name: "MI15relative_addr12IH1_13default_start18_15relative_addr123imm", scope: !8, file: !8, line: 408, type: !9, scopeLine: 409, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!23 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !18)
!24 = !DILocation(line: 1549, column: 45, scope: !7)
!25 = !DILocation(line: 1549, column: 50, scope: !7)
!26 = !DILocation(line: 1549, column: 55, scope: !7)
!27 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !29)
!28 = distinct !DISubprogram(name: "MI16i_btype_branchesIH1_13default_start", scope: !8, file: !8, line: 418, type: !9, scopeLine: 419, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!29 = distinct !DILocation(line: 1549, column: 5, scope: !7)
!30 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !35)
!31 = !DILexicalBlockFile(scope: !33, file: !32, discriminator: 0)
!32 = !DIFile(filename: "model/ia/other/ia_utils.codal", directory: "/home/project/phase3_ia_riscv32i")
!33 = distinct !DISubprogram(name: "MI11rf_xpr_read", scope: !34, file: !34, line: 446, type: !9, scopeLine: 447, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!34 = !DIFile(filename: "se_instrsem.c", directory: "/home/project/phase3_ia_riscv32i/work/tmp/semantics")
!35 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !29)
!36 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !35)
!37 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !35)
!38 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !35)
!39 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !35)
!40 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !35)
!41 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !35)
!42 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !29)
!43 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !29)
!44 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !45)
!45 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !29)
!46 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !45)
!47 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !45)
!48 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !45)
!49 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !45)
!50 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !45)
!51 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !45)
!52 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !29)
!53 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !29)
!54 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !29)
!55 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !29)
!56 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !29)
!57 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !29)
!58 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !29)
!59 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !29)
!60 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !29)
!61 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !29)
!62 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !29)
!63 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !29)
!64 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !29)
!65 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !29)
!66 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !29)
!67 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !29)
!68 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !29)
!69 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !29)
!70 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !29)
!71 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !29)
!72 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !29)
!73 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !29)
!74 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !29)
!75 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !29)
!76 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !29)
!77 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !29)
!78 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !29)
!79 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !29)
!80 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !29)
!81 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !29)
!82 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !29)
!83 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !29)
!84 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !29)
!85 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !29)
!86 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !29)
!87 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !89)
!88 = distinct !DISubprogram(name: "MI8write_pc", scope: !32, file: !32, line: 150, type: !9, scopeLine: 151, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!89 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !29)
!90 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !29)
!91 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !29)
!92 = !DILocation(line: 1550, column: 1, scope: !7)
!93 = distinct !DISubprogram(name: "i_btype_branches__opc_beq__x_0__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1552, type: !9, scopeLine: 1553, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!94 = !DILocation(line: 1554, column: 11, scope: !93)
!95 = !DILocation(line: 1555, column: 23, scope: !93)
!96 = !DILocation(line: 1556, column: 62, scope: !93)
!97 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !99)
!98 = distinct !DISubprogram(name: "xpr_general__", scope: !8, file: !8, line: 3779, type: !9, scopeLine: 3780, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!99 = distinct !DILocation(line: 1557, column: 29, scope: !93)
!100 = !DILocation(line: 1557, column: 23, scope: !93)
!101 = !DILocation(line: 1558, column: 85, scope: !93)
!102 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !103)
!103 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !104)
!104 = distinct !DILocation(line: 1559, column: 18, scope: !93)
!105 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !103)
!106 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !103)
!107 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !108)
!108 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !104)
!109 = !DILocation(line: 1560, column: 45, scope: !93)
!110 = !DILocation(line: 1560, column: 50, scope: !93)
!111 = !DILocation(line: 1560, column: 55, scope: !93)
!112 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !113)
!113 = distinct !DILocation(line: 1560, column: 5, scope: !93)
!114 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !115)
!115 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !113)
!116 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !115)
!117 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !115)
!118 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !115)
!119 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !115)
!120 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !115)
!121 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !115)
!122 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !113)
!123 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !113)
!124 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !125)
!125 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !113)
!126 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !125)
!127 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !125)
!128 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !125)
!129 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !125)
!130 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !125)
!131 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !125)
!132 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !113)
!133 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !113)
!134 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !113)
!135 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !113)
!136 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !113)
!137 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !113)
!138 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !113)
!139 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !113)
!140 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !113)
!141 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !113)
!142 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !113)
!143 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !113)
!144 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !113)
!145 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !113)
!146 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !113)
!147 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !113)
!148 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !113)
!149 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !113)
!150 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !113)
!151 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !113)
!152 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !113)
!153 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !113)
!154 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !113)
!155 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !113)
!156 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !113)
!157 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !113)
!158 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !113)
!159 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !113)
!160 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !113)
!161 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !113)
!162 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !113)
!163 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !113)
!164 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !113)
!165 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !113)
!166 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !113)
!167 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !168)
!168 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !113)
!169 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !113)
!170 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !113)
!171 = !DILocation(line: 1561, column: 1, scope: !93)
!172 = distinct !DISubprogram(name: "i_btype_branches__opc_beq__xpr_general__x_0__relative_addr12__", scope: !8, file: !8, line: 1563, type: !9, scopeLine: 1564, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!173 = !DILocation(line: 1565, column: 11, scope: !172)
!174 = !DILocation(line: 1566, column: 62, scope: !172)
!175 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !176)
!176 = distinct !DILocation(line: 1567, column: 29, scope: !172)
!177 = !DILocation(line: 1567, column: 23, scope: !172)
!178 = !DILocation(line: 1568, column: 23, scope: !172)
!179 = !DILocation(line: 1569, column: 85, scope: !172)
!180 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !181)
!181 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !182)
!182 = distinct !DILocation(line: 1570, column: 18, scope: !172)
!183 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !181)
!184 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !181)
!185 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !186)
!186 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !182)
!187 = !DILocation(line: 1571, column: 45, scope: !172)
!188 = !DILocation(line: 1571, column: 50, scope: !172)
!189 = !DILocation(line: 1571, column: 55, scope: !172)
!190 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !191)
!191 = distinct !DILocation(line: 1571, column: 5, scope: !172)
!192 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !193)
!193 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !191)
!194 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !193)
!195 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !193)
!196 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !193)
!197 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !193)
!198 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !193)
!199 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !193)
!200 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !191)
!201 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !191)
!202 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !203)
!203 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !191)
!204 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !203)
!205 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !203)
!206 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !203)
!207 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !203)
!208 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !203)
!209 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !203)
!210 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !191)
!211 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !191)
!212 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !191)
!213 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !191)
!214 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !191)
!215 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !191)
!216 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !191)
!217 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !191)
!218 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !191)
!219 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !191)
!220 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !191)
!221 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !191)
!222 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !191)
!223 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !191)
!224 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !191)
!225 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !191)
!226 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !191)
!227 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !191)
!228 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !191)
!229 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !191)
!230 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !191)
!231 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !191)
!232 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !191)
!233 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !191)
!234 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !191)
!235 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !191)
!236 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !191)
!237 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !191)
!238 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !191)
!239 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !191)
!240 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !191)
!241 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !191)
!242 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !191)
!243 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !191)
!244 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !191)
!245 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !246)
!246 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !191)
!247 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !191)
!248 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !191)
!249 = !DILocation(line: 1572, column: 1, scope: !172)
!250 = distinct !DISubprogram(name: "i_btype_branches__opc_beq__xpr_general__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1574, type: !9, scopeLine: 1575, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!251 = !DILocation(line: 1576, column: 11, scope: !250)
!252 = !DILocation(line: 1577, column: 62, scope: !250)
!253 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !254)
!254 = distinct !DILocation(line: 1578, column: 29, scope: !250)
!255 = !DILocation(line: 1578, column: 23, scope: !250)
!256 = !DILocation(line: 1579, column: 62, scope: !250)
!257 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !258)
!258 = distinct !DILocation(line: 1580, column: 29, scope: !250)
!259 = !DILocation(line: 1580, column: 23, scope: !250)
!260 = !DILocation(line: 1581, column: 85, scope: !250)
!261 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !262)
!262 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !263)
!263 = distinct !DILocation(line: 1582, column: 18, scope: !250)
!264 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !262)
!265 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !262)
!266 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !267)
!267 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !263)
!268 = !DILocation(line: 1583, column: 45, scope: !250)
!269 = !DILocation(line: 1583, column: 50, scope: !250)
!270 = !DILocation(line: 1583, column: 55, scope: !250)
!271 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !272)
!272 = distinct !DILocation(line: 1583, column: 5, scope: !250)
!273 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !274)
!274 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !272)
!275 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !274)
!276 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !274)
!277 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !274)
!278 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !274)
!279 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !274)
!280 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !274)
!281 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !272)
!282 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !272)
!283 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !284)
!284 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !272)
!285 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !284)
!286 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !284)
!287 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !284)
!288 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !284)
!289 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !284)
!290 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !284)
!291 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !272)
!292 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !272)
!293 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !272)
!294 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !272)
!295 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !272)
!296 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !272)
!297 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !272)
!298 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !272)
!299 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !272)
!300 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !272)
!301 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !272)
!302 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !272)
!303 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !272)
!304 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !272)
!305 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !272)
!306 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !272)
!307 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !272)
!308 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !272)
!309 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !272)
!310 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !272)
!311 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !272)
!312 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !272)
!313 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !272)
!314 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !272)
!315 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !272)
!316 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !272)
!317 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !272)
!318 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !272)
!319 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !272)
!320 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !272)
!321 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !272)
!322 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !272)
!323 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !272)
!324 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !272)
!325 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !272)
!326 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !327)
!327 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !272)
!328 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !272)
!329 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !272)
!330 = !DILocation(line: 1584, column: 1, scope: !250)
!331 = distinct !DISubprogram(name: "i_btype_branches__opc_bge__x_0__x_0__relative_addr12__", scope: !8, file: !8, line: 1586, type: !9, scopeLine: 1587, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!332 = !DILocation(line: 1588, column: 11, scope: !331)
!333 = !DILocation(line: 1589, column: 23, scope: !331)
!334 = !DILocation(line: 1590, column: 23, scope: !331)
!335 = !DILocation(line: 1591, column: 85, scope: !331)
!336 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !337)
!337 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !338)
!338 = distinct !DILocation(line: 1592, column: 18, scope: !331)
!339 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !337)
!340 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !337)
!341 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !342)
!342 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !338)
!343 = !DILocation(line: 1593, column: 45, scope: !331)
!344 = !DILocation(line: 1593, column: 50, scope: !331)
!345 = !DILocation(line: 1593, column: 55, scope: !331)
!346 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !347)
!347 = distinct !DILocation(line: 1593, column: 5, scope: !331)
!348 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !349)
!349 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !347)
!350 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !349)
!351 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !349)
!352 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !349)
!353 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !349)
!354 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !349)
!355 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !349)
!356 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !347)
!357 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !347)
!358 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !359)
!359 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !347)
!360 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !359)
!361 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !359)
!362 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !359)
!363 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !359)
!364 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !359)
!365 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !359)
!366 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !347)
!367 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !347)
!368 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !347)
!369 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !347)
!370 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !347)
!371 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !347)
!372 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !347)
!373 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !347)
!374 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !347)
!375 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !347)
!376 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !347)
!377 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !347)
!378 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !347)
!379 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !347)
!380 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !347)
!381 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !347)
!382 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !347)
!383 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !347)
!384 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !347)
!385 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !347)
!386 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !347)
!387 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !347)
!388 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !347)
!389 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !347)
!390 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !347)
!391 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !347)
!392 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !347)
!393 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !347)
!394 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !347)
!395 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !347)
!396 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !347)
!397 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !347)
!398 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !347)
!399 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !347)
!400 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !347)
!401 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !402)
!402 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !347)
!403 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !347)
!404 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !347)
!405 = !DILocation(line: 1594, column: 1, scope: !331)
!406 = distinct !DISubprogram(name: "i_btype_branches__opc_bge__x_0__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1596, type: !9, scopeLine: 1597, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!407 = !DILocation(line: 1598, column: 11, scope: !406)
!408 = !DILocation(line: 1599, column: 23, scope: !406)
!409 = !DILocation(line: 1600, column: 62, scope: !406)
!410 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !411)
!411 = distinct !DILocation(line: 1601, column: 29, scope: !406)
!412 = !DILocation(line: 1601, column: 23, scope: !406)
!413 = !DILocation(line: 1602, column: 85, scope: !406)
!414 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !415)
!415 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !416)
!416 = distinct !DILocation(line: 1603, column: 18, scope: !406)
!417 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !415)
!418 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !415)
!419 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !420)
!420 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !416)
!421 = !DILocation(line: 1604, column: 45, scope: !406)
!422 = !DILocation(line: 1604, column: 50, scope: !406)
!423 = !DILocation(line: 1604, column: 55, scope: !406)
!424 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !425)
!425 = distinct !DILocation(line: 1604, column: 5, scope: !406)
!426 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !427)
!427 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !425)
!428 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !427)
!429 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !427)
!430 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !427)
!431 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !427)
!432 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !427)
!433 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !427)
!434 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !425)
!435 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !425)
!436 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !437)
!437 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !425)
!438 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !437)
!439 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !437)
!440 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !437)
!441 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !437)
!442 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !437)
!443 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !437)
!444 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !425)
!445 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !425)
!446 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !425)
!447 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !425)
!448 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !425)
!449 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !425)
!450 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !425)
!451 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !425)
!452 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !425)
!453 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !425)
!454 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !425)
!455 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !425)
!456 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !425)
!457 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !425)
!458 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !425)
!459 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !425)
!460 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !425)
!461 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !425)
!462 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !425)
!463 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !425)
!464 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !425)
!465 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !425)
!466 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !425)
!467 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !425)
!468 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !425)
!469 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !425)
!470 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !425)
!471 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !425)
!472 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !425)
!473 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !425)
!474 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !425)
!475 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !425)
!476 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !425)
!477 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !425)
!478 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !425)
!479 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !480)
!480 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !425)
!481 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !425)
!482 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !425)
!483 = !DILocation(line: 1605, column: 1, scope: !406)
!484 = distinct !DISubprogram(name: "i_btype_branches__opc_bge__xpr_general__x_0__relative_addr12__", scope: !8, file: !8, line: 1607, type: !9, scopeLine: 1608, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!485 = !DILocation(line: 1609, column: 11, scope: !484)
!486 = !DILocation(line: 1610, column: 62, scope: !484)
!487 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !488)
!488 = distinct !DILocation(line: 1611, column: 29, scope: !484)
!489 = !DILocation(line: 1611, column: 23, scope: !484)
!490 = !DILocation(line: 1612, column: 23, scope: !484)
!491 = !DILocation(line: 1613, column: 85, scope: !484)
!492 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !493)
!493 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !494)
!494 = distinct !DILocation(line: 1614, column: 18, scope: !484)
!495 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !493)
!496 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !493)
!497 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !498)
!498 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !494)
!499 = !DILocation(line: 1615, column: 45, scope: !484)
!500 = !DILocation(line: 1615, column: 50, scope: !484)
!501 = !DILocation(line: 1615, column: 55, scope: !484)
!502 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !503)
!503 = distinct !DILocation(line: 1615, column: 5, scope: !484)
!504 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !505)
!505 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !503)
!506 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !505)
!507 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !505)
!508 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !505)
!509 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !505)
!510 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !505)
!511 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !505)
!512 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !503)
!513 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !503)
!514 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !515)
!515 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !503)
!516 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !515)
!517 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !515)
!518 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !515)
!519 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !515)
!520 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !515)
!521 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !515)
!522 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !503)
!523 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !503)
!524 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !503)
!525 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !503)
!526 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !503)
!527 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !503)
!528 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !503)
!529 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !503)
!530 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !503)
!531 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !503)
!532 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !503)
!533 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !503)
!534 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !503)
!535 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !503)
!536 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !503)
!537 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !503)
!538 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !503)
!539 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !503)
!540 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !503)
!541 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !503)
!542 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !503)
!543 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !503)
!544 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !503)
!545 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !503)
!546 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !503)
!547 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !503)
!548 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !503)
!549 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !503)
!550 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !503)
!551 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !503)
!552 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !503)
!553 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !503)
!554 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !503)
!555 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !503)
!556 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !503)
!557 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !558)
!558 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !503)
!559 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !503)
!560 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !503)
!561 = !DILocation(line: 1616, column: 1, scope: !484)
!562 = distinct !DISubprogram(name: "i_btype_branches__opc_bge__xpr_general__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1618, type: !9, scopeLine: 1619, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!563 = !DILocation(line: 1620, column: 11, scope: !562)
!564 = !DILocation(line: 1621, column: 62, scope: !562)
!565 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !566)
!566 = distinct !DILocation(line: 1622, column: 29, scope: !562)
!567 = !DILocation(line: 1622, column: 23, scope: !562)
!568 = !DILocation(line: 1623, column: 62, scope: !562)
!569 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !570)
!570 = distinct !DILocation(line: 1624, column: 29, scope: !562)
!571 = !DILocation(line: 1624, column: 23, scope: !562)
!572 = !DILocation(line: 1625, column: 85, scope: !562)
!573 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !574)
!574 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !575)
!575 = distinct !DILocation(line: 1626, column: 18, scope: !562)
!576 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !574)
!577 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !574)
!578 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !579)
!579 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !575)
!580 = !DILocation(line: 1627, column: 45, scope: !562)
!581 = !DILocation(line: 1627, column: 50, scope: !562)
!582 = !DILocation(line: 1627, column: 55, scope: !562)
!583 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !584)
!584 = distinct !DILocation(line: 1627, column: 5, scope: !562)
!585 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !586)
!586 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !584)
!587 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !586)
!588 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !586)
!589 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !586)
!590 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !586)
!591 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !586)
!592 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !586)
!593 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !584)
!594 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !584)
!595 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !596)
!596 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !584)
!597 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !596)
!598 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !596)
!599 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !596)
!600 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !596)
!601 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !596)
!602 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !596)
!603 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !584)
!604 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !584)
!605 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !584)
!606 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !584)
!607 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !584)
!608 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !584)
!609 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !584)
!610 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !584)
!611 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !584)
!612 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !584)
!613 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !584)
!614 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !584)
!615 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !584)
!616 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !584)
!617 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !584)
!618 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !584)
!619 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !584)
!620 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !584)
!621 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !584)
!622 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !584)
!623 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !584)
!624 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !584)
!625 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !584)
!626 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !584)
!627 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !584)
!628 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !584)
!629 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !584)
!630 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !584)
!631 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !584)
!632 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !584)
!633 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !584)
!634 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !584)
!635 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !584)
!636 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !584)
!637 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !584)
!638 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !639)
!639 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !584)
!640 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !584)
!641 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !584)
!642 = !DILocation(line: 1628, column: 1, scope: !562)
!643 = distinct !DISubprogram(name: "i_btype_branches__opc_bgeu__x_0__x_0__relative_addr12__", scope: !8, file: !8, line: 1630, type: !9, scopeLine: 1631, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!644 = !DILocation(line: 1632, column: 11, scope: !643)
!645 = !DILocation(line: 1633, column: 23, scope: !643)
!646 = !DILocation(line: 1634, column: 23, scope: !643)
!647 = !DILocation(line: 1635, column: 85, scope: !643)
!648 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !649)
!649 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !650)
!650 = distinct !DILocation(line: 1636, column: 18, scope: !643)
!651 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !649)
!652 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !649)
!653 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !654)
!654 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !650)
!655 = !DILocation(line: 1637, column: 45, scope: !643)
!656 = !DILocation(line: 1637, column: 50, scope: !643)
!657 = !DILocation(line: 1637, column: 55, scope: !643)
!658 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !659)
!659 = distinct !DILocation(line: 1637, column: 5, scope: !643)
!660 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !661)
!661 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !659)
!662 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !661)
!663 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !661)
!664 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !661)
!665 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !661)
!666 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !661)
!667 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !661)
!668 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !659)
!669 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !659)
!670 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !671)
!671 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !659)
!672 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !671)
!673 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !671)
!674 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !671)
!675 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !671)
!676 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !671)
!677 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !671)
!678 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !659)
!679 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !659)
!680 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !659)
!681 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !659)
!682 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !659)
!683 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !659)
!684 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !659)
!685 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !659)
!686 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !659)
!687 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !659)
!688 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !659)
!689 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !659)
!690 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !659)
!691 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !659)
!692 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !659)
!693 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !659)
!694 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !659)
!695 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !659)
!696 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !659)
!697 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !659)
!698 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !659)
!699 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !659)
!700 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !659)
!701 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !659)
!702 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !659)
!703 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !659)
!704 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !659)
!705 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !659)
!706 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !659)
!707 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !659)
!708 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !659)
!709 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !659)
!710 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !659)
!711 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !659)
!712 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !659)
!713 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !714)
!714 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !659)
!715 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !659)
!716 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !659)
!717 = !DILocation(line: 1638, column: 1, scope: !643)
!718 = distinct !DISubprogram(name: "i_btype_branches__opc_bgeu__x_0__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1640, type: !9, scopeLine: 1641, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!719 = !DILocation(line: 1642, column: 11, scope: !718)
!720 = !DILocation(line: 1643, column: 23, scope: !718)
!721 = !DILocation(line: 1644, column: 62, scope: !718)
!722 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !723)
!723 = distinct !DILocation(line: 1645, column: 29, scope: !718)
!724 = !DILocation(line: 1645, column: 23, scope: !718)
!725 = !DILocation(line: 1646, column: 85, scope: !718)
!726 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !727)
!727 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !728)
!728 = distinct !DILocation(line: 1647, column: 18, scope: !718)
!729 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !727)
!730 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !727)
!731 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !732)
!732 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !728)
!733 = !DILocation(line: 1648, column: 45, scope: !718)
!734 = !DILocation(line: 1648, column: 50, scope: !718)
!735 = !DILocation(line: 1648, column: 55, scope: !718)
!736 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !737)
!737 = distinct !DILocation(line: 1648, column: 5, scope: !718)
!738 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !739)
!739 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !737)
!740 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !739)
!741 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !739)
!742 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !739)
!743 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !739)
!744 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !739)
!745 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !739)
!746 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !737)
!747 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !737)
!748 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !749)
!749 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !737)
!750 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !749)
!751 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !749)
!752 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !749)
!753 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !749)
!754 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !749)
!755 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !749)
!756 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !737)
!757 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !737)
!758 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !737)
!759 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !737)
!760 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !737)
!761 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !737)
!762 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !737)
!763 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !737)
!764 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !737)
!765 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !737)
!766 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !737)
!767 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !737)
!768 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !737)
!769 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !737)
!770 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !737)
!771 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !737)
!772 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !737)
!773 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !737)
!774 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !737)
!775 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !737)
!776 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !737)
!777 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !737)
!778 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !737)
!779 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !737)
!780 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !737)
!781 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !737)
!782 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !737)
!783 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !737)
!784 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !737)
!785 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !737)
!786 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !737)
!787 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !737)
!788 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !737)
!789 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !737)
!790 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !737)
!791 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !792)
!792 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !737)
!793 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !737)
!794 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !737)
!795 = !DILocation(line: 1649, column: 1, scope: !718)
!796 = distinct !DISubprogram(name: "i_btype_branches__opc_bgeu__xpr_general__x_0__relative_addr12__", scope: !8, file: !8, line: 1651, type: !9, scopeLine: 1652, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!797 = !DILocation(line: 1653, column: 11, scope: !796)
!798 = !DILocation(line: 1654, column: 62, scope: !796)
!799 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !800)
!800 = distinct !DILocation(line: 1655, column: 29, scope: !796)
!801 = !DILocation(line: 1655, column: 23, scope: !796)
!802 = !DILocation(line: 1656, column: 23, scope: !796)
!803 = !DILocation(line: 1657, column: 85, scope: !796)
!804 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !805)
!805 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !806)
!806 = distinct !DILocation(line: 1658, column: 18, scope: !796)
!807 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !805)
!808 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !805)
!809 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !810)
!810 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !806)
!811 = !DILocation(line: 1659, column: 45, scope: !796)
!812 = !DILocation(line: 1659, column: 50, scope: !796)
!813 = !DILocation(line: 1659, column: 55, scope: !796)
!814 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !815)
!815 = distinct !DILocation(line: 1659, column: 5, scope: !796)
!816 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !817)
!817 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !815)
!818 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !817)
!819 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !817)
!820 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !817)
!821 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !817)
!822 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !817)
!823 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !817)
!824 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !815)
!825 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !815)
!826 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !827)
!827 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !815)
!828 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !827)
!829 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !827)
!830 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !827)
!831 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !827)
!832 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !827)
!833 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !827)
!834 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !815)
!835 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !815)
!836 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !815)
!837 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !815)
!838 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !815)
!839 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !815)
!840 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !815)
!841 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !815)
!842 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !815)
!843 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !815)
!844 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !815)
!845 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !815)
!846 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !815)
!847 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !815)
!848 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !815)
!849 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !815)
!850 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !815)
!851 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !815)
!852 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !815)
!853 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !815)
!854 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !815)
!855 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !815)
!856 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !815)
!857 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !815)
!858 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !815)
!859 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !815)
!860 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !815)
!861 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !815)
!862 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !815)
!863 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !815)
!864 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !815)
!865 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !815)
!866 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !815)
!867 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !815)
!868 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !815)
!869 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !870)
!870 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !815)
!871 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !815)
!872 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !815)
!873 = !DILocation(line: 1660, column: 1, scope: !796)
!874 = distinct !DISubprogram(name: "i_btype_branches__opc_bgeu__xpr_general__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1662, type: !9, scopeLine: 1663, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!875 = !DILocation(line: 1664, column: 11, scope: !874)
!876 = !DILocation(line: 1665, column: 62, scope: !874)
!877 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !878)
!878 = distinct !DILocation(line: 1666, column: 29, scope: !874)
!879 = !DILocation(line: 1666, column: 23, scope: !874)
!880 = !DILocation(line: 1667, column: 62, scope: !874)
!881 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !882)
!882 = distinct !DILocation(line: 1668, column: 29, scope: !874)
!883 = !DILocation(line: 1668, column: 23, scope: !874)
!884 = !DILocation(line: 1669, column: 85, scope: !874)
!885 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !886)
!886 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !887)
!887 = distinct !DILocation(line: 1670, column: 18, scope: !874)
!888 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !886)
!889 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !886)
!890 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !891)
!891 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !887)
!892 = !DILocation(line: 1671, column: 45, scope: !874)
!893 = !DILocation(line: 1671, column: 50, scope: !874)
!894 = !DILocation(line: 1671, column: 55, scope: !874)
!895 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !896)
!896 = distinct !DILocation(line: 1671, column: 5, scope: !874)
!897 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !898)
!898 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !896)
!899 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !898)
!900 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !898)
!901 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !898)
!902 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !898)
!903 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !898)
!904 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !898)
!905 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !896)
!906 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !896)
!907 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !908)
!908 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !896)
!909 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !908)
!910 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !908)
!911 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !908)
!912 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !908)
!913 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !908)
!914 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !908)
!915 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !896)
!916 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !896)
!917 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !896)
!918 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !896)
!919 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !896)
!920 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !896)
!921 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !896)
!922 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !896)
!923 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !896)
!924 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !896)
!925 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !896)
!926 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !896)
!927 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !896)
!928 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !896)
!929 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !896)
!930 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !896)
!931 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !896)
!932 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !896)
!933 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !896)
!934 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !896)
!935 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !896)
!936 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !896)
!937 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !896)
!938 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !896)
!939 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !896)
!940 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !896)
!941 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !896)
!942 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !896)
!943 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !896)
!944 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !896)
!945 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !896)
!946 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !896)
!947 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !896)
!948 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !896)
!949 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !896)
!950 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !951)
!951 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !896)
!952 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !896)
!953 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !896)
!954 = !DILocation(line: 1672, column: 1, scope: !874)
!955 = distinct !DISubprogram(name: "i_btype_branches__opc_blt__x_0__x_0__relative_addr12__", scope: !8, file: !8, line: 1674, type: !9, scopeLine: 1675, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!956 = !DILocation(line: 1676, column: 11, scope: !955)
!957 = !DILocation(line: 1677, column: 23, scope: !955)
!958 = !DILocation(line: 1678, column: 23, scope: !955)
!959 = !DILocation(line: 1679, column: 85, scope: !955)
!960 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !961)
!961 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !962)
!962 = distinct !DILocation(line: 1680, column: 18, scope: !955)
!963 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !961)
!964 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !961)
!965 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !966)
!966 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !962)
!967 = !DILocation(line: 1681, column: 45, scope: !955)
!968 = !DILocation(line: 1681, column: 50, scope: !955)
!969 = !DILocation(line: 1681, column: 55, scope: !955)
!970 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !971)
!971 = distinct !DILocation(line: 1681, column: 5, scope: !955)
!972 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !973)
!973 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !971)
!974 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !973)
!975 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !973)
!976 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !973)
!977 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !973)
!978 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !973)
!979 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !973)
!980 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !971)
!981 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !971)
!982 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !983)
!983 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !971)
!984 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !983)
!985 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !983)
!986 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !983)
!987 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !983)
!988 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !983)
!989 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !983)
!990 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !971)
!991 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !971)
!992 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !971)
!993 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !971)
!994 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !971)
!995 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !971)
!996 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !971)
!997 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !971)
!998 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !971)
!999 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !971)
!1000 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !971)
!1001 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !971)
!1002 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !971)
!1003 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !971)
!1004 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !971)
!1005 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !971)
!1006 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !971)
!1007 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !971)
!1008 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !971)
!1009 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !971)
!1010 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !971)
!1011 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !971)
!1012 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !971)
!1013 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !971)
!1014 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !971)
!1015 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !971)
!1016 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !971)
!1017 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !971)
!1018 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !971)
!1019 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !971)
!1020 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !971)
!1021 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !971)
!1022 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !971)
!1023 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !971)
!1024 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !971)
!1025 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1026)
!1026 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !971)
!1027 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !971)
!1028 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !971)
!1029 = !DILocation(line: 1682, column: 1, scope: !955)
!1030 = distinct !DISubprogram(name: "i_btype_branches__opc_blt__x_0__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1684, type: !9, scopeLine: 1685, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1031 = !DILocation(line: 1686, column: 11, scope: !1030)
!1032 = !DILocation(line: 1687, column: 23, scope: !1030)
!1033 = !DILocation(line: 1688, column: 62, scope: !1030)
!1034 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1035)
!1035 = distinct !DILocation(line: 1689, column: 29, scope: !1030)
!1036 = !DILocation(line: 1689, column: 23, scope: !1030)
!1037 = !DILocation(line: 1690, column: 85, scope: !1030)
!1038 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1039)
!1039 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1040)
!1040 = distinct !DILocation(line: 1691, column: 18, scope: !1030)
!1041 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1039)
!1042 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1039)
!1043 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1044)
!1044 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1040)
!1045 = !DILocation(line: 1692, column: 45, scope: !1030)
!1046 = !DILocation(line: 1692, column: 50, scope: !1030)
!1047 = !DILocation(line: 1692, column: 55, scope: !1030)
!1048 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1049)
!1049 = distinct !DILocation(line: 1692, column: 5, scope: !1030)
!1050 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1051)
!1051 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1049)
!1052 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1051)
!1053 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1051)
!1054 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1051)
!1055 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1051)
!1056 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1051)
!1057 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1051)
!1058 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1049)
!1059 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1049)
!1060 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1061)
!1061 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1049)
!1062 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1061)
!1063 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1061)
!1064 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1061)
!1065 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1061)
!1066 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1061)
!1067 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1061)
!1068 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1049)
!1069 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1049)
!1070 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1049)
!1071 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1049)
!1072 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1049)
!1073 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1049)
!1074 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1049)
!1075 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1049)
!1076 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1049)
!1077 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1049)
!1078 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1049)
!1079 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1049)
!1080 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1049)
!1081 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1049)
!1082 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1049)
!1083 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1049)
!1084 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1049)
!1085 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1049)
!1086 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1049)
!1087 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1049)
!1088 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1049)
!1089 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1049)
!1090 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1049)
!1091 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1049)
!1092 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1049)
!1093 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1049)
!1094 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1049)
!1095 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1049)
!1096 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1049)
!1097 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1049)
!1098 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1049)
!1099 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1049)
!1100 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1049)
!1101 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1049)
!1102 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1049)
!1103 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1104)
!1104 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1049)
!1105 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1049)
!1106 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1049)
!1107 = !DILocation(line: 1693, column: 1, scope: !1030)
!1108 = distinct !DISubprogram(name: "i_btype_branches__opc_blt__xpr_general__x_0__relative_addr12__", scope: !8, file: !8, line: 1695, type: !9, scopeLine: 1696, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1109 = !DILocation(line: 1697, column: 11, scope: !1108)
!1110 = !DILocation(line: 1698, column: 62, scope: !1108)
!1111 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1112)
!1112 = distinct !DILocation(line: 1699, column: 29, scope: !1108)
!1113 = !DILocation(line: 1699, column: 23, scope: !1108)
!1114 = !DILocation(line: 1700, column: 23, scope: !1108)
!1115 = !DILocation(line: 1701, column: 85, scope: !1108)
!1116 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1117)
!1117 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1118)
!1118 = distinct !DILocation(line: 1702, column: 18, scope: !1108)
!1119 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1117)
!1120 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1117)
!1121 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1122)
!1122 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1118)
!1123 = !DILocation(line: 1703, column: 45, scope: !1108)
!1124 = !DILocation(line: 1703, column: 50, scope: !1108)
!1125 = !DILocation(line: 1703, column: 55, scope: !1108)
!1126 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1127)
!1127 = distinct !DILocation(line: 1703, column: 5, scope: !1108)
!1128 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1129)
!1129 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1127)
!1130 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1129)
!1131 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1129)
!1132 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1129)
!1133 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1129)
!1134 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1129)
!1135 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1129)
!1136 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1127)
!1137 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1127)
!1138 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1139)
!1139 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1127)
!1140 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1139)
!1141 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1139)
!1142 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1139)
!1143 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1139)
!1144 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1139)
!1145 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1139)
!1146 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1127)
!1147 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1127)
!1148 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1127)
!1149 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1127)
!1150 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1127)
!1151 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1127)
!1152 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1127)
!1153 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1127)
!1154 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1127)
!1155 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1127)
!1156 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1127)
!1157 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1127)
!1158 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1127)
!1159 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1127)
!1160 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1127)
!1161 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1127)
!1162 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1127)
!1163 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1127)
!1164 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1127)
!1165 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1127)
!1166 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1127)
!1167 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1127)
!1168 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1127)
!1169 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1127)
!1170 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1127)
!1171 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1127)
!1172 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1127)
!1173 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1127)
!1174 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1127)
!1175 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1127)
!1176 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1127)
!1177 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1127)
!1178 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1127)
!1179 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1127)
!1180 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1127)
!1181 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1182)
!1182 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1127)
!1183 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1127)
!1184 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1127)
!1185 = !DILocation(line: 1704, column: 1, scope: !1108)
!1186 = distinct !DISubprogram(name: "i_btype_branches__opc_blt__xpr_general__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1706, type: !9, scopeLine: 1707, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1187 = !DILocation(line: 1708, column: 11, scope: !1186)
!1188 = !DILocation(line: 1709, column: 62, scope: !1186)
!1189 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1190)
!1190 = distinct !DILocation(line: 1710, column: 29, scope: !1186)
!1191 = !DILocation(line: 1710, column: 23, scope: !1186)
!1192 = !DILocation(line: 1711, column: 62, scope: !1186)
!1193 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1194)
!1194 = distinct !DILocation(line: 1712, column: 29, scope: !1186)
!1195 = !DILocation(line: 1712, column: 23, scope: !1186)
!1196 = !DILocation(line: 1713, column: 85, scope: !1186)
!1197 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1198)
!1198 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1199)
!1199 = distinct !DILocation(line: 1714, column: 18, scope: !1186)
!1200 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1198)
!1201 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1198)
!1202 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1203)
!1203 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1199)
!1204 = !DILocation(line: 1715, column: 45, scope: !1186)
!1205 = !DILocation(line: 1715, column: 50, scope: !1186)
!1206 = !DILocation(line: 1715, column: 55, scope: !1186)
!1207 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1208)
!1208 = distinct !DILocation(line: 1715, column: 5, scope: !1186)
!1209 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1210)
!1210 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1208)
!1211 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1210)
!1212 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1210)
!1213 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1210)
!1214 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1210)
!1215 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1210)
!1216 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1210)
!1217 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1208)
!1218 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1208)
!1219 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1220)
!1220 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1208)
!1221 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1220)
!1222 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1220)
!1223 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1220)
!1224 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1220)
!1225 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1220)
!1226 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1220)
!1227 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1208)
!1228 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1208)
!1229 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1208)
!1230 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1208)
!1231 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1208)
!1232 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1208)
!1233 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1208)
!1234 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1208)
!1235 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1208)
!1236 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1208)
!1237 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1208)
!1238 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1208)
!1239 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1208)
!1240 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1208)
!1241 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1208)
!1242 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1208)
!1243 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1208)
!1244 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1208)
!1245 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1208)
!1246 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1208)
!1247 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1208)
!1248 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1208)
!1249 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1208)
!1250 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1208)
!1251 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1208)
!1252 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1208)
!1253 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1208)
!1254 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1208)
!1255 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1208)
!1256 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1208)
!1257 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1208)
!1258 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1208)
!1259 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1208)
!1260 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1208)
!1261 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1208)
!1262 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1263)
!1263 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1208)
!1264 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1208)
!1265 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1208)
!1266 = !DILocation(line: 1716, column: 1, scope: !1186)
!1267 = distinct !DISubprogram(name: "i_btype_branches__opc_bltu__x_0__x_0__relative_addr12__", scope: !8, file: !8, line: 1718, type: !9, scopeLine: 1719, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1268 = !DILocation(line: 1720, column: 11, scope: !1267)
!1269 = !DILocation(line: 1721, column: 23, scope: !1267)
!1270 = !DILocation(line: 1722, column: 23, scope: !1267)
!1271 = !DILocation(line: 1723, column: 85, scope: !1267)
!1272 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1273)
!1273 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1274)
!1274 = distinct !DILocation(line: 1724, column: 18, scope: !1267)
!1275 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1273)
!1276 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1273)
!1277 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1278)
!1278 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1274)
!1279 = !DILocation(line: 1725, column: 45, scope: !1267)
!1280 = !DILocation(line: 1725, column: 50, scope: !1267)
!1281 = !DILocation(line: 1725, column: 55, scope: !1267)
!1282 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1283)
!1283 = distinct !DILocation(line: 1725, column: 5, scope: !1267)
!1284 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1285)
!1285 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1283)
!1286 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1285)
!1287 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1285)
!1288 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1285)
!1289 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1285)
!1290 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1285)
!1291 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1285)
!1292 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1283)
!1293 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1283)
!1294 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1295)
!1295 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1283)
!1296 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1295)
!1297 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1295)
!1298 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1295)
!1299 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1295)
!1300 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1295)
!1301 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1295)
!1302 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1283)
!1303 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1283)
!1304 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1283)
!1305 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1283)
!1306 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1283)
!1307 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1283)
!1308 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1283)
!1309 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1283)
!1310 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1283)
!1311 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1283)
!1312 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1283)
!1313 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1283)
!1314 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1283)
!1315 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1283)
!1316 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1283)
!1317 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1283)
!1318 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1283)
!1319 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1283)
!1320 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1283)
!1321 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1283)
!1322 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1283)
!1323 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1283)
!1324 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1283)
!1325 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1283)
!1326 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1283)
!1327 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1283)
!1328 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1283)
!1329 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1283)
!1330 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1283)
!1331 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1283)
!1332 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1283)
!1333 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1283)
!1334 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1283)
!1335 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1283)
!1336 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1283)
!1337 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1338)
!1338 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1283)
!1339 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1283)
!1340 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1283)
!1341 = !DILocation(line: 1726, column: 1, scope: !1267)
!1342 = distinct !DISubprogram(name: "i_btype_branches__opc_bltu__x_0__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1728, type: !9, scopeLine: 1729, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1343 = !DILocation(line: 1730, column: 11, scope: !1342)
!1344 = !DILocation(line: 1731, column: 23, scope: !1342)
!1345 = !DILocation(line: 1732, column: 62, scope: !1342)
!1346 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1347)
!1347 = distinct !DILocation(line: 1733, column: 29, scope: !1342)
!1348 = !DILocation(line: 1733, column: 23, scope: !1342)
!1349 = !DILocation(line: 1734, column: 85, scope: !1342)
!1350 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1351)
!1351 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1352)
!1352 = distinct !DILocation(line: 1735, column: 18, scope: !1342)
!1353 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1351)
!1354 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1351)
!1355 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1356)
!1356 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1352)
!1357 = !DILocation(line: 1736, column: 45, scope: !1342)
!1358 = !DILocation(line: 1736, column: 50, scope: !1342)
!1359 = !DILocation(line: 1736, column: 55, scope: !1342)
!1360 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1361)
!1361 = distinct !DILocation(line: 1736, column: 5, scope: !1342)
!1362 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1363)
!1363 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1361)
!1364 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1363)
!1365 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1363)
!1366 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1363)
!1367 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1363)
!1368 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1363)
!1369 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1363)
!1370 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1361)
!1371 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1361)
!1372 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1373)
!1373 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1361)
!1374 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1373)
!1375 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1373)
!1376 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1373)
!1377 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1373)
!1378 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1373)
!1379 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1373)
!1380 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1361)
!1381 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1361)
!1382 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1361)
!1383 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1361)
!1384 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1361)
!1385 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1361)
!1386 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1361)
!1387 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1361)
!1388 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1361)
!1389 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1361)
!1390 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1361)
!1391 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1361)
!1392 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1361)
!1393 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1361)
!1394 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1361)
!1395 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1361)
!1396 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1361)
!1397 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1361)
!1398 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1361)
!1399 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1361)
!1400 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1361)
!1401 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1361)
!1402 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1361)
!1403 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1361)
!1404 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1361)
!1405 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1361)
!1406 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1361)
!1407 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1361)
!1408 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1361)
!1409 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1361)
!1410 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1361)
!1411 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1361)
!1412 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1361)
!1413 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1361)
!1414 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1361)
!1415 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1416)
!1416 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1361)
!1417 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1361)
!1418 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1361)
!1419 = !DILocation(line: 1737, column: 1, scope: !1342)
!1420 = distinct !DISubprogram(name: "i_btype_branches__opc_bltu__xpr_general__x_0__relative_addr12__", scope: !8, file: !8, line: 1739, type: !9, scopeLine: 1740, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1421 = !DILocation(line: 1741, column: 11, scope: !1420)
!1422 = !DILocation(line: 1742, column: 62, scope: !1420)
!1423 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1424)
!1424 = distinct !DILocation(line: 1743, column: 29, scope: !1420)
!1425 = !DILocation(line: 1743, column: 23, scope: !1420)
!1426 = !DILocation(line: 1744, column: 23, scope: !1420)
!1427 = !DILocation(line: 1745, column: 85, scope: !1420)
!1428 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1429)
!1429 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1430)
!1430 = distinct !DILocation(line: 1746, column: 18, scope: !1420)
!1431 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1429)
!1432 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1429)
!1433 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1434)
!1434 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1430)
!1435 = !DILocation(line: 1747, column: 45, scope: !1420)
!1436 = !DILocation(line: 1747, column: 50, scope: !1420)
!1437 = !DILocation(line: 1747, column: 55, scope: !1420)
!1438 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1439)
!1439 = distinct !DILocation(line: 1747, column: 5, scope: !1420)
!1440 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1441)
!1441 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1439)
!1442 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1441)
!1443 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1441)
!1444 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1441)
!1445 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1441)
!1446 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1441)
!1447 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1441)
!1448 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1439)
!1449 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1439)
!1450 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1451)
!1451 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1439)
!1452 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1451)
!1453 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1451)
!1454 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1451)
!1455 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1451)
!1456 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1451)
!1457 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1451)
!1458 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1439)
!1459 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1439)
!1460 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1439)
!1461 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1439)
!1462 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1439)
!1463 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1439)
!1464 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1439)
!1465 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1439)
!1466 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1439)
!1467 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1439)
!1468 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1439)
!1469 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1439)
!1470 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1439)
!1471 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1439)
!1472 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1439)
!1473 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1439)
!1474 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1439)
!1475 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1439)
!1476 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1439)
!1477 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1439)
!1478 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1439)
!1479 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1439)
!1480 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1439)
!1481 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1439)
!1482 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1439)
!1483 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1439)
!1484 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1439)
!1485 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1439)
!1486 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1439)
!1487 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1439)
!1488 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1439)
!1489 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1439)
!1490 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1439)
!1491 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1439)
!1492 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1439)
!1493 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1494)
!1494 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1439)
!1495 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1439)
!1496 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1439)
!1497 = !DILocation(line: 1748, column: 1, scope: !1420)
!1498 = distinct !DISubprogram(name: "i_btype_branches__opc_bltu__xpr_general__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1750, type: !9, scopeLine: 1751, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1499 = !DILocation(line: 1752, column: 11, scope: !1498)
!1500 = !DILocation(line: 1753, column: 62, scope: !1498)
!1501 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1502)
!1502 = distinct !DILocation(line: 1754, column: 29, scope: !1498)
!1503 = !DILocation(line: 1754, column: 23, scope: !1498)
!1504 = !DILocation(line: 1755, column: 62, scope: !1498)
!1505 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1506)
!1506 = distinct !DILocation(line: 1756, column: 29, scope: !1498)
!1507 = !DILocation(line: 1756, column: 23, scope: !1498)
!1508 = !DILocation(line: 1757, column: 85, scope: !1498)
!1509 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1510)
!1510 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1511)
!1511 = distinct !DILocation(line: 1758, column: 18, scope: !1498)
!1512 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1510)
!1513 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1510)
!1514 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1515)
!1515 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1511)
!1516 = !DILocation(line: 1759, column: 45, scope: !1498)
!1517 = !DILocation(line: 1759, column: 50, scope: !1498)
!1518 = !DILocation(line: 1759, column: 55, scope: !1498)
!1519 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1520)
!1520 = distinct !DILocation(line: 1759, column: 5, scope: !1498)
!1521 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1522)
!1522 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1520)
!1523 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1522)
!1524 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1522)
!1525 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1522)
!1526 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1522)
!1527 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1522)
!1528 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1522)
!1529 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1520)
!1530 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1520)
!1531 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1532)
!1532 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1520)
!1533 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1532)
!1534 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1532)
!1535 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1532)
!1536 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1532)
!1537 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1532)
!1538 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1532)
!1539 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1520)
!1540 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1520)
!1541 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1520)
!1542 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1520)
!1543 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1520)
!1544 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1520)
!1545 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1520)
!1546 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1520)
!1547 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1520)
!1548 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1520)
!1549 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1520)
!1550 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1520)
!1551 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1520)
!1552 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1520)
!1553 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1520)
!1554 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1520)
!1555 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1520)
!1556 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1520)
!1557 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1520)
!1558 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1520)
!1559 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1520)
!1560 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1520)
!1561 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1520)
!1562 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1520)
!1563 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1520)
!1564 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1520)
!1565 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1520)
!1566 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1520)
!1567 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1520)
!1568 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1520)
!1569 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1520)
!1570 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1520)
!1571 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1520)
!1572 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1520)
!1573 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1520)
!1574 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1575)
!1575 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1520)
!1576 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1520)
!1577 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1520)
!1578 = !DILocation(line: 1760, column: 1, scope: !1498)
!1579 = distinct !DISubprogram(name: "i_btype_branches__opc_bne__x_0__x_0__relative_addr12__", scope: !8, file: !8, line: 1762, type: !9, scopeLine: 1763, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1580 = !DILocation(line: 1764, column: 11, scope: !1579)
!1581 = !DILocation(line: 1765, column: 23, scope: !1579)
!1582 = !DILocation(line: 1766, column: 23, scope: !1579)
!1583 = !DILocation(line: 1767, column: 85, scope: !1579)
!1584 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1585)
!1585 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1586)
!1586 = distinct !DILocation(line: 1768, column: 18, scope: !1579)
!1587 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1585)
!1588 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1585)
!1589 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1590)
!1590 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1586)
!1591 = !DILocation(line: 1769, column: 45, scope: !1579)
!1592 = !DILocation(line: 1769, column: 50, scope: !1579)
!1593 = !DILocation(line: 1769, column: 55, scope: !1579)
!1594 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1595)
!1595 = distinct !DILocation(line: 1769, column: 5, scope: !1579)
!1596 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1597)
!1597 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1595)
!1598 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1597)
!1599 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1597)
!1600 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1597)
!1601 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1597)
!1602 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1597)
!1603 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1597)
!1604 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1595)
!1605 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1595)
!1606 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1607)
!1607 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1595)
!1608 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1607)
!1609 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1607)
!1610 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1607)
!1611 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1607)
!1612 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1607)
!1613 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1607)
!1614 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1595)
!1615 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1595)
!1616 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1595)
!1617 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1595)
!1618 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1595)
!1619 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1595)
!1620 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1595)
!1621 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1595)
!1622 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1595)
!1623 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1595)
!1624 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1595)
!1625 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1595)
!1626 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1595)
!1627 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1595)
!1628 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1595)
!1629 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1595)
!1630 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1595)
!1631 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1595)
!1632 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1595)
!1633 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1595)
!1634 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1595)
!1635 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1595)
!1636 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1595)
!1637 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1595)
!1638 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1595)
!1639 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1595)
!1640 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1595)
!1641 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1595)
!1642 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1595)
!1643 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1595)
!1644 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1595)
!1645 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1595)
!1646 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1595)
!1647 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1595)
!1648 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1595)
!1649 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1650)
!1650 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1595)
!1651 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1595)
!1652 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1595)
!1653 = !DILocation(line: 1770, column: 1, scope: !1579)
!1654 = distinct !DISubprogram(name: "i_btype_branches__opc_bne__x_0__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1772, type: !9, scopeLine: 1773, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1655 = !DILocation(line: 1774, column: 11, scope: !1654)
!1656 = !DILocation(line: 1775, column: 23, scope: !1654)
!1657 = !DILocation(line: 1776, column: 62, scope: !1654)
!1658 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1659)
!1659 = distinct !DILocation(line: 1777, column: 29, scope: !1654)
!1660 = !DILocation(line: 1777, column: 23, scope: !1654)
!1661 = !DILocation(line: 1778, column: 85, scope: !1654)
!1662 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1663)
!1663 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1664)
!1664 = distinct !DILocation(line: 1779, column: 18, scope: !1654)
!1665 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1663)
!1666 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1663)
!1667 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1668)
!1668 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1664)
!1669 = !DILocation(line: 1780, column: 45, scope: !1654)
!1670 = !DILocation(line: 1780, column: 50, scope: !1654)
!1671 = !DILocation(line: 1780, column: 55, scope: !1654)
!1672 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1673)
!1673 = distinct !DILocation(line: 1780, column: 5, scope: !1654)
!1674 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1675)
!1675 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1673)
!1676 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1675)
!1677 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1675)
!1678 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1675)
!1679 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1675)
!1680 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1675)
!1681 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1675)
!1682 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1673)
!1683 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1673)
!1684 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1685)
!1685 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1673)
!1686 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1685)
!1687 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1685)
!1688 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1685)
!1689 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1685)
!1690 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1685)
!1691 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1685)
!1692 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1673)
!1693 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1673)
!1694 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1673)
!1695 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1673)
!1696 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1673)
!1697 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1673)
!1698 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1673)
!1699 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1673)
!1700 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1673)
!1701 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1673)
!1702 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1673)
!1703 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1673)
!1704 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1673)
!1705 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1673)
!1706 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1673)
!1707 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1673)
!1708 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1673)
!1709 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1673)
!1710 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1673)
!1711 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1673)
!1712 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1673)
!1713 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1673)
!1714 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1673)
!1715 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1673)
!1716 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1673)
!1717 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1673)
!1718 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1673)
!1719 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1673)
!1720 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1673)
!1721 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1673)
!1722 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1673)
!1723 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1673)
!1724 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1673)
!1725 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1673)
!1726 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1673)
!1727 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1728)
!1728 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1673)
!1729 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1673)
!1730 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1673)
!1731 = !DILocation(line: 1781, column: 1, scope: !1654)
!1732 = distinct !DISubprogram(name: "i_btype_branches__opc_bne__xpr_general__x_0__relative_addr12__", scope: !8, file: !8, line: 1783, type: !9, scopeLine: 1784, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1733 = !DILocation(line: 1785, column: 11, scope: !1732)
!1734 = !DILocation(line: 1786, column: 62, scope: !1732)
!1735 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1736)
!1736 = distinct !DILocation(line: 1787, column: 29, scope: !1732)
!1737 = !DILocation(line: 1787, column: 23, scope: !1732)
!1738 = !DILocation(line: 1788, column: 23, scope: !1732)
!1739 = !DILocation(line: 1789, column: 85, scope: !1732)
!1740 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1741)
!1741 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1742)
!1742 = distinct !DILocation(line: 1790, column: 18, scope: !1732)
!1743 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1741)
!1744 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1741)
!1745 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1746)
!1746 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1742)
!1747 = !DILocation(line: 1791, column: 45, scope: !1732)
!1748 = !DILocation(line: 1791, column: 50, scope: !1732)
!1749 = !DILocation(line: 1791, column: 55, scope: !1732)
!1750 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1751)
!1751 = distinct !DILocation(line: 1791, column: 5, scope: !1732)
!1752 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1753)
!1753 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1751)
!1754 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1753)
!1755 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1753)
!1756 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1753)
!1757 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1753)
!1758 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1753)
!1759 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1753)
!1760 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1751)
!1761 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1751)
!1762 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1763)
!1763 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1751)
!1764 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1763)
!1765 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1763)
!1766 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1763)
!1767 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1763)
!1768 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1763)
!1769 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1763)
!1770 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1751)
!1771 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1751)
!1772 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1751)
!1773 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1751)
!1774 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1751)
!1775 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1751)
!1776 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1751)
!1777 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1751)
!1778 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1751)
!1779 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1751)
!1780 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1751)
!1781 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1751)
!1782 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1751)
!1783 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1751)
!1784 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1751)
!1785 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1751)
!1786 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1751)
!1787 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1751)
!1788 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1751)
!1789 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1751)
!1790 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1751)
!1791 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1751)
!1792 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1751)
!1793 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1751)
!1794 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1751)
!1795 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1751)
!1796 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1751)
!1797 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1751)
!1798 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1751)
!1799 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1751)
!1800 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1751)
!1801 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1751)
!1802 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1751)
!1803 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1751)
!1804 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1751)
!1805 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1806)
!1806 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1751)
!1807 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1751)
!1808 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1751)
!1809 = !DILocation(line: 1792, column: 1, scope: !1732)
!1810 = distinct !DISubprogram(name: "i_btype_branches__opc_bne__xpr_general__xpr_general__relative_addr12__", scope: !8, file: !8, line: 1794, type: !9, scopeLine: 1795, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1811 = !DILocation(line: 1796, column: 11, scope: !1810)
!1812 = !DILocation(line: 1797, column: 62, scope: !1810)
!1813 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1814)
!1814 = distinct !DILocation(line: 1798, column: 29, scope: !1810)
!1815 = !DILocation(line: 1798, column: 23, scope: !1810)
!1816 = !DILocation(line: 1799, column: 62, scope: !1810)
!1817 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1818)
!1818 = distinct !DILocation(line: 1800, column: 29, scope: !1810)
!1819 = !DILocation(line: 1800, column: 23, scope: !1810)
!1820 = !DILocation(line: 1801, column: 85, scope: !1810)
!1821 = !DILocation(line: 1007, column: 21, scope: !15, inlinedAt: !1822)
!1822 = distinct !DILocation(line: 3746, column: 94, scope: !17, inlinedAt: !1823)
!1823 = distinct !DILocation(line: 1802, column: 18, scope: !1810)
!1824 = !DILocation(line: 1007, column: 159, scope: !15, inlinedAt: !1822)
!1825 = !DILocation(line: 1007, column: 13, scope: !15, inlinedAt: !1822)
!1826 = !DILocation(line: 410, column: 95, scope: !22, inlinedAt: !1827)
!1827 = distinct !DILocation(line: 3747, column: 12, scope: !17, inlinedAt: !1823)
!1828 = !DILocation(line: 1803, column: 45, scope: !1810)
!1829 = !DILocation(line: 1803, column: 50, scope: !1810)
!1830 = !DILocation(line: 1803, column: 55, scope: !1810)
!1831 = !DILocation(line: 546, column: 72, scope: !28, inlinedAt: !1832)
!1832 = distinct !DILocation(line: 1803, column: 5, scope: !1810)
!1833 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1834)
!1834 = distinct !DILocation(line: 546, column: 56, scope: !28, inlinedAt: !1832)
!1835 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1834)
!1836 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1834)
!1837 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1834)
!1838 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1834)
!1839 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1834)
!1840 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1834)
!1841 = !DILocation(line: 546, column: 54, scope: !28, inlinedAt: !1832)
!1842 = !DILocation(line: 547, column: 72, scope: !28, inlinedAt: !1832)
!1843 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1844)
!1844 = distinct !DILocation(line: 547, column: 56, scope: !28, inlinedAt: !1832)
!1845 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1844)
!1846 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1844)
!1847 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1844)
!1848 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1844)
!1849 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1844)
!1850 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1844)
!1851 = !DILocation(line: 547, column: 54, scope: !28, inlinedAt: !1832)
!1852 = !DILocation(line: 549, column: 69, scope: !28, inlinedAt: !1832)
!1853 = !DILocation(line: 549, column: 84, scope: !28, inlinedAt: !1832)
!1854 = !DILocation(line: 549, column: 74, scope: !28, inlinedAt: !1832)
!1855 = !DILocation(line: 549, column: 149, scope: !28, inlinedAt: !1832)
!1856 = !DILocation(line: 549, column: 65, scope: !28, inlinedAt: !1832)
!1857 = !DILocation(line: 556, column: 13, scope: !28, inlinedAt: !1832)
!1858 = !DILocation(line: 556, column: 5, scope: !28, inlinedAt: !1832)
!1859 = !DILocation(line: 558, column: 70, scope: !28, inlinedAt: !1832)
!1860 = !DILocation(line: 558, column: 122, scope: !28, inlinedAt: !1832)
!1861 = !DILocation(line: 558, column: 119, scope: !28, inlinedAt: !1832)
!1862 = !DILocation(line: 559, column: 13, scope: !28, inlinedAt: !1832)
!1863 = !DILocation(line: 561, column: 70, scope: !28, inlinedAt: !1832)
!1864 = !DILocation(line: 561, column: 122, scope: !28, inlinedAt: !1832)
!1865 = !DILocation(line: 561, column: 119, scope: !28, inlinedAt: !1832)
!1866 = !DILocation(line: 562, column: 13, scope: !28, inlinedAt: !1832)
!1867 = !DILocation(line: 564, column: 78, scope: !28, inlinedAt: !1832)
!1868 = !DILocation(line: 564, column: 138, scope: !28, inlinedAt: !1832)
!1869 = !DILocation(line: 564, column: 128, scope: !28, inlinedAt: !1832)
!1870 = !DILocation(line: 565, column: 13, scope: !28, inlinedAt: !1832)
!1871 = !DILocation(line: 567, column: 78, scope: !28, inlinedAt: !1832)
!1872 = !DILocation(line: 567, column: 139, scope: !28, inlinedAt: !1832)
!1873 = !DILocation(line: 567, column: 128, scope: !28, inlinedAt: !1832)
!1874 = !DILocation(line: 568, column: 13, scope: !28, inlinedAt: !1832)
!1875 = !DILocation(line: 573, column: 79, scope: !28, inlinedAt: !1832)
!1876 = !DILocation(line: 573, column: 140, scope: !28, inlinedAt: !1832)
!1877 = !DILocation(line: 573, column: 129, scope: !28, inlinedAt: !1832)
!1878 = !DILocation(line: 575, column: 13, scope: !28, inlinedAt: !1832)
!1879 = !DILocation(line: 577, column: 79, scope: !28, inlinedAt: !1832)
!1880 = !DILocation(line: 577, column: 141, scope: !28, inlinedAt: !1832)
!1881 = !DILocation(line: 577, column: 129, scope: !28, inlinedAt: !1832)
!1882 = !DILocation(line: 578, column: 13, scope: !28, inlinedAt: !1832)
!1883 = !DILocation(line: 582, column: 13, scope: !28, inlinedAt: !1832)
!1884 = !DILocation(line: 584, column: 9, scope: !28, inlinedAt: !1832)
!1885 = !DILocation(line: 586, column: 21, scope: !28, inlinedAt: !1832)
!1886 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1887)
!1887 = distinct !DILocation(line: 586, column: 9, scope: !28, inlinedAt: !1832)
!1888 = !DILocation(line: 587, column: 5, scope: !28, inlinedAt: !1832)
!1889 = !DILocation(line: 589, column: 1, scope: !28, inlinedAt: !1832)
!1890 = !DILocation(line: 1804, column: 1, scope: !1810)
!1891 = distinct !DISubprogram(name: "i_call_alias__relative_addr20__", scope: !8, file: !8, line: 1806, type: !9, scopeLine: 1807, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1892 = !DILocation(line: 1808, column: 86, scope: !1891)
!1893 = !DILocation(line: 1012, column: 21, scope: !1894, inlinedAt: !1895)
!1894 = distinct !DISubprogram(name: "MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20", scope: !8, file: !8, line: 1010, type: !9, scopeLine: 1011, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1895 = distinct !DILocation(line: 3752, column: 94, scope: !1896, inlinedAt: !1897)
!1896 = distinct !DISubprogram(name: "relative_addr20__", scope: !8, file: !8, line: 3750, type: !9, scopeLine: 3751, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1897 = distinct !DILocation(line: 1809, column: 18, scope: !1891)
!1898 = !DILocation(line: 1012, column: 160, scope: !1894, inlinedAt: !1895)
!1899 = !DILocation(line: 1012, column: 13, scope: !1894, inlinedAt: !1895)
!1900 = !DILocation(line: 415, column: 95, scope: !1901, inlinedAt: !1902)
!1901 = distinct !DISubprogram(name: "MI15relative_addr20IH1_13default_start18_15relative_addr204simm", scope: !8, file: !8, line: 413, type: !9, scopeLine: 414, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1902 = distinct !DILocation(line: 3753, column: 12, scope: !1896, inlinedAt: !1897)
!1903 = !DILocation(line: 926, column: 26, scope: !1904, inlinedAt: !1905)
!1904 = distinct !DISubprogram(name: "MI12i_call_aliasIH1_13default_start", scope: !8, file: !8, line: 461, type: !9, scopeLine: 462, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1905 = distinct !DILocation(line: 1810, column: 5, scope: !1891)
!1906 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !1908)
!1907 = distinct !DISubprogram(name: "MI12rf_xpr_write", scope: !32, file: !32, line: 44, type: !9, scopeLine: 45, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1908 = distinct !DILocation(line: 926, column: 9, scope: !1904, inlinedAt: !1905)
!1909 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !1908)
!1910 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !1908)
!1911 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !1908)
!1912 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !1908)
!1913 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !1908)
!1914 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !1908)
!1915 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !1917)
!1916 = distinct !DISubprogram(name: "MI7read_pc", scope: !32, file: !32, line: 140, type: !9, scopeLine: 141, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1917 = distinct !DILocation(line: 933, column: 69, scope: !1904, inlinedAt: !1905)
!1918 = !DILocation(line: 933, column: 92, scope: !1904, inlinedAt: !1905)
!1919 = !DILocation(line: 933, column: 82, scope: !1904, inlinedAt: !1905)
!1920 = !DILocation(line: 933, column: 158, scope: !1904, inlinedAt: !1905)
!1921 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1922)
!1922 = distinct !DILocation(line: 934, column: 9, scope: !1904, inlinedAt: !1905)
!1923 = !DILocation(line: 937, column: 1, scope: !1904, inlinedAt: !1905)
!1924 = !DILocation(line: 1811, column: 1, scope: !1891)
!1925 = distinct !DISubprogram(name: "i_call_reg_alias__simm12__x_0__", scope: !8, file: !8, line: 1813, type: !9, scopeLine: 1814, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1926 = !DILocation(line: 1815, column: 64, scope: !1925)
!1927 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !1929)
!1928 = distinct !DISubprogram(name: "MI5valueIH1_13default_start8_6simm124simm1_6simm12", scope: !8, file: !8, line: 995, type: !9, scopeLine: 996, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1929 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !1931)
!1930 = distinct !DISubprogram(name: "simm12__", scope: !8, file: !8, line: 3756, type: !9, scopeLine: 3757, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1931 = distinct !DILocation(line: 1816, column: 18, scope: !1925)
!1932 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !1933)
!1933 = distinct !DILocation(line: 956, column: 26, scope: !1934, inlinedAt: !1935)
!1934 = distinct !DISubprogram(name: "MI16i_call_reg_aliasIH1_13default_start", scope: !8, file: !8, line: 591, type: !9, scopeLine: 592, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1935 = distinct !DILocation(line: 1818, column: 5, scope: !1925)
!1936 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !1937)
!1937 = distinct !DILocation(line: 956, column: 9, scope: !1934, inlinedAt: !1935)
!1938 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !1937)
!1939 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !1937)
!1940 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !1937)
!1941 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !1937)
!1942 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !1937)
!1943 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !1937)
!1944 = !DILocation(line: 958, column: 90, scope: !1934, inlinedAt: !1935)
!1945 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1946)
!1946 = distinct !DILocation(line: 958, column: 74, scope: !1934, inlinedAt: !1935)
!1947 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1946)
!1948 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1946)
!1949 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1946)
!1950 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1946)
!1951 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1946)
!1952 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1946)
!1953 = !DILocation(line: 958, column: 145, scope: !1934, inlinedAt: !1935)
!1954 = !DILocation(line: 958, column: 137, scope: !1934, inlinedAt: !1935)
!1955 = !DILocation(line: 958, column: 135, scope: !1934, inlinedAt: !1935)
!1956 = !DILocation(line: 958, column: 191, scope: !1934, inlinedAt: !1935)
!1957 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1958)
!1958 = distinct !DILocation(line: 959, column: 9, scope: !1934, inlinedAt: !1935)
!1959 = !DILocation(line: 962, column: 1, scope: !1934, inlinedAt: !1935)
!1960 = !DILocation(line: 1819, column: 1, scope: !1925)
!1961 = distinct !DISubprogram(name: "i_call_reg_alias__simm12__xpr_general__", scope: !8, file: !8, line: 1821, type: !9, scopeLine: 1822, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1962 = !DILocation(line: 1823, column: 64, scope: !1961)
!1963 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !1964)
!1964 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !1965)
!1965 = distinct !DILocation(line: 1824, column: 18, scope: !1961)
!1966 = !DILocation(line: 1825, column: 62, scope: !1961)
!1967 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !1968)
!1968 = distinct !DILocation(line: 1826, column: 29, scope: !1961)
!1969 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !1970)
!1970 = distinct !DILocation(line: 956, column: 26, scope: !1934, inlinedAt: !1971)
!1971 = distinct !DILocation(line: 1827, column: 5, scope: !1961)
!1972 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !1973)
!1973 = distinct !DILocation(line: 956, column: 9, scope: !1934, inlinedAt: !1971)
!1974 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !1973)
!1975 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !1973)
!1976 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !1973)
!1977 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !1973)
!1978 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !1973)
!1979 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !1973)
!1980 = !DILocation(line: 958, column: 90, scope: !1934, inlinedAt: !1971)
!1981 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !1982)
!1982 = distinct !DILocation(line: 958, column: 74, scope: !1934, inlinedAt: !1971)
!1983 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !1982)
!1984 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !1982)
!1985 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !1982)
!1986 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !1982)
!1987 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !1982)
!1988 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !1982)
!1989 = !DILocation(line: 958, column: 145, scope: !1934, inlinedAt: !1971)
!1990 = !DILocation(line: 958, column: 137, scope: !1934, inlinedAt: !1971)
!1991 = !DILocation(line: 958, column: 135, scope: !1934, inlinedAt: !1971)
!1992 = !DILocation(line: 958, column: 191, scope: !1934, inlinedAt: !1971)
!1993 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !1994)
!1994 = distinct !DILocation(line: 959, column: 9, scope: !1934, inlinedAt: !1971)
!1995 = !DILocation(line: 962, column: 1, scope: !1934, inlinedAt: !1971)
!1996 = !DILocation(line: 1828, column: 1, scope: !1961)
!1997 = distinct !DISubprogram(name: "i_halt__opc_halt__", scope: !8, file: !8, line: 1830, type: !9, scopeLine: 1831, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!1998 = !DILocation(line: 1834, column: 1, scope: !1997)
!1999 = distinct !DISubprogram(name: "i_itype_alu__opc_addi__x_0__x_0__simm12__", scope: !8, file: !8, line: 1836, type: !9, scopeLine: 1837, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2000 = !DILocation(line: 1841, column: 64, scope: !1999)
!2001 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2002)
!2002 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2003)
!2003 = distinct !DILocation(line: 1842, column: 18, scope: !1999)
!2004 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2005)
!2005 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2009)
!2006 = !DILexicalBlockFile(scope: !2007, file: !8, discriminator: 0)
!2007 = distinct !DISubprogram(name: "MI11i_itype_aluIH1_13default_start", scope: !2008, file: !2008, line: 67, type: !9, scopeLine: 68, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2008 = !DIFile(filename: "model/share/other/utils.codal", directory: "/home/project/phase3_ia_riscv32i")
!2009 = distinct !DILocation(line: 1843, column: 5, scope: !1999)
!2010 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2005)
!2011 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2009)
!2012 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2009)
!2013 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2009)
!2014 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2009)
!2015 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2009)
!2016 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2009)
!2017 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2009)
!2018 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2009)
!2019 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2009)
!2020 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2009)
!2021 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2009)
!2022 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2009)
!2023 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2009)
!2024 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2009)
!2025 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2009)
!2026 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2009)
!2027 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2009)
!2028 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2009)
!2029 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2009)
!2030 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2009)
!2031 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2009)
!2032 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2009)
!2033 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2009)
!2034 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2009)
!2035 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2009)
!2036 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2009)
!2037 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2009)
!2038 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2009)
!2039 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2009)
!2040 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2009)
!2041 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2009)
!2042 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2009)
!2043 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2009)
!2044 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2009)
!2045 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2009)
!2046 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2009)
!2047 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2048)
!2048 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2009)
!2049 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2048)
!2050 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2048)
!2051 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2048)
!2052 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2048)
!2053 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2048)
!2054 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2048)
!2055 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2048)
!2056 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2048)
!2057 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2009)
!2058 = !DILocation(line: 1844, column: 1, scope: !1999)
!2059 = distinct !DISubprogram(name: "i_itype_alu__opc_addi__x_0__xpr_general__simm12__", scope: !8, file: !8, line: 1846, type: !9, scopeLine: 1847, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2060 = !DILocation(line: 1850, column: 62, scope: !2059)
!2061 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2062)
!2062 = distinct !DILocation(line: 1851, column: 29, scope: !2059)
!2063 = !DILocation(line: 1852, column: 64, scope: !2059)
!2064 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2065)
!2065 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2066)
!2066 = distinct !DILocation(line: 1853, column: 18, scope: !2059)
!2067 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !2068)
!2068 = distinct !DILocation(line: 1854, column: 5, scope: !2059)
!2069 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !2070)
!2070 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2068)
!2071 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !2070)
!2072 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2070)
!2073 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !2070)
!2074 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !2070)
!2075 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2070)
!2076 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !2070)
!2077 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2068)
!2078 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2068)
!2079 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2068)
!2080 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2068)
!2081 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2068)
!2082 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2068)
!2083 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2068)
!2084 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2068)
!2085 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2068)
!2086 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2068)
!2087 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2068)
!2088 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2068)
!2089 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2068)
!2090 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2068)
!2091 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2068)
!2092 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2068)
!2093 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2068)
!2094 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2068)
!2095 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2068)
!2096 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2068)
!2097 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2068)
!2098 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2068)
!2099 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2068)
!2100 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2068)
!2101 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2068)
!2102 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2068)
!2103 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2068)
!2104 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2068)
!2105 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2068)
!2106 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2068)
!2107 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2068)
!2108 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2068)
!2109 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2068)
!2110 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2068)
!2111 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2068)
!2112 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2068)
!2113 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2114)
!2114 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2068)
!2115 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2114)
!2116 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2114)
!2117 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2114)
!2118 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2114)
!2119 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2114)
!2120 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2114)
!2121 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2114)
!2122 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2114)
!2123 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2068)
!2124 = !DILocation(line: 1855, column: 1, scope: !2059)
!2125 = distinct !DISubprogram(name: "i_itype_alu__opc_addi__xpr_general__x_0__simm12__", scope: !8, file: !8, line: 1857, type: !9, scopeLine: 1858, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2126 = !DILocation(line: 1860, column: 61, scope: !2125)
!2127 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2128)
!2128 = distinct !DILocation(line: 1861, column: 28, scope: !2125)
!2129 = !DILocation(line: 1863, column: 64, scope: !2125)
!2130 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2131)
!2131 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2132)
!2132 = distinct !DILocation(line: 1864, column: 18, scope: !2125)
!2133 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2134)
!2134 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2135)
!2135 = distinct !DILocation(line: 1865, column: 5, scope: !2125)
!2136 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2134)
!2137 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2135)
!2138 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2135)
!2139 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2135)
!2140 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2135)
!2141 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2135)
!2142 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2135)
!2143 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2135)
!2144 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2135)
!2145 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2135)
!2146 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2135)
!2147 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2135)
!2148 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2135)
!2149 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2135)
!2150 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2135)
!2151 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2135)
!2152 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2135)
!2153 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2135)
!2154 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2135)
!2155 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2135)
!2156 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2135)
!2157 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2135)
!2158 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2135)
!2159 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2135)
!2160 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2135)
!2161 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2135)
!2162 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2135)
!2163 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2135)
!2164 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2135)
!2165 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2135)
!2166 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2135)
!2167 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2135)
!2168 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2135)
!2169 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2135)
!2170 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2135)
!2171 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2135)
!2172 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2135)
!2173 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2174)
!2174 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2135)
!2175 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2174)
!2176 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2174)
!2177 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2174)
!2178 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2174)
!2179 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2174)
!2180 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2174)
!2181 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2174)
!2182 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2174)
!2183 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2135)
!2184 = !DILocation(line: 1866, column: 1, scope: !2125)
!2185 = distinct !DISubprogram(name: "i_itype_alu__opc_addi__xpr_general__xpr_general__simm12__", scope: !8, file: !8, line: 1868, type: !9, scopeLine: 1869, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2186 = !DILocation(line: 1870, column: 11, scope: !2185)
!2187 = !DILocation(line: 1871, column: 61, scope: !2185)
!2188 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2189)
!2189 = distinct !DILocation(line: 1872, column: 28, scope: !2185)
!2190 = !DILocation(line: 1873, column: 62, scope: !2185)
!2191 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2192)
!2192 = distinct !DILocation(line: 1874, column: 29, scope: !2185)
!2193 = !DILocation(line: 1875, column: 64, scope: !2185)
!2194 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2195)
!2195 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2196)
!2196 = distinct !DILocation(line: 1876, column: 18, scope: !2185)
!2197 = !DILocation(line: 1877, column: 40, scope: !2185)
!2198 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !2199)
!2199 = distinct !DILocation(line: 1877, column: 5, scope: !2185)
!2200 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !2201)
!2201 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2199)
!2202 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !2201)
!2203 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2201)
!2204 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !2201)
!2205 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !2201)
!2206 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2201)
!2207 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !2201)
!2208 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2199)
!2209 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2199)
!2210 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2199)
!2211 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2199)
!2212 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2199)
!2213 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2199)
!2214 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2199)
!2215 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2199)
!2216 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2199)
!2217 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2199)
!2218 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2199)
!2219 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2199)
!2220 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2199)
!2221 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2199)
!2222 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2199)
!2223 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2199)
!2224 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2199)
!2225 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2199)
!2226 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2199)
!2227 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2199)
!2228 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2199)
!2229 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2199)
!2230 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2199)
!2231 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2199)
!2232 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2199)
!2233 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2199)
!2234 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2199)
!2235 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2199)
!2236 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2199)
!2237 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2199)
!2238 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2199)
!2239 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2199)
!2240 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2199)
!2241 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2199)
!2242 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2199)
!2243 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2199)
!2244 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2245)
!2245 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2199)
!2246 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2245)
!2247 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2245)
!2248 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2245)
!2249 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2245)
!2250 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2245)
!2251 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2245)
!2252 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2245)
!2253 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2245)
!2254 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2199)
!2255 = !DILocation(line: 1878, column: 1, scope: !2185)
!2256 = distinct !DISubprogram(name: "i_itype_alu__opc_andi__x_0__x_0__simm12__", scope: !8, file: !8, line: 1880, type: !9, scopeLine: 1881, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2257 = !DILocation(line: 1885, column: 64, scope: !2256)
!2258 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2259)
!2259 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2260)
!2260 = distinct !DILocation(line: 1886, column: 18, scope: !2256)
!2261 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2262)
!2262 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2263)
!2263 = distinct !DILocation(line: 1887, column: 5, scope: !2256)
!2264 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2262)
!2265 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2263)
!2266 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2263)
!2267 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2263)
!2268 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2263)
!2269 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2263)
!2270 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2263)
!2271 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2263)
!2272 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2263)
!2273 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2263)
!2274 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2263)
!2275 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2263)
!2276 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2263)
!2277 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2263)
!2278 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2263)
!2279 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2263)
!2280 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2263)
!2281 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2263)
!2282 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2263)
!2283 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2263)
!2284 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2263)
!2285 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2263)
!2286 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2263)
!2287 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2263)
!2288 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2263)
!2289 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2263)
!2290 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2263)
!2291 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2263)
!2292 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2263)
!2293 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2263)
!2294 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2263)
!2295 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2263)
!2296 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2263)
!2297 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2263)
!2298 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2263)
!2299 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2263)
!2300 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2263)
!2301 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2302)
!2302 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2263)
!2303 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2302)
!2304 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2302)
!2305 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2302)
!2306 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2302)
!2307 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2302)
!2308 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2302)
!2309 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2302)
!2310 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2302)
!2311 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2263)
!2312 = !DILocation(line: 1888, column: 1, scope: !2256)
!2313 = distinct !DISubprogram(name: "i_itype_alu__opc_andi__x_0__xpr_general__simm12__", scope: !8, file: !8, line: 1890, type: !9, scopeLine: 1891, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2314 = !DILocation(line: 1894, column: 62, scope: !2313)
!2315 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2316)
!2316 = distinct !DILocation(line: 1895, column: 29, scope: !2313)
!2317 = !DILocation(line: 1896, column: 64, scope: !2313)
!2318 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2319)
!2319 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2320)
!2320 = distinct !DILocation(line: 1897, column: 18, scope: !2313)
!2321 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !2322)
!2322 = distinct !DILocation(line: 1898, column: 5, scope: !2313)
!2323 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !2324)
!2324 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2322)
!2325 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !2324)
!2326 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2324)
!2327 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !2324)
!2328 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !2324)
!2329 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2324)
!2330 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !2324)
!2331 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2322)
!2332 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2322)
!2333 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2322)
!2334 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2322)
!2335 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2322)
!2336 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2322)
!2337 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2322)
!2338 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2322)
!2339 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2322)
!2340 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2322)
!2341 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2322)
!2342 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2322)
!2343 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2322)
!2344 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2322)
!2345 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2322)
!2346 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2322)
!2347 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2322)
!2348 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2322)
!2349 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2322)
!2350 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2322)
!2351 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2322)
!2352 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2322)
!2353 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2322)
!2354 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2322)
!2355 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2322)
!2356 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2322)
!2357 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2322)
!2358 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2322)
!2359 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2322)
!2360 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2322)
!2361 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2322)
!2362 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2322)
!2363 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2322)
!2364 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2322)
!2365 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2322)
!2366 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2322)
!2367 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2368)
!2368 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2322)
!2369 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2368)
!2370 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2368)
!2371 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2368)
!2372 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2368)
!2373 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2368)
!2374 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2368)
!2375 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2368)
!2376 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2368)
!2377 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2322)
!2378 = !DILocation(line: 1899, column: 1, scope: !2313)
!2379 = distinct !DISubprogram(name: "i_itype_alu__opc_andi__xpr_general__x_0__simm12__", scope: !8, file: !8, line: 1901, type: !9, scopeLine: 1902, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2380 = !DILocation(line: 1904, column: 61, scope: !2379)
!2381 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2382)
!2382 = distinct !DILocation(line: 1905, column: 28, scope: !2379)
!2383 = !DILocation(line: 1907, column: 64, scope: !2379)
!2384 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2385)
!2385 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2386)
!2386 = distinct !DILocation(line: 1908, column: 18, scope: !2379)
!2387 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2388)
!2388 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2389)
!2389 = distinct !DILocation(line: 1909, column: 5, scope: !2379)
!2390 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2388)
!2391 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2389)
!2392 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2389)
!2393 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2389)
!2394 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2389)
!2395 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2389)
!2396 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2389)
!2397 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2389)
!2398 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2389)
!2399 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2389)
!2400 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2389)
!2401 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2389)
!2402 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2389)
!2403 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2389)
!2404 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2389)
!2405 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2389)
!2406 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2389)
!2407 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2389)
!2408 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2389)
!2409 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2389)
!2410 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2389)
!2411 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2389)
!2412 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2389)
!2413 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2389)
!2414 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2389)
!2415 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2389)
!2416 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2389)
!2417 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2389)
!2418 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2389)
!2419 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2389)
!2420 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2389)
!2421 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2389)
!2422 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2389)
!2423 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2389)
!2424 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2389)
!2425 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2389)
!2426 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2389)
!2427 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2428)
!2428 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2389)
!2429 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2428)
!2430 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2428)
!2431 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2428)
!2432 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2428)
!2433 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2428)
!2434 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2428)
!2435 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2428)
!2436 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2428)
!2437 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2389)
!2438 = !DILocation(line: 1910, column: 1, scope: !2379)
!2439 = distinct !DISubprogram(name: "i_itype_alu__opc_andi__xpr_general__xpr_general__simm12__", scope: !8, file: !8, line: 1912, type: !9, scopeLine: 1913, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2440 = !DILocation(line: 1914, column: 11, scope: !2439)
!2441 = !DILocation(line: 1915, column: 61, scope: !2439)
!2442 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2443)
!2443 = distinct !DILocation(line: 1916, column: 28, scope: !2439)
!2444 = !DILocation(line: 1917, column: 62, scope: !2439)
!2445 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2446)
!2446 = distinct !DILocation(line: 1918, column: 29, scope: !2439)
!2447 = !DILocation(line: 1919, column: 64, scope: !2439)
!2448 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2449)
!2449 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2450)
!2450 = distinct !DILocation(line: 1920, column: 18, scope: !2439)
!2451 = !DILocation(line: 1921, column: 40, scope: !2439)
!2452 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !2453)
!2453 = distinct !DILocation(line: 1921, column: 5, scope: !2439)
!2454 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !2455)
!2455 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2453)
!2456 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !2455)
!2457 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2455)
!2458 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !2455)
!2459 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !2455)
!2460 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2455)
!2461 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !2455)
!2462 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2453)
!2463 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2453)
!2464 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2453)
!2465 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2453)
!2466 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2453)
!2467 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2453)
!2468 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2453)
!2469 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2453)
!2470 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2453)
!2471 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2453)
!2472 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2453)
!2473 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2453)
!2474 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2453)
!2475 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2453)
!2476 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2453)
!2477 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2453)
!2478 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2453)
!2479 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2453)
!2480 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2453)
!2481 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2453)
!2482 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2453)
!2483 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2453)
!2484 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2453)
!2485 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2453)
!2486 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2453)
!2487 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2453)
!2488 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2453)
!2489 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2453)
!2490 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2453)
!2491 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2453)
!2492 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2453)
!2493 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2453)
!2494 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2453)
!2495 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2453)
!2496 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2453)
!2497 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2453)
!2498 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2499)
!2499 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2453)
!2500 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2499)
!2501 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2499)
!2502 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2499)
!2503 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2499)
!2504 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2499)
!2505 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2499)
!2506 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2499)
!2507 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2499)
!2508 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2453)
!2509 = !DILocation(line: 1922, column: 1, scope: !2439)
!2510 = distinct !DISubprogram(name: "i_itype_alu__opc_ori__x_0__x_0__simm12__", scope: !8, file: !8, line: 1924, type: !9, scopeLine: 1925, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2511 = !DILocation(line: 1929, column: 64, scope: !2510)
!2512 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2513)
!2513 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2514)
!2514 = distinct !DILocation(line: 1930, column: 18, scope: !2510)
!2515 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2516)
!2516 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2517)
!2517 = distinct !DILocation(line: 1931, column: 5, scope: !2510)
!2518 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2516)
!2519 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2517)
!2520 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2517)
!2521 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2517)
!2522 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2517)
!2523 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2517)
!2524 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2517)
!2525 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2517)
!2526 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2517)
!2527 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2517)
!2528 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2517)
!2529 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2517)
!2530 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2517)
!2531 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2517)
!2532 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2517)
!2533 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2517)
!2534 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2517)
!2535 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2517)
!2536 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2517)
!2537 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2517)
!2538 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2517)
!2539 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2517)
!2540 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2517)
!2541 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2517)
!2542 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2517)
!2543 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2517)
!2544 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2517)
!2545 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2517)
!2546 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2517)
!2547 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2517)
!2548 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2517)
!2549 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2517)
!2550 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2517)
!2551 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2517)
!2552 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2517)
!2553 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2517)
!2554 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2517)
!2555 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2556)
!2556 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2517)
!2557 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2556)
!2558 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2556)
!2559 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2556)
!2560 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2556)
!2561 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2556)
!2562 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2556)
!2563 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2556)
!2564 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2556)
!2565 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2517)
!2566 = !DILocation(line: 1932, column: 1, scope: !2510)
!2567 = distinct !DISubprogram(name: "i_itype_alu__opc_ori__x_0__xpr_general__simm12__", scope: !8, file: !8, line: 1934, type: !9, scopeLine: 1935, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2568 = !DILocation(line: 1938, column: 62, scope: !2567)
!2569 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2570)
!2570 = distinct !DILocation(line: 1939, column: 29, scope: !2567)
!2571 = !DILocation(line: 1940, column: 64, scope: !2567)
!2572 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2573)
!2573 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2574)
!2574 = distinct !DILocation(line: 1941, column: 18, scope: !2567)
!2575 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !2576)
!2576 = distinct !DILocation(line: 1942, column: 5, scope: !2567)
!2577 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !2578)
!2578 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2576)
!2579 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !2578)
!2580 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2578)
!2581 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !2578)
!2582 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !2578)
!2583 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2578)
!2584 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !2578)
!2585 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2576)
!2586 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2576)
!2587 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2576)
!2588 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2576)
!2589 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2576)
!2590 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2576)
!2591 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2576)
!2592 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2576)
!2593 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2576)
!2594 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2576)
!2595 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2576)
!2596 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2576)
!2597 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2576)
!2598 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2576)
!2599 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2576)
!2600 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2576)
!2601 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2576)
!2602 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2576)
!2603 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2576)
!2604 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2576)
!2605 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2576)
!2606 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2576)
!2607 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2576)
!2608 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2576)
!2609 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2576)
!2610 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2576)
!2611 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2576)
!2612 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2576)
!2613 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2576)
!2614 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2576)
!2615 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2576)
!2616 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2576)
!2617 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2576)
!2618 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2576)
!2619 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2576)
!2620 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2576)
!2621 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2622)
!2622 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2576)
!2623 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2622)
!2624 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2622)
!2625 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2622)
!2626 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2622)
!2627 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2622)
!2628 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2622)
!2629 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2622)
!2630 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2622)
!2631 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2576)
!2632 = !DILocation(line: 1943, column: 1, scope: !2567)
!2633 = distinct !DISubprogram(name: "i_itype_alu__opc_ori__xpr_general__x_0__simm12__", scope: !8, file: !8, line: 1945, type: !9, scopeLine: 1946, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2634 = !DILocation(line: 1948, column: 61, scope: !2633)
!2635 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2636)
!2636 = distinct !DILocation(line: 1949, column: 28, scope: !2633)
!2637 = !DILocation(line: 1951, column: 64, scope: !2633)
!2638 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2639)
!2639 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2640)
!2640 = distinct !DILocation(line: 1952, column: 18, scope: !2633)
!2641 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2642)
!2642 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2643)
!2643 = distinct !DILocation(line: 1953, column: 5, scope: !2633)
!2644 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2642)
!2645 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2643)
!2646 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2643)
!2647 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2643)
!2648 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2643)
!2649 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2643)
!2650 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2643)
!2651 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2643)
!2652 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2643)
!2653 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2643)
!2654 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2643)
!2655 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2643)
!2656 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2643)
!2657 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2643)
!2658 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2643)
!2659 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2643)
!2660 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2643)
!2661 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2643)
!2662 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2643)
!2663 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2643)
!2664 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2643)
!2665 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2643)
!2666 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2643)
!2667 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2643)
!2668 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2643)
!2669 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2643)
!2670 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2643)
!2671 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2643)
!2672 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2643)
!2673 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2643)
!2674 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2643)
!2675 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2643)
!2676 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2643)
!2677 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2643)
!2678 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2643)
!2679 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2643)
!2680 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2643)
!2681 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2682)
!2682 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2643)
!2683 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2682)
!2684 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2682)
!2685 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2682)
!2686 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2682)
!2687 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2682)
!2688 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2682)
!2689 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2682)
!2690 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2682)
!2691 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2643)
!2692 = !DILocation(line: 1954, column: 1, scope: !2633)
!2693 = distinct !DISubprogram(name: "i_itype_alu__opc_ori__xpr_general__xpr_general__simm12__", scope: !8, file: !8, line: 1956, type: !9, scopeLine: 1957, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2694 = !DILocation(line: 1958, column: 11, scope: !2693)
!2695 = !DILocation(line: 1959, column: 61, scope: !2693)
!2696 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2697)
!2697 = distinct !DILocation(line: 1960, column: 28, scope: !2693)
!2698 = !DILocation(line: 1961, column: 62, scope: !2693)
!2699 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2700)
!2700 = distinct !DILocation(line: 1962, column: 29, scope: !2693)
!2701 = !DILocation(line: 1963, column: 64, scope: !2693)
!2702 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2703)
!2703 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2704)
!2704 = distinct !DILocation(line: 1964, column: 18, scope: !2693)
!2705 = !DILocation(line: 1965, column: 40, scope: !2693)
!2706 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !2707)
!2707 = distinct !DILocation(line: 1965, column: 5, scope: !2693)
!2708 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !2709)
!2709 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2707)
!2710 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !2709)
!2711 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2709)
!2712 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !2709)
!2713 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !2709)
!2714 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2709)
!2715 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !2709)
!2716 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2707)
!2717 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2707)
!2718 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2707)
!2719 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2707)
!2720 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2707)
!2721 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2707)
!2722 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2707)
!2723 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2707)
!2724 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2707)
!2725 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2707)
!2726 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2707)
!2727 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2707)
!2728 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2707)
!2729 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2707)
!2730 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2707)
!2731 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2707)
!2732 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2707)
!2733 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2707)
!2734 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2707)
!2735 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2707)
!2736 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2707)
!2737 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2707)
!2738 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2707)
!2739 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2707)
!2740 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2707)
!2741 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2707)
!2742 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2707)
!2743 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2707)
!2744 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2707)
!2745 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2707)
!2746 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2707)
!2747 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2707)
!2748 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2707)
!2749 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2707)
!2750 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2707)
!2751 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2707)
!2752 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2753)
!2753 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2707)
!2754 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2753)
!2755 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2753)
!2756 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2753)
!2757 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2753)
!2758 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2753)
!2759 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2753)
!2760 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2753)
!2761 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2753)
!2762 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2707)
!2763 = !DILocation(line: 1966, column: 1, scope: !2693)
!2764 = distinct !DISubprogram(name: "i_itype_alu__opc_slti__x_0__x_0__simm12__", scope: !8, file: !8, line: 1968, type: !9, scopeLine: 1969, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2765 = !DILocation(line: 1973, column: 64, scope: !2764)
!2766 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2767)
!2767 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2768)
!2768 = distinct !DILocation(line: 1974, column: 18, scope: !2764)
!2769 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2770)
!2770 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2771)
!2771 = distinct !DILocation(line: 1975, column: 5, scope: !2764)
!2772 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2770)
!2773 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2771)
!2774 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2771)
!2775 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2771)
!2776 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2771)
!2777 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2771)
!2778 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2771)
!2779 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2771)
!2780 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2771)
!2781 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2771)
!2782 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2771)
!2783 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2771)
!2784 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2771)
!2785 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2771)
!2786 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2771)
!2787 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2771)
!2788 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2771)
!2789 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2771)
!2790 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2771)
!2791 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2771)
!2792 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2771)
!2793 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2771)
!2794 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2771)
!2795 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2771)
!2796 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2771)
!2797 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2771)
!2798 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2771)
!2799 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2771)
!2800 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2771)
!2801 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2771)
!2802 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2771)
!2803 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2771)
!2804 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2771)
!2805 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2771)
!2806 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2771)
!2807 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2771)
!2808 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2771)
!2809 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2810)
!2810 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2771)
!2811 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2810)
!2812 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2810)
!2813 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2810)
!2814 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2810)
!2815 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2810)
!2816 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2810)
!2817 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2810)
!2818 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2810)
!2819 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2771)
!2820 = !DILocation(line: 1976, column: 1, scope: !2764)
!2821 = distinct !DISubprogram(name: "i_itype_alu__opc_slti__x_0__xpr_general__simm12__", scope: !8, file: !8, line: 1978, type: !9, scopeLine: 1979, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2822 = !DILocation(line: 1982, column: 62, scope: !2821)
!2823 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2824)
!2824 = distinct !DILocation(line: 1983, column: 29, scope: !2821)
!2825 = !DILocation(line: 1984, column: 64, scope: !2821)
!2826 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2827)
!2827 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2828)
!2828 = distinct !DILocation(line: 1985, column: 18, scope: !2821)
!2829 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !2830)
!2830 = distinct !DILocation(line: 1986, column: 5, scope: !2821)
!2831 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !2832)
!2832 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2830)
!2833 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !2832)
!2834 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2832)
!2835 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !2832)
!2836 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !2832)
!2837 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2832)
!2838 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !2832)
!2839 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2830)
!2840 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2830)
!2841 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2830)
!2842 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2830)
!2843 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2830)
!2844 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2830)
!2845 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2830)
!2846 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2830)
!2847 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2830)
!2848 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2830)
!2849 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2830)
!2850 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2830)
!2851 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2830)
!2852 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2830)
!2853 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2830)
!2854 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2830)
!2855 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2830)
!2856 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2830)
!2857 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2830)
!2858 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2830)
!2859 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2830)
!2860 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2830)
!2861 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2830)
!2862 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2830)
!2863 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2830)
!2864 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2830)
!2865 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2830)
!2866 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2830)
!2867 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2830)
!2868 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2830)
!2869 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2830)
!2870 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2830)
!2871 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2830)
!2872 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2830)
!2873 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2830)
!2874 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2830)
!2875 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2876)
!2876 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2830)
!2877 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2876)
!2878 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2876)
!2879 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2876)
!2880 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2876)
!2881 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2876)
!2882 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2876)
!2883 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2876)
!2884 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2876)
!2885 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2830)
!2886 = !DILocation(line: 1987, column: 1, scope: !2821)
!2887 = distinct !DISubprogram(name: "i_itype_alu__opc_slti__xpr_general__x_0__simm12__", scope: !8, file: !8, line: 1989, type: !9, scopeLine: 1990, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2888 = !DILocation(line: 1992, column: 61, scope: !2887)
!2889 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2890)
!2890 = distinct !DILocation(line: 1993, column: 28, scope: !2887)
!2891 = !DILocation(line: 1995, column: 64, scope: !2887)
!2892 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2893)
!2893 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2894)
!2894 = distinct !DILocation(line: 1996, column: 18, scope: !2887)
!2895 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2896)
!2896 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2897)
!2897 = distinct !DILocation(line: 1997, column: 5, scope: !2887)
!2898 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2896)
!2899 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2897)
!2900 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2897)
!2901 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2897)
!2902 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2897)
!2903 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2897)
!2904 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2897)
!2905 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2897)
!2906 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2897)
!2907 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2897)
!2908 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2897)
!2909 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2897)
!2910 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2897)
!2911 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2897)
!2912 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2897)
!2913 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2897)
!2914 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2897)
!2915 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2897)
!2916 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2897)
!2917 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2897)
!2918 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2897)
!2919 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2897)
!2920 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2897)
!2921 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2897)
!2922 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2897)
!2923 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2897)
!2924 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2897)
!2925 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2897)
!2926 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2897)
!2927 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2897)
!2928 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2897)
!2929 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2897)
!2930 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2897)
!2931 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2897)
!2932 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2897)
!2933 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2897)
!2934 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2897)
!2935 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !2936)
!2936 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2897)
!2937 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !2936)
!2938 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !2936)
!2939 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !2936)
!2940 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !2936)
!2941 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !2936)
!2942 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !2936)
!2943 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !2936)
!2944 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !2936)
!2945 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2897)
!2946 = !DILocation(line: 1998, column: 1, scope: !2887)
!2947 = distinct !DISubprogram(name: "i_itype_alu__opc_slti__xpr_general__xpr_general__simm12__", scope: !8, file: !8, line: 2000, type: !9, scopeLine: 2001, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!2948 = !DILocation(line: 2002, column: 11, scope: !2947)
!2949 = !DILocation(line: 2003, column: 61, scope: !2947)
!2950 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2951)
!2951 = distinct !DILocation(line: 2004, column: 28, scope: !2947)
!2952 = !DILocation(line: 2005, column: 62, scope: !2947)
!2953 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !2954)
!2954 = distinct !DILocation(line: 2006, column: 29, scope: !2947)
!2955 = !DILocation(line: 2007, column: 64, scope: !2947)
!2956 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !2957)
!2957 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !2958)
!2958 = distinct !DILocation(line: 2008, column: 18, scope: !2947)
!2959 = !DILocation(line: 2009, column: 40, scope: !2947)
!2960 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !2961)
!2961 = distinct !DILocation(line: 2009, column: 5, scope: !2947)
!2962 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !2963)
!2963 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !2961)
!2964 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !2963)
!2965 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !2963)
!2966 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !2963)
!2967 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !2963)
!2968 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !2963)
!2969 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !2963)
!2970 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !2961)
!2971 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !2961)
!2972 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !2961)
!2973 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !2961)
!2974 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !2961)
!2975 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !2961)
!2976 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !2961)
!2977 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !2961)
!2978 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !2961)
!2979 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !2961)
!2980 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !2961)
!2981 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !2961)
!2982 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !2961)
!2983 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !2961)
!2984 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !2961)
!2985 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !2961)
!2986 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !2961)
!2987 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !2961)
!2988 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !2961)
!2989 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !2961)
!2990 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !2961)
!2991 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !2961)
!2992 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !2961)
!2993 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !2961)
!2994 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !2961)
!2995 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !2961)
!2996 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !2961)
!2997 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !2961)
!2998 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !2961)
!2999 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !2961)
!3000 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !2961)
!3001 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !2961)
!3002 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !2961)
!3003 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !2961)
!3004 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !2961)
!3005 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !2961)
!3006 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3007)
!3007 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !2961)
!3008 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3007)
!3009 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3007)
!3010 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3007)
!3011 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3007)
!3012 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3007)
!3013 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3007)
!3014 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3007)
!3015 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3007)
!3016 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !2961)
!3017 = !DILocation(line: 2010, column: 1, scope: !2947)
!3018 = distinct !DISubprogram(name: "i_itype_alu__opc_sltiu__x_0__x_0__simm12__", scope: !8, file: !8, line: 2012, type: !9, scopeLine: 2013, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3019 = !DILocation(line: 2017, column: 64, scope: !3018)
!3020 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3021)
!3021 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3022)
!3022 = distinct !DILocation(line: 2018, column: 18, scope: !3018)
!3023 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3024)
!3024 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !3025)
!3025 = distinct !DILocation(line: 2019, column: 5, scope: !3018)
!3026 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3024)
!3027 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !3025)
!3028 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !3025)
!3029 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !3025)
!3030 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !3025)
!3031 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !3025)
!3032 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !3025)
!3033 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !3025)
!3034 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !3025)
!3035 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !3025)
!3036 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !3025)
!3037 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !3025)
!3038 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !3025)
!3039 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !3025)
!3040 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !3025)
!3041 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !3025)
!3042 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !3025)
!3043 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !3025)
!3044 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !3025)
!3045 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !3025)
!3046 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !3025)
!3047 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !3025)
!3048 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !3025)
!3049 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !3025)
!3050 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !3025)
!3051 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !3025)
!3052 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !3025)
!3053 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !3025)
!3054 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !3025)
!3055 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !3025)
!3056 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !3025)
!3057 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !3025)
!3058 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !3025)
!3059 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !3025)
!3060 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !3025)
!3061 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !3025)
!3062 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !3025)
!3063 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3064)
!3064 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !3025)
!3065 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3064)
!3066 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3064)
!3067 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3064)
!3068 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3064)
!3069 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3064)
!3070 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3064)
!3071 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3064)
!3072 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3064)
!3073 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !3025)
!3074 = !DILocation(line: 2020, column: 1, scope: !3018)
!3075 = distinct !DISubprogram(name: "i_itype_alu__opc_sltiu__x_0__xpr_general__simm12__", scope: !8, file: !8, line: 2022, type: !9, scopeLine: 2023, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3076 = !DILocation(line: 2026, column: 62, scope: !3075)
!3077 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3078)
!3078 = distinct !DILocation(line: 2027, column: 29, scope: !3075)
!3079 = !DILocation(line: 2028, column: 64, scope: !3075)
!3080 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3081)
!3081 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3082)
!3082 = distinct !DILocation(line: 2029, column: 18, scope: !3075)
!3083 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !3084)
!3084 = distinct !DILocation(line: 2030, column: 5, scope: !3075)
!3085 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !3086)
!3086 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !3084)
!3087 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !3086)
!3088 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3086)
!3089 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !3086)
!3090 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !3086)
!3091 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3086)
!3092 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !3086)
!3093 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !3084)
!3094 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !3084)
!3095 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !3084)
!3096 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !3084)
!3097 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !3084)
!3098 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !3084)
!3099 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !3084)
!3100 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !3084)
!3101 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !3084)
!3102 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !3084)
!3103 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !3084)
!3104 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !3084)
!3105 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !3084)
!3106 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !3084)
!3107 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !3084)
!3108 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !3084)
!3109 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !3084)
!3110 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !3084)
!3111 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !3084)
!3112 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !3084)
!3113 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !3084)
!3114 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !3084)
!3115 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !3084)
!3116 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !3084)
!3117 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !3084)
!3118 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !3084)
!3119 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !3084)
!3120 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !3084)
!3121 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !3084)
!3122 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !3084)
!3123 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !3084)
!3124 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !3084)
!3125 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !3084)
!3126 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !3084)
!3127 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !3084)
!3128 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !3084)
!3129 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3130)
!3130 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !3084)
!3131 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3130)
!3132 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3130)
!3133 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3130)
!3134 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3130)
!3135 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3130)
!3136 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3130)
!3137 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3130)
!3138 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3130)
!3139 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !3084)
!3140 = !DILocation(line: 2031, column: 1, scope: !3075)
!3141 = distinct !DISubprogram(name: "i_itype_alu__opc_sltiu__xpr_general__x_0__simm12__", scope: !8, file: !8, line: 2033, type: !9, scopeLine: 2034, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3142 = !DILocation(line: 2036, column: 61, scope: !3141)
!3143 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3144)
!3144 = distinct !DILocation(line: 2037, column: 28, scope: !3141)
!3145 = !DILocation(line: 2039, column: 64, scope: !3141)
!3146 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3147)
!3147 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3148)
!3148 = distinct !DILocation(line: 2040, column: 18, scope: !3141)
!3149 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3150)
!3150 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !3151)
!3151 = distinct !DILocation(line: 2041, column: 5, scope: !3141)
!3152 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3150)
!3153 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !3151)
!3154 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !3151)
!3155 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !3151)
!3156 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !3151)
!3157 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !3151)
!3158 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !3151)
!3159 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !3151)
!3160 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !3151)
!3161 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !3151)
!3162 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !3151)
!3163 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !3151)
!3164 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !3151)
!3165 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !3151)
!3166 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !3151)
!3167 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !3151)
!3168 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !3151)
!3169 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !3151)
!3170 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !3151)
!3171 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !3151)
!3172 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !3151)
!3173 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !3151)
!3174 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !3151)
!3175 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !3151)
!3176 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !3151)
!3177 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !3151)
!3178 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !3151)
!3179 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !3151)
!3180 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !3151)
!3181 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !3151)
!3182 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !3151)
!3183 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !3151)
!3184 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !3151)
!3185 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !3151)
!3186 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !3151)
!3187 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !3151)
!3188 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !3151)
!3189 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3190)
!3190 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !3151)
!3191 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3190)
!3192 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3190)
!3193 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3190)
!3194 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3190)
!3195 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3190)
!3196 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3190)
!3197 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3190)
!3198 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3190)
!3199 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !3151)
!3200 = !DILocation(line: 2042, column: 1, scope: !3141)
!3201 = distinct !DISubprogram(name: "i_itype_alu__opc_sltiu__xpr_general__xpr_general__simm12__", scope: !8, file: !8, line: 2044, type: !9, scopeLine: 2045, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3202 = !DILocation(line: 2046, column: 11, scope: !3201)
!3203 = !DILocation(line: 2047, column: 61, scope: !3201)
!3204 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3205)
!3205 = distinct !DILocation(line: 2048, column: 28, scope: !3201)
!3206 = !DILocation(line: 2049, column: 62, scope: !3201)
!3207 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3208)
!3208 = distinct !DILocation(line: 2050, column: 29, scope: !3201)
!3209 = !DILocation(line: 2051, column: 64, scope: !3201)
!3210 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3211)
!3211 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3212)
!3212 = distinct !DILocation(line: 2052, column: 18, scope: !3201)
!3213 = !DILocation(line: 2053, column: 40, scope: !3201)
!3214 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !3215)
!3215 = distinct !DILocation(line: 2053, column: 5, scope: !3201)
!3216 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !3217)
!3217 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !3215)
!3218 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !3217)
!3219 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3217)
!3220 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !3217)
!3221 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !3217)
!3222 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3217)
!3223 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !3217)
!3224 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !3215)
!3225 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !3215)
!3226 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !3215)
!3227 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !3215)
!3228 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !3215)
!3229 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !3215)
!3230 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !3215)
!3231 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !3215)
!3232 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !3215)
!3233 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !3215)
!3234 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !3215)
!3235 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !3215)
!3236 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !3215)
!3237 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !3215)
!3238 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !3215)
!3239 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !3215)
!3240 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !3215)
!3241 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !3215)
!3242 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !3215)
!3243 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !3215)
!3244 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !3215)
!3245 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !3215)
!3246 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !3215)
!3247 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !3215)
!3248 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !3215)
!3249 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !3215)
!3250 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !3215)
!3251 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !3215)
!3252 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !3215)
!3253 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !3215)
!3254 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !3215)
!3255 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !3215)
!3256 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !3215)
!3257 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !3215)
!3258 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !3215)
!3259 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !3215)
!3260 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3261)
!3261 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !3215)
!3262 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3261)
!3263 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3261)
!3264 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3261)
!3265 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3261)
!3266 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3261)
!3267 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3261)
!3268 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3261)
!3269 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3261)
!3270 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !3215)
!3271 = !DILocation(line: 2054, column: 1, scope: !3201)
!3272 = distinct !DISubprogram(name: "i_itype_alu__opc_xori__x_0__x_0__simm12__", scope: !8, file: !8, line: 2056, type: !9, scopeLine: 2057, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3273 = !DILocation(line: 2061, column: 64, scope: !3272)
!3274 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3275)
!3275 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3276)
!3276 = distinct !DILocation(line: 2062, column: 18, scope: !3272)
!3277 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3278)
!3278 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !3279)
!3279 = distinct !DILocation(line: 2063, column: 5, scope: !3272)
!3280 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3278)
!3281 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !3279)
!3282 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !3279)
!3283 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !3279)
!3284 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !3279)
!3285 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !3279)
!3286 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !3279)
!3287 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !3279)
!3288 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !3279)
!3289 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !3279)
!3290 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !3279)
!3291 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !3279)
!3292 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !3279)
!3293 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !3279)
!3294 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !3279)
!3295 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !3279)
!3296 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !3279)
!3297 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !3279)
!3298 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !3279)
!3299 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !3279)
!3300 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !3279)
!3301 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !3279)
!3302 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !3279)
!3303 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !3279)
!3304 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !3279)
!3305 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !3279)
!3306 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !3279)
!3307 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !3279)
!3308 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !3279)
!3309 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !3279)
!3310 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !3279)
!3311 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !3279)
!3312 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !3279)
!3313 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !3279)
!3314 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !3279)
!3315 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !3279)
!3316 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !3279)
!3317 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3318)
!3318 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !3279)
!3319 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3318)
!3320 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3318)
!3321 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3318)
!3322 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3318)
!3323 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3318)
!3324 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3318)
!3325 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3318)
!3326 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3318)
!3327 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !3279)
!3328 = !DILocation(line: 2064, column: 1, scope: !3272)
!3329 = distinct !DISubprogram(name: "i_itype_alu__opc_xori__x_0__xpr_general__simm12__", scope: !8, file: !8, line: 2066, type: !9, scopeLine: 2067, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3330 = !DILocation(line: 2070, column: 62, scope: !3329)
!3331 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3332)
!3332 = distinct !DILocation(line: 2071, column: 29, scope: !3329)
!3333 = !DILocation(line: 2072, column: 64, scope: !3329)
!3334 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3335)
!3335 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3336)
!3336 = distinct !DILocation(line: 2073, column: 18, scope: !3329)
!3337 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !3338)
!3338 = distinct !DILocation(line: 2074, column: 5, scope: !3329)
!3339 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !3340)
!3340 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !3338)
!3341 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !3340)
!3342 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3340)
!3343 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !3340)
!3344 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !3340)
!3345 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3340)
!3346 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !3340)
!3347 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !3338)
!3348 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !3338)
!3349 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !3338)
!3350 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !3338)
!3351 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !3338)
!3352 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !3338)
!3353 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !3338)
!3354 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !3338)
!3355 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !3338)
!3356 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !3338)
!3357 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !3338)
!3358 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !3338)
!3359 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !3338)
!3360 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !3338)
!3361 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !3338)
!3362 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !3338)
!3363 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !3338)
!3364 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !3338)
!3365 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !3338)
!3366 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !3338)
!3367 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !3338)
!3368 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !3338)
!3369 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !3338)
!3370 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !3338)
!3371 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !3338)
!3372 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !3338)
!3373 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !3338)
!3374 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !3338)
!3375 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !3338)
!3376 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !3338)
!3377 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !3338)
!3378 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !3338)
!3379 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !3338)
!3380 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !3338)
!3381 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !3338)
!3382 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !3338)
!3383 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3384)
!3384 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !3338)
!3385 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3384)
!3386 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3384)
!3387 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3384)
!3388 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3384)
!3389 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3384)
!3390 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3384)
!3391 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3384)
!3392 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3384)
!3393 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !3338)
!3394 = !DILocation(line: 2075, column: 1, scope: !3329)
!3395 = distinct !DISubprogram(name: "i_itype_alu__opc_xori__xpr_general__x_0__simm12__", scope: !8, file: !8, line: 2077, type: !9, scopeLine: 2078, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3396 = !DILocation(line: 2080, column: 61, scope: !3395)
!3397 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3398)
!3398 = distinct !DILocation(line: 2081, column: 28, scope: !3395)
!3399 = !DILocation(line: 2083, column: 64, scope: !3395)
!3400 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3401)
!3401 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3402)
!3402 = distinct !DILocation(line: 2084, column: 18, scope: !3395)
!3403 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3404)
!3404 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !3405)
!3405 = distinct !DILocation(line: 2085, column: 5, scope: !3395)
!3406 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3404)
!3407 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !3405)
!3408 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !3405)
!3409 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !3405)
!3410 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !3405)
!3411 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !3405)
!3412 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !3405)
!3413 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !3405)
!3414 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !3405)
!3415 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !3405)
!3416 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !3405)
!3417 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !3405)
!3418 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !3405)
!3419 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !3405)
!3420 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !3405)
!3421 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !3405)
!3422 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !3405)
!3423 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !3405)
!3424 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !3405)
!3425 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !3405)
!3426 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !3405)
!3427 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !3405)
!3428 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !3405)
!3429 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !3405)
!3430 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !3405)
!3431 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !3405)
!3432 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !3405)
!3433 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !3405)
!3434 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !3405)
!3435 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !3405)
!3436 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !3405)
!3437 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !3405)
!3438 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !3405)
!3439 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !3405)
!3440 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !3405)
!3441 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !3405)
!3442 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !3405)
!3443 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3444)
!3444 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !3405)
!3445 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3444)
!3446 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3444)
!3447 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3444)
!3448 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3444)
!3449 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3444)
!3450 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3444)
!3451 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3444)
!3452 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3444)
!3453 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !3405)
!3454 = !DILocation(line: 2086, column: 1, scope: !3395)
!3455 = distinct !DISubprogram(name: "i_itype_alu__opc_xori__xpr_general__xpr_general__simm12__", scope: !8, file: !8, line: 2088, type: !9, scopeLine: 2089, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3456 = !DILocation(line: 2090, column: 11, scope: !3455)
!3457 = !DILocation(line: 2091, column: 61, scope: !3455)
!3458 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3459)
!3459 = distinct !DILocation(line: 2092, column: 28, scope: !3455)
!3460 = !DILocation(line: 2093, column: 62, scope: !3455)
!3461 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3462)
!3462 = distinct !DILocation(line: 2094, column: 29, scope: !3455)
!3463 = !DILocation(line: 2095, column: 64, scope: !3455)
!3464 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3465)
!3465 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3466)
!3466 = distinct !DILocation(line: 2096, column: 18, scope: !3455)
!3467 = !DILocation(line: 2097, column: 40, scope: !3455)
!3468 = !DILocation(line: 301, column: 67, scope: !2006, inlinedAt: !3469)
!3469 = distinct !DILocation(line: 2097, column: 5, scope: !3455)
!3470 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !3471)
!3471 = distinct !DILocation(line: 301, column: 51, scope: !2006, inlinedAt: !3469)
!3472 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !3471)
!3473 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3471)
!3474 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !3471)
!3475 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !3471)
!3476 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3471)
!3477 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !3471)
!3478 = !DILocation(line: 301, column: 49, scope: !2006, inlinedAt: !3469)
!3479 = !DILocation(line: 302, column: 64, scope: !2006, inlinedAt: !3469)
!3480 = !DILocation(line: 302, column: 56, scope: !2006, inlinedAt: !3469)
!3481 = !DILocation(line: 302, column: 54, scope: !2006, inlinedAt: !3469)
!3482 = !DILocation(line: 304, column: 13, scope: !2006, inlinedAt: !3469)
!3483 = !DILocation(line: 304, column: 5, scope: !2006, inlinedAt: !3469)
!3484 = !DILocation(line: 306, column: 62, scope: !2006, inlinedAt: !3469)
!3485 = !DILocation(line: 306, column: 108, scope: !2006, inlinedAt: !3469)
!3486 = !DILocation(line: 306, column: 106, scope: !2006, inlinedAt: !3469)
!3487 = !DILocation(line: 307, column: 13, scope: !2006, inlinedAt: !3469)
!3488 = !DILocation(line: 309, column: 26, scope: !2006, inlinedAt: !3469)
!3489 = !DILocation(line: 309, column: 81, scope: !2006, inlinedAt: !3469)
!3490 = !DILocation(line: 309, column: 71, scope: !2006, inlinedAt: !3469)
!3491 = !DILocation(line: 309, column: 17, scope: !2006, inlinedAt: !3469)
!3492 = !DILocation(line: 312, column: 13, scope: !2006, inlinedAt: !3469)
!3493 = !DILocation(line: 311, column: 13, scope: !2006, inlinedAt: !3469)
!3494 = !DILocation(line: 313, column: 27, scope: !2006, inlinedAt: !3469)
!3495 = !DILocation(line: 313, column: 92, scope: !2006, inlinedAt: !3469)
!3496 = !DILocation(line: 313, column: 72, scope: !2006, inlinedAt: !3469)
!3497 = !DILocation(line: 313, column: 17, scope: !2006, inlinedAt: !3469)
!3498 = !DILocation(line: 316, column: 13, scope: !2006, inlinedAt: !3469)
!3499 = !DILocation(line: 315, column: 13, scope: !2006, inlinedAt: !3469)
!3500 = !DILocation(line: 317, column: 62, scope: !2006, inlinedAt: !3469)
!3501 = !DILocation(line: 317, column: 108, scope: !2006, inlinedAt: !3469)
!3502 = !DILocation(line: 317, column: 106, scope: !2006, inlinedAt: !3469)
!3503 = !DILocation(line: 318, column: 13, scope: !2006, inlinedAt: !3469)
!3504 = !DILocation(line: 320, column: 62, scope: !2006, inlinedAt: !3469)
!3505 = !DILocation(line: 320, column: 108, scope: !2006, inlinedAt: !3469)
!3506 = !DILocation(line: 320, column: 106, scope: !2006, inlinedAt: !3469)
!3507 = !DILocation(line: 321, column: 13, scope: !2006, inlinedAt: !3469)
!3508 = !DILocation(line: 326, column: 62, scope: !2006, inlinedAt: !3469)
!3509 = !DILocation(line: 326, column: 108, scope: !2006, inlinedAt: !3469)
!3510 = !DILocation(line: 326, column: 106, scope: !2006, inlinedAt: !3469)
!3511 = !DILocation(line: 328, column: 13, scope: !2006, inlinedAt: !3469)
!3512 = !DILocation(line: 332, column: 13, scope: !2006, inlinedAt: !3469)
!3513 = !DILocation(line: 335, column: 69, scope: !2006, inlinedAt: !3469)
!3514 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3515)
!3515 = distinct !DILocation(line: 335, column: 5, scope: !2006, inlinedAt: !3469)
!3516 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3515)
!3517 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3515)
!3518 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3515)
!3519 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3515)
!3520 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3515)
!3521 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3515)
!3522 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3515)
!3523 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3515)
!3524 = !DILocation(line: 337, column: 1, scope: !2006, inlinedAt: !3469)
!3525 = !DILocation(line: 2098, column: 1, scope: !3455)
!3526 = distinct !DISubprogram(name: "i_itype_jlreg__opc_jalr__x_0__simm12__x_0__", scope: !8, file: !8, line: 2100, type: !9, scopeLine: 2101, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3527 = !DILocation(line: 2104, column: 64, scope: !3526)
!3528 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3529)
!3529 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3530)
!3530 = distinct !DILocation(line: 2105, column: 18, scope: !3526)
!3531 = !DILocation(line: 509, column: 9, scope: !3532, inlinedAt: !3533)
!3532 = distinct !DISubprogram(name: "MI13i_itype_jlregIH1_13default_start", scope: !8, file: !8, line: 939, type: !9, scopeLine: 940, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3533 = distinct !DILocation(line: 2107, column: 5, scope: !3526)
!3534 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !3535)
!3535 = distinct !DILocation(line: 510, column: 64, scope: !3532, inlinedAt: !3533)
!3536 = !DILocation(line: 510, column: 62, scope: !3532, inlinedAt: !3533)
!3537 = !DILocation(line: 511, column: 77, scope: !3532, inlinedAt: !3533)
!3538 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !3539)
!3539 = distinct !DILocation(line: 511, column: 61, scope: !3532, inlinedAt: !3533)
!3540 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !3539)
!3541 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3539)
!3542 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !3539)
!3543 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !3539)
!3544 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3539)
!3545 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !3539)
!3546 = !DILocation(line: 512, column: 131, scope: !3532, inlinedAt: !3533)
!3547 = !DILocation(line: 512, column: 123, scope: !3532, inlinedAt: !3533)
!3548 = !DILocation(line: 512, column: 121, scope: !3532, inlinedAt: !3533)
!3549 = !DILocation(line: 512, column: 177, scope: !3532, inlinedAt: !3533)
!3550 = !DILocation(line: 512, column: 66, scope: !3532, inlinedAt: !3533)
!3551 = !DILocation(line: 513, column: 26, scope: !3532, inlinedAt: !3533)
!3552 = !DILocation(line: 513, column: 80, scope: !3532, inlinedAt: !3533)
!3553 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3554)
!3554 = distinct !DILocation(line: 513, column: 9, scope: !3532, inlinedAt: !3533)
!3555 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3554)
!3556 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3554)
!3557 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3554)
!3558 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3554)
!3559 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3554)
!3560 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3554)
!3561 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3554)
!3562 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3554)
!3563 = !DILocation(line: 514, column: 21, scope: !3532, inlinedAt: !3533)
!3564 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !3565)
!3565 = distinct !DILocation(line: 514, column: 9, scope: !3532, inlinedAt: !3533)
!3566 = !DILocation(line: 515, column: 5, scope: !3532, inlinedAt: !3533)
!3567 = !DILocation(line: 519, column: 1, scope: !3532, inlinedAt: !3533)
!3568 = !DILocation(line: 2108, column: 1, scope: !3526)
!3569 = distinct !DISubprogram(name: "i_itype_jlreg__opc_jalr__x_0__simm12__xpr_general__", scope: !8, file: !8, line: 2110, type: !9, scopeLine: 2111, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3570 = !DILocation(line: 2114, column: 64, scope: !3569)
!3571 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3572)
!3572 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3573)
!3573 = distinct !DILocation(line: 2115, column: 18, scope: !3569)
!3574 = !DILocation(line: 2116, column: 62, scope: !3569)
!3575 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3576)
!3576 = distinct !DILocation(line: 2117, column: 29, scope: !3569)
!3577 = !DILocation(line: 509, column: 9, scope: !3532, inlinedAt: !3578)
!3578 = distinct !DILocation(line: 2118, column: 5, scope: !3569)
!3579 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !3580)
!3580 = distinct !DILocation(line: 510, column: 64, scope: !3532, inlinedAt: !3578)
!3581 = !DILocation(line: 510, column: 62, scope: !3532, inlinedAt: !3578)
!3582 = !DILocation(line: 511, column: 77, scope: !3532, inlinedAt: !3578)
!3583 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !3584)
!3584 = distinct !DILocation(line: 511, column: 61, scope: !3532, inlinedAt: !3578)
!3585 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !3584)
!3586 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3584)
!3587 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !3584)
!3588 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !3584)
!3589 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3584)
!3590 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !3584)
!3591 = !DILocation(line: 512, column: 131, scope: !3532, inlinedAt: !3578)
!3592 = !DILocation(line: 512, column: 123, scope: !3532, inlinedAt: !3578)
!3593 = !DILocation(line: 512, column: 121, scope: !3532, inlinedAt: !3578)
!3594 = !DILocation(line: 512, column: 177, scope: !3532, inlinedAt: !3578)
!3595 = !DILocation(line: 512, column: 66, scope: !3532, inlinedAt: !3578)
!3596 = !DILocation(line: 513, column: 26, scope: !3532, inlinedAt: !3578)
!3597 = !DILocation(line: 513, column: 80, scope: !3532, inlinedAt: !3578)
!3598 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3599)
!3599 = distinct !DILocation(line: 513, column: 9, scope: !3532, inlinedAt: !3578)
!3600 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3599)
!3601 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3599)
!3602 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3599)
!3603 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3599)
!3604 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3599)
!3605 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3599)
!3606 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3599)
!3607 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3599)
!3608 = !DILocation(line: 514, column: 21, scope: !3532, inlinedAt: !3578)
!3609 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !3610)
!3610 = distinct !DILocation(line: 514, column: 9, scope: !3532, inlinedAt: !3578)
!3611 = !DILocation(line: 515, column: 5, scope: !3532, inlinedAt: !3578)
!3612 = !DILocation(line: 519, column: 1, scope: !3532, inlinedAt: !3578)
!3613 = !DILocation(line: 2119, column: 1, scope: !3569)
!3614 = distinct !DISubprogram(name: "i_itype_jlreg__opc_jalr__xpr_general__simm12__x_0__", scope: !8, file: !8, line: 2121, type: !9, scopeLine: 2122, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3615 = !DILocation(line: 2124, column: 61, scope: !3614)
!3616 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3617)
!3617 = distinct !DILocation(line: 2125, column: 28, scope: !3614)
!3618 = !DILocation(line: 2126, column: 64, scope: !3614)
!3619 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3620)
!3620 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3621)
!3621 = distinct !DILocation(line: 2127, column: 18, scope: !3614)
!3622 = !DILocation(line: 509, column: 9, scope: !3532, inlinedAt: !3623)
!3623 = distinct !DILocation(line: 2129, column: 5, scope: !3614)
!3624 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !3625)
!3625 = distinct !DILocation(line: 510, column: 64, scope: !3532, inlinedAt: !3623)
!3626 = !DILocation(line: 510, column: 62, scope: !3532, inlinedAt: !3623)
!3627 = !DILocation(line: 511, column: 77, scope: !3532, inlinedAt: !3623)
!3628 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !3629)
!3629 = distinct !DILocation(line: 511, column: 61, scope: !3532, inlinedAt: !3623)
!3630 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !3629)
!3631 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3629)
!3632 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !3629)
!3633 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !3629)
!3634 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3629)
!3635 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !3629)
!3636 = !DILocation(line: 512, column: 131, scope: !3532, inlinedAt: !3623)
!3637 = !DILocation(line: 512, column: 123, scope: !3532, inlinedAt: !3623)
!3638 = !DILocation(line: 512, column: 121, scope: !3532, inlinedAt: !3623)
!3639 = !DILocation(line: 512, column: 177, scope: !3532, inlinedAt: !3623)
!3640 = !DILocation(line: 512, column: 66, scope: !3532, inlinedAt: !3623)
!3641 = !DILocation(line: 513, column: 26, scope: !3532, inlinedAt: !3623)
!3642 = !DILocation(line: 513, column: 80, scope: !3532, inlinedAt: !3623)
!3643 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3644)
!3644 = distinct !DILocation(line: 513, column: 9, scope: !3532, inlinedAt: !3623)
!3645 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3644)
!3646 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3644)
!3647 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3644)
!3648 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3644)
!3649 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3644)
!3650 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3644)
!3651 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3644)
!3652 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3644)
!3653 = !DILocation(line: 514, column: 21, scope: !3532, inlinedAt: !3623)
!3654 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !3655)
!3655 = distinct !DILocation(line: 514, column: 9, scope: !3532, inlinedAt: !3623)
!3656 = !DILocation(line: 515, column: 5, scope: !3532, inlinedAt: !3623)
!3657 = !DILocation(line: 519, column: 1, scope: !3532, inlinedAt: !3623)
!3658 = !DILocation(line: 2130, column: 1, scope: !3614)
!3659 = distinct !DISubprogram(name: "i_itype_jlreg__opc_jalr__xpr_general__simm12__xpr_general__", scope: !8, file: !8, line: 2132, type: !9, scopeLine: 2133, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3660 = !DILocation(line: 2134, column: 11, scope: !3659)
!3661 = !DILocation(line: 2135, column: 61, scope: !3659)
!3662 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3663)
!3663 = distinct !DILocation(line: 2136, column: 28, scope: !3659)
!3664 = !DILocation(line: 2137, column: 64, scope: !3659)
!3665 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3666)
!3666 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3667)
!3667 = distinct !DILocation(line: 2138, column: 18, scope: !3659)
!3668 = !DILocation(line: 2139, column: 62, scope: !3659)
!3669 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3670)
!3670 = distinct !DILocation(line: 2140, column: 29, scope: !3659)
!3671 = !DILocation(line: 2141, column: 42, scope: !3659)
!3672 = !DILocation(line: 509, column: 73, scope: !3532, inlinedAt: !3673)
!3673 = distinct !DILocation(line: 2141, column: 5, scope: !3659)
!3674 = !DILocation(line: 509, column: 9, scope: !3532, inlinedAt: !3673)
!3675 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !3676)
!3676 = distinct !DILocation(line: 510, column: 64, scope: !3532, inlinedAt: !3673)
!3677 = !DILocation(line: 510, column: 62, scope: !3532, inlinedAt: !3673)
!3678 = !DILocation(line: 511, column: 77, scope: !3532, inlinedAt: !3673)
!3679 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !3680)
!3680 = distinct !DILocation(line: 511, column: 61, scope: !3532, inlinedAt: !3673)
!3681 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !3680)
!3682 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3680)
!3683 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !3680)
!3684 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !3680)
!3685 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3680)
!3686 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !3680)
!3687 = !DILocation(line: 512, column: 131, scope: !3532, inlinedAt: !3673)
!3688 = !DILocation(line: 512, column: 123, scope: !3532, inlinedAt: !3673)
!3689 = !DILocation(line: 512, column: 121, scope: !3532, inlinedAt: !3673)
!3690 = !DILocation(line: 512, column: 177, scope: !3532, inlinedAt: !3673)
!3691 = !DILocation(line: 512, column: 66, scope: !3532, inlinedAt: !3673)
!3692 = !DILocation(line: 513, column: 26, scope: !3532, inlinedAt: !3673)
!3693 = !DILocation(line: 513, column: 80, scope: !3532, inlinedAt: !3673)
!3694 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3695)
!3695 = distinct !DILocation(line: 513, column: 9, scope: !3532, inlinedAt: !3673)
!3696 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3695)
!3697 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3695)
!3698 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3695)
!3699 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3695)
!3700 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3695)
!3701 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3695)
!3702 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3695)
!3703 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3695)
!3704 = !DILocation(line: 514, column: 21, scope: !3532, inlinedAt: !3673)
!3705 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !3706)
!3706 = distinct !DILocation(line: 514, column: 9, scope: !3532, inlinedAt: !3673)
!3707 = !DILocation(line: 515, column: 5, scope: !3532, inlinedAt: !3673)
!3708 = !DILocation(line: 519, column: 1, scope: !3532, inlinedAt: !3673)
!3709 = !DILocation(line: 2142, column: 1, scope: !3659)
!3710 = distinct !DISubprogram(name: "i_itype_loads__opc_lb__x_0__simm12__x_0__", scope: !8, file: !8, line: 2144, type: !9, scopeLine: 2145, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3711 = !DILocation(line: 2148, column: 64, scope: !3710)
!3712 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3713)
!3713 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3714)
!3714 = distinct !DILocation(line: 2149, column: 18, scope: !3710)
!3715 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !3717)
!3716 = distinct !DISubprogram(name: "MI13i_itype_loadsIH1_13default_start", scope: !8, file: !8, line: 521, type: !9, scopeLine: 522, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3717 = distinct !DILocation(line: 2151, column: 5, scope: !3710)
!3718 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3719)
!3719 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !3717)
!3720 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3719)
!3721 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !3717)
!3722 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !3717)
!3723 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !3717)
!3724 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !3726)
!3725 = distinct !DISubprogram(name: "MI4load", scope: !32, file: !32, line: 52, type: !9, scopeLine: 53, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3726 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !3717)
!3727 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !3726)
!3728 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !3726)
!3729 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !3726)
!3730 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !3726)
!3731 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !3726)
!3732 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !3734)
!3733 = distinct !DISubprogram(name: "codasip_ldst___read__", scope: !34, file: !34, line: 271, type: !9, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3734 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !3726)
!3735 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !3734)
!3736 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !3734)
!3737 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !3734)
!3738 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !3734)
!3739 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !3734)
!3740 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !3734)
!3741 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !3734)
!3742 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !3734)
!3743 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !3734)
!3744 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !3734)
!3745 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !3734)
!3746 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !3734)
!3747 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !3734)
!3748 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !3734)
!3749 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !3734)
!3750 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !3734)
!3751 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !3734)
!3752 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !3734)
!3753 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !3734)
!3754 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !3734)
!3755 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !3734)
!3756 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !3734)
!3757 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !3734)
!3758 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !3734)
!3759 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !3734)
!3760 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !3734)
!3761 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !3734)
!3762 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !3734)
!3763 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !3734)
!3764 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !3734)
!3765 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !3734)
!3766 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !3734)
!3767 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !3734)
!3768 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !3734)
!3769 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !3734)
!3770 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !3734)
!3771 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !3734)
!3772 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !3734)
!3773 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !3734)
!3774 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !3734)
!3775 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !3734)
!3776 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !3734)
!3777 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !3734)
!3778 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !3734)
!3779 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !3734)
!3780 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !3734)
!3781 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !3734)
!3782 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !3734)
!3783 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !3734)
!3784 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !3734)
!3785 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !3734)
!3786 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !3726)
!3787 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !3726)
!3788 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !3726)
!3789 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !3726)
!3790 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !3726)
!3791 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !3726)
!3792 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !3726)
!3793 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !3726)
!3794 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !3726)
!3795 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !3726)
!3796 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !3726)
!3797 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !3726)
!3798 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !3726)
!3799 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !3717)
!3800 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3801)
!3801 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !3717)
!3802 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3801)
!3803 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3801)
!3804 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3801)
!3805 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3801)
!3806 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3801)
!3807 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3801)
!3808 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3801)
!3809 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3801)
!3810 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !3717)
!3811 = !DILocation(line: 2152, column: 1, scope: !3710)
!3812 = distinct !DISubprogram(name: "i_itype_loads__opc_lb__x_0__simm12__xpr_general__", scope: !8, file: !8, line: 2154, type: !9, scopeLine: 2155, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3813 = !DILocation(line: 2158, column: 64, scope: !3812)
!3814 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3815)
!3815 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3816)
!3816 = distinct !DILocation(line: 2159, column: 18, scope: !3812)
!3817 = !DILocation(line: 2160, column: 62, scope: !3812)
!3818 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3819)
!3819 = distinct !DILocation(line: 2161, column: 29, scope: !3812)
!3820 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !3821)
!3821 = distinct !DILocation(line: 2162, column: 5, scope: !3812)
!3822 = !DILocation(line: 366, column: 73, scope: !3716, inlinedAt: !3821)
!3823 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !3824)
!3824 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !3821)
!3825 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !3824)
!3826 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3824)
!3827 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !3824)
!3828 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !3824)
!3829 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3824)
!3830 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !3824)
!3831 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !3821)
!3832 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !3821)
!3833 = !DILocation(line: 366, column: 118, scope: !3716, inlinedAt: !3821)
!3834 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !3821)
!3835 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !3836)
!3836 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !3821)
!3837 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !3836)
!3838 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !3836)
!3839 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !3836)
!3840 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !3836)
!3841 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !3836)
!3842 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !3843)
!3843 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !3836)
!3844 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !3843)
!3845 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !3843)
!3846 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !3843)
!3847 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !3843)
!3848 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !3843)
!3849 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !3843)
!3850 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !3843)
!3851 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !3843)
!3852 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !3843)
!3853 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !3843)
!3854 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !3843)
!3855 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !3843)
!3856 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !3843)
!3857 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !3843)
!3858 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !3843)
!3859 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !3843)
!3860 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !3843)
!3861 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !3843)
!3862 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !3843)
!3863 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !3843)
!3864 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !3843)
!3865 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !3843)
!3866 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !3843)
!3867 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !3843)
!3868 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !3843)
!3869 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !3843)
!3870 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !3843)
!3871 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !3843)
!3872 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !3843)
!3873 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !3843)
!3874 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !3843)
!3875 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !3843)
!3876 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !3843)
!3877 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !3843)
!3878 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !3843)
!3879 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !3843)
!3880 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !3843)
!3881 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !3843)
!3882 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !3843)
!3883 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !3843)
!3884 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !3843)
!3885 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !3843)
!3886 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !3843)
!3887 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !3843)
!3888 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !3843)
!3889 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !3843)
!3890 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !3843)
!3891 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !3843)
!3892 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !3843)
!3893 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !3843)
!3894 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !3843)
!3895 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !3836)
!3896 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !3836)
!3897 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !3836)
!3898 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !3836)
!3899 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !3836)
!3900 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !3836)
!3901 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !3836)
!3902 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !3836)
!3903 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !3836)
!3904 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !3836)
!3905 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !3836)
!3906 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !3836)
!3907 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !3836)
!3908 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !3821)
!3909 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !3910)
!3910 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !3821)
!3911 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !3910)
!3912 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !3910)
!3913 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !3910)
!3914 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !3910)
!3915 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !3910)
!3916 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !3910)
!3917 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !3910)
!3918 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !3910)
!3919 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !3821)
!3920 = !DILocation(line: 2163, column: 1, scope: !3812)
!3921 = distinct !DISubprogram(name: "i_itype_loads__opc_lb__xpr_general__simm12__x_0__", scope: !8, file: !8, line: 2165, type: !9, scopeLine: 2166, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!3922 = !DILocation(line: 2168, column: 61, scope: !3921)
!3923 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !3924)
!3924 = distinct !DILocation(line: 2169, column: 28, scope: !3921)
!3925 = !DILocation(line: 2170, column: 64, scope: !3921)
!3926 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !3927)
!3927 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !3928)
!3928 = distinct !DILocation(line: 2171, column: 18, scope: !3921)
!3929 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !3930)
!3930 = distinct !DILocation(line: 2173, column: 5, scope: !3921)
!3931 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !3932)
!3932 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !3930)
!3933 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !3932)
!3934 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !3930)
!3935 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !3930)
!3936 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !3930)
!3937 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !3938)
!3938 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !3930)
!3939 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !3938)
!3940 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !3938)
!3941 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !3938)
!3942 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !3938)
!3943 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !3938)
!3944 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !3945)
!3945 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !3938)
!3946 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !3945)
!3947 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !3945)
!3948 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !3945)
!3949 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !3945)
!3950 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !3945)
!3951 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !3945)
!3952 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !3945)
!3953 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !3945)
!3954 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !3945)
!3955 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !3945)
!3956 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !3945)
!3957 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !3945)
!3958 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !3945)
!3959 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !3945)
!3960 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !3945)
!3961 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !3945)
!3962 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !3945)
!3963 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !3945)
!3964 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !3945)
!3965 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !3945)
!3966 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !3945)
!3967 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !3945)
!3968 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !3945)
!3969 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !3945)
!3970 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !3945)
!3971 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !3945)
!3972 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !3945)
!3973 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !3945)
!3974 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !3945)
!3975 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !3945)
!3976 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !3945)
!3977 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !3945)
!3978 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !3945)
!3979 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !3945)
!3980 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !3945)
!3981 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !3945)
!3982 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !3945)
!3983 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !3945)
!3984 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !3945)
!3985 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !3945)
!3986 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !3945)
!3987 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !3945)
!3988 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !3945)
!3989 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !3945)
!3990 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !3945)
!3991 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !3945)
!3992 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !3945)
!3993 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !3945)
!3994 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !3945)
!3995 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !3945)
!3996 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !3945)
!3997 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !3938)
!3998 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !3938)
!3999 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !3938)
!4000 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !3938)
!4001 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !3938)
!4002 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !3938)
!4003 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !3938)
!4004 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !3938)
!4005 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !3938)
!4006 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !3938)
!4007 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !3938)
!4008 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !3938)
!4009 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !3938)
!4010 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !3930)
!4011 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !4012)
!4012 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !3930)
!4013 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !4012)
!4014 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !4012)
!4015 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !4012)
!4016 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !4012)
!4017 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !4012)
!4018 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !4012)
!4019 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !4012)
!4020 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !4012)
!4021 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !3930)
!4022 = !DILocation(line: 2174, column: 1, scope: !3921)
!4023 = distinct !DISubprogram(name: "i_itype_loads__opc_lb__xpr_general__simm12__xpr_general__", scope: !8, file: !8, line: 2176, type: !9, scopeLine: 2177, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!4024 = !DILocation(line: 2178, column: 11, scope: !4023)
!4025 = !DILocation(line: 2179, column: 61, scope: !4023)
!4026 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !4027)
!4027 = distinct !DILocation(line: 2180, column: 28, scope: !4023)
!4028 = !DILocation(line: 2181, column: 64, scope: !4023)
!4029 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !4030)
!4030 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !4031)
!4031 = distinct !DILocation(line: 2182, column: 18, scope: !4023)
!4032 = !DILocation(line: 2183, column: 62, scope: !4023)
!4033 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !4034)
!4034 = distinct !DILocation(line: 2184, column: 29, scope: !4023)
!4035 = !DILocation(line: 2185, column: 42, scope: !4023)
!4036 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !4037)
!4037 = distinct !DILocation(line: 2185, column: 5, scope: !4023)
!4038 = !DILocation(line: 366, column: 73, scope: !3716, inlinedAt: !4037)
!4039 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !4040)
!4040 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !4037)
!4041 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !4040)
!4042 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !4040)
!4043 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !4040)
!4044 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !4040)
!4045 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !4040)
!4046 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !4040)
!4047 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !4037)
!4048 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !4037)
!4049 = !DILocation(line: 366, column: 118, scope: !3716, inlinedAt: !4037)
!4050 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !4037)
!4051 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !4052)
!4052 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !4037)
!4053 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !4052)
!4054 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !4052)
!4055 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !4052)
!4056 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !4052)
!4057 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !4052)
!4058 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !4059)
!4059 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !4052)
!4060 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !4059)
!4061 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !4059)
!4062 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !4059)
!4063 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !4059)
!4064 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !4059)
!4065 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !4059)
!4066 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !4059)
!4067 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !4059)
!4068 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !4059)
!4069 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !4059)
!4070 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !4059)
!4071 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !4059)
!4072 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !4059)
!4073 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !4059)
!4074 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !4059)
!4075 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !4059)
!4076 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !4059)
!4077 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !4059)
!4078 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !4059)
!4079 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !4059)
!4080 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !4059)
!4081 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !4059)
!4082 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !4059)
!4083 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !4059)
!4084 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !4059)
!4085 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !4059)
!4086 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !4059)
!4087 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !4059)
!4088 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !4059)
!4089 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !4059)
!4090 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !4059)
!4091 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !4059)
!4092 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !4059)
!4093 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !4059)
!4094 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !4059)
!4095 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !4059)
!4096 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !4059)
!4097 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !4059)
!4098 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !4059)
!4099 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !4059)
!4100 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !4059)
!4101 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !4059)
!4102 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !4059)
!4103 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !4059)
!4104 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !4059)
!4105 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !4059)
!4106 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !4059)
!4107 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !4059)
!4108 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !4059)
!4109 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !4059)
!4110 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !4059)
!4111 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !4052)
!4112 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !4052)
!4113 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !4052)
!4114 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !4052)
!4115 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !4052)
!4116 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !4052)
!4117 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !4052)
!4118 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !4052)
!4119 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !4052)
!4120 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !4052)
!4121 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !4052)
!4122 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !4052)
!4123 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !4052)
!4124 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !4037)
!4125 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !4126)
!4126 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !4037)
!4127 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !4126)
!4128 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !4126)
!4129 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !4126)
!4130 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !4126)
!4131 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !4126)
!4132 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !4126)
!4133 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !4126)
!4134 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !4126)
!4135 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !4037)
!4136 = !DILocation(line: 2186, column: 1, scope: !4023)
!4137 = distinct !DISubprogram(name: "i_itype_loads__opc_lbu__x_0__simm12__x_0__", scope: !8, file: !8, line: 2188, type: !9, scopeLine: 2189, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!4138 = !DILocation(line: 2192, column: 64, scope: !4137)
!4139 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !4140)
!4140 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !4141)
!4141 = distinct !DILocation(line: 2193, column: 18, scope: !4137)
!4142 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !4143)
!4143 = distinct !DILocation(line: 2195, column: 5, scope: !4137)
!4144 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !4145)
!4145 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !4143)
!4146 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !4145)
!4147 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !4143)
!4148 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !4143)
!4149 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !4143)
!4150 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !4151)
!4151 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !4143)
!4152 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !4151)
!4153 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !4151)
!4154 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !4151)
!4155 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !4151)
!4156 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !4151)
!4157 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !4158)
!4158 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !4151)
!4159 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !4158)
!4160 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !4158)
!4161 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !4158)
!4162 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !4158)
!4163 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !4158)
!4164 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !4158)
!4165 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !4158)
!4166 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !4158)
!4167 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !4158)
!4168 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !4158)
!4169 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !4158)
!4170 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !4158)
!4171 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !4158)
!4172 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !4158)
!4173 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !4158)
!4174 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !4158)
!4175 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !4158)
!4176 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !4158)
!4177 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !4158)
!4178 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !4158)
!4179 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !4158)
!4180 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !4158)
!4181 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !4158)
!4182 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !4158)
!4183 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !4158)
!4184 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !4158)
!4185 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !4158)
!4186 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !4158)
!4187 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !4158)
!4188 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !4158)
!4189 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !4158)
!4190 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !4158)
!4191 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !4158)
!4192 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !4158)
!4193 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !4158)
!4194 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !4158)
!4195 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !4158)
!4196 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !4158)
!4197 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !4158)
!4198 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !4158)
!4199 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !4158)
!4200 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !4158)
!4201 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !4158)
!4202 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !4158)
!4203 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !4158)
!4204 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !4158)
!4205 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !4158)
!4206 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !4158)
!4207 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !4158)
!4208 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !4158)
!4209 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !4158)
!4210 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !4151)
!4211 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !4151)
!4212 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !4151)
!4213 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !4151)
!4214 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !4151)
!4215 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !4151)
!4216 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !4151)
!4217 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !4151)
!4218 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !4151)
!4219 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !4151)
!4220 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !4151)
!4221 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !4151)
!4222 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !4151)
!4223 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !4143)
!4224 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !4225)
!4225 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !4143)
!4226 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !4225)
!4227 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !4225)
!4228 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !4225)
!4229 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !4225)
!4230 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !4225)
!4231 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !4225)
!4232 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !4225)
!4233 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !4225)
!4234 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !4143)
!4235 = !DILocation(line: 2196, column: 1, scope: !4137)
!4236 = distinct !DISubprogram(name: "i_itype_loads__opc_lbu__x_0__simm12__xpr_general__", scope: !8, file: !8, line: 2198, type: !9, scopeLine: 2199, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!4237 = !DILocation(line: 2202, column: 64, scope: !4236)
!4238 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !4239)
!4239 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !4240)
!4240 = distinct !DILocation(line: 2203, column: 18, scope: !4236)
!4241 = !DILocation(line: 2204, column: 62, scope: !4236)
!4242 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !4243)
!4243 = distinct !DILocation(line: 2205, column: 29, scope: !4236)
!4244 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !4245)
!4245 = distinct !DILocation(line: 2206, column: 5, scope: !4236)
!4246 = !DILocation(line: 366, column: 73, scope: !3716, inlinedAt: !4245)
!4247 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !4248)
!4248 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !4245)
!4249 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !4248)
!4250 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !4248)
!4251 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !4248)
!4252 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !4248)
!4253 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !4248)
!4254 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !4248)
!4255 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !4245)
!4256 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !4245)
!4257 = !DILocation(line: 366, column: 118, scope: !3716, inlinedAt: !4245)
!4258 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !4245)
!4259 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !4260)
!4260 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !4245)
!4261 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !4260)
!4262 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !4260)
!4263 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !4260)
!4264 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !4260)
!4265 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !4260)
!4266 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !4267)
!4267 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !4260)
!4268 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !4267)
!4269 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !4267)
!4270 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !4267)
!4271 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !4267)
!4272 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !4267)
!4273 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !4267)
!4274 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !4267)
!4275 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !4267)
!4276 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !4267)
!4277 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !4267)
!4278 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !4267)
!4279 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !4267)
!4280 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !4267)
!4281 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !4267)
!4282 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !4267)
!4283 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !4267)
!4284 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !4267)
!4285 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !4267)
!4286 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !4267)
!4287 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !4267)
!4288 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !4267)
!4289 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !4267)
!4290 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !4267)
!4291 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !4267)
!4292 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !4267)
!4293 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !4267)
!4294 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !4267)
!4295 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !4267)
!4296 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !4267)
!4297 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !4267)
!4298 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !4267)
!4299 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !4267)
!4300 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !4267)
!4301 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !4267)
!4302 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !4267)
!4303 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !4267)
!4304 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !4267)
!4305 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !4267)
!4306 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !4267)
!4307 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !4267)
!4308 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !4267)
!4309 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !4267)
!4310 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !4267)
!4311 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !4267)
!4312 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !4267)
!4313 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !4267)
!4314 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !4267)
!4315 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !4267)
!4316 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !4267)
!4317 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !4267)
!4318 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !4267)
!4319 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !4260)
!4320 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !4260)
!4321 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !4260)
!4322 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !4260)
!4323 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !4260)
!4324 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !4260)
!4325 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !4260)
!4326 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !4260)
!4327 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !4260)
!4328 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !4260)
!4329 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !4260)
!4330 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !4260)
!4331 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !4260)
!4332 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !4245)
!4333 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !4334)
!4334 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !4245)
!4335 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !4334)
!4336 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !4334)
!4337 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !4334)
!4338 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !4334)
!4339 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !4334)
!4340 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !4334)
!4341 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !4334)
!4342 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !4334)
!4343 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !4245)
!4344 = !DILocation(line: 2207, column: 1, scope: !4236)
!4345 = distinct !DISubprogram(name: "i_itype_loads__opc_lbu__xpr_general__simm12__x_0__", scope: !8, file: !8, line: 2209, type: !9, scopeLine: 2210, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!4346 = !DILocation(line: 2212, column: 61, scope: !4345)
!4347 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !4348)
!4348 = distinct !DILocation(line: 2213, column: 28, scope: !4345)
!4349 = !DILocation(line: 2214, column: 64, scope: !4345)
!4350 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !4351)
!4351 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !4352)
!4352 = distinct !DILocation(line: 2215, column: 18, scope: !4345)
!4353 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !4354)
!4354 = distinct !DILocation(line: 2217, column: 5, scope: !4345)
!4355 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !4356)
!4356 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !4354)
!4357 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !4356)
!4358 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !4354)
!4359 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !4354)
!4360 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !4354)
!4361 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !4362)
!4362 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !4354)
!4363 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !4362)
!4364 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !4362)
!4365 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !4362)
!4366 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !4362)
!4367 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !4362)
!4368 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !4369)
!4369 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !4362)
!4370 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !4369)
!4371 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !4369)
!4372 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !4369)
!4373 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !4369)
!4374 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !4369)
!4375 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !4369)
!4376 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !4369)
!4377 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !4369)
!4378 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !4369)
!4379 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !4369)
!4380 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !4369)
!4381 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !4369)
!4382 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !4369)
!4383 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !4369)
!4384 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !4369)
!4385 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !4369)
!4386 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !4369)
!4387 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !4369)
!4388 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !4369)
!4389 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !4369)
!4390 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !4369)
!4391 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !4369)
!4392 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !4369)
!4393 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !4369)
!4394 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !4369)
!4395 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !4369)
!4396 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !4369)
!4397 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !4369)
!4398 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !4369)
!4399 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !4369)
!4400 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !4369)
!4401 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !4369)
!4402 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !4369)
!4403 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !4369)
!4404 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !4369)
!4405 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !4369)
!4406 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !4369)
!4407 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !4369)
!4408 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !4369)
!4409 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !4369)
!4410 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !4369)
!4411 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !4369)
!4412 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !4369)
!4413 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !4369)
!4414 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !4369)
!4415 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !4369)
!4416 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !4369)
!4417 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !4369)
!4418 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !4369)
!4419 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !4369)
!4420 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !4369)
!4421 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !4362)
!4422 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !4362)
!4423 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !4362)
!4424 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !4362)
!4425 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !4362)
!4426 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !4362)
!4427 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !4362)
!4428 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !4362)
!4429 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !4362)
!4430 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !4362)
!4431 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !4362)
!4432 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !4362)
!4433 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !4362)
!4434 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !4354)
!4435 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !4436)
!4436 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !4354)
!4437 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !4436)
!4438 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !4436)
!4439 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !4436)
!4440 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !4436)
!4441 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !4436)
!4442 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !4436)
!4443 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !4436)
!4444 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !4436)
!4445 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !4354)
!4446 = !DILocation(line: 2218, column: 1, scope: !4345)
!4447 = distinct !DISubprogram(name: "i_itype_loads__opc_lbu__xpr_general__simm12__xpr_general__", scope: !8, file: !8, line: 2220, type: !9, scopeLine: 2221, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!4448 = !DILocation(line: 2222, column: 11, scope: !4447)
!4449 = !DILocation(line: 2223, column: 61, scope: !4447)
!4450 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !4451)
!4451 = distinct !DILocation(line: 2224, column: 28, scope: !4447)
!4452 = !DILocation(line: 2225, column: 64, scope: !4447)
!4453 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !4454)
!4454 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !4455)
!4455 = distinct !DILocation(line: 2226, column: 18, scope: !4447)
!4456 = !DILocation(line: 2227, column: 62, scope: !4447)
!4457 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !4458)
!4458 = distinct !DILocation(line: 2228, column: 29, scope: !4447)
!4459 = !DILocation(line: 2229, column: 42, scope: !4447)
!4460 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !4461)
!4461 = distinct !DILocation(line: 2229, column: 5, scope: !4447)
!4462 = !DILocation(line: 366, column: 73, scope: !3716, inlinedAt: !4461)
!4463 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !4464)
!4464 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !4461)
!4465 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !4464)
!4466 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !4464)
!4467 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !4464)
!4468 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !4464)
!4469 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !4464)
!4470 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !4464)
!4471 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !4461)
!4472 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !4461)
!4473 = !DILocation(line: 366, column: 118, scope: !3716, inlinedAt: !4461)
!4474 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !4461)
!4475 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !4476)
!4476 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !4461)
!4477 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !4476)
!4478 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !4476)
!4479 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !4476)
!4480 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !4476)
!4481 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !4476)
!4482 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !4483)
!4483 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !4476)
!4484 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !4483)
!4485 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !4483)
!4486 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !4483)
!4487 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !4483)
!4488 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !4483)
!4489 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !4483)
!4490 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !4483)
!4491 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !4483)
!4492 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !4483)
!4493 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !4483)
!4494 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !4483)
!4495 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !4483)
!4496 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !4483)
!4497 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !4483)
!4498 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !4483)
!4499 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !4483)
!4500 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !4483)
!4501 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !4483)
!4502 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !4483)
!4503 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !4483)
!4504 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !4483)
!4505 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !4483)
!4506 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !4483)
!4507 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !4483)
!4508 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !4483)
!4509 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !4483)
!4510 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !4483)
!4511 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !4483)
!4512 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !4483)
!4513 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !4483)
!4514 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !4483)
!4515 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !4483)
!4516 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !4483)
!4517 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !4483)
!4518 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !4483)
!4519 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !4483)
!4520 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !4483)
!4521 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !4483)
!4522 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !4483)
!4523 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !4483)
!4524 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !4483)
!4525 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !4483)
!4526 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !4483)
!4527 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !4483)
!4528 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !4483)
!4529 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !4483)
!4530 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !4483)
!4531 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !4483)
!4532 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !4483)
!4533 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !4483)
!4534 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !4483)
!4535 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !4476)
!4536 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !4476)
!4537 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !4476)
!4538 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !4476)
!4539 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !4476)
!4540 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !4476)
!4541 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !4476)
!4542 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !4476)
!4543 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !4476)
!4544 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !4476)
!4545 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !4476)
!4546 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !4476)
!4547 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !4476)
!4548 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !4461)
!4549 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !4550)
!4550 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !4461)
!4551 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !4550)
!4552 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !4550)
!4553 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !4550)
!4554 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !4550)
!4555 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !4550)
!4556 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !4550)
!4557 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !4550)
!4558 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !4550)
!4559 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !4461)
!4560 = !DILocation(line: 2230, column: 1, scope: !4447)
!4561 = distinct !DISubprogram(name: "i_itype_loads__opc_lh__x_0__simm12__x_0__", scope: !8, file: !8, line: 2232, type: !9, scopeLine: 2233, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!4562 = !DILocation(line: 2236, column: 64, scope: !4561)
!4563 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !4564)
!4564 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !4565)
!4565 = distinct !DILocation(line: 2237, column: 18, scope: !4561)
!4566 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !4567)
!4567 = distinct !DILocation(line: 2239, column: 5, scope: !4561)
!4568 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !4569)
!4569 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !4567)
!4570 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !4569)
!4571 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !4567)
!4572 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !4567)
!4573 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !4567)
!4574 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !4575)
!4575 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !4567)
!4576 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !4575)
!4577 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !4575)
!4578 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !4575)
!4579 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !4575)
!4580 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !4575)
!4581 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !4582)
!4582 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !4575)
!4583 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !4582)
!4584 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !4582)
!4585 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !4582)
!4586 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !4582)
!4587 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !4582)
!4588 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !4582)
!4589 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !4582)
!4590 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !4582)
!4591 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !4582)
!4592 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !4582)
!4593 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !4582)
!4594 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !4582)
!4595 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !4582)
!4596 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !4582)
!4597 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !4582)
!4598 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !4582)
!4599 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !4582)
!4600 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !4582)
!4601 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !4582)
!4602 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !4582)
!4603 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !4582)
!4604 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !4582)
!4605 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !4582)
!4606 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !4582)
!4607 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !4582)
!4608 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !4582)
!4609 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !4582)
!4610 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !4582)
!4611 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !4582)
!4612 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !4582)
!4613 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !4582)
!4614 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !4582)
!4615 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !4582)
!4616 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !4582)
!4617 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !4582)
!4618 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !4582)
!4619 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !4582)
!4620 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !4582)
!4621 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !4582)
!4622 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !4582)
!4623 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !4582)
!4624 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !4582)
!4625 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !4582)
!4626 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !4582)
!4627 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !4582)
!4628 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !4582)
!4629 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !4582)
!4630 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !4582)
!4631 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !4582)
!4632 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !4582)
!4633 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !4582)
!4634 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !4575)
!4635 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !4575)
!4636 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !4575)
!4637 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !4575)
!4638 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !4575)
!4639 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !4575)
!4640 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !4575)
!4641 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !4575)
!4642 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !4575)
!4643 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !4575)
!4644 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !4575)
!4645 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !4575)
!4646 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !4575)
!4647 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !4567)
!4648 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !4649)
!4649 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !4567)
!4650 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !4649)
!4651 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !4649)
!4652 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !4649)
!4653 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !4649)
!4654 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !4649)
!4655 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !4649)
!4656 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !4649)
!4657 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !4649)
!4658 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !4567)
!4659 = !DILocation(line: 2240, column: 1, scope: !4561)
!4660 = distinct !DISubprogram(name: "i_itype_loads__opc_lh__x_0__simm12__xpr_general__", scope: !8, file: !8, line: 2242, type: !9, scopeLine: 2243, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!4661 = !DILocation(line: 2246, column: 64, scope: !4660)
!4662 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !4663)
!4663 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !4664)
!4664 = distinct !DILocation(line: 2247, column: 18, scope: !4660)
!4665 = !DILocation(line: 2248, column: 62, scope: !4660)
!4666 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !4667)
!4667 = distinct !DILocation(line: 2249, column: 29, scope: !4660)
!4668 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !4669)
!4669 = distinct !DILocation(line: 2250, column: 5, scope: !4660)
!4670 = !DILocation(line: 366, column: 73, scope: !3716, inlinedAt: !4669)
!4671 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !4672)
!4672 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !4669)
!4673 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !4672)
!4674 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !4672)
!4675 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !4672)
!4676 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !4672)
!4677 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !4672)
!4678 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !4672)
!4679 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !4669)
!4680 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !4669)
!4681 = !DILocation(line: 366, column: 118, scope: !3716, inlinedAt: !4669)
!4682 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !4669)
!4683 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !4684)
!4684 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !4669)
!4685 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !4684)
!4686 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !4684)
!4687 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !4684)
!4688 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !4684)
!4689 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !4684)
!4690 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !4691)
!4691 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !4684)
!4692 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !4691)
!4693 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !4691)
!4694 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !4691)
!4695 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !4691)
!4696 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !4691)
!4697 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !4691)
!4698 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !4691)
!4699 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !4691)
!4700 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !4691)
!4701 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !4691)
!4702 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !4691)
!4703 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !4691)
!4704 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !4691)
!4705 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !4691)
!4706 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !4691)
!4707 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !4691)
!4708 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !4691)
!4709 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !4691)
!4710 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !4691)
!4711 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !4691)
!4712 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !4691)
!4713 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !4691)
!4714 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !4691)
!4715 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !4691)
!4716 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !4691)
!4717 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !4691)
!4718 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !4691)
!4719 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !4691)
!4720 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !4691)
!4721 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !4691)
!4722 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !4691)
!4723 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !4691)
!4724 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !4691)
!4725 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !4691)
!4726 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !4691)
!4727 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !4691)
!4728 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !4691)
!4729 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !4691)
!4730 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !4691)
!4731 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !4691)
!4732 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !4691)
!4733 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !4691)
!4734 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !4691)
!4735 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !4691)
!4736 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !4691)
!4737 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !4691)
!4738 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !4691)
!4739 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !4691)
!4740 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !4691)
!4741 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !4691)
!4742 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !4691)
!4743 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !4684)
!4744 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !4684)
!4745 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !4684)
!4746 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !4684)
!4747 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !4684)
!4748 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !4684)
!4749 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !4684)
!4750 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !4684)
!4751 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !4684)
!4752 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !4684)
!4753 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !4684)
!4754 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !4684)
!4755 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !4684)
!4756 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !4669)
!4757 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !4758)
!4758 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !4669)
!4759 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !4758)
!4760 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !4758)
!4761 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !4758)
!4762 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !4758)
!4763 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !4758)
!4764 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !4758)
!4765 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !4758)
!4766 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !4758)
!4767 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !4669)
!4768 = !DILocation(line: 2251, column: 1, scope: !4660)
!4769 = distinct !DISubprogram(name: "i_itype_loads__opc_lh__xpr_general__simm12__x_0__", scope: !8, file: !8, line: 2253, type: !9, scopeLine: 2254, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!4770 = !DILocation(line: 2256, column: 61, scope: !4769)
!4771 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !4772)
!4772 = distinct !DILocation(line: 2257, column: 28, scope: !4769)
!4773 = !DILocation(line: 2258, column: 64, scope: !4769)
!4774 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !4775)
!4775 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !4776)
!4776 = distinct !DILocation(line: 2259, column: 18, scope: !4769)
!4777 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !4778)
!4778 = distinct !DILocation(line: 2261, column: 5, scope: !4769)
!4779 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !4780)
!4780 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !4778)
!4781 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !4780)
!4782 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !4778)
!4783 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !4778)
!4784 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !4778)
!4785 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !4786)
!4786 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !4778)
!4787 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !4786)
!4788 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !4786)
!4789 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !4786)
!4790 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !4786)
!4791 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !4786)
!4792 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !4793)
!4793 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !4786)
!4794 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !4793)
!4795 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !4793)
!4796 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !4793)
!4797 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !4793)
!4798 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !4793)
!4799 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !4793)
!4800 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !4793)
!4801 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !4793)
!4802 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !4793)
!4803 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !4793)
!4804 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !4793)
!4805 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !4793)
!4806 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !4793)
!4807 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !4793)
!4808 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !4793)
!4809 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !4793)
!4810 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !4793)
!4811 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !4793)
!4812 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !4793)
!4813 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !4793)
!4814 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !4793)
!4815 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !4793)
!4816 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !4793)
!4817 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !4793)
!4818 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !4793)
!4819 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !4793)
!4820 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !4793)
!4821 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !4793)
!4822 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !4793)
!4823 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !4793)
!4824 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !4793)
!4825 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !4793)
!4826 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !4793)
!4827 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !4793)
!4828 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !4793)
!4829 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !4793)
!4830 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !4793)
!4831 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !4793)
!4832 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !4793)
!4833 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !4793)
!4834 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !4793)
!4835 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !4793)
!4836 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !4793)
!4837 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !4793)
!4838 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !4793)
!4839 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !4793)
!4840 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !4793)
!4841 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !4793)
!4842 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !4793)
!4843 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !4793)
!4844 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !4793)
!4845 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !4786)
!4846 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !4786)
!4847 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !4786)
!4848 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !4786)
!4849 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !4786)
!4850 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !4786)
!4851 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !4786)
!4852 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !4786)
!4853 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !4786)
!4854 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !4786)
!4855 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !4786)
!4856 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !4786)
!4857 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !4786)
!4858 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !4778)
!4859 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !4860)
!4860 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !4778)
!4861 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !4860)
!4862 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !4860)
!4863 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !4860)
!4864 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !4860)
!4865 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !4860)
!4866 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !4860)
!4867 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !4860)
!4868 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !4860)
!4869 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !4778)
!4870 = !DILocation(line: 2262, column: 1, scope: !4769)
!4871 = distinct !DISubprogram(name: "i_itype_loads__opc_lh__xpr_general__simm12__xpr_general__", scope: !8, file: !8, line: 2264, type: !9, scopeLine: 2265, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!4872 = !DILocation(line: 2266, column: 11, scope: !4871)
!4873 = !DILocation(line: 2267, column: 61, scope: !4871)
!4874 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !4875)
!4875 = distinct !DILocation(line: 2268, column: 28, scope: !4871)
!4876 = !DILocation(line: 2269, column: 64, scope: !4871)
!4877 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !4878)
!4878 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !4879)
!4879 = distinct !DILocation(line: 2270, column: 18, scope: !4871)
!4880 = !DILocation(line: 2271, column: 62, scope: !4871)
!4881 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !4882)
!4882 = distinct !DILocation(line: 2272, column: 29, scope: !4871)
!4883 = !DILocation(line: 2273, column: 42, scope: !4871)
!4884 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !4885)
!4885 = distinct !DILocation(line: 2273, column: 5, scope: !4871)
!4886 = !DILocation(line: 366, column: 73, scope: !3716, inlinedAt: !4885)
!4887 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !4888)
!4888 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !4885)
!4889 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !4888)
!4890 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !4888)
!4891 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !4888)
!4892 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !4888)
!4893 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !4888)
!4894 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !4888)
!4895 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !4885)
!4896 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !4885)
!4897 = !DILocation(line: 366, column: 118, scope: !3716, inlinedAt: !4885)
!4898 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !4885)
!4899 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !4900)
!4900 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !4885)
!4901 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !4900)
!4902 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !4900)
!4903 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !4900)
!4904 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !4900)
!4905 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !4900)
!4906 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !4907)
!4907 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !4900)
!4908 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !4907)
!4909 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !4907)
!4910 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !4907)
!4911 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !4907)
!4912 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !4907)
!4913 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !4907)
!4914 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !4907)
!4915 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !4907)
!4916 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !4907)
!4917 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !4907)
!4918 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !4907)
!4919 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !4907)
!4920 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !4907)
!4921 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !4907)
!4922 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !4907)
!4923 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !4907)
!4924 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !4907)
!4925 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !4907)
!4926 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !4907)
!4927 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !4907)
!4928 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !4907)
!4929 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !4907)
!4930 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !4907)
!4931 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !4907)
!4932 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !4907)
!4933 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !4907)
!4934 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !4907)
!4935 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !4907)
!4936 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !4907)
!4937 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !4907)
!4938 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !4907)
!4939 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !4907)
!4940 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !4907)
!4941 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !4907)
!4942 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !4907)
!4943 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !4907)
!4944 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !4907)
!4945 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !4907)
!4946 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !4907)
!4947 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !4907)
!4948 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !4907)
!4949 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !4907)
!4950 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !4907)
!4951 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !4907)
!4952 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !4907)
!4953 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !4907)
!4954 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !4907)
!4955 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !4907)
!4956 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !4907)
!4957 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !4907)
!4958 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !4907)
!4959 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !4900)
!4960 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !4900)
!4961 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !4900)
!4962 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !4900)
!4963 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !4900)
!4964 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !4900)
!4965 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !4900)
!4966 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !4900)
!4967 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !4900)
!4968 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !4900)
!4969 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !4900)
!4970 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !4900)
!4971 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !4900)
!4972 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !4885)
!4973 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !4974)
!4974 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !4885)
!4975 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !4974)
!4976 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !4974)
!4977 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !4974)
!4978 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !4974)
!4979 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !4974)
!4980 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !4974)
!4981 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !4974)
!4982 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !4974)
!4983 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !4885)
!4984 = !DILocation(line: 2274, column: 1, scope: !4871)
!4985 = distinct !DISubprogram(name: "i_itype_loads__opc_lhu__x_0__simm12__x_0__", scope: !8, file: !8, line: 2276, type: !9, scopeLine: 2277, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!4986 = !DILocation(line: 2280, column: 64, scope: !4985)
!4987 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !4988)
!4988 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !4989)
!4989 = distinct !DILocation(line: 2281, column: 18, scope: !4985)
!4990 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !4991)
!4991 = distinct !DILocation(line: 2283, column: 5, scope: !4985)
!4992 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !4993)
!4993 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !4991)
!4994 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !4993)
!4995 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !4991)
!4996 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !4991)
!4997 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !4991)
!4998 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !4999)
!4999 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !4991)
!5000 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !4999)
!5001 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !4999)
!5002 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !4999)
!5003 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !4999)
!5004 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !4999)
!5005 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !5006)
!5006 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !4999)
!5007 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !5006)
!5008 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !5006)
!5009 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !5006)
!5010 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !5006)
!5011 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !5006)
!5012 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !5006)
!5013 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !5006)
!5014 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !5006)
!5015 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !5006)
!5016 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !5006)
!5017 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !5006)
!5018 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !5006)
!5019 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !5006)
!5020 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !5006)
!5021 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !5006)
!5022 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !5006)
!5023 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !5006)
!5024 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !5006)
!5025 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !5006)
!5026 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !5006)
!5027 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !5006)
!5028 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !5006)
!5029 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !5006)
!5030 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !5006)
!5031 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !5006)
!5032 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !5006)
!5033 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !5006)
!5034 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !5006)
!5035 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !5006)
!5036 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !5006)
!5037 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !5006)
!5038 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !5006)
!5039 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !5006)
!5040 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !5006)
!5041 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !5006)
!5042 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !5006)
!5043 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !5006)
!5044 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !5006)
!5045 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !5006)
!5046 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !5006)
!5047 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !5006)
!5048 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !5006)
!5049 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !5006)
!5050 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !5006)
!5051 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !5006)
!5052 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !5006)
!5053 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !5006)
!5054 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !5006)
!5055 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !5006)
!5056 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !5006)
!5057 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !5006)
!5058 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !4999)
!5059 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !4999)
!5060 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !4999)
!5061 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !4999)
!5062 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !4999)
!5063 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !4999)
!5064 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !4999)
!5065 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !4999)
!5066 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !4999)
!5067 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !4999)
!5068 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !4999)
!5069 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !4999)
!5070 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !4999)
!5071 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !4991)
!5072 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5073)
!5073 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !4991)
!5074 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5073)
!5075 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5073)
!5076 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5073)
!5077 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5073)
!5078 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5073)
!5079 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5073)
!5080 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5073)
!5081 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5073)
!5082 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !4991)
!5083 = !DILocation(line: 2284, column: 1, scope: !4985)
!5084 = distinct !DISubprogram(name: "i_itype_loads__opc_lhu__x_0__simm12__xpr_general__", scope: !8, file: !8, line: 2286, type: !9, scopeLine: 2287, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5085 = !DILocation(line: 2290, column: 64, scope: !5084)
!5086 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !5087)
!5087 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !5088)
!5088 = distinct !DILocation(line: 2291, column: 18, scope: !5084)
!5089 = !DILocation(line: 2292, column: 62, scope: !5084)
!5090 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !5091)
!5091 = distinct !DILocation(line: 2293, column: 29, scope: !5084)
!5092 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !5093)
!5093 = distinct !DILocation(line: 2294, column: 5, scope: !5084)
!5094 = !DILocation(line: 366, column: 73, scope: !3716, inlinedAt: !5093)
!5095 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !5096)
!5096 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !5093)
!5097 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !5096)
!5098 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !5096)
!5099 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !5096)
!5100 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !5096)
!5101 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !5096)
!5102 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !5096)
!5103 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !5093)
!5104 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !5093)
!5105 = !DILocation(line: 366, column: 118, scope: !3716, inlinedAt: !5093)
!5106 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !5093)
!5107 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !5108)
!5108 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !5093)
!5109 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !5108)
!5110 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !5108)
!5111 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !5108)
!5112 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !5108)
!5113 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !5108)
!5114 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !5115)
!5115 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !5108)
!5116 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !5115)
!5117 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !5115)
!5118 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !5115)
!5119 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !5115)
!5120 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !5115)
!5121 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !5115)
!5122 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !5115)
!5123 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !5115)
!5124 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !5115)
!5125 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !5115)
!5126 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !5115)
!5127 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !5115)
!5128 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !5115)
!5129 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !5115)
!5130 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !5115)
!5131 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !5115)
!5132 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !5115)
!5133 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !5115)
!5134 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !5115)
!5135 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !5115)
!5136 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !5115)
!5137 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !5115)
!5138 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !5115)
!5139 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !5115)
!5140 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !5115)
!5141 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !5115)
!5142 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !5115)
!5143 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !5115)
!5144 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !5115)
!5145 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !5115)
!5146 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !5115)
!5147 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !5115)
!5148 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !5115)
!5149 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !5115)
!5150 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !5115)
!5151 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !5115)
!5152 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !5115)
!5153 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !5115)
!5154 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !5115)
!5155 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !5115)
!5156 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !5115)
!5157 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !5115)
!5158 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !5115)
!5159 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !5115)
!5160 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !5115)
!5161 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !5115)
!5162 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !5115)
!5163 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !5115)
!5164 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !5115)
!5165 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !5115)
!5166 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !5115)
!5167 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !5108)
!5168 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !5108)
!5169 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !5108)
!5170 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !5108)
!5171 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !5108)
!5172 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !5108)
!5173 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !5108)
!5174 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !5108)
!5175 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !5108)
!5176 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !5108)
!5177 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !5108)
!5178 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !5108)
!5179 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !5108)
!5180 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !5093)
!5181 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5182)
!5182 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !5093)
!5183 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5182)
!5184 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5182)
!5185 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5182)
!5186 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5182)
!5187 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5182)
!5188 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5182)
!5189 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5182)
!5190 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5182)
!5191 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !5093)
!5192 = !DILocation(line: 2295, column: 1, scope: !5084)
!5193 = distinct !DISubprogram(name: "i_itype_loads__opc_lhu__xpr_general__simm12__x_0__", scope: !8, file: !8, line: 2297, type: !9, scopeLine: 2298, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5194 = !DILocation(line: 2300, column: 61, scope: !5193)
!5195 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !5196)
!5196 = distinct !DILocation(line: 2301, column: 28, scope: !5193)
!5197 = !DILocation(line: 2302, column: 64, scope: !5193)
!5198 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !5199)
!5199 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !5200)
!5200 = distinct !DILocation(line: 2303, column: 18, scope: !5193)
!5201 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !5202)
!5202 = distinct !DILocation(line: 2305, column: 5, scope: !5193)
!5203 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !5204)
!5204 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !5202)
!5205 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !5204)
!5206 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !5202)
!5207 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !5202)
!5208 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !5202)
!5209 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !5210)
!5210 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !5202)
!5211 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !5210)
!5212 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !5210)
!5213 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !5210)
!5214 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !5210)
!5215 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !5210)
!5216 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !5217)
!5217 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !5210)
!5218 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !5217)
!5219 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !5217)
!5220 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !5217)
!5221 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !5217)
!5222 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !5217)
!5223 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !5217)
!5224 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !5217)
!5225 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !5217)
!5226 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !5217)
!5227 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !5217)
!5228 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !5217)
!5229 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !5217)
!5230 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !5217)
!5231 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !5217)
!5232 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !5217)
!5233 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !5217)
!5234 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !5217)
!5235 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !5217)
!5236 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !5217)
!5237 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !5217)
!5238 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !5217)
!5239 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !5217)
!5240 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !5217)
!5241 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !5217)
!5242 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !5217)
!5243 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !5217)
!5244 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !5217)
!5245 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !5217)
!5246 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !5217)
!5247 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !5217)
!5248 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !5217)
!5249 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !5217)
!5250 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !5217)
!5251 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !5217)
!5252 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !5217)
!5253 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !5217)
!5254 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !5217)
!5255 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !5217)
!5256 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !5217)
!5257 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !5217)
!5258 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !5217)
!5259 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !5217)
!5260 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !5217)
!5261 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !5217)
!5262 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !5217)
!5263 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !5217)
!5264 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !5217)
!5265 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !5217)
!5266 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !5217)
!5267 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !5217)
!5268 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !5217)
!5269 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !5210)
!5270 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !5210)
!5271 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !5210)
!5272 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !5210)
!5273 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !5210)
!5274 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !5210)
!5275 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !5210)
!5276 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !5210)
!5277 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !5210)
!5278 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !5210)
!5279 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !5210)
!5280 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !5210)
!5281 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !5210)
!5282 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !5202)
!5283 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5284)
!5284 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !5202)
!5285 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5284)
!5286 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5284)
!5287 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5284)
!5288 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5284)
!5289 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5284)
!5290 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5284)
!5291 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5284)
!5292 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5284)
!5293 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !5202)
!5294 = !DILocation(line: 2306, column: 1, scope: !5193)
!5295 = distinct !DISubprogram(name: "i_itype_loads__opc_lhu__xpr_general__simm12__xpr_general__", scope: !8, file: !8, line: 2308, type: !9, scopeLine: 2309, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5296 = !DILocation(line: 2310, column: 11, scope: !5295)
!5297 = !DILocation(line: 2311, column: 61, scope: !5295)
!5298 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !5299)
!5299 = distinct !DILocation(line: 2312, column: 28, scope: !5295)
!5300 = !DILocation(line: 2313, column: 64, scope: !5295)
!5301 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !5302)
!5302 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !5303)
!5303 = distinct !DILocation(line: 2314, column: 18, scope: !5295)
!5304 = !DILocation(line: 2315, column: 62, scope: !5295)
!5305 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !5306)
!5306 = distinct !DILocation(line: 2316, column: 29, scope: !5295)
!5307 = !DILocation(line: 2317, column: 42, scope: !5295)
!5308 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !5309)
!5309 = distinct !DILocation(line: 2317, column: 5, scope: !5295)
!5310 = !DILocation(line: 366, column: 73, scope: !3716, inlinedAt: !5309)
!5311 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !5312)
!5312 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !5309)
!5313 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !5312)
!5314 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !5312)
!5315 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !5312)
!5316 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !5312)
!5317 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !5312)
!5318 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !5312)
!5319 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !5309)
!5320 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !5309)
!5321 = !DILocation(line: 366, column: 118, scope: !3716, inlinedAt: !5309)
!5322 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !5309)
!5323 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !5324)
!5324 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !5309)
!5325 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !5324)
!5326 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !5324)
!5327 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !5324)
!5328 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !5324)
!5329 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !5324)
!5330 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !5331)
!5331 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !5324)
!5332 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !5331)
!5333 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !5331)
!5334 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !5331)
!5335 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !5331)
!5336 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !5331)
!5337 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !5331)
!5338 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !5331)
!5339 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !5331)
!5340 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !5331)
!5341 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !5331)
!5342 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !5331)
!5343 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !5331)
!5344 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !5331)
!5345 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !5331)
!5346 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !5331)
!5347 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !5331)
!5348 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !5331)
!5349 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !5331)
!5350 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !5331)
!5351 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !5331)
!5352 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !5331)
!5353 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !5331)
!5354 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !5331)
!5355 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !5331)
!5356 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !5331)
!5357 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !5331)
!5358 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !5331)
!5359 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !5331)
!5360 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !5331)
!5361 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !5331)
!5362 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !5331)
!5363 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !5331)
!5364 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !5331)
!5365 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !5331)
!5366 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !5331)
!5367 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !5331)
!5368 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !5331)
!5369 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !5331)
!5370 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !5331)
!5371 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !5331)
!5372 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !5331)
!5373 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !5331)
!5374 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !5331)
!5375 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !5331)
!5376 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !5331)
!5377 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !5331)
!5378 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !5331)
!5379 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !5331)
!5380 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !5331)
!5381 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !5331)
!5382 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !5331)
!5383 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !5324)
!5384 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !5324)
!5385 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !5324)
!5386 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !5324)
!5387 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !5324)
!5388 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !5324)
!5389 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !5324)
!5390 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !5324)
!5391 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !5324)
!5392 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !5324)
!5393 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !5324)
!5394 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !5324)
!5395 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !5324)
!5396 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !5309)
!5397 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5398)
!5398 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !5309)
!5399 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5398)
!5400 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5398)
!5401 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5398)
!5402 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5398)
!5403 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5398)
!5404 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5398)
!5405 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5398)
!5406 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5398)
!5407 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !5309)
!5408 = !DILocation(line: 2318, column: 1, scope: !5295)
!5409 = distinct !DISubprogram(name: "i_itype_loads__opc_lw__x_0__simm12__x_0__", scope: !8, file: !8, line: 2320, type: !9, scopeLine: 2321, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5410 = !DILocation(line: 2324, column: 64, scope: !5409)
!5411 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !5412)
!5412 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !5413)
!5413 = distinct !DILocation(line: 2325, column: 18, scope: !5409)
!5414 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !5415)
!5415 = distinct !DILocation(line: 2327, column: 5, scope: !5409)
!5416 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !5417)
!5417 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !5415)
!5418 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !5417)
!5419 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !5415)
!5420 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !5415)
!5421 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !5415)
!5422 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !5423)
!5423 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !5415)
!5424 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !5423)
!5425 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !5423)
!5426 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !5423)
!5427 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !5423)
!5428 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !5423)
!5429 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !5430)
!5430 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !5423)
!5431 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !5430)
!5432 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !5430)
!5433 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !5430)
!5434 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !5430)
!5435 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !5430)
!5436 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !5430)
!5437 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !5430)
!5438 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !5430)
!5439 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !5430)
!5440 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !5430)
!5441 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !5430)
!5442 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !5430)
!5443 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !5430)
!5444 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !5430)
!5445 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !5430)
!5446 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !5430)
!5447 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !5430)
!5448 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !5430)
!5449 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !5430)
!5450 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !5430)
!5451 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !5430)
!5452 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !5430)
!5453 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !5430)
!5454 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !5430)
!5455 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !5430)
!5456 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !5430)
!5457 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !5430)
!5458 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !5430)
!5459 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !5430)
!5460 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !5430)
!5461 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !5430)
!5462 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !5430)
!5463 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !5430)
!5464 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !5430)
!5465 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !5430)
!5466 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !5430)
!5467 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !5430)
!5468 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !5430)
!5469 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !5430)
!5470 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !5430)
!5471 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !5430)
!5472 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !5430)
!5473 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !5430)
!5474 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !5430)
!5475 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !5430)
!5476 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !5430)
!5477 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !5430)
!5478 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !5430)
!5479 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !5430)
!5480 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !5430)
!5481 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !5430)
!5482 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !5423)
!5483 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !5423)
!5484 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !5423)
!5485 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !5423)
!5486 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !5423)
!5487 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !5423)
!5488 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !5423)
!5489 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !5423)
!5490 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !5423)
!5491 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !5423)
!5492 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !5423)
!5493 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !5423)
!5494 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !5423)
!5495 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !5415)
!5496 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5497)
!5497 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !5415)
!5498 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5497)
!5499 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5497)
!5500 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5497)
!5501 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5497)
!5502 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5497)
!5503 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5497)
!5504 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5497)
!5505 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5497)
!5506 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !5415)
!5507 = !DILocation(line: 2328, column: 1, scope: !5409)
!5508 = distinct !DISubprogram(name: "i_itype_loads__opc_lw__x_0__simm12__xpr_general__", scope: !8, file: !8, line: 2330, type: !9, scopeLine: 2331, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5509 = !DILocation(line: 2334, column: 64, scope: !5508)
!5510 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !5511)
!5511 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !5512)
!5512 = distinct !DILocation(line: 2335, column: 18, scope: !5508)
!5513 = !DILocation(line: 2336, column: 62, scope: !5508)
!5514 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !5515)
!5515 = distinct !DILocation(line: 2337, column: 29, scope: !5508)
!5516 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !5517)
!5517 = distinct !DILocation(line: 2338, column: 5, scope: !5508)
!5518 = !DILocation(line: 366, column: 73, scope: !3716, inlinedAt: !5517)
!5519 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !5520)
!5520 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !5517)
!5521 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !5520)
!5522 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !5520)
!5523 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !5520)
!5524 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !5520)
!5525 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !5520)
!5526 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !5520)
!5527 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !5517)
!5528 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !5517)
!5529 = !DILocation(line: 366, column: 118, scope: !3716, inlinedAt: !5517)
!5530 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !5517)
!5531 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !5532)
!5532 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !5517)
!5533 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !5532)
!5534 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !5532)
!5535 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !5532)
!5536 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !5532)
!5537 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !5532)
!5538 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !5539)
!5539 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !5532)
!5540 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !5539)
!5541 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !5539)
!5542 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !5539)
!5543 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !5539)
!5544 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !5539)
!5545 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !5539)
!5546 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !5539)
!5547 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !5539)
!5548 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !5539)
!5549 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !5539)
!5550 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !5539)
!5551 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !5539)
!5552 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !5539)
!5553 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !5539)
!5554 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !5539)
!5555 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !5539)
!5556 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !5539)
!5557 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !5539)
!5558 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !5539)
!5559 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !5539)
!5560 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !5539)
!5561 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !5539)
!5562 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !5539)
!5563 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !5539)
!5564 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !5539)
!5565 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !5539)
!5566 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !5539)
!5567 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !5539)
!5568 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !5539)
!5569 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !5539)
!5570 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !5539)
!5571 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !5539)
!5572 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !5539)
!5573 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !5539)
!5574 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !5539)
!5575 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !5539)
!5576 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !5539)
!5577 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !5539)
!5578 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !5539)
!5579 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !5539)
!5580 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !5539)
!5581 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !5539)
!5582 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !5539)
!5583 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !5539)
!5584 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !5539)
!5585 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !5539)
!5586 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !5539)
!5587 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !5539)
!5588 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !5539)
!5589 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !5539)
!5590 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !5539)
!5591 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !5532)
!5592 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !5532)
!5593 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !5532)
!5594 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !5532)
!5595 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !5532)
!5596 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !5532)
!5597 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !5532)
!5598 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !5532)
!5599 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !5532)
!5600 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !5532)
!5601 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !5532)
!5602 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !5532)
!5603 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !5532)
!5604 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !5517)
!5605 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5606)
!5606 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !5517)
!5607 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5606)
!5608 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5606)
!5609 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5606)
!5610 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5606)
!5611 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5606)
!5612 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5606)
!5613 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5606)
!5614 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5606)
!5615 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !5517)
!5616 = !DILocation(line: 2339, column: 1, scope: !5508)
!5617 = distinct !DISubprogram(name: "i_itype_loads__opc_lw__xpr_general__simm12__x_0__", scope: !8, file: !8, line: 2341, type: !9, scopeLine: 2342, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5618 = !DILocation(line: 2344, column: 61, scope: !5617)
!5619 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !5620)
!5620 = distinct !DILocation(line: 2345, column: 28, scope: !5617)
!5621 = !DILocation(line: 2346, column: 64, scope: !5617)
!5622 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !5623)
!5623 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !5624)
!5624 = distinct !DILocation(line: 2347, column: 18, scope: !5617)
!5625 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !5626)
!5626 = distinct !DILocation(line: 2349, column: 5, scope: !5617)
!5627 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !5628)
!5628 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !5626)
!5629 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !5628)
!5630 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !5626)
!5631 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !5626)
!5632 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !5626)
!5633 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !5634)
!5634 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !5626)
!5635 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !5634)
!5636 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !5634)
!5637 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !5634)
!5638 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !5634)
!5639 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !5634)
!5640 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !5641)
!5641 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !5634)
!5642 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !5641)
!5643 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !5641)
!5644 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !5641)
!5645 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !5641)
!5646 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !5641)
!5647 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !5641)
!5648 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !5641)
!5649 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !5641)
!5650 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !5641)
!5651 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !5641)
!5652 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !5641)
!5653 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !5641)
!5654 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !5641)
!5655 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !5641)
!5656 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !5641)
!5657 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !5641)
!5658 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !5641)
!5659 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !5641)
!5660 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !5641)
!5661 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !5641)
!5662 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !5641)
!5663 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !5641)
!5664 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !5641)
!5665 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !5641)
!5666 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !5641)
!5667 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !5641)
!5668 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !5641)
!5669 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !5641)
!5670 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !5641)
!5671 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !5641)
!5672 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !5641)
!5673 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !5641)
!5674 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !5641)
!5675 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !5641)
!5676 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !5641)
!5677 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !5641)
!5678 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !5641)
!5679 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !5641)
!5680 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !5641)
!5681 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !5641)
!5682 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !5641)
!5683 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !5641)
!5684 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !5641)
!5685 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !5641)
!5686 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !5641)
!5687 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !5641)
!5688 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !5641)
!5689 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !5641)
!5690 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !5641)
!5691 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !5641)
!5692 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !5641)
!5693 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !5634)
!5694 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !5634)
!5695 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !5634)
!5696 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !5634)
!5697 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !5634)
!5698 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !5634)
!5699 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !5634)
!5700 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !5634)
!5701 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !5634)
!5702 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !5634)
!5703 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !5634)
!5704 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !5634)
!5705 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !5634)
!5706 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !5626)
!5707 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5708)
!5708 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !5626)
!5709 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5708)
!5710 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5708)
!5711 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5708)
!5712 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5708)
!5713 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5708)
!5714 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5708)
!5715 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5708)
!5716 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5708)
!5717 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !5626)
!5718 = !DILocation(line: 2350, column: 1, scope: !5617)
!5719 = distinct !DISubprogram(name: "i_itype_loads__opc_lw__xpr_general__simm12__xpr_general__", scope: !8, file: !8, line: 2352, type: !9, scopeLine: 2353, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5720 = !DILocation(line: 2354, column: 11, scope: !5719)
!5721 = !DILocation(line: 2355, column: 61, scope: !5719)
!5722 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !5723)
!5723 = distinct !DILocation(line: 2356, column: 28, scope: !5719)
!5724 = !DILocation(line: 2357, column: 64, scope: !5719)
!5725 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !5726)
!5726 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !5727)
!5727 = distinct !DILocation(line: 2358, column: 18, scope: !5719)
!5728 = !DILocation(line: 2359, column: 62, scope: !5719)
!5729 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !5730)
!5730 = distinct !DILocation(line: 2360, column: 29, scope: !5719)
!5731 = !DILocation(line: 2361, column: 42, scope: !5719)
!5732 = !DILocation(line: 364, column: 9, scope: !3716, inlinedAt: !5733)
!5733 = distinct !DILocation(line: 2361, column: 5, scope: !5719)
!5734 = !DILocation(line: 366, column: 73, scope: !3716, inlinedAt: !5733)
!5735 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !5736)
!5736 = distinct !DILocation(line: 366, column: 57, scope: !3716, inlinedAt: !5733)
!5737 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !5736)
!5738 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !5736)
!5739 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !5736)
!5740 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !5736)
!5741 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !5736)
!5742 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !5736)
!5743 = !DILocation(line: 366, column: 128, scope: !3716, inlinedAt: !5733)
!5744 = !DILocation(line: 366, column: 120, scope: !3716, inlinedAt: !5733)
!5745 = !DILocation(line: 366, column: 118, scope: !3716, inlinedAt: !5733)
!5746 = !DILocation(line: 367, column: 63, scope: !3716, inlinedAt: !5733)
!5747 = !DILocation(line: 59, column: 1, scope: !3725, inlinedAt: !5748)
!5748 = distinct !DILocation(line: 367, column: 55, scope: !3716, inlinedAt: !5733)
!5749 = !DILocation(line: 62, column: 9, scope: !3725, inlinedAt: !5748)
!5750 = !DILocation(line: 66, column: 9, scope: !3725, inlinedAt: !5748)
!5751 = !DILocation(line: 70, column: 9, scope: !3725, inlinedAt: !5748)
!5752 = !DILocation(line: 74, column: 9, scope: !3725, inlinedAt: !5748)
!5753 = !DILocation(line: 82, column: 46, scope: !3725, inlinedAt: !5748)
!5754 = !DILocation(line: 273, column: 5, scope: !3733, inlinedAt: !5755)
!5755 = distinct !DILocation(line: 82, column: 24, scope: !3725, inlinedAt: !5748)
!5756 = !DILocation(line: 277, column: 32, scope: !3733, inlinedAt: !5755)
!5757 = !DILocation(line: 277, column: 20, scope: !3733, inlinedAt: !5755)
!5758 = !DILocation(line: 277, column: 13, scope: !3733, inlinedAt: !5755)
!5759 = !DILocation(line: 281, column: 32, scope: !3733, inlinedAt: !5755)
!5760 = !DILocation(line: 281, column: 20, scope: !3733, inlinedAt: !5755)
!5761 = !DILocation(line: 281, column: 13, scope: !3733, inlinedAt: !5755)
!5762 = !DILocation(line: 285, column: 32, scope: !3733, inlinedAt: !5755)
!5763 = !DILocation(line: 285, column: 20, scope: !3733, inlinedAt: !5755)
!5764 = !DILocation(line: 285, column: 13, scope: !3733, inlinedAt: !5755)
!5765 = !DILocation(line: 289, column: 32, scope: !3733, inlinedAt: !5755)
!5766 = !DILocation(line: 289, column: 20, scope: !3733, inlinedAt: !5755)
!5767 = !DILocation(line: 289, column: 13, scope: !3733, inlinedAt: !5755)
!5768 = !DILocation(line: 293, column: 32, scope: !3733, inlinedAt: !5755)
!5769 = !DILocation(line: 293, column: 20, scope: !3733, inlinedAt: !5755)
!5770 = !DILocation(line: 293, column: 13, scope: !3733, inlinedAt: !5755)
!5771 = !DILocation(line: 297, column: 32, scope: !3733, inlinedAt: !5755)
!5772 = !DILocation(line: 297, column: 20, scope: !3733, inlinedAt: !5755)
!5773 = !DILocation(line: 297, column: 13, scope: !3733, inlinedAt: !5755)
!5774 = !DILocation(line: 301, column: 32, scope: !3733, inlinedAt: !5755)
!5775 = !DILocation(line: 301, column: 20, scope: !3733, inlinedAt: !5755)
!5776 = !DILocation(line: 301, column: 13, scope: !3733, inlinedAt: !5755)
!5777 = !DILocation(line: 305, column: 32, scope: !3733, inlinedAt: !5755)
!5778 = !DILocation(line: 305, column: 20, scope: !3733, inlinedAt: !5755)
!5779 = !DILocation(line: 305, column: 13, scope: !3733, inlinedAt: !5755)
!5780 = !DILocation(line: 309, column: 32, scope: !3733, inlinedAt: !5755)
!5781 = !DILocation(line: 309, column: 20, scope: !3733, inlinedAt: !5755)
!5782 = !DILocation(line: 309, column: 13, scope: !3733, inlinedAt: !5755)
!5783 = !DILocation(line: 313, column: 33, scope: !3733, inlinedAt: !5755)
!5784 = !DILocation(line: 313, column: 20, scope: !3733, inlinedAt: !5755)
!5785 = !DILocation(line: 313, column: 13, scope: !3733, inlinedAt: !5755)
!5786 = !DILocation(line: 317, column: 33, scope: !3733, inlinedAt: !5755)
!5787 = !DILocation(line: 317, column: 20, scope: !3733, inlinedAt: !5755)
!5788 = !DILocation(line: 317, column: 13, scope: !3733, inlinedAt: !5755)
!5789 = !DILocation(line: 321, column: 33, scope: !3733, inlinedAt: !5755)
!5790 = !DILocation(line: 321, column: 20, scope: !3733, inlinedAt: !5755)
!5791 = !DILocation(line: 321, column: 13, scope: !3733, inlinedAt: !5755)
!5792 = !DILocation(line: 325, column: 33, scope: !3733, inlinedAt: !5755)
!5793 = !DILocation(line: 325, column: 20, scope: !3733, inlinedAt: !5755)
!5794 = !DILocation(line: 325, column: 13, scope: !3733, inlinedAt: !5755)
!5795 = !DILocation(line: 329, column: 33, scope: !3733, inlinedAt: !5755)
!5796 = !DILocation(line: 329, column: 20, scope: !3733, inlinedAt: !5755)
!5797 = !DILocation(line: 329, column: 13, scope: !3733, inlinedAt: !5755)
!5798 = !DILocation(line: 333, column: 33, scope: !3733, inlinedAt: !5755)
!5799 = !DILocation(line: 333, column: 20, scope: !3733, inlinedAt: !5755)
!5800 = !DILocation(line: 333, column: 13, scope: !3733, inlinedAt: !5755)
!5801 = !DILocation(line: 337, column: 33, scope: !3733, inlinedAt: !5755)
!5802 = !DILocation(line: 337, column: 20, scope: !3733, inlinedAt: !5755)
!5803 = !DILocation(line: 337, column: 13, scope: !3733, inlinedAt: !5755)
!5804 = !DILocation(line: 341, column: 13, scope: !3733, inlinedAt: !5755)
!5805 = !DILocation(line: 342, column: 13, scope: !3733, inlinedAt: !5755)
!5806 = !DILocation(line: 345, column: 1, scope: !3733, inlinedAt: !5755)
!5807 = !DILocation(line: 82, column: 22, scope: !3725, inlinedAt: !5748)
!5808 = !DILocation(line: 84, column: 9, scope: !3725, inlinedAt: !5748)
!5809 = !DILocation(line: 84, column: 1, scope: !3725, inlinedAt: !5748)
!5810 = !DILocation(line: 89, column: 31, scope: !3725, inlinedAt: !5748)
!5811 = !DILocation(line: 89, column: 16, scope: !3725, inlinedAt: !5748)
!5812 = !DILocation(line: 89, column: 9, scope: !3725, inlinedAt: !5748)
!5813 = !DILocation(line: 92, column: 32, scope: !3725, inlinedAt: !5748)
!5814 = !DILocation(line: 92, column: 16, scope: !3725, inlinedAt: !5748)
!5815 = !DILocation(line: 92, column: 9, scope: !3725, inlinedAt: !5748)
!5816 = !DILocation(line: 96, column: 16, scope: !3725, inlinedAt: !5748)
!5817 = !DILocation(line: 96, column: 9, scope: !3725, inlinedAt: !5748)
!5818 = !DILocation(line: 100, column: 9, scope: !3725, inlinedAt: !5748)
!5819 = !DILocation(line: 106, column: 1, scope: !3725, inlinedAt: !5748)
!5820 = !DILocation(line: 368, column: 71, scope: !3716, inlinedAt: !5733)
!5821 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5822)
!5822 = distinct !DILocation(line: 368, column: 5, scope: !3716, inlinedAt: !5733)
!5823 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5822)
!5824 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5822)
!5825 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5822)
!5826 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5822)
!5827 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5822)
!5828 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5822)
!5829 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5822)
!5830 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5822)
!5831 = !DILocation(line: 370, column: 1, scope: !3716, inlinedAt: !5733)
!5832 = !DILocation(line: 2362, column: 1, scope: !5719)
!5833 = distinct !DISubprogram(name: "i_jal_abs_calias__opc_jal__x_0__relative_addr20__", scope: !8, file: !8, line: 2364, type: !9, scopeLine: 2365, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5834 = !DILocation(line: 2368, column: 86, scope: !5833)
!5835 = !DILocation(line: 1012, column: 21, scope: !1894, inlinedAt: !5836)
!5836 = distinct !DILocation(line: 3752, column: 94, scope: !1896, inlinedAt: !5837)
!5837 = distinct !DILocation(line: 2369, column: 18, scope: !5833)
!5838 = !DILocation(line: 1012, column: 160, scope: !1894, inlinedAt: !5836)
!5839 = !DILocation(line: 1012, column: 13, scope: !1894, inlinedAt: !5836)
!5840 = !DILocation(line: 415, column: 95, scope: !1901, inlinedAt: !5841)
!5841 = distinct !DILocation(line: 3753, column: 12, scope: !1896, inlinedAt: !5837)
!5842 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !5843)
!5843 = distinct !DILocation(line: 974, column: 26, scope: !5844, inlinedAt: !5845)
!5844 = distinct !DISubprogram(name: "MI16i_jal_abs_caliasIH1_13default_start", scope: !8, file: !8, line: 964, type: !9, scopeLine: 965, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5845 = distinct !DILocation(line: 2370, column: 5, scope: !5833)
!5846 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5847)
!5847 = distinct !DILocation(line: 974, column: 9, scope: !5844, inlinedAt: !5845)
!5848 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5847)
!5849 = !DILocation(line: 975, column: 29, scope: !5844, inlinedAt: !5845)
!5850 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !5851)
!5851 = distinct !DILocation(line: 975, column: 9, scope: !5844, inlinedAt: !5845)
!5852 = !DILocation(line: 978, column: 1, scope: !5844, inlinedAt: !5845)
!5853 = !DILocation(line: 2371, column: 1, scope: !5833)
!5854 = distinct !DISubprogram(name: "i_jal_abs_calias__opc_jal__xpr_general__relative_addr20__", scope: !8, file: !8, line: 2373, type: !9, scopeLine: 2374, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5855 = !DILocation(line: 2376, column: 61, scope: !5854)
!5856 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !5857)
!5857 = distinct !DILocation(line: 2377, column: 28, scope: !5854)
!5858 = !DILocation(line: 2378, column: 86, scope: !5854)
!5859 = !DILocation(line: 1012, column: 21, scope: !1894, inlinedAt: !5860)
!5860 = distinct !DILocation(line: 3752, column: 94, scope: !1896, inlinedAt: !5861)
!5861 = distinct !DILocation(line: 2379, column: 18, scope: !5854)
!5862 = !DILocation(line: 1012, column: 160, scope: !1894, inlinedAt: !5860)
!5863 = !DILocation(line: 1012, column: 13, scope: !1894, inlinedAt: !5860)
!5864 = !DILocation(line: 415, column: 95, scope: !1901, inlinedAt: !5865)
!5865 = distinct !DILocation(line: 3753, column: 12, scope: !1896, inlinedAt: !5861)
!5866 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !5867)
!5867 = distinct !DILocation(line: 974, column: 26, scope: !5844, inlinedAt: !5868)
!5868 = distinct !DILocation(line: 2380, column: 5, scope: !5854)
!5869 = !DILocation(line: 974, column: 40, scope: !5844, inlinedAt: !5868)
!5870 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5871)
!5871 = distinct !DILocation(line: 974, column: 9, scope: !5844, inlinedAt: !5868)
!5872 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5871)
!5873 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5871)
!5874 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5871)
!5875 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5871)
!5876 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5871)
!5877 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5871)
!5878 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5871)
!5879 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5871)
!5880 = !DILocation(line: 975, column: 29, scope: !5844, inlinedAt: !5868)
!5881 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !5882)
!5882 = distinct !DILocation(line: 975, column: 9, scope: !5844, inlinedAt: !5868)
!5883 = !DILocation(line: 978, column: 1, scope: !5844, inlinedAt: !5868)
!5884 = !DILocation(line: 2381, column: 1, scope: !5854)
!5885 = distinct !DISubprogram(name: "i_jtype_jlink__opc_jal__x_0__relative_addr20__", scope: !8, file: !8, line: 2383, type: !9, scopeLine: 2384, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5886 = !DILocation(line: 2385, column: 11, scope: !5885)
!5887 = !DILocation(line: 2386, column: 23, scope: !5885)
!5888 = !DILocation(line: 2387, column: 86, scope: !5885)
!5889 = !DILocation(line: 1012, column: 21, scope: !1894, inlinedAt: !5890)
!5890 = distinct !DILocation(line: 3752, column: 94, scope: !1896, inlinedAt: !5891)
!5891 = distinct !DILocation(line: 2388, column: 18, scope: !5885)
!5892 = !DILocation(line: 1012, column: 160, scope: !1894, inlinedAt: !5890)
!5893 = !DILocation(line: 1012, column: 13, scope: !1894, inlinedAt: !5890)
!5894 = !DILocation(line: 415, column: 95, scope: !1901, inlinedAt: !5895)
!5895 = distinct !DILocation(line: 3753, column: 12, scope: !1896, inlinedAt: !5891)
!5896 = !DILocation(line: 2389, column: 42, scope: !5885)
!5897 = !DILocation(line: 2389, column: 47, scope: !5885)
!5898 = !DILocation(line: 477, column: 73, scope: !5899, inlinedAt: !5900)
!5899 = distinct !DISubprogram(name: "MI13i_jtype_jlinkIH1_13default_start", scope: !8, file: !8, line: 372, type: !9, scopeLine: 373, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5900 = distinct !DILocation(line: 2389, column: 5, scope: !5885)
!5901 = !DILocation(line: 477, column: 9, scope: !5899, inlinedAt: !5900)
!5902 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !5903)
!5903 = distinct !DILocation(line: 478, column: 64, scope: !5899, inlinedAt: !5900)
!5904 = !DILocation(line: 478, column: 62, scope: !5899, inlinedAt: !5900)
!5905 = !DILocation(line: 479, column: 80, scope: !5899, inlinedAt: !5900)
!5906 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5907)
!5907 = distinct !DILocation(line: 479, column: 9, scope: !5899, inlinedAt: !5900)
!5908 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5907)
!5909 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5907)
!5910 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5907)
!5911 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5907)
!5912 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5907)
!5913 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5907)
!5914 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5907)
!5915 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5907)
!5916 = !DILocation(line: 483, column: 70, scope: !5899, inlinedAt: !5900)
!5917 = !DILocation(line: 483, column: 125, scope: !5899, inlinedAt: !5900)
!5918 = !DILocation(line: 483, column: 123, scope: !5899, inlinedAt: !5900)
!5919 = !DILocation(line: 483, column: 190, scope: !5899, inlinedAt: !5900)
!5920 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !5921)
!5921 = distinct !DILocation(line: 485, column: 9, scope: !5899, inlinedAt: !5900)
!5922 = !DILocation(line: 486, column: 5, scope: !5899, inlinedAt: !5900)
!5923 = !DILocation(line: 490, column: 1, scope: !5899, inlinedAt: !5900)
!5924 = !DILocation(line: 2390, column: 1, scope: !5885)
!5925 = distinct !DISubprogram(name: "i_jtype_jlink__opc_jal__xpr_general__relative_addr20__", scope: !8, file: !8, line: 2392, type: !9, scopeLine: 2393, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5926 = !DILocation(line: 2394, column: 11, scope: !5925)
!5927 = !DILocation(line: 2395, column: 61, scope: !5925)
!5928 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !5929)
!5929 = distinct !DILocation(line: 2396, column: 28, scope: !5925)
!5930 = !DILocation(line: 2396, column: 23, scope: !5925)
!5931 = !DILocation(line: 2397, column: 86, scope: !5925)
!5932 = !DILocation(line: 1012, column: 21, scope: !1894, inlinedAt: !5933)
!5933 = distinct !DILocation(line: 3752, column: 94, scope: !1896, inlinedAt: !5934)
!5934 = distinct !DILocation(line: 2398, column: 18, scope: !5925)
!5935 = !DILocation(line: 1012, column: 160, scope: !1894, inlinedAt: !5933)
!5936 = !DILocation(line: 1012, column: 13, scope: !1894, inlinedAt: !5933)
!5937 = !DILocation(line: 415, column: 95, scope: !1901, inlinedAt: !5938)
!5938 = distinct !DILocation(line: 3753, column: 12, scope: !1896, inlinedAt: !5934)
!5939 = !DILocation(line: 2399, column: 42, scope: !5925)
!5940 = !DILocation(line: 2399, column: 47, scope: !5925)
!5941 = !DILocation(line: 477, column: 73, scope: !5899, inlinedAt: !5942)
!5942 = distinct !DILocation(line: 2399, column: 5, scope: !5925)
!5943 = !DILocation(line: 477, column: 9, scope: !5899, inlinedAt: !5942)
!5944 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !5945)
!5945 = distinct !DILocation(line: 478, column: 64, scope: !5899, inlinedAt: !5942)
!5946 = !DILocation(line: 478, column: 62, scope: !5899, inlinedAt: !5942)
!5947 = !DILocation(line: 479, column: 80, scope: !5899, inlinedAt: !5942)
!5948 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !5949)
!5949 = distinct !DILocation(line: 479, column: 9, scope: !5899, inlinedAt: !5942)
!5950 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !5949)
!5951 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !5949)
!5952 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !5949)
!5953 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !5949)
!5954 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !5949)
!5955 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !5949)
!5956 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !5949)
!5957 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !5949)
!5958 = !DILocation(line: 483, column: 70, scope: !5899, inlinedAt: !5942)
!5959 = !DILocation(line: 483, column: 125, scope: !5899, inlinedAt: !5942)
!5960 = !DILocation(line: 483, column: 123, scope: !5899, inlinedAt: !5942)
!5961 = !DILocation(line: 483, column: 190, scope: !5899, inlinedAt: !5942)
!5962 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !5963)
!5963 = distinct !DILocation(line: 485, column: 9, scope: !5899, inlinedAt: !5942)
!5964 = !DILocation(line: 486, column: 5, scope: !5899, inlinedAt: !5942)
!5965 = !DILocation(line: 490, column: 1, scope: !5899, inlinedAt: !5942)
!5966 = !DILocation(line: 2400, column: 1, scope: !5925)
!5967 = distinct !DISubprogram(name: "i_nop_alias__", scope: !8, file: !8, line: 2402, type: !9, scopeLine: 2403, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5968 = !DILocation(line: 2405, column: 1, scope: !5967)
!5969 = distinct !DISubprogram(name: "i_ret_alias__", scope: !8, file: !8, line: 2407, type: !9, scopeLine: 2408, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5970 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !5971)
!5971 = distinct !DILocation(line: 904, column: 60, scope: !5972, inlinedAt: !5973)
!5972 = distinct !DISubprogram(name: "MI11i_ret_aliasIH1_13default_start", scope: !8, file: !8, line: 624, type: !9, scopeLine: 625, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5973 = distinct !DILocation(line: 2409, column: 5, scope: !5969)
!5974 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !5971)
!5975 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !5971)
!5976 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !5971)
!5977 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !5971)
!5978 = !DILocation(line: 151, column: 6, scope: !88, inlinedAt: !5979)
!5979 = distinct !DILocation(line: 906, column: 5, scope: !5972, inlinedAt: !5973)
!5980 = !DILocation(line: 2410, column: 1, scope: !5969)
!5981 = distinct !DISubprogram(name: "i_rtype_alu__opc_add__x_0__x_0__x_0__", scope: !8, file: !8, line: 2412, type: !9, scopeLine: 2413, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5982 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !5983)
!5983 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !5985)
!5984 = distinct !DISubprogram(name: "MI11i_rtype_aluIH1_13default_start", scope: !8, file: !8, line: 910, type: !9, scopeLine: 911, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!5985 = distinct !DILocation(line: 2418, column: 5, scope: !5981)
!5986 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !5983)
!5987 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !5985)
!5988 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !5985)
!5989 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !5990)
!5990 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !5985)
!5991 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !5990)
!5992 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !5990)
!5993 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !5990)
!5994 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !5990)
!5995 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !5990)
!5996 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !5990)
!5997 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !5985)
!5998 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !5985)
!5999 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !5985)
!6000 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !5985)
!6001 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !5985)
!6002 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !5985)
!6003 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !5985)
!6004 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !5985)
!6005 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !5985)
!6006 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !5985)
!6007 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !5985)
!6008 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !5985)
!6009 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !5985)
!6010 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !5985)
!6011 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !5985)
!6012 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !5985)
!6013 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !5985)
!6014 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !5985)
!6015 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !5985)
!6016 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !5985)
!6017 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !5985)
!6018 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !5985)
!6019 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !5985)
!6020 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !5985)
!6021 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !5985)
!6022 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !5985)
!6023 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !5985)
!6024 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !5985)
!6025 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !5985)
!6026 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !5985)
!6027 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !5985)
!6028 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !5985)
!6029 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !5985)
!6030 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !5985)
!6031 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !5985)
!6032 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !5985)
!6033 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !5985)
!6034 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !5985)
!6035 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !5985)
!6036 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !5985)
!6037 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !5985)
!6038 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !5985)
!6039 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !5985)
!6040 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !5985)
!6041 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !5985)
!6042 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !5985)
!6043 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !5985)
!6044 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !5985)
!6045 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6046)
!6046 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !5985)
!6047 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6046)
!6048 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6046)
!6049 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6046)
!6050 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6046)
!6051 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6046)
!6052 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6046)
!6053 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6046)
!6054 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6046)
!6055 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !5985)
!6056 = !DILocation(line: 2419, column: 1, scope: !5981)
!6057 = distinct !DISubprogram(name: "i_rtype_alu__opc_add__x_0__x_0__xpr_general__", scope: !8, file: !8, line: 2421, type: !9, scopeLine: 2422, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6058 = !DILocation(line: 2426, column: 62, scope: !6057)
!6059 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6060)
!6060 = distinct !DILocation(line: 2427, column: 29, scope: !6057)
!6061 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6062)
!6062 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6063)
!6063 = distinct !DILocation(line: 2428, column: 5, scope: !6057)
!6064 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6062)
!6065 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6063)
!6066 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6063)
!6067 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6068)
!6068 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6063)
!6069 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6068)
!6070 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6068)
!6071 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6068)
!6072 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6068)
!6073 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6068)
!6074 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6068)
!6075 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6063)
!6076 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6063)
!6077 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6063)
!6078 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6063)
!6079 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6063)
!6080 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6063)
!6081 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6063)
!6082 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6063)
!6083 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6063)
!6084 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6063)
!6085 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6063)
!6086 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6063)
!6087 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6063)
!6088 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6063)
!6089 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6063)
!6090 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6063)
!6091 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6063)
!6092 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6063)
!6093 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6063)
!6094 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6063)
!6095 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6063)
!6096 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6063)
!6097 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6063)
!6098 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6063)
!6099 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6063)
!6100 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6063)
!6101 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6063)
!6102 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6063)
!6103 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6063)
!6104 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6063)
!6105 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6063)
!6106 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6063)
!6107 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6063)
!6108 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6063)
!6109 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6063)
!6110 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6063)
!6111 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6063)
!6112 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6063)
!6113 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6063)
!6114 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6063)
!6115 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6063)
!6116 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6063)
!6117 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6063)
!6118 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6063)
!6119 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6063)
!6120 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6063)
!6121 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6063)
!6122 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6063)
!6123 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6124)
!6124 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6063)
!6125 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6124)
!6126 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6124)
!6127 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6124)
!6128 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6124)
!6129 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6124)
!6130 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6124)
!6131 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6124)
!6132 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6124)
!6133 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6063)
!6134 = !DILocation(line: 2429, column: 1, scope: !6057)
!6135 = distinct !DISubprogram(name: "i_rtype_alu__opc_add__x_0__xpr_general__x_0__", scope: !8, file: !8, line: 2431, type: !9, scopeLine: 2432, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6136 = !DILocation(line: 2435, column: 62, scope: !6135)
!6137 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6138)
!6138 = distinct !DILocation(line: 2436, column: 29, scope: !6135)
!6139 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !6140)
!6140 = distinct !DILocation(line: 2438, column: 5, scope: !6135)
!6141 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6142)
!6142 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6140)
!6143 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6142)
!6144 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6142)
!6145 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6142)
!6146 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6142)
!6147 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6142)
!6148 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6142)
!6149 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6140)
!6150 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6140)
!6151 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6152)
!6152 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6140)
!6153 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6152)
!6154 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6152)
!6155 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6152)
!6156 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6152)
!6157 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6152)
!6158 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6152)
!6159 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6140)
!6160 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6140)
!6161 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6140)
!6162 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6140)
!6163 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6140)
!6164 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6140)
!6165 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6140)
!6166 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6140)
!6167 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6140)
!6168 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6140)
!6169 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6140)
!6170 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6140)
!6171 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6140)
!6172 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6140)
!6173 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6140)
!6174 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6140)
!6175 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6140)
!6176 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6140)
!6177 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6140)
!6178 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6140)
!6179 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6140)
!6180 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6140)
!6181 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6140)
!6182 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6140)
!6183 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6140)
!6184 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6140)
!6185 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6140)
!6186 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6140)
!6187 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6140)
!6188 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6140)
!6189 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6140)
!6190 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6140)
!6191 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6140)
!6192 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6140)
!6193 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6140)
!6194 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6140)
!6195 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6140)
!6196 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6140)
!6197 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6140)
!6198 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6140)
!6199 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6140)
!6200 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6140)
!6201 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6140)
!6202 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6140)
!6203 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6140)
!6204 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6140)
!6205 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6140)
!6206 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6140)
!6207 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6208)
!6208 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6140)
!6209 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6208)
!6210 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6208)
!6211 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6208)
!6212 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6208)
!6213 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6208)
!6214 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6208)
!6215 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6208)
!6216 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6208)
!6217 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6140)
!6218 = !DILocation(line: 2439, column: 1, scope: !6135)
!6219 = distinct !DISubprogram(name: "i_rtype_alu__opc_add__x_0__xpr_general__xpr_general__", scope: !8, file: !8, line: 2441, type: !9, scopeLine: 2442, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6220 = !DILocation(line: 2445, column: 62, scope: !6219)
!6221 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6222)
!6222 = distinct !DILocation(line: 2446, column: 29, scope: !6219)
!6223 = !DILocation(line: 2447, column: 62, scope: !6219)
!6224 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6225)
!6225 = distinct !DILocation(line: 2448, column: 29, scope: !6219)
!6226 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !6227)
!6227 = distinct !DILocation(line: 2449, column: 5, scope: !6219)
!6228 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6229)
!6229 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6227)
!6230 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6229)
!6231 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6229)
!6232 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6229)
!6233 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6229)
!6234 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6229)
!6235 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6229)
!6236 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6227)
!6237 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6227)
!6238 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6239)
!6239 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6227)
!6240 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6239)
!6241 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6239)
!6242 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6239)
!6243 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6239)
!6244 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6239)
!6245 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6239)
!6246 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6227)
!6247 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6227)
!6248 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6227)
!6249 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6227)
!6250 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6227)
!6251 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6227)
!6252 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6227)
!6253 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6227)
!6254 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6227)
!6255 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6227)
!6256 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6227)
!6257 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6227)
!6258 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6227)
!6259 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6227)
!6260 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6227)
!6261 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6227)
!6262 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6227)
!6263 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6227)
!6264 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6227)
!6265 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6227)
!6266 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6227)
!6267 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6227)
!6268 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6227)
!6269 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6227)
!6270 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6227)
!6271 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6227)
!6272 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6227)
!6273 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6227)
!6274 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6227)
!6275 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6227)
!6276 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6227)
!6277 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6227)
!6278 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6227)
!6279 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6227)
!6280 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6227)
!6281 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6227)
!6282 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6227)
!6283 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6227)
!6284 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6227)
!6285 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6227)
!6286 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6227)
!6287 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6227)
!6288 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6227)
!6289 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6227)
!6290 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6227)
!6291 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6227)
!6292 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6227)
!6293 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6227)
!6294 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6295)
!6295 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6227)
!6296 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6295)
!6297 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6295)
!6298 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6295)
!6299 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6295)
!6300 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6295)
!6301 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6295)
!6302 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6295)
!6303 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6295)
!6304 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6227)
!6305 = !DILocation(line: 2450, column: 1, scope: !6219)
!6306 = distinct !DISubprogram(name: "i_rtype_alu__opc_add__xpr_general__x_0__x_0__", scope: !8, file: !8, line: 2452, type: !9, scopeLine: 2453, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6307 = !DILocation(line: 2455, column: 61, scope: !6306)
!6308 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6309)
!6309 = distinct !DILocation(line: 2456, column: 28, scope: !6306)
!6310 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6311)
!6311 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6312)
!6312 = distinct !DILocation(line: 2459, column: 5, scope: !6306)
!6313 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6311)
!6314 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6312)
!6315 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6312)
!6316 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6317)
!6317 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6312)
!6318 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6317)
!6319 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6317)
!6320 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6317)
!6321 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6317)
!6322 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6317)
!6323 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6317)
!6324 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6312)
!6325 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6312)
!6326 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6312)
!6327 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6312)
!6328 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6312)
!6329 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6312)
!6330 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6312)
!6331 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6312)
!6332 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6312)
!6333 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6312)
!6334 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6312)
!6335 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6312)
!6336 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6312)
!6337 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6312)
!6338 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6312)
!6339 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6312)
!6340 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6312)
!6341 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6312)
!6342 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6312)
!6343 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6312)
!6344 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6312)
!6345 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6312)
!6346 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6312)
!6347 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6312)
!6348 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6312)
!6349 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6312)
!6350 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6312)
!6351 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6312)
!6352 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6312)
!6353 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6312)
!6354 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6312)
!6355 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6312)
!6356 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6312)
!6357 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6312)
!6358 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6312)
!6359 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6312)
!6360 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6312)
!6361 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6312)
!6362 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6312)
!6363 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6312)
!6364 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6312)
!6365 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6312)
!6366 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6312)
!6367 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6312)
!6368 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6312)
!6369 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6312)
!6370 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6312)
!6371 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6312)
!6372 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6373)
!6373 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6312)
!6374 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6373)
!6375 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6373)
!6376 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6373)
!6377 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6373)
!6378 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6373)
!6379 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6373)
!6380 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6373)
!6381 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6373)
!6382 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6312)
!6383 = !DILocation(line: 2460, column: 1, scope: !6306)
!6384 = distinct !DISubprogram(name: "i_rtype_alu__opc_add__xpr_general__x_0__xpr_general__", scope: !8, file: !8, line: 2462, type: !9, scopeLine: 2463, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6385 = !DILocation(line: 2465, column: 61, scope: !6384)
!6386 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6387)
!6387 = distinct !DILocation(line: 2466, column: 28, scope: !6384)
!6388 = !DILocation(line: 2468, column: 62, scope: !6384)
!6389 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6390)
!6390 = distinct !DILocation(line: 2469, column: 29, scope: !6384)
!6391 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6392)
!6392 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6393)
!6393 = distinct !DILocation(line: 2470, column: 5, scope: !6384)
!6394 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6392)
!6395 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6393)
!6396 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6393)
!6397 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6398)
!6398 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6393)
!6399 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6398)
!6400 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6398)
!6401 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6398)
!6402 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6398)
!6403 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6398)
!6404 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6398)
!6405 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6393)
!6406 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6393)
!6407 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6393)
!6408 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6393)
!6409 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6393)
!6410 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6393)
!6411 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6393)
!6412 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6393)
!6413 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6393)
!6414 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6393)
!6415 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6393)
!6416 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6393)
!6417 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6393)
!6418 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6393)
!6419 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6393)
!6420 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6393)
!6421 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6393)
!6422 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6393)
!6423 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6393)
!6424 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6393)
!6425 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6393)
!6426 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6393)
!6427 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6393)
!6428 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6393)
!6429 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6393)
!6430 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6393)
!6431 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6393)
!6432 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6393)
!6433 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6393)
!6434 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6393)
!6435 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6393)
!6436 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6393)
!6437 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6393)
!6438 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6393)
!6439 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6393)
!6440 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6393)
!6441 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6393)
!6442 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6393)
!6443 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6393)
!6444 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6393)
!6445 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6393)
!6446 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6393)
!6447 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6393)
!6448 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6393)
!6449 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6393)
!6450 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6393)
!6451 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6393)
!6452 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6393)
!6453 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6454)
!6454 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6393)
!6455 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6454)
!6456 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6454)
!6457 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6454)
!6458 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6454)
!6459 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6454)
!6460 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6454)
!6461 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6454)
!6462 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6454)
!6463 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6393)
!6464 = !DILocation(line: 2471, column: 1, scope: !6384)
!6465 = distinct !DISubprogram(name: "i_rtype_alu__opc_add__xpr_general__xpr_general__x_0__", scope: !8, file: !8, line: 2473, type: !9, scopeLine: 2474, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6466 = !DILocation(line: 2476, column: 61, scope: !6465)
!6467 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6468)
!6468 = distinct !DILocation(line: 2477, column: 28, scope: !6465)
!6469 = !DILocation(line: 2478, column: 62, scope: !6465)
!6470 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6471)
!6471 = distinct !DILocation(line: 2479, column: 29, scope: !6465)
!6472 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !6473)
!6473 = distinct !DILocation(line: 2481, column: 5, scope: !6465)
!6474 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6475)
!6475 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6473)
!6476 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6475)
!6477 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6475)
!6478 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6475)
!6479 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6475)
!6480 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6475)
!6481 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6475)
!6482 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6473)
!6483 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6473)
!6484 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6485)
!6485 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6473)
!6486 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6485)
!6487 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6485)
!6488 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6485)
!6489 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6485)
!6490 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6485)
!6491 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6485)
!6492 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6473)
!6493 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6473)
!6494 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6473)
!6495 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6473)
!6496 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6473)
!6497 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6473)
!6498 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6473)
!6499 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6473)
!6500 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6473)
!6501 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6473)
!6502 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6473)
!6503 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6473)
!6504 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6473)
!6505 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6473)
!6506 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6473)
!6507 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6473)
!6508 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6473)
!6509 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6473)
!6510 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6473)
!6511 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6473)
!6512 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6473)
!6513 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6473)
!6514 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6473)
!6515 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6473)
!6516 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6473)
!6517 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6473)
!6518 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6473)
!6519 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6473)
!6520 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6473)
!6521 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6473)
!6522 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6473)
!6523 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6473)
!6524 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6473)
!6525 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6473)
!6526 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6473)
!6527 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6473)
!6528 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6473)
!6529 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6473)
!6530 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6473)
!6531 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6473)
!6532 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6473)
!6533 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6473)
!6534 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6473)
!6535 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6473)
!6536 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6473)
!6537 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6473)
!6538 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6473)
!6539 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6473)
!6540 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6541)
!6541 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6473)
!6542 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6541)
!6543 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6541)
!6544 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6541)
!6545 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6541)
!6546 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6541)
!6547 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6541)
!6548 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6541)
!6549 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6541)
!6550 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6473)
!6551 = !DILocation(line: 2482, column: 1, scope: !6465)
!6552 = distinct !DISubprogram(name: "i_rtype_alu__opc_add__xpr_general__xpr_general__xpr_general__", scope: !8, file: !8, line: 2484, type: !9, scopeLine: 2485, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6553 = !DILocation(line: 2486, column: 11, scope: !6552)
!6554 = !DILocation(line: 2487, column: 61, scope: !6552)
!6555 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6556)
!6556 = distinct !DILocation(line: 2488, column: 28, scope: !6552)
!6557 = !DILocation(line: 2489, column: 62, scope: !6552)
!6558 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6559)
!6559 = distinct !DILocation(line: 2490, column: 29, scope: !6552)
!6560 = !DILocation(line: 2491, column: 62, scope: !6552)
!6561 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6562)
!6562 = distinct !DILocation(line: 2492, column: 29, scope: !6552)
!6563 = !DILocation(line: 2493, column: 40, scope: !6552)
!6564 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !6565)
!6565 = distinct !DILocation(line: 2493, column: 5, scope: !6552)
!6566 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6567)
!6567 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6565)
!6568 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6567)
!6569 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6567)
!6570 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6567)
!6571 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6567)
!6572 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6567)
!6573 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6567)
!6574 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6565)
!6575 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6565)
!6576 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6577)
!6577 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6565)
!6578 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6577)
!6579 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6577)
!6580 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6577)
!6581 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6577)
!6582 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6577)
!6583 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6577)
!6584 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6565)
!6585 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6565)
!6586 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6565)
!6587 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6565)
!6588 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6565)
!6589 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6565)
!6590 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6565)
!6591 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6565)
!6592 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6565)
!6593 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6565)
!6594 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6565)
!6595 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6565)
!6596 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6565)
!6597 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6565)
!6598 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6565)
!6599 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6565)
!6600 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6565)
!6601 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6565)
!6602 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6565)
!6603 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6565)
!6604 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6565)
!6605 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6565)
!6606 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6565)
!6607 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6565)
!6608 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6565)
!6609 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6565)
!6610 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6565)
!6611 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6565)
!6612 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6565)
!6613 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6565)
!6614 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6565)
!6615 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6565)
!6616 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6565)
!6617 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6565)
!6618 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6565)
!6619 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6565)
!6620 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6565)
!6621 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6565)
!6622 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6565)
!6623 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6565)
!6624 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6565)
!6625 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6565)
!6626 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6565)
!6627 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6565)
!6628 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6565)
!6629 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6565)
!6630 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6565)
!6631 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6565)
!6632 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6633)
!6633 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6565)
!6634 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6633)
!6635 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6633)
!6636 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6633)
!6637 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6633)
!6638 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6633)
!6639 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6633)
!6640 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6633)
!6641 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6633)
!6642 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6565)
!6643 = !DILocation(line: 2494, column: 1, scope: !6552)
!6644 = distinct !DISubprogram(name: "i_rtype_alu__opc_and__x_0__x_0__x_0__", scope: !8, file: !8, line: 2496, type: !9, scopeLine: 2497, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6645 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6646)
!6646 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6647)
!6647 = distinct !DILocation(line: 2502, column: 5, scope: !6644)
!6648 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6646)
!6649 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6647)
!6650 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6647)
!6651 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6652)
!6652 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6647)
!6653 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6652)
!6654 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6652)
!6655 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6652)
!6656 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6652)
!6657 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6652)
!6658 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6652)
!6659 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6647)
!6660 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6647)
!6661 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6647)
!6662 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6647)
!6663 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6647)
!6664 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6647)
!6665 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6647)
!6666 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6647)
!6667 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6647)
!6668 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6647)
!6669 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6647)
!6670 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6647)
!6671 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6647)
!6672 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6647)
!6673 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6647)
!6674 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6647)
!6675 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6647)
!6676 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6647)
!6677 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6647)
!6678 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6647)
!6679 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6647)
!6680 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6647)
!6681 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6647)
!6682 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6647)
!6683 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6647)
!6684 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6647)
!6685 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6647)
!6686 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6647)
!6687 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6647)
!6688 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6647)
!6689 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6647)
!6690 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6647)
!6691 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6647)
!6692 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6647)
!6693 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6647)
!6694 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6647)
!6695 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6647)
!6696 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6647)
!6697 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6647)
!6698 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6647)
!6699 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6647)
!6700 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6647)
!6701 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6647)
!6702 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6647)
!6703 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6647)
!6704 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6647)
!6705 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6647)
!6706 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6647)
!6707 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6708)
!6708 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6647)
!6709 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6708)
!6710 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6708)
!6711 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6708)
!6712 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6708)
!6713 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6708)
!6714 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6708)
!6715 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6708)
!6716 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6708)
!6717 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6647)
!6718 = !DILocation(line: 2503, column: 1, scope: !6644)
!6719 = distinct !DISubprogram(name: "i_rtype_alu__opc_and__x_0__x_0__xpr_general__", scope: !8, file: !8, line: 2505, type: !9, scopeLine: 2506, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6720 = !DILocation(line: 2510, column: 62, scope: !6719)
!6721 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6722)
!6722 = distinct !DILocation(line: 2511, column: 29, scope: !6719)
!6723 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6724)
!6724 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6725)
!6725 = distinct !DILocation(line: 2512, column: 5, scope: !6719)
!6726 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6724)
!6727 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6725)
!6728 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6725)
!6729 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6730)
!6730 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6725)
!6731 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6730)
!6732 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6730)
!6733 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6730)
!6734 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6730)
!6735 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6730)
!6736 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6730)
!6737 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6725)
!6738 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6725)
!6739 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6725)
!6740 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6725)
!6741 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6725)
!6742 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6725)
!6743 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6725)
!6744 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6725)
!6745 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6725)
!6746 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6725)
!6747 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6725)
!6748 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6725)
!6749 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6725)
!6750 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6725)
!6751 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6725)
!6752 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6725)
!6753 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6725)
!6754 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6725)
!6755 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6725)
!6756 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6725)
!6757 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6725)
!6758 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6725)
!6759 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6725)
!6760 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6725)
!6761 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6725)
!6762 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6725)
!6763 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6725)
!6764 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6725)
!6765 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6725)
!6766 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6725)
!6767 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6725)
!6768 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6725)
!6769 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6725)
!6770 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6725)
!6771 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6725)
!6772 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6725)
!6773 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6725)
!6774 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6725)
!6775 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6725)
!6776 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6725)
!6777 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6725)
!6778 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6725)
!6779 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6725)
!6780 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6725)
!6781 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6725)
!6782 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6725)
!6783 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6725)
!6784 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6725)
!6785 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6786)
!6786 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6725)
!6787 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6786)
!6788 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6786)
!6789 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6786)
!6790 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6786)
!6791 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6786)
!6792 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6786)
!6793 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6786)
!6794 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6786)
!6795 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6725)
!6796 = !DILocation(line: 2513, column: 1, scope: !6719)
!6797 = distinct !DISubprogram(name: "i_rtype_alu__opc_and__x_0__xpr_general__x_0__", scope: !8, file: !8, line: 2515, type: !9, scopeLine: 2516, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6798 = !DILocation(line: 2519, column: 62, scope: !6797)
!6799 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6800)
!6800 = distinct !DILocation(line: 2520, column: 29, scope: !6797)
!6801 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !6802)
!6802 = distinct !DILocation(line: 2522, column: 5, scope: !6797)
!6803 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6804)
!6804 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6802)
!6805 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6804)
!6806 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6804)
!6807 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6804)
!6808 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6804)
!6809 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6804)
!6810 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6804)
!6811 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6802)
!6812 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6802)
!6813 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6814)
!6814 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6802)
!6815 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6814)
!6816 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6814)
!6817 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6814)
!6818 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6814)
!6819 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6814)
!6820 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6814)
!6821 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6802)
!6822 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6802)
!6823 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6802)
!6824 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6802)
!6825 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6802)
!6826 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6802)
!6827 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6802)
!6828 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6802)
!6829 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6802)
!6830 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6802)
!6831 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6802)
!6832 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6802)
!6833 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6802)
!6834 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6802)
!6835 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6802)
!6836 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6802)
!6837 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6802)
!6838 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6802)
!6839 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6802)
!6840 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6802)
!6841 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6802)
!6842 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6802)
!6843 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6802)
!6844 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6802)
!6845 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6802)
!6846 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6802)
!6847 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6802)
!6848 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6802)
!6849 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6802)
!6850 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6802)
!6851 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6802)
!6852 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6802)
!6853 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6802)
!6854 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6802)
!6855 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6802)
!6856 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6802)
!6857 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6802)
!6858 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6802)
!6859 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6802)
!6860 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6802)
!6861 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6802)
!6862 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6802)
!6863 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6802)
!6864 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6802)
!6865 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6802)
!6866 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6802)
!6867 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6802)
!6868 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6802)
!6869 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6870)
!6870 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6802)
!6871 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6870)
!6872 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6870)
!6873 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6870)
!6874 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6870)
!6875 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6870)
!6876 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6870)
!6877 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6870)
!6878 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6870)
!6879 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6802)
!6880 = !DILocation(line: 2523, column: 1, scope: !6797)
!6881 = distinct !DISubprogram(name: "i_rtype_alu__opc_and__x_0__xpr_general__xpr_general__", scope: !8, file: !8, line: 2525, type: !9, scopeLine: 2526, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6882 = !DILocation(line: 2529, column: 62, scope: !6881)
!6883 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6884)
!6884 = distinct !DILocation(line: 2530, column: 29, scope: !6881)
!6885 = !DILocation(line: 2531, column: 62, scope: !6881)
!6886 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6887)
!6887 = distinct !DILocation(line: 2532, column: 29, scope: !6881)
!6888 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !6889)
!6889 = distinct !DILocation(line: 2533, column: 5, scope: !6881)
!6890 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6891)
!6891 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6889)
!6892 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6891)
!6893 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6891)
!6894 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6891)
!6895 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6891)
!6896 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6891)
!6897 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6891)
!6898 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6889)
!6899 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6889)
!6900 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6901)
!6901 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6889)
!6902 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6901)
!6903 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6901)
!6904 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6901)
!6905 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6901)
!6906 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6901)
!6907 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6901)
!6908 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6889)
!6909 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6889)
!6910 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6889)
!6911 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6889)
!6912 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6889)
!6913 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6889)
!6914 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6889)
!6915 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6889)
!6916 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6889)
!6917 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6889)
!6918 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6889)
!6919 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6889)
!6920 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6889)
!6921 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6889)
!6922 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6889)
!6923 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6889)
!6924 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6889)
!6925 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6889)
!6926 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6889)
!6927 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6889)
!6928 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6889)
!6929 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6889)
!6930 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6889)
!6931 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6889)
!6932 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6889)
!6933 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6889)
!6934 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6889)
!6935 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6889)
!6936 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6889)
!6937 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6889)
!6938 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6889)
!6939 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6889)
!6940 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6889)
!6941 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6889)
!6942 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6889)
!6943 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6889)
!6944 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6889)
!6945 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6889)
!6946 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6889)
!6947 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6889)
!6948 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6889)
!6949 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6889)
!6950 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6889)
!6951 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6889)
!6952 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6889)
!6953 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6889)
!6954 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6889)
!6955 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6889)
!6956 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !6957)
!6957 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6889)
!6958 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !6957)
!6959 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !6957)
!6960 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !6957)
!6961 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !6957)
!6962 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !6957)
!6963 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !6957)
!6964 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !6957)
!6965 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !6957)
!6966 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6889)
!6967 = !DILocation(line: 2534, column: 1, scope: !6881)
!6968 = distinct !DISubprogram(name: "i_rtype_alu__opc_and__xpr_general__x_0__x_0__", scope: !8, file: !8, line: 2536, type: !9, scopeLine: 2537, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!6969 = !DILocation(line: 2539, column: 61, scope: !6968)
!6970 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !6971)
!6971 = distinct !DILocation(line: 2540, column: 28, scope: !6968)
!6972 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6973)
!6973 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !6974)
!6974 = distinct !DILocation(line: 2543, column: 5, scope: !6968)
!6975 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6973)
!6976 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !6974)
!6977 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !6974)
!6978 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !6979)
!6979 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !6974)
!6980 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !6979)
!6981 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !6979)
!6982 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !6979)
!6983 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !6979)
!6984 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !6979)
!6985 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !6979)
!6986 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !6974)
!6987 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !6974)
!6988 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !6974)
!6989 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !6974)
!6990 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !6974)
!6991 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !6974)
!6992 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !6974)
!6993 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !6974)
!6994 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !6974)
!6995 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !6974)
!6996 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !6974)
!6997 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !6974)
!6998 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !6974)
!6999 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !6974)
!7000 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !6974)
!7001 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !6974)
!7002 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !6974)
!7003 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !6974)
!7004 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !6974)
!7005 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !6974)
!7006 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !6974)
!7007 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !6974)
!7008 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !6974)
!7009 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !6974)
!7010 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !6974)
!7011 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !6974)
!7012 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !6974)
!7013 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !6974)
!7014 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !6974)
!7015 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !6974)
!7016 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !6974)
!7017 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !6974)
!7018 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !6974)
!7019 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !6974)
!7020 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !6974)
!7021 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !6974)
!7022 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !6974)
!7023 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !6974)
!7024 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !6974)
!7025 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !6974)
!7026 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !6974)
!7027 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !6974)
!7028 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !6974)
!7029 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !6974)
!7030 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !6974)
!7031 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !6974)
!7032 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !6974)
!7033 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !6974)
!7034 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7035)
!7035 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !6974)
!7036 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7035)
!7037 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7035)
!7038 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7035)
!7039 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7035)
!7040 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7035)
!7041 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7035)
!7042 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7035)
!7043 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7035)
!7044 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !6974)
!7045 = !DILocation(line: 2544, column: 1, scope: !6968)
!7046 = distinct !DISubprogram(name: "i_rtype_alu__opc_and__xpr_general__x_0__xpr_general__", scope: !8, file: !8, line: 2546, type: !9, scopeLine: 2547, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7047 = !DILocation(line: 2549, column: 61, scope: !7046)
!7048 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7049)
!7049 = distinct !DILocation(line: 2550, column: 28, scope: !7046)
!7050 = !DILocation(line: 2552, column: 62, scope: !7046)
!7051 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7052)
!7052 = distinct !DILocation(line: 2553, column: 29, scope: !7046)
!7053 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7054)
!7054 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7055)
!7055 = distinct !DILocation(line: 2554, column: 5, scope: !7046)
!7056 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7054)
!7057 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7055)
!7058 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7055)
!7059 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7060)
!7060 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7055)
!7061 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7060)
!7062 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7060)
!7063 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7060)
!7064 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7060)
!7065 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7060)
!7066 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7060)
!7067 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7055)
!7068 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7055)
!7069 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7055)
!7070 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7055)
!7071 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7055)
!7072 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7055)
!7073 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7055)
!7074 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7055)
!7075 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7055)
!7076 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7055)
!7077 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7055)
!7078 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7055)
!7079 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7055)
!7080 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7055)
!7081 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7055)
!7082 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7055)
!7083 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7055)
!7084 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7055)
!7085 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7055)
!7086 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7055)
!7087 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7055)
!7088 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7055)
!7089 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7055)
!7090 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7055)
!7091 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7055)
!7092 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7055)
!7093 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7055)
!7094 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7055)
!7095 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7055)
!7096 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7055)
!7097 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7055)
!7098 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7055)
!7099 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7055)
!7100 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7055)
!7101 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7055)
!7102 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7055)
!7103 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7055)
!7104 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7055)
!7105 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7055)
!7106 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7055)
!7107 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7055)
!7108 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7055)
!7109 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7055)
!7110 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7055)
!7111 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7055)
!7112 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7055)
!7113 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7055)
!7114 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7055)
!7115 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7116)
!7116 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7055)
!7117 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7116)
!7118 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7116)
!7119 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7116)
!7120 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7116)
!7121 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7116)
!7122 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7116)
!7123 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7116)
!7124 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7116)
!7125 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7055)
!7126 = !DILocation(line: 2555, column: 1, scope: !7046)
!7127 = distinct !DISubprogram(name: "i_rtype_alu__opc_and__xpr_general__xpr_general__x_0__", scope: !8, file: !8, line: 2557, type: !9, scopeLine: 2558, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7128 = !DILocation(line: 2560, column: 61, scope: !7127)
!7129 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7130)
!7130 = distinct !DILocation(line: 2561, column: 28, scope: !7127)
!7131 = !DILocation(line: 2562, column: 62, scope: !7127)
!7132 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7133)
!7133 = distinct !DILocation(line: 2563, column: 29, scope: !7127)
!7134 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !7135)
!7135 = distinct !DILocation(line: 2565, column: 5, scope: !7127)
!7136 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7137)
!7137 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7135)
!7138 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7137)
!7139 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7137)
!7140 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7137)
!7141 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7137)
!7142 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7137)
!7143 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7137)
!7144 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7135)
!7145 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7135)
!7146 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7147)
!7147 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7135)
!7148 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7147)
!7149 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7147)
!7150 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7147)
!7151 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7147)
!7152 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7147)
!7153 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7147)
!7154 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7135)
!7155 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7135)
!7156 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7135)
!7157 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7135)
!7158 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7135)
!7159 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7135)
!7160 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7135)
!7161 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7135)
!7162 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7135)
!7163 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7135)
!7164 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7135)
!7165 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7135)
!7166 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7135)
!7167 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7135)
!7168 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7135)
!7169 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7135)
!7170 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7135)
!7171 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7135)
!7172 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7135)
!7173 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7135)
!7174 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7135)
!7175 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7135)
!7176 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7135)
!7177 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7135)
!7178 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7135)
!7179 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7135)
!7180 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7135)
!7181 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7135)
!7182 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7135)
!7183 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7135)
!7184 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7135)
!7185 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7135)
!7186 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7135)
!7187 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7135)
!7188 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7135)
!7189 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7135)
!7190 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7135)
!7191 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7135)
!7192 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7135)
!7193 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7135)
!7194 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7135)
!7195 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7135)
!7196 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7135)
!7197 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7135)
!7198 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7135)
!7199 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7135)
!7200 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7135)
!7201 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7135)
!7202 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7203)
!7203 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7135)
!7204 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7203)
!7205 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7203)
!7206 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7203)
!7207 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7203)
!7208 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7203)
!7209 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7203)
!7210 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7203)
!7211 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7203)
!7212 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7135)
!7213 = !DILocation(line: 2566, column: 1, scope: !7127)
!7214 = distinct !DISubprogram(name: "i_rtype_alu__opc_and__xpr_general__xpr_general__xpr_general__", scope: !8, file: !8, line: 2568, type: !9, scopeLine: 2569, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7215 = !DILocation(line: 2570, column: 11, scope: !7214)
!7216 = !DILocation(line: 2571, column: 61, scope: !7214)
!7217 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7218)
!7218 = distinct !DILocation(line: 2572, column: 28, scope: !7214)
!7219 = !DILocation(line: 2573, column: 62, scope: !7214)
!7220 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7221)
!7221 = distinct !DILocation(line: 2574, column: 29, scope: !7214)
!7222 = !DILocation(line: 2575, column: 62, scope: !7214)
!7223 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7224)
!7224 = distinct !DILocation(line: 2576, column: 29, scope: !7214)
!7225 = !DILocation(line: 2577, column: 40, scope: !7214)
!7226 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !7227)
!7227 = distinct !DILocation(line: 2577, column: 5, scope: !7214)
!7228 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7229)
!7229 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7227)
!7230 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7229)
!7231 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7229)
!7232 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7229)
!7233 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7229)
!7234 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7229)
!7235 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7229)
!7236 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7227)
!7237 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7227)
!7238 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7239)
!7239 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7227)
!7240 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7239)
!7241 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7239)
!7242 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7239)
!7243 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7239)
!7244 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7239)
!7245 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7239)
!7246 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7227)
!7247 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7227)
!7248 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7227)
!7249 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7227)
!7250 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7227)
!7251 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7227)
!7252 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7227)
!7253 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7227)
!7254 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7227)
!7255 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7227)
!7256 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7227)
!7257 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7227)
!7258 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7227)
!7259 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7227)
!7260 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7227)
!7261 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7227)
!7262 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7227)
!7263 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7227)
!7264 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7227)
!7265 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7227)
!7266 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7227)
!7267 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7227)
!7268 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7227)
!7269 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7227)
!7270 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7227)
!7271 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7227)
!7272 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7227)
!7273 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7227)
!7274 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7227)
!7275 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7227)
!7276 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7227)
!7277 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7227)
!7278 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7227)
!7279 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7227)
!7280 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7227)
!7281 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7227)
!7282 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7227)
!7283 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7227)
!7284 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7227)
!7285 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7227)
!7286 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7227)
!7287 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7227)
!7288 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7227)
!7289 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7227)
!7290 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7227)
!7291 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7227)
!7292 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7227)
!7293 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7227)
!7294 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7295)
!7295 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7227)
!7296 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7295)
!7297 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7295)
!7298 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7295)
!7299 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7295)
!7300 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7295)
!7301 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7295)
!7302 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7295)
!7303 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7295)
!7304 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7227)
!7305 = !DILocation(line: 2578, column: 1, scope: !7214)
!7306 = distinct !DISubprogram(name: "i_rtype_alu__opc_or__x_0__x_0__x_0__", scope: !8, file: !8, line: 2580, type: !9, scopeLine: 2581, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7307 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7308)
!7308 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7309)
!7309 = distinct !DILocation(line: 2586, column: 5, scope: !7306)
!7310 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7308)
!7311 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7309)
!7312 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7309)
!7313 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7314)
!7314 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7309)
!7315 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7314)
!7316 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7314)
!7317 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7314)
!7318 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7314)
!7319 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7314)
!7320 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7314)
!7321 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7309)
!7322 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7309)
!7323 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7309)
!7324 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7309)
!7325 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7309)
!7326 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7309)
!7327 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7309)
!7328 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7309)
!7329 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7309)
!7330 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7309)
!7331 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7309)
!7332 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7309)
!7333 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7309)
!7334 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7309)
!7335 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7309)
!7336 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7309)
!7337 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7309)
!7338 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7309)
!7339 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7309)
!7340 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7309)
!7341 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7309)
!7342 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7309)
!7343 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7309)
!7344 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7309)
!7345 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7309)
!7346 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7309)
!7347 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7309)
!7348 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7309)
!7349 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7309)
!7350 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7309)
!7351 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7309)
!7352 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7309)
!7353 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7309)
!7354 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7309)
!7355 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7309)
!7356 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7309)
!7357 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7309)
!7358 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7309)
!7359 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7309)
!7360 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7309)
!7361 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7309)
!7362 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7309)
!7363 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7309)
!7364 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7309)
!7365 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7309)
!7366 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7309)
!7367 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7309)
!7368 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7309)
!7369 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7370)
!7370 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7309)
!7371 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7370)
!7372 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7370)
!7373 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7370)
!7374 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7370)
!7375 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7370)
!7376 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7370)
!7377 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7370)
!7378 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7370)
!7379 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7309)
!7380 = !DILocation(line: 2587, column: 1, scope: !7306)
!7381 = distinct !DISubprogram(name: "i_rtype_alu__opc_or__x_0__x_0__xpr_general__", scope: !8, file: !8, line: 2589, type: !9, scopeLine: 2590, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7382 = !DILocation(line: 2594, column: 62, scope: !7381)
!7383 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7384)
!7384 = distinct !DILocation(line: 2595, column: 29, scope: !7381)
!7385 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7386)
!7386 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7387)
!7387 = distinct !DILocation(line: 2596, column: 5, scope: !7381)
!7388 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7386)
!7389 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7387)
!7390 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7387)
!7391 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7392)
!7392 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7387)
!7393 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7392)
!7394 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7392)
!7395 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7392)
!7396 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7392)
!7397 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7392)
!7398 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7392)
!7399 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7387)
!7400 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7387)
!7401 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7387)
!7402 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7387)
!7403 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7387)
!7404 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7387)
!7405 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7387)
!7406 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7387)
!7407 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7387)
!7408 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7387)
!7409 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7387)
!7410 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7387)
!7411 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7387)
!7412 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7387)
!7413 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7387)
!7414 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7387)
!7415 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7387)
!7416 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7387)
!7417 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7387)
!7418 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7387)
!7419 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7387)
!7420 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7387)
!7421 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7387)
!7422 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7387)
!7423 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7387)
!7424 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7387)
!7425 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7387)
!7426 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7387)
!7427 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7387)
!7428 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7387)
!7429 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7387)
!7430 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7387)
!7431 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7387)
!7432 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7387)
!7433 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7387)
!7434 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7387)
!7435 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7387)
!7436 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7387)
!7437 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7387)
!7438 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7387)
!7439 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7387)
!7440 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7387)
!7441 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7387)
!7442 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7387)
!7443 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7387)
!7444 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7387)
!7445 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7387)
!7446 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7387)
!7447 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7448)
!7448 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7387)
!7449 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7448)
!7450 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7448)
!7451 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7448)
!7452 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7448)
!7453 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7448)
!7454 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7448)
!7455 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7448)
!7456 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7448)
!7457 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7387)
!7458 = !DILocation(line: 2597, column: 1, scope: !7381)
!7459 = distinct !DISubprogram(name: "i_rtype_alu__opc_or__x_0__xpr_general__x_0__", scope: !8, file: !8, line: 2599, type: !9, scopeLine: 2600, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7460 = !DILocation(line: 2603, column: 62, scope: !7459)
!7461 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7462)
!7462 = distinct !DILocation(line: 2604, column: 29, scope: !7459)
!7463 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !7464)
!7464 = distinct !DILocation(line: 2606, column: 5, scope: !7459)
!7465 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7466)
!7466 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7464)
!7467 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7466)
!7468 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7466)
!7469 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7466)
!7470 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7466)
!7471 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7466)
!7472 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7466)
!7473 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7464)
!7474 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7464)
!7475 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7476)
!7476 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7464)
!7477 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7476)
!7478 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7476)
!7479 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7476)
!7480 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7476)
!7481 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7476)
!7482 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7476)
!7483 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7464)
!7484 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7464)
!7485 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7464)
!7486 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7464)
!7487 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7464)
!7488 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7464)
!7489 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7464)
!7490 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7464)
!7491 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7464)
!7492 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7464)
!7493 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7464)
!7494 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7464)
!7495 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7464)
!7496 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7464)
!7497 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7464)
!7498 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7464)
!7499 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7464)
!7500 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7464)
!7501 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7464)
!7502 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7464)
!7503 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7464)
!7504 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7464)
!7505 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7464)
!7506 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7464)
!7507 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7464)
!7508 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7464)
!7509 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7464)
!7510 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7464)
!7511 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7464)
!7512 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7464)
!7513 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7464)
!7514 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7464)
!7515 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7464)
!7516 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7464)
!7517 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7464)
!7518 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7464)
!7519 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7464)
!7520 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7464)
!7521 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7464)
!7522 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7464)
!7523 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7464)
!7524 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7464)
!7525 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7464)
!7526 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7464)
!7527 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7464)
!7528 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7464)
!7529 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7464)
!7530 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7464)
!7531 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7532)
!7532 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7464)
!7533 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7532)
!7534 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7532)
!7535 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7532)
!7536 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7532)
!7537 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7532)
!7538 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7532)
!7539 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7532)
!7540 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7532)
!7541 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7464)
!7542 = !DILocation(line: 2607, column: 1, scope: !7459)
!7543 = distinct !DISubprogram(name: "i_rtype_alu__opc_or__x_0__xpr_general__xpr_general__", scope: !8, file: !8, line: 2609, type: !9, scopeLine: 2610, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7544 = !DILocation(line: 2613, column: 62, scope: !7543)
!7545 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7546)
!7546 = distinct !DILocation(line: 2614, column: 29, scope: !7543)
!7547 = !DILocation(line: 2615, column: 62, scope: !7543)
!7548 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7549)
!7549 = distinct !DILocation(line: 2616, column: 29, scope: !7543)
!7550 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !7551)
!7551 = distinct !DILocation(line: 2617, column: 5, scope: !7543)
!7552 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7553)
!7553 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7551)
!7554 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7553)
!7555 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7553)
!7556 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7553)
!7557 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7553)
!7558 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7553)
!7559 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7553)
!7560 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7551)
!7561 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7551)
!7562 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7563)
!7563 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7551)
!7564 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7563)
!7565 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7563)
!7566 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7563)
!7567 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7563)
!7568 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7563)
!7569 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7563)
!7570 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7551)
!7571 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7551)
!7572 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7551)
!7573 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7551)
!7574 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7551)
!7575 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7551)
!7576 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7551)
!7577 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7551)
!7578 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7551)
!7579 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7551)
!7580 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7551)
!7581 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7551)
!7582 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7551)
!7583 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7551)
!7584 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7551)
!7585 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7551)
!7586 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7551)
!7587 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7551)
!7588 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7551)
!7589 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7551)
!7590 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7551)
!7591 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7551)
!7592 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7551)
!7593 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7551)
!7594 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7551)
!7595 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7551)
!7596 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7551)
!7597 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7551)
!7598 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7551)
!7599 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7551)
!7600 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7551)
!7601 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7551)
!7602 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7551)
!7603 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7551)
!7604 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7551)
!7605 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7551)
!7606 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7551)
!7607 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7551)
!7608 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7551)
!7609 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7551)
!7610 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7551)
!7611 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7551)
!7612 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7551)
!7613 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7551)
!7614 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7551)
!7615 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7551)
!7616 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7551)
!7617 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7551)
!7618 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7619)
!7619 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7551)
!7620 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7619)
!7621 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7619)
!7622 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7619)
!7623 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7619)
!7624 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7619)
!7625 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7619)
!7626 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7619)
!7627 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7619)
!7628 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7551)
!7629 = !DILocation(line: 2618, column: 1, scope: !7543)
!7630 = distinct !DISubprogram(name: "i_rtype_alu__opc_or__xpr_general__x_0__x_0__", scope: !8, file: !8, line: 2620, type: !9, scopeLine: 2621, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7631 = !DILocation(line: 2623, column: 61, scope: !7630)
!7632 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7633)
!7633 = distinct !DILocation(line: 2624, column: 28, scope: !7630)
!7634 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7635)
!7635 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7636)
!7636 = distinct !DILocation(line: 2627, column: 5, scope: !7630)
!7637 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7635)
!7638 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7636)
!7639 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7636)
!7640 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7641)
!7641 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7636)
!7642 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7641)
!7643 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7641)
!7644 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7641)
!7645 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7641)
!7646 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7641)
!7647 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7641)
!7648 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7636)
!7649 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7636)
!7650 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7636)
!7651 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7636)
!7652 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7636)
!7653 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7636)
!7654 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7636)
!7655 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7636)
!7656 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7636)
!7657 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7636)
!7658 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7636)
!7659 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7636)
!7660 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7636)
!7661 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7636)
!7662 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7636)
!7663 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7636)
!7664 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7636)
!7665 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7636)
!7666 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7636)
!7667 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7636)
!7668 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7636)
!7669 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7636)
!7670 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7636)
!7671 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7636)
!7672 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7636)
!7673 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7636)
!7674 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7636)
!7675 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7636)
!7676 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7636)
!7677 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7636)
!7678 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7636)
!7679 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7636)
!7680 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7636)
!7681 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7636)
!7682 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7636)
!7683 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7636)
!7684 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7636)
!7685 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7636)
!7686 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7636)
!7687 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7636)
!7688 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7636)
!7689 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7636)
!7690 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7636)
!7691 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7636)
!7692 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7636)
!7693 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7636)
!7694 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7636)
!7695 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7636)
!7696 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7697)
!7697 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7636)
!7698 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7697)
!7699 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7697)
!7700 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7697)
!7701 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7697)
!7702 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7697)
!7703 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7697)
!7704 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7697)
!7705 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7697)
!7706 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7636)
!7707 = !DILocation(line: 2628, column: 1, scope: !7630)
!7708 = distinct !DISubprogram(name: "i_rtype_alu__opc_or__xpr_general__x_0__xpr_general__", scope: !8, file: !8, line: 2630, type: !9, scopeLine: 2631, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7709 = !DILocation(line: 2633, column: 61, scope: !7708)
!7710 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7711)
!7711 = distinct !DILocation(line: 2634, column: 28, scope: !7708)
!7712 = !DILocation(line: 2636, column: 62, scope: !7708)
!7713 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7714)
!7714 = distinct !DILocation(line: 2637, column: 29, scope: !7708)
!7715 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7716)
!7716 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7717)
!7717 = distinct !DILocation(line: 2638, column: 5, scope: !7708)
!7718 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7716)
!7719 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7717)
!7720 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7717)
!7721 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7722)
!7722 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7717)
!7723 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7722)
!7724 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7722)
!7725 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7722)
!7726 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7722)
!7727 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7722)
!7728 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7722)
!7729 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7717)
!7730 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7717)
!7731 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7717)
!7732 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7717)
!7733 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7717)
!7734 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7717)
!7735 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7717)
!7736 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7717)
!7737 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7717)
!7738 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7717)
!7739 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7717)
!7740 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7717)
!7741 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7717)
!7742 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7717)
!7743 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7717)
!7744 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7717)
!7745 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7717)
!7746 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7717)
!7747 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7717)
!7748 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7717)
!7749 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7717)
!7750 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7717)
!7751 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7717)
!7752 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7717)
!7753 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7717)
!7754 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7717)
!7755 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7717)
!7756 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7717)
!7757 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7717)
!7758 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7717)
!7759 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7717)
!7760 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7717)
!7761 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7717)
!7762 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7717)
!7763 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7717)
!7764 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7717)
!7765 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7717)
!7766 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7717)
!7767 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7717)
!7768 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7717)
!7769 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7717)
!7770 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7717)
!7771 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7717)
!7772 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7717)
!7773 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7717)
!7774 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7717)
!7775 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7717)
!7776 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7717)
!7777 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7778)
!7778 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7717)
!7779 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7778)
!7780 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7778)
!7781 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7778)
!7782 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7778)
!7783 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7778)
!7784 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7778)
!7785 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7778)
!7786 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7778)
!7787 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7717)
!7788 = !DILocation(line: 2639, column: 1, scope: !7708)
!7789 = distinct !DISubprogram(name: "i_rtype_alu__opc_or__xpr_general__xpr_general__x_0__", scope: !8, file: !8, line: 2641, type: !9, scopeLine: 2642, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7790 = !DILocation(line: 2644, column: 61, scope: !7789)
!7791 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7792)
!7792 = distinct !DILocation(line: 2645, column: 28, scope: !7789)
!7793 = !DILocation(line: 2646, column: 62, scope: !7789)
!7794 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7795)
!7795 = distinct !DILocation(line: 2647, column: 29, scope: !7789)
!7796 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !7797)
!7797 = distinct !DILocation(line: 2649, column: 5, scope: !7789)
!7798 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7799)
!7799 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7797)
!7800 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7799)
!7801 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7799)
!7802 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7799)
!7803 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7799)
!7804 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7799)
!7805 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7799)
!7806 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7797)
!7807 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7797)
!7808 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7809)
!7809 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7797)
!7810 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7809)
!7811 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7809)
!7812 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7809)
!7813 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7809)
!7814 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7809)
!7815 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7809)
!7816 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7797)
!7817 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7797)
!7818 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7797)
!7819 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7797)
!7820 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7797)
!7821 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7797)
!7822 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7797)
!7823 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7797)
!7824 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7797)
!7825 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7797)
!7826 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7797)
!7827 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7797)
!7828 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7797)
!7829 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7797)
!7830 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7797)
!7831 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7797)
!7832 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7797)
!7833 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7797)
!7834 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7797)
!7835 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7797)
!7836 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7797)
!7837 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7797)
!7838 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7797)
!7839 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7797)
!7840 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7797)
!7841 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7797)
!7842 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7797)
!7843 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7797)
!7844 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7797)
!7845 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7797)
!7846 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7797)
!7847 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7797)
!7848 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7797)
!7849 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7797)
!7850 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7797)
!7851 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7797)
!7852 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7797)
!7853 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7797)
!7854 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7797)
!7855 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7797)
!7856 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7797)
!7857 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7797)
!7858 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7797)
!7859 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7797)
!7860 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7797)
!7861 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7797)
!7862 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7797)
!7863 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7797)
!7864 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7865)
!7865 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7797)
!7866 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7865)
!7867 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7865)
!7868 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7865)
!7869 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7865)
!7870 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7865)
!7871 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7865)
!7872 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7865)
!7873 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7865)
!7874 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7797)
!7875 = !DILocation(line: 2650, column: 1, scope: !7789)
!7876 = distinct !DISubprogram(name: "i_rtype_alu__opc_or__xpr_general__xpr_general__xpr_general__", scope: !8, file: !8, line: 2652, type: !9, scopeLine: 2653, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7877 = !DILocation(line: 2654, column: 11, scope: !7876)
!7878 = !DILocation(line: 2655, column: 61, scope: !7876)
!7879 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7880)
!7880 = distinct !DILocation(line: 2656, column: 28, scope: !7876)
!7881 = !DILocation(line: 2657, column: 62, scope: !7876)
!7882 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7883)
!7883 = distinct !DILocation(line: 2658, column: 29, scope: !7876)
!7884 = !DILocation(line: 2659, column: 62, scope: !7876)
!7885 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !7886)
!7886 = distinct !DILocation(line: 2660, column: 29, scope: !7876)
!7887 = !DILocation(line: 2661, column: 40, scope: !7876)
!7888 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !7889)
!7889 = distinct !DILocation(line: 2661, column: 5, scope: !7876)
!7890 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7891)
!7891 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7889)
!7892 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7891)
!7893 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7891)
!7894 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7891)
!7895 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7891)
!7896 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7891)
!7897 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7891)
!7898 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7889)
!7899 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7889)
!7900 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7901)
!7901 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7889)
!7902 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7901)
!7903 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7901)
!7904 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7901)
!7905 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7901)
!7906 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7901)
!7907 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7901)
!7908 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7889)
!7909 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7889)
!7910 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7889)
!7911 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7889)
!7912 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7889)
!7913 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7889)
!7914 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7889)
!7915 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7889)
!7916 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7889)
!7917 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7889)
!7918 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7889)
!7919 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7889)
!7920 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7889)
!7921 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7889)
!7922 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7889)
!7923 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7889)
!7924 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7889)
!7925 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7889)
!7926 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7889)
!7927 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7889)
!7928 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7889)
!7929 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7889)
!7930 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7889)
!7931 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7889)
!7932 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7889)
!7933 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7889)
!7934 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7889)
!7935 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7889)
!7936 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7889)
!7937 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7889)
!7938 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7889)
!7939 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7889)
!7940 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7889)
!7941 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7889)
!7942 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7889)
!7943 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7889)
!7944 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7889)
!7945 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7889)
!7946 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7889)
!7947 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7889)
!7948 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7889)
!7949 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7889)
!7950 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7889)
!7951 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7889)
!7952 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7889)
!7953 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7889)
!7954 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7889)
!7955 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7889)
!7956 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !7957)
!7957 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7889)
!7958 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !7957)
!7959 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !7957)
!7960 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !7957)
!7961 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !7957)
!7962 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !7957)
!7963 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !7957)
!7964 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !7957)
!7965 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !7957)
!7966 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7889)
!7967 = !DILocation(line: 2662, column: 1, scope: !7876)
!7968 = distinct !DISubprogram(name: "i_rtype_alu__opc_sll__x_0__x_0__x_0__", scope: !8, file: !8, line: 2664, type: !9, scopeLine: 2665, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!7969 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7970)
!7970 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !7971)
!7971 = distinct !DILocation(line: 2670, column: 5, scope: !7968)
!7972 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7970)
!7973 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !7971)
!7974 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !7971)
!7975 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !7976)
!7976 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !7971)
!7977 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !7976)
!7978 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !7976)
!7979 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !7976)
!7980 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !7976)
!7981 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !7976)
!7982 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !7976)
!7983 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !7971)
!7984 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !7971)
!7985 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !7971)
!7986 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !7971)
!7987 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !7971)
!7988 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !7971)
!7989 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !7971)
!7990 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !7971)
!7991 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !7971)
!7992 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !7971)
!7993 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !7971)
!7994 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !7971)
!7995 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !7971)
!7996 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !7971)
!7997 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !7971)
!7998 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !7971)
!7999 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !7971)
!8000 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !7971)
!8001 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !7971)
!8002 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !7971)
!8003 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !7971)
!8004 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !7971)
!8005 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !7971)
!8006 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !7971)
!8007 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !7971)
!8008 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !7971)
!8009 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !7971)
!8010 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !7971)
!8011 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !7971)
!8012 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !7971)
!8013 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !7971)
!8014 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !7971)
!8015 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !7971)
!8016 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !7971)
!8017 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !7971)
!8018 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !7971)
!8019 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !7971)
!8020 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !7971)
!8021 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !7971)
!8022 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !7971)
!8023 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !7971)
!8024 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !7971)
!8025 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !7971)
!8026 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !7971)
!8027 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !7971)
!8028 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !7971)
!8029 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !7971)
!8030 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !7971)
!8031 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8032)
!8032 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !7971)
!8033 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8032)
!8034 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8032)
!8035 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8032)
!8036 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8032)
!8037 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8032)
!8038 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8032)
!8039 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8032)
!8040 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8032)
!8041 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !7971)
!8042 = !DILocation(line: 2671, column: 1, scope: !7968)
!8043 = distinct !DISubprogram(name: "i_rtype_alu__opc_sll__x_0__x_0__xpr_general__", scope: !8, file: !8, line: 2673, type: !9, scopeLine: 2674, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8044 = !DILocation(line: 2678, column: 62, scope: !8043)
!8045 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8046)
!8046 = distinct !DILocation(line: 2679, column: 29, scope: !8043)
!8047 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8048)
!8048 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8049)
!8049 = distinct !DILocation(line: 2680, column: 5, scope: !8043)
!8050 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8048)
!8051 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8049)
!8052 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8049)
!8053 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8054)
!8054 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8049)
!8055 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8054)
!8056 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8054)
!8057 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8054)
!8058 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8054)
!8059 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8054)
!8060 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8054)
!8061 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8049)
!8062 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8049)
!8063 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8049)
!8064 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8049)
!8065 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8049)
!8066 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8049)
!8067 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8049)
!8068 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8049)
!8069 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8049)
!8070 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8049)
!8071 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8049)
!8072 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8049)
!8073 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8049)
!8074 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8049)
!8075 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8049)
!8076 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8049)
!8077 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8049)
!8078 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8049)
!8079 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8049)
!8080 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8049)
!8081 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8049)
!8082 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8049)
!8083 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8049)
!8084 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8049)
!8085 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8049)
!8086 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8049)
!8087 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8049)
!8088 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8049)
!8089 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8049)
!8090 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8049)
!8091 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8049)
!8092 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8049)
!8093 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8049)
!8094 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8049)
!8095 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8049)
!8096 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8049)
!8097 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8049)
!8098 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8049)
!8099 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8049)
!8100 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8049)
!8101 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8049)
!8102 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8049)
!8103 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8049)
!8104 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8049)
!8105 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8049)
!8106 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8049)
!8107 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8049)
!8108 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8049)
!8109 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8110)
!8110 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8049)
!8111 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8110)
!8112 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8110)
!8113 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8110)
!8114 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8110)
!8115 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8110)
!8116 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8110)
!8117 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8110)
!8118 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8110)
!8119 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8049)
!8120 = !DILocation(line: 2681, column: 1, scope: !8043)
!8121 = distinct !DISubprogram(name: "i_rtype_alu__opc_sll__x_0__xpr_general__x_0__", scope: !8, file: !8, line: 2683, type: !9, scopeLine: 2684, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8122 = !DILocation(line: 2687, column: 62, scope: !8121)
!8123 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8124)
!8124 = distinct !DILocation(line: 2688, column: 29, scope: !8121)
!8125 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !8126)
!8126 = distinct !DILocation(line: 2690, column: 5, scope: !8121)
!8127 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8128)
!8128 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8126)
!8129 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8128)
!8130 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8128)
!8131 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8128)
!8132 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8128)
!8133 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8128)
!8134 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8128)
!8135 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8126)
!8136 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8126)
!8137 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8138)
!8138 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8126)
!8139 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8138)
!8140 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8138)
!8141 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8138)
!8142 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8138)
!8143 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8138)
!8144 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8138)
!8145 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8126)
!8146 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8126)
!8147 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8126)
!8148 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8126)
!8149 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8126)
!8150 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8126)
!8151 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8126)
!8152 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8126)
!8153 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8126)
!8154 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8126)
!8155 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8126)
!8156 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8126)
!8157 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8126)
!8158 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8126)
!8159 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8126)
!8160 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8126)
!8161 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8126)
!8162 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8126)
!8163 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8126)
!8164 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8126)
!8165 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8126)
!8166 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8126)
!8167 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8126)
!8168 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8126)
!8169 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8126)
!8170 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8126)
!8171 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8126)
!8172 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8126)
!8173 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8126)
!8174 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8126)
!8175 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8126)
!8176 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8126)
!8177 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8126)
!8178 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8126)
!8179 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8126)
!8180 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8126)
!8181 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8126)
!8182 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8126)
!8183 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8126)
!8184 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8126)
!8185 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8126)
!8186 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8126)
!8187 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8126)
!8188 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8126)
!8189 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8126)
!8190 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8126)
!8191 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8126)
!8192 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8126)
!8193 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8194)
!8194 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8126)
!8195 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8194)
!8196 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8194)
!8197 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8194)
!8198 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8194)
!8199 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8194)
!8200 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8194)
!8201 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8194)
!8202 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8194)
!8203 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8126)
!8204 = !DILocation(line: 2691, column: 1, scope: !8121)
!8205 = distinct !DISubprogram(name: "i_rtype_alu__opc_sll__x_0__xpr_general__xpr_general__", scope: !8, file: !8, line: 2693, type: !9, scopeLine: 2694, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8206 = !DILocation(line: 2697, column: 62, scope: !8205)
!8207 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8208)
!8208 = distinct !DILocation(line: 2698, column: 29, scope: !8205)
!8209 = !DILocation(line: 2699, column: 62, scope: !8205)
!8210 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8211)
!8211 = distinct !DILocation(line: 2700, column: 29, scope: !8205)
!8212 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !8213)
!8213 = distinct !DILocation(line: 2701, column: 5, scope: !8205)
!8214 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8215)
!8215 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8213)
!8216 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8215)
!8217 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8215)
!8218 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8215)
!8219 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8215)
!8220 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8215)
!8221 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8215)
!8222 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8213)
!8223 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8213)
!8224 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8225)
!8225 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8213)
!8226 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8225)
!8227 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8225)
!8228 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8225)
!8229 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8225)
!8230 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8225)
!8231 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8225)
!8232 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8213)
!8233 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8213)
!8234 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8213)
!8235 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8213)
!8236 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8213)
!8237 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8213)
!8238 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8213)
!8239 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8213)
!8240 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8213)
!8241 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8213)
!8242 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8213)
!8243 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8213)
!8244 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8213)
!8245 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8213)
!8246 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8213)
!8247 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8213)
!8248 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8213)
!8249 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8213)
!8250 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8213)
!8251 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8213)
!8252 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8213)
!8253 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8213)
!8254 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8213)
!8255 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8213)
!8256 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8213)
!8257 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8213)
!8258 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8213)
!8259 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8213)
!8260 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8213)
!8261 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8213)
!8262 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8213)
!8263 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8213)
!8264 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8213)
!8265 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8213)
!8266 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8213)
!8267 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8213)
!8268 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8213)
!8269 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8213)
!8270 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8213)
!8271 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8213)
!8272 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8213)
!8273 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8213)
!8274 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8213)
!8275 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8213)
!8276 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8213)
!8277 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8213)
!8278 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8213)
!8279 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8213)
!8280 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8281)
!8281 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8213)
!8282 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8281)
!8283 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8281)
!8284 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8281)
!8285 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8281)
!8286 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8281)
!8287 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8281)
!8288 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8281)
!8289 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8281)
!8290 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8213)
!8291 = !DILocation(line: 2702, column: 1, scope: !8205)
!8292 = distinct !DISubprogram(name: "i_rtype_alu__opc_sll__xpr_general__x_0__x_0__", scope: !8, file: !8, line: 2704, type: !9, scopeLine: 2705, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8293 = !DILocation(line: 2707, column: 61, scope: !8292)
!8294 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8295)
!8295 = distinct !DILocation(line: 2708, column: 28, scope: !8292)
!8296 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8297)
!8297 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8298)
!8298 = distinct !DILocation(line: 2711, column: 5, scope: !8292)
!8299 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8297)
!8300 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8298)
!8301 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8298)
!8302 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8303)
!8303 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8298)
!8304 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8303)
!8305 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8303)
!8306 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8303)
!8307 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8303)
!8308 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8303)
!8309 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8303)
!8310 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8298)
!8311 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8298)
!8312 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8298)
!8313 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8298)
!8314 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8298)
!8315 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8298)
!8316 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8298)
!8317 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8298)
!8318 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8298)
!8319 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8298)
!8320 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8298)
!8321 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8298)
!8322 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8298)
!8323 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8298)
!8324 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8298)
!8325 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8298)
!8326 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8298)
!8327 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8298)
!8328 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8298)
!8329 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8298)
!8330 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8298)
!8331 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8298)
!8332 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8298)
!8333 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8298)
!8334 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8298)
!8335 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8298)
!8336 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8298)
!8337 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8298)
!8338 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8298)
!8339 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8298)
!8340 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8298)
!8341 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8298)
!8342 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8298)
!8343 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8298)
!8344 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8298)
!8345 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8298)
!8346 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8298)
!8347 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8298)
!8348 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8298)
!8349 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8298)
!8350 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8298)
!8351 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8298)
!8352 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8298)
!8353 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8298)
!8354 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8298)
!8355 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8298)
!8356 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8298)
!8357 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8298)
!8358 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8359)
!8359 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8298)
!8360 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8359)
!8361 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8359)
!8362 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8359)
!8363 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8359)
!8364 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8359)
!8365 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8359)
!8366 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8359)
!8367 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8359)
!8368 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8298)
!8369 = !DILocation(line: 2712, column: 1, scope: !8292)
!8370 = distinct !DISubprogram(name: "i_rtype_alu__opc_sll__xpr_general__x_0__xpr_general__", scope: !8, file: !8, line: 2714, type: !9, scopeLine: 2715, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8371 = !DILocation(line: 2717, column: 61, scope: !8370)
!8372 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8373)
!8373 = distinct !DILocation(line: 2718, column: 28, scope: !8370)
!8374 = !DILocation(line: 2720, column: 62, scope: !8370)
!8375 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8376)
!8376 = distinct !DILocation(line: 2721, column: 29, scope: !8370)
!8377 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8378)
!8378 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8379)
!8379 = distinct !DILocation(line: 2722, column: 5, scope: !8370)
!8380 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8378)
!8381 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8379)
!8382 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8379)
!8383 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8384)
!8384 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8379)
!8385 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8384)
!8386 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8384)
!8387 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8384)
!8388 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8384)
!8389 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8384)
!8390 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8384)
!8391 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8379)
!8392 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8379)
!8393 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8379)
!8394 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8379)
!8395 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8379)
!8396 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8379)
!8397 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8379)
!8398 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8379)
!8399 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8379)
!8400 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8379)
!8401 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8379)
!8402 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8379)
!8403 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8379)
!8404 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8379)
!8405 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8379)
!8406 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8379)
!8407 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8379)
!8408 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8379)
!8409 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8379)
!8410 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8379)
!8411 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8379)
!8412 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8379)
!8413 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8379)
!8414 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8379)
!8415 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8379)
!8416 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8379)
!8417 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8379)
!8418 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8379)
!8419 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8379)
!8420 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8379)
!8421 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8379)
!8422 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8379)
!8423 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8379)
!8424 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8379)
!8425 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8379)
!8426 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8379)
!8427 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8379)
!8428 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8379)
!8429 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8379)
!8430 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8379)
!8431 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8379)
!8432 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8379)
!8433 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8379)
!8434 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8379)
!8435 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8379)
!8436 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8379)
!8437 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8379)
!8438 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8379)
!8439 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8440)
!8440 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8379)
!8441 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8440)
!8442 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8440)
!8443 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8440)
!8444 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8440)
!8445 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8440)
!8446 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8440)
!8447 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8440)
!8448 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8440)
!8449 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8379)
!8450 = !DILocation(line: 2723, column: 1, scope: !8370)
!8451 = distinct !DISubprogram(name: "i_rtype_alu__opc_sll__xpr_general__xpr_general__x_0__", scope: !8, file: !8, line: 2725, type: !9, scopeLine: 2726, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8452 = !DILocation(line: 2728, column: 61, scope: !8451)
!8453 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8454)
!8454 = distinct !DILocation(line: 2729, column: 28, scope: !8451)
!8455 = !DILocation(line: 2730, column: 62, scope: !8451)
!8456 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8457)
!8457 = distinct !DILocation(line: 2731, column: 29, scope: !8451)
!8458 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !8459)
!8459 = distinct !DILocation(line: 2733, column: 5, scope: !8451)
!8460 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8461)
!8461 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8459)
!8462 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8461)
!8463 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8461)
!8464 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8461)
!8465 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8461)
!8466 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8461)
!8467 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8461)
!8468 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8459)
!8469 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8459)
!8470 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8471)
!8471 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8459)
!8472 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8471)
!8473 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8471)
!8474 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8471)
!8475 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8471)
!8476 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8471)
!8477 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8471)
!8478 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8459)
!8479 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8459)
!8480 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8459)
!8481 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8459)
!8482 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8459)
!8483 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8459)
!8484 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8459)
!8485 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8459)
!8486 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8459)
!8487 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8459)
!8488 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8459)
!8489 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8459)
!8490 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8459)
!8491 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8459)
!8492 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8459)
!8493 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8459)
!8494 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8459)
!8495 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8459)
!8496 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8459)
!8497 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8459)
!8498 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8459)
!8499 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8459)
!8500 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8459)
!8501 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8459)
!8502 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8459)
!8503 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8459)
!8504 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8459)
!8505 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8459)
!8506 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8459)
!8507 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8459)
!8508 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8459)
!8509 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8459)
!8510 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8459)
!8511 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8459)
!8512 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8459)
!8513 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8459)
!8514 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8459)
!8515 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8459)
!8516 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8459)
!8517 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8459)
!8518 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8459)
!8519 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8459)
!8520 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8459)
!8521 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8459)
!8522 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8459)
!8523 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8459)
!8524 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8459)
!8525 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8459)
!8526 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8527)
!8527 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8459)
!8528 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8527)
!8529 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8527)
!8530 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8527)
!8531 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8527)
!8532 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8527)
!8533 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8527)
!8534 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8527)
!8535 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8527)
!8536 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8459)
!8537 = !DILocation(line: 2734, column: 1, scope: !8451)
!8538 = distinct !DISubprogram(name: "i_rtype_alu__opc_sll__xpr_general__xpr_general__xpr_general__", scope: !8, file: !8, line: 2736, type: !9, scopeLine: 2737, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8539 = !DILocation(line: 2738, column: 11, scope: !8538)
!8540 = !DILocation(line: 2739, column: 61, scope: !8538)
!8541 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8542)
!8542 = distinct !DILocation(line: 2740, column: 28, scope: !8538)
!8543 = !DILocation(line: 2741, column: 62, scope: !8538)
!8544 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8545)
!8545 = distinct !DILocation(line: 2742, column: 29, scope: !8538)
!8546 = !DILocation(line: 2743, column: 62, scope: !8538)
!8547 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8548)
!8548 = distinct !DILocation(line: 2744, column: 29, scope: !8538)
!8549 = !DILocation(line: 2745, column: 40, scope: !8538)
!8550 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !8551)
!8551 = distinct !DILocation(line: 2745, column: 5, scope: !8538)
!8552 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8553)
!8553 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8551)
!8554 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8553)
!8555 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8553)
!8556 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8553)
!8557 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8553)
!8558 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8553)
!8559 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8553)
!8560 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8551)
!8561 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8551)
!8562 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8563)
!8563 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8551)
!8564 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8563)
!8565 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8563)
!8566 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8563)
!8567 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8563)
!8568 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8563)
!8569 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8563)
!8570 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8551)
!8571 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8551)
!8572 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8551)
!8573 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8551)
!8574 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8551)
!8575 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8551)
!8576 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8551)
!8577 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8551)
!8578 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8551)
!8579 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8551)
!8580 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8551)
!8581 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8551)
!8582 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8551)
!8583 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8551)
!8584 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8551)
!8585 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8551)
!8586 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8551)
!8587 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8551)
!8588 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8551)
!8589 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8551)
!8590 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8551)
!8591 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8551)
!8592 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8551)
!8593 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8551)
!8594 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8551)
!8595 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8551)
!8596 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8551)
!8597 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8551)
!8598 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8551)
!8599 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8551)
!8600 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8551)
!8601 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8551)
!8602 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8551)
!8603 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8551)
!8604 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8551)
!8605 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8551)
!8606 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8551)
!8607 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8551)
!8608 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8551)
!8609 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8551)
!8610 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8551)
!8611 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8551)
!8612 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8551)
!8613 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8551)
!8614 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8551)
!8615 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8551)
!8616 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8551)
!8617 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8551)
!8618 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8619)
!8619 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8551)
!8620 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8619)
!8621 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8619)
!8622 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8619)
!8623 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8619)
!8624 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8619)
!8625 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8619)
!8626 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8619)
!8627 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8619)
!8628 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8551)
!8629 = !DILocation(line: 2746, column: 1, scope: !8538)
!8630 = distinct !DISubprogram(name: "i_rtype_alu__opc_slt__x_0__x_0__x_0__", scope: !8, file: !8, line: 2748, type: !9, scopeLine: 2749, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8631 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8632)
!8632 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8633)
!8633 = distinct !DILocation(line: 2754, column: 5, scope: !8630)
!8634 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8632)
!8635 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8633)
!8636 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8633)
!8637 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8638)
!8638 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8633)
!8639 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8638)
!8640 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8638)
!8641 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8638)
!8642 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8638)
!8643 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8638)
!8644 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8638)
!8645 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8633)
!8646 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8633)
!8647 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8633)
!8648 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8633)
!8649 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8633)
!8650 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8633)
!8651 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8633)
!8652 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8633)
!8653 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8633)
!8654 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8633)
!8655 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8633)
!8656 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8633)
!8657 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8633)
!8658 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8633)
!8659 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8633)
!8660 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8633)
!8661 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8633)
!8662 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8633)
!8663 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8633)
!8664 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8633)
!8665 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8633)
!8666 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8633)
!8667 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8633)
!8668 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8633)
!8669 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8633)
!8670 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8633)
!8671 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8633)
!8672 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8633)
!8673 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8633)
!8674 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8633)
!8675 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8633)
!8676 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8633)
!8677 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8633)
!8678 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8633)
!8679 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8633)
!8680 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8633)
!8681 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8633)
!8682 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8633)
!8683 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8633)
!8684 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8633)
!8685 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8633)
!8686 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8633)
!8687 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8633)
!8688 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8633)
!8689 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8633)
!8690 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8633)
!8691 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8633)
!8692 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8633)
!8693 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8694)
!8694 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8633)
!8695 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8694)
!8696 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8694)
!8697 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8694)
!8698 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8694)
!8699 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8694)
!8700 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8694)
!8701 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8694)
!8702 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8694)
!8703 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8633)
!8704 = !DILocation(line: 2755, column: 1, scope: !8630)
!8705 = distinct !DISubprogram(name: "i_rtype_alu__opc_slt__x_0__x_0__xpr_general__", scope: !8, file: !8, line: 2757, type: !9, scopeLine: 2758, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8706 = !DILocation(line: 2762, column: 62, scope: !8705)
!8707 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8708)
!8708 = distinct !DILocation(line: 2763, column: 29, scope: !8705)
!8709 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8710)
!8710 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8711)
!8711 = distinct !DILocation(line: 2764, column: 5, scope: !8705)
!8712 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8710)
!8713 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8711)
!8714 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8711)
!8715 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8716)
!8716 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8711)
!8717 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8716)
!8718 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8716)
!8719 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8716)
!8720 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8716)
!8721 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8716)
!8722 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8716)
!8723 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8711)
!8724 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8711)
!8725 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8711)
!8726 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8711)
!8727 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8711)
!8728 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8711)
!8729 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8711)
!8730 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8711)
!8731 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8711)
!8732 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8711)
!8733 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8711)
!8734 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8711)
!8735 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8711)
!8736 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8711)
!8737 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8711)
!8738 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8711)
!8739 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8711)
!8740 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8711)
!8741 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8711)
!8742 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8711)
!8743 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8711)
!8744 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8711)
!8745 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8711)
!8746 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8711)
!8747 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8711)
!8748 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8711)
!8749 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8711)
!8750 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8711)
!8751 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8711)
!8752 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8711)
!8753 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8711)
!8754 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8711)
!8755 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8711)
!8756 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8711)
!8757 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8711)
!8758 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8711)
!8759 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8711)
!8760 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8711)
!8761 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8711)
!8762 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8711)
!8763 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8711)
!8764 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8711)
!8765 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8711)
!8766 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8711)
!8767 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8711)
!8768 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8711)
!8769 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8711)
!8770 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8711)
!8771 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8772)
!8772 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8711)
!8773 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8772)
!8774 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8772)
!8775 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8772)
!8776 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8772)
!8777 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8772)
!8778 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8772)
!8779 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8772)
!8780 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8772)
!8781 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8711)
!8782 = !DILocation(line: 2765, column: 1, scope: !8705)
!8783 = distinct !DISubprogram(name: "i_rtype_alu__opc_slt__x_0__xpr_general__x_0__", scope: !8, file: !8, line: 2767, type: !9, scopeLine: 2768, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8784 = !DILocation(line: 2771, column: 62, scope: !8783)
!8785 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8786)
!8786 = distinct !DILocation(line: 2772, column: 29, scope: !8783)
!8787 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !8788)
!8788 = distinct !DILocation(line: 2774, column: 5, scope: !8783)
!8789 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8790)
!8790 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8788)
!8791 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8790)
!8792 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8790)
!8793 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8790)
!8794 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8790)
!8795 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8790)
!8796 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8790)
!8797 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8788)
!8798 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8788)
!8799 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8800)
!8800 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8788)
!8801 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8800)
!8802 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8800)
!8803 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8800)
!8804 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8800)
!8805 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8800)
!8806 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8800)
!8807 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8788)
!8808 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8788)
!8809 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8788)
!8810 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8788)
!8811 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8788)
!8812 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8788)
!8813 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8788)
!8814 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8788)
!8815 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8788)
!8816 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8788)
!8817 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8788)
!8818 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8788)
!8819 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8788)
!8820 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8788)
!8821 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8788)
!8822 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8788)
!8823 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8788)
!8824 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8788)
!8825 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8788)
!8826 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8788)
!8827 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8788)
!8828 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8788)
!8829 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8788)
!8830 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8788)
!8831 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8788)
!8832 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8788)
!8833 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8788)
!8834 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8788)
!8835 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8788)
!8836 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8788)
!8837 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8788)
!8838 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8788)
!8839 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8788)
!8840 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8788)
!8841 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8788)
!8842 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8788)
!8843 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8788)
!8844 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8788)
!8845 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8788)
!8846 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8788)
!8847 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8788)
!8848 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8788)
!8849 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8788)
!8850 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8788)
!8851 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8788)
!8852 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8788)
!8853 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8788)
!8854 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8788)
!8855 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8856)
!8856 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8788)
!8857 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8856)
!8858 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8856)
!8859 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8856)
!8860 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8856)
!8861 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8856)
!8862 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8856)
!8863 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8856)
!8864 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8856)
!8865 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8788)
!8866 = !DILocation(line: 2775, column: 1, scope: !8783)
!8867 = distinct !DISubprogram(name: "i_rtype_alu__opc_slt__x_0__xpr_general__xpr_general__", scope: !8, file: !8, line: 2777, type: !9, scopeLine: 2778, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8868 = !DILocation(line: 2781, column: 62, scope: !8867)
!8869 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8870)
!8870 = distinct !DILocation(line: 2782, column: 29, scope: !8867)
!8871 = !DILocation(line: 2783, column: 62, scope: !8867)
!8872 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8873)
!8873 = distinct !DILocation(line: 2784, column: 29, scope: !8867)
!8874 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !8875)
!8875 = distinct !DILocation(line: 2785, column: 5, scope: !8867)
!8876 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8877)
!8877 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8875)
!8878 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8877)
!8879 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8877)
!8880 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8877)
!8881 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8877)
!8882 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8877)
!8883 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8877)
!8884 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8875)
!8885 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8875)
!8886 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8887)
!8887 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8875)
!8888 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8887)
!8889 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8887)
!8890 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8887)
!8891 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8887)
!8892 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8887)
!8893 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8887)
!8894 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8875)
!8895 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8875)
!8896 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8875)
!8897 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8875)
!8898 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8875)
!8899 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8875)
!8900 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8875)
!8901 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8875)
!8902 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8875)
!8903 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8875)
!8904 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8875)
!8905 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8875)
!8906 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8875)
!8907 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8875)
!8908 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8875)
!8909 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8875)
!8910 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8875)
!8911 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8875)
!8912 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8875)
!8913 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8875)
!8914 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8875)
!8915 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8875)
!8916 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8875)
!8917 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8875)
!8918 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8875)
!8919 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8875)
!8920 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8875)
!8921 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8875)
!8922 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8875)
!8923 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8875)
!8924 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8875)
!8925 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8875)
!8926 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8875)
!8927 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8875)
!8928 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8875)
!8929 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8875)
!8930 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8875)
!8931 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8875)
!8932 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8875)
!8933 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8875)
!8934 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8875)
!8935 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8875)
!8936 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8875)
!8937 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8875)
!8938 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8875)
!8939 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8875)
!8940 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8875)
!8941 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8875)
!8942 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !8943)
!8943 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8875)
!8944 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !8943)
!8945 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !8943)
!8946 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !8943)
!8947 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !8943)
!8948 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !8943)
!8949 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !8943)
!8950 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !8943)
!8951 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !8943)
!8952 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8875)
!8953 = !DILocation(line: 2786, column: 1, scope: !8867)
!8954 = distinct !DISubprogram(name: "i_rtype_alu__opc_slt__xpr_general__x_0__x_0__", scope: !8, file: !8, line: 2788, type: !9, scopeLine: 2789, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!8955 = !DILocation(line: 2791, column: 61, scope: !8954)
!8956 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !8957)
!8957 = distinct !DILocation(line: 2792, column: 28, scope: !8954)
!8958 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8959)
!8959 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !8960)
!8960 = distinct !DILocation(line: 2795, column: 5, scope: !8954)
!8961 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8959)
!8962 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !8960)
!8963 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !8960)
!8964 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !8965)
!8965 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !8960)
!8966 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !8965)
!8967 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !8965)
!8968 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !8965)
!8969 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !8965)
!8970 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !8965)
!8971 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !8965)
!8972 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !8960)
!8973 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !8960)
!8974 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !8960)
!8975 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !8960)
!8976 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !8960)
!8977 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !8960)
!8978 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !8960)
!8979 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !8960)
!8980 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !8960)
!8981 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !8960)
!8982 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !8960)
!8983 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !8960)
!8984 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !8960)
!8985 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !8960)
!8986 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !8960)
!8987 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !8960)
!8988 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !8960)
!8989 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !8960)
!8990 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !8960)
!8991 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !8960)
!8992 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !8960)
!8993 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !8960)
!8994 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !8960)
!8995 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !8960)
!8996 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !8960)
!8997 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !8960)
!8998 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !8960)
!8999 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !8960)
!9000 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !8960)
!9001 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !8960)
!9002 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !8960)
!9003 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !8960)
!9004 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !8960)
!9005 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !8960)
!9006 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !8960)
!9007 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !8960)
!9008 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !8960)
!9009 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !8960)
!9010 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !8960)
!9011 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !8960)
!9012 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !8960)
!9013 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !8960)
!9014 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !8960)
!9015 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !8960)
!9016 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !8960)
!9017 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !8960)
!9018 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !8960)
!9019 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !8960)
!9020 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9021)
!9021 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !8960)
!9022 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9021)
!9023 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9021)
!9024 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9021)
!9025 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9021)
!9026 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9021)
!9027 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9021)
!9028 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9021)
!9029 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9021)
!9030 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !8960)
!9031 = !DILocation(line: 2796, column: 1, scope: !8954)
!9032 = distinct !DISubprogram(name: "i_rtype_alu__opc_slt__xpr_general__x_0__xpr_general__", scope: !8, file: !8, line: 2798, type: !9, scopeLine: 2799, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9033 = !DILocation(line: 2801, column: 61, scope: !9032)
!9034 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9035)
!9035 = distinct !DILocation(line: 2802, column: 28, scope: !9032)
!9036 = !DILocation(line: 2804, column: 62, scope: !9032)
!9037 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9038)
!9038 = distinct !DILocation(line: 2805, column: 29, scope: !9032)
!9039 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9040)
!9040 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9041)
!9041 = distinct !DILocation(line: 2806, column: 5, scope: !9032)
!9042 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9040)
!9043 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9041)
!9044 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9041)
!9045 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9046)
!9046 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9041)
!9047 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9046)
!9048 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9046)
!9049 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9046)
!9050 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9046)
!9051 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9046)
!9052 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9046)
!9053 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9041)
!9054 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9041)
!9055 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9041)
!9056 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9041)
!9057 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9041)
!9058 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9041)
!9059 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9041)
!9060 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9041)
!9061 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9041)
!9062 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9041)
!9063 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9041)
!9064 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9041)
!9065 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9041)
!9066 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9041)
!9067 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9041)
!9068 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9041)
!9069 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9041)
!9070 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9041)
!9071 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9041)
!9072 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9041)
!9073 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9041)
!9074 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9041)
!9075 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9041)
!9076 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9041)
!9077 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9041)
!9078 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9041)
!9079 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9041)
!9080 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9041)
!9081 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9041)
!9082 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9041)
!9083 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9041)
!9084 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9041)
!9085 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9041)
!9086 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9041)
!9087 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9041)
!9088 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9041)
!9089 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9041)
!9090 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9041)
!9091 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9041)
!9092 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9041)
!9093 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9041)
!9094 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9041)
!9095 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9041)
!9096 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9041)
!9097 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9041)
!9098 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9041)
!9099 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9041)
!9100 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9041)
!9101 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9102)
!9102 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9041)
!9103 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9102)
!9104 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9102)
!9105 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9102)
!9106 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9102)
!9107 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9102)
!9108 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9102)
!9109 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9102)
!9110 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9102)
!9111 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9041)
!9112 = !DILocation(line: 2807, column: 1, scope: !9032)
!9113 = distinct !DISubprogram(name: "i_rtype_alu__opc_slt__xpr_general__xpr_general__x_0__", scope: !8, file: !8, line: 2809, type: !9, scopeLine: 2810, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9114 = !DILocation(line: 2812, column: 61, scope: !9113)
!9115 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9116)
!9116 = distinct !DILocation(line: 2813, column: 28, scope: !9113)
!9117 = !DILocation(line: 2814, column: 62, scope: !9113)
!9118 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9119)
!9119 = distinct !DILocation(line: 2815, column: 29, scope: !9113)
!9120 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !9121)
!9121 = distinct !DILocation(line: 2817, column: 5, scope: !9113)
!9122 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9123)
!9123 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9121)
!9124 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9123)
!9125 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9123)
!9126 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9123)
!9127 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9123)
!9128 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9123)
!9129 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9123)
!9130 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9121)
!9131 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9121)
!9132 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9133)
!9133 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9121)
!9134 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9133)
!9135 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9133)
!9136 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9133)
!9137 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9133)
!9138 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9133)
!9139 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9133)
!9140 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9121)
!9141 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9121)
!9142 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9121)
!9143 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9121)
!9144 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9121)
!9145 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9121)
!9146 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9121)
!9147 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9121)
!9148 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9121)
!9149 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9121)
!9150 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9121)
!9151 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9121)
!9152 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9121)
!9153 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9121)
!9154 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9121)
!9155 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9121)
!9156 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9121)
!9157 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9121)
!9158 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9121)
!9159 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9121)
!9160 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9121)
!9161 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9121)
!9162 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9121)
!9163 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9121)
!9164 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9121)
!9165 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9121)
!9166 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9121)
!9167 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9121)
!9168 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9121)
!9169 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9121)
!9170 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9121)
!9171 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9121)
!9172 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9121)
!9173 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9121)
!9174 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9121)
!9175 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9121)
!9176 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9121)
!9177 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9121)
!9178 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9121)
!9179 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9121)
!9180 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9121)
!9181 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9121)
!9182 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9121)
!9183 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9121)
!9184 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9121)
!9185 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9121)
!9186 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9121)
!9187 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9121)
!9188 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9189)
!9189 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9121)
!9190 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9189)
!9191 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9189)
!9192 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9189)
!9193 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9189)
!9194 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9189)
!9195 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9189)
!9196 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9189)
!9197 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9189)
!9198 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9121)
!9199 = !DILocation(line: 2818, column: 1, scope: !9113)
!9200 = distinct !DISubprogram(name: "i_rtype_alu__opc_slt__xpr_general__xpr_general__xpr_general__", scope: !8, file: !8, line: 2820, type: !9, scopeLine: 2821, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9201 = !DILocation(line: 2822, column: 11, scope: !9200)
!9202 = !DILocation(line: 2823, column: 61, scope: !9200)
!9203 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9204)
!9204 = distinct !DILocation(line: 2824, column: 28, scope: !9200)
!9205 = !DILocation(line: 2825, column: 62, scope: !9200)
!9206 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9207)
!9207 = distinct !DILocation(line: 2826, column: 29, scope: !9200)
!9208 = !DILocation(line: 2827, column: 62, scope: !9200)
!9209 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9210)
!9210 = distinct !DILocation(line: 2828, column: 29, scope: !9200)
!9211 = !DILocation(line: 2829, column: 40, scope: !9200)
!9212 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !9213)
!9213 = distinct !DILocation(line: 2829, column: 5, scope: !9200)
!9214 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9215)
!9215 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9213)
!9216 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9215)
!9217 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9215)
!9218 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9215)
!9219 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9215)
!9220 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9215)
!9221 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9215)
!9222 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9213)
!9223 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9213)
!9224 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9225)
!9225 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9213)
!9226 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9225)
!9227 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9225)
!9228 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9225)
!9229 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9225)
!9230 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9225)
!9231 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9225)
!9232 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9213)
!9233 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9213)
!9234 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9213)
!9235 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9213)
!9236 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9213)
!9237 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9213)
!9238 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9213)
!9239 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9213)
!9240 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9213)
!9241 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9213)
!9242 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9213)
!9243 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9213)
!9244 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9213)
!9245 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9213)
!9246 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9213)
!9247 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9213)
!9248 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9213)
!9249 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9213)
!9250 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9213)
!9251 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9213)
!9252 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9213)
!9253 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9213)
!9254 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9213)
!9255 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9213)
!9256 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9213)
!9257 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9213)
!9258 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9213)
!9259 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9213)
!9260 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9213)
!9261 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9213)
!9262 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9213)
!9263 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9213)
!9264 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9213)
!9265 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9213)
!9266 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9213)
!9267 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9213)
!9268 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9213)
!9269 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9213)
!9270 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9213)
!9271 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9213)
!9272 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9213)
!9273 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9213)
!9274 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9213)
!9275 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9213)
!9276 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9213)
!9277 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9213)
!9278 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9213)
!9279 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9213)
!9280 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9281)
!9281 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9213)
!9282 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9281)
!9283 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9281)
!9284 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9281)
!9285 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9281)
!9286 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9281)
!9287 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9281)
!9288 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9281)
!9289 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9281)
!9290 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9213)
!9291 = !DILocation(line: 2830, column: 1, scope: !9200)
!9292 = distinct !DISubprogram(name: "i_rtype_alu__opc_sltu__x_0__x_0__x_0__", scope: !8, file: !8, line: 2832, type: !9, scopeLine: 2833, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9293 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9294)
!9294 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9295)
!9295 = distinct !DILocation(line: 2838, column: 5, scope: !9292)
!9296 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9294)
!9297 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9295)
!9298 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9295)
!9299 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9300)
!9300 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9295)
!9301 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9300)
!9302 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9300)
!9303 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9300)
!9304 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9300)
!9305 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9300)
!9306 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9300)
!9307 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9295)
!9308 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9295)
!9309 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9295)
!9310 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9295)
!9311 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9295)
!9312 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9295)
!9313 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9295)
!9314 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9295)
!9315 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9295)
!9316 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9295)
!9317 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9295)
!9318 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9295)
!9319 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9295)
!9320 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9295)
!9321 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9295)
!9322 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9295)
!9323 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9295)
!9324 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9295)
!9325 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9295)
!9326 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9295)
!9327 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9295)
!9328 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9295)
!9329 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9295)
!9330 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9295)
!9331 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9295)
!9332 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9295)
!9333 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9295)
!9334 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9295)
!9335 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9295)
!9336 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9295)
!9337 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9295)
!9338 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9295)
!9339 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9295)
!9340 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9295)
!9341 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9295)
!9342 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9295)
!9343 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9295)
!9344 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9295)
!9345 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9295)
!9346 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9295)
!9347 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9295)
!9348 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9295)
!9349 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9295)
!9350 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9295)
!9351 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9295)
!9352 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9295)
!9353 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9295)
!9354 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9295)
!9355 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9356)
!9356 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9295)
!9357 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9356)
!9358 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9356)
!9359 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9356)
!9360 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9356)
!9361 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9356)
!9362 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9356)
!9363 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9356)
!9364 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9356)
!9365 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9295)
!9366 = !DILocation(line: 2839, column: 1, scope: !9292)
!9367 = distinct !DISubprogram(name: "i_rtype_alu__opc_sltu__x_0__x_0__xpr_general__", scope: !8, file: !8, line: 2841, type: !9, scopeLine: 2842, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9368 = !DILocation(line: 2846, column: 62, scope: !9367)
!9369 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9370)
!9370 = distinct !DILocation(line: 2847, column: 29, scope: !9367)
!9371 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9372)
!9372 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9373)
!9373 = distinct !DILocation(line: 2848, column: 5, scope: !9367)
!9374 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9372)
!9375 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9373)
!9376 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9373)
!9377 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9378)
!9378 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9373)
!9379 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9378)
!9380 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9378)
!9381 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9378)
!9382 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9378)
!9383 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9378)
!9384 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9378)
!9385 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9373)
!9386 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9373)
!9387 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9373)
!9388 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9373)
!9389 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9373)
!9390 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9373)
!9391 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9373)
!9392 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9373)
!9393 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9373)
!9394 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9373)
!9395 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9373)
!9396 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9373)
!9397 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9373)
!9398 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9373)
!9399 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9373)
!9400 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9373)
!9401 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9373)
!9402 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9373)
!9403 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9373)
!9404 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9373)
!9405 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9373)
!9406 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9373)
!9407 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9373)
!9408 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9373)
!9409 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9373)
!9410 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9373)
!9411 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9373)
!9412 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9373)
!9413 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9373)
!9414 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9373)
!9415 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9373)
!9416 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9373)
!9417 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9373)
!9418 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9373)
!9419 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9373)
!9420 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9373)
!9421 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9373)
!9422 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9373)
!9423 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9373)
!9424 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9373)
!9425 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9373)
!9426 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9373)
!9427 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9373)
!9428 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9373)
!9429 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9373)
!9430 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9373)
!9431 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9373)
!9432 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9373)
!9433 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9434)
!9434 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9373)
!9435 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9434)
!9436 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9434)
!9437 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9434)
!9438 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9434)
!9439 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9434)
!9440 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9434)
!9441 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9434)
!9442 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9434)
!9443 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9373)
!9444 = !DILocation(line: 2849, column: 1, scope: !9367)
!9445 = distinct !DISubprogram(name: "i_rtype_alu__opc_sltu__x_0__xpr_general__x_0__", scope: !8, file: !8, line: 2851, type: !9, scopeLine: 2852, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9446 = !DILocation(line: 2855, column: 62, scope: !9445)
!9447 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9448)
!9448 = distinct !DILocation(line: 2856, column: 29, scope: !9445)
!9449 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !9450)
!9450 = distinct !DILocation(line: 2858, column: 5, scope: !9445)
!9451 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9452)
!9452 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9450)
!9453 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9452)
!9454 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9452)
!9455 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9452)
!9456 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9452)
!9457 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9452)
!9458 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9452)
!9459 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9450)
!9460 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9450)
!9461 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9462)
!9462 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9450)
!9463 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9462)
!9464 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9462)
!9465 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9462)
!9466 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9462)
!9467 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9462)
!9468 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9462)
!9469 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9450)
!9470 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9450)
!9471 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9450)
!9472 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9450)
!9473 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9450)
!9474 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9450)
!9475 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9450)
!9476 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9450)
!9477 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9450)
!9478 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9450)
!9479 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9450)
!9480 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9450)
!9481 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9450)
!9482 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9450)
!9483 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9450)
!9484 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9450)
!9485 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9450)
!9486 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9450)
!9487 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9450)
!9488 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9450)
!9489 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9450)
!9490 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9450)
!9491 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9450)
!9492 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9450)
!9493 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9450)
!9494 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9450)
!9495 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9450)
!9496 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9450)
!9497 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9450)
!9498 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9450)
!9499 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9450)
!9500 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9450)
!9501 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9450)
!9502 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9450)
!9503 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9450)
!9504 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9450)
!9505 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9450)
!9506 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9450)
!9507 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9450)
!9508 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9450)
!9509 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9450)
!9510 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9450)
!9511 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9450)
!9512 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9450)
!9513 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9450)
!9514 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9450)
!9515 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9450)
!9516 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9450)
!9517 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9518)
!9518 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9450)
!9519 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9518)
!9520 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9518)
!9521 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9518)
!9522 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9518)
!9523 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9518)
!9524 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9518)
!9525 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9518)
!9526 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9518)
!9527 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9450)
!9528 = !DILocation(line: 2859, column: 1, scope: !9445)
!9529 = distinct !DISubprogram(name: "i_rtype_alu__opc_sltu__x_0__xpr_general__xpr_general__", scope: !8, file: !8, line: 2861, type: !9, scopeLine: 2862, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9530 = !DILocation(line: 2865, column: 62, scope: !9529)
!9531 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9532)
!9532 = distinct !DILocation(line: 2866, column: 29, scope: !9529)
!9533 = !DILocation(line: 2867, column: 62, scope: !9529)
!9534 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9535)
!9535 = distinct !DILocation(line: 2868, column: 29, scope: !9529)
!9536 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !9537)
!9537 = distinct !DILocation(line: 2869, column: 5, scope: !9529)
!9538 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9539)
!9539 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9537)
!9540 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9539)
!9541 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9539)
!9542 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9539)
!9543 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9539)
!9544 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9539)
!9545 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9539)
!9546 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9537)
!9547 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9537)
!9548 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9549)
!9549 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9537)
!9550 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9549)
!9551 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9549)
!9552 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9549)
!9553 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9549)
!9554 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9549)
!9555 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9549)
!9556 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9537)
!9557 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9537)
!9558 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9537)
!9559 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9537)
!9560 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9537)
!9561 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9537)
!9562 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9537)
!9563 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9537)
!9564 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9537)
!9565 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9537)
!9566 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9537)
!9567 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9537)
!9568 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9537)
!9569 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9537)
!9570 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9537)
!9571 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9537)
!9572 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9537)
!9573 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9537)
!9574 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9537)
!9575 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9537)
!9576 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9537)
!9577 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9537)
!9578 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9537)
!9579 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9537)
!9580 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9537)
!9581 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9537)
!9582 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9537)
!9583 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9537)
!9584 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9537)
!9585 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9537)
!9586 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9537)
!9587 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9537)
!9588 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9537)
!9589 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9537)
!9590 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9537)
!9591 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9537)
!9592 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9537)
!9593 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9537)
!9594 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9537)
!9595 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9537)
!9596 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9537)
!9597 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9537)
!9598 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9537)
!9599 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9537)
!9600 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9537)
!9601 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9537)
!9602 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9537)
!9603 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9537)
!9604 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9605)
!9605 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9537)
!9606 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9605)
!9607 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9605)
!9608 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9605)
!9609 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9605)
!9610 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9605)
!9611 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9605)
!9612 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9605)
!9613 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9605)
!9614 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9537)
!9615 = !DILocation(line: 2870, column: 1, scope: !9529)
!9616 = distinct !DISubprogram(name: "i_rtype_alu__opc_sltu__xpr_general__x_0__x_0__", scope: !8, file: !8, line: 2872, type: !9, scopeLine: 2873, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9617 = !DILocation(line: 2875, column: 61, scope: !9616)
!9618 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9619)
!9619 = distinct !DILocation(line: 2876, column: 28, scope: !9616)
!9620 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9621)
!9621 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9622)
!9622 = distinct !DILocation(line: 2879, column: 5, scope: !9616)
!9623 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9621)
!9624 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9622)
!9625 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9622)
!9626 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9627)
!9627 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9622)
!9628 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9627)
!9629 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9627)
!9630 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9627)
!9631 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9627)
!9632 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9627)
!9633 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9627)
!9634 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9622)
!9635 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9622)
!9636 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9622)
!9637 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9622)
!9638 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9622)
!9639 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9622)
!9640 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9622)
!9641 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9622)
!9642 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9622)
!9643 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9622)
!9644 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9622)
!9645 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9622)
!9646 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9622)
!9647 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9622)
!9648 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9622)
!9649 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9622)
!9650 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9622)
!9651 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9622)
!9652 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9622)
!9653 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9622)
!9654 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9622)
!9655 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9622)
!9656 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9622)
!9657 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9622)
!9658 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9622)
!9659 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9622)
!9660 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9622)
!9661 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9622)
!9662 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9622)
!9663 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9622)
!9664 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9622)
!9665 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9622)
!9666 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9622)
!9667 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9622)
!9668 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9622)
!9669 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9622)
!9670 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9622)
!9671 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9622)
!9672 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9622)
!9673 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9622)
!9674 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9622)
!9675 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9622)
!9676 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9622)
!9677 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9622)
!9678 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9622)
!9679 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9622)
!9680 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9622)
!9681 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9622)
!9682 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9683)
!9683 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9622)
!9684 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9683)
!9685 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9683)
!9686 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9683)
!9687 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9683)
!9688 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9683)
!9689 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9683)
!9690 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9683)
!9691 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9683)
!9692 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9622)
!9693 = !DILocation(line: 2880, column: 1, scope: !9616)
!9694 = distinct !DISubprogram(name: "i_rtype_alu__opc_sltu__xpr_general__x_0__xpr_general__", scope: !8, file: !8, line: 2882, type: !9, scopeLine: 2883, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9695 = !DILocation(line: 2885, column: 61, scope: !9694)
!9696 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9697)
!9697 = distinct !DILocation(line: 2886, column: 28, scope: !9694)
!9698 = !DILocation(line: 2888, column: 62, scope: !9694)
!9699 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9700)
!9700 = distinct !DILocation(line: 2889, column: 29, scope: !9694)
!9701 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9702)
!9702 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9703)
!9703 = distinct !DILocation(line: 2890, column: 5, scope: !9694)
!9704 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9702)
!9705 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9703)
!9706 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9703)
!9707 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9708)
!9708 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9703)
!9709 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9708)
!9710 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9708)
!9711 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9708)
!9712 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9708)
!9713 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9708)
!9714 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9708)
!9715 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9703)
!9716 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9703)
!9717 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9703)
!9718 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9703)
!9719 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9703)
!9720 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9703)
!9721 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9703)
!9722 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9703)
!9723 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9703)
!9724 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9703)
!9725 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9703)
!9726 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9703)
!9727 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9703)
!9728 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9703)
!9729 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9703)
!9730 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9703)
!9731 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9703)
!9732 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9703)
!9733 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9703)
!9734 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9703)
!9735 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9703)
!9736 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9703)
!9737 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9703)
!9738 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9703)
!9739 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9703)
!9740 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9703)
!9741 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9703)
!9742 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9703)
!9743 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9703)
!9744 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9703)
!9745 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9703)
!9746 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9703)
!9747 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9703)
!9748 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9703)
!9749 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9703)
!9750 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9703)
!9751 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9703)
!9752 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9703)
!9753 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9703)
!9754 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9703)
!9755 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9703)
!9756 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9703)
!9757 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9703)
!9758 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9703)
!9759 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9703)
!9760 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9703)
!9761 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9703)
!9762 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9703)
!9763 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9764)
!9764 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9703)
!9765 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9764)
!9766 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9764)
!9767 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9764)
!9768 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9764)
!9769 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9764)
!9770 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9764)
!9771 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9764)
!9772 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9764)
!9773 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9703)
!9774 = !DILocation(line: 2891, column: 1, scope: !9694)
!9775 = distinct !DISubprogram(name: "i_rtype_alu__opc_sltu__xpr_general__xpr_general__x_0__", scope: !8, file: !8, line: 2893, type: !9, scopeLine: 2894, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9776 = !DILocation(line: 2896, column: 61, scope: !9775)
!9777 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9778)
!9778 = distinct !DILocation(line: 2897, column: 28, scope: !9775)
!9779 = !DILocation(line: 2898, column: 62, scope: !9775)
!9780 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9781)
!9781 = distinct !DILocation(line: 2899, column: 29, scope: !9775)
!9782 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !9783)
!9783 = distinct !DILocation(line: 2901, column: 5, scope: !9775)
!9784 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9785)
!9785 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9783)
!9786 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9785)
!9787 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9785)
!9788 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9785)
!9789 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9785)
!9790 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9785)
!9791 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9785)
!9792 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9783)
!9793 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9783)
!9794 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9795)
!9795 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9783)
!9796 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9795)
!9797 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9795)
!9798 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9795)
!9799 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9795)
!9800 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9795)
!9801 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9795)
!9802 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9783)
!9803 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9783)
!9804 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9783)
!9805 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9783)
!9806 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9783)
!9807 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9783)
!9808 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9783)
!9809 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9783)
!9810 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9783)
!9811 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9783)
!9812 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9783)
!9813 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9783)
!9814 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9783)
!9815 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9783)
!9816 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9783)
!9817 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9783)
!9818 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9783)
!9819 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9783)
!9820 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9783)
!9821 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9783)
!9822 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9783)
!9823 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9783)
!9824 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9783)
!9825 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9783)
!9826 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9783)
!9827 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9783)
!9828 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9783)
!9829 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9783)
!9830 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9783)
!9831 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9783)
!9832 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9783)
!9833 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9783)
!9834 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9783)
!9835 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9783)
!9836 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9783)
!9837 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9783)
!9838 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9783)
!9839 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9783)
!9840 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9783)
!9841 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9783)
!9842 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9783)
!9843 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9783)
!9844 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9783)
!9845 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9783)
!9846 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9783)
!9847 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9783)
!9848 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9783)
!9849 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9783)
!9850 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9851)
!9851 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9783)
!9852 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9851)
!9853 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9851)
!9854 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9851)
!9855 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9851)
!9856 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9851)
!9857 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9851)
!9858 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9851)
!9859 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9851)
!9860 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9783)
!9861 = !DILocation(line: 2902, column: 1, scope: !9775)
!9862 = distinct !DISubprogram(name: "i_rtype_alu__opc_sltu__xpr_general__xpr_general__xpr_general__", scope: !8, file: !8, line: 2904, type: !9, scopeLine: 2905, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9863 = !DILocation(line: 2906, column: 11, scope: !9862)
!9864 = !DILocation(line: 2907, column: 61, scope: !9862)
!9865 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9866)
!9866 = distinct !DILocation(line: 2908, column: 28, scope: !9862)
!9867 = !DILocation(line: 2909, column: 62, scope: !9862)
!9868 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9869)
!9869 = distinct !DILocation(line: 2910, column: 29, scope: !9862)
!9870 = !DILocation(line: 2911, column: 62, scope: !9862)
!9871 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !9872)
!9872 = distinct !DILocation(line: 2912, column: 29, scope: !9862)
!9873 = !DILocation(line: 2913, column: 40, scope: !9862)
!9874 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !9875)
!9875 = distinct !DILocation(line: 2913, column: 5, scope: !9862)
!9876 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9877)
!9877 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9875)
!9878 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9877)
!9879 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9877)
!9880 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9877)
!9881 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9877)
!9882 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9877)
!9883 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9877)
!9884 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9875)
!9885 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9875)
!9886 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9887)
!9887 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9875)
!9888 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9887)
!9889 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9887)
!9890 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9887)
!9891 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9887)
!9892 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9887)
!9893 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9887)
!9894 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9875)
!9895 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9875)
!9896 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9875)
!9897 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9875)
!9898 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9875)
!9899 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9875)
!9900 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9875)
!9901 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9875)
!9902 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9875)
!9903 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9875)
!9904 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9875)
!9905 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9875)
!9906 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9875)
!9907 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9875)
!9908 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9875)
!9909 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9875)
!9910 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9875)
!9911 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9875)
!9912 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9875)
!9913 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9875)
!9914 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9875)
!9915 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9875)
!9916 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9875)
!9917 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9875)
!9918 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9875)
!9919 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9875)
!9920 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9875)
!9921 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9875)
!9922 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9875)
!9923 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9875)
!9924 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9875)
!9925 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9875)
!9926 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9875)
!9927 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9875)
!9928 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9875)
!9929 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9875)
!9930 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9875)
!9931 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9875)
!9932 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9875)
!9933 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9875)
!9934 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9875)
!9935 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9875)
!9936 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9875)
!9937 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9875)
!9938 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9875)
!9939 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9875)
!9940 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9875)
!9941 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9875)
!9942 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !9943)
!9943 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9875)
!9944 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !9943)
!9945 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !9943)
!9946 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !9943)
!9947 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !9943)
!9948 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !9943)
!9949 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !9943)
!9950 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !9943)
!9951 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !9943)
!9952 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9875)
!9953 = !DILocation(line: 2914, column: 1, scope: !9862)
!9954 = distinct !DISubprogram(name: "i_rtype_alu__opc_sra__x_0__x_0__x_0__", scope: !8, file: !8, line: 2916, type: !9, scopeLine: 2917, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!9955 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9956)
!9956 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !9957)
!9957 = distinct !DILocation(line: 2922, column: 5, scope: !9954)
!9958 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9956)
!9959 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !9957)
!9960 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !9957)
!9961 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !9962)
!9962 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !9957)
!9963 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !9962)
!9964 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !9962)
!9965 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !9962)
!9966 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !9962)
!9967 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !9962)
!9968 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !9962)
!9969 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !9957)
!9970 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !9957)
!9971 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !9957)
!9972 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !9957)
!9973 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !9957)
!9974 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !9957)
!9975 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !9957)
!9976 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !9957)
!9977 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !9957)
!9978 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !9957)
!9979 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !9957)
!9980 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !9957)
!9981 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !9957)
!9982 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !9957)
!9983 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !9957)
!9984 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !9957)
!9985 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !9957)
!9986 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !9957)
!9987 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !9957)
!9988 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !9957)
!9989 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !9957)
!9990 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !9957)
!9991 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !9957)
!9992 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !9957)
!9993 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !9957)
!9994 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !9957)
!9995 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !9957)
!9996 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !9957)
!9997 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !9957)
!9998 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !9957)
!9999 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !9957)
!10000 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !9957)
!10001 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !9957)
!10002 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !9957)
!10003 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !9957)
!10004 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !9957)
!10005 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !9957)
!10006 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !9957)
!10007 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !9957)
!10008 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !9957)
!10009 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !9957)
!10010 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !9957)
!10011 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !9957)
!10012 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !9957)
!10013 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !9957)
!10014 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !9957)
!10015 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !9957)
!10016 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !9957)
!10017 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10018)
!10018 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !9957)
!10019 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10018)
!10020 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10018)
!10021 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10018)
!10022 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10018)
!10023 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10018)
!10024 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10018)
!10025 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10018)
!10026 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10018)
!10027 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !9957)
!10028 = !DILocation(line: 2923, column: 1, scope: !9954)
!10029 = distinct !DISubprogram(name: "i_rtype_alu__opc_sra__x_0__x_0__xpr_general__", scope: !8, file: !8, line: 2925, type: !9, scopeLine: 2926, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10030 = !DILocation(line: 2930, column: 62, scope: !10029)
!10031 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10032)
!10032 = distinct !DILocation(line: 2931, column: 29, scope: !10029)
!10033 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10034)
!10034 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10035)
!10035 = distinct !DILocation(line: 2932, column: 5, scope: !10029)
!10036 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10034)
!10037 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10035)
!10038 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10035)
!10039 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10040)
!10040 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10035)
!10041 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10040)
!10042 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10040)
!10043 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10040)
!10044 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10040)
!10045 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10040)
!10046 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10040)
!10047 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10035)
!10048 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10035)
!10049 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10035)
!10050 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10035)
!10051 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10035)
!10052 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10035)
!10053 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10035)
!10054 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10035)
!10055 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10035)
!10056 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10035)
!10057 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10035)
!10058 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10035)
!10059 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10035)
!10060 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10035)
!10061 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10035)
!10062 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10035)
!10063 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10035)
!10064 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10035)
!10065 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10035)
!10066 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10035)
!10067 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10035)
!10068 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10035)
!10069 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10035)
!10070 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10035)
!10071 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10035)
!10072 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10035)
!10073 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10035)
!10074 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10035)
!10075 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10035)
!10076 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10035)
!10077 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10035)
!10078 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10035)
!10079 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10035)
!10080 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10035)
!10081 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10035)
!10082 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10035)
!10083 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10035)
!10084 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10035)
!10085 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10035)
!10086 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10035)
!10087 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10035)
!10088 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10035)
!10089 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10035)
!10090 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10035)
!10091 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10035)
!10092 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10035)
!10093 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10035)
!10094 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10035)
!10095 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10096)
!10096 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10035)
!10097 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10096)
!10098 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10096)
!10099 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10096)
!10100 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10096)
!10101 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10096)
!10102 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10096)
!10103 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10096)
!10104 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10096)
!10105 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10035)
!10106 = !DILocation(line: 2933, column: 1, scope: !10029)
!10107 = distinct !DISubprogram(name: "i_rtype_alu__opc_sra__x_0__xpr_general__x_0__", scope: !8, file: !8, line: 2935, type: !9, scopeLine: 2936, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10108 = !DILocation(line: 2939, column: 62, scope: !10107)
!10109 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10110)
!10110 = distinct !DILocation(line: 2940, column: 29, scope: !10107)
!10111 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !10112)
!10112 = distinct !DILocation(line: 2942, column: 5, scope: !10107)
!10113 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10114)
!10114 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10112)
!10115 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10114)
!10116 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10114)
!10117 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10114)
!10118 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10114)
!10119 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10114)
!10120 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10114)
!10121 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10112)
!10122 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10112)
!10123 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10124)
!10124 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10112)
!10125 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10124)
!10126 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10124)
!10127 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10124)
!10128 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10124)
!10129 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10124)
!10130 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10124)
!10131 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10112)
!10132 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10112)
!10133 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10112)
!10134 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10112)
!10135 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10112)
!10136 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10112)
!10137 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10112)
!10138 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10112)
!10139 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10112)
!10140 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10112)
!10141 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10112)
!10142 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10112)
!10143 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10112)
!10144 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10112)
!10145 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10112)
!10146 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10112)
!10147 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10112)
!10148 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10112)
!10149 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10112)
!10150 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10112)
!10151 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10112)
!10152 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10112)
!10153 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10112)
!10154 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10112)
!10155 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10112)
!10156 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10112)
!10157 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10112)
!10158 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10112)
!10159 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10112)
!10160 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10112)
!10161 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10112)
!10162 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10112)
!10163 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10112)
!10164 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10112)
!10165 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10112)
!10166 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10112)
!10167 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10112)
!10168 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10112)
!10169 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10112)
!10170 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10112)
!10171 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10112)
!10172 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10112)
!10173 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10112)
!10174 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10112)
!10175 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10112)
!10176 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10112)
!10177 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10112)
!10178 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10112)
!10179 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10180)
!10180 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10112)
!10181 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10180)
!10182 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10180)
!10183 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10180)
!10184 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10180)
!10185 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10180)
!10186 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10180)
!10187 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10180)
!10188 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10180)
!10189 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10112)
!10190 = !DILocation(line: 2943, column: 1, scope: !10107)
!10191 = distinct !DISubprogram(name: "i_rtype_alu__opc_sra__x_0__xpr_general__xpr_general__", scope: !8, file: !8, line: 2945, type: !9, scopeLine: 2946, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10192 = !DILocation(line: 2949, column: 62, scope: !10191)
!10193 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10194)
!10194 = distinct !DILocation(line: 2950, column: 29, scope: !10191)
!10195 = !DILocation(line: 2951, column: 62, scope: !10191)
!10196 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10197)
!10197 = distinct !DILocation(line: 2952, column: 29, scope: !10191)
!10198 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !10199)
!10199 = distinct !DILocation(line: 2953, column: 5, scope: !10191)
!10200 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10201)
!10201 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10199)
!10202 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10201)
!10203 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10201)
!10204 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10201)
!10205 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10201)
!10206 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10201)
!10207 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10201)
!10208 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10199)
!10209 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10199)
!10210 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10211)
!10211 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10199)
!10212 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10211)
!10213 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10211)
!10214 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10211)
!10215 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10211)
!10216 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10211)
!10217 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10211)
!10218 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10199)
!10219 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10199)
!10220 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10199)
!10221 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10199)
!10222 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10199)
!10223 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10199)
!10224 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10199)
!10225 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10199)
!10226 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10199)
!10227 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10199)
!10228 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10199)
!10229 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10199)
!10230 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10199)
!10231 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10199)
!10232 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10199)
!10233 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10199)
!10234 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10199)
!10235 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10199)
!10236 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10199)
!10237 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10199)
!10238 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10199)
!10239 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10199)
!10240 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10199)
!10241 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10199)
!10242 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10199)
!10243 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10199)
!10244 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10199)
!10245 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10199)
!10246 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10199)
!10247 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10199)
!10248 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10199)
!10249 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10199)
!10250 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10199)
!10251 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10199)
!10252 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10199)
!10253 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10199)
!10254 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10199)
!10255 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10199)
!10256 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10199)
!10257 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10199)
!10258 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10199)
!10259 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10199)
!10260 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10199)
!10261 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10199)
!10262 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10199)
!10263 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10199)
!10264 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10199)
!10265 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10199)
!10266 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10267)
!10267 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10199)
!10268 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10267)
!10269 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10267)
!10270 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10267)
!10271 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10267)
!10272 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10267)
!10273 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10267)
!10274 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10267)
!10275 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10267)
!10276 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10199)
!10277 = !DILocation(line: 2954, column: 1, scope: !10191)
!10278 = distinct !DISubprogram(name: "i_rtype_alu__opc_sra__xpr_general__x_0__x_0__", scope: !8, file: !8, line: 2956, type: !9, scopeLine: 2957, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10279 = !DILocation(line: 2959, column: 61, scope: !10278)
!10280 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10281)
!10281 = distinct !DILocation(line: 2960, column: 28, scope: !10278)
!10282 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10283)
!10283 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10284)
!10284 = distinct !DILocation(line: 2963, column: 5, scope: !10278)
!10285 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10283)
!10286 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10284)
!10287 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10284)
!10288 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10289)
!10289 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10284)
!10290 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10289)
!10291 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10289)
!10292 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10289)
!10293 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10289)
!10294 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10289)
!10295 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10289)
!10296 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10284)
!10297 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10284)
!10298 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10284)
!10299 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10284)
!10300 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10284)
!10301 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10284)
!10302 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10284)
!10303 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10284)
!10304 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10284)
!10305 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10284)
!10306 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10284)
!10307 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10284)
!10308 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10284)
!10309 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10284)
!10310 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10284)
!10311 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10284)
!10312 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10284)
!10313 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10284)
!10314 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10284)
!10315 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10284)
!10316 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10284)
!10317 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10284)
!10318 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10284)
!10319 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10284)
!10320 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10284)
!10321 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10284)
!10322 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10284)
!10323 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10284)
!10324 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10284)
!10325 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10284)
!10326 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10284)
!10327 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10284)
!10328 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10284)
!10329 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10284)
!10330 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10284)
!10331 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10284)
!10332 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10284)
!10333 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10284)
!10334 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10284)
!10335 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10284)
!10336 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10284)
!10337 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10284)
!10338 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10284)
!10339 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10284)
!10340 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10284)
!10341 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10284)
!10342 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10284)
!10343 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10284)
!10344 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10345)
!10345 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10284)
!10346 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10345)
!10347 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10345)
!10348 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10345)
!10349 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10345)
!10350 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10345)
!10351 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10345)
!10352 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10345)
!10353 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10345)
!10354 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10284)
!10355 = !DILocation(line: 2964, column: 1, scope: !10278)
!10356 = distinct !DISubprogram(name: "i_rtype_alu__opc_sra__xpr_general__x_0__xpr_general__", scope: !8, file: !8, line: 2966, type: !9, scopeLine: 2967, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10357 = !DILocation(line: 2969, column: 61, scope: !10356)
!10358 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10359)
!10359 = distinct !DILocation(line: 2970, column: 28, scope: !10356)
!10360 = !DILocation(line: 2972, column: 62, scope: !10356)
!10361 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10362)
!10362 = distinct !DILocation(line: 2973, column: 29, scope: !10356)
!10363 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10364)
!10364 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10365)
!10365 = distinct !DILocation(line: 2974, column: 5, scope: !10356)
!10366 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10364)
!10367 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10365)
!10368 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10365)
!10369 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10370)
!10370 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10365)
!10371 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10370)
!10372 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10370)
!10373 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10370)
!10374 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10370)
!10375 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10370)
!10376 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10370)
!10377 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10365)
!10378 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10365)
!10379 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10365)
!10380 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10365)
!10381 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10365)
!10382 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10365)
!10383 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10365)
!10384 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10365)
!10385 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10365)
!10386 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10365)
!10387 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10365)
!10388 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10365)
!10389 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10365)
!10390 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10365)
!10391 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10365)
!10392 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10365)
!10393 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10365)
!10394 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10365)
!10395 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10365)
!10396 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10365)
!10397 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10365)
!10398 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10365)
!10399 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10365)
!10400 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10365)
!10401 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10365)
!10402 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10365)
!10403 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10365)
!10404 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10365)
!10405 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10365)
!10406 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10365)
!10407 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10365)
!10408 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10365)
!10409 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10365)
!10410 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10365)
!10411 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10365)
!10412 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10365)
!10413 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10365)
!10414 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10365)
!10415 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10365)
!10416 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10365)
!10417 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10365)
!10418 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10365)
!10419 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10365)
!10420 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10365)
!10421 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10365)
!10422 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10365)
!10423 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10365)
!10424 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10365)
!10425 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10426)
!10426 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10365)
!10427 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10426)
!10428 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10426)
!10429 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10426)
!10430 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10426)
!10431 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10426)
!10432 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10426)
!10433 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10426)
!10434 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10426)
!10435 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10365)
!10436 = !DILocation(line: 2975, column: 1, scope: !10356)
!10437 = distinct !DISubprogram(name: "i_rtype_alu__opc_sra__xpr_general__xpr_general__x_0__", scope: !8, file: !8, line: 2977, type: !9, scopeLine: 2978, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10438 = !DILocation(line: 2980, column: 61, scope: !10437)
!10439 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10440)
!10440 = distinct !DILocation(line: 2981, column: 28, scope: !10437)
!10441 = !DILocation(line: 2982, column: 62, scope: !10437)
!10442 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10443)
!10443 = distinct !DILocation(line: 2983, column: 29, scope: !10437)
!10444 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !10445)
!10445 = distinct !DILocation(line: 2985, column: 5, scope: !10437)
!10446 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10447)
!10447 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10445)
!10448 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10447)
!10449 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10447)
!10450 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10447)
!10451 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10447)
!10452 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10447)
!10453 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10447)
!10454 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10445)
!10455 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10445)
!10456 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10457)
!10457 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10445)
!10458 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10457)
!10459 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10457)
!10460 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10457)
!10461 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10457)
!10462 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10457)
!10463 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10457)
!10464 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10445)
!10465 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10445)
!10466 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10445)
!10467 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10445)
!10468 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10445)
!10469 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10445)
!10470 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10445)
!10471 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10445)
!10472 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10445)
!10473 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10445)
!10474 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10445)
!10475 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10445)
!10476 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10445)
!10477 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10445)
!10478 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10445)
!10479 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10445)
!10480 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10445)
!10481 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10445)
!10482 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10445)
!10483 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10445)
!10484 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10445)
!10485 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10445)
!10486 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10445)
!10487 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10445)
!10488 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10445)
!10489 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10445)
!10490 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10445)
!10491 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10445)
!10492 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10445)
!10493 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10445)
!10494 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10445)
!10495 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10445)
!10496 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10445)
!10497 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10445)
!10498 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10445)
!10499 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10445)
!10500 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10445)
!10501 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10445)
!10502 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10445)
!10503 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10445)
!10504 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10445)
!10505 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10445)
!10506 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10445)
!10507 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10445)
!10508 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10445)
!10509 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10445)
!10510 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10445)
!10511 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10445)
!10512 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10513)
!10513 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10445)
!10514 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10513)
!10515 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10513)
!10516 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10513)
!10517 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10513)
!10518 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10513)
!10519 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10513)
!10520 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10513)
!10521 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10513)
!10522 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10445)
!10523 = !DILocation(line: 2986, column: 1, scope: !10437)
!10524 = distinct !DISubprogram(name: "i_rtype_alu__opc_sra__xpr_general__xpr_general__xpr_general__", scope: !8, file: !8, line: 2988, type: !9, scopeLine: 2989, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10525 = !DILocation(line: 2990, column: 11, scope: !10524)
!10526 = !DILocation(line: 2991, column: 61, scope: !10524)
!10527 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10528)
!10528 = distinct !DILocation(line: 2992, column: 28, scope: !10524)
!10529 = !DILocation(line: 2993, column: 62, scope: !10524)
!10530 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10531)
!10531 = distinct !DILocation(line: 2994, column: 29, scope: !10524)
!10532 = !DILocation(line: 2995, column: 62, scope: !10524)
!10533 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10534)
!10534 = distinct !DILocation(line: 2996, column: 29, scope: !10524)
!10535 = !DILocation(line: 2997, column: 40, scope: !10524)
!10536 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !10537)
!10537 = distinct !DILocation(line: 2997, column: 5, scope: !10524)
!10538 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10539)
!10539 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10537)
!10540 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10539)
!10541 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10539)
!10542 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10539)
!10543 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10539)
!10544 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10539)
!10545 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10539)
!10546 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10537)
!10547 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10537)
!10548 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10549)
!10549 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10537)
!10550 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10549)
!10551 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10549)
!10552 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10549)
!10553 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10549)
!10554 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10549)
!10555 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10549)
!10556 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10537)
!10557 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10537)
!10558 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10537)
!10559 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10537)
!10560 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10537)
!10561 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10537)
!10562 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10537)
!10563 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10537)
!10564 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10537)
!10565 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10537)
!10566 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10537)
!10567 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10537)
!10568 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10537)
!10569 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10537)
!10570 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10537)
!10571 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10537)
!10572 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10537)
!10573 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10537)
!10574 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10537)
!10575 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10537)
!10576 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10537)
!10577 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10537)
!10578 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10537)
!10579 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10537)
!10580 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10537)
!10581 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10537)
!10582 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10537)
!10583 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10537)
!10584 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10537)
!10585 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10537)
!10586 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10537)
!10587 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10537)
!10588 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10537)
!10589 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10537)
!10590 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10537)
!10591 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10537)
!10592 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10537)
!10593 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10537)
!10594 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10537)
!10595 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10537)
!10596 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10537)
!10597 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10537)
!10598 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10537)
!10599 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10537)
!10600 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10537)
!10601 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10537)
!10602 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10537)
!10603 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10537)
!10604 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10605)
!10605 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10537)
!10606 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10605)
!10607 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10605)
!10608 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10605)
!10609 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10605)
!10610 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10605)
!10611 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10605)
!10612 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10605)
!10613 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10605)
!10614 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10537)
!10615 = !DILocation(line: 2998, column: 1, scope: !10524)
!10616 = distinct !DISubprogram(name: "i_rtype_alu__opc_srl__x_0__x_0__x_0__", scope: !8, file: !8, line: 3000, type: !9, scopeLine: 3001, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10617 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10618)
!10618 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10619)
!10619 = distinct !DILocation(line: 3006, column: 5, scope: !10616)
!10620 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10618)
!10621 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10619)
!10622 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10619)
!10623 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10624)
!10624 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10619)
!10625 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10624)
!10626 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10624)
!10627 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10624)
!10628 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10624)
!10629 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10624)
!10630 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10624)
!10631 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10619)
!10632 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10619)
!10633 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10619)
!10634 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10619)
!10635 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10619)
!10636 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10619)
!10637 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10619)
!10638 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10619)
!10639 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10619)
!10640 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10619)
!10641 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10619)
!10642 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10619)
!10643 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10619)
!10644 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10619)
!10645 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10619)
!10646 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10619)
!10647 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10619)
!10648 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10619)
!10649 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10619)
!10650 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10619)
!10651 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10619)
!10652 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10619)
!10653 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10619)
!10654 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10619)
!10655 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10619)
!10656 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10619)
!10657 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10619)
!10658 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10619)
!10659 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10619)
!10660 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10619)
!10661 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10619)
!10662 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10619)
!10663 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10619)
!10664 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10619)
!10665 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10619)
!10666 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10619)
!10667 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10619)
!10668 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10619)
!10669 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10619)
!10670 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10619)
!10671 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10619)
!10672 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10619)
!10673 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10619)
!10674 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10619)
!10675 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10619)
!10676 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10619)
!10677 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10619)
!10678 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10619)
!10679 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10680)
!10680 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10619)
!10681 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10680)
!10682 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10680)
!10683 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10680)
!10684 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10680)
!10685 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10680)
!10686 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10680)
!10687 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10680)
!10688 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10680)
!10689 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10619)
!10690 = !DILocation(line: 3007, column: 1, scope: !10616)
!10691 = distinct !DISubprogram(name: "i_rtype_alu__opc_srl__x_0__x_0__xpr_general__", scope: !8, file: !8, line: 3009, type: !9, scopeLine: 3010, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10692 = !DILocation(line: 3014, column: 62, scope: !10691)
!10693 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10694)
!10694 = distinct !DILocation(line: 3015, column: 29, scope: !10691)
!10695 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10696)
!10696 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10697)
!10697 = distinct !DILocation(line: 3016, column: 5, scope: !10691)
!10698 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10696)
!10699 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10697)
!10700 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10697)
!10701 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10702)
!10702 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10697)
!10703 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10702)
!10704 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10702)
!10705 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10702)
!10706 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10702)
!10707 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10702)
!10708 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10702)
!10709 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10697)
!10710 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10697)
!10711 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10697)
!10712 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10697)
!10713 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10697)
!10714 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10697)
!10715 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10697)
!10716 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10697)
!10717 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10697)
!10718 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10697)
!10719 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10697)
!10720 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10697)
!10721 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10697)
!10722 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10697)
!10723 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10697)
!10724 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10697)
!10725 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10697)
!10726 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10697)
!10727 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10697)
!10728 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10697)
!10729 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10697)
!10730 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10697)
!10731 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10697)
!10732 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10697)
!10733 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10697)
!10734 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10697)
!10735 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10697)
!10736 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10697)
!10737 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10697)
!10738 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10697)
!10739 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10697)
!10740 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10697)
!10741 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10697)
!10742 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10697)
!10743 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10697)
!10744 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10697)
!10745 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10697)
!10746 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10697)
!10747 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10697)
!10748 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10697)
!10749 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10697)
!10750 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10697)
!10751 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10697)
!10752 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10697)
!10753 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10697)
!10754 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10697)
!10755 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10697)
!10756 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10697)
!10757 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10758)
!10758 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10697)
!10759 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10758)
!10760 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10758)
!10761 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10758)
!10762 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10758)
!10763 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10758)
!10764 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10758)
!10765 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10758)
!10766 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10758)
!10767 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10697)
!10768 = !DILocation(line: 3017, column: 1, scope: !10691)
!10769 = distinct !DISubprogram(name: "i_rtype_alu__opc_srl__x_0__xpr_general__x_0__", scope: !8, file: !8, line: 3019, type: !9, scopeLine: 3020, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10770 = !DILocation(line: 3023, column: 62, scope: !10769)
!10771 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10772)
!10772 = distinct !DILocation(line: 3024, column: 29, scope: !10769)
!10773 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !10774)
!10774 = distinct !DILocation(line: 3026, column: 5, scope: !10769)
!10775 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10776)
!10776 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10774)
!10777 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10776)
!10778 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10776)
!10779 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10776)
!10780 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10776)
!10781 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10776)
!10782 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10776)
!10783 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10774)
!10784 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10774)
!10785 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10786)
!10786 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10774)
!10787 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10786)
!10788 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10786)
!10789 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10786)
!10790 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10786)
!10791 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10786)
!10792 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10786)
!10793 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10774)
!10794 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10774)
!10795 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10774)
!10796 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10774)
!10797 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10774)
!10798 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10774)
!10799 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10774)
!10800 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10774)
!10801 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10774)
!10802 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10774)
!10803 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10774)
!10804 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10774)
!10805 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10774)
!10806 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10774)
!10807 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10774)
!10808 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10774)
!10809 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10774)
!10810 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10774)
!10811 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10774)
!10812 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10774)
!10813 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10774)
!10814 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10774)
!10815 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10774)
!10816 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10774)
!10817 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10774)
!10818 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10774)
!10819 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10774)
!10820 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10774)
!10821 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10774)
!10822 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10774)
!10823 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10774)
!10824 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10774)
!10825 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10774)
!10826 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10774)
!10827 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10774)
!10828 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10774)
!10829 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10774)
!10830 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10774)
!10831 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10774)
!10832 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10774)
!10833 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10774)
!10834 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10774)
!10835 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10774)
!10836 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10774)
!10837 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10774)
!10838 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10774)
!10839 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10774)
!10840 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10774)
!10841 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10842)
!10842 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10774)
!10843 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10842)
!10844 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10842)
!10845 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10842)
!10846 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10842)
!10847 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10842)
!10848 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10842)
!10849 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10842)
!10850 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10842)
!10851 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10774)
!10852 = !DILocation(line: 3027, column: 1, scope: !10769)
!10853 = distinct !DISubprogram(name: "i_rtype_alu__opc_srl__x_0__xpr_general__xpr_general__", scope: !8, file: !8, line: 3029, type: !9, scopeLine: 3030, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10854 = !DILocation(line: 3033, column: 62, scope: !10853)
!10855 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10856)
!10856 = distinct !DILocation(line: 3034, column: 29, scope: !10853)
!10857 = !DILocation(line: 3035, column: 62, scope: !10853)
!10858 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10859)
!10859 = distinct !DILocation(line: 3036, column: 29, scope: !10853)
!10860 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !10861)
!10861 = distinct !DILocation(line: 3037, column: 5, scope: !10853)
!10862 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10863)
!10863 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10861)
!10864 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10863)
!10865 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10863)
!10866 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10863)
!10867 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10863)
!10868 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10863)
!10869 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10863)
!10870 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10861)
!10871 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10861)
!10872 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10873)
!10873 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10861)
!10874 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10873)
!10875 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10873)
!10876 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10873)
!10877 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10873)
!10878 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10873)
!10879 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10873)
!10880 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10861)
!10881 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10861)
!10882 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10861)
!10883 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10861)
!10884 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10861)
!10885 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10861)
!10886 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10861)
!10887 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10861)
!10888 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10861)
!10889 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10861)
!10890 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10861)
!10891 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10861)
!10892 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10861)
!10893 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10861)
!10894 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10861)
!10895 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10861)
!10896 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10861)
!10897 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10861)
!10898 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10861)
!10899 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10861)
!10900 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10861)
!10901 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10861)
!10902 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10861)
!10903 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10861)
!10904 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10861)
!10905 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10861)
!10906 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10861)
!10907 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10861)
!10908 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10861)
!10909 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10861)
!10910 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10861)
!10911 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10861)
!10912 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10861)
!10913 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10861)
!10914 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10861)
!10915 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10861)
!10916 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10861)
!10917 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10861)
!10918 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10861)
!10919 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10861)
!10920 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10861)
!10921 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10861)
!10922 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10861)
!10923 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10861)
!10924 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10861)
!10925 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10861)
!10926 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10861)
!10927 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10861)
!10928 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !10929)
!10929 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10861)
!10930 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !10929)
!10931 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !10929)
!10932 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !10929)
!10933 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !10929)
!10934 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !10929)
!10935 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !10929)
!10936 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !10929)
!10937 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !10929)
!10938 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10861)
!10939 = !DILocation(line: 3038, column: 1, scope: !10853)
!10940 = distinct !DISubprogram(name: "i_rtype_alu__opc_srl__xpr_general__x_0__x_0__", scope: !8, file: !8, line: 3040, type: !9, scopeLine: 3041, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!10941 = !DILocation(line: 3043, column: 61, scope: !10940)
!10942 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !10943)
!10943 = distinct !DILocation(line: 3044, column: 28, scope: !10940)
!10944 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10945)
!10945 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !10946)
!10946 = distinct !DILocation(line: 3047, column: 5, scope: !10940)
!10947 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10945)
!10948 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !10946)
!10949 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !10946)
!10950 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !10951)
!10951 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !10946)
!10952 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !10951)
!10953 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !10951)
!10954 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !10951)
!10955 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !10951)
!10956 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !10951)
!10957 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !10951)
!10958 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !10946)
!10959 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !10946)
!10960 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !10946)
!10961 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !10946)
!10962 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !10946)
!10963 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !10946)
!10964 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !10946)
!10965 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !10946)
!10966 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !10946)
!10967 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !10946)
!10968 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !10946)
!10969 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !10946)
!10970 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !10946)
!10971 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !10946)
!10972 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !10946)
!10973 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !10946)
!10974 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !10946)
!10975 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !10946)
!10976 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !10946)
!10977 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !10946)
!10978 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !10946)
!10979 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !10946)
!10980 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !10946)
!10981 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !10946)
!10982 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !10946)
!10983 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !10946)
!10984 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !10946)
!10985 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !10946)
!10986 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !10946)
!10987 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !10946)
!10988 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !10946)
!10989 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !10946)
!10990 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !10946)
!10991 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !10946)
!10992 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !10946)
!10993 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !10946)
!10994 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !10946)
!10995 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !10946)
!10996 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !10946)
!10997 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !10946)
!10998 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !10946)
!10999 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !10946)
!11000 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !10946)
!11001 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !10946)
!11002 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !10946)
!11003 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !10946)
!11004 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !10946)
!11005 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !10946)
!11006 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11007)
!11007 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !10946)
!11008 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11007)
!11009 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11007)
!11010 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11007)
!11011 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11007)
!11012 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11007)
!11013 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11007)
!11014 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11007)
!11015 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11007)
!11016 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !10946)
!11017 = !DILocation(line: 3048, column: 1, scope: !10940)
!11018 = distinct !DISubprogram(name: "i_rtype_alu__opc_srl__xpr_general__x_0__xpr_general__", scope: !8, file: !8, line: 3050, type: !9, scopeLine: 3051, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11019 = !DILocation(line: 3053, column: 61, scope: !11018)
!11020 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11021)
!11021 = distinct !DILocation(line: 3054, column: 28, scope: !11018)
!11022 = !DILocation(line: 3056, column: 62, scope: !11018)
!11023 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11024)
!11024 = distinct !DILocation(line: 3057, column: 29, scope: !11018)
!11025 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11026)
!11026 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11027)
!11027 = distinct !DILocation(line: 3058, column: 5, scope: !11018)
!11028 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11026)
!11029 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11027)
!11030 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11027)
!11031 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11032)
!11032 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11027)
!11033 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11032)
!11034 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11032)
!11035 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11032)
!11036 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11032)
!11037 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11032)
!11038 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11032)
!11039 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11027)
!11040 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11027)
!11041 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11027)
!11042 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11027)
!11043 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11027)
!11044 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11027)
!11045 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11027)
!11046 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11027)
!11047 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11027)
!11048 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11027)
!11049 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11027)
!11050 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11027)
!11051 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11027)
!11052 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11027)
!11053 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11027)
!11054 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11027)
!11055 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11027)
!11056 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11027)
!11057 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11027)
!11058 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11027)
!11059 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11027)
!11060 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11027)
!11061 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11027)
!11062 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11027)
!11063 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11027)
!11064 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11027)
!11065 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11027)
!11066 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11027)
!11067 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11027)
!11068 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11027)
!11069 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11027)
!11070 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11027)
!11071 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11027)
!11072 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11027)
!11073 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11027)
!11074 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11027)
!11075 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11027)
!11076 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11027)
!11077 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11027)
!11078 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11027)
!11079 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11027)
!11080 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11027)
!11081 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11027)
!11082 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11027)
!11083 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11027)
!11084 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11027)
!11085 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11027)
!11086 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11027)
!11087 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11088)
!11088 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11027)
!11089 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11088)
!11090 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11088)
!11091 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11088)
!11092 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11088)
!11093 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11088)
!11094 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11088)
!11095 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11088)
!11096 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11088)
!11097 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11027)
!11098 = !DILocation(line: 3059, column: 1, scope: !11018)
!11099 = distinct !DISubprogram(name: "i_rtype_alu__opc_srl__xpr_general__xpr_general__x_0__", scope: !8, file: !8, line: 3061, type: !9, scopeLine: 3062, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11100 = !DILocation(line: 3064, column: 61, scope: !11099)
!11101 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11102)
!11102 = distinct !DILocation(line: 3065, column: 28, scope: !11099)
!11103 = !DILocation(line: 3066, column: 62, scope: !11099)
!11104 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11105)
!11105 = distinct !DILocation(line: 3067, column: 29, scope: !11099)
!11106 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !11107)
!11107 = distinct !DILocation(line: 3069, column: 5, scope: !11099)
!11108 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11109)
!11109 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11107)
!11110 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11109)
!11111 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11109)
!11112 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11109)
!11113 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11109)
!11114 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11109)
!11115 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11109)
!11116 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11107)
!11117 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11107)
!11118 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11119)
!11119 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11107)
!11120 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11119)
!11121 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11119)
!11122 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11119)
!11123 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11119)
!11124 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11119)
!11125 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11119)
!11126 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11107)
!11127 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11107)
!11128 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11107)
!11129 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11107)
!11130 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11107)
!11131 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11107)
!11132 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11107)
!11133 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11107)
!11134 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11107)
!11135 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11107)
!11136 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11107)
!11137 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11107)
!11138 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11107)
!11139 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11107)
!11140 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11107)
!11141 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11107)
!11142 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11107)
!11143 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11107)
!11144 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11107)
!11145 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11107)
!11146 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11107)
!11147 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11107)
!11148 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11107)
!11149 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11107)
!11150 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11107)
!11151 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11107)
!11152 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11107)
!11153 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11107)
!11154 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11107)
!11155 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11107)
!11156 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11107)
!11157 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11107)
!11158 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11107)
!11159 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11107)
!11160 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11107)
!11161 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11107)
!11162 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11107)
!11163 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11107)
!11164 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11107)
!11165 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11107)
!11166 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11107)
!11167 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11107)
!11168 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11107)
!11169 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11107)
!11170 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11107)
!11171 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11107)
!11172 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11107)
!11173 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11107)
!11174 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11175)
!11175 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11107)
!11176 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11175)
!11177 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11175)
!11178 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11175)
!11179 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11175)
!11180 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11175)
!11181 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11175)
!11182 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11175)
!11183 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11175)
!11184 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11107)
!11185 = !DILocation(line: 3070, column: 1, scope: !11099)
!11186 = distinct !DISubprogram(name: "i_rtype_alu__opc_srl__xpr_general__xpr_general__xpr_general__", scope: !8, file: !8, line: 3072, type: !9, scopeLine: 3073, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11187 = !DILocation(line: 3074, column: 11, scope: !11186)
!11188 = !DILocation(line: 3075, column: 61, scope: !11186)
!11189 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11190)
!11190 = distinct !DILocation(line: 3076, column: 28, scope: !11186)
!11191 = !DILocation(line: 3077, column: 62, scope: !11186)
!11192 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11193)
!11193 = distinct !DILocation(line: 3078, column: 29, scope: !11186)
!11194 = !DILocation(line: 3079, column: 62, scope: !11186)
!11195 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11196)
!11196 = distinct !DILocation(line: 3080, column: 29, scope: !11186)
!11197 = !DILocation(line: 3081, column: 40, scope: !11186)
!11198 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !11199)
!11199 = distinct !DILocation(line: 3081, column: 5, scope: !11186)
!11200 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11201)
!11201 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11199)
!11202 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11201)
!11203 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11201)
!11204 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11201)
!11205 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11201)
!11206 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11201)
!11207 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11201)
!11208 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11199)
!11209 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11199)
!11210 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11211)
!11211 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11199)
!11212 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11211)
!11213 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11211)
!11214 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11211)
!11215 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11211)
!11216 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11211)
!11217 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11211)
!11218 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11199)
!11219 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11199)
!11220 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11199)
!11221 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11199)
!11222 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11199)
!11223 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11199)
!11224 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11199)
!11225 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11199)
!11226 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11199)
!11227 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11199)
!11228 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11199)
!11229 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11199)
!11230 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11199)
!11231 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11199)
!11232 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11199)
!11233 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11199)
!11234 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11199)
!11235 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11199)
!11236 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11199)
!11237 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11199)
!11238 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11199)
!11239 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11199)
!11240 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11199)
!11241 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11199)
!11242 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11199)
!11243 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11199)
!11244 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11199)
!11245 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11199)
!11246 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11199)
!11247 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11199)
!11248 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11199)
!11249 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11199)
!11250 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11199)
!11251 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11199)
!11252 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11199)
!11253 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11199)
!11254 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11199)
!11255 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11199)
!11256 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11199)
!11257 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11199)
!11258 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11199)
!11259 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11199)
!11260 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11199)
!11261 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11199)
!11262 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11199)
!11263 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11199)
!11264 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11199)
!11265 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11199)
!11266 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11267)
!11267 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11199)
!11268 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11267)
!11269 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11267)
!11270 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11267)
!11271 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11267)
!11272 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11267)
!11273 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11267)
!11274 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11267)
!11275 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11267)
!11276 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11199)
!11277 = !DILocation(line: 3082, column: 1, scope: !11186)
!11278 = distinct !DISubprogram(name: "i_rtype_alu__opc_sub__x_0__x_0__x_0__", scope: !8, file: !8, line: 3084, type: !9, scopeLine: 3085, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11279 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11280)
!11280 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11281)
!11281 = distinct !DILocation(line: 3090, column: 5, scope: !11278)
!11282 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11280)
!11283 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11281)
!11284 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11281)
!11285 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11286)
!11286 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11281)
!11287 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11286)
!11288 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11286)
!11289 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11286)
!11290 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11286)
!11291 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11286)
!11292 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11286)
!11293 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11281)
!11294 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11281)
!11295 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11281)
!11296 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11281)
!11297 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11281)
!11298 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11281)
!11299 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11281)
!11300 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11281)
!11301 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11281)
!11302 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11281)
!11303 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11281)
!11304 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11281)
!11305 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11281)
!11306 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11281)
!11307 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11281)
!11308 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11281)
!11309 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11281)
!11310 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11281)
!11311 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11281)
!11312 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11281)
!11313 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11281)
!11314 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11281)
!11315 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11281)
!11316 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11281)
!11317 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11281)
!11318 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11281)
!11319 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11281)
!11320 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11281)
!11321 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11281)
!11322 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11281)
!11323 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11281)
!11324 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11281)
!11325 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11281)
!11326 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11281)
!11327 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11281)
!11328 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11281)
!11329 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11281)
!11330 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11281)
!11331 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11281)
!11332 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11281)
!11333 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11281)
!11334 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11281)
!11335 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11281)
!11336 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11281)
!11337 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11281)
!11338 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11281)
!11339 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11281)
!11340 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11281)
!11341 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11342)
!11342 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11281)
!11343 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11342)
!11344 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11342)
!11345 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11342)
!11346 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11342)
!11347 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11342)
!11348 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11342)
!11349 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11342)
!11350 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11342)
!11351 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11281)
!11352 = !DILocation(line: 3091, column: 1, scope: !11278)
!11353 = distinct !DISubprogram(name: "i_rtype_alu__opc_sub__x_0__x_0__xpr_general__", scope: !8, file: !8, line: 3093, type: !9, scopeLine: 3094, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11354 = !DILocation(line: 3098, column: 62, scope: !11353)
!11355 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11356)
!11356 = distinct !DILocation(line: 3099, column: 29, scope: !11353)
!11357 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11358)
!11358 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11359)
!11359 = distinct !DILocation(line: 3100, column: 5, scope: !11353)
!11360 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11358)
!11361 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11359)
!11362 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11359)
!11363 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11364)
!11364 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11359)
!11365 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11364)
!11366 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11364)
!11367 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11364)
!11368 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11364)
!11369 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11364)
!11370 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11364)
!11371 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11359)
!11372 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11359)
!11373 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11359)
!11374 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11359)
!11375 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11359)
!11376 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11359)
!11377 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11359)
!11378 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11359)
!11379 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11359)
!11380 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11359)
!11381 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11359)
!11382 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11359)
!11383 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11359)
!11384 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11359)
!11385 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11359)
!11386 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11359)
!11387 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11359)
!11388 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11359)
!11389 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11359)
!11390 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11359)
!11391 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11359)
!11392 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11359)
!11393 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11359)
!11394 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11359)
!11395 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11359)
!11396 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11359)
!11397 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11359)
!11398 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11359)
!11399 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11359)
!11400 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11359)
!11401 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11359)
!11402 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11359)
!11403 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11359)
!11404 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11359)
!11405 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11359)
!11406 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11359)
!11407 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11359)
!11408 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11359)
!11409 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11359)
!11410 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11359)
!11411 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11359)
!11412 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11359)
!11413 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11359)
!11414 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11359)
!11415 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11359)
!11416 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11359)
!11417 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11359)
!11418 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11359)
!11419 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11420)
!11420 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11359)
!11421 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11420)
!11422 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11420)
!11423 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11420)
!11424 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11420)
!11425 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11420)
!11426 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11420)
!11427 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11420)
!11428 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11420)
!11429 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11359)
!11430 = !DILocation(line: 3101, column: 1, scope: !11353)
!11431 = distinct !DISubprogram(name: "i_rtype_alu__opc_sub__x_0__xpr_general__x_0__", scope: !8, file: !8, line: 3103, type: !9, scopeLine: 3104, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11432 = !DILocation(line: 3107, column: 62, scope: !11431)
!11433 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11434)
!11434 = distinct !DILocation(line: 3108, column: 29, scope: !11431)
!11435 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !11436)
!11436 = distinct !DILocation(line: 3110, column: 5, scope: !11431)
!11437 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11438)
!11438 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11436)
!11439 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11438)
!11440 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11438)
!11441 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11438)
!11442 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11438)
!11443 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11438)
!11444 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11438)
!11445 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11436)
!11446 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11436)
!11447 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11448)
!11448 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11436)
!11449 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11448)
!11450 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11448)
!11451 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11448)
!11452 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11448)
!11453 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11448)
!11454 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11448)
!11455 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11436)
!11456 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11436)
!11457 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11436)
!11458 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11436)
!11459 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11436)
!11460 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11436)
!11461 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11436)
!11462 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11436)
!11463 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11436)
!11464 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11436)
!11465 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11436)
!11466 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11436)
!11467 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11436)
!11468 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11436)
!11469 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11436)
!11470 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11436)
!11471 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11436)
!11472 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11436)
!11473 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11436)
!11474 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11436)
!11475 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11436)
!11476 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11436)
!11477 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11436)
!11478 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11436)
!11479 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11436)
!11480 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11436)
!11481 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11436)
!11482 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11436)
!11483 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11436)
!11484 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11436)
!11485 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11436)
!11486 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11436)
!11487 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11436)
!11488 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11436)
!11489 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11436)
!11490 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11436)
!11491 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11436)
!11492 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11436)
!11493 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11436)
!11494 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11436)
!11495 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11436)
!11496 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11436)
!11497 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11436)
!11498 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11436)
!11499 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11436)
!11500 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11436)
!11501 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11436)
!11502 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11436)
!11503 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11504)
!11504 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11436)
!11505 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11504)
!11506 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11504)
!11507 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11504)
!11508 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11504)
!11509 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11504)
!11510 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11504)
!11511 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11504)
!11512 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11504)
!11513 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11436)
!11514 = !DILocation(line: 3111, column: 1, scope: !11431)
!11515 = distinct !DISubprogram(name: "i_rtype_alu__opc_sub__x_0__xpr_general__xpr_general__", scope: !8, file: !8, line: 3113, type: !9, scopeLine: 3114, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11516 = !DILocation(line: 3117, column: 62, scope: !11515)
!11517 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11518)
!11518 = distinct !DILocation(line: 3118, column: 29, scope: !11515)
!11519 = !DILocation(line: 3119, column: 62, scope: !11515)
!11520 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11521)
!11521 = distinct !DILocation(line: 3120, column: 29, scope: !11515)
!11522 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !11523)
!11523 = distinct !DILocation(line: 3121, column: 5, scope: !11515)
!11524 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11525)
!11525 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11523)
!11526 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11525)
!11527 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11525)
!11528 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11525)
!11529 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11525)
!11530 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11525)
!11531 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11525)
!11532 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11523)
!11533 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11523)
!11534 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11535)
!11535 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11523)
!11536 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11535)
!11537 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11535)
!11538 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11535)
!11539 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11535)
!11540 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11535)
!11541 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11535)
!11542 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11523)
!11543 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11523)
!11544 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11523)
!11545 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11523)
!11546 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11523)
!11547 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11523)
!11548 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11523)
!11549 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11523)
!11550 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11523)
!11551 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11523)
!11552 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11523)
!11553 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11523)
!11554 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11523)
!11555 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11523)
!11556 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11523)
!11557 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11523)
!11558 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11523)
!11559 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11523)
!11560 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11523)
!11561 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11523)
!11562 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11523)
!11563 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11523)
!11564 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11523)
!11565 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11523)
!11566 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11523)
!11567 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11523)
!11568 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11523)
!11569 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11523)
!11570 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11523)
!11571 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11523)
!11572 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11523)
!11573 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11523)
!11574 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11523)
!11575 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11523)
!11576 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11523)
!11577 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11523)
!11578 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11523)
!11579 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11523)
!11580 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11523)
!11581 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11523)
!11582 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11523)
!11583 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11523)
!11584 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11523)
!11585 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11523)
!11586 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11523)
!11587 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11523)
!11588 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11523)
!11589 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11523)
!11590 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11591)
!11591 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11523)
!11592 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11591)
!11593 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11591)
!11594 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11591)
!11595 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11591)
!11596 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11591)
!11597 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11591)
!11598 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11591)
!11599 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11591)
!11600 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11523)
!11601 = !DILocation(line: 3122, column: 1, scope: !11515)
!11602 = distinct !DISubprogram(name: "i_rtype_alu__opc_sub__xpr_general__x_0__x_0__", scope: !8, file: !8, line: 3124, type: !9, scopeLine: 3125, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11603 = !DILocation(line: 3127, column: 61, scope: !11602)
!11604 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11605)
!11605 = distinct !DILocation(line: 3128, column: 28, scope: !11602)
!11606 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11607)
!11607 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11608)
!11608 = distinct !DILocation(line: 3131, column: 5, scope: !11602)
!11609 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11607)
!11610 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11608)
!11611 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11608)
!11612 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11613)
!11613 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11608)
!11614 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11613)
!11615 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11613)
!11616 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11613)
!11617 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11613)
!11618 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11613)
!11619 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11613)
!11620 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11608)
!11621 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11608)
!11622 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11608)
!11623 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11608)
!11624 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11608)
!11625 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11608)
!11626 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11608)
!11627 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11608)
!11628 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11608)
!11629 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11608)
!11630 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11608)
!11631 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11608)
!11632 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11608)
!11633 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11608)
!11634 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11608)
!11635 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11608)
!11636 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11608)
!11637 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11608)
!11638 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11608)
!11639 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11608)
!11640 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11608)
!11641 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11608)
!11642 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11608)
!11643 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11608)
!11644 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11608)
!11645 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11608)
!11646 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11608)
!11647 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11608)
!11648 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11608)
!11649 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11608)
!11650 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11608)
!11651 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11608)
!11652 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11608)
!11653 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11608)
!11654 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11608)
!11655 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11608)
!11656 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11608)
!11657 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11608)
!11658 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11608)
!11659 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11608)
!11660 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11608)
!11661 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11608)
!11662 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11608)
!11663 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11608)
!11664 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11608)
!11665 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11608)
!11666 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11608)
!11667 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11608)
!11668 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11669)
!11669 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11608)
!11670 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11669)
!11671 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11669)
!11672 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11669)
!11673 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11669)
!11674 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11669)
!11675 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11669)
!11676 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11669)
!11677 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11669)
!11678 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11608)
!11679 = !DILocation(line: 3132, column: 1, scope: !11602)
!11680 = distinct !DISubprogram(name: "i_rtype_alu__opc_sub__xpr_general__x_0__xpr_general__", scope: !8, file: !8, line: 3134, type: !9, scopeLine: 3135, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11681 = !DILocation(line: 3137, column: 61, scope: !11680)
!11682 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11683)
!11683 = distinct !DILocation(line: 3138, column: 28, scope: !11680)
!11684 = !DILocation(line: 3140, column: 62, scope: !11680)
!11685 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11686)
!11686 = distinct !DILocation(line: 3141, column: 29, scope: !11680)
!11687 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11688)
!11688 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11689)
!11689 = distinct !DILocation(line: 3142, column: 5, scope: !11680)
!11690 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11688)
!11691 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11689)
!11692 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11689)
!11693 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11694)
!11694 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11689)
!11695 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11694)
!11696 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11694)
!11697 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11694)
!11698 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11694)
!11699 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11694)
!11700 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11694)
!11701 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11689)
!11702 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11689)
!11703 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11689)
!11704 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11689)
!11705 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11689)
!11706 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11689)
!11707 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11689)
!11708 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11689)
!11709 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11689)
!11710 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11689)
!11711 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11689)
!11712 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11689)
!11713 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11689)
!11714 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11689)
!11715 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11689)
!11716 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11689)
!11717 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11689)
!11718 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11689)
!11719 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11689)
!11720 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11689)
!11721 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11689)
!11722 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11689)
!11723 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11689)
!11724 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11689)
!11725 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11689)
!11726 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11689)
!11727 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11689)
!11728 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11689)
!11729 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11689)
!11730 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11689)
!11731 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11689)
!11732 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11689)
!11733 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11689)
!11734 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11689)
!11735 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11689)
!11736 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11689)
!11737 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11689)
!11738 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11689)
!11739 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11689)
!11740 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11689)
!11741 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11689)
!11742 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11689)
!11743 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11689)
!11744 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11689)
!11745 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11689)
!11746 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11689)
!11747 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11689)
!11748 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11689)
!11749 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11750)
!11750 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11689)
!11751 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11750)
!11752 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11750)
!11753 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11750)
!11754 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11750)
!11755 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11750)
!11756 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11750)
!11757 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11750)
!11758 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11750)
!11759 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11689)
!11760 = !DILocation(line: 3143, column: 1, scope: !11680)
!11761 = distinct !DISubprogram(name: "i_rtype_alu__opc_sub__xpr_general__xpr_general__x_0__", scope: !8, file: !8, line: 3145, type: !9, scopeLine: 3146, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11762 = !DILocation(line: 3148, column: 61, scope: !11761)
!11763 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11764)
!11764 = distinct !DILocation(line: 3149, column: 28, scope: !11761)
!11765 = !DILocation(line: 3150, column: 62, scope: !11761)
!11766 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11767)
!11767 = distinct !DILocation(line: 3151, column: 29, scope: !11761)
!11768 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !11769)
!11769 = distinct !DILocation(line: 3153, column: 5, scope: !11761)
!11770 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11771)
!11771 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11769)
!11772 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11771)
!11773 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11771)
!11774 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11771)
!11775 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11771)
!11776 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11771)
!11777 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11771)
!11778 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11769)
!11779 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11769)
!11780 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11781)
!11781 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11769)
!11782 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11781)
!11783 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11781)
!11784 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11781)
!11785 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11781)
!11786 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11781)
!11787 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11781)
!11788 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11769)
!11789 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11769)
!11790 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11769)
!11791 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11769)
!11792 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11769)
!11793 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11769)
!11794 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11769)
!11795 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11769)
!11796 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11769)
!11797 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11769)
!11798 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11769)
!11799 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11769)
!11800 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11769)
!11801 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11769)
!11802 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11769)
!11803 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11769)
!11804 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11769)
!11805 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11769)
!11806 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11769)
!11807 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11769)
!11808 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11769)
!11809 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11769)
!11810 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11769)
!11811 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11769)
!11812 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11769)
!11813 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11769)
!11814 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11769)
!11815 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11769)
!11816 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11769)
!11817 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11769)
!11818 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11769)
!11819 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11769)
!11820 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11769)
!11821 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11769)
!11822 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11769)
!11823 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11769)
!11824 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11769)
!11825 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11769)
!11826 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11769)
!11827 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11769)
!11828 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11769)
!11829 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11769)
!11830 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11769)
!11831 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11769)
!11832 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11769)
!11833 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11769)
!11834 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11769)
!11835 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11769)
!11836 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11837)
!11837 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11769)
!11838 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11837)
!11839 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11837)
!11840 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11837)
!11841 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11837)
!11842 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11837)
!11843 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11837)
!11844 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11837)
!11845 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11837)
!11846 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11769)
!11847 = !DILocation(line: 3154, column: 1, scope: !11761)
!11848 = distinct !DISubprogram(name: "i_rtype_alu__opc_sub__xpr_general__xpr_general__xpr_general__", scope: !8, file: !8, line: 3156, type: !9, scopeLine: 3157, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11849 = !DILocation(line: 3158, column: 11, scope: !11848)
!11850 = !DILocation(line: 3159, column: 61, scope: !11848)
!11851 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11852)
!11852 = distinct !DILocation(line: 3160, column: 28, scope: !11848)
!11853 = !DILocation(line: 3161, column: 62, scope: !11848)
!11854 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11855)
!11855 = distinct !DILocation(line: 3162, column: 29, scope: !11848)
!11856 = !DILocation(line: 3163, column: 62, scope: !11848)
!11857 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !11858)
!11858 = distinct !DILocation(line: 3164, column: 29, scope: !11848)
!11859 = !DILocation(line: 3165, column: 40, scope: !11848)
!11860 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !11861)
!11861 = distinct !DILocation(line: 3165, column: 5, scope: !11848)
!11862 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11863)
!11863 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11861)
!11864 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11863)
!11865 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11863)
!11866 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11863)
!11867 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11863)
!11868 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11863)
!11869 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11863)
!11870 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11861)
!11871 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11861)
!11872 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11873)
!11873 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11861)
!11874 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11873)
!11875 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11873)
!11876 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11873)
!11877 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11873)
!11878 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11873)
!11879 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11873)
!11880 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11861)
!11881 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11861)
!11882 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11861)
!11883 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11861)
!11884 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11861)
!11885 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11861)
!11886 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11861)
!11887 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11861)
!11888 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11861)
!11889 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11861)
!11890 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11861)
!11891 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11861)
!11892 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11861)
!11893 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11861)
!11894 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11861)
!11895 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11861)
!11896 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11861)
!11897 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11861)
!11898 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11861)
!11899 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11861)
!11900 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11861)
!11901 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11861)
!11902 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11861)
!11903 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11861)
!11904 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11861)
!11905 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11861)
!11906 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11861)
!11907 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11861)
!11908 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11861)
!11909 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11861)
!11910 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11861)
!11911 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11861)
!11912 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11861)
!11913 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11861)
!11914 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11861)
!11915 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11861)
!11916 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11861)
!11917 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11861)
!11918 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11861)
!11919 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11861)
!11920 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11861)
!11921 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11861)
!11922 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11861)
!11923 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11861)
!11924 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11861)
!11925 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11861)
!11926 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11861)
!11927 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11861)
!11928 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !11929)
!11929 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11861)
!11930 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !11929)
!11931 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !11929)
!11932 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !11929)
!11933 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !11929)
!11934 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !11929)
!11935 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !11929)
!11936 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !11929)
!11937 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !11929)
!11938 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11861)
!11939 = !DILocation(line: 3166, column: 1, scope: !11848)
!11940 = distinct !DISubprogram(name: "i_rtype_alu__opc_xor__x_0__x_0__x_0__", scope: !8, file: !8, line: 3168, type: !9, scopeLine: 3169, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!11941 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11942)
!11942 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !11943)
!11943 = distinct !DILocation(line: 3174, column: 5, scope: !11940)
!11944 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11942)
!11945 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !11943)
!11946 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !11943)
!11947 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !11948)
!11948 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !11943)
!11949 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !11948)
!11950 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !11948)
!11951 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !11948)
!11952 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !11948)
!11953 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !11948)
!11954 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !11948)
!11955 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !11943)
!11956 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !11943)
!11957 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !11943)
!11958 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !11943)
!11959 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !11943)
!11960 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !11943)
!11961 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !11943)
!11962 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !11943)
!11963 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !11943)
!11964 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !11943)
!11965 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !11943)
!11966 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !11943)
!11967 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !11943)
!11968 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !11943)
!11969 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !11943)
!11970 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !11943)
!11971 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !11943)
!11972 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !11943)
!11973 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !11943)
!11974 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !11943)
!11975 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !11943)
!11976 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !11943)
!11977 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !11943)
!11978 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !11943)
!11979 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !11943)
!11980 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !11943)
!11981 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !11943)
!11982 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !11943)
!11983 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !11943)
!11984 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !11943)
!11985 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !11943)
!11986 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !11943)
!11987 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !11943)
!11988 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !11943)
!11989 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !11943)
!11990 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !11943)
!11991 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !11943)
!11992 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !11943)
!11993 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !11943)
!11994 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !11943)
!11995 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !11943)
!11996 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !11943)
!11997 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !11943)
!11998 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !11943)
!11999 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !11943)
!12000 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !11943)
!12001 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !11943)
!12002 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !11943)
!12003 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12004)
!12004 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !11943)
!12005 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12004)
!12006 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12004)
!12007 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12004)
!12008 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12004)
!12009 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12004)
!12010 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12004)
!12011 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12004)
!12012 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12004)
!12013 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !11943)
!12014 = !DILocation(line: 3175, column: 1, scope: !11940)
!12015 = distinct !DISubprogram(name: "i_rtype_alu__opc_xor__x_0__x_0__xpr_general__", scope: !8, file: !8, line: 3177, type: !9, scopeLine: 3178, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12016 = !DILocation(line: 3182, column: 62, scope: !12015)
!12017 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12018)
!12018 = distinct !DILocation(line: 3183, column: 29, scope: !12015)
!12019 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12020)
!12020 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !12021)
!12021 = distinct !DILocation(line: 3184, column: 5, scope: !12015)
!12022 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12020)
!12023 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !12021)
!12024 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !12021)
!12025 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12026)
!12026 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !12021)
!12027 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12026)
!12028 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12026)
!12029 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12026)
!12030 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12026)
!12031 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12026)
!12032 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12026)
!12033 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !12021)
!12034 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !12021)
!12035 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !12021)
!12036 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !12021)
!12037 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !12021)
!12038 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !12021)
!12039 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !12021)
!12040 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !12021)
!12041 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !12021)
!12042 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !12021)
!12043 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !12021)
!12044 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !12021)
!12045 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !12021)
!12046 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !12021)
!12047 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !12021)
!12048 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !12021)
!12049 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !12021)
!12050 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !12021)
!12051 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !12021)
!12052 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !12021)
!12053 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !12021)
!12054 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !12021)
!12055 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !12021)
!12056 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !12021)
!12057 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !12021)
!12058 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !12021)
!12059 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !12021)
!12060 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !12021)
!12061 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !12021)
!12062 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !12021)
!12063 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !12021)
!12064 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !12021)
!12065 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !12021)
!12066 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !12021)
!12067 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !12021)
!12068 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !12021)
!12069 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !12021)
!12070 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !12021)
!12071 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !12021)
!12072 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !12021)
!12073 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !12021)
!12074 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !12021)
!12075 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !12021)
!12076 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !12021)
!12077 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !12021)
!12078 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !12021)
!12079 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !12021)
!12080 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !12021)
!12081 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12082)
!12082 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !12021)
!12083 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12082)
!12084 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12082)
!12085 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12082)
!12086 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12082)
!12087 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12082)
!12088 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12082)
!12089 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12082)
!12090 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12082)
!12091 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !12021)
!12092 = !DILocation(line: 3185, column: 1, scope: !12015)
!12093 = distinct !DISubprogram(name: "i_rtype_alu__opc_xor__x_0__xpr_general__x_0__", scope: !8, file: !8, line: 3187, type: !9, scopeLine: 3188, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12094 = !DILocation(line: 3191, column: 62, scope: !12093)
!12095 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12096)
!12096 = distinct !DILocation(line: 3192, column: 29, scope: !12093)
!12097 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !12098)
!12098 = distinct !DILocation(line: 3194, column: 5, scope: !12093)
!12099 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12100)
!12100 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !12098)
!12101 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12100)
!12102 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12100)
!12103 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12100)
!12104 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12100)
!12105 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12100)
!12106 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12100)
!12107 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !12098)
!12108 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !12098)
!12109 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12110)
!12110 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !12098)
!12111 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12110)
!12112 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12110)
!12113 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12110)
!12114 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12110)
!12115 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12110)
!12116 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12110)
!12117 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !12098)
!12118 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !12098)
!12119 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !12098)
!12120 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !12098)
!12121 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !12098)
!12122 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !12098)
!12123 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !12098)
!12124 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !12098)
!12125 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !12098)
!12126 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !12098)
!12127 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !12098)
!12128 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !12098)
!12129 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !12098)
!12130 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !12098)
!12131 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !12098)
!12132 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !12098)
!12133 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !12098)
!12134 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !12098)
!12135 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !12098)
!12136 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !12098)
!12137 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !12098)
!12138 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !12098)
!12139 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !12098)
!12140 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !12098)
!12141 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !12098)
!12142 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !12098)
!12143 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !12098)
!12144 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !12098)
!12145 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !12098)
!12146 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !12098)
!12147 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !12098)
!12148 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !12098)
!12149 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !12098)
!12150 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !12098)
!12151 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !12098)
!12152 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !12098)
!12153 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !12098)
!12154 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !12098)
!12155 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !12098)
!12156 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !12098)
!12157 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !12098)
!12158 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !12098)
!12159 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !12098)
!12160 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !12098)
!12161 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !12098)
!12162 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !12098)
!12163 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !12098)
!12164 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !12098)
!12165 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12166)
!12166 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !12098)
!12167 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12166)
!12168 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12166)
!12169 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12166)
!12170 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12166)
!12171 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12166)
!12172 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12166)
!12173 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12166)
!12174 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12166)
!12175 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !12098)
!12176 = !DILocation(line: 3195, column: 1, scope: !12093)
!12177 = distinct !DISubprogram(name: "i_rtype_alu__opc_xor__x_0__xpr_general__xpr_general__", scope: !8, file: !8, line: 3197, type: !9, scopeLine: 3198, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12178 = !DILocation(line: 3201, column: 62, scope: !12177)
!12179 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12180)
!12180 = distinct !DILocation(line: 3202, column: 29, scope: !12177)
!12181 = !DILocation(line: 3203, column: 62, scope: !12177)
!12182 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12183)
!12183 = distinct !DILocation(line: 3204, column: 29, scope: !12177)
!12184 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !12185)
!12185 = distinct !DILocation(line: 3205, column: 5, scope: !12177)
!12186 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12187)
!12187 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !12185)
!12188 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12187)
!12189 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12187)
!12190 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12187)
!12191 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12187)
!12192 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12187)
!12193 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12187)
!12194 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !12185)
!12195 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !12185)
!12196 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12197)
!12197 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !12185)
!12198 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12197)
!12199 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12197)
!12200 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12197)
!12201 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12197)
!12202 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12197)
!12203 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12197)
!12204 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !12185)
!12205 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !12185)
!12206 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !12185)
!12207 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !12185)
!12208 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !12185)
!12209 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !12185)
!12210 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !12185)
!12211 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !12185)
!12212 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !12185)
!12213 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !12185)
!12214 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !12185)
!12215 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !12185)
!12216 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !12185)
!12217 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !12185)
!12218 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !12185)
!12219 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !12185)
!12220 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !12185)
!12221 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !12185)
!12222 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !12185)
!12223 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !12185)
!12224 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !12185)
!12225 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !12185)
!12226 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !12185)
!12227 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !12185)
!12228 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !12185)
!12229 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !12185)
!12230 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !12185)
!12231 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !12185)
!12232 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !12185)
!12233 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !12185)
!12234 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !12185)
!12235 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !12185)
!12236 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !12185)
!12237 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !12185)
!12238 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !12185)
!12239 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !12185)
!12240 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !12185)
!12241 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !12185)
!12242 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !12185)
!12243 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !12185)
!12244 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !12185)
!12245 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !12185)
!12246 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !12185)
!12247 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !12185)
!12248 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !12185)
!12249 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !12185)
!12250 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !12185)
!12251 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !12185)
!12252 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12253)
!12253 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !12185)
!12254 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12253)
!12255 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12253)
!12256 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12253)
!12257 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12253)
!12258 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12253)
!12259 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12253)
!12260 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12253)
!12261 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12253)
!12262 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !12185)
!12263 = !DILocation(line: 3206, column: 1, scope: !12177)
!12264 = distinct !DISubprogram(name: "i_rtype_alu__opc_xor__xpr_general__x_0__x_0__", scope: !8, file: !8, line: 3208, type: !9, scopeLine: 3209, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12265 = !DILocation(line: 3211, column: 61, scope: !12264)
!12266 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12267)
!12267 = distinct !DILocation(line: 3212, column: 28, scope: !12264)
!12268 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12269)
!12269 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !12270)
!12270 = distinct !DILocation(line: 3215, column: 5, scope: !12264)
!12271 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12269)
!12272 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !12270)
!12273 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !12270)
!12274 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12275)
!12275 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !12270)
!12276 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12275)
!12277 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12275)
!12278 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12275)
!12279 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12275)
!12280 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12275)
!12281 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12275)
!12282 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !12270)
!12283 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !12270)
!12284 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !12270)
!12285 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !12270)
!12286 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !12270)
!12287 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !12270)
!12288 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !12270)
!12289 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !12270)
!12290 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !12270)
!12291 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !12270)
!12292 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !12270)
!12293 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !12270)
!12294 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !12270)
!12295 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !12270)
!12296 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !12270)
!12297 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !12270)
!12298 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !12270)
!12299 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !12270)
!12300 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !12270)
!12301 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !12270)
!12302 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !12270)
!12303 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !12270)
!12304 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !12270)
!12305 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !12270)
!12306 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !12270)
!12307 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !12270)
!12308 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !12270)
!12309 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !12270)
!12310 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !12270)
!12311 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !12270)
!12312 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !12270)
!12313 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !12270)
!12314 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !12270)
!12315 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !12270)
!12316 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !12270)
!12317 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !12270)
!12318 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !12270)
!12319 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !12270)
!12320 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !12270)
!12321 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !12270)
!12322 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !12270)
!12323 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !12270)
!12324 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !12270)
!12325 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !12270)
!12326 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !12270)
!12327 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !12270)
!12328 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !12270)
!12329 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !12270)
!12330 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12331)
!12331 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !12270)
!12332 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12331)
!12333 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12331)
!12334 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12331)
!12335 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12331)
!12336 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12331)
!12337 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12331)
!12338 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12331)
!12339 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12331)
!12340 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !12270)
!12341 = !DILocation(line: 3216, column: 1, scope: !12264)
!12342 = distinct !DISubprogram(name: "i_rtype_alu__opc_xor__xpr_general__x_0__xpr_general__", scope: !8, file: !8, line: 3218, type: !9, scopeLine: 3219, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12343 = !DILocation(line: 3221, column: 61, scope: !12342)
!12344 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12345)
!12345 = distinct !DILocation(line: 3222, column: 28, scope: !12342)
!12346 = !DILocation(line: 3224, column: 62, scope: !12342)
!12347 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12348)
!12348 = distinct !DILocation(line: 3225, column: 29, scope: !12342)
!12349 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12350)
!12350 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !12351)
!12351 = distinct !DILocation(line: 3226, column: 5, scope: !12342)
!12352 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12350)
!12353 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !12351)
!12354 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !12351)
!12355 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12356)
!12356 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !12351)
!12357 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12356)
!12358 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12356)
!12359 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12356)
!12360 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12356)
!12361 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12356)
!12362 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12356)
!12363 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !12351)
!12364 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !12351)
!12365 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !12351)
!12366 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !12351)
!12367 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !12351)
!12368 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !12351)
!12369 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !12351)
!12370 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !12351)
!12371 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !12351)
!12372 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !12351)
!12373 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !12351)
!12374 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !12351)
!12375 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !12351)
!12376 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !12351)
!12377 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !12351)
!12378 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !12351)
!12379 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !12351)
!12380 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !12351)
!12381 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !12351)
!12382 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !12351)
!12383 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !12351)
!12384 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !12351)
!12385 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !12351)
!12386 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !12351)
!12387 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !12351)
!12388 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !12351)
!12389 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !12351)
!12390 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !12351)
!12391 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !12351)
!12392 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !12351)
!12393 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !12351)
!12394 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !12351)
!12395 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !12351)
!12396 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !12351)
!12397 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !12351)
!12398 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !12351)
!12399 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !12351)
!12400 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !12351)
!12401 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !12351)
!12402 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !12351)
!12403 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !12351)
!12404 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !12351)
!12405 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !12351)
!12406 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !12351)
!12407 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !12351)
!12408 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !12351)
!12409 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !12351)
!12410 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !12351)
!12411 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12412)
!12412 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !12351)
!12413 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12412)
!12414 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12412)
!12415 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12412)
!12416 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12412)
!12417 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12412)
!12418 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12412)
!12419 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12412)
!12420 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12412)
!12421 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !12351)
!12422 = !DILocation(line: 3227, column: 1, scope: !12342)
!12423 = distinct !DISubprogram(name: "i_rtype_alu__opc_xor__xpr_general__xpr_general__x_0__", scope: !8, file: !8, line: 3229, type: !9, scopeLine: 3230, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12424 = !DILocation(line: 3232, column: 61, scope: !12423)
!12425 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12426)
!12426 = distinct !DILocation(line: 3233, column: 28, scope: !12423)
!12427 = !DILocation(line: 3234, column: 62, scope: !12423)
!12428 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12429)
!12429 = distinct !DILocation(line: 3235, column: 29, scope: !12423)
!12430 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !12431)
!12431 = distinct !DILocation(line: 3237, column: 5, scope: !12423)
!12432 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12433)
!12433 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !12431)
!12434 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12433)
!12435 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12433)
!12436 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12433)
!12437 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12433)
!12438 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12433)
!12439 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12433)
!12440 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !12431)
!12441 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !12431)
!12442 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12443)
!12443 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !12431)
!12444 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12443)
!12445 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12443)
!12446 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12443)
!12447 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12443)
!12448 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12443)
!12449 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12443)
!12450 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !12431)
!12451 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !12431)
!12452 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !12431)
!12453 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !12431)
!12454 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !12431)
!12455 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !12431)
!12456 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !12431)
!12457 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !12431)
!12458 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !12431)
!12459 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !12431)
!12460 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !12431)
!12461 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !12431)
!12462 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !12431)
!12463 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !12431)
!12464 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !12431)
!12465 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !12431)
!12466 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !12431)
!12467 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !12431)
!12468 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !12431)
!12469 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !12431)
!12470 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !12431)
!12471 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !12431)
!12472 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !12431)
!12473 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !12431)
!12474 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !12431)
!12475 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !12431)
!12476 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !12431)
!12477 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !12431)
!12478 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !12431)
!12479 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !12431)
!12480 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !12431)
!12481 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !12431)
!12482 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !12431)
!12483 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !12431)
!12484 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !12431)
!12485 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !12431)
!12486 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !12431)
!12487 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !12431)
!12488 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !12431)
!12489 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !12431)
!12490 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !12431)
!12491 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !12431)
!12492 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !12431)
!12493 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !12431)
!12494 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !12431)
!12495 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !12431)
!12496 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !12431)
!12497 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !12431)
!12498 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12499)
!12499 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !12431)
!12500 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12499)
!12501 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12499)
!12502 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12499)
!12503 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12499)
!12504 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12499)
!12505 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12499)
!12506 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12499)
!12507 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12499)
!12508 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !12431)
!12509 = !DILocation(line: 3238, column: 1, scope: !12423)
!12510 = distinct !DISubprogram(name: "i_rtype_alu__opc_xor__xpr_general__xpr_general__xpr_general__", scope: !8, file: !8, line: 3240, type: !9, scopeLine: 3241, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12511 = !DILocation(line: 3242, column: 11, scope: !12510)
!12512 = !DILocation(line: 3243, column: 61, scope: !12510)
!12513 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12514)
!12514 = distinct !DILocation(line: 3244, column: 28, scope: !12510)
!12515 = !DILocation(line: 3245, column: 62, scope: !12510)
!12516 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12517)
!12517 = distinct !DILocation(line: 3246, column: 29, scope: !12510)
!12518 = !DILocation(line: 3247, column: 62, scope: !12510)
!12519 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12520)
!12520 = distinct !DILocation(line: 3248, column: 29, scope: !12510)
!12521 = !DILocation(line: 3249, column: 40, scope: !12510)
!12522 = !DILocation(line: 172, column: 67, scope: !5984, inlinedAt: !12523)
!12523 = distinct !DILocation(line: 3249, column: 5, scope: !12510)
!12524 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12525)
!12525 = distinct !DILocation(line: 172, column: 51, scope: !5984, inlinedAt: !12523)
!12526 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12525)
!12527 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12525)
!12528 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12525)
!12529 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12525)
!12530 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12525)
!12531 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12525)
!12532 = !DILocation(line: 172, column: 49, scope: !5984, inlinedAt: !12523)
!12533 = !DILocation(line: 173, column: 67, scope: !5984, inlinedAt: !12523)
!12534 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12535)
!12535 = distinct !DILocation(line: 173, column: 51, scope: !5984, inlinedAt: !12523)
!12536 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12535)
!12537 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12535)
!12538 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12535)
!12539 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12535)
!12540 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12535)
!12541 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12535)
!12542 = !DILocation(line: 173, column: 49, scope: !5984, inlinedAt: !12523)
!12543 = !DILocation(line: 180, column: 13, scope: !5984, inlinedAt: !12523)
!12544 = !DILocation(line: 180, column: 5, scope: !5984, inlinedAt: !12523)
!12545 = !DILocation(line: 183, column: 62, scope: !5984, inlinedAt: !12523)
!12546 = !DILocation(line: 183, column: 108, scope: !5984, inlinedAt: !12523)
!12547 = !DILocation(line: 183, column: 106, scope: !5984, inlinedAt: !12523)
!12548 = !DILocation(line: 184, column: 13, scope: !5984, inlinedAt: !12523)
!12549 = !DILocation(line: 186, column: 62, scope: !5984, inlinedAt: !12523)
!12550 = !DILocation(line: 186, column: 108, scope: !5984, inlinedAt: !12523)
!12551 = !DILocation(line: 186, column: 106, scope: !5984, inlinedAt: !12523)
!12552 = !DILocation(line: 187, column: 13, scope: !5984, inlinedAt: !12523)
!12553 = !DILocation(line: 189, column: 62, scope: !5984, inlinedAt: !12523)
!12554 = !DILocation(line: 189, column: 109, scope: !5984, inlinedAt: !12523)
!12555 = !DILocation(line: 189, column: 106, scope: !5984, inlinedAt: !12523)
!12556 = !DILocation(line: 190, column: 13, scope: !5984, inlinedAt: !12523)
!12557 = !DILocation(line: 195, column: 27, scope: !5984, inlinedAt: !12523)
!12558 = !DILocation(line: 195, column: 84, scope: !5984, inlinedAt: !12523)
!12559 = !DILocation(line: 195, column: 73, scope: !5984, inlinedAt: !12523)
!12560 = !DILocation(line: 195, column: 17, scope: !5984, inlinedAt: !12523)
!12561 = !DILocation(line: 198, column: 13, scope: !5984, inlinedAt: !12523)
!12562 = !DILocation(line: 200, column: 18, scope: !5984, inlinedAt: !12523)
!12563 = !DILocation(line: 200, column: 64, scope: !5984, inlinedAt: !12523)
!12564 = !DILocation(line: 200, column: 62, scope: !5984, inlinedAt: !12523)
!12565 = !DILocation(line: 200, column: 17, scope: !5984, inlinedAt: !12523)
!12566 = !DILocation(line: 203, column: 13, scope: !5984, inlinedAt: !12523)
!12567 = !DILocation(line: 202, column: 13, scope: !5984, inlinedAt: !12523)
!12568 = !DILocation(line: 204, column: 62, scope: !5984, inlinedAt: !12523)
!12569 = !DILocation(line: 204, column: 108, scope: !5984, inlinedAt: !12523)
!12570 = !DILocation(line: 204, column: 106, scope: !5984, inlinedAt: !12523)
!12571 = !DILocation(line: 205, column: 13, scope: !5984, inlinedAt: !12523)
!12572 = !DILocation(line: 207, column: 62, scope: !5984, inlinedAt: !12523)
!12573 = !DILocation(line: 207, column: 117, scope: !5984, inlinedAt: !12523)
!12574 = !DILocation(line: 207, column: 106, scope: !5984, inlinedAt: !12523)
!12575 = !DILocation(line: 208, column: 13, scope: !5984, inlinedAt: !12523)
!12576 = !DILocation(line: 210, column: 70, scope: !5984, inlinedAt: !12523)
!12577 = !DILocation(line: 210, column: 126, scope: !5984, inlinedAt: !12523)
!12578 = !DILocation(line: 210, column: 115, scope: !5984, inlinedAt: !12523)
!12579 = !DILocation(line: 211, column: 13, scope: !5984, inlinedAt: !12523)
!12580 = !DILocation(line: 213, column: 62, scope: !5984, inlinedAt: !12523)
!12581 = !DILocation(line: 213, column: 108, scope: !5984, inlinedAt: !12523)
!12582 = !DILocation(line: 213, column: 106, scope: !5984, inlinedAt: !12523)
!12583 = !DILocation(line: 214, column: 13, scope: !5984, inlinedAt: !12523)
!12584 = !DILocation(line: 216, column: 62, scope: !5984, inlinedAt: !12523)
!12585 = !DILocation(line: 216, column: 108, scope: !5984, inlinedAt: !12523)
!12586 = !DILocation(line: 216, column: 106, scope: !5984, inlinedAt: !12523)
!12587 = !DILocation(line: 217, column: 13, scope: !5984, inlinedAt: !12523)
!12588 = !DILocation(line: 221, column: 13, scope: !5984, inlinedAt: !12523)
!12589 = !DILocation(line: 225, column: 69, scope: !5984, inlinedAt: !12523)
!12590 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12591)
!12591 = distinct !DILocation(line: 225, column: 5, scope: !5984, inlinedAt: !12523)
!12592 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12591)
!12593 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12591)
!12594 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12591)
!12595 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12591)
!12596 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12591)
!12597 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12591)
!12598 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12591)
!12599 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12591)
!12600 = !DILocation(line: 227, column: 1, scope: !5984, inlinedAt: !12523)
!12601 = !DILocation(line: 3250, column: 1, scope: !12510)
!12602 = distinct !DISubprogram(name: "i_rtype_shift__opc_slli__x_0__x_0__uimm5__", scope: !8, file: !8, line: 3252, type: !9, scopeLine: 3253, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12603 = !DILocation(line: 3257, column: 61, scope: !12602)
!12604 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !12606)
!12605 = distinct !DISubprogram(name: "MI5valueIH1_13default_start7_5uimm53imm1_5uimm5", scope: !8, file: !8, line: 990, type: !9, scopeLine: 991, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12606 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !12608)
!12607 = distinct !DISubprogram(name: "uimm5__", scope: !8, file: !8, line: 3768, type: !9, scopeLine: 3769, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12608 = distinct !DILocation(line: 3258, column: 17, scope: !12602)
!12609 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12610)
!12610 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !12612)
!12611 = distinct !DISubprogram(name: "MI13i_rtype_shiftIH1_13default_start", scope: !8, file: !8, line: 492, type: !9, scopeLine: 493, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12612 = distinct !DILocation(line: 3259, column: 5, scope: !12602)
!12613 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12610)
!12614 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !12612)
!12615 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !12612)
!12616 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !12612)
!12617 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !12612)
!12618 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !12612)
!12619 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !12612)
!12620 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !12612)
!12621 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !12612)
!12622 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !12612)
!12623 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !12612)
!12624 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !12612)
!12625 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !12612)
!12626 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !12612)
!12627 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !12612)
!12628 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !12612)
!12629 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !12612)
!12630 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !12612)
!12631 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !12612)
!12632 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !12612)
!12633 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !12612)
!12634 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12635)
!12635 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !12612)
!12636 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12635)
!12637 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12635)
!12638 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12635)
!12639 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12635)
!12640 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12635)
!12641 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12635)
!12642 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12635)
!12643 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12635)
!12644 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !12612)
!12645 = !DILocation(line: 3260, column: 1, scope: !12602)
!12646 = distinct !DISubprogram(name: "i_rtype_shift__opc_slli__x_0__xpr_general__uimm5__", scope: !8, file: !8, line: 3262, type: !9, scopeLine: 3263, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12647 = !DILocation(line: 3266, column: 62, scope: !12646)
!12648 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12649)
!12649 = distinct !DILocation(line: 3267, column: 29, scope: !12646)
!12650 = !DILocation(line: 3268, column: 61, scope: !12646)
!12651 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !12652)
!12652 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !12653)
!12653 = distinct !DILocation(line: 3269, column: 17, scope: !12646)
!12654 = !DILocation(line: 249, column: 69, scope: !12611, inlinedAt: !12655)
!12655 = distinct !DILocation(line: 3270, column: 5, scope: !12646)
!12656 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12657)
!12657 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !12655)
!12658 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12657)
!12659 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12657)
!12660 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12657)
!12661 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12657)
!12662 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12657)
!12663 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12657)
!12664 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !12655)
!12665 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !12655)
!12666 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !12655)
!12667 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !12655)
!12668 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !12655)
!12669 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !12655)
!12670 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !12655)
!12671 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !12655)
!12672 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !12655)
!12673 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !12655)
!12674 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !12655)
!12675 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !12655)
!12676 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !12655)
!12677 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !12655)
!12678 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !12655)
!12679 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !12655)
!12680 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !12655)
!12681 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !12655)
!12682 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !12655)
!12683 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !12655)
!12684 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12685)
!12685 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !12655)
!12686 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12685)
!12687 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12685)
!12688 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12685)
!12689 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12685)
!12690 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12685)
!12691 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12685)
!12692 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12685)
!12693 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12685)
!12694 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !12655)
!12695 = !DILocation(line: 3271, column: 1, scope: !12646)
!12696 = distinct !DISubprogram(name: "i_rtype_shift__opc_slli__xpr_general__x_0__uimm5__", scope: !8, file: !8, line: 3273, type: !9, scopeLine: 3274, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12697 = !DILocation(line: 3276, column: 61, scope: !12696)
!12698 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12699)
!12699 = distinct !DILocation(line: 3277, column: 28, scope: !12696)
!12700 = !DILocation(line: 3279, column: 61, scope: !12696)
!12701 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !12702)
!12702 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !12703)
!12703 = distinct !DILocation(line: 3280, column: 17, scope: !12696)
!12704 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12705)
!12705 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !12706)
!12706 = distinct !DILocation(line: 3281, column: 5, scope: !12696)
!12707 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12705)
!12708 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !12706)
!12709 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !12706)
!12710 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !12706)
!12711 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !12706)
!12712 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !12706)
!12713 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !12706)
!12714 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !12706)
!12715 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !12706)
!12716 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !12706)
!12717 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !12706)
!12718 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !12706)
!12719 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !12706)
!12720 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !12706)
!12721 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !12706)
!12722 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !12706)
!12723 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !12706)
!12724 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !12706)
!12725 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !12706)
!12726 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !12706)
!12727 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !12706)
!12728 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12729)
!12729 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !12706)
!12730 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12729)
!12731 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12729)
!12732 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12729)
!12733 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12729)
!12734 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12729)
!12735 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12729)
!12736 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12729)
!12737 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12729)
!12738 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !12706)
!12739 = !DILocation(line: 3282, column: 1, scope: !12696)
!12740 = distinct !DISubprogram(name: "i_rtype_shift__opc_slli__xpr_general__xpr_general__uimm5__", scope: !8, file: !8, line: 3284, type: !9, scopeLine: 3285, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12741 = !DILocation(line: 3286, column: 11, scope: !12740)
!12742 = !DILocation(line: 3287, column: 61, scope: !12740)
!12743 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12744)
!12744 = distinct !DILocation(line: 3288, column: 28, scope: !12740)
!12745 = !DILocation(line: 3289, column: 62, scope: !12740)
!12746 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12747)
!12747 = distinct !DILocation(line: 3290, column: 29, scope: !12740)
!12748 = !DILocation(line: 3291, column: 61, scope: !12740)
!12749 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !12750)
!12750 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !12751)
!12751 = distinct !DILocation(line: 3292, column: 17, scope: !12740)
!12752 = !DILocation(line: 3293, column: 42, scope: !12740)
!12753 = !DILocation(line: 249, column: 69, scope: !12611, inlinedAt: !12754)
!12754 = distinct !DILocation(line: 3293, column: 5, scope: !12740)
!12755 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12756)
!12756 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !12754)
!12757 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12756)
!12758 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12756)
!12759 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12756)
!12760 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12756)
!12761 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12756)
!12762 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12756)
!12763 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !12754)
!12764 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !12754)
!12765 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !12754)
!12766 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !12754)
!12767 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !12754)
!12768 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !12754)
!12769 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !12754)
!12770 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !12754)
!12771 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !12754)
!12772 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !12754)
!12773 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !12754)
!12774 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !12754)
!12775 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !12754)
!12776 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !12754)
!12777 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !12754)
!12778 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !12754)
!12779 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !12754)
!12780 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !12754)
!12781 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !12754)
!12782 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !12754)
!12783 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12784)
!12784 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !12754)
!12785 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12784)
!12786 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12784)
!12787 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12784)
!12788 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12784)
!12789 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12784)
!12790 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12784)
!12791 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12784)
!12792 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12784)
!12793 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !12754)
!12794 = !DILocation(line: 3294, column: 1, scope: !12740)
!12795 = distinct !DISubprogram(name: "i_rtype_shift__opc_srai__x_0__x_0__uimm5__", scope: !8, file: !8, line: 3296, type: !9, scopeLine: 3297, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12796 = !DILocation(line: 3301, column: 61, scope: !12795)
!12797 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !12798)
!12798 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !12799)
!12799 = distinct !DILocation(line: 3302, column: 17, scope: !12795)
!12800 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12801)
!12801 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !12802)
!12802 = distinct !DILocation(line: 3303, column: 5, scope: !12795)
!12803 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12801)
!12804 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !12802)
!12805 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !12802)
!12806 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !12802)
!12807 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !12802)
!12808 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !12802)
!12809 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !12802)
!12810 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !12802)
!12811 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !12802)
!12812 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !12802)
!12813 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !12802)
!12814 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !12802)
!12815 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !12802)
!12816 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !12802)
!12817 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !12802)
!12818 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !12802)
!12819 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !12802)
!12820 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !12802)
!12821 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !12802)
!12822 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !12802)
!12823 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !12802)
!12824 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12825)
!12825 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !12802)
!12826 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12825)
!12827 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12825)
!12828 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12825)
!12829 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12825)
!12830 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12825)
!12831 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12825)
!12832 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12825)
!12833 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12825)
!12834 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !12802)
!12835 = !DILocation(line: 3304, column: 1, scope: !12795)
!12836 = distinct !DISubprogram(name: "i_rtype_shift__opc_srai__x_0__xpr_general__uimm5__", scope: !8, file: !8, line: 3306, type: !9, scopeLine: 3307, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12837 = !DILocation(line: 3310, column: 62, scope: !12836)
!12838 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12839)
!12839 = distinct !DILocation(line: 3311, column: 29, scope: !12836)
!12840 = !DILocation(line: 3312, column: 61, scope: !12836)
!12841 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !12842)
!12842 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !12843)
!12843 = distinct !DILocation(line: 3313, column: 17, scope: !12836)
!12844 = !DILocation(line: 249, column: 69, scope: !12611, inlinedAt: !12845)
!12845 = distinct !DILocation(line: 3314, column: 5, scope: !12836)
!12846 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12847)
!12847 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !12845)
!12848 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12847)
!12849 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12847)
!12850 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12847)
!12851 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12847)
!12852 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12847)
!12853 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12847)
!12854 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !12845)
!12855 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !12845)
!12856 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !12845)
!12857 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !12845)
!12858 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !12845)
!12859 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !12845)
!12860 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !12845)
!12861 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !12845)
!12862 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !12845)
!12863 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !12845)
!12864 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !12845)
!12865 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !12845)
!12866 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !12845)
!12867 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !12845)
!12868 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !12845)
!12869 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !12845)
!12870 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !12845)
!12871 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !12845)
!12872 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !12845)
!12873 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !12845)
!12874 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12875)
!12875 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !12845)
!12876 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12875)
!12877 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12875)
!12878 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12875)
!12879 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12875)
!12880 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12875)
!12881 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12875)
!12882 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12875)
!12883 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12875)
!12884 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !12845)
!12885 = !DILocation(line: 3315, column: 1, scope: !12836)
!12886 = distinct !DISubprogram(name: "i_rtype_shift__opc_srai__xpr_general__x_0__uimm5__", scope: !8, file: !8, line: 3317, type: !9, scopeLine: 3318, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12887 = !DILocation(line: 3320, column: 61, scope: !12886)
!12888 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12889)
!12889 = distinct !DILocation(line: 3321, column: 28, scope: !12886)
!12890 = !DILocation(line: 3323, column: 61, scope: !12886)
!12891 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !12892)
!12892 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !12893)
!12893 = distinct !DILocation(line: 3324, column: 17, scope: !12886)
!12894 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12895)
!12895 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !12896)
!12896 = distinct !DILocation(line: 3325, column: 5, scope: !12886)
!12897 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12895)
!12898 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !12896)
!12899 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !12896)
!12900 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !12896)
!12901 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !12896)
!12902 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !12896)
!12903 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !12896)
!12904 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !12896)
!12905 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !12896)
!12906 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !12896)
!12907 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !12896)
!12908 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !12896)
!12909 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !12896)
!12910 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !12896)
!12911 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !12896)
!12912 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !12896)
!12913 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !12896)
!12914 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !12896)
!12915 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !12896)
!12916 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !12896)
!12917 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !12896)
!12918 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12919)
!12919 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !12896)
!12920 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12919)
!12921 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12919)
!12922 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12919)
!12923 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12919)
!12924 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12919)
!12925 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12919)
!12926 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12919)
!12927 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12919)
!12928 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !12896)
!12929 = !DILocation(line: 3326, column: 1, scope: !12886)
!12930 = distinct !DISubprogram(name: "i_rtype_shift__opc_srai__xpr_general__xpr_general__uimm5__", scope: !8, file: !8, line: 3328, type: !9, scopeLine: 3329, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12931 = !DILocation(line: 3330, column: 11, scope: !12930)
!12932 = !DILocation(line: 3331, column: 61, scope: !12930)
!12933 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12934)
!12934 = distinct !DILocation(line: 3332, column: 28, scope: !12930)
!12935 = !DILocation(line: 3333, column: 62, scope: !12930)
!12936 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !12937)
!12937 = distinct !DILocation(line: 3334, column: 29, scope: !12930)
!12938 = !DILocation(line: 3335, column: 61, scope: !12930)
!12939 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !12940)
!12940 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !12941)
!12941 = distinct !DILocation(line: 3336, column: 17, scope: !12930)
!12942 = !DILocation(line: 3337, column: 42, scope: !12930)
!12943 = !DILocation(line: 249, column: 69, scope: !12611, inlinedAt: !12944)
!12944 = distinct !DILocation(line: 3337, column: 5, scope: !12930)
!12945 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !12946)
!12946 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !12944)
!12947 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !12946)
!12948 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12946)
!12949 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !12946)
!12950 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !12946)
!12951 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12946)
!12952 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !12946)
!12953 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !12944)
!12954 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !12944)
!12955 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !12944)
!12956 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !12944)
!12957 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !12944)
!12958 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !12944)
!12959 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !12944)
!12960 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !12944)
!12961 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !12944)
!12962 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !12944)
!12963 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !12944)
!12964 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !12944)
!12965 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !12944)
!12966 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !12944)
!12967 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !12944)
!12968 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !12944)
!12969 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !12944)
!12970 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !12944)
!12971 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !12944)
!12972 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !12944)
!12973 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !12974)
!12974 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !12944)
!12975 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !12974)
!12976 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !12974)
!12977 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !12974)
!12978 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !12974)
!12979 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !12974)
!12980 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !12974)
!12981 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !12974)
!12982 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !12974)
!12983 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !12944)
!12984 = !DILocation(line: 3338, column: 1, scope: !12930)
!12985 = distinct !DISubprogram(name: "i_rtype_shift__opc_srli__x_0__x_0__uimm5__", scope: !8, file: !8, line: 3340, type: !9, scopeLine: 3341, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!12986 = !DILocation(line: 3345, column: 61, scope: !12985)
!12987 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !12988)
!12988 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !12989)
!12989 = distinct !DILocation(line: 3346, column: 17, scope: !12985)
!12990 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !12991)
!12991 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !12992)
!12992 = distinct !DILocation(line: 3347, column: 5, scope: !12985)
!12993 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !12991)
!12994 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !12992)
!12995 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !12992)
!12996 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !12992)
!12997 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !12992)
!12998 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !12992)
!12999 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !12992)
!13000 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !12992)
!13001 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !12992)
!13002 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !12992)
!13003 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !12992)
!13004 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !12992)
!13005 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !12992)
!13006 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !12992)
!13007 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !12992)
!13008 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !12992)
!13009 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !12992)
!13010 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !12992)
!13011 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !12992)
!13012 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !12992)
!13013 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !12992)
!13014 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !13015)
!13015 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !12992)
!13016 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !13015)
!13017 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !13015)
!13018 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !13015)
!13019 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !13015)
!13020 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !13015)
!13021 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !13015)
!13022 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !13015)
!13023 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !13015)
!13024 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !12992)
!13025 = !DILocation(line: 3348, column: 1, scope: !12985)
!13026 = distinct !DISubprogram(name: "i_rtype_shift__opc_srli__x_0__xpr_general__uimm5__", scope: !8, file: !8, line: 3350, type: !9, scopeLine: 3351, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13027 = !DILocation(line: 3354, column: 62, scope: !13026)
!13028 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !13029)
!13029 = distinct !DILocation(line: 3355, column: 29, scope: !13026)
!13030 = !DILocation(line: 3356, column: 61, scope: !13026)
!13031 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !13032)
!13032 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !13033)
!13033 = distinct !DILocation(line: 3357, column: 17, scope: !13026)
!13034 = !DILocation(line: 249, column: 69, scope: !12611, inlinedAt: !13035)
!13035 = distinct !DILocation(line: 3358, column: 5, scope: !13026)
!13036 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13037)
!13037 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !13035)
!13038 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13037)
!13039 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13037)
!13040 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13037)
!13041 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13037)
!13042 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13037)
!13043 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13037)
!13044 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !13035)
!13045 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !13035)
!13046 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !13035)
!13047 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !13035)
!13048 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !13035)
!13049 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !13035)
!13050 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !13035)
!13051 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !13035)
!13052 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !13035)
!13053 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !13035)
!13054 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !13035)
!13055 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !13035)
!13056 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !13035)
!13057 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !13035)
!13058 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !13035)
!13059 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !13035)
!13060 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !13035)
!13061 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !13035)
!13062 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !13035)
!13063 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !13035)
!13064 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !13065)
!13065 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !13035)
!13066 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !13065)
!13067 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !13065)
!13068 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !13065)
!13069 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !13065)
!13070 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !13065)
!13071 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !13065)
!13072 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !13065)
!13073 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !13065)
!13074 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !13035)
!13075 = !DILocation(line: 3359, column: 1, scope: !13026)
!13076 = distinct !DISubprogram(name: "i_rtype_shift__opc_srli__xpr_general__x_0__uimm5__", scope: !8, file: !8, line: 3361, type: !9, scopeLine: 3362, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13077 = !DILocation(line: 3364, column: 61, scope: !13076)
!13078 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !13079)
!13079 = distinct !DILocation(line: 3365, column: 28, scope: !13076)
!13080 = !DILocation(line: 3367, column: 61, scope: !13076)
!13081 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !13082)
!13082 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !13083)
!13083 = distinct !DILocation(line: 3368, column: 17, scope: !13076)
!13084 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13085)
!13085 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !13086)
!13086 = distinct !DILocation(line: 3369, column: 5, scope: !13076)
!13087 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13085)
!13088 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !13086)
!13089 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !13086)
!13090 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !13086)
!13091 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !13086)
!13092 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !13086)
!13093 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !13086)
!13094 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !13086)
!13095 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !13086)
!13096 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !13086)
!13097 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !13086)
!13098 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !13086)
!13099 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !13086)
!13100 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !13086)
!13101 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !13086)
!13102 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !13086)
!13103 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !13086)
!13104 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !13086)
!13105 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !13086)
!13106 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !13086)
!13107 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !13086)
!13108 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !13109)
!13109 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !13086)
!13110 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !13109)
!13111 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !13109)
!13112 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !13109)
!13113 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !13109)
!13114 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !13109)
!13115 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !13109)
!13116 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !13109)
!13117 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !13109)
!13118 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !13086)
!13119 = !DILocation(line: 3370, column: 1, scope: !13076)
!13120 = distinct !DISubprogram(name: "i_rtype_shift__opc_srli__xpr_general__xpr_general__uimm5__", scope: !8, file: !8, line: 3372, type: !9, scopeLine: 3373, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13121 = !DILocation(line: 3374, column: 11, scope: !13120)
!13122 = !DILocation(line: 3375, column: 61, scope: !13120)
!13123 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !13124)
!13124 = distinct !DILocation(line: 3376, column: 28, scope: !13120)
!13125 = !DILocation(line: 3377, column: 62, scope: !13120)
!13126 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !13127)
!13127 = distinct !DILocation(line: 3378, column: 29, scope: !13120)
!13128 = !DILocation(line: 3379, column: 61, scope: !13120)
!13129 = !DILocation(line: 992, column: 12, scope: !12605, inlinedAt: !13130)
!13130 = distinct !DILocation(line: 3770, column: 69, scope: !12607, inlinedAt: !13131)
!13131 = distinct !DILocation(line: 3380, column: 17, scope: !13120)
!13132 = !DILocation(line: 3381, column: 42, scope: !13120)
!13133 = !DILocation(line: 249, column: 69, scope: !12611, inlinedAt: !13134)
!13134 = distinct !DILocation(line: 3381, column: 5, scope: !13120)
!13135 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13136)
!13136 = distinct !DILocation(line: 249, column: 53, scope: !12611, inlinedAt: !13134)
!13137 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13136)
!13138 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13136)
!13139 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13136)
!13140 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13136)
!13141 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13136)
!13142 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13136)
!13143 = !DILocation(line: 249, column: 51, scope: !12611, inlinedAt: !13134)
!13144 = !DILocation(line: 250, column: 66, scope: !12611, inlinedAt: !13134)
!13145 = !DILocation(line: 250, column: 58, scope: !12611, inlinedAt: !13134)
!13146 = !DILocation(line: 250, column: 56, scope: !12611, inlinedAt: !13134)
!13147 = !DILocation(line: 252, column: 13, scope: !12611, inlinedAt: !13134)
!13148 = !DILocation(line: 252, column: 5, scope: !12611, inlinedAt: !13134)
!13149 = !DILocation(line: 254, column: 73, scope: !12611, inlinedAt: !13134)
!13150 = !DILocation(line: 254, column: 123, scope: !12611, inlinedAt: !13134)
!13151 = !DILocation(line: 254, column: 120, scope: !12611, inlinedAt: !13134)
!13152 = !DILocation(line: 255, column: 13, scope: !12611, inlinedAt: !13134)
!13153 = !DILocation(line: 257, column: 73, scope: !12611, inlinedAt: !13134)
!13154 = !DILocation(line: 257, column: 123, scope: !12611, inlinedAt: !13134)
!13155 = !DILocation(line: 257, column: 120, scope: !12611, inlinedAt: !13134)
!13156 = !DILocation(line: 258, column: 13, scope: !12611, inlinedAt: !13134)
!13157 = !DILocation(line: 263, column: 73, scope: !12611, inlinedAt: !13134)
!13158 = !DILocation(line: 263, column: 124, scope: !12611, inlinedAt: !13134)
!13159 = !DILocation(line: 263, column: 121, scope: !12611, inlinedAt: !13134)
!13160 = !DILocation(line: 266, column: 13, scope: !12611, inlinedAt: !13134)
!13161 = !DILocation(line: 270, column: 13, scope: !12611, inlinedAt: !13134)
!13162 = !DILocation(line: 273, column: 71, scope: !12611, inlinedAt: !13134)
!13163 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !13164)
!13164 = distinct !DILocation(line: 273, column: 5, scope: !12611, inlinedAt: !13134)
!13165 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !13164)
!13166 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !13164)
!13167 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !13164)
!13168 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !13164)
!13169 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !13164)
!13170 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !13164)
!13171 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !13164)
!13172 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !13164)
!13173 = !DILocation(line: 275, column: 1, scope: !12611, inlinedAt: !13134)
!13174 = !DILocation(line: 3382, column: 1, scope: !13120)
!13175 = distinct !DISubprogram(name: "i_stype_store__opc_sb__x_0__simm12__x_0__", scope: !8, file: !8, line: 3384, type: !9, scopeLine: 3385, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13176 = !DILocation(line: 3388, column: 64, scope: !13175)
!13177 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !13178)
!13178 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !13179)
!13179 = distinct !DILocation(line: 3389, column: 18, scope: !13175)
!13180 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13181)
!13181 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !13183)
!13182 = distinct !DISubprogram(name: "MI13i_stype_storeIH1_13default_start", scope: !8, file: !8, line: 277, type: !9, scopeLine: 278, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13183 = distinct !DILocation(line: 3391, column: 5, scope: !13175)
!13184 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13181)
!13185 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !13183)
!13186 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !13183)
!13187 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !13183)
!13188 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !13183)
!13189 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13190)
!13190 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !13183)
!13191 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13190)
!13192 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13190)
!13193 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13190)
!13194 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13190)
!13195 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13190)
!13196 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13190)
!13197 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !13183)
!13198 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !13183)
!13199 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !13201)
!13200 = distinct !DISubprogram(name: "MI5store", scope: !32, file: !32, line: 108, type: !9, scopeLine: 109, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13201 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !13183)
!13202 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !13201)
!13203 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !13201)
!13204 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !13201)
!13205 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !13201)
!13206 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !13201)
!13207 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !13201)
!13208 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !13210)
!13209 = distinct !DISubprogram(name: "codasip_ldst___write__", scope: !34, file: !34, line: 347, type: !9, scopeLine: 348, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13210 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !13201)
!13211 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !13210)
!13212 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !13210)
!13213 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !13210)
!13214 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !13210)
!13215 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !13210)
!13216 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !13210)
!13217 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !13210)
!13218 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !13210)
!13219 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !13210)
!13220 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !13210)
!13221 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !13210)
!13222 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !13210)
!13223 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !13210)
!13224 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !13210)
!13225 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !13210)
!13226 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !13210)
!13227 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !13210)
!13228 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !13210)
!13229 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !13210)
!13230 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !13210)
!13231 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !13210)
!13232 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !13210)
!13233 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !13210)
!13234 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !13210)
!13235 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !13210)
!13236 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !13210)
!13237 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !13210)
!13238 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !13210)
!13239 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !13210)
!13240 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !13210)
!13241 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !13210)
!13242 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !13210)
!13243 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !13210)
!13244 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !13210)
!13245 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !13210)
!13246 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !13210)
!13247 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !13210)
!13248 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !13210)
!13249 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !13210)
!13250 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !13210)
!13251 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !13210)
!13252 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !13210)
!13253 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !13210)
!13254 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !13210)
!13255 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !13210)
!13256 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !13210)
!13257 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !13210)
!13258 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !13210)
!13259 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !13210)
!13260 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !13210)
!13261 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !13210)
!13262 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !13210)
!13263 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !13210)
!13264 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !13210)
!13265 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !13210)
!13266 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !13210)
!13267 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !13210)
!13268 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !13210)
!13269 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !13210)
!13270 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !13210)
!13271 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !13210)
!13272 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !13210)
!13273 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !13210)
!13274 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !13210)
!13275 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !13210)
!13276 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !13210)
!13277 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !13210)
!13278 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !13210)
!13279 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !13210)
!13280 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !13210)
!13281 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !13210)
!13282 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !13210)
!13283 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !13210)
!13284 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !13210)
!13285 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !13210)
!13286 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !13210)
!13287 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !13210)
!13288 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !13210)
!13289 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !13210)
!13290 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !13210)
!13291 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !13210)
!13292 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !13210)
!13293 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !13210)
!13294 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !13201)
!13295 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !13183)
!13296 = !DILocation(line: 3392, column: 1, scope: !13175)
!13297 = distinct !DISubprogram(name: "i_stype_store__opc_sb__x_0__simm12__xpr_general__", scope: !8, file: !8, line: 3394, type: !9, scopeLine: 3395, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13298 = !DILocation(line: 3398, column: 64, scope: !13297)
!13299 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !13300)
!13300 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !13301)
!13301 = distinct !DILocation(line: 3399, column: 18, scope: !13297)
!13302 = !DILocation(line: 3400, column: 62, scope: !13297)
!13303 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !13304)
!13304 = distinct !DILocation(line: 3401, column: 29, scope: !13297)
!13305 = !DILocation(line: 399, column: 73, scope: !13182, inlinedAt: !13306)
!13306 = distinct !DILocation(line: 3402, column: 5, scope: !13297)
!13307 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13308)
!13308 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !13306)
!13309 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13308)
!13310 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13308)
!13311 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13308)
!13312 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13308)
!13313 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13308)
!13314 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13308)
!13315 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !13306)
!13316 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !13306)
!13317 = !DILocation(line: 399, column: 118, scope: !13182, inlinedAt: !13306)
!13318 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !13306)
!13319 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !13306)
!13320 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13321)
!13321 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !13306)
!13322 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13321)
!13323 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13321)
!13324 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13321)
!13325 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13321)
!13326 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13321)
!13327 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13321)
!13328 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !13306)
!13329 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !13306)
!13330 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !13331)
!13331 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !13306)
!13332 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !13331)
!13333 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !13331)
!13334 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !13331)
!13335 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !13331)
!13336 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !13331)
!13337 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !13331)
!13338 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !13339)
!13339 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !13331)
!13340 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !13339)
!13341 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !13339)
!13342 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !13339)
!13343 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !13339)
!13344 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !13339)
!13345 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !13339)
!13346 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !13339)
!13347 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !13339)
!13348 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !13339)
!13349 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !13339)
!13350 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !13339)
!13351 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !13339)
!13352 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !13339)
!13353 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !13339)
!13354 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !13339)
!13355 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !13339)
!13356 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !13339)
!13357 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !13339)
!13358 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !13339)
!13359 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !13339)
!13360 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !13339)
!13361 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !13339)
!13362 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !13339)
!13363 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !13339)
!13364 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !13339)
!13365 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !13339)
!13366 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !13339)
!13367 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !13339)
!13368 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !13339)
!13369 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !13339)
!13370 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !13339)
!13371 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !13339)
!13372 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !13339)
!13373 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !13339)
!13374 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !13339)
!13375 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !13339)
!13376 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !13339)
!13377 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !13339)
!13378 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !13339)
!13379 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !13339)
!13380 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !13339)
!13381 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !13339)
!13382 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !13339)
!13383 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !13339)
!13384 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !13339)
!13385 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !13339)
!13386 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !13339)
!13387 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !13339)
!13388 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !13339)
!13389 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !13339)
!13390 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !13339)
!13391 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !13339)
!13392 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !13339)
!13393 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !13339)
!13394 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !13339)
!13395 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !13339)
!13396 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !13339)
!13397 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !13339)
!13398 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !13339)
!13399 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !13339)
!13400 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !13339)
!13401 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !13339)
!13402 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !13339)
!13403 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !13339)
!13404 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !13339)
!13405 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !13339)
!13406 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !13339)
!13407 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !13339)
!13408 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !13339)
!13409 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !13339)
!13410 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !13339)
!13411 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !13339)
!13412 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !13339)
!13413 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !13339)
!13414 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !13339)
!13415 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !13339)
!13416 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !13339)
!13417 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !13339)
!13418 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !13339)
!13419 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !13339)
!13420 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !13339)
!13421 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !13339)
!13422 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !13339)
!13423 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !13331)
!13424 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !13306)
!13425 = !DILocation(line: 3403, column: 1, scope: !13297)
!13426 = distinct !DISubprogram(name: "i_stype_store__opc_sb__xpr_general__simm12__x_0__", scope: !8, file: !8, line: 3405, type: !9, scopeLine: 3406, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13427 = !DILocation(line: 3408, column: 62, scope: !13426)
!13428 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !13429)
!13429 = distinct !DILocation(line: 3409, column: 29, scope: !13426)
!13430 = !DILocation(line: 3410, column: 64, scope: !13426)
!13431 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !13432)
!13432 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !13433)
!13433 = distinct !DILocation(line: 3411, column: 18, scope: !13426)
!13434 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13435)
!13435 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !13436)
!13436 = distinct !DILocation(line: 3413, column: 5, scope: !13426)
!13437 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13435)
!13438 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !13436)
!13439 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !13436)
!13440 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !13436)
!13441 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !13436)
!13442 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13443)
!13443 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !13436)
!13444 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13443)
!13445 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13443)
!13446 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13443)
!13447 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13443)
!13448 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13443)
!13449 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13443)
!13450 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !13436)
!13451 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !13436)
!13452 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !13453)
!13453 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !13436)
!13454 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !13453)
!13455 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !13453)
!13456 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !13453)
!13457 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !13453)
!13458 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !13453)
!13459 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !13453)
!13460 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !13461)
!13461 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !13453)
!13462 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !13461)
!13463 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !13461)
!13464 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !13461)
!13465 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !13461)
!13466 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !13461)
!13467 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !13461)
!13468 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !13461)
!13469 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !13461)
!13470 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !13461)
!13471 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !13461)
!13472 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !13461)
!13473 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !13461)
!13474 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !13461)
!13475 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !13461)
!13476 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !13461)
!13477 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !13461)
!13478 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !13461)
!13479 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !13461)
!13480 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !13461)
!13481 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !13461)
!13482 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !13461)
!13483 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !13461)
!13484 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !13461)
!13485 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !13461)
!13486 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !13461)
!13487 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !13461)
!13488 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !13461)
!13489 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !13461)
!13490 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !13461)
!13491 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !13461)
!13492 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !13461)
!13493 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !13461)
!13494 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !13461)
!13495 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !13461)
!13496 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !13461)
!13497 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !13461)
!13498 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !13461)
!13499 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !13461)
!13500 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !13461)
!13501 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !13461)
!13502 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !13461)
!13503 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !13461)
!13504 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !13461)
!13505 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !13461)
!13506 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !13461)
!13507 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !13461)
!13508 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !13461)
!13509 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !13461)
!13510 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !13461)
!13511 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !13461)
!13512 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !13461)
!13513 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !13461)
!13514 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !13461)
!13515 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !13461)
!13516 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !13461)
!13517 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !13461)
!13518 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !13461)
!13519 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !13461)
!13520 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !13461)
!13521 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !13461)
!13522 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !13461)
!13523 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !13461)
!13524 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !13461)
!13525 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !13461)
!13526 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !13461)
!13527 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !13461)
!13528 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !13461)
!13529 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !13461)
!13530 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !13461)
!13531 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !13461)
!13532 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !13461)
!13533 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !13461)
!13534 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !13461)
!13535 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !13461)
!13536 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !13461)
!13537 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !13461)
!13538 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !13461)
!13539 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !13461)
!13540 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !13461)
!13541 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !13461)
!13542 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !13461)
!13543 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !13461)
!13544 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !13461)
!13545 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !13453)
!13546 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !13436)
!13547 = !DILocation(line: 3414, column: 1, scope: !13426)
!13548 = distinct !DISubprogram(name: "i_stype_store__opc_sb__xpr_general__simm12__xpr_general__", scope: !8, file: !8, line: 3416, type: !9, scopeLine: 3417, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13549 = !DILocation(line: 3418, column: 11, scope: !13548)
!13550 = !DILocation(line: 3419, column: 62, scope: !13548)
!13551 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !13552)
!13552 = distinct !DILocation(line: 3420, column: 29, scope: !13548)
!13553 = !DILocation(line: 3421, column: 64, scope: !13548)
!13554 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !13555)
!13555 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !13556)
!13556 = distinct !DILocation(line: 3422, column: 18, scope: !13548)
!13557 = !DILocation(line: 3423, column: 62, scope: !13548)
!13558 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !13559)
!13559 = distinct !DILocation(line: 3424, column: 29, scope: !13548)
!13560 = !DILocation(line: 3425, column: 42, scope: !13548)
!13561 = !DILocation(line: 399, column: 73, scope: !13182, inlinedAt: !13562)
!13562 = distinct !DILocation(line: 3425, column: 5, scope: !13548)
!13563 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13564)
!13564 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !13562)
!13565 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13564)
!13566 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13564)
!13567 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13564)
!13568 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13564)
!13569 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13564)
!13570 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13564)
!13571 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !13562)
!13572 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !13562)
!13573 = !DILocation(line: 399, column: 118, scope: !13182, inlinedAt: !13562)
!13574 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !13562)
!13575 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !13562)
!13576 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13577)
!13577 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !13562)
!13578 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13577)
!13579 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13577)
!13580 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13577)
!13581 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13577)
!13582 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13577)
!13583 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13577)
!13584 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !13562)
!13585 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !13562)
!13586 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !13587)
!13587 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !13562)
!13588 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !13587)
!13589 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !13587)
!13590 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !13587)
!13591 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !13587)
!13592 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !13587)
!13593 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !13587)
!13594 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !13595)
!13595 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !13587)
!13596 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !13595)
!13597 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !13595)
!13598 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !13595)
!13599 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !13595)
!13600 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !13595)
!13601 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !13595)
!13602 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !13595)
!13603 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !13595)
!13604 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !13595)
!13605 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !13595)
!13606 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !13595)
!13607 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !13595)
!13608 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !13595)
!13609 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !13595)
!13610 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !13595)
!13611 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !13595)
!13612 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !13595)
!13613 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !13595)
!13614 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !13595)
!13615 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !13595)
!13616 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !13595)
!13617 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !13595)
!13618 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !13595)
!13619 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !13595)
!13620 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !13595)
!13621 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !13595)
!13622 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !13595)
!13623 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !13595)
!13624 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !13595)
!13625 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !13595)
!13626 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !13595)
!13627 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !13595)
!13628 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !13595)
!13629 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !13595)
!13630 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !13595)
!13631 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !13595)
!13632 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !13595)
!13633 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !13595)
!13634 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !13595)
!13635 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !13595)
!13636 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !13595)
!13637 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !13595)
!13638 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !13595)
!13639 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !13595)
!13640 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !13595)
!13641 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !13595)
!13642 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !13595)
!13643 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !13595)
!13644 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !13595)
!13645 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !13595)
!13646 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !13595)
!13647 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !13595)
!13648 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !13595)
!13649 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !13595)
!13650 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !13595)
!13651 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !13595)
!13652 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !13595)
!13653 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !13595)
!13654 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !13595)
!13655 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !13595)
!13656 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !13595)
!13657 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !13595)
!13658 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !13595)
!13659 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !13595)
!13660 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !13595)
!13661 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !13595)
!13662 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !13595)
!13663 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !13595)
!13664 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !13595)
!13665 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !13595)
!13666 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !13595)
!13667 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !13595)
!13668 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !13595)
!13669 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !13595)
!13670 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !13595)
!13671 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !13595)
!13672 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !13595)
!13673 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !13595)
!13674 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !13595)
!13675 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !13595)
!13676 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !13595)
!13677 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !13595)
!13678 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !13595)
!13679 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !13587)
!13680 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !13562)
!13681 = !DILocation(line: 3426, column: 1, scope: !13548)
!13682 = distinct !DISubprogram(name: "i_stype_store__opc_sh__x_0__simm12__x_0__", scope: !8, file: !8, line: 3428, type: !9, scopeLine: 3429, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13683 = !DILocation(line: 3432, column: 64, scope: !13682)
!13684 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !13685)
!13685 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !13686)
!13686 = distinct !DILocation(line: 3433, column: 18, scope: !13682)
!13687 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13688)
!13688 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !13689)
!13689 = distinct !DILocation(line: 3435, column: 5, scope: !13682)
!13690 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13688)
!13691 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !13689)
!13692 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !13689)
!13693 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !13689)
!13694 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !13689)
!13695 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13696)
!13696 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !13689)
!13697 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13696)
!13698 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13696)
!13699 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13696)
!13700 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13696)
!13701 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13696)
!13702 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13696)
!13703 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !13689)
!13704 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !13689)
!13705 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !13706)
!13706 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !13689)
!13707 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !13706)
!13708 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !13706)
!13709 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !13706)
!13710 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !13706)
!13711 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !13706)
!13712 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !13706)
!13713 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !13714)
!13714 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !13706)
!13715 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !13714)
!13716 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !13714)
!13717 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !13714)
!13718 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !13714)
!13719 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !13714)
!13720 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !13714)
!13721 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !13714)
!13722 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !13714)
!13723 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !13714)
!13724 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !13714)
!13725 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !13714)
!13726 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !13714)
!13727 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !13714)
!13728 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !13714)
!13729 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !13714)
!13730 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !13714)
!13731 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !13714)
!13732 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !13714)
!13733 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !13714)
!13734 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !13714)
!13735 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !13714)
!13736 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !13714)
!13737 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !13714)
!13738 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !13714)
!13739 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !13714)
!13740 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !13714)
!13741 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !13714)
!13742 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !13714)
!13743 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !13714)
!13744 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !13714)
!13745 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !13714)
!13746 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !13714)
!13747 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !13714)
!13748 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !13714)
!13749 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !13714)
!13750 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !13714)
!13751 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !13714)
!13752 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !13714)
!13753 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !13714)
!13754 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !13714)
!13755 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !13714)
!13756 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !13714)
!13757 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !13714)
!13758 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !13714)
!13759 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !13714)
!13760 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !13714)
!13761 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !13714)
!13762 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !13714)
!13763 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !13714)
!13764 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !13714)
!13765 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !13714)
!13766 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !13714)
!13767 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !13714)
!13768 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !13714)
!13769 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !13714)
!13770 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !13714)
!13771 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !13714)
!13772 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !13714)
!13773 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !13714)
!13774 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !13714)
!13775 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !13714)
!13776 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !13714)
!13777 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !13714)
!13778 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !13714)
!13779 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !13714)
!13780 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !13714)
!13781 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !13714)
!13782 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !13714)
!13783 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !13714)
!13784 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !13714)
!13785 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !13714)
!13786 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !13714)
!13787 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !13714)
!13788 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !13714)
!13789 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !13714)
!13790 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !13714)
!13791 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !13714)
!13792 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !13714)
!13793 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !13714)
!13794 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !13714)
!13795 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !13714)
!13796 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !13714)
!13797 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !13714)
!13798 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !13706)
!13799 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !13689)
!13800 = !DILocation(line: 3436, column: 1, scope: !13682)
!13801 = distinct !DISubprogram(name: "i_stype_store__opc_sh__x_0__simm12__xpr_general__", scope: !8, file: !8, line: 3438, type: !9, scopeLine: 3439, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13802 = !DILocation(line: 3442, column: 64, scope: !13801)
!13803 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !13804)
!13804 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !13805)
!13805 = distinct !DILocation(line: 3443, column: 18, scope: !13801)
!13806 = !DILocation(line: 3444, column: 62, scope: !13801)
!13807 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !13808)
!13808 = distinct !DILocation(line: 3445, column: 29, scope: !13801)
!13809 = !DILocation(line: 399, column: 73, scope: !13182, inlinedAt: !13810)
!13810 = distinct !DILocation(line: 3446, column: 5, scope: !13801)
!13811 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13812)
!13812 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !13810)
!13813 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13812)
!13814 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13812)
!13815 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13812)
!13816 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13812)
!13817 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13812)
!13818 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13812)
!13819 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !13810)
!13820 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !13810)
!13821 = !DILocation(line: 399, column: 118, scope: !13182, inlinedAt: !13810)
!13822 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !13810)
!13823 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !13810)
!13824 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13825)
!13825 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !13810)
!13826 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13825)
!13827 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13825)
!13828 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13825)
!13829 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13825)
!13830 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13825)
!13831 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13825)
!13832 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !13810)
!13833 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !13810)
!13834 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !13835)
!13835 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !13810)
!13836 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !13835)
!13837 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !13835)
!13838 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !13835)
!13839 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !13835)
!13840 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !13835)
!13841 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !13835)
!13842 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !13843)
!13843 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !13835)
!13844 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !13843)
!13845 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !13843)
!13846 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !13843)
!13847 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !13843)
!13848 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !13843)
!13849 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !13843)
!13850 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !13843)
!13851 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !13843)
!13852 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !13843)
!13853 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !13843)
!13854 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !13843)
!13855 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !13843)
!13856 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !13843)
!13857 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !13843)
!13858 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !13843)
!13859 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !13843)
!13860 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !13843)
!13861 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !13843)
!13862 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !13843)
!13863 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !13843)
!13864 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !13843)
!13865 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !13843)
!13866 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !13843)
!13867 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !13843)
!13868 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !13843)
!13869 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !13843)
!13870 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !13843)
!13871 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !13843)
!13872 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !13843)
!13873 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !13843)
!13874 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !13843)
!13875 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !13843)
!13876 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !13843)
!13877 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !13843)
!13878 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !13843)
!13879 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !13843)
!13880 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !13843)
!13881 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !13843)
!13882 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !13843)
!13883 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !13843)
!13884 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !13843)
!13885 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !13843)
!13886 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !13843)
!13887 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !13843)
!13888 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !13843)
!13889 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !13843)
!13890 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !13843)
!13891 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !13843)
!13892 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !13843)
!13893 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !13843)
!13894 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !13843)
!13895 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !13843)
!13896 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !13843)
!13897 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !13843)
!13898 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !13843)
!13899 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !13843)
!13900 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !13843)
!13901 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !13843)
!13902 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !13843)
!13903 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !13843)
!13904 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !13843)
!13905 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !13843)
!13906 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !13843)
!13907 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !13843)
!13908 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !13843)
!13909 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !13843)
!13910 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !13843)
!13911 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !13843)
!13912 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !13843)
!13913 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !13843)
!13914 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !13843)
!13915 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !13843)
!13916 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !13843)
!13917 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !13843)
!13918 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !13843)
!13919 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !13843)
!13920 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !13843)
!13921 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !13843)
!13922 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !13843)
!13923 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !13843)
!13924 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !13843)
!13925 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !13843)
!13926 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !13843)
!13927 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !13835)
!13928 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !13810)
!13929 = !DILocation(line: 3447, column: 1, scope: !13801)
!13930 = distinct !DISubprogram(name: "i_stype_store__opc_sh__xpr_general__simm12__x_0__", scope: !8, file: !8, line: 3449, type: !9, scopeLine: 3450, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!13931 = !DILocation(line: 3452, column: 62, scope: !13930)
!13932 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !13933)
!13933 = distinct !DILocation(line: 3453, column: 29, scope: !13930)
!13934 = !DILocation(line: 3454, column: 64, scope: !13930)
!13935 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !13936)
!13936 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !13937)
!13937 = distinct !DILocation(line: 3455, column: 18, scope: !13930)
!13938 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13939)
!13939 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !13940)
!13940 = distinct !DILocation(line: 3457, column: 5, scope: !13930)
!13941 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13939)
!13942 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !13940)
!13943 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !13940)
!13944 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !13940)
!13945 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !13940)
!13946 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !13947)
!13947 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !13940)
!13948 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !13947)
!13949 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !13947)
!13950 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !13947)
!13951 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !13947)
!13952 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !13947)
!13953 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !13947)
!13954 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !13940)
!13955 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !13940)
!13956 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !13957)
!13957 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !13940)
!13958 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !13957)
!13959 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !13957)
!13960 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !13957)
!13961 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !13957)
!13962 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !13957)
!13963 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !13957)
!13964 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !13965)
!13965 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !13957)
!13966 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !13965)
!13967 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !13965)
!13968 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !13965)
!13969 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !13965)
!13970 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !13965)
!13971 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !13965)
!13972 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !13965)
!13973 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !13965)
!13974 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !13965)
!13975 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !13965)
!13976 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !13965)
!13977 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !13965)
!13978 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !13965)
!13979 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !13965)
!13980 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !13965)
!13981 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !13965)
!13982 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !13965)
!13983 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !13965)
!13984 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !13965)
!13985 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !13965)
!13986 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !13965)
!13987 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !13965)
!13988 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !13965)
!13989 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !13965)
!13990 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !13965)
!13991 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !13965)
!13992 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !13965)
!13993 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !13965)
!13994 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !13965)
!13995 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !13965)
!13996 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !13965)
!13997 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !13965)
!13998 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !13965)
!13999 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !13965)
!14000 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !13965)
!14001 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !13965)
!14002 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !13965)
!14003 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !13965)
!14004 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !13965)
!14005 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !13965)
!14006 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !13965)
!14007 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !13965)
!14008 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !13965)
!14009 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !13965)
!14010 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !13965)
!14011 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !13965)
!14012 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !13965)
!14013 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !13965)
!14014 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !13965)
!14015 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !13965)
!14016 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !13965)
!14017 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !13965)
!14018 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !13965)
!14019 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !13965)
!14020 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !13965)
!14021 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !13965)
!14022 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !13965)
!14023 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !13965)
!14024 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !13965)
!14025 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !13965)
!14026 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !13965)
!14027 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !13965)
!14028 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !13965)
!14029 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !13965)
!14030 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !13965)
!14031 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !13965)
!14032 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !13965)
!14033 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !13965)
!14034 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !13965)
!14035 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !13965)
!14036 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !13965)
!14037 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !13965)
!14038 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !13965)
!14039 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !13965)
!14040 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !13965)
!14041 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !13965)
!14042 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !13965)
!14043 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !13965)
!14044 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !13965)
!14045 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !13965)
!14046 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !13965)
!14047 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !13965)
!14048 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !13965)
!14049 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !13957)
!14050 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !13940)
!14051 = !DILocation(line: 3458, column: 1, scope: !13930)
!14052 = distinct !DISubprogram(name: "i_stype_store__opc_sh__xpr_general__simm12__xpr_general__", scope: !8, file: !8, line: 3460, type: !9, scopeLine: 3461, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14053 = !DILocation(line: 3462, column: 11, scope: !14052)
!14054 = !DILocation(line: 3463, column: 62, scope: !14052)
!14055 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !14056)
!14056 = distinct !DILocation(line: 3464, column: 29, scope: !14052)
!14057 = !DILocation(line: 3465, column: 64, scope: !14052)
!14058 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !14059)
!14059 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !14060)
!14060 = distinct !DILocation(line: 3466, column: 18, scope: !14052)
!14061 = !DILocation(line: 3467, column: 62, scope: !14052)
!14062 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !14063)
!14063 = distinct !DILocation(line: 3468, column: 29, scope: !14052)
!14064 = !DILocation(line: 3469, column: 42, scope: !14052)
!14065 = !DILocation(line: 399, column: 73, scope: !13182, inlinedAt: !14066)
!14066 = distinct !DILocation(line: 3469, column: 5, scope: !14052)
!14067 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !14068)
!14068 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !14066)
!14069 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !14068)
!14070 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !14068)
!14071 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !14068)
!14072 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !14068)
!14073 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !14068)
!14074 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !14068)
!14075 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !14066)
!14076 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !14066)
!14077 = !DILocation(line: 399, column: 118, scope: !13182, inlinedAt: !14066)
!14078 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !14066)
!14079 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !14066)
!14080 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !14081)
!14081 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !14066)
!14082 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !14081)
!14083 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !14081)
!14084 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !14081)
!14085 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !14081)
!14086 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !14081)
!14087 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !14081)
!14088 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !14066)
!14089 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !14066)
!14090 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !14091)
!14091 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !14066)
!14092 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !14091)
!14093 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !14091)
!14094 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !14091)
!14095 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !14091)
!14096 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !14091)
!14097 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !14091)
!14098 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !14099)
!14099 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !14091)
!14100 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !14099)
!14101 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !14099)
!14102 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !14099)
!14103 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !14099)
!14104 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !14099)
!14105 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !14099)
!14106 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !14099)
!14107 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !14099)
!14108 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !14099)
!14109 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !14099)
!14110 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !14099)
!14111 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !14099)
!14112 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !14099)
!14113 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !14099)
!14114 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !14099)
!14115 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !14099)
!14116 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !14099)
!14117 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !14099)
!14118 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !14099)
!14119 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !14099)
!14120 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !14099)
!14121 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !14099)
!14122 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !14099)
!14123 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !14099)
!14124 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !14099)
!14125 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !14099)
!14126 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !14099)
!14127 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !14099)
!14128 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !14099)
!14129 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !14099)
!14130 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !14099)
!14131 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !14099)
!14132 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !14099)
!14133 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !14099)
!14134 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !14099)
!14135 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !14099)
!14136 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !14099)
!14137 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !14099)
!14138 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !14099)
!14139 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !14099)
!14140 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !14099)
!14141 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !14099)
!14142 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !14099)
!14143 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !14099)
!14144 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !14099)
!14145 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !14099)
!14146 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !14099)
!14147 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !14099)
!14148 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !14099)
!14149 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !14099)
!14150 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !14099)
!14151 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !14099)
!14152 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !14099)
!14153 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !14099)
!14154 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !14099)
!14155 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !14099)
!14156 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !14099)
!14157 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !14099)
!14158 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !14099)
!14159 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !14099)
!14160 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !14099)
!14161 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !14099)
!14162 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !14099)
!14163 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !14099)
!14164 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !14099)
!14165 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !14099)
!14166 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !14099)
!14167 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !14099)
!14168 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !14099)
!14169 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !14099)
!14170 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !14099)
!14171 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !14099)
!14172 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !14099)
!14173 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !14099)
!14174 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !14099)
!14175 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !14099)
!14176 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !14099)
!14177 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !14099)
!14178 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !14099)
!14179 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !14099)
!14180 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !14099)
!14181 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !14099)
!14182 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !14099)
!14183 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !14091)
!14184 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !14066)
!14185 = !DILocation(line: 3470, column: 1, scope: !14052)
!14186 = distinct !DISubprogram(name: "i_stype_store__opc_sw__x_0__simm12__x_0__", scope: !8, file: !8, line: 3472, type: !9, scopeLine: 3473, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14187 = !DILocation(line: 3476, column: 64, scope: !14186)
!14188 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !14189)
!14189 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !14190)
!14190 = distinct !DILocation(line: 3477, column: 18, scope: !14186)
!14191 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !14192)
!14192 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !14193)
!14193 = distinct !DILocation(line: 3479, column: 5, scope: !14186)
!14194 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !14192)
!14195 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !14193)
!14196 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !14193)
!14197 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !14193)
!14198 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !14193)
!14199 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !14200)
!14200 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !14193)
!14201 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !14200)
!14202 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !14200)
!14203 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !14200)
!14204 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !14200)
!14205 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !14200)
!14206 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !14200)
!14207 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !14193)
!14208 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !14193)
!14209 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !14210)
!14210 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !14193)
!14211 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !14210)
!14212 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !14210)
!14213 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !14210)
!14214 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !14210)
!14215 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !14210)
!14216 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !14210)
!14217 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !14218)
!14218 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !14210)
!14219 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !14218)
!14220 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !14218)
!14221 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !14218)
!14222 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !14218)
!14223 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !14218)
!14224 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !14218)
!14225 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !14218)
!14226 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !14218)
!14227 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !14218)
!14228 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !14218)
!14229 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !14218)
!14230 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !14218)
!14231 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !14218)
!14232 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !14218)
!14233 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !14218)
!14234 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !14218)
!14235 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !14218)
!14236 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !14218)
!14237 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !14218)
!14238 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !14218)
!14239 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !14218)
!14240 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !14218)
!14241 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !14218)
!14242 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !14218)
!14243 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !14218)
!14244 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !14218)
!14245 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !14218)
!14246 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !14218)
!14247 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !14218)
!14248 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !14218)
!14249 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !14218)
!14250 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !14218)
!14251 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !14218)
!14252 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !14218)
!14253 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !14218)
!14254 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !14218)
!14255 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !14218)
!14256 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !14218)
!14257 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !14218)
!14258 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !14218)
!14259 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !14218)
!14260 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !14218)
!14261 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !14218)
!14262 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !14218)
!14263 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !14218)
!14264 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !14218)
!14265 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !14218)
!14266 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !14218)
!14267 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !14218)
!14268 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !14218)
!14269 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !14218)
!14270 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !14218)
!14271 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !14218)
!14272 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !14218)
!14273 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !14218)
!14274 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !14218)
!14275 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !14218)
!14276 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !14218)
!14277 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !14218)
!14278 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !14218)
!14279 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !14218)
!14280 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !14218)
!14281 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !14218)
!14282 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !14218)
!14283 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !14218)
!14284 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !14218)
!14285 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !14218)
!14286 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !14218)
!14287 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !14218)
!14288 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !14218)
!14289 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !14218)
!14290 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !14218)
!14291 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !14218)
!14292 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !14218)
!14293 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !14218)
!14294 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !14218)
!14295 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !14218)
!14296 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !14218)
!14297 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !14218)
!14298 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !14218)
!14299 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !14218)
!14300 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !14218)
!14301 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !14218)
!14302 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !14210)
!14303 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !14193)
!14304 = !DILocation(line: 3480, column: 1, scope: !14186)
!14305 = distinct !DISubprogram(name: "i_stype_store__opc_sw__x_0__simm12__xpr_general__", scope: !8, file: !8, line: 3482, type: !9, scopeLine: 3483, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14306 = !DILocation(line: 3486, column: 64, scope: !14305)
!14307 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !14308)
!14308 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !14309)
!14309 = distinct !DILocation(line: 3487, column: 18, scope: !14305)
!14310 = !DILocation(line: 3488, column: 62, scope: !14305)
!14311 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !14312)
!14312 = distinct !DILocation(line: 3489, column: 29, scope: !14305)
!14313 = !DILocation(line: 399, column: 73, scope: !13182, inlinedAt: !14314)
!14314 = distinct !DILocation(line: 3490, column: 5, scope: !14305)
!14315 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !14316)
!14316 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !14314)
!14317 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !14316)
!14318 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !14316)
!14319 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !14316)
!14320 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !14316)
!14321 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !14316)
!14322 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !14316)
!14323 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !14314)
!14324 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !14314)
!14325 = !DILocation(line: 399, column: 118, scope: !13182, inlinedAt: !14314)
!14326 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !14314)
!14327 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !14314)
!14328 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !14329)
!14329 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !14314)
!14330 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !14329)
!14331 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !14329)
!14332 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !14329)
!14333 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !14329)
!14334 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !14329)
!14335 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !14329)
!14336 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !14314)
!14337 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !14314)
!14338 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !14339)
!14339 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !14314)
!14340 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !14339)
!14341 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !14339)
!14342 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !14339)
!14343 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !14339)
!14344 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !14339)
!14345 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !14339)
!14346 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !14347)
!14347 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !14339)
!14348 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !14347)
!14349 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !14347)
!14350 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !14347)
!14351 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !14347)
!14352 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !14347)
!14353 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !14347)
!14354 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !14347)
!14355 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !14347)
!14356 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !14347)
!14357 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !14347)
!14358 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !14347)
!14359 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !14347)
!14360 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !14347)
!14361 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !14347)
!14362 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !14347)
!14363 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !14347)
!14364 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !14347)
!14365 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !14347)
!14366 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !14347)
!14367 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !14347)
!14368 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !14347)
!14369 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !14347)
!14370 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !14347)
!14371 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !14347)
!14372 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !14347)
!14373 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !14347)
!14374 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !14347)
!14375 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !14347)
!14376 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !14347)
!14377 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !14347)
!14378 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !14347)
!14379 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !14347)
!14380 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !14347)
!14381 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !14347)
!14382 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !14347)
!14383 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !14347)
!14384 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !14347)
!14385 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !14347)
!14386 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !14347)
!14387 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !14347)
!14388 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !14347)
!14389 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !14347)
!14390 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !14347)
!14391 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !14347)
!14392 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !14347)
!14393 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !14347)
!14394 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !14347)
!14395 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !14347)
!14396 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !14347)
!14397 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !14347)
!14398 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !14347)
!14399 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !14347)
!14400 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !14347)
!14401 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !14347)
!14402 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !14347)
!14403 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !14347)
!14404 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !14347)
!14405 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !14347)
!14406 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !14347)
!14407 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !14347)
!14408 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !14347)
!14409 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !14347)
!14410 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !14347)
!14411 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !14347)
!14412 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !14347)
!14413 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !14347)
!14414 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !14347)
!14415 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !14347)
!14416 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !14347)
!14417 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !14347)
!14418 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !14347)
!14419 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !14347)
!14420 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !14347)
!14421 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !14347)
!14422 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !14347)
!14423 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !14347)
!14424 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !14347)
!14425 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !14347)
!14426 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !14347)
!14427 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !14347)
!14428 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !14347)
!14429 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !14347)
!14430 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !14347)
!14431 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !14339)
!14432 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !14314)
!14433 = !DILocation(line: 3491, column: 1, scope: !14305)
!14434 = distinct !DISubprogram(name: "i_stype_store__opc_sw__xpr_general__simm12__x_0__", scope: !8, file: !8, line: 3493, type: !9, scopeLine: 3494, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14435 = !DILocation(line: 3496, column: 62, scope: !14434)
!14436 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !14437)
!14437 = distinct !DILocation(line: 3497, column: 29, scope: !14434)
!14438 = !DILocation(line: 3498, column: 64, scope: !14434)
!14439 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !14440)
!14440 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !14441)
!14441 = distinct !DILocation(line: 3499, column: 18, scope: !14434)
!14442 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !14443)
!14443 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !14444)
!14444 = distinct !DILocation(line: 3501, column: 5, scope: !14434)
!14445 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !14443)
!14446 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !14444)
!14447 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !14444)
!14448 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !14444)
!14449 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !14444)
!14450 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !14451)
!14451 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !14444)
!14452 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !14451)
!14453 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !14451)
!14454 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !14451)
!14455 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !14451)
!14456 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !14451)
!14457 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !14451)
!14458 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !14444)
!14459 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !14444)
!14460 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !14461)
!14461 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !14444)
!14462 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !14461)
!14463 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !14461)
!14464 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !14461)
!14465 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !14461)
!14466 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !14461)
!14467 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !14461)
!14468 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !14469)
!14469 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !14461)
!14470 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !14469)
!14471 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !14469)
!14472 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !14469)
!14473 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !14469)
!14474 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !14469)
!14475 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !14469)
!14476 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !14469)
!14477 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !14469)
!14478 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !14469)
!14479 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !14469)
!14480 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !14469)
!14481 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !14469)
!14482 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !14469)
!14483 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !14469)
!14484 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !14469)
!14485 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !14469)
!14486 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !14469)
!14487 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !14469)
!14488 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !14469)
!14489 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !14469)
!14490 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !14469)
!14491 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !14469)
!14492 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !14469)
!14493 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !14469)
!14494 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !14469)
!14495 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !14469)
!14496 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !14469)
!14497 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !14469)
!14498 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !14469)
!14499 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !14469)
!14500 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !14469)
!14501 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !14469)
!14502 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !14469)
!14503 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !14469)
!14504 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !14469)
!14505 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !14469)
!14506 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !14469)
!14507 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !14469)
!14508 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !14469)
!14509 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !14469)
!14510 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !14469)
!14511 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !14469)
!14512 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !14469)
!14513 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !14469)
!14514 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !14469)
!14515 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !14469)
!14516 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !14469)
!14517 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !14469)
!14518 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !14469)
!14519 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !14469)
!14520 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !14469)
!14521 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !14469)
!14522 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !14469)
!14523 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !14469)
!14524 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !14469)
!14525 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !14469)
!14526 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !14469)
!14527 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !14469)
!14528 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !14469)
!14529 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !14469)
!14530 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !14469)
!14531 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !14469)
!14532 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !14469)
!14533 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !14469)
!14534 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !14469)
!14535 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !14469)
!14536 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !14469)
!14537 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !14469)
!14538 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !14469)
!14539 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !14469)
!14540 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !14469)
!14541 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !14469)
!14542 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !14469)
!14543 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !14469)
!14544 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !14469)
!14545 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !14469)
!14546 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !14469)
!14547 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !14469)
!14548 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !14469)
!14549 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !14469)
!14550 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !14469)
!14551 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !14469)
!14552 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !14469)
!14553 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !14461)
!14554 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !14444)
!14555 = !DILocation(line: 3502, column: 1, scope: !14434)
!14556 = distinct !DISubprogram(name: "i_stype_store__opc_sw__xpr_general__simm12__xpr_general__", scope: !8, file: !8, line: 3504, type: !9, scopeLine: 3505, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14557 = !DILocation(line: 3506, column: 11, scope: !14556)
!14558 = !DILocation(line: 3507, column: 62, scope: !14556)
!14559 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !14560)
!14560 = distinct !DILocation(line: 3508, column: 29, scope: !14556)
!14561 = !DILocation(line: 3509, column: 64, scope: !14556)
!14562 = !DILocation(line: 997, column: 12, scope: !1928, inlinedAt: !14563)
!14563 = distinct !DILocation(line: 3758, column: 72, scope: !1930, inlinedAt: !14564)
!14564 = distinct !DILocation(line: 3510, column: 18, scope: !14556)
!14565 = !DILocation(line: 3511, column: 62, scope: !14556)
!14566 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !14567)
!14567 = distinct !DILocation(line: 3512, column: 29, scope: !14556)
!14568 = !DILocation(line: 3513, column: 42, scope: !14556)
!14569 = !DILocation(line: 399, column: 73, scope: !13182, inlinedAt: !14570)
!14570 = distinct !DILocation(line: 3513, column: 5, scope: !14556)
!14571 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !14572)
!14572 = distinct !DILocation(line: 399, column: 57, scope: !13182, inlinedAt: !14570)
!14573 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !14572)
!14574 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !14572)
!14575 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !14572)
!14576 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !14572)
!14577 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !14572)
!14578 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !14572)
!14579 = !DILocation(line: 399, column: 128, scope: !13182, inlinedAt: !14570)
!14580 = !DILocation(line: 399, column: 120, scope: !13182, inlinedAt: !14570)
!14581 = !DILocation(line: 399, column: 118, scope: !13182, inlinedAt: !14570)
!14582 = !DILocation(line: 399, column: 54, scope: !13182, inlinedAt: !14570)
!14583 = !DILocation(line: 401, column: 71, scope: !13182, inlinedAt: !14570)
!14584 = !DILocation(line: 34, column: 6, scope: !31, inlinedAt: !14585)
!14585 = distinct !DILocation(line: 401, column: 55, scope: !13182, inlinedAt: !14570)
!14586 = !DILocation(line: 34, column: 32, scope: !31, inlinedAt: !14585)
!14587 = !DILocation(line: 34, column: 5, scope: !31, inlinedAt: !14585)
!14588 = !DILocation(line: 36, column: 42, scope: !31, inlinedAt: !14585)
!14589 = !DILocation(line: 36, column: 35, scope: !31, inlinedAt: !14585)
!14590 = !DILocation(line: 37, column: 1, scope: !31, inlinedAt: !14585)
!14591 = !DILocation(line: 39, column: 1, scope: !31, inlinedAt: !14585)
!14592 = !DILocation(line: 402, column: 14, scope: !13182, inlinedAt: !14570)
!14593 = !DILocation(line: 402, column: 78, scope: !13182, inlinedAt: !14570)
!14594 = !DILocation(line: 113, column: 1, scope: !13200, inlinedAt: !14595)
!14595 = distinct !DILocation(line: 402, column: 5, scope: !13182, inlinedAt: !14570)
!14596 = !DILocation(line: 116, column: 9, scope: !13200, inlinedAt: !14595)
!14597 = !DILocation(line: 119, column: 9, scope: !13200, inlinedAt: !14595)
!14598 = !DILocation(line: 122, column: 9, scope: !13200, inlinedAt: !14595)
!14599 = !DILocation(line: 126, column: 9, scope: !13200, inlinedAt: !14595)
!14600 = !DILocation(line: 134, column: 24, scope: !13200, inlinedAt: !14595)
!14601 = !DILocation(line: 134, column: 45, scope: !13200, inlinedAt: !14595)
!14602 = !DILocation(line: 349, column: 5, scope: !13209, inlinedAt: !14603)
!14603 = distinct !DILocation(line: 134, column: 1, scope: !13200, inlinedAt: !14595)
!14604 = !DILocation(line: 353, column: 36, scope: !13209, inlinedAt: !14603)
!14605 = !DILocation(line: 353, column: 25, scope: !13209, inlinedAt: !14603)
!14606 = !DILocation(line: 353, column: 13, scope: !13209, inlinedAt: !14603)
!14607 = !DILocation(line: 353, column: 34, scope: !13209, inlinedAt: !14603)
!14608 = !DILocation(line: 354, column: 13, scope: !13209, inlinedAt: !14603)
!14609 = !DILocation(line: 358, column: 36, scope: !13209, inlinedAt: !14603)
!14610 = !DILocation(line: 358, column: 25, scope: !13209, inlinedAt: !14603)
!14611 = !DILocation(line: 358, column: 13, scope: !13209, inlinedAt: !14603)
!14612 = !DILocation(line: 358, column: 34, scope: !13209, inlinedAt: !14603)
!14613 = !DILocation(line: 359, column: 13, scope: !13209, inlinedAt: !14603)
!14614 = !DILocation(line: 363, column: 36, scope: !13209, inlinedAt: !14603)
!14615 = !DILocation(line: 363, column: 25, scope: !13209, inlinedAt: !14603)
!14616 = !DILocation(line: 363, column: 13, scope: !13209, inlinedAt: !14603)
!14617 = !DILocation(line: 363, column: 34, scope: !13209, inlinedAt: !14603)
!14618 = !DILocation(line: 364, column: 13, scope: !13209, inlinedAt: !14603)
!14619 = !DILocation(line: 368, column: 36, scope: !13209, inlinedAt: !14603)
!14620 = !DILocation(line: 368, column: 25, scope: !13209, inlinedAt: !14603)
!14621 = !DILocation(line: 368, column: 13, scope: !13209, inlinedAt: !14603)
!14622 = !DILocation(line: 368, column: 34, scope: !13209, inlinedAt: !14603)
!14623 = !DILocation(line: 369, column: 13, scope: !13209, inlinedAt: !14603)
!14624 = !DILocation(line: 373, column: 36, scope: !13209, inlinedAt: !14603)
!14625 = !DILocation(line: 373, column: 25, scope: !13209, inlinedAt: !14603)
!14626 = !DILocation(line: 373, column: 13, scope: !13209, inlinedAt: !14603)
!14627 = !DILocation(line: 373, column: 34, scope: !13209, inlinedAt: !14603)
!14628 = !DILocation(line: 374, column: 13, scope: !13209, inlinedAt: !14603)
!14629 = !DILocation(line: 378, column: 36, scope: !13209, inlinedAt: !14603)
!14630 = !DILocation(line: 378, column: 25, scope: !13209, inlinedAt: !14603)
!14631 = !DILocation(line: 378, column: 13, scope: !13209, inlinedAt: !14603)
!14632 = !DILocation(line: 378, column: 34, scope: !13209, inlinedAt: !14603)
!14633 = !DILocation(line: 379, column: 13, scope: !13209, inlinedAt: !14603)
!14634 = !DILocation(line: 383, column: 36, scope: !13209, inlinedAt: !14603)
!14635 = !DILocation(line: 383, column: 25, scope: !13209, inlinedAt: !14603)
!14636 = !DILocation(line: 383, column: 13, scope: !13209, inlinedAt: !14603)
!14637 = !DILocation(line: 383, column: 34, scope: !13209, inlinedAt: !14603)
!14638 = !DILocation(line: 384, column: 13, scope: !13209, inlinedAt: !14603)
!14639 = !DILocation(line: 388, column: 36, scope: !13209, inlinedAt: !14603)
!14640 = !DILocation(line: 388, column: 25, scope: !13209, inlinedAt: !14603)
!14641 = !DILocation(line: 388, column: 13, scope: !13209, inlinedAt: !14603)
!14642 = !DILocation(line: 388, column: 34, scope: !13209, inlinedAt: !14603)
!14643 = !DILocation(line: 389, column: 13, scope: !13209, inlinedAt: !14603)
!14644 = !DILocation(line: 393, column: 36, scope: !13209, inlinedAt: !14603)
!14645 = !DILocation(line: 393, column: 25, scope: !13209, inlinedAt: !14603)
!14646 = !DILocation(line: 393, column: 13, scope: !13209, inlinedAt: !14603)
!14647 = !DILocation(line: 393, column: 34, scope: !13209, inlinedAt: !14603)
!14648 = !DILocation(line: 394, column: 13, scope: !13209, inlinedAt: !14603)
!14649 = !DILocation(line: 398, column: 37, scope: !13209, inlinedAt: !14603)
!14650 = !DILocation(line: 398, column: 26, scope: !13209, inlinedAt: !14603)
!14651 = !DILocation(line: 398, column: 13, scope: !13209, inlinedAt: !14603)
!14652 = !DILocation(line: 398, column: 35, scope: !13209, inlinedAt: !14603)
!14653 = !DILocation(line: 399, column: 13, scope: !13209, inlinedAt: !14603)
!14654 = !DILocation(line: 403, column: 37, scope: !13209, inlinedAt: !14603)
!14655 = !DILocation(line: 403, column: 26, scope: !13209, inlinedAt: !14603)
!14656 = !DILocation(line: 403, column: 13, scope: !13209, inlinedAt: !14603)
!14657 = !DILocation(line: 403, column: 35, scope: !13209, inlinedAt: !14603)
!14658 = !DILocation(line: 404, column: 13, scope: !13209, inlinedAt: !14603)
!14659 = !DILocation(line: 408, column: 37, scope: !13209, inlinedAt: !14603)
!14660 = !DILocation(line: 408, column: 26, scope: !13209, inlinedAt: !14603)
!14661 = !DILocation(line: 408, column: 13, scope: !13209, inlinedAt: !14603)
!14662 = !DILocation(line: 408, column: 35, scope: !13209, inlinedAt: !14603)
!14663 = !DILocation(line: 409, column: 13, scope: !13209, inlinedAt: !14603)
!14664 = !DILocation(line: 413, column: 37, scope: !13209, inlinedAt: !14603)
!14665 = !DILocation(line: 413, column: 26, scope: !13209, inlinedAt: !14603)
!14666 = !DILocation(line: 413, column: 13, scope: !13209, inlinedAt: !14603)
!14667 = !DILocation(line: 413, column: 35, scope: !13209, inlinedAt: !14603)
!14668 = !DILocation(line: 414, column: 13, scope: !13209, inlinedAt: !14603)
!14669 = !DILocation(line: 418, column: 37, scope: !13209, inlinedAt: !14603)
!14670 = !DILocation(line: 418, column: 26, scope: !13209, inlinedAt: !14603)
!14671 = !DILocation(line: 418, column: 13, scope: !13209, inlinedAt: !14603)
!14672 = !DILocation(line: 418, column: 35, scope: !13209, inlinedAt: !14603)
!14673 = !DILocation(line: 419, column: 13, scope: !13209, inlinedAt: !14603)
!14674 = !DILocation(line: 423, column: 37, scope: !13209, inlinedAt: !14603)
!14675 = !DILocation(line: 423, column: 26, scope: !13209, inlinedAt: !14603)
!14676 = !DILocation(line: 423, column: 13, scope: !13209, inlinedAt: !14603)
!14677 = !DILocation(line: 423, column: 35, scope: !13209, inlinedAt: !14603)
!14678 = !DILocation(line: 424, column: 13, scope: !13209, inlinedAt: !14603)
!14679 = !DILocation(line: 428, column: 37, scope: !13209, inlinedAt: !14603)
!14680 = !DILocation(line: 428, column: 26, scope: !13209, inlinedAt: !14603)
!14681 = !DILocation(line: 428, column: 13, scope: !13209, inlinedAt: !14603)
!14682 = !DILocation(line: 428, column: 35, scope: !13209, inlinedAt: !14603)
!14683 = !DILocation(line: 429, column: 13, scope: !13209, inlinedAt: !14603)
!14684 = !DILocation(line: 433, column: 13, scope: !13209, inlinedAt: !14603)
!14685 = !DILocation(line: 434, column: 13, scope: !13209, inlinedAt: !14603)
!14686 = !DILocation(line: 437, column: 1, scope: !13209, inlinedAt: !14603)
!14687 = !DILocation(line: 138, column: 1, scope: !13200, inlinedAt: !14595)
!14688 = !DILocation(line: 406, column: 1, scope: !13182, inlinedAt: !14570)
!14689 = !DILocation(line: 3514, column: 1, scope: !14556)
!14690 = distinct !DISubprogram(name: "i_utype_ops__opc_auipc__x_0__uimm20__", scope: !8, file: !8, line: 3516, type: !9, scopeLine: 3517, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14691 = !DILocation(line: 3520, column: 63, scope: !14690)
!14692 = !DILocation(line: 1002, column: 12, scope: !14693, inlinedAt: !14694)
!14693 = distinct !DISubprogram(name: "MI5valueIH1_13default_start8_6uimm203imm1_6uimm20", scope: !8, file: !8, line: 1000, type: !9, scopeLine: 1001, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14694 = distinct !DILocation(line: 3764, column: 72, scope: !14695, inlinedAt: !14696)
!14695 = distinct !DISubprogram(name: "uimm20__", scope: !8, file: !8, line: 3762, type: !9, scopeLine: 3763, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14696 = distinct !DILocation(line: 3521, column: 18, scope: !14690)
!14697 = !DILocation(line: 442, column: 5, scope: !14698, inlinedAt: !14699)
!14698 = distinct !DISubprogram(name: "MI11i_utype_opsIH1_13default_start", scope: !8, file: !8, line: 229, type: !9, scopeLine: 230, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14699 = distinct !DILocation(line: 3522, column: 5, scope: !14690)
!14700 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !14701)
!14701 = distinct !DILocation(line: 445, column: 13, scope: !14698, inlinedAt: !14699)
!14702 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !14701)
!14703 = !DILocation(line: 446, column: 13, scope: !14698, inlinedAt: !14699)
!14704 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !14705)
!14705 = distinct !DILocation(line: 448, column: 67, scope: !14698, inlinedAt: !14699)
!14706 = !DILocation(line: 448, column: 80, scope: !14698, inlinedAt: !14699)
!14707 = !DILocation(line: 449, column: 125, scope: !14698, inlinedAt: !14699)
!14708 = !DILocation(line: 449, column: 117, scope: !14698, inlinedAt: !14699)
!14709 = !DILocation(line: 449, column: 168, scope: !14698, inlinedAt: !14699)
!14710 = !DILocation(line: 449, column: 113, scope: !14698, inlinedAt: !14699)
!14711 = !DILocation(line: 450, column: 77, scope: !14698, inlinedAt: !14699)
!14712 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !14713)
!14713 = distinct !DILocation(line: 450, column: 13, scope: !14698, inlinedAt: !14699)
!14714 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !14713)
!14715 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !14713)
!14716 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !14713)
!14717 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !14713)
!14718 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !14713)
!14719 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !14713)
!14720 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !14713)
!14721 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !14713)
!14722 = !DILocation(line: 451, column: 13, scope: !14698, inlinedAt: !14699)
!14723 = !DILocation(line: 455, column: 13, scope: !14698, inlinedAt: !14699)
!14724 = !DILocation(line: 459, column: 1, scope: !14698, inlinedAt: !14699)
!14725 = !DILocation(line: 3523, column: 1, scope: !14690)
!14726 = distinct !DISubprogram(name: "i_utype_ops__opc_auipc__xpr_general__uimm20__", scope: !8, file: !8, line: 3525, type: !9, scopeLine: 3526, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14727 = !DILocation(line: 3528, column: 61, scope: !14726)
!14728 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !14729)
!14729 = distinct !DILocation(line: 3529, column: 28, scope: !14726)
!14730 = !DILocation(line: 3530, column: 63, scope: !14726)
!14731 = !DILocation(line: 1002, column: 12, scope: !14693, inlinedAt: !14732)
!14732 = distinct !DILocation(line: 3764, column: 72, scope: !14695, inlinedAt: !14733)
!14733 = distinct !DILocation(line: 3531, column: 18, scope: !14726)
!14734 = !DILocation(line: 442, column: 5, scope: !14698, inlinedAt: !14735)
!14735 = distinct !DILocation(line: 3532, column: 5, scope: !14726)
!14736 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !14737)
!14737 = distinct !DILocation(line: 445, column: 13, scope: !14698, inlinedAt: !14735)
!14738 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !14737)
!14739 = !DILocation(line: 446, column: 13, scope: !14698, inlinedAt: !14735)
!14740 = !DILocation(line: 145, column: 8, scope: !1916, inlinedAt: !14741)
!14741 = distinct !DILocation(line: 448, column: 67, scope: !14698, inlinedAt: !14735)
!14742 = !DILocation(line: 448, column: 80, scope: !14698, inlinedAt: !14735)
!14743 = !DILocation(line: 449, column: 125, scope: !14698, inlinedAt: !14735)
!14744 = !DILocation(line: 449, column: 117, scope: !14698, inlinedAt: !14735)
!14745 = !DILocation(line: 449, column: 168, scope: !14698, inlinedAt: !14735)
!14746 = !DILocation(line: 449, column: 113, scope: !14698, inlinedAt: !14735)
!14747 = !DILocation(line: 450, column: 77, scope: !14698, inlinedAt: !14735)
!14748 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !14749)
!14749 = distinct !DILocation(line: 450, column: 13, scope: !14698, inlinedAt: !14735)
!14750 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !14749)
!14751 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !14749)
!14752 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !14749)
!14753 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !14749)
!14754 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !14749)
!14755 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !14749)
!14756 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !14749)
!14757 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !14749)
!14758 = !DILocation(line: 451, column: 13, scope: !14698, inlinedAt: !14735)
!14759 = !DILocation(line: 455, column: 13, scope: !14698, inlinedAt: !14735)
!14760 = !DILocation(line: 459, column: 1, scope: !14698, inlinedAt: !14735)
!14761 = !DILocation(line: 3533, column: 1, scope: !14726)
!14762 = distinct !DISubprogram(name: "i_utype_ops__opc_lui__x_0__uimm20__", scope: !8, file: !8, line: 3535, type: !9, scopeLine: 3536, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14763 = !DILocation(line: 3539, column: 63, scope: !14762)
!14764 = !DILocation(line: 1002, column: 12, scope: !14693, inlinedAt: !14765)
!14765 = distinct !DILocation(line: 3764, column: 72, scope: !14695, inlinedAt: !14766)
!14766 = distinct !DILocation(line: 3540, column: 18, scope: !14762)
!14767 = !DILocation(line: 442, column: 5, scope: !14698, inlinedAt: !14768)
!14768 = distinct !DILocation(line: 3541, column: 5, scope: !14762)
!14769 = !DILocation(line: 444, column: 70, scope: !14698, inlinedAt: !14768)
!14770 = !DILocation(line: 444, column: 62, scope: !14698, inlinedAt: !14768)
!14771 = !DILocation(line: 444, column: 113, scope: !14698, inlinedAt: !14768)
!14772 = !DILocation(line: 445, column: 77, scope: !14698, inlinedAt: !14768)
!14773 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !14774)
!14774 = distinct !DILocation(line: 445, column: 13, scope: !14698, inlinedAt: !14768)
!14775 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !14774)
!14776 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !14774)
!14777 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !14774)
!14778 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !14774)
!14779 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !14774)
!14780 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !14774)
!14781 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !14774)
!14782 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !14774)
!14783 = !DILocation(line: 446, column: 13, scope: !14698, inlinedAt: !14768)
!14784 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !14785)
!14785 = distinct !DILocation(line: 450, column: 13, scope: !14698, inlinedAt: !14768)
!14786 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !14785)
!14787 = !DILocation(line: 451, column: 13, scope: !14698, inlinedAt: !14768)
!14788 = !DILocation(line: 455, column: 13, scope: !14698, inlinedAt: !14768)
!14789 = !DILocation(line: 459, column: 1, scope: !14698, inlinedAt: !14768)
!14790 = !DILocation(line: 3542, column: 1, scope: !14762)
!14791 = distinct !DISubprogram(name: "i_utype_ops__opc_lui__xpr_general__uimm20__", scope: !8, file: !8, line: 3544, type: !9, scopeLine: 3545, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14792 = !DILocation(line: 3547, column: 61, scope: !14791)
!14793 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !14794)
!14794 = distinct !DILocation(line: 3548, column: 28, scope: !14791)
!14795 = !DILocation(line: 3549, column: 63, scope: !14791)
!14796 = !DILocation(line: 1002, column: 12, scope: !14693, inlinedAt: !14797)
!14797 = distinct !DILocation(line: 3764, column: 72, scope: !14695, inlinedAt: !14798)
!14798 = distinct !DILocation(line: 3550, column: 18, scope: !14791)
!14799 = !DILocation(line: 442, column: 5, scope: !14698, inlinedAt: !14800)
!14800 = distinct !DILocation(line: 3551, column: 5, scope: !14791)
!14801 = !DILocation(line: 444, column: 70, scope: !14698, inlinedAt: !14800)
!14802 = !DILocation(line: 444, column: 62, scope: !14698, inlinedAt: !14800)
!14803 = !DILocation(line: 444, column: 113, scope: !14698, inlinedAt: !14800)
!14804 = !DILocation(line: 445, column: 77, scope: !14698, inlinedAt: !14800)
!14805 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !14806)
!14806 = distinct !DILocation(line: 445, column: 13, scope: !14698, inlinedAt: !14800)
!14807 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !14806)
!14808 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !14806)
!14809 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !14806)
!14810 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !14806)
!14811 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !14806)
!14812 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !14806)
!14813 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !14806)
!14814 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !14806)
!14815 = !DILocation(line: 446, column: 13, scope: !14698, inlinedAt: !14800)
!14816 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !14817)
!14817 = distinct !DILocation(line: 450, column: 13, scope: !14698, inlinedAt: !14800)
!14818 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !14817)
!14819 = !DILocation(line: 451, column: 13, scope: !14698, inlinedAt: !14800)
!14820 = !DILocation(line: 455, column: 13, scope: !14698, inlinedAt: !14800)
!14821 = !DILocation(line: 459, column: 1, scope: !14698, inlinedAt: !14800)
!14822 = !DILocation(line: 3552, column: 1, scope: !14791)
!14823 = distinct !DISubprogram(name: "e_movi32__", scope: !8, file: !8, line: 3786, type: !9, scopeLine: 3787, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !2)
!14824 = !DILocation(line: 3788, column: 22, scope: !14823)
!14825 = !DILocation(line: 3789, column: 25, scope: !14823)
!14826 = !DILocation(line: 3790, column: 61, scope: !14823)
!14827 = !DILocation(line: 3782, column: 12, scope: !98, inlinedAt: !14828)
!14828 = distinct !DILocation(line: 3791, column: 79, scope: !14823)
!14829 = !DILocation(line: 1035, column: 32, scope: !14823)
!14830 = !DILocation(line: 46, column: 6, scope: !1907, inlinedAt: !14831)
!14831 = distinct !DILocation(line: 1035, column: 5, scope: !14823)
!14832 = !DILocation(line: 46, column: 33, scope: !1907, inlinedAt: !14831)
!14833 = !DILocation(line: 46, column: 5, scope: !1907, inlinedAt: !14831)
!14834 = !DILocation(line: 48, column: 42, scope: !1907, inlinedAt: !14831)
!14835 = !DILocation(line: 48, column: 12, scope: !1907, inlinedAt: !14831)
!14836 = !DILocation(line: 48, column: 5, scope: !1907, inlinedAt: !14831)
!14837 = !DILocation(line: 48, column: 40, scope: !1907, inlinedAt: !14831)
!14838 = !DILocation(line: 49, column: 1, scope: !1907, inlinedAt: !14831)
!14839 = !DILocation(line: 50, column: 1, scope: !1907, inlinedAt: !14831)
!14840 = !DILocation(line: 1038, column: 1, scope: !14823)
