
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.917981                       # Number of seconds simulated
sim_ticks                                917981355500                       # Number of ticks simulated
final_tick                               1590832973000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31793                       # Simulator instruction rate (inst/s)
host_op_rate                                    39353                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14592636                       # Simulator tick rate (ticks/s)
host_mem_usage                                9610372                       # Number of bytes of host memory used
host_seconds                                 62907.16                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2475610367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       136448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     84169792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           84306240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       136448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        136448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17693056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17693056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1315153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1317285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        276454                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             276454                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       148639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     91690089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91838728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       148639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           148639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19273873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19273873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19273873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       148639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     91690089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            111112601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1317285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     276454                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1317285                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   276454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               84244864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17692096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                84306240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17693056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    959                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             79548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             69267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             92215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             71378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             91061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             88175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             83968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             91071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            68038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            79143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            87168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            81538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            91456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16882                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  917980314000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1317285                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               276454                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  871658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  296128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  118550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1259926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     80.906491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    73.581222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    56.652435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1066645     84.66%     84.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       163745     13.00%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19623      1.56%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6077      0.48%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1760      0.14%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          750      0.06%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          392      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          235      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          699      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1259926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      81.294837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.476222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.721845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1579      9.75%      9.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2220     13.71%     23.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2111     13.04%     36.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          2439     15.06%     51.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2415     14.91%     66.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1999     12.35%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1370      8.46%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          921      5.69%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          545      3.37%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          297      1.83%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          132      0.82%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           79      0.49%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           35      0.22%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           18      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           13      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            7      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            5      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            3      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16192                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.072567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.041471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7565     46.72%     46.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              329      2.03%     48.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7896     48.76%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              366      2.26%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16192                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  51168544500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             75849657000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 6581630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38872.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57622.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        19.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   234153                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98679                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 17.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     575991.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    20.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4501334460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2392504620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4614532020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              728717220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         68831075040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          31699222470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2508584640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    210451803300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     96026126400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      37711483770                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           459486153690                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            500.539737                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         841886483000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   3626661500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   29188426000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 130301374750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 250066790750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   43279785000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 461518317500                       # Time in different power states
system.mem_ctrls_1.actEnergy               4494587160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2388914550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4784035620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              714294360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         69056647920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          32113837620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2502742560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    211678179960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     95913265440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      36889504035                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           460560318255                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            501.709875                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         840985759250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   3608579000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   29283684000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 127003994250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 249773949750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   44103333250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 464207815250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   226                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1590832973000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8341863                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           462723851                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8342887                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.463277                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.173878                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.826122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          611                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         961710721                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        961710721                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    302477988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       302477988                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    158220295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      158220295                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1330506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1330506                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       181789                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       181789                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       184712                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       184712                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    460698283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        460698283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    462028789                       # number of overall hits
system.cpu.dcache.overall_hits::total       462028789                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     11754703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11754703                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2529236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2529236                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data         2277                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2277                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2923                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2923                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     14283939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14283939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     14286216                       # number of overall misses
system.cpu.dcache.overall_misses::total      14286216                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 368510519000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 368510519000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 126431391478                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 126431391478                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     38006000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     38006000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 494941910478                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 494941910478                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 494941910478                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 494941910478                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    314232691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    314232691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    160749531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    160749531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1332783                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1332783                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    474982222                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    474982222                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    476315005                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    476315005                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.037408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037408                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015734                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.001708                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001708                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.015825                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015825                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.030073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030073                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.029993                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029993                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 31350.049338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31350.049338                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 49987.977191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49987.977191                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 13002.394800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13002.394800                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 34650.239719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34650.239719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 34644.717011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34644.717011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     23552376                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1579613                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.910219                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2789721                       # number of writebacks
system.cpu.dcache.writebacks::total           2789721                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4122405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4122405                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1822410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1822410                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5944815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5944815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5944815                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5944815                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7632298                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7632298                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       706826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       706826                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         1841                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1841                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2923                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2923                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8339124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8339124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8340965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8340965                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 194479482000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 194479482000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  29215908494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29215908494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data     63064000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     63064000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     35083000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     35083000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 223695390494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 223695390494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 223758454494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 223758454494                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.024289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.001381                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001381                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.015825                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015825                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017557                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017557                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017511                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017511                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 25481.117483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25481.117483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 41333.947102                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41333.947102                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 34255.296035                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 34255.296035                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 12002.394800                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12002.394800                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26824.806838                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26824.806838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26826.446879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26826.446879                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          15003613                       # number of replacements
system.cpu.icache.tags.tagsinuse           503.564619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           894640788                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          15004113                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.626370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   215.237701                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   288.326918                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.420386                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.563139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983525                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         957197416                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        957197416                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    454404653                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       454404653                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    454404653                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        454404653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    454404653                       # number of overall hits
system.cpu.icache.overall_hits::total       454404653                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     16691105                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      16691105                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     16691105                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       16691105                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     16691105                       # number of overall misses
system.cpu.icache.overall_misses::total      16691105                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 205419551500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 205419551500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 205419551500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 205419551500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 205419551500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 205419551500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    471095758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    471095758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    471095758                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    471095758                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    471095758                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    471095758                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.035430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035430                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.035430                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035430                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.035430                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035430                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12307.127149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12307.127149                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12307.127149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12307.127149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12307.127149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12307.127149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          161                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     15003613                       # number of writebacks
system.cpu.icache.writebacks::total          15003613                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst      1685205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1685205                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst      1685205                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1685205                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst      1685205                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1685205                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     15005900                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     15005900                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     15005900                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     15005900                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     15005900                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     15005900                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 181144880000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 181144880000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 181144880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 181144880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 181144880000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 181144880000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.031853                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031853                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.031853                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031853                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.031853                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031853                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12071.577180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12071.577180                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12071.577180                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12071.577180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12071.577180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12071.577180                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1319368                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    76211330                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1352136                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.363657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       96.029462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        189.505001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3326.048014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    82.019910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 29074.397613                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.101503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.887280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27949                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 369789016                       # Number of tag accesses
system.l2.tags.data_accesses                369789016                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2789721                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2789721                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     14436191                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         14436191                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data         2024                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2024                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       463557                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                463557                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst     15001572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15001572                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6563127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6563127                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst      15001572                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7026684                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22028256                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     15001572                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7026684                       # number of overall hits
system.l2.overall_hits::total                22028256                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       241313                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              241313                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         2133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2133                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1073866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1073866                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         2133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1315179                       # number of demand (read+write) misses
system.l2.demand_misses::total                1317312                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2133                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1315179                       # number of overall misses
system.l2.overall_misses::total               1317312                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        25500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        25500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  23251648500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23251648500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    240905000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    240905000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 112469603000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 112469603000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    240905000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 135721251500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     135962156500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    240905000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 135721251500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    135962156500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2789721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2789721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     14436191                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     14436191                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         2025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2025                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       704870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            704870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst     15003705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       15003705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7636993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7636993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     15003705                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8341863                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23345568                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     15003705                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8341863                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23345568                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.000494                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000494                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.342351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.342351                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000142                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.140614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140614                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000142                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.157660                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056427                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000142                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.157660                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056427                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        25500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        25500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 96354.728092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96354.728092                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 112941.865917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112941.865917                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 104733.368037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104733.368037                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 112941.865917                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 103196.029970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103211.810490                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 112941.865917                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 103196.029970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103211.810490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               276454                       # number of writebacks
system.l2.writebacks::total                    276454                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  22                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 22                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       241313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         241313                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         2132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2132                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1073845                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1073845                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1315158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1317290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1315158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1317290                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        15500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        15500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  20838518500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20838518500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    219521000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    219521000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 101728943500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 101728943500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    219521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 122567462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 122786983000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    219521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 122567462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 122786983000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.000494                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000494                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.342351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.342351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.140611                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140611                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.157658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.157658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056426                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        15500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 86354.728092                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86354.728092                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 102964.821764                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102964.821764                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 94733.358632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94733.358632                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 102964.821764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 93195.997743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93211.808334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 102964.821764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 93195.997743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93211.808334                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       2634327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1317379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1075977                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       276454                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1040582                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            241308                       # Transaction distribution
system.membus.trans_dist::ReadExResp           241308                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1075977                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3951612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3951612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    101999296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               101999296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1317291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1317291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1317291                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1870071500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3474059000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       369712594                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    250794747                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     43678391                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    278069701                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       189804109                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     68.257746                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        43524891                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       176461                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     13724270                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      7563155                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      6161115                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      1834391                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1590832973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1835962711                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    784427443                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1587715004                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           369712594                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    240892155                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             985704562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        87402346                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2974                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         471095759                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      14877419                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1813836453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.087298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.300227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        976316585     53.83%     53.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        187510472     10.34%     64.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        165358181      9.12%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        484651215     26.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1813836453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.201373                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.864786                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        787536058                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     197411973                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         778233231                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      11606451                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       39048739                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    173994098                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       4741506                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1759845906                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts     122256376                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       39048739                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        866495114                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       127962055                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     15279954                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         710131388                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      54919202                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1650453197                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      50002518                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      10966234                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1855845                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       27934212                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       14564719                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        83625                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1936545936                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7273195103                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1807281562                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1965275                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426916418                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        509629500                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       224681                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       211690                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          24441071                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    370301136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    200601893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3682972                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     13009300                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1599672110                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       640326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1484448419                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     26982067                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    364230066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    800695949                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        85964                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1813836453                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.818403                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.018622                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    962667913     53.07%     53.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    371115719     20.46%     73.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    344106360     18.97%     92.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    120472644      6.64%     99.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     14294769      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       554021      0.03%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       622366      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         2617      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           44      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1813836453                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        76857477     29.66%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       88663557     34.21%     63.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      93639302     36.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     946974806     63.79%     63.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       935066      0.06%     63.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1351317      0.09%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        18248      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc       493861      0.03%     63.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     63.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    348121858     23.45%     87.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    180824557     12.18%     99.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      3893367      0.26%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      1835337      0.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1484448419                       # Type of FU issued
system.switch_cpus.iq.rate                   0.808540                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           259160336                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.174584                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5056394037                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1955809936                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1394000249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     12481654                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      8759195                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4414363                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1737367940                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         6240815                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      4679657                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     86072485                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       106971                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        48909                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     37937313                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      4141318                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3771182                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       39048739                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        24511244                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      22257299                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1600624183                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     370301136                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    200601893                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       219824                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          24316                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      22269671                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        48909                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23829421                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     16703957                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     40533378                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1420797546                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     328670171                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     63650870                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                311747                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            501446302                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        264577074                       # Number of branches executed
system.switch_cpus.iew.exec_stores          172776131                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.773871                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1399640005                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1398414612                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         608511123                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         853617760                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.761679                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.712861                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    303206172                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       554362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     39025957                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1752094438                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.705488                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.372028                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1162852652     66.37%     66.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    295318711     16.86%     83.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    152289163      8.69%     91.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     61542277      3.51%     95.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22379124      1.28%     96.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22390892      1.28%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10396193      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11693026      0.67%     99.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     13232400      0.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1752094438                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1236082364                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              446893230                       # Number of memory references committed
system.switch_cpus.commit.loads             284228650                       # Number of loads committed
system.switch_cpus.commit.membars              369424                       # Number of memory barriers committed
system.switch_cpus.commit.branches          229561221                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            4081261                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1074918868                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     22890765                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    786991381     63.67%     63.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       929785      0.08%     63.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       814935      0.07%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            4      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       453027      0.04%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            2      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    282414536     22.85%     86.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    160850466     13.01%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1814114      0.15%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1814114      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1236082364                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      13232400                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3278147636                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3140384125                       # The number of ROB writes
system.switch_cpus.timesIdled                 6326961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                22126258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1236082364                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.835963                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.835963                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.544673                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.544673                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1545945612                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       875445010                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1835194                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          3460052                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        5060882392                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        748494900                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       521010184                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         738854                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     46695264                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     23345697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       664907                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2480                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2470                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1590832973000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22642893                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3066175                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     15003613                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6595056                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2025                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           704870                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          704870                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      15005900                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7636993                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     45013218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25029639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70042857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1920468352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    712421376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2632889728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1321563                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17833536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24669156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.162245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24001754     97.29%     97.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 667392      2.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24669156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        41140966998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22510748695                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12515061488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
