library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity exercise2if is
port(A_1, A_2, B_1, B_2, D_1: in std_logic;
E_out: out std_logic);
end exercise2if;

architecture Behavioral of exercise2if is
begin

process(A_1, A_2, B_1, B_2, D_1) is
begin
if (A_1='1' AND A_2='1') OR (B_1 = '1' OR B_2 = '1') OR (B_2='1' AND (NOT(D_1)='1')) then
E_out <= '1';
else
E_out <= '0';
end if;
end process;

end Behavioral;
