

================================================================
== Vivado HLS Report for 'AddWeighted'
================================================================
* Date:           Sun Jan 27 11:33:53 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelVideoWorking
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.390|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2107081|  2107081|  2107081|  2107081|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2107080|  2107080|      1951|          -|          -|  1080|    no    |
        | + loop_width  |     1948|     1948|        30|          1|          1|  1920|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1416|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     28|    2476|    2946|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     108|
|Register         |        0|      -|    1000|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     28|    3476|    4598|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      3|       1|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Sobel_filter_daddrcU_U74  |Sobel_filter_daddrcU  |        0|      3|  509|  817|
    |Sobel_filter_daddrcU_U75  |Sobel_filter_daddrcU  |        0|      3|  509|  817|
    |Sobel_filter_dmulsc4_U76  |Sobel_filter_dmulsc4  |        0|     11|  317|  204|
    |Sobel_filter_dmulsc4_U77  |Sobel_filter_dmulsc4  |        0|     11|  317|  204|
    |Sobel_filter_sitotde_U78  |Sobel_filter_sitotde  |        0|      0|  412|  452|
    |Sobel_filter_sitotde_U79  |Sobel_filter_sitotde  |        0|      0|  412|  452|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     28| 2476| 2946|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |i_V_fu_228_p2                       |     +    |      0|  0|   18|          11|           1|
    |j_V_fu_240_p2                       |     +    |      0|  0|   18|          11|           1|
    |p_Val2_13_fu_458_p2                 |     +    |      0|  0|   15|           8|           8|
    |pos1_fu_474_p2                      |     +    |      0|  0|   19|           4|          12|
    |pos2_fu_483_p2                      |     +    |      0|  0|   19|           4|          12|
    |tmp_15_i_fu_422_p2                  |     +    |      0|  0|   19|           2|          12|
    |F2_fu_323_p2                        |     -    |      0|  0|   19|          11|          12|
    |man_V_1_fu_311_p2                   |     -    |      0|  0|   61|           1|          54|
    |tmp_2_i_fu_335_p2                   |     -    |      0|  0|   19|           1|          12|
    |Range1_all_ones_1_fu_532_p2         |    and   |      0|  0|    2|           1|           1|
    |Range1_all_ones_2_i_fu_794_p2       |    and   |      0|  0|    2|           1|           1|
    |Range1_all_ones_fu_733_p2           |    and   |      0|  0|    2|           1|           1|
    |ap_block_state32_pp0_stage0_iter29  |    and   |      0|  0|    2|           1|           1|
    |brmerge_i_i_not_i_fu_854_p2         |    and   |      0|  0|    2|           1|           1|
    |carry_1_i_i_fu_687_p2               |    and   |      0|  0|    2|           1|           1|
    |or_cond115_i_i_fu_706_p2            |    and   |      0|  0|    2|           1|           1|
    |or_cond117_i_i_fu_729_p2            |    and   |      0|  0|    2|           1|           1|
    |p_122_i_i_fu_748_p2                 |    and   |      0|  0|    2|           1|           1|
    |sel_tmp13_i_fu_657_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp2_i_fu_469_p2                |    and   |      0|  0|    2|           1|           1|
    |sel_tmp34_i_fu_586_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp3_i_fu_619_p2                |    and   |      0|  0|    2|           1|           1|
    |sel_tmp46_i_fu_817_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp47_i_fu_822_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp50_i_demorgan_fu_877_p2      |    and   |      0|  0|    2|           1|           1|
    |sel_tmp51_i_fu_887_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp56_i_fu_921_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp8_i_fu_635_p2                |    and   |      0|  0|    2|           1|           1|
    |tmp5_fu_681_p2                      |    and   |      0|  0|    2|           1|           1|
    |tmp6_fu_526_p2                      |    and   |      0|  0|    2|           1|           1|
    |tmp7_fu_811_p2                      |    and   |      0|  0|    2|           1|           1|
    |tmp_demorgan_i_fu_845_p2            |    and   |      0|  0|    2|           1|           1|
    |tmp_11_i_fu_392_p2                  |   ashr   |      0|  0|  162|          54|          54|
    |tmp_21_i_fu_516_p2                  |   ashr   |      0|  0|  162|          54|          54|
    |Range1_all_zeros_1_fu_568_p2        |   icmp   |      0|  0|   29|          54|           1|
    |Range2_all_ones_fu_716_p2           |   icmp   |      0|  0|   29|          54|          54|
    |exitcond4_i_fu_222_p2               |   icmp   |      0|  0|   13|          11|          11|
    |exitcond_i_fu_234_p2                |   icmp   |      0|  0|   13|          11|           9|
    |icmp_fu_365_p2                      |   icmp   |      0|  0|   13|           9|           1|
    |tmp_14_i_fu_417_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_18_i_fu_492_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_23_i_fu_546_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_25_i_fu_738_p2                  |   icmp   |      0|  0|   29|          54|           1|
    |tmp_27_i_fu_562_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_3_i_fu_349_p2                   |   icmp   |      0|  0|   13|          11|          11|
    |tmp_5_i3_fu_383_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_9_i_fu_317_p2                   |   icmp   |      0|  0|   29|          63|           1|
    |tmp_i2_fu_329_p2                    |   icmp   |      0|  0|   13|          12|           1|
    |tmp_i_i_i_i_99_fu_277_p2            |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_i_i_i_fu_271_p2               |   icmp   |      0|  0|   13|          11|           2|
    |Range2_V_1_fu_556_p2                |   lshr   |      0|  0|  162|          54|          54|
    |r_V_fu_711_p2                       |   lshr   |      0|  0|  162|           2|          54|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |    or    |      0|  0|    2|           1|           1|
    |brmerge_i_fu_864_p2                 |    or    |      0|  0|    2|           1|           1|
    |not_sel_tmp28_i_fu_675_p2           |    or    |      0|  0|    2|           1|           1|
    |p_119_i_i_fu_754_p2                 |    or    |      0|  0|    2|           1|           1|
    |p_121_demorgan_i_i_fu_839_p2        |    or    |      0|  0|    2|           1|           1|
    |sel_tmp12_demorgan_i_fu_647_p2      |    or    |      0|  0|    2|           1|           1|
    |sel_tmp33_i_fu_580_p2               |    or    |      0|  0|    2|           1|           1|
    |sel_tmp55_demorgan_i_fu_910_p2      |    or    |      0|  0|    2|           1|           1|
    |tmp8_fu_834_p2                      |    or    |      0|  0|    2|           1|           1|
    |tmp_45_fu_898_p2                    |    or    |      0|  0|    2|           1|           1|
    |tmp_s_fu_892_p2                     |    or    |      0|  0|    2|           1|           1|
    |F2_2_fu_341_p3                      |  select  |      0|  0|   12|           1|          12|
    |Range1_all_ones_2_i_s_fu_763_p3     |  select  |      0|  0|    2|           1|           1|
    |Range1_all_zeros_2_i_fu_778_p3      |  select  |      0|  0|    2|           1|           1|
    |Range2_all_ones_1_i_s_fu_721_p3     |  select  |      0|  0|    2|           1|           1|
    |deleted_zeros_fu_786_p3             |  select  |      0|  0|    2|           1|           1|
    |dst_data_stream_V_din               |  select  |      0|  0|    8|           1|           8|
    |p_Val2_0_i_i6_i_fu_402_p3           |  select  |      0|  0|    2|           1|           2|
    |p_Val2_12_0_i_mux_i_fu_870_p3       |  select  |      0|  0|    8|           1|           8|
    |p_Val2_12_fu_409_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_14_fu_662_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_s_fu_371_p3                  |  select  |      0|  0|   54|           1|          54|
    |qb_fu_439_p3                        |  select  |      0|  0|    2|           1|           1|
    |sel_tmp35_i_fu_758_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp39_i_fu_771_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp4_i_fu_623_p3                |  select  |      0|  0|    8|           1|           8|
    |sel_tmp52_i_fu_903_p3               |  select  |      0|  0|    8|           1|           1|
    |sel_tmp9_i_fu_640_p3                |  select  |      0|  0|    8|           1|           8|
    |sel_tmp_i_fu_613_p3                 |  select  |      0|  0|    8|           1|           8|
    |underflow_fu_826_p3                 |  select  |      0|  0|    2|           1|           1|
    |tmp_13_i_fu_595_p2                  |    shl   |      0|  0|   19|           8|           8|
    |Range1_all_zeros_fu_743_p2          |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|    2|           2|           1|
    |p_121_demorgan_i_not_s_fu_859_p2    |    xor   |      0|  0|    2|           1|           2|
    |rev4_fu_701_p2                      |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_506_p2                       |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp12_i_fu_651_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_i_fu_464_p2                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp41_i_fu_806_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp50_i_fu_881_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp55_i_fu_915_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp7_i_fu_630_p2                |    xor   |      0|  0|    2|           1|           2|
    |tmp_17_i_fu_607_p2                  |    xor   |      0|  0|    2|           1|           2|
    |tmp_23_i_not_fu_574_p2              |    xor   |      0|  0|    2|           1|           2|
    |tmp_28_i_fu_800_p2                  |    xor   |      0|  0|    2|           2|           1|
    |tmp_8_not_i_fu_670_p2               |    xor   |      0|  0|    2|           1|           2|
    |underflow_not_i_fu_849_p2           |    xor   |      0|  0|    2|           1|           2|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      0|  0| 1416|         702|         671|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter29  |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n   |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |src1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |src2_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_4_reg_186             |   9|          2|   11|         22|
    |t_V_reg_175               |   9|          2|   11|         22|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 108|         23|   30|         63|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |F2_2_reg_1056                    |  12|   0|   12|          0|
    |F2_2_reg_1056_pp0_iter27_reg     |  12|   0|   12|          0|
    |F2_reg_1042                      |  12|   0|   12|          0|
    |Range1_all_ones_1_reg_1114       |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1143      |   1|   0|    1|          0|
    |Range2_V_1_reg_1137              |  54|   0|   54|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |   1|   0|    1|          0|
    |exitcond_i_reg_945               |   1|   0|    1|          0|
    |i_V_reg_940                      |  11|   0|   11|          0|
    |icmp_reg_1070                    |   1|   0|    1|          0|
    |icmp_reg_1070_pp0_iter27_reg     |   1|   0|    1|          0|
    |isneg_reg_1016                   |   1|   0|    1|          0|
    |isneg_reg_1016_pp0_iter27_reg    |   1|   0|    1|          0|
    |man_V_1_reg_1031                 |  54|   0|   54|          0|
    |p_121_demorgan_i_i_reg_1166      |   1|   0|    1|          0|
    |p_Result_s_reg_1026              |  52|   0|   54|          2|
    |p_Val2_13_reg_1088               |   8|   0|    8|          0|
    |p_Val2_14_reg_1154               |   8|   0|    8|          0|
    |rev_reg_1107                     |   1|   0|    1|          0|
    |sel_tmp2_i_reg_1095              |   1|   0|    1|          0|
    |sel_tmp34_i_reg_1148             |   1|   0|    1|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |sum_reg_999                      |  64|   0|   64|          0|
    |t1_reg_984                       |  64|   0|   64|          0|
    |t2_reg_989                       |  64|   0|   64|          0|
    |t_V_4_reg_186                    |  11|   0|   11|          0|
    |t_V_reg_175                      |  11|   0|   11|          0|
    |tmp_100_reg_1082                 |   1|   0|    1|          0|
    |tmp_105_reg_1121                 |   1|   0|    1|          0|
    |tmp_106_reg_954                  |   8|   0|    8|          0|
    |tmp_107_reg_959                  |   8|   0|    8|          0|
    |tmp_18_i_reg_1101                |   1|   0|    1|          0|
    |tmp_23_i_reg_1126                |   1|   0|    1|          0|
    |tmp_24_i_reg_1132                |  32|   0|   54|         22|
    |tmp_3_i_reg_1063                 |   1|   0|    1|          0|
    |tmp_3_i_reg_1063_pp0_iter27_reg  |   1|   0|    1|          0|
    |tmp_43_i_reg_974                 |  64|   0|   64|          0|
    |tmp_45_i_reg_979                 |  64|   0|   64|          0|
    |tmp_46_i_reg_994                 |  64|   0|   64|          0|
    |tmp_96_reg_1076                  |   8|   0|    8|          0|
    |tmp_9_i_reg_1036                 |   1|   0|    1|          0|
    |tmp_i2_reg_1050                  |   1|   0|    1|          0|
    |tmp_i2_reg_1050_pp0_iter27_reg   |   1|   0|    1|          0|
    |tmp_i_i_i_i_99_reg_1010          |   1|   0|    1|          0|
    |tmp_i_i_i_i_reg_1004             |   1|   0|    1|          0|
    |underflow_reg_1160               |   1|   0|    1|          0|
    |exitcond_i_reg_945               |  64|  32|    1|          0|
    |tmp_9_i_reg_1036                 |  64|  32|    1|          0|
    |tmp_i_i_i_i_99_reg_1010          |  64|  32|    1|          0|
    |tmp_i_i_i_i_reg_1004             |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1000| 128|  772|         24|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_out                   | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_write                 | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|src1_data_stream_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_read     | out |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src2_data_stream_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_read     | out |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|dst_data_stream_V_din       | out |    8|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_write     | out |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

