\doxysection{srsran\+::srs\+\_\+cu\+\_\+cp\+::cu\+\_\+up\+\_\+processor\+\_\+test Class Reference}
\hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test}{}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test}\index{srsran::srs\_cu\_cp::cu\_up\_processor\_test@{srsran::srs\_cu\_cp::cu\_up\_processor\_test}}


Fixture class for DU processor creation.  




{\ttfamily \#include $<$cu\+\_\+up\+\_\+processor\+\_\+test\+\_\+helpers.\+h$>$}

Inheritance diagram for srsran\+::srs\+\_\+cu\+\_\+cp\+::cu\+\_\+up\+\_\+processor\+\_\+test\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test}
\end{center}
\end{figure}
\doxysubsubsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a2855d84afc6d63c64a9bed45cb27037c}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a2855d84afc6d63c64a9bed45cb27037c} 
\mbox{\hyperlink{classsrslog_1_1detail_1_1logger__impl}{srslog\+::basic\+\_\+logger}} \& {\bfseries test\+\_\+logger} = srslog\+::fetch\+\_\+basic\+\_\+logger("{}TEST"{})
\item 
\Hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a1f593ec5fb92c3ab5a29d16032d36576}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a1f593ec5fb92c3ab5a29d16032d36576} 
\mbox{\hyperlink{classsrslog_1_1detail_1_1logger__impl}{srslog\+::basic\+\_\+logger}} \& {\bfseries cu\+\_\+cp\+\_\+logger} = srslog\+::fetch\+\_\+basic\+\_\+logger("{}CU-\/CP"{})
\item 
\Hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a8c0e3627f0b35267134e871a0ddb30d7}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a8c0e3627f0b35267134e871a0ddb30d7} 
\mbox{\hyperlink{classsrsran_1_1timer__manager}{timer\+\_\+manager}} {\bfseries timers}
\item 
\Hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a8885166a40461a176f1cb1db8136db0b}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a8885166a40461a176f1cb1db8136db0b} 
\mbox{\hyperlink{structsrsran_1_1srs__cu__cp_1_1dummy__cu__up__processor__cu__up__management__notifier}{dummy\+\_\+cu\+\_\+up\+\_\+processor\+\_\+cu\+\_\+up\+\_\+management\+\_\+notifier}} {\bfseries cu\+\_\+cp\+\_\+notifier}
\item 
\Hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a21fb2da0c55b333633433153d3f1f09c}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a21fb2da0c55b333633433153d3f1f09c} 
\mbox{\hyperlink{classsrsran_1_1dummy__e1ap__message__notifier}{dummy\+\_\+e1ap\+\_\+message\+\_\+notifier}} {\bfseries e1ap\+\_\+notifier}
\item 
\Hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_ab7e89c9ee31e7081c14a26ea9467b7e6}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_ab7e89c9ee31e7081c14a26ea9467b7e6} 
\mbox{\hyperlink{classsrsran_1_1dummy__e1ap__cu__cp__notifier}{dummy\+\_\+e1ap\+\_\+cu\+\_\+cp\+\_\+notifier}} {\bfseries e1ap\+\_\+cu\+\_\+cp\+\_\+notif}
\item 
\Hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a8bcb6c7e377dc9af9bcf57b076c96e7e}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a8bcb6c7e377dc9af9bcf57b076c96e7e} 
\mbox{\hyperlink{classsrsran_1_1manual__task__worker}{manual\+\_\+task\+\_\+worker}} {\bfseries ctrl\+\_\+worker} \{128\}
\item 
\Hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_aef7a9c444e67b364df8d62a1ee3ee222}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_aef7a9c444e67b364df8d62a1ee3ee222} 
std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__impl__interface}{cu\+\_\+up\+\_\+processor\+\_\+impl\+\_\+interface}} $>$ {\bfseries cu\+\_\+up\+\_\+processor\+\_\+obj}
\item 
\Hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_af0b0a0110715ad6eddadab4fc7ecadc2}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_af0b0a0110715ad6eddadab4fc7ecadc2} 
uint16\+\_\+t {\bfseries max\+\_\+nof\+\_\+cu\+\_\+ups} = 4
\item 
\Hypertarget{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a9eab6c1febb3497e030624aaa401fbf0}\label{classsrsran_1_1srs__cu__cp_1_1cu__up__processor__test_a9eab6c1febb3497e030624aaa401fbf0} 
\mbox{\hyperlink{classsrsran_1_1srs__cu__cp_1_1cu__up__task__scheduler}{cu\+\_\+up\+\_\+task\+\_\+scheduler}} {\bfseries task\+\_\+sched} \{timers, ctrl\+\_\+worker, max\+\_\+nof\+\_\+cu\+\_\+ups, test\+\_\+logger\}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Fixture class for DU processor creation. 

The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
tests/unittests/cu\+\_\+cp/cu\+\_\+up\+\_\+processor/cu\+\_\+up\+\_\+processor\+\_\+test\+\_\+helpers.\+h\item 
tests/unittests/cu\+\_\+cp/cu\+\_\+up\+\_\+processor/cu\+\_\+up\+\_\+processor\+\_\+test\+\_\+helpers.\+cpp\end{DoxyCompactItemize}
