<table style="width:100%">
  <tr>

<th width="100%" colspan="6"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>SDAccel Development Environment Tutorials</h2>
</th>

  </tr>
  <tr>
    <td width="17%" align="center">Introduction</a></td>
    <td width="16%" align="center"><a href="">SDAccel™ Development Environment Getting Started Tutorial</a></td>
  </tr>
</table>

## Introduction  

The Xilinx® SDAccel™ Development Environment is part of the SDx™ Development
Toolchain. This toolchain allows you to create FPGA accelerated designs using C/C++, OpenCL C, or RTL programming languages. You can create these designs in the SDx GUI environment or through a Makefile flow.

### Hardware and Software Requirements  

Refer to the Vivado Design Suite User Guide: Release Notes, Installation, and Licensing ([UG973](https://www.xilinx.com/cgi-bin/docs/rdoc?v=2018.2;t=vivado+release+notes)) for a complete list and description of the system and software requirements for the Vivado® Design Suite.


### Tutorial Design Description  

This tutorial is based on the Xilinx SDAccel™ Github Examples, specifically the Vector Addition example. More information related to the Github examples can be found in the  SDAccel Environment Profiling and Optimization Guide ([UG1207](https://www.xilinx.com/cgi-bin/docs/rdoc?v=2018.2;d=ug1207-sdaccel-optimization-guide.pdf)).
<hr/>
<p align="center"><sup>Copyright&copy; 2018 Xilinx</sup></p>
