#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 24 14:13:17 2018
# Process ID: 6532
# Current directory: C:/git/SR/lab5/vp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8976 C:\git\SR\lab5\vp\vp.xpr
# Log file: C:/git/SR/lab5/vp/vivado.log
# Journal file: C:/git/SR/lab5/vp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab5/vp/vp.xpr
INFO: [Project 1-313] Project file moved from '/home/lsriw/sr/RomanMichal/SR/lab5/vp' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab5'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/git/SR/lab5' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/git/SR/lab5/vp'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:vp:1.0'. The one found in IP location 'c:/git/SR/lab5' will take precedence over the same IP in location c:/git/SR/lab5/vp/lab5
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 769.605 ; gain = 54.465
update_compile_order -fileset sources_1
save_project_as vp_bin C:/git/SR/lab5/vp_bin -force
export_ip_user_files -of_objects  [get_files C:/git/SR/lab5/hdmi_vga_zybo_src/lut.coe] -no_script -reset -force -quiet
remove_files  C:/git/SR/lab5/hdmi_vga_zybo_src/lut.coe
import_files -norecurse {C:/git/SR/lab5/vp_bin/lut_R.coe C:/git/SR/lab5/vp_bin/lut_B.coe C:/git/SR/lab5/vp_bin/lut_G.coe}
set_property -dict [list CONFIG.coefficient_file {C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_R.coe}] [get_ips LUT]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_R.coe' provided. It will be converted relative to IP Instance files '../../imports/vp_bin/lut_R.coe'
generate_target all [get_files  C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/LUT.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'LUT'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LUT'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LUT'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'LUT'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/LUT.xci] -no_script -sync -force -quiet
reset_run LUT_synth_1
launch_runs -jobs 8 LUT_synth_1
[Tue Apr 24 14:17:39 2018] Launched LUT_synth_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/LUT_synth_1/runme.log
export_simulation -of_objects [get_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/LUT.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name r_lut -dir c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {r_lut} CONFIG.coefficient_file {C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_R.coe}] [get_ips r_lut]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'r_lut' to 'r_lut' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_R.coe' provided. It will be converted relative to IP Instance files '../../imports/vp_bin/lut_R.coe'
generate_target {instantiation_template} [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'r_lut'...
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name b_lut -dir c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {b_lut} CONFIG.coefficient_file {C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_B.coe}] [get_ips b_lut]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'b_lut' to 'b_lut' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_B.coe' provided. It will be converted relative to IP Instance files '../../imports/vp_bin/lut_B.coe'
generate_target {instantiation_template} [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'b_lut'...
generate_target all [get_files  c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'b_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'b_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'b_lut'...
catch { config_ip_cache -export [get_ips -all b_lut] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci]
launch_runs -jobs 8 b_lut_synth_1
[Tue Apr 24 14:21:42 2018] Launched b_lut_synth_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/b_lut_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name g_lut -dir c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {8} CONFIG.Component_Name {g_lut} CONFIG.coefficient_file {C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_G.coe}] [get_ips g_lut]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'g_lut' to 'g_lut' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/imports/vp_bin/lut_G.coe' provided. It will be converted relative to IP Instance files '../../imports/vp_bin/lut_G.coe'
generate_target {instantiation_template} [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'g_lut'...
generate_target all [get_files  c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'g_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'g_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'g_lut'...
catch { config_ip_cache -export [get_ips -all g_lut] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci]
launch_runs -jobs 8 g_lut_synth_1
[Tue Apr 24 14:23:09 2018] Launched g_lut_synth_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/g_lut_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {8}] [get_ips b_lut]
generate_target all [get_files  c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'b_lut'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'b_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'b_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'b_lut'...
catch { config_ip_cache -export [get_ips -all b_lut] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci] -no_script -sync -force -quiet
reset_run b_lut_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/SR/lab5/vp_bin/vp_bin.runs/b_lut_synth_1

launch_runs -jobs 8 b_lut_synth_1
[Tue Apr 24 14:23:30 2018] Launched b_lut_synth_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/b_lut_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {8}] [get_ips r_lut]
generate_target all [get_files  c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'r_lut'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'r_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'r_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'r_lut'...
catch { config_ip_cache -export [get_ips -all r_lut] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci]
launch_runs -jobs 8 r_lut_synth_1
[Tue Apr 24 14:23:48 2018] Launched r_lut_synth_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/r_lut_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.input_options {non_registered} CONFIG.output_options {registered}] [get_ips b_lut]
generate_target all [get_files  c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'b_lut'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'b_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'b_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'b_lut'...
catch { config_ip_cache -export [get_ips -all b_lut] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci] -no_script -sync -force -quiet
reset_run b_lut_synth_1
launch_runs -jobs 8 b_lut_synth_1
[Tue Apr 24 14:25:13 2018] Launched b_lut_synth_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/b_lut_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.output_options {registered}] [get_ips g_lut]
generate_target all [get_files  c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'g_lut'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'g_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'g_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'g_lut'...
catch { config_ip_cache -export [get_ips -all g_lut] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci] -no_script -sync -force -quiet
reset_run g_lut_synth_1
launch_runs -jobs 8 g_lut_synth_1
[Tue Apr 24 14:26:36 2018] Launched g_lut_synth_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/g_lut_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.output_options {registered}] [get_ips r_lut]
generate_target all [get_files  c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'r_lut'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'r_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'r_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'r_lut'...
catch { config_ip_cache -export [get_ips -all r_lut] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci] -no_script -sync -force -quiet
reset_run r_lut_synth_1
launch_runs -jobs 8 r_lut_synth_1
[Tue Apr 24 14:28:22 2018] Launched r_lut_synth_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/r_lut_synth_1/runme.log
export_simulation -of_objects [get_files c:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v w ]
add_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp.v] -no_script -reset -force -quiet
remove_files  C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp.v
set_property top vp_bin [current_fileset]
update_compile_order -fileset sources_1
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/git/SR/lab5/ip
CRITICAL WARNING: [IP_Flow 19-370] No files matching *.vh *.v *.vhd *.vhdl *.vlog *.sv *.svh *.edn *.edif *.ngc found under "C:/git/SR/lab5/ip" directory.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Apr 24 14:45:55 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Apr 24 14:47:30 2018] Launched impl_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/impl_1/runme.log
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/git/SR/lab5/ip
CRITICAL WARNING: [IP_Flow 19-370] No files matching *.vh *.v *.vhd *.vhdl *.vlog *.sv *.svh *.edn *.edif *.ngc found under "C:/git/SR/lab5/ip" directory.
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/git/SR/lab5/vp_bin
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut_sim_netlist.v'.
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ip/b_lut/b_lut_stub.v'.
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut_sim_netlist.v'.
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ip/g_lut/g_lut_stub.v'.
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut_sim_netlist.v'.
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ip/r_lut/r_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/2df877ac0c016562/LUT_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/LUT_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ip/LUT/LUT_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/eadbc33432d37ebe/r_lut_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/eadbc33432d37ebe/r_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/d2ab74b4d9e2fecc/b_lut_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/2df877ac0c016562/LUT_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/LUT_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ip/LUT/LUT_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ip/b_lut/b_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ip/g_lut/g_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/eadbc33432d37ebe/r_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ip/r_lut/r_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/2df877ac0c016562/LUT_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/32447b57772aa923/r_lut_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/32447b57772aa923/r_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/8c19412948203958/g_lut_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/8c19412948203958/g_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/d2ab74b4d9e2fecc/b_lut_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/d2ab74b4d9e2fecc/b_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/de4346fd65e4bb3c/b_lut_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/de4346fd65e4bb3c/b_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/efc25453b818e925/g_lut_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/efc25453b818e925/g_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/fdf3c5b805ae20a5/b_lut_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/fdf3c5b805ae20a5/b_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/b_lut/activehdl/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/b_lut/ies/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/b_lut/modelsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/b_lut/questa/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/b_lut/riviera/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/b_lut/vcs/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/b_lut/xsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/g_lut/activehdl/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/g_lut/ies/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/g_lut/modelsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/g_lut/questa/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/g_lut/riviera/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/g_lut/vcs/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/g_lut/xsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/LUT/activehdl/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/LUT/ies/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/LUT/modelsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/LUT/questa/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/LUT/riviera/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/LUT/vcs/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/LUT/xsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/r_lut/activehdl/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/r_lut/ies/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/r_lut/modelsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/r_lut/questa/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/r_lut/riviera/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/r_lut/vcs/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts/r_lut/xsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/sim/b_lut.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/simulation/dist_mem_gen_v8_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/sim/g_lut.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/simulation/dist_mem_gen_v8_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/sim/LUT.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/simulation/dist_mem_gen_v8_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/LUT_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/sim/r_lut.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/simulation/dist_mem_gen_v8_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/synth/b_lut.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/synth/g_lut.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/synth/LUT.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/synth/r_lut.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/2df877ac0c016562/LUT_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/32447b57772aa923/r_lut_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/32447b57772aa923/r_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/8c19412948203958/g_lut_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/8c19412948203958/g_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/d2ab74b4d9e2fecc/b_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/de4346fd65e4bb3c/b_lut_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/de4346fd65e4bb3c/b_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/eadbc33432d37ebe/r_lut_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/efc25453b818e925/g_lut_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/efc25453b818e925/g_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/fdf3c5b805ae20a5/b_lut_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.cache/ip/2017.4/fdf3c5b805ae20a5/b_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/LUT_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut_stub.vhdl'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab5'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/git/SR/lab5' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/git/SR/lab5/vp'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:vp:1.0'. The one found in IP location 'c:/git/SR/lab5' will take precedence over the same IP in location c:/git/SR/lab5/vp/lab5
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::package_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.773 ; gain = 6.121
ipx::infer_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1047.781 ; gain = 6.129
ipx::edit_ip_in_project -upgrade true -name vp_bin -directory C:/git/SR/lab5/vp_bin/vp_bin.tmp c:/git/SR/lab5/vp_bin/component.xml
ERROR: [Ipptcl 7-561] A project named 'vp_bin' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/LUT.xci] -no_script -reset -force -quiet
remove_files  -fileset LUT C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/LUT.xci
INFO: [Project 1-386] Moving file 'C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/LUT/LUT.xci' from fileset 'LUT' to fileset 'sources_1'.
ipx::open_ipxact_file {C:\git\SR\lab5\component.xml}
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/git/SR/lab5/zad85
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_sim_netlist.v'.
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/sim/LUT.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/simulation/dist_mem_gen_v8_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/activehdl/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/sim/hdmi_vga.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/5fb7/vp/vp.srcs/sources_1/new/vp.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/DVI_Constants.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/ChannelBond.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncAsync.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/GlitchFilter.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/TWI_SlaveCtl.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/EEPROM_8b.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/InputSERDES.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/synth/LUT.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/PhaseAlign.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/ResyncToBUFG.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncAsyncReset.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/TMDS_Clocking.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/TMDS_Decoder.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/dvi2rgb.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_7s_mmcm.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_7s_pll.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_mmcm.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_pll.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_plus_mmcm.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_plus_pll.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/sim/hdmi_vga_xlconstant_1_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/sim/hdmi_vga.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/ies/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/modelsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/questa/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/riviera/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/vcs/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/xsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/sim/hdmi_vga_vp_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/synth/hdmi_vga_xlconstant_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/sim/hdmi_vga_xlconstant_1_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/synth/hdmi_vga_xlconstant_1_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/sim/hdmi_vga_dvi2rgb_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/sim/hdmi_vga_rgb2vga_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/sim/hdmi_vga_dvi2rgb_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/synth/hdmi_vga_dvi2rgb_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/sim/hdmi_vga_rgb2vga_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/synth/hdmi_vga_rgb2vga_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_sim_netlist.vhdl'.
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.

ipx::infer_core: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.445 ; gain = 0.000
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/git/SR/lab5/zad85
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_sim_netlist.v'.
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/sim/LUT.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/simulation/dist_mem_gen_v8_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/activehdl/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/sim/hdmi_vga.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/5fb7/vp/vp.srcs/sources_1/new/vp.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/DVI_Constants.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/ChannelBond.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncAsync.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/GlitchFilter.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/TWI_SlaveCtl.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/EEPROM_8b.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/InputSERDES.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/synth/LUT.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/PhaseAlign.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/ResyncToBUFG.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncAsyncReset.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/TMDS_Clocking.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/TMDS_Decoder.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/dvi2rgb.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_7s_mmcm.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_7s_pll.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_mmcm.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_pll.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_plus_mmcm.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_plus_pll.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/sim/hdmi_vga_xlconstant_1_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/sim/hdmi_vga.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/ies/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/modelsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/questa/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/riviera/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/vcs/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/xsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/sim/hdmi_vga_vp_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/synth/hdmi_vga_xlconstant_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/sim/hdmi_vga_xlconstant_1_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/synth/hdmi_vga_xlconstant_1_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/sim/hdmi_vga_dvi2rgb_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/sim/hdmi_vga_rgb2vga_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/sim/hdmi_vga_dvi2rgb_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/synth/hdmi_vga_dvi2rgb_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/sim/hdmi_vga_rgb2vga_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/synth/hdmi_vga_rgb2vga_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_sim_netlist.vhdl'.
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.

ipx::infer_core: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.316 ; gain = 0.000
current_project vp_bin
export_ip_user_files -of_objects  [get_files C:/git/SR/lab5/component.xml] -no_script -reset -force -quiet
remove_files  C:/git/SR/lab5/component.xml
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/git/SR/lab5/zad85
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_sim_netlist.v'.
INFO: [IP_Flow 19-4833] Not packaging DCP derived file 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/sim/LUT.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/simulation/dist_mem_gen_v8_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/activehdl/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/sim/hdmi_vga.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_stub.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/5fb7/vp/vp.srcs/sources_1/new/vp.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/DVI_Constants.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/ChannelBond.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncAsync.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/GlitchFilter.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/TWI_SlaveCtl.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/EEPROM_8b.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/InputSERDES.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/vp/vp.srcs/sources_1/ip/LUT/synth/LUT.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/PhaseAlign.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/ResyncToBUFG.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncAsyncReset.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/SyncBase.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/TMDS_Clocking.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/TMDS_Decoder.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/0387/src/dvi2rgb.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_stub.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_7s_mmcm.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_7s_pll.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_mmcm.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_pll.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_plus_mmcm.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/4868/mmcm_pll_drp_func_us_plus_pll.vh'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/sim/hdmi_vga_xlconstant_1_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/sim/hdmi_vga.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/ies/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/modelsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/questa/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/riviera/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/vcs/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/sim_scripts/hdmi_vga/xsim/glbl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/sim/hdmi_vga_vp_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/synth/hdmi_vga_xlconstant_0_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/sim/hdmi_vga_xlconstant_1_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/synth/hdmi_vga_xlconstant_1_0.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_sim_netlist.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/sim/hdmi_vga_dvi2rgb_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/sim/hdmi_vga_rgb2vga_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/sim/hdmi_vga_dvi2rgb_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/synth/hdmi_vga_dvi2rgb_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/sim/hdmi_vga_rgb2vga_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/synth/hdmi_vga_rgb2vga_0_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0_sim_netlist.vhdl'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0_sim_netlist.vhdl'.
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.

ipx::infer_core: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.852 ; gain = 3.535
current_project vp_bin
ipx::package_project -root_dir c:/git/sr/lab5/vp_bin/vp_bin.srcs/sources_1 -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-4963] b_lut has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Apr 24 14:56:10 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/runme.log
ipx::package_project -root_dir c:/git/sr/lab5/vp_bin/vp_bin.srcs/sources_1 -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] b_lut has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::open_ipxact_file {c:\git\sr\lab5\vp_bin\vp_bin.srcs\sources_1\component.xml}
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ip/r_lut/r_lut.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ip/g_lut/g_lut.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ip/b_lut/b_lut.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ip/r_lut/r_lut.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ip/g_lut/g_lut.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ip/b_lut/b_lut.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 14:59:47 2018...
