{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import vertexai # to interact with googles code chatbot ai\n",
    "from vertexai.preview.language_models import CodeChatModel, ChatModel, InputOutputTextPair, ChatMessage,CodeGenerationModel, TextGenerationModel\n",
    "import syfco # to convert between different form\n",
    "\n",
    "import benchmark\n",
    "from benchmark import Benchmark, build_prompt\n",
    "\n",
    "import verify # used to verify verilog solutions\n",
    "import prompting # prompting helper class\n",
    "import json\n",
    "import os\n",
    "\n",
    "# both for handling async stuff\n",
    "import asyncio\n",
    "\n",
    "import csv # to write the benchmark results to a csv file\n",
    "from utils import *"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Used packages:\n",
    "google-cloud-aiplatform\n",
    "docker"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "vertexai.init(project=\"rg-finkbeiner-30141001\", location=\"us-central1\")\n",
    "chat_model = ChatModel.from_pretrained(\"chat-bison\")\n",
    "parameters = {\n",
    "    \"temperature\": 0.5,\n",
    "    \"max_output_tokens\": 1024\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "benchmarks = [\n",
    "    Benchmark(bm, \"../../verilog/\") for bm in json.loads(read_file(\"benchmarks.json\"))\n",
    "]\n",
    "benchmarks_auto = [\n",
    "    Benchmark(bm, \"\") for bm in json.loads(read_file(\"benchmarks_auto.json\"))\n",
    "]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "ename": "TimeoutError",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mTimeoutError\u001b[0m                              Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[5], line 4\u001b[0m\n\u001b[1;32m      2\u001b[0m \u001b[39mfor\u001b[39;00m bm \u001b[39min\u001b[39;00m benchmarks_auto:\n\u001b[1;32m      3\u001b[0m   \u001b[39mtry\u001b[39;00m:\n\u001b[0;32m----> 4\u001b[0m     benchmark\u001b[39m.\u001b[39;49mbuild_prompt(bm, mode\u001b[39m=\u001b[39;49m\u001b[39m\"\u001b[39;49m\u001b[39mbosy\u001b[39;49m\u001b[39m\"\u001b[39;49m)\n\u001b[1;32m      5\u001b[0m   \u001b[39mexcept\u001b[39;00m \u001b[39mEncodingWarning\u001b[39;00m:\n\u001b[1;32m      6\u001b[0m     \u001b[39mprint\u001b[39m(\u001b[39m\"\u001b[39m\u001b[39mtimeout: \u001b[39m\u001b[39m\"\u001b[39m \u001b[39m+\u001b[39m bm\u001b[39m.\u001b[39mname)\n",
      "File \u001b[0;32m/mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/tools/ai_auto/benchmark.py:106\u001b[0m, in \u001b[0;36mbuild_prompt\u001b[0;34m(bm, params, mode, template, timeout)\u001b[0m\n\u001b[1;32m    100\u001b[0m     impl_code \u001b[39m=\u001b[39m read_file(\n\u001b[1;32m    101\u001b[0m         os\u001b[39m.\u001b[39mpath\u001b[39m.\u001b[39mjoin(\n\u001b[1;32m    102\u001b[0m             os\u001b[39m.\u001b[39mpath\u001b[39m.\u001b[39mdirname(bm\u001b[39m.\u001b[39mspecification), impl[\u001b[39m\"\u001b[39m\u001b[39mfile\u001b[39m\u001b[39m\"\u001b[39m]\n\u001b[1;32m    103\u001b[0m         )\n\u001b[1;32m    104\u001b[0m     )\n\u001b[1;32m    105\u001b[0m \u001b[39mcase\u001b[39;00m \u001b[39m\"\u001b[39m\u001b[39mbosy\u001b[39m\u001b[39m\"\u001b[39m:\n\u001b[0;32m--> 106\u001b[0m     impl_code \u001b[39m=\u001b[39m cache_benchmark_code(\n\u001b[1;32m    107\u001b[0m         bm\u001b[39m=\u001b[39;49mbm,\n\u001b[1;32m    108\u001b[0m         impl\u001b[39m=\u001b[39;49mimpl,\n\u001b[1;32m    109\u001b[0m         additional_discriminator\u001b[39m=\u001b[39;49mmode,\n\u001b[1;32m    110\u001b[0m         func\u001b[39m=\u001b[39;49m\u001b[39mlambda\u001b[39;49;00m: bosy\u001b[39m.\u001b[39;49msynthesize(\n\u001b[1;32m    111\u001b[0m             spec,\n\u001b[1;32m    112\u001b[0m             overwrite_params\u001b[39m=\u001b[39;49mimpl[\u001b[39m\"\u001b[39;49m\u001b[39mparams\u001b[39;49m\u001b[39m\"\u001b[39;49m],\n\u001b[1;32m    113\u001b[0m             module_name\u001b[39m=\u001b[39;49mbm\u001b[39m.\u001b[39;49mname,\n\u001b[1;32m    114\u001b[0m             timeout\u001b[39m=\u001b[39;49mtimeout,\n\u001b[1;32m    115\u001b[0m         ),\n\u001b[1;32m    116\u001b[0m     )\n\u001b[1;32m    117\u001b[0m \u001b[39mcase\u001b[39;00m \u001b[39m\"\u001b[39m\u001b[39mstrix\u001b[39m\u001b[39m\"\u001b[39m:\n\u001b[1;32m    118\u001b[0m     impl_code \u001b[39m=\u001b[39m cache_benchmark_code(\n\u001b[1;32m    119\u001b[0m         bm\u001b[39m=\u001b[39mbm,\n\u001b[1;32m    120\u001b[0m         impl\u001b[39m=\u001b[39mimpl,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    127\u001b[0m         ),\n\u001b[1;32m    128\u001b[0m     )\n",
      "File \u001b[0;32m/mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/tools/ai_auto/benchmark.py:73\u001b[0m, in \u001b[0;36mcache_benchmark_code\u001b[0;34m(bm, impl, func, additional_discriminator)\u001b[0m\n\u001b[1;32m     71\u001b[0m     contents \u001b[39m=\u001b[39m read_file(filepath)\n\u001b[1;32m     72\u001b[0m     \u001b[39mif\u001b[39;00m contents \u001b[39m==\u001b[39m \u001b[39m\"\u001b[39m\u001b[39mtimeout\u001b[39m\u001b[39m\"\u001b[39m:\n\u001b[0;32m---> 73\u001b[0m         \u001b[39mraise\u001b[39;00m \u001b[39mTimeoutError\u001b[39;00m()  \u001b[39m# if we know that its gonna timeout, there's no sense in building it from scratch\u001b[39;00m\n\u001b[1;32m     74\u001b[0m     \u001b[39mreturn\u001b[39;00m contents\n\u001b[1;32m     76\u001b[0m \u001b[39mtry\u001b[39;00m:\n",
      "\u001b[0;31mTimeoutError\u001b[0m: "
     ]
    }
   ],
   "source": [
    "timeouts = []\n",
    "for bm in benchmarks_auto:\n",
    "  try:\n",
    "    benchmark.build_prompt(bm, mode=\"bosy\")\n",
    "  except EncodingWarning:\n",
    "    print(\"timeout: \" + bm.name)\n",
    "    timeouts.append(bm)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Starting benchmark amba_decomposed_arbiter/bosyStarting benchmark amba_decomposed_arbiter/strix\n",
      "Starting benchmark amba_decomposed_lock/strix\n",
      "Starting benchmark collector_v2/strix\n",
      "Starting benchmark collector_v3/bosy\n",
      "Starting benchmark amba_decomposed_encode/strix\n",
      "Starting benchmark collector_v3/none\n",
      "Starting benchmark detector/strix\n",
      "Starting benchmark amba_decomposed_lock/bosy\n",
      "Starting benchmark amba_decomposed_lock/none\n",
      "Starting benchmark collector_v1/bosy\n",
      "Starting benchmark amba_decomposed_arbiter/none\n",
      "Starting benchmark collector_v1/none\n",
      "Starting benchmark collector_v1/strix\n",
      "Starting benchmark collector_v2/bosy\n",
      "Starting benchmark amba_decomposed_encode/none\n",
      "Starting benchmark collector_v2/none\n",
      "Starting benchmark amba_decomposed_encode/bosy\n",
      "Starting benchmark collector_v3/strix\n",
      "Starting benchmark detector/bosy\n",
      "\n",
      "Finished generating prompt for collector_v3/strix\n",
      "Finished generating prompt for collector_v2/none\n",
      "Finished generating prompt for collector_v2/strix\n",
      "Finished generating prompt for amba_decomposed_lock/strix\n",
      "Finished generating prompt for collector_v1/none\n",
      "Finished generating prompt for collector_v1/strix\n",
      "Finished generating prompt for collector_v2/bosy\n",
      "Finished generating prompt for detector/strix\n",
      "Finished generating prompt for collector_v3/none\n",
      "Finished generating prompt for collector_v3/bosy\n",
      "Finished generating prompt for amba_decomposed_encode/bosy\n",
      "Finished generating prompt for amba_decomposed_arbiter/none\n",
      "Finished generating prompt for amba_decomposed_lock/bosy\n",
      "Finished generating prompt for amba_decomposed_encode/strix\n",
      "Finished generating prompt for detector/bosy\n",
      "Finished generating prompt for collector_v1/bosy\n",
      "Finished generating prompt for amba_decomposed_arbiter/strix\n",
      "Finished generating prompt for amba_decomposed_arbiter/bosy\n",
      "Finished generating prompt for amba_decomposed_lock/none\n",
      "Finished generating prompt for amba_decomposed_encode/none\n",
      "module collector_v3 (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [WIDTH-1:0] finished_0,\n",
      "    input [WIDTH-1:0] finished_1,\n",
      "    input [WIDTH-1:0] finished_2,\n",
      "    input [WIDTH-1:0] finished_3,\n",
      "    input [WIDTH-1:0] finished_4,\n",
      "    input [WIDTH-1:0] finished_5,\n",
      "    input [WIDTH-1:0] finished_6,\n",
      "    input [WIDTH-1:0] finished_7,\n",
      "    input [WIDTH-1:0] finished_8,\n",
      "    input [WIDTH-1:0] finished_9,\n",
      "    input [WIDTH-1:0] finished_10,\n",
      "    input [WIDTH-1:0] finished_11,\n",
      "    input [WIDTH-1:0] finished_12,\n",
      "    input [WIDTH-1:0] finished_13,\n",
      "    input [WIDTH-1:0] finished_14,\n",
      "    input [WIDTH-1:0] finished_15,\n",
      "    output all_finished\n",
      ");\n",
      "\n",
      "reg all_finished_r;\n",
      "\n",
      "always @(posedge clk) begin\n",
      "    if (rst) begin\n",
      "        all_finished_r <= 0;\n",
      "    end else begin\n",
      "        if (all_finished) begin\n",
      "            all_finished_r <= 1;\n",
      "        end else begin\n",
      "            all_finished_r <= 0;\n",
      "        end\n",
      "    end\n",
      "end\n",
      "\n",
      "assign all_finished = all_finished_r;\n",
      "\n",
      "endmodule\n",
      "module collector_v2 (\n",
      "    input wire clk,\n",
      "    input wire reset,\n",
      "    input wire [15:0] finished_0,\n",
      "    input wire [15:0] finished_1,\n",
      "    input wire [15:0] finished_2,\n",
      "    input wire [15:0] finished_3,\n",
      "    input wire [15:0] finished_4,\n",
      "    input wire [15:0] finished_5,\n",
      "    input wire [15:0] finished_6,\n",
      "    input wire [15:0] finished_7,\n",
      "    input wire [15:0] finished_8,\n",
      "    input wire [15:0] finished_9,\n",
      "    input wire [15:0] finished_10,\n",
      "    input wire [15:0] finished_11,\n",
      "    input wire [15:0] finished_12,\n",
      "    input wire [15:0] finished_13,\n",
      "    input wire [15:0] finished_14,\n",
      "    input wire [15:0] finished_15,\n",
      "    output wire allFinished\n",
      ");\n",
      "\n",
      "    reg allFinished_r;\n",
      "    reg [15:0] finished_r;\n",
      "\n",
      "    always @(posedge clk) begin\n",
      "        if (reset) begin\n",
      "            allFinished_r <= 0;\n",
      "            finished_r <= 0;\n",
      "        end else begin\n",
      "            allFinished_r <= allFinished_r || (finished_0 & finished_1 & finished_2 & finished_3 & finished_4 & finished_5 & finished_6 & finished_7 & finished_8 & finished_9 & finished_10 & finished_11 & finished_12 & finished_13 & finished_14 & finished_15);\n",
      "            finished_r <= finished_r | finished_0;\n",
      "        end\n",
      "    end\n",
      "\n",
      "    assign allFinished = allFinished_r;\n",
      "\n",
      "endmodule\n",
      "NO_CODE::\n",
      "```\n",
      "module ltlgen_01;\n",
      "    parameter N = 64;\n",
      "    input clk, rst;\n",
      "    reg [N-1:0] r;\n",
      "    reg g;\n",
      "    assign g = r[N-1];\n",
      "    always @(posedge clk) begin\n",
      "        if (rst) begin\n",
      "            r <= 0;\n",
      "        end else begin\n",
      "            r <= r + 1;\n",
      "        end\n",
      "    end\n",
      "endmodule\n",
      "```\n",
      "module detector (\n",
      "    input wire clk,\n",
      "    input wire rst,\n",
      "    output wire g\n",
      ");\n",
      "\n",
      "reg [63:0] r;\n",
      "\n",
      "always @(posedge clk) begin\n",
      "    if (rst)\n",
      "        r <= 0;\n",
      "    else\n",
      "        r <= r + 1;\n",
      "end\n",
      "\n",
      "assign g = r[63];\n",
      "\n",
      "endmodule\n",
      "module collector_v3(\n",
      "  input clk,\n",
      "  input reset,\n",
      "  input finished_0,\n",
      "  input finished_1,\n",
      "  input finished_2,\n",
      "  input finished_3,\n",
      "  input finished_4,\n",
      "  input finished_5,\n",
      "  input finished_6,\n",
      "  input finished_7,\n",
      "  input finished_8,\n",
      "  input finished_9,\n",
      "  input finished_10,\n",
      "  input finished_11,\n",
      "  input finished_12,\n",
      "  input finished_13,\n",
      "  input finished_14,\n",
      "  input finished_15,\n",
      "  output reg all_finished\n",
      ");\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    if (reset) begin\n",
      "      all_finished <= 1'b0;\n",
      "    end else begin\n",
      "      if (all_finished) begin\n",
      "        all_finished <= 1'b1;\n",
      "      end else if ((! finished_0) && (! finished_1) && (! finished_2) && (! finished_3) && (! finished_4) && (! finished_5) && (! finished_6) && (! finished_7) && (! finished_8) && (! finished_9) && (! finished_10) && (! finished_11) && (! finished_12) && (! finished_13) && (! finished_14) && (! finished_15)) begin\n",
      "        all_finished <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "endmodule\n",
      "module collector_v2(\n",
      "    allFinished,\n",
      "    finished_0,\n",
      "    finished_1,\n",
      "    finished_2,\n",
      "    finished_3,\n",
      "    finished_4,\n",
      "    finished_5,\n",
      "    finished_6,\n",
      "    finished_7,\n",
      "    finished_8,\n",
      "    finished_9,\n",
      "    finished_10,\n",
      "    finished_11,\n",
      "    finished_12,\n",
      "    finished_13,\n",
      "    finished_14,\n",
      "    finished_15\n",
      ");\n",
      "\n",
      "    input allFinished;\n",
      "    input finished_0;\n",
      "    input finished_1;\n",
      "    input finished_2;\n",
      "    input finished_3;\n",
      "    input finished_4;\n",
      "    input finished_5;\n",
      "    input finished_6;\n",
      "    input finished_7;\n",
      "    input finished_8;\n",
      "    input finished_9;\n",
      "    input finished_10;\n",
      "    input finished_11;\n",
      "    input finished_12;\n",
      "    input finished_13;\n",
      "    input finished_14;\n",
      "    input finished_15;\n",
      "\n",
      "    reg allFinished_next;\n",
      "\n",
      "    always @(*) begin\n",
      "        allFinished_next = allFinished;\n",
      "        if (!allFinished_next) begin\n",
      "            if (!finished_0) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_1) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_2) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_3) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_4) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_5) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_6) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_7) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_8) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_9) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_10) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_11) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_12) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_13) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_14) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end else if (!finished_15) begin\n",
      "                allFinished_next = 1'b1;\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "    assign allFinished = allFinished_next;\n",
      "\n",
      "endmodule\n",
      "module collector_v1 (\n",
      "  input allFinished,\n",
      "  input finished_0,\n",
      "  input finished_1,\n",
      "  input finished_2,\n",
      "  input finished_3,\n",
      "  input finished_4,\n",
      "  input finished_5,\n",
      "  input finished_6,\n",
      "  input finished_7,\n",
      "  input finished_8,\n",
      "  input finished_9,\n",
      "  input finished_10,\n",
      "  input finished_11,\n",
      "  input finished_12,\n",
      "  input finished_13,\n",
      "  input finished_14,\n",
      "  input finished_15\n",
      ");\n",
      "\n",
      "  reg [N-1:0] finished_reg;\n",
      "  always @(posedge allFinished) begin\n",
      "    finished_reg <= finished_reg + 1;\n",
      "  end\n",
      "\n",
      "  assign allFinished = finished_reg == N;\n",
      "\n",
      "  always @(*) begin\n",
      "    if (!allFinished) begin\n",
      "      finished_0 <= 1'b0;\n",
      "      finished_1 <= 1'b0;\n",
      "      finished_2 <= 1'b0;\n",
      "      finished_3 <= 1'b0;\n",
      "      finished_4 <= 1'b0;\n",
      "      finished_5 <= 1'b0;\n",
      "      finished_6 <= 1'b0;\n",
      "      finished_7 <= 1'b0;\n",
      "      finished_8 <= 1'b0;\n",
      "      finished_9 <= 1'b0;\n",
      "      finished_10 <= 1'b0;\n",
      "      finished_11 <= 1'b0;\n",
      "      finished_12 <= 1'b0;\n",
      "      finished_13 <= 1'b0;\n",
      "      finished_14 <= 1'b0;\n",
      "      finished_15 <= 1'b0;\n",
      "    end else begin\n",
      "      finished_0 <= finished_0;\n",
      "      finished_1 <= finished_1;\n",
      "      finished_2 <= finished_2;\n",
      "      finished_3 <= finished_3;\n",
      "      finished_4 <= finished_4;\n",
      "      finished_5 <= finished_5;\n",
      "      finished_6 <= finished_6;\n",
      "      finished_7 <= finished_7;\n",
      "      finished_8 <= finished_8;\n",
      "      finished_9 <= finished_9;\n",
      "      finished_10 <= finished_10;\n",
      "      finished_11 <= finished_11;\n",
      "      finished_12 <= finished_12;\n",
      "      finished_13 <= finished_13;\n",
      "      finished_14 <= finished_14;\n",
      "      finished_15 <= finished_15;\n",
      "    end\n",
      "  end\n",
      "endmodule\n",
      "NO_CODE::\n",
      "` ` `\n",
      "module all_finished_checker #(\n",
      "    parameter int  num_tasks = 16\n",
      ")(\n",
      "    input wire clk,\n",
      "    input wire reset,\n",
      "    output wire allFinished\n",
      ");\n",
      "\n",
      "    reg [num_tasks-1:0] finished;\n",
      "\n",
      "    assign allFinished = ~|finished;\n",
      "\n",
      "    always @(posedge clk) begin\n",
      "        if (reset) begin\n",
      "            finished <= 0;\n",
      "        end else begin\n",
      "            if (finished == 0) begin\n",
      "                finished <= 1;\n",
      "            end else if (finished == num_tasks) begin\n",
      "                finished <= 0;\n",
      "            end else begin\n",
      "                finished <= finished + 1;\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "endmodule\n",
      "` ` `\n",
      "module amba_decomposed_lock (\n",
      "  input wire HGRANT_0,\n",
      "  input wire HGRANT_1,\n",
      "  input wire HGRANT_2,\n",
      "  input wire HGRANT_3,\n",
      "  input wire HGRANT_4,\n",
      "  input wire HGRANT_5,\n",
      "  input wire HGRANT_6,\n",
      "  input wire HGRANT_7,\n",
      "  input wire HGRANT_8,\n",
      "  input wire HGRANT_9,\n",
      "  input wire HGRANT_10,\n",
      "  input wire HGRANT_11,\n",
      "  input wire HGRANT_12,\n",
      "  input wire HGRANT_13,\n",
      "  input wire HGRANT_14,\n",
      "  input wire HGRANT_15,\n",
      "  input wire DECIDE,\n",
      "  output wire LOCKED\n",
      ");\n",
      "\n",
      "  // 1. Invariant: LOCKED is false if and only if none of HGRANT_0-HGRANT_15 is true.\n",
      "  always @(*) begin\n",
      "    if (!HGRANT_0 && !HGRANT_1 && !HGRANT_2 && !HGRANT_3 && !HGRANT_4 && !HGRANT_5 && !HGRANT_6 && !HGRANT_7 &&\n",
      "        !HGRANT_8 && !HGRANT_9 && !HGRANT_10 && !HGRANT_11 && !HGRANT_12 && !HGRANT_13 && !HGRANT_14 && !HGRANT_15) begin\n",
      "      LOCKED <= 1'b0;\n",
      "    end else begin\n",
      "      LOCKED <= 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  // 2. Invariant: LOCKED is true if and only if DECIDE is true and all of HGRANT_0-HGRANT_15 are true.\n",
      "  always @(*) begin\n",
      "    if (DECIDE && HGRANT_0 && HGRANT_1 && HGRANT_2 && HGRANT_3 && HGRANT_4 && HGRANT_5 && HGRANT_6 && HGRANT_7 &&\n",
      "        HGRANT_8 && HGRANT_9 && HGRANT_10 && HGRANT_11 && HGRANT_12 && HGRANT_13 && HGRANT_14 && HGRANT_15) begin\n",
      "      LOCKED <= 1'b1;\n",
      "    end else begin\n",
      "      LOCKED <= 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  // 3. If DECIDE is false, then LOCKED is equal to the previous value of LOCKED.\n",
      "  always @(posedge DECIDE) begin\n",
      "    if (!DECIDE) begin\n",
      "      LOCKED <= LOCKED;\n",
      "    end\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "NO_CODE::\n",
      "```\n",
      "module allFinished_Ltl;\n",
      "   reg allFinished, finished_0, finished_1, finished_2, finished_3, finished_4, finished_5, finished_6, finished_7, finished_8, finished_9, finished_10, finished_11, finished_12, finished_13, finished_14, finished_15;\n",
      "   always @(*) begin\n",
      "      allFinished = finished_0 & finished_1 & finished_2 & finished_3 & finished_4 & finished_5 & finished_6 & finished_7 & finished_8 & finished_9 & finished_10 & finished_11 & finished_12 & finished_13 & finished_14 & finished_15;\n",
      "   end\n",
      "   always @(*) begin\n",
      "      finished_0 = !finished_0 & !allFinished;\n",
      "      finished_1 = !finished_1 & !allFinished;\n",
      "      finished_2 = !finished_2 & !allFinished;\n",
      "      finished_3 = !finished_3 & !allFinished;\n",
      "      finished_4 = !finished_4 & !allFinished;\n",
      "      finished_5 = !finished_5 & !allFinished;\n",
      "      finished_6 = !finished_6 & !allFinished;\n",
      "      finished_7 = !finished_7 & !allFinished;\n",
      "      finished_8 = !finished_8 & !allFinished;\n",
      "      finished_9 = !finished_9 & !allFinished;\n",
      "      finished_10 = !finished_10 & !allFinished;\n",
      "      finished_11 = !finished_11 & !allFinished;\n",
      "      finished_12 = !finished_12 & !allFinished;\n",
      "      finished_13 = !finished_13 & !allFinished;\n",
      "      finished_14 = !finished_14 & !allFinished;\n",
      "      finished_15 = !finished_15 & !allFinished;\n",
      "   end\n",
      "endmodule\n",
      "```\n",
      "module amba_decomposed_arbiter (\n",
      "  input wire clk,\n",
      "  input wire rst,\n",
      "  input wire [NUM_BUS_MASTERS - 1:0] hbusreq,\n",
      "  output wire [NUM_BUS_MASTERS - 1:0] hgrant,\n",
      "  output wire busreq\n",
      ");\n",
      "\n",
      "  reg [NUM_BUS_MASTERS - 1:0] hgrant_reg;\n",
      "  reg [NUM_BUS_MASTERS - 1:0] hgrant_next;\n",
      "  reg dec_next;\n",
      "  reg dec;\n",
      "  reg allready;\n",
      "\n",
      "  assign hgrant = hgrant_reg;\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    if (rst) begin\n",
      "      hgrant_reg <= INIT_VAL;\n",
      "      dec <= 0;\n",
      "      allready <= 0;\n",
      "    end else begin\n",
      "      hgrant_reg <= hgrant_next;\n",
      "      dec <= dec_next;\n",
      "      allready <= hgrant_reg != INIT_VAL;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign hgrant_next = hbusreq & ~hgrant_reg;\n",
      "  assign dec_next = !allready & !dec & ~hbusreq;\n",
      "\n",
      "endmodule\n"
     ]
    },
    {
     "ename": "CancelledError",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mCancelledError\u001b[0m                            Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[8], line 151\u001b[0m\n\u001b[1;32m    146\u001b[0m   \u001b[39mawait\u001b[39;00m asyncio\u001b[39m.\u001b[39mgather(\n\u001b[1;32m    147\u001b[0m     \u001b[39m*\u001b[39m[run_single_benchmark(bm) \u001b[39mfor\u001b[39;00m bm \u001b[39min\u001b[39;00m benchmarks]\n\u001b[1;32m    148\u001b[0m   )\n\u001b[1;32m    149\u001b[0m   f\u001b[39m.\u001b[39mclose()\n\u001b[0;32m--> 151\u001b[0m \u001b[39mawait\u001b[39;00m run_benchmarks(benchmarks_auto, example_types\u001b[39m=\u001b[39m[\u001b[39m\"\u001b[39m\u001b[39mbosy\u001b[39m\u001b[39m\"\u001b[39m, \u001b[39m\"\u001b[39m\u001b[39mstrix\u001b[39m\u001b[39m\"\u001b[39m, \u001b[39m\"\u001b[39m\u001b[39mnone\u001b[39m\u001b[39m\"\u001b[39m],file \u001b[39m=\u001b[39m \u001b[39m\"\u001b[39m\u001b[39mres_auto.csv\u001b[39m\u001b[39m\"\u001b[39m)\n",
      "Cell \u001b[0;32mIn[8], line 146\u001b[0m, in \u001b[0;36mrun_benchmarks\u001b[0;34m(benchmarks, file, example_types, run_single)\u001b[0m\n\u001b[1;32m    143\u001b[0m     result[example_types[i]] \u001b[39m=\u001b[39m res\n\u001b[1;32m    144\u001b[0m   csvwriter\u001b[39m.\u001b[39mwriterow(result)\n\u001b[0;32m--> 146\u001b[0m \u001b[39mawait\u001b[39;00m asyncio\u001b[39m.\u001b[39mgather(\n\u001b[1;32m    147\u001b[0m   \u001b[39m*\u001b[39m[run_single_benchmark(bm) \u001b[39mfor\u001b[39;00m bm \u001b[39min\u001b[39;00m benchmarks]\n\u001b[1;32m    148\u001b[0m )\n\u001b[1;32m    149\u001b[0m f\u001b[39m.\u001b[39mclose()\n",
      "Cell \u001b[0;32mIn[8], line 139\u001b[0m, in \u001b[0;36mrun_benchmarks.<locals>.run_single_benchmark\u001b[0;34m(bm)\u001b[0m\n\u001b[1;32m    135\u001b[0m \u001b[39masync\u001b[39;00m \u001b[39mdef\u001b[39;00m \u001b[39mrun_single_benchmark\u001b[39m(bm):\n\u001b[1;32m    136\u001b[0m   result \u001b[39m=\u001b[39m {\n\u001b[1;32m    137\u001b[0m     \u001b[39m\"\u001b[39m\u001b[39mbenchmark\u001b[39m\u001b[39m\"\u001b[39m: bm\u001b[39m.\u001b[39mname\n\u001b[1;32m    138\u001b[0m   }\n\u001b[0;32m--> 139\u001b[0m   async_res \u001b[39m=\u001b[39m \u001b[39mawait\u001b[39;00m asyncio\u001b[39m.\u001b[39mgather(\n\u001b[1;32m    140\u001b[0m     \u001b[39m*\u001b[39m[_run_single(bm, \u001b[39mtype\u001b[39m) \u001b[39mfor\u001b[39;00m \u001b[39mtype\u001b[39m \u001b[39min\u001b[39;00m example_types]\n\u001b[1;32m    141\u001b[0m   )\n\u001b[1;32m    142\u001b[0m   \u001b[39mfor\u001b[39;00m i, res \u001b[39min\u001b[39;00m \u001b[39menumerate\u001b[39m(async_res):\n\u001b[1;32m    143\u001b[0m     result[example_types[i]] \u001b[39m=\u001b[39m res\n",
      "Cell \u001b[0;32mIn[8], line 131\u001b[0m, in \u001b[0;36mrun_benchmarks.<locals>._run_single\u001b[0;34m(bm, type)\u001b[0m\n\u001b[1;32m    129\u001b[0m \u001b[39masync\u001b[39;00m \u001b[39mdef\u001b[39;00m \u001b[39m_run_single\u001b[39m(bm, \u001b[39mtype\u001b[39m):\n\u001b[1;32m    130\u001b[0m   \u001b[39mtry\u001b[39;00m:\n\u001b[0;32m--> 131\u001b[0m     \u001b[39mreturn\u001b[39;00m \u001b[39mawait\u001b[39;00m loop\u001b[39m.\u001b[39mrun_in_executor(\u001b[39mNone\u001b[39;00m, workaround, bm, \u001b[39mtype\u001b[39m)\n\u001b[1;32m    132\u001b[0m   \u001b[39mexcept\u001b[39;00m \u001b[39mTimeoutError\u001b[39;00m:\n\u001b[1;32m    133\u001b[0m     \u001b[39mprint\u001b[39m(\u001b[39m\"\u001b[39m\u001b[39mtest2\u001b[39m\u001b[39m\"\u001b[39m)\n",
      "\u001b[0;31mCancelledError\u001b[0m: "
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module amba_decomposed_arbiter (\n",
      "    input HBUSREQ_0,\n",
      "    input HBUSREQ_1,\n",
      "    input HBUSREQ_2,\n",
      "    input HBUSREQ_3,\n",
      "    input HBUSREQ_4,\n",
      "    input HBUSREQ_5,\n",
      "    input HBUSREQ_6,\n",
      "    input HBUSREQ_7,\n",
      "    output HGRANT_0,\n",
      "    output HGRANT_1,\n",
      "    output HGRANT_2,\n",
      "    output HGRANT_3,\n",
      "    output HGRANT_4,\n",
      "    output HGRANT_5,\n",
      "    output HGRANT_6,\n",
      "    output HGRANT_7,\n",
      "    output BUSREQ,\n",
      "    output ALLREADY,\n",
      "    output DECIDE\n",
      ");\n",
      "\n",
      "    reg HGRANT_0_r, HGRANT_1_r, HGRANT_2_r, HGRANT_3_r, HGRANT_4_r, HGRANT_5_r, HGRANT_6_r, HGRANT_7_r;\n",
      "    reg ALLREADY_r, DECIDE_r;\n",
      "\n",
      "    always @(*) begin\n",
      "        HGRANT_0_r <= HBUSREQ_0;\n",
      "        HGRANT_1_r <= HBUSREQ_1;\n",
      "        HGRANT_2_r <= HBUSREQ_2;\n",
      "        HGRANT_3_r <= HBUSREQ_3;\n",
      "        HGRANT_4_r <= HBUSREQ_4;\n",
      "        HGRANT_5_r <= HBUSREQ_5;\n",
      "        HGRANT_6_r <= HBUSREQ_6;\n",
      "        HGRANT_7_r <= HBUSREQ_7;\n",
      "        ALLREADY_r <= ! (HGRANT_0_r || HGRANT_1_r || HGRANT_2_r || HGRANT_3_r || HGRANT_4_r || HGRANT_5_r || HGRANT_6_r || HGRANT_7_r);\n",
      "        DECIDE_r <= ! (HGRANT_0_r || HGRANT_1_r || HGRANT_2_r || HGRANT_3_r || HGRANT_4_r || HGRANT_5_r || HGRANT_6_r || HGRANT_7_r);\n",
      "    end\n",
      "\n",
      "    assign HGRANT_0 = HGRANT_0_r;\n",
      "    assign HGRANT_1 = HGRANT_1_r;\n",
      "    assign HGRANT_2 = HGRANT_2_r;\n",
      "    assign HGRANT_3 = HGRANT_3_r;\n",
      "    assign HGRANT_4 = HGRANT_4_r;\n",
      "    assign HGRANT_5 = HGRANT_5_r;\n",
      "    assign HGRANT_6 = HGRANT_6_r;\n",
      "    assign HGRANT_7 = HGRANT_7_r;\n",
      "    assign BUSREQ = HGRANT_0_r || HGRANT_1_r || HGRANT_2_r || HGRANT_3_r || HGRANT_4_r || HGRANT_5_r || HGRANT_6_r || HGRANT_7_r;\n",
      "    assign ALLREADY = ALLREADY_r;\n",
      "    assign DECIDE = DECIDE_r;\n",
      "\n",
      "endmodulemodule amba_decomposed_lock(\n",
      "  input clk,\n",
      "  input rst,\n",
      "  input decide,\n",
      "  input [15:0] hgrant,\n",
      "  output reg [15:0] locked\n",
      ");\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    if (rst) begin\n",
      "      locked <= 0;\n",
      "    end else begin\n",
      "      if (decide) begin\n",
      "        if (hgrant[0]) begin\n",
      "          locked[0] <= 1;\n",
      "        end else begin\n",
      "          locked[0] <= 0;\n",
      "        end\n",
      "      end else begin\n",
      "        locked <= locked;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "module collector_v1 (allFinished, finished_0, finished_1, finished_2, finished_3, finished_4, finished_5, finished_6, finished_7, finished_8, finished_9, finished_10, finished_11, finished_12, finished_13, finished_14, finished_15);\n",
      "input allFinished;\n",
      "input finished_0;\n",
      "input finished_1;\n",
      "input finished_2;\n",
      "input finished_3;\n",
      "input finished_4;\n",
      "input finished_5;\n",
      "input finished_6;\n",
      "input finished_7;\n",
      "input finished_8;\n",
      "input finished_9;\n",
      "input finished_10;\n",
      "input finished_11;\n",
      "input finished_12;\n",
      "input finished_13;\n",
      "input finished_14;\n",
      "input finished_15;\n",
      "\n",
      "// Assertions\n",
      "always @(*) begin\n",
      "  if (!allFinished) begin\n",
      "    assert (finished_0 || finished_1 || finished_2 || finished_3 || finished_4 || finished_5 || finished_6 || finished_7 || finished_8 || finished_9 || finished_10 || finished_11 || finished_12 || finished_13 || finished_14 || finished_15);\n",
      "  end\n",
      "end\n",
      "\n",
      "always @(*) begin\n",
      "  if (allFinished) begin\n",
      "    assert (!allFinished || finished_0);\n",
      "    assert (!allFinished || finished_1);\n",
      "    assert (!allFinished || finished_2);\n",
      "    assert (!allFinished || finished_3);\n",
      "    assert (!allFinished || finished_4);\n",
      "    assert (!allFinished || finished_5);\n",
      "    assert (!allFinished || finished_6);\n",
      "    assert (!allFinished || finished_7);\n",
      "    assert (!allFinished || finished_8);\n",
      "    assert (!allFinished || finished_9);\n",
      "    assert (!allFinished || finished_10);\n",
      "    assert (!allFinished || finished_11);\n",
      "    assert (!allFinished || finished_12);\n",
      "    assert (!allFinished || finished_13);\n",
      "    assert (!allFinished || finished_14);\n",
      "    assert (!allFinished || finished_15);\n",
      "  end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n",
      "module amba_decomposed_arbiter (\n",
      "    input wire clock,\n",
      "    input wire reset,\n",
      "    input wire [N-1:0] hbusreq,\n",
      "    output wire [N-1:0] hgrant,\n",
      "    output wire busreq\n",
      ");\n",
      "\n",
      "    reg allready = 0;\n",
      "    reg [N-1:0] hgrant_r = 0;\n",
      "    reg [N-1:0] hbusreq_r = 0;\n",
      "    reg decide = 0;\n",
      "\n",
      "    assign hgrant = hgrant_r;\n",
      "    assign busreq = hbusreq_r[0];\n",
      "\n",
      "    always @(posedge clock) begin\n",
      "        if (reset) begin\n",
      "            allready <= 0;\n",
      "            hgrant_r <= 0;\n",
      "            hbusreq_r <= 0;\n",
      "            decide <= 0;\n",
      "        end else begin\n",
      "            if (allready) begin\n",
      "                hgrant_r <= hgrant_r;\n",
      "                hbusreq_r <= hbusreq_r;\n",
      "                decide <= decide;\n",
      "            end else begin\n",
      "                allready <= 1;\n",
      "                hgrant_r <= hbusreq_r;\n",
      "                hbusreq_r <= hbusreq;\n",
      "                decide <= ! (hgrant_r[0] ^ hbusreq_r[0]);\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "endmodule\n",
      "module amba_decomposed_lock (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [15:0] HGRANT_i,\n",
      "    input DECIDE,\n",
      "    output reg [15:0] LOCKED_o\n",
      ");\n",
      "\n",
      "    always @(posedge clk) begin\n",
      "        if (rst) begin\n",
      "            LOCKED_o <= 0;\n",
      "        end else begin\n",
      "            if (DECIDE) begin\n",
      "                LOCKED_o <= HGRANT_i;\n",
      "            end else begin\n",
      "                LOCKED_o <= LOCKED_o;\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "endmodule\n",
      "module amba_decomposed_encode (\n",
      "  input logic HREADY,\n",
      "  input logic [N-1:0] HMASTER,\n",
      "  output logic [N-1:0] HGRANT\n",
      ");\n",
      "\n",
      "  logic [N-1:0] hmaster_r;\n",
      "  logic [N-1:0] hgrant_r;\n",
      "\n",
      "  assign hmaster_r = HMASTER;\n",
      "\n",
      "  always @(posedge HREADY) begin\n",
      "    hgrant_r <= hmaster_r;\n",
      "  end\n",
      "\n",
      "  assign HGRANT = hgrant_r;\n",
      "\n",
      "endmodule\n",
      "module amba_decomposed_encode (\n",
      "    input clk,\n",
      "    input reset,\n",
      "    input hready,\n",
      "    input hmaster_0,\n",
      "    input hmaster_1,\n",
      "    input hmaster_2,\n",
      "    input hmaster_3,\n",
      "    output hgrant_0,\n",
      "    output hgrant_1,\n",
      "    output hgrant_2,\n",
      "    output hgrant_3,\n",
      "    output hgrant_4,\n",
      "    output hgrant_5,\n",
      "    output hgrant_6,\n",
      "    output hgrant_7,\n",
      "    output hgrant_8,\n",
      "    output hgrant_9,\n",
      "    output hgrant_10,\n",
      "    output hgrant_11,\n",
      "    output hgrant_12,\n",
      "    output hgrant_13,\n",
      "    output hgrant_14,\n",
      "    output hgrant_15\n",
      ");\n",
      "\n",
      "    logic [N - 1:0] hmaster;\n",
      "    logic [N - 1:0] hgrant;\n",
      "    logic [N - 1:0] hready_next;\n",
      "    logic [N - 1:0] hgrant_next;\n",
      "\n",
      "    always @(posedge clk) begin\n",
      "        if (reset) begin\n",
      "            hmaster <= 0;\n",
      "            hgrant <= 0;\n",
      "            hready_next <= 0;\n",
      "            hgrant_next <= 0;\n",
      "        end else begin\n",
      "            hmaster <= hmaster_0 | hmaster_1 | hmaster_2 | hmaster_3;\n",
      "            hready_next <= hready & hmaster;\n",
      "            hgrant_next <= hready_next & hmaster;\n",
      "            hgrant <= hgrant_next;\n",
      "        end\n",
      "    end\n",
      "\n",
      "    assign hgrant_0 = hgrant[0];\n",
      "    assign hgrant_1 = hgrant[1];\n",
      "    assign hgrant_2 = hgrant[2];\n",
      "    assign hgrant_3 = hgrant[3];\n",
      "    assign hgrant_4 = hgrant[4];\n",
      "    assign hgrant_5 = hgrant[5];\n",
      "    assign hgrant_6 = hgrant[6];\n",
      "    assign hgrant_7 = hgrant[7];\n",
      "    assign hgrant_8 = hgrant[8];\n",
      "    assign hgrant_9 = hgrant[9];\n",
      "    assign hgrant_10 = hgrant[10];\n",
      "    assign hgrant_11 = hgrant[11];\n",
      "    assign hgrant_12 = hgrant[12];\n",
      "    assign hgrant_13 = hgrant[13];\n",
      "    assign hgrant_14 = hgrant[14];\n",
      "    assign hgrant_15 = hgrant[15];\n",
      "\n",
      "endmodule\n",
      "module amba_decomposed_encode (\n",
      "  input wire HCLK,\n",
      "  input wire HRESETn,\n",
      "  input wire HREADY,\n",
      "  output wire[NUM_MASTERS-1:0] HGRANT,\n",
      "  input wire[NUM_MASTERS-1:0] HMASTER_0,\n",
      "  input wire[NUM_MASTERS-1:0] HMASTER_1,\n",
      "  input wire[NUM_MASTERS-1:0] HMASTER_2,\n",
      "  input wire[NUM_MASTERS-1:0] HMASTER_3\n",
      ");\n",
      "\n",
      "  reg[NUM_MASTERS-1:0] hgrant;\n",
      "\n",
      "  always @(posedge HCLK) begin\n",
      "    if (~HRESETn) begin\n",
      "      hgrant <= '0;\n",
      "    end else begin\n",
      "      hgrant <= (HREADY -> ('1 && !HMASTER_3 && !HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_0) &&\n",
      "                (HREADY -> ('1 && !HMASTER_3 && !HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_1) &&\n",
      "                (HREADY -> ('1 && !HMASTER_3 && !HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_2) &&\n",
      "                (HREADY -> ('1 && !HMASTER_3 && !HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_3) &&\n",
      "                (HREADY -> ('1 && !HMASTER_3 && HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_4) &&\n",
      "                (HREADY -> ('1 && !HMASTER_3 && HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_5) &&\n",
      "                (HREADY -> ('1 && !HMASTER_3 && HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_6) &&\n",
      "                (HREADY -> ('1 && !HMASTER_3 && HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_7) &&\n",
      "                (HREADY -> ('1 && HMASTER_3 && !HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_8) &&\n",
      "                (HREADY -> ('1 && HMASTER_3 && !HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_9) &&\n",
      "                (HREADY -> ('1 && HMASTER_3 && !HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_10) &&\n",
      "                (HREADY -> ('1 && HMASTER_3 && !HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_11) &&\n",
      "                (HREADY -> ('1 && HMASTER_3 && HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_12) &&\n",
      "                (HREADY -> ('1 && HMASTER_3 && HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_13) &&\n",
      "                (HREADY -> ('1 && HMASTER_3 && HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_14) &&\n",
      "                (HREADY -> ('1 && HMASTER_3 && HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_15);\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign HGRANT = hgrant;\n",
      "\n",
      "endmodule\n",
      "module collector_v3 (\n",
      "  input clk,\n",
      "  input rst,\n",
      "  input all_finished,\n",
      "  output reg finished_0,\n",
      "  output reg finished_1,\n",
      "  output reg finished_2,\n",
      "  output reg finished_3,\n",
      "  output reg finished_4,\n",
      "  output reg finished_5,\n",
      "  output reg finished_6,\n",
      "  output reg finished_7,\n",
      "  output reg finished_8,\n",
      "  output reg finished_9,\n",
      "  output reg finished_10,\n",
      "  output reg finished_11,\n",
      "  output reg finished_12,\n",
      "  output reg finished_13,\n",
      "  output reg finished_14,\n",
      "  output reg finished_15\n",
      ");\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    if (rst) begin\n",
      "      finished_0 <= 0;\n",
      "      finished_1 <= 0;\n",
      "      finished_2 <= 0;\n",
      "      finished_3 <= 0;\n",
      "      finished_4 <= 0;\n",
      "      finished_5 <= 0;\n",
      "      finished_6 <= 0;\n",
      "      finished_7 <= 0;\n",
      "      finished_8 <= 0;\n",
      "      finished_9 <= 0;\n",
      "      finished_10 <= 0;\n",
      "      finished_11 <= 0;\n",
      "      finished_12 <= 0;\n",
      "      finished_13 <= 0;\n",
      "      finished_14 <= 0;\n",
      "      finished_15 <= 0;\n",
      "    end else begin\n",
      "      if (all_finished) begin\n",
      "        finished_0 <= 0;\n",
      "        finished_1 <= 0;\n",
      "        finished_2 <= 0;\n",
      "        finished_3 <= 0;\n",
      "        finished_4 <= 0;\n",
      "        finished_5 <= 0;\n",
      "        finished_6 <= 0;\n",
      "        finished_7 <= 0;\n",
      "        finished_8 <= 0;\n",
      "        finished_9 <= 0;\n",
      "        finished_10 <= 0;\n",
      "        finished_11 <= 0;\n",
      "        finished_12 <= 0;\n",
      "        finished_13 <= 0;\n",
      "        finished_14 <= 0;\n",
      "        finished_15 <= 0;\n",
      "      end else begin\n",
      "        finished_0 <= finished_0 | all_finished;\n",
      "        finished_1 <= finished_1 | all_finished;\n",
      "        finished_2 <= finished_2 | all_finished;\n",
      "        finished_3 <= finished_3 | all_finished;\n",
      "        finished_4 <= finished_4 | all_finished;\n",
      "        finished_5 <= finished_5 | all_finished;\n",
      "        finished_6 <= finished_6 | all_finished;\n",
      "        finished_7 <= finished_7 | all_finished;\n",
      "        finished_8 <= finished_8 | all_finished;\n",
      "        finished_9 <= finished_9 | all_finished;\n",
      "        finished_10 <= finished_10 | all_finished;\n",
      "        finished_11 <= finished_11 | all_finished;\n",
      "        finished_12 <= finished_12 | all_finished;\n",
      "        finished_13 <= finished_13 | all_finished;\n",
      "        finished_14 <= finished_14 | all_finished;\n",
      "        finished_15 <= finished_15 | all_finished;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "from prompting import _interpolate_string\n",
    "import time\n",
    "\n",
    "class ExamplesPrompt(prompting.DefaultPromptTemplate):\n",
    "  def add_example(self, replacements: dict = {}):\n",
    "    pair = InputOutputTextPair(replacements[\"SPEC\"], \"```verilog\\n\" + replacements[\"IMPL\"] + \"\\n```\")\n",
    "    self.examples.append(pair)\n",
    "  def build_prompt(self, replacements: dict = {}):\n",
    "        return _interpolate_string(\n",
    "            self._start + \"\\n\" + self._question,\n",
    "            replacements,\n",
    "        ), self.examples\n",
    "\n",
    "def get_module_signature(bm : Benchmark, params = None, module_name=\"fsm\"):\n",
    "  if params == None:\n",
    "    params = bm.generate_params\n",
    "  spec = read_file(bm.specification)\n",
    "  inputs = syfco.inputs(spec, overwrite_params=params)\n",
    "  outputs = syfco.outputs(spec, overwrite_params=params) \n",
    "  return f'''module {module_name} ({\n",
    "    \", \".join(\n",
    "      [\"input \" + inp for inp in inputs] + [\"output reg \" + out for out in outputs]\n",
    "    )\n",
    "  })''';\n",
    "\n",
    "def improve_iteratively(response, bm):\n",
    "  code = extract_normalized_verilog_code(response, bm.name)\n",
    "  res = \"NO_CODE\" if code == None else verify.verify_code(\n",
    "    bm.specification, code, overwrite_params=bm.generate_params\n",
    "    ).name\n",
    "  match res:\n",
    "    case \"NO_CODE\":\n",
    "      prompt = \"This doesn't seem like a complete verilog module. Could you please give me the entire module?\"\n",
    "    case \"ERROR_CONVERT_TO_VERILOG\":\n",
    "      prompt = \"This code isn't syntactically valid verilog code. Could you please fix the syntax errors?\"\n",
    "    case \"ERROR_COMBINE_AIGER\":\n",
    "      prompt = f\"Could you please make sure to use the module signature `{get_module_signature(bm)}` in your code. Please also try to think about your code again using the new signature. Make sure it matches the specification!\"\n",
    "    case \"FALSE_RESULT\":\n",
    "      prompt = \"The code doesn't satisfy the specification. Please think extensively about how you need to change your code to satisfy the specification. If necessary, rewrite the module from ground up\"\n",
    "    case \"SUCCESS\":\n",
    "      return (code, res)\n",
    "    case _:\n",
    "      return (None, res)\n",
    "  return (prompt, res)\n",
    "\n",
    "\n",
    "def run_single_iterative(bm, type):\n",
    "  # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "  prompt, examples = build_prompt(bm, params=bm.generate_params, template=ExamplesPrompt, mode=type)\n",
    "  chat = chat_model.start_chat(examples=examples)\n",
    "  response = chat.send_message(prompt, **parameters)\n",
    "  for i in range(0, 3):\n",
    "    (prompt, res) = improve_iteratively(response.text, bm)\n",
    "    if res == \"SUCCESS\" or res == None:\n",
    "      return res\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "  return res\n",
    "\n",
    "def run_single_explicit_examples(bm, type):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt, examples = build_prompt(bm, params=bm.generate_params, template=ExamplesPrompt, mode=type)\n",
    "    print(\"Finished generating prompt for \" + bm.name + \"/\" + type)\n",
    "    chat = chat_model.start_chat(examples=examples)\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    print(code if code else \"NO_CODE::\\n\" + response.text)\n",
    "    if code == None:\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      return res.name\n",
    "\n",
    "def run_single_best_k(k):\n",
    "  def run_single (bm, type):\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt, examples = build_prompt(bm, params=bm.generate_params, template=ExamplesPrompt, mode=type)\n",
    "    best = \"NO_CODE\"\n",
    "    for i in range(0, k):\n",
    "      chat = chat_model.start_chat(examples=examples)\n",
    "      response = chat.send_message(prompt, **parameters)\n",
    "      code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "      if code == None:\n",
    "        continue\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      if res ==  verify.ReturnCode.SUCCESS:\n",
    "        return res.name\n",
    "      elif res == verify.ReturnCode.FALSE_RESULT:\n",
    "        best = res.name\n",
    "      elif best != \"FALSE_RESULT\":\n",
    "        best = res.name\n",
    "    return best\n",
    "  return run_single\n",
    "\n",
    "def run_single_default(bm, type, template=prompting.DefaultPromptTemplate):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt = build_prompt(bm, params=bm.generate_params, template=template, mode=type)\n",
    "    print(\"Finished generating prompt for \" + bm.name + \"/\" + type)\n",
    "    chat = chat_model.start_chat()\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    print(code if code else \"NO_CODE::\\n\" + response.text)\n",
    "    if code == None:\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      return res.name\n",
    "\n",
    "async def run_benchmarks(benchmarks, file, example_types = [\"self\", \"bosy\", \"strix\", \"none\"], run_single=run_single_default):\n",
    "  # setting up csv writing\n",
    "  f = open(file, 'w', newline='')\n",
    "  csvwriter = csv.DictWriter(f, fieldnames=[\"benchmark\"] + example_types, dialect='unix', quoting=csv.QUOTE_NONE)\n",
    "  csvwriter.writeheader()\n",
    "\n",
    "  # get event loop to be able to run the requests in parallel\n",
    "  loop = asyncio.get_event_loop()\n",
    "  \n",
    "  count = 0\n",
    "  def workaround(bm, type):\n",
    "    try:\n",
    "      time.sleep(10 * count) # needed because of quota\n",
    "      count = count + 1\n",
    "      print(count)\n",
    "      return run_single(bm, type)\n",
    "    except TimeoutError:\n",
    "      return \"TIMEOUT\"\n",
    "\n",
    "  async def _run_single(bm, type):\n",
    "    try:\n",
    "      return await loop.run_in_executor(None, workaround, bm, type)\n",
    "    except TimeoutError:\n",
    "      print(\"test2\")\n",
    "      return \"TIMEOUT2\"\n",
    "  async def run_single_benchmark(bm):\n",
    "    result = {\n",
    "      \"benchmark\": bm.name\n",
    "    }\n",
    "    async_res = await asyncio.gather(\n",
    "      *[_run_single(bm, type) for type in example_types]\n",
    "    )\n",
    "    for i, res in enumerate(async_res):\n",
    "      result[example_types[i]] = res\n",
    "    csvwriter.writerow(result)\n",
    "\n",
    "  await asyncio.gather(\n",
    "    *[run_single_benchmark(bm) for bm in benchmarks]\n",
    "  )\n",
    "  f.close()\n",
    "\n",
    "await run_benchmarks(benchmarks_auto, example_types=[\"bosy\", \"strix\", \"none\"],file = \"res_auto.csv\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<ReturnCode.FALSE_RESULT: 11>"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import tree_of_thoughts\n",
    "\n",
    "class GoogleTextModel(tree_of_thoughts.AbstractLanguageModel):\n",
    "    def __init__(self):\n",
    "        self.model = CodeGenerationModel.from_pretrained(\"code-bison@001\")\n",
    "    def generate_thoughts(self, state, k, initial_prompt, rejected_solutions=None):\n",
    "        if (type(state) == str):\n",
    "            state_text = state\n",
    "        else:\n",
    "            state_text = '\\n'.join(state)\n",
    "\n",
    "        # history = [ChatMessage(content=msg, author=\"user\" if (i%2) == 0 else \"bot\") for i, msg in enumerate(state)]\n",
    "\n",
    "        prompt = f\"\"\"You're an TreeofThoughts, an superintelligent AI model devoted to writing correct Verilog code. You're purpose is to generate a verilog module satisfying an LTL specification. You must generate solutions on the basis of determining the most reliable solution in the shortest amount of time, while taking rejected solutions into account and learning from them. \n",
    "        Considering the reasoning provided:\\n\\n\n",
    "        ###'{state_text}'\\n\\n###\n",
    "        Devise the best possible solution for the task: {initial_prompt}, Here are evaluated solutions that were rejected: \n",
    "        ###{rejected_solutions}###, \n",
    "        complete the {initial_prompt} without making the same mistakes you did with the evaluated rejected solutions. Be simple. Be direct. Provide intuitive solutions as soon as you think of them.\n",
    "        Write down your observations in format 'Observation:xxxx', then write down your thoughts in format 'Thoughts:xxxx'.\"\"\"\n",
    "        thoughts = [\n",
    "            self.model.predict(prefix=prompt, **parameters)\n",
    "            for _ in range(0, k)\n",
    "        ]\n",
    "\n",
    "        return thoughts\n",
    "    \n",
    "    def evaluate_states(self, states):\n",
    "        return super().evaluate_states(states)\n",
    "def test():\n",
    "    model = GoogleTextModel()\n",
    "    model.generate_thoughts([], 3, initial_prompt=\"\")\n",
    "\n",
    "prompt = \"\"\"\n",
    "Verilog code fulfilling specifications:\n",
    "n = 2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\n",
    "```verilog\n",
    "module fsm(r_0, r_1, g);\n",
    "  input r_0;\n",
    "  input r_1;\n",
    "  output g;\n",
    "  reg [0:0] state;\n",
    "\n",
    "  assign g = ((state == 1) && (r_1 && r_0) || (state == 0) && r_0) ? 1 : 0;\n",
    "\n",
    "  initial\n",
    "  begin\n",
    "    state = 0;\n",
    "  end\n",
    "  always @($global_clock)\n",
    "  begin\n",
    "    case(state)\n",
    "      0: if (!(!r_1 && r_0))\n",
    "           state = 0;\n",
    "         else \n",
    "           state = 1;\n",
    "\n",
    "      1: if ((r_1 && !r_0))\n",
    "           state = 0;\n",
    "         else \n",
    "           state = 1;\n",
    "\n",
    "    endcase\n",
    "  end\n",
    "endmodule\n",
    "```\n",
    "n = 4. It satisfies the LTL specification G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g):\n",
    "Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\n",
    "```verilog\n",
    "module fsm(r_0, r_1, r_2, r_3, g);\n",
    "\"\"\"\n",
    "#print(CodeGenerationModel.from_pretrained(\"code-bison@001\").predict(prefix=prompt, **parameters))\n",
    "res = (TextGenerationModel.from_pretrained(\"text-bison\").predict(prompt=prompt, **parameters)).text\n",
    "code = (extract_normalized_verilog_code(\"\"\"```verilog\n",
    "module fsm(r_0, r_1, r_2, r_3, g);\\n\"\"\" + res, \"detector\"))\n",
    "verify.verify_code(benchmarks[0].specification, code, overwrite_params=benchmarks[0].generate_params)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "async def run_benchmarks(benchmarks, file, example_types = [\"self\", \"bosy\", \"strix\", \"none\"], template = prompting.DefaultPromptTemplate):\n",
    "  # setting up csv writing\n",
    "  f = open(file, 'w', newline='')\n",
    "  csvwriter = csv.DictWriter(f, fieldnames=[\"benchmark\"] + example_types, dialect='unix')\n",
    "  csvwriter.writeheader()\n",
    "\n",
    "  # get event loop to be able to run the requests in parallel\n",
    "  loop = asyncio.get_event_loop()\n",
    "\n",
    "  def __run_single(bm, type):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt = bm.build_prompt(params=bm.generate_params, template=template, mode=type)\n",
    "    print(\"Finished generating prompt for \" + bm.name + \"/\" + type)\n",
    "    chat = chat_model.start_chat()\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    print(code if code else \"NO_CODE::\\n\" + response)\n",
    "    if code == None:\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      return res.name\n",
    "  async def run_single(bm, type):\n",
    "    return await loop.run_in_executor(None, __run_single, bm, type)\n",
    "  async def run_single_benchmark(bm):\n",
    "    result = {\n",
    "      \"benchmark\": bm.name\n",
    "    }\n",
    "    async_res = await asyncio.gather(\n",
    "      *[run_single(bm, type) for type in example_types]\n",
    "    )\n",
    "    for i, res in enumerate(async_res):\n",
    "      result[example_types[i]] = res\n",
    "    csvwriter.writerow(result)\n",
    "\n",
    "  await asyncio.gather(\n",
    "    *[run_single_benchmark(bm) for bm in benchmarks]\n",
    "  )\n",
    "    #  prompt = bm.build_prompt(params={\"n\": 8}, template=template, example=type)\n",
    "    #  chat = chat_model.start_chat()\n",
    "    #  response = chat.send_message(prompt, **parameters)\n",
    "    #  code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    #  if code == None:\n",
    "    #    current_result[type] = \"no_code\"\n",
    "    #  else:\n",
    "    #    print(code)\n",
    "    #    res = verify.verify_code(bm.specification, code, overwrite_params={\"n\": 8})\n",
    "    #    current_result[type] = res.name\n",
    "\n",
    "  # dont forget to close the file again\n",
    "  f.close()\n",
    "\n",
    "await run_benchmarks(benchmarks, file = \"test.csv\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[32mConverting Verilog to AIGER\u001b[m\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.25 (git sha1 e02b7f64bc7, gcc 13.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Running command `\n",
      "read_verilog -sv /mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/tools/ai_auto/examples/mux.vl;\n",
      "# Sets the top module and overrides parameters\n",
      "hierarchy -top mux ;\n",
      "proc;\n",
      "# Splits up vectors into single ports using the same naming convention as syfco\n",
      "splitnets -ports -format _;\n",
      "check;\n",
      "wreduce;\n",
      "alumacc;\n",
      "fsm;\n",
      "memory -nomap;\n",
      "memory_map;\n",
      "techmap;\n",
      "\n",
      "# Removes clk signal, because the monitor file created from the TLSF does not contain it which makes model checking hard\n",
      "delete mux/clk;\n",
      "\n",
      "abc;\n",
      "hierarchy -check;\n",
      "stat;\n",
      "opt -fine\n",
      "check;\n",
      "\n",
      "# Maps the internal representation to aiger\n",
      "aigmap;\n",
      "write_aiger -ascii -symbols ./impl.aag;\n",
      "' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/tools/ai_auto/examples/mux.vl\n",
      "Parsing SystemVerilog input from `/mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/tools/ai_auto/examples/mux.vl' to AST representation.\n",
      "Generating RTLIL representation for module `\\mux'.\n",
      "Warning: reg '\\out' is assigned in a continuous assignment at /mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/tools/ai_auto/examples/mux.vl:8.8-8.26.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1. Analyzing design hierarchy..\n",
      "Top module:  \\mux\n",
      "\n",
      "2.2. Analyzing design hierarchy..\n",
      "Top module:  \\mux\n",
      "Removed 0 unused modules.\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module mux.\n",
      "\n",
      "4. Executing SPLITNETS pass (splitting up multi-bit signals).\n",
      "\n",
      "5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module mux...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "6. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "7. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module mux:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "8. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "8.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "8.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "8.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "8.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\mux..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "8.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "9. Executing MEMORY pass.\n",
      "\n",
      "9.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "9.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "9.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "9.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "9.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "9.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\mux..\n",
      "\n",
      "9.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "9.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "9.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\mux..\n",
      "\n",
      "9.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "10. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "11. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "11.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "11.2. Continuing TECHMAP pass.\n",
      "Using template $paramod$constmap:10887e013c6ac5a74755f7ac430ded3f147ecbc3$paramod$1e265d9719406ee45a570be27d6567e3eeff81e5\\_90_shift_shiftx for cells of type $shiftx.\n",
      "Using extmapper simplemap for cells of type $mux.\n",
      "No more expansions possible.\n",
      "<suppressed ~194 debug messages>\n",
      "Warning: Selection \"clk\" did not match any object.\n",
      "\n",
      "12. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "12.1. Extracting gate netlist of module `\\mux' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 6 wires to a netlist network with 3 inputs and 1 outputs.\n",
      "\n",
      "12.1.1. Executing ABC.\n",
      "Running ABC command: \"abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &fraig -x \n",
      "ABC: + &put \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &dch -f \n",
      "ABC: + &nf \n",
      "ABC: + &put \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "12.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               MUX cells:        1\n",
      "ABC RESULTS:        internal signals:        2\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "13. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "13.1. Analyzing design hierarchy..\n",
      "Top module:  \\mux\n",
      "\n",
      "13.2. Analyzing design hierarchy..\n",
      "Top module:  \\mux\n",
      "Removed 0 unused modules.\n",
      "\n",
      "14. Printing statistics.\n",
      "\n",
      "=== mux ===\n",
      "\n",
      "   Number of wires:                 15\n",
      "   Number of wire bits:           2063\n",
      "   Number of public wires:           5\n",
      "   Number of public wire bits:       5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_MUX_                          1\n",
      "\n",
      "15. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "15.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module mux.\n",
      "\n",
      "15.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\mux'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\mux..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\mux.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "15.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\mux'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "15.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "15.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\mux..\n",
      "Removed 0 unused cells and 10 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "15.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module mux.\n",
      "\n",
      "15.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\mux..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\mux.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "15.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\mux'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "15.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "15.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\mux..\n",
      "\n",
      "15.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module mux.\n",
      "\n",
      "15.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "16. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module mux...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "17. Executing AIGMAP pass (map logic to AIG).\n",
      "Module mux: replaced 1 cells with 7 new cells, skipped 0 cells.\n",
      "  replaced 1 cell types:\n",
      "       1 $_MUX_\n",
      "\n",
      "18. Executing AIGER backend.\n",
      "\n",
      "Warnings: 2 unique messages, 2 total\n",
      "End of script. Logfile hash: 9b075296bb, CPU: user 0.06s system 0.01s, MEM: 24.04 MB peak\n",
      "Yosys 0.25 (git sha1 e02b7f64bc7, gcc 13.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)\n",
      "Time spent: 56% 1x abc (0 sec), 11% 3x read_verilog (0 sec), ...\n",
      "\u001b[32mFixing variable naming in certain cases\u001b[m\n",
      "\u001b[32mConverting TLSF to monitor AIGER\u001b[m\n",
      "\u001b[32mCombining monitor with implementation\u001b[m\n",
      "\u001b[32mCalling nuXmv\u001b[m\n",
      "\u001b[32mSUCCESS\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<ReturnCode.SUCCESS: 0>"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class TreeOfThoughtsPrompt(prompting.PromptTemplate):\n",
    "  _start = \"Simulate three brilliant, logical experts collaboratively answering a question. Each one verbosely explains their thought process in real-time, considering the prior explanations of others and openly acknowledging mistakes. At each step, whenever possible, each expert refines and builds upon the thoughts of others, acknowledging their contributions. They continue until there is a definitive answer to the question. For clarity, your entire response should be in a markdown table. The question is to generate a verilog module satisfying a specific LTL specification.\"\n",
    "  _example = \"Here is an example for %PARAMS%. It satisfies the LTL specification %SPEC%:\\n%IMPL%\"\n",
    "  _question = \"Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\\n%SPEC%\"\n",
    "\n",
    "verify.verify_file(\"mux.tlsf\", \"examples/mux.vl\", overwrite_params={\"n\": 2}, debug=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\n",
      "Here is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\n",
      "```\n",
      "module detector(r_0, r_1, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  output g;\n",
      "  reg [0:0] state;\n",
      "\n",
      "  assign g = ((state == 1) && r_1 || (state == 0) && (!r_1 && r_0)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if (!r_0)\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      1: if (!(r_1 && !r_0))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```\n",
      "Here is an example for n=4. It satisfies the LTL specification G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g):\n",
      "```\n",
      "module detector(r_0, r_1, r_2, r_3, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  output g;\n",
      "  reg [1:0] state;\n",
      "\n",
      "  assign g = ((state == 3) && (r_2 && r_0) || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if ((!(r_3 && !r_1 && r_2) && r_0))\n",
      "           state = 2;\n",
      "         else if (!r_0)\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      3: if (!r_2)\n",
      "           state = 3;\n",
      "         else if ((r_2 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 2;\n",
      "\n",
      "      1: if ((!(r_3 && r_2) && r_1))\n",
      "           state = 3;\n",
      "         else if ((r_3 && r_1 && r_2 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      2: if ((r_3 && !r_2 && r_1))\n",
      "           state = 3;\n",
      "         else if (!(!(r_2 && r_0 && r_1) && r_3))\n",
      "           state = 2;\n",
      "         else if ((r_3 && !r_1))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```\n",
      "Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\n",
      "G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) && G (F r_4) && G (F r_5) && G (F r_6) && G (F r_7) <-> G (F g)\n",
      "```\n",
      "module detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  input r_4;\n",
      "  input r_5;\n",
      "  input r_6;\n",
      "  input r_7;\n",
      "  output g;\n",
      "  reg [2:0] state;\n",
      "\n",
      "  assign g = ((state == 7) && r_6 && r_4 || (state == 0) && r_4 || (state == 1) && (r_7 && r_5 && r_6 && r_4) || (state == 2) && (r_7 && r_5 && r_6 && r_4) || (state == 3) && (r_7 && r_5 && r_6 && r_4) || (state == 4) && (r_7 && r_5 && r_6 && r_4) || (state == 5) && (r_7 && r_5 && r_6 && r_4) || (state == 6) && (r_7 && r_5 && r_6 && r_4)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if ((!(r_7 && !r_5 && r_6) && r_4))\n",
      "           state = 6;\n",
      "         else if (!r_4)\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      7: if (!r_6)\n",
      "           state = 7;\n",
      "         else if ((r_6 && !r_4))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 6;\n",
      "\n",
      "      1: if ((!(r_7 && r_6) && r_5))\n",
      "           state = 7;\n",
      "         else if ((r_7 && r_5 && r_6 && !r_4))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      2: if ((r_7 && !r_6 && r_5))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_5) && r_7))\n",
      "           state = 2;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      3: if ((r_7 && r_6 && !r_5))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_5) && r_7))\n",
      "           state = 3;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      4: if ((r_7 && r_6 && r_5 && !r_4))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_5) && r_7))\n",
      "           state = 4;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      5: if ((r_7 && r_6 && r_5 && r_4))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_5) && r_7))\n",
      "           state = 5;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      6: if ((r_7 && r_6 && r_5 && r_4))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_5) && r_7))\n",
      "           state = 6;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```\n",
      "ReturnCode.FALSE_RESULT\n"
     ]
    }
   ],
   "source": [
    "prompt = benchmarks[0].build_prompt(template=prompting.DefaultPromptTemplate, mode=\"self\")\n",
    "\n",
    "print(prompt)\n",
    "chat = chat_model.start_chat()\n",
    "response = chat.send_message(prompt, **parameters)\n",
    "\n",
    "print(response)\n",
    "code = extract_code_block(response.text)\n",
    "\n",
    "res = verify.verify_code(\"detector.tlsf\", code, overwrite_params={\"n\": 8}, debug=False)\n",
    "print(res)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ChatMessage(content='You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\\nHere is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, g);\\n  input r_0;\\n  input r_1;\\n  output g;\\n  reg [0:0] state;\\n\\n  assign g = ((state == 1) && r_1 || (state == 0) && (!r_1 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      1: if (!(r_1 && !r_0))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nHere is an example for n=4. It satisfies the LTL specification G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, r_2, r_3, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  output g;\\n  reg [1:0] state;\\n\\n  assign g = ((state == 3) && (r_2 && r_0) || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if ((!(r_3 && !r_1 && r_2) && r_0))\\n           state = 2;\\n         else if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      3: if (!r_2)\\n           state = 3;\\n         else if ((r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 2;\\n\\n      1: if ((!(r_3 && r_2) && r_1))\\n           state = 3;\\n         else if ((r_3 && r_1 && r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      2: if ((r_3 && !r_2 && r_1))\\n           state = 3;\\n         else if (!(!(r_2 && r_0 && r_1) && r_3))\\n           state = 2;\\n         else if ((r_3 && !r_1))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nPlease write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\\nG (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) && G (F r_4) && G (F r_5) && G (F r_6) && G (F r_7) <-> G (F g)', author='user'), ChatMessage(content='```\\nmodule detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  input r_4;\\n  input r_5;\\n  input r_6;\\n  input r_7;\\n  output g;\\n  reg [3:0] state;\\n\\n  assign g = ((state == 7) && r_7 || (state == 0) && (!r_7 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!r_0)\\n           state = 0;\\n         else if (!(r_7 && r_6 && r_5 && r_4 && r_3 && r_2 && r_1))\\n           state = 1;\\n         else \\n           state = 7;\\n\\n      7: if (!r_7)\\n           state = 7;\\n         else if ((r_7 && !r_0))\\n           state = 0;\\n         else \\n           state = 6;\\n\\n      1: if (!(r_7 && r_6 && r_5 && r_4 && r_3 && r_2))\\n           state = 1;\\n         else if ((r_7 && r_6 && r_5 && r_4 && r_3 && r_2 && !r_1))\\n           state = 0;\\n         else \\n           state = 7;\\n\\n      6: if (!(r_7 && r_6 && r_5 && r_4 && r_3))\\n           state = 6;\\n         else if ((r_7 && r_6 && r_5 && r_4 && r_3 && !r_2))\\n           state = 1;\\n         else if ((r_7 && r_6 && r_5 && r_4 && !r_3))\\n           state = 2;\\n         else if ((r_7 && r_6 && r_5 && !r_4))\\n           state = 3;\\n         else if ((r_7 && r_6 && !r_5))\\n           state = 4;\\n         else if ((r_7 && !r_6))\\n           state = 5;\\n         else \\n           state = 0;\\n\\n      2: if (!(r_7 && r_6 && r_5))\\n           state = 2;\\n         else if ((r_7 && r_6 && r_5 && !r_4))\\n           state = 1;\\n         else if ((r_7 && r_6 && !r_4))\\n           state = 3;\\n         else if ((r_7 && !r_4))\\n           state = 4;\\n         else \\n           state = 0;\\n\\n      3: if (!(r_7 && r_6))\\n           state = 3;\\n         else if ((r_7 && r_6 && !r_5))\\n           state = 2;\\n         else if ((r_7 && !r_5))\\n           state = 4;\\n         else \\n           state = 0;\\n\\n      4: if (!(r_7))\\n           state = 4;\\n         else if ((r_7 && !r_6))\\n           state = 3;\\n         else if ((r_7 && !r_5))\\n           state = 2;\\n         else \\n           state = 0;\\n\\n      5: if ((!(r_6 && r_5) && r_4))\\n           state = 6;\\n         else if ((r_6 && r_5 && !r_4))\\n           state = 2;\\n         else if ((r_6 && !r_4))\\n           state = 3;\\n         else if (!r_4)\\n           state = 4;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```', author='bot')]\n",
      "[ChatMessage(content='You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\\nHere is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, g);\\n  input r_0;\\n  input r_1;\\n  output g;\\n  reg [0:0] state;\\n\\n  assign g = ((state == 1) && r_1 || (state == 0) && (!r_1 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      1: if (!(r_1 && !r_0))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nHere is an example for n=4. It satisfies the LTL specification G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, r_2, r_3, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  output g;\\n  reg [1:0] state;\\n\\n  assign g = ((state == 3) && (r_2 && r_0) || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if ((!(r_3 && !r_1 && r_2) && r_0))\\n           state = 2;\\n         else if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      3: if (!r_2)\\n           state = 3;\\n         else if ((r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 2;\\n\\n      1: if ((!(r_3 && r_2) && r_1))\\n           state = 3;\\n         else if ((r_3 && r_1 && r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      2: if ((r_3 && !r_2 && r_1))\\n           state = 3;\\n         else if (!(!(r_2 && r_0 && r_1) && r_3))\\n           state = 2;\\n         else if ((r_3 && !r_1))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nPlease write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\\nG (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) && G (F r_4) && G (F r_5) && G (F r_6) && G (F r_7) <-> G (F g)', author='user'), ChatMessage(content='```\\nmodule detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  input r_4;\\n  input r_5;\\n  input r_6;\\n  input r_7;\\n  output g;\\n  reg [2:0] state;\\n\\n  assign g = ((state == 7) && r_7 || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0) || (state == 3) && (r_3 && r_1 && r_2 && r_0) || (state == 4) && (r_3 && r_1 && r_2 && r_0) || (state == 5) && (r_3 && r_1 && r_2 && r_0) || (state == 6) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!(r_3 && !r_1 && r_2) && r_0)\\n           state = 4;\\n         else if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      7: if (!r_7)\\n           state = 7;\\n         else if ((r_7 && !r_0))\\n           state = 0;\\n         else \\n           state = 6;\\n\\n      1: if ((!(r_3 && r_2) && r_1))\\n           state = 5;\\n         else if ((r_3 && r_1 && r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      2: if ((r_3 && !r_2 && r_1))\\n           state = 5;\\n         else if (!(!(r_2 && r_0 && r_1) && r_3))\\n           state = 2;\\n         else if ((r_3 && !r_1))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n      3: if ((!(r_3 && r_1) && r_2))\\n           state = 5;\\n         else if (!((r_2 && r_0 && r_1) && r_3))\\n           state = 3;\\n         else if ((r_3 && !r_2))\\n           state = 2;\\n         else \\n           state = 1;\\n\\n      4: if ((!(r_3 && r_0) && r_1))\\n           state = 5;\\n         else if ((r_3 && r_1 && r_0 && !r_2))\\n           state = 0;\\n         else \\n           state = 4;\\n\\n      5: if ((!(r_3 && r_0) && r_1))\\n           state = 5;\\n         else if ((r_3 && r_1 && r_0 && !r_2))\\n           state = 0;\\n         else \\n           state = 4;\\n\\n      6: if ((!(r_3 && r_0) && r_1))\\n           state = 5;\\n         else if ((r_3 && r_1 && r_0 && !r_2))\\n           state = 0;\\n         else \\n           state = 4;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```', author='bot')]\n",
      "[ChatMessage(content='You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\\nHere is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, g);\\n  input r_0;\\n  input r_1;\\n  output g;\\n  reg [0:0] state;\\n\\n  assign g = ((state == 1) && r_1 || (state == 0) && (!r_1 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      1: if (!(r_1 && !r_0))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nHere is an example for n=4. It satisfies the LTL specification G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, r_2, r_3, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  output g;\\n  reg [1:0] state;\\n\\n  assign g = ((state == 3) && (r_2 && r_0) || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if ((!(r_3 && !r_1 && r_2) && r_0))\\n           state = 2;\\n         else if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      3: if (!r_2)\\n           state = 3;\\n         else if ((r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 2;\\n\\n      1: if ((!(r_3 && r_2) && r_1))\\n           state = 3;\\n         else if ((r_3 && r_1 && r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      2: if ((r_3 && !r_2 && r_1))\\n           state = 3;\\n         else if (!(!(r_2 && r_0 && r_1) && r_3))\\n           state = 2;\\n         else if ((r_3 && !r_1))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nPlease write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\\nG (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) && G (F r_4) && G (F r_5) && G (F r_6) && G (F r_7) <-> G (F g)', author='user'), ChatMessage(content='```\\nmodule detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  input r_4;\\n  input r_5;\\n  input r_6;\\n  input r_7;\\n  output g;\\n  reg [3:0] state;\\n\\n  assign g = ((state == 7) && (r_6 && r_5 && r_4 && r_3 && r_2 && r_1 && r_0) || (state == 0) && (r_0 || r_1 || r_2 || r_3 || r_4 || r_5 || r_6 || r_7)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!r_0)\\n           state = 1;\\n         else if ((r_0 && !r_1))\\n           state = 2;\\n         else \\n           state = 0;\\n\\n      1: if (!r_2)\\n           state = 3;\\n         else if ((r_2 && !r_3))\\n           state = 4;\\n         else \\n           state = 1;\\n\\n      2: if (!r_4)\\n           state = 5;\\n         else if ((r_4 && !r_5))\\n           state = 6;\\n         else \\n           state = 2;\\n\\n      3: if (!r_6)\\n           state = 7;\\n         else if ((r_6 && !r_7))\\n           state = 0;\\n         else \\n           state = 3;\\n\\n      4: if ((r_7 && !r_6))\\n           state = 7;\\n         else if (!(!(r_5 && r_4 && r_3 && r_2) && r_1))\\n           state = 4;\\n         else if ((r_1 && !r_2))\\n           state = 2;\\n         else \\n           state = 0;\\n\\n      5: if ((r_7 && !r_5 && r_4 && r_3))\\n           state = 7;\\n         else if (!(!(r_6 && r_4 && r_3 && r_2) && r_1))\\n           state = 5;\\n         else if ((r_1 && !r_3))\\n           state = 3;\\n         else \\n           state = 0;\\n\\n      6: if ((r_7 && !r_4 && r_5 && r_3))\\n           state = 7;\\n         else if (!(!(r_6 && r_5 && r_3 && r_2) && r_1))\\n           state = 6;\\n         else if ((r_1 && !r_4))\\n           state = 4;\\n         else \\n           state = 0;\\n\\n      7: if ((r_7 && !r_5 && r_4 && r_3 && r_2))\\n           state = 7;\\n         else if (!(!(r_6 && r_4 && r_3 && r_2) && r_1))\\n           state = 7;\\n         else if ((r_1 && !r_5))\\n           state = 5;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```', author='bot')]\n",
      "[```\n",
      "module detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  input r_4;\n",
      "  input r_5;\n",
      "  input r_6;\n",
      "  input r_7;\n",
      "  output g;\n",
      "  reg [3:0] state;\n",
      "\n",
      "  assign g = ((state == 7) && r_7 || (state == 0) && (!r_7 && r_0)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if (!r_0)\n",
      "           state = 0;\n",
      "         else if (!(r_7 && r_6 && r_5 && r_4 && r_3 && r_2 && r_1))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 7;\n",
      "\n",
      "      7: if (!r_7)\n",
      "           state = 7;\n",
      "         else if ((r_7 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 6;\n",
      "\n",
      "      1: if (!(r_7 && r_6 && r_5 && r_4 && r_3 && r_2))\n",
      "           state = 1;\n",
      "         else if ((r_7 && r_6 && r_5 && r_4 && r_3 && r_2 && !r_1))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 7;\n",
      "\n",
      "      6: if (!(r_7 && r_6 && r_5 && r_4 && r_3))\n",
      "           state = 6;\n",
      "         else if ((r_7 && r_6 && r_5 && r_4 && r_3 && !r_2))\n",
      "           state = 1;\n",
      "         else if ((r_7 && r_6 && r_5 && r_4 && !r_3))\n",
      "           state = 2;\n",
      "         else if ((r_7 && r_6 && r_5 && !r_4))\n",
      "           state = 3;\n",
      "         else if ((r_7 && r_6 && !r_5))\n",
      "           state = 4;\n",
      "         else if ((r_7 && !r_6))\n",
      "           state = 5;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      2: if (!(r_7 && r_6 && r_5))\n",
      "           state = 2;\n",
      "         else if ((r_7 && r_6 && r_5 && !r_4))\n",
      "           state = 1;\n",
      "         else if ((r_7 && r_6 && !r_4))\n",
      "           state = 3;\n",
      "         else if ((r_7 && !r_4))\n",
      "           state = 4;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      3: if (!(r_7 && r_6))\n",
      "           state = 3;\n",
      "         else if ((r_7 && r_6 && !r_5))\n",
      "           state = 2;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 4;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      4: if (!(r_7))\n",
      "           state = 4;\n",
      "         else if ((r_7 && !r_6))\n",
      "           state = 3;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 2;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      5: if ((!(r_6 && r_5) && r_4))\n",
      "           state = 6;\n",
      "         else if ((r_6 && r_5 && !r_4))\n",
      "           state = 2;\n",
      "         else if ((r_6 && !r_4))\n",
      "           state = 3;\n",
      "         else if (!r_4)\n",
      "           state = 4;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```, ```\n",
      "module detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  input r_4;\n",
      "  input r_5;\n",
      "  input r_6;\n",
      "  input r_7;\n",
      "  output g;\n",
      "  reg [2:0] state;\n",
      "\n",
      "  assign g = ((state == 7) && r_7 || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0) || (state == 3) && (r_3 && r_1 && r_2 && r_0) || (state == 4) && (r_3 && r_1 && r_2 && r_0) || (state == 5) && (r_3 && r_1 && r_2 && r_0) || (state == 6) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if (!(r_3 && !r_1 && r_2) && r_0)\n",
      "           state = 4;\n",
      "         else if (!r_0)\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      7: if (!r_7)\n",
      "           state = 7;\n",
      "         else if ((r_7 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 6;\n",
      "\n",
      "      1: if ((!(r_3 && r_2) && r_1))\n",
      "           state = 5;\n",
      "         else if ((r_3 && r_1 && r_2 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      2: if ((r_3 && !r_2 && r_1))\n",
      "           state = 5;\n",
      "         else if (!(!(r_2 && r_0 && r_1) && r_3))\n",
      "           state = 2;\n",
      "         else if ((r_3 && !r_1))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      3: if ((!(r_3 && r_1) && r_2))\n",
      "           state = 5;\n",
      "         else if (!((r_2 && r_0 && r_1) && r_3))\n",
      "           state = 3;\n",
      "         else if ((r_3 && !r_2))\n",
      "           state = 2;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      4: if ((!(r_3 && r_0) && r_1))\n",
      "           state = 5;\n",
      "         else if ((r_3 && r_1 && r_0 && !r_2))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 4;\n",
      "\n",
      "      5: if ((!(r_3 && r_0) && r_1))\n",
      "           state = 5;\n",
      "         else if ((r_3 && r_1 && r_0 && !r_2))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 4;\n",
      "\n",
      "      6: if ((!(r_3 && r_0) && r_1))\n",
      "           state = 5;\n",
      "         else if ((r_3 && r_1 && r_0 && !r_2))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 4;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```, ```\n",
      "module detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  input r_4;\n",
      "  input r_5;\n",
      "  input r_6;\n",
      "  input r_7;\n",
      "  output g;\n",
      "  reg [3:0] state;\n",
      "\n",
      "  assign g = ((state == 7) && (r_6 && r_5 && r_4 && r_3 && r_2 && r_1 && r_0) || (state == 0) && (r_0 || r_1 || r_2 || r_3 || r_4 || r_5 || r_6 || r_7)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if (!r_0)\n",
      "           state = 1;\n",
      "         else if ((r_0 && !r_1))\n",
      "           state = 2;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      1: if (!r_2)\n",
      "           state = 3;\n",
      "         else if ((r_2 && !r_3))\n",
      "           state = 4;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      2: if (!r_4)\n",
      "           state = 5;\n",
      "         else if ((r_4 && !r_5))\n",
      "           state = 6;\n",
      "         else \n",
      "           state = 2;\n",
      "\n",
      "      3: if (!r_6)\n",
      "           state = 7;\n",
      "         else if ((r_6 && !r_7))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 3;\n",
      "\n",
      "      4: if ((r_7 && !r_6))\n",
      "           state = 7;\n",
      "         else if (!(!(r_5 && r_4 && r_3 && r_2) && r_1))\n",
      "           state = 4;\n",
      "         else if ((r_1 && !r_2))\n",
      "           state = 2;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      5: if ((r_7 && !r_5 && r_4 && r_3))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_3 && r_2) && r_1))\n",
      "           state = 5;\n",
      "         else if ((r_1 && !r_3))\n",
      "           state = 3;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      6: if ((r_7 && !r_4 && r_5 && r_3))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_5 && r_3 && r_2) && r_1))\n",
      "           state = 6;\n",
      "         else if ((r_1 && !r_4))\n",
      "           state = 4;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      7: if ((r_7 && !r_5 && r_4 && r_3 && r_2))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_3 && r_2) && r_1))\n",
      "           state = 7;\n",
      "         else if ((r_1 && !r_5))\n",
      "           state = 5;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```]\n"
     ]
    }
   ],
   "source": [
    "def generate_multiple(k = 3, message_history=[]):\n",
    "    responses = []\n",
    "\n",
    "    prompt = benchmarks[0].build_prompt(template=prompting.DefaultPromptTemplate, mode=\"bosy\")\n",
    "    for _ in range(0,3):\n",
    "        chat = chat_model.start_chat(message_history=message_history)\n",
    "        response = chat.send_message(prompt, **parameters)\n",
    "        print(chat.message_history)\n",
    "        responses.append(response)\n",
    "    print(responses)\n",
    "generate_multiple()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\n",
      "Here is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\n",
      "module detector(\n",
      "  input [1:0] r,\n",
      "  input clk,\n",
      "  output reg g\n",
      ");\n",
      "  reg [1:0] state;\n",
      "  initial state = '0;\n",
      "  always @(posedge clk) begin\n",
      "    state = state | r;\n",
      "    g = 0;\n",
      "    if(state == '1) begin\n",
      "      g = 1;\n",
      "      state = '0;\n",
      "    end\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\n",
      "G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g)\n"
     ]
    }
   ],
   "source": [
    "\n",
    "contents = read_file(\"detector.tlsf\")\n",
    "ltl = syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 4})\n",
    "bosy_f = syfco.convert(contents, \"bosy\", overwrite_params={\"n\": 4})\n",
    "bosy_impl = bosy.synthesize(bosy_f)\n",
    "\n",
    "template = prompting.PromptTemplate()\n",
    "template.add_example({\n",
    "    \"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 2}),\n",
    "    \"IMPL\": read_file(\"../../verilog/detector/detector_2.vl\"),\n",
    "    \"PARAMS\": \"n=2\"\n",
    "})\n",
    "prompt = template.build_prompt({\"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 4})})\n",
    "print(prompt)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\n",
      "Here is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\n",
      "module detector(r_0, r_1, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  output g;\n",
      "  reg [0:0] state;\n",
      "\n",
      "  assign g = ((state == 1) && (r_1 && r_0) || (state == 0) && r_0) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if (!(!r_1 && r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      1: if ((r_1 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\n",
      "G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g)\n"
     ]
    }
   ],
   "source": [
    "\n",
    "contents = read_file(\"detector.tlsf\")\n",
    "ltl = syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 2})\n",
    "bosy_f = syfco.convert(contents, \"bosy\", overwrite_params={\"n\": 2})\n",
    "bosy_impl = rename_module(bosy.synthesize(bosy_f), \"detector\", \"fsm\")\n",
    "template = prompting.PromptTemplate()\n",
    "template.add_example({\n",
    "    \"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 2}),\n",
    "    \"IMPL\": bosy_impl,\n",
    "    \"PARAMS\": \"n=2\"\n",
    "})\n",
    "\n",
    "prompt = template.build_prompt({\"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 4})})\n",
    "print(prompt)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.3"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
