#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16cfb40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16f7390 .scope module, "tb" "tb" 3 136;
 .timescale -12 -12;
L_0x1700d10 .functor NOT 1, L_0x1742200, C4<0>, C4<0>, C4<0>;
L_0x17021d0 .functor XOR 256, L_0x1741e20, L_0x1741f70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1702580 .functor XOR 256, L_0x17021d0, L_0x1742090, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1741020_0 .net *"_ivl_10", 255 0, L_0x1742090;  1 drivers
v0x1741120_0 .net *"_ivl_12", 255 0, L_0x1702580;  1 drivers
v0x1741200_0 .net *"_ivl_2", 255 0, L_0x1741d60;  1 drivers
v0x17412c0_0 .net *"_ivl_4", 255 0, L_0x1741e20;  1 drivers
v0x17413a0_0 .net *"_ivl_6", 255 0, L_0x1741f70;  1 drivers
v0x17414d0_0 .net *"_ivl_8", 255 0, L_0x17021d0;  1 drivers
v0x17415b0_0 .var "clk", 0 0;
v0x1741650_0 .net "data", 255 0, v0x173c860_0;  1 drivers
v0x1741710_0 .net "load", 0 0, v0x173c9a0_0;  1 drivers
v0x1741840_0 .net "q_dut", 255 0, v0x1740ae0_0;  1 drivers
v0x1741900_0 .net "q_ref", 255 0, v0x173bc50_0;  1 drivers
v0x1741a10_0 .var/2u "stats1", 159 0;
v0x1741af0_0 .var/2u "strobe", 0 0;
v0x1741bb0_0 .net "tb_match", 0 0, L_0x1742200;  1 drivers
v0x1741c50_0 .net "tb_mismatch", 0 0, L_0x1700d10;  1 drivers
E_0x16debb0/0 .event negedge, v0x17026d0_0;
E_0x16debb0/1 .event posedge, v0x17026d0_0;
E_0x16debb0 .event/or E_0x16debb0/0, E_0x16debb0/1;
L_0x1741d60 .concat [ 256 0 0 0], v0x173bc50_0;
L_0x1741e20 .concat [ 256 0 0 0], v0x173bc50_0;
L_0x1741f70 .concat [ 256 0 0 0], v0x1740ae0_0;
L_0x1742090 .concat [ 256 0 0 0], v0x173bc50_0;
L_0x1742200 .cmp/eeq 256, L_0x1741d60, L_0x1702580;
S_0x16f7520 .scope module, "good1" "reference_module" 3 177, 3 4 0, S_0x16f7390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 256 "data";
    .port_info 3 /OUTPUT 256 "q";
v0x17026d0_0 .net "clk", 0 0, v0x17415b0_0;  1 drivers
v0x1703a30_0 .net "data", 255 0, v0x173c860_0;  alias, 1 drivers
v0x1703e50_0 .net "load", 0 0, v0x173c9a0_0;  alias, 1 drivers
v0x173bc50_0 .var "q", 255 0;
v0x173bd30_0 .var "q_pad", 323 0;
E_0x16df460 .event posedge, v0x17026d0_0;
E_0x16df860 .event anyedge, v0x173bc50_0, v0x173bd30_0;
S_0x16aca40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 13, 3 13 0, S_0x16f7520;
 .timescale -12 -12;
v0x16d1d60_0 .var/2s "i", 31 0;
S_0x173b510 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 18, 3 18 0, S_0x16f7520;
 .timescale -12 -12;
v0x16d1e00_0 .var/2s "i", 31 0;
S_0x173b750 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 25, 3 25 0, S_0x16f7520;
 .timescale -12 -12;
v0x17022e0_0 .var/2s "i", 31 0;
S_0x173b930 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 26, 3 26 0, S_0x173b750;
 .timescale -12 -12;
v0x1700e60_0 .var/2s "j", 31 0;
S_0x173bee0 .scope module, "stim1" "stimulus_gen" 3 172, 3 41 0, S_0x16f7390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /INPUT 256 "q_ref";
    .port_info 3 /INPUT 256 "q_dut";
    .port_info 4 /OUTPUT 1 "load";
    .port_info 5 /OUTPUT 256 "data";
v0x173c6a0_0 .var/2s "blinker_cycle", 31 0;
v0x173c7a0_0 .net "clk", 0 0, v0x17415b0_0;  alias, 1 drivers
v0x173c860_0 .var "data", 255 0;
v0x173c900_0 .var "errored", 0 0;
v0x173c9a0_0 .var "load", 0 0;
v0x173ca90_0 .net "q_dut", 255 0, v0x1740ae0_0;  alias, 1 drivers
v0x173cb30_0 .net "q_ref", 255 0, v0x173bc50_0;  alias, 1 drivers
v0x173cc00_0 .net "tb_match", 0 0, L_0x1742200;  alias, 1 drivers
S_0x173c0e0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 72, 3 72 0, S_0x173bee0;
 .timescale -12 -12;
v0x173c2c0_0 .var/2s "i", 31 0;
S_0x173c3c0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 100, 3 100 0, S_0x173bee0;
 .timescale -12 -12;
v0x173c5c0_0 .var/2s "i", 31 0;
S_0x173cd60 .scope module, "top_module1" "top_module" 3 183, 4 1 0, S_0x16f7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 256 "data";
    .port_info 3 /OUTPUT 256 "q";
v0x173dd10_0 .net "clk", 0 0, v0x17415b0_0;  alias, 1 drivers
v0x173de20 .array "count", 0 255, 3 0;
v0x17406f0_0 .net "data", 255 0, v0x173c860_0;  alias, 1 drivers
v0x17407e0_0 .var/i "i", 31 0;
v0x17408c0_0 .var/i "j", 31 0;
v0x17409f0_0 .net "load", 0 0, v0x173c9a0_0;  alias, 1 drivers
v0x1740ae0_0 .var "q", 255 0;
v0x1740ba0_0 .var/i "x", 31 0;
v0x1740c60_0 .var/i "y", 31 0;
v0x173de20_0 .array/port v0x173de20, 0;
v0x173de20_1 .array/port v0x173de20, 1;
v0x173de20_2 .array/port v0x173de20, 2;
v0x173de20_3 .array/port v0x173de20, 3;
E_0x16c19f0/0 .event anyedge, v0x173de20_0, v0x173de20_1, v0x173de20_2, v0x173de20_3;
v0x173de20_4 .array/port v0x173de20, 4;
v0x173de20_5 .array/port v0x173de20, 5;
v0x173de20_6 .array/port v0x173de20, 6;
v0x173de20_7 .array/port v0x173de20, 7;
E_0x16c19f0/1 .event anyedge, v0x173de20_4, v0x173de20_5, v0x173de20_6, v0x173de20_7;
v0x173de20_8 .array/port v0x173de20, 8;
v0x173de20_9 .array/port v0x173de20, 9;
v0x173de20_10 .array/port v0x173de20, 10;
v0x173de20_11 .array/port v0x173de20, 11;
E_0x16c19f0/2 .event anyedge, v0x173de20_8, v0x173de20_9, v0x173de20_10, v0x173de20_11;
v0x173de20_12 .array/port v0x173de20, 12;
v0x173de20_13 .array/port v0x173de20, 13;
v0x173de20_14 .array/port v0x173de20, 14;
v0x173de20_15 .array/port v0x173de20, 15;
E_0x16c19f0/3 .event anyedge, v0x173de20_12, v0x173de20_13, v0x173de20_14, v0x173de20_15;
v0x173de20_16 .array/port v0x173de20, 16;
v0x173de20_17 .array/port v0x173de20, 17;
v0x173de20_18 .array/port v0x173de20, 18;
v0x173de20_19 .array/port v0x173de20, 19;
E_0x16c19f0/4 .event anyedge, v0x173de20_16, v0x173de20_17, v0x173de20_18, v0x173de20_19;
v0x173de20_20 .array/port v0x173de20, 20;
v0x173de20_21 .array/port v0x173de20, 21;
v0x173de20_22 .array/port v0x173de20, 22;
v0x173de20_23 .array/port v0x173de20, 23;
E_0x16c19f0/5 .event anyedge, v0x173de20_20, v0x173de20_21, v0x173de20_22, v0x173de20_23;
v0x173de20_24 .array/port v0x173de20, 24;
v0x173de20_25 .array/port v0x173de20, 25;
v0x173de20_26 .array/port v0x173de20, 26;
v0x173de20_27 .array/port v0x173de20, 27;
E_0x16c19f0/6 .event anyedge, v0x173de20_24, v0x173de20_25, v0x173de20_26, v0x173de20_27;
v0x173de20_28 .array/port v0x173de20, 28;
v0x173de20_29 .array/port v0x173de20, 29;
v0x173de20_30 .array/port v0x173de20, 30;
v0x173de20_31 .array/port v0x173de20, 31;
E_0x16c19f0/7 .event anyedge, v0x173de20_28, v0x173de20_29, v0x173de20_30, v0x173de20_31;
v0x173de20_32 .array/port v0x173de20, 32;
v0x173de20_33 .array/port v0x173de20, 33;
v0x173de20_34 .array/port v0x173de20, 34;
v0x173de20_35 .array/port v0x173de20, 35;
E_0x16c19f0/8 .event anyedge, v0x173de20_32, v0x173de20_33, v0x173de20_34, v0x173de20_35;
v0x173de20_36 .array/port v0x173de20, 36;
v0x173de20_37 .array/port v0x173de20, 37;
v0x173de20_38 .array/port v0x173de20, 38;
v0x173de20_39 .array/port v0x173de20, 39;
E_0x16c19f0/9 .event anyedge, v0x173de20_36, v0x173de20_37, v0x173de20_38, v0x173de20_39;
v0x173de20_40 .array/port v0x173de20, 40;
v0x173de20_41 .array/port v0x173de20, 41;
v0x173de20_42 .array/port v0x173de20, 42;
v0x173de20_43 .array/port v0x173de20, 43;
E_0x16c19f0/10 .event anyedge, v0x173de20_40, v0x173de20_41, v0x173de20_42, v0x173de20_43;
v0x173de20_44 .array/port v0x173de20, 44;
v0x173de20_45 .array/port v0x173de20, 45;
v0x173de20_46 .array/port v0x173de20, 46;
v0x173de20_47 .array/port v0x173de20, 47;
E_0x16c19f0/11 .event anyedge, v0x173de20_44, v0x173de20_45, v0x173de20_46, v0x173de20_47;
v0x173de20_48 .array/port v0x173de20, 48;
v0x173de20_49 .array/port v0x173de20, 49;
v0x173de20_50 .array/port v0x173de20, 50;
v0x173de20_51 .array/port v0x173de20, 51;
E_0x16c19f0/12 .event anyedge, v0x173de20_48, v0x173de20_49, v0x173de20_50, v0x173de20_51;
v0x173de20_52 .array/port v0x173de20, 52;
v0x173de20_53 .array/port v0x173de20, 53;
v0x173de20_54 .array/port v0x173de20, 54;
v0x173de20_55 .array/port v0x173de20, 55;
E_0x16c19f0/13 .event anyedge, v0x173de20_52, v0x173de20_53, v0x173de20_54, v0x173de20_55;
v0x173de20_56 .array/port v0x173de20, 56;
v0x173de20_57 .array/port v0x173de20, 57;
v0x173de20_58 .array/port v0x173de20, 58;
v0x173de20_59 .array/port v0x173de20, 59;
E_0x16c19f0/14 .event anyedge, v0x173de20_56, v0x173de20_57, v0x173de20_58, v0x173de20_59;
v0x173de20_60 .array/port v0x173de20, 60;
v0x173de20_61 .array/port v0x173de20, 61;
v0x173de20_62 .array/port v0x173de20, 62;
v0x173de20_63 .array/port v0x173de20, 63;
E_0x16c19f0/15 .event anyedge, v0x173de20_60, v0x173de20_61, v0x173de20_62, v0x173de20_63;
v0x173de20_64 .array/port v0x173de20, 64;
v0x173de20_65 .array/port v0x173de20, 65;
v0x173de20_66 .array/port v0x173de20, 66;
v0x173de20_67 .array/port v0x173de20, 67;
E_0x16c19f0/16 .event anyedge, v0x173de20_64, v0x173de20_65, v0x173de20_66, v0x173de20_67;
v0x173de20_68 .array/port v0x173de20, 68;
v0x173de20_69 .array/port v0x173de20, 69;
v0x173de20_70 .array/port v0x173de20, 70;
v0x173de20_71 .array/port v0x173de20, 71;
E_0x16c19f0/17 .event anyedge, v0x173de20_68, v0x173de20_69, v0x173de20_70, v0x173de20_71;
v0x173de20_72 .array/port v0x173de20, 72;
v0x173de20_73 .array/port v0x173de20, 73;
v0x173de20_74 .array/port v0x173de20, 74;
v0x173de20_75 .array/port v0x173de20, 75;
E_0x16c19f0/18 .event anyedge, v0x173de20_72, v0x173de20_73, v0x173de20_74, v0x173de20_75;
v0x173de20_76 .array/port v0x173de20, 76;
v0x173de20_77 .array/port v0x173de20, 77;
v0x173de20_78 .array/port v0x173de20, 78;
v0x173de20_79 .array/port v0x173de20, 79;
E_0x16c19f0/19 .event anyedge, v0x173de20_76, v0x173de20_77, v0x173de20_78, v0x173de20_79;
v0x173de20_80 .array/port v0x173de20, 80;
v0x173de20_81 .array/port v0x173de20, 81;
v0x173de20_82 .array/port v0x173de20, 82;
v0x173de20_83 .array/port v0x173de20, 83;
E_0x16c19f0/20 .event anyedge, v0x173de20_80, v0x173de20_81, v0x173de20_82, v0x173de20_83;
v0x173de20_84 .array/port v0x173de20, 84;
v0x173de20_85 .array/port v0x173de20, 85;
v0x173de20_86 .array/port v0x173de20, 86;
v0x173de20_87 .array/port v0x173de20, 87;
E_0x16c19f0/21 .event anyedge, v0x173de20_84, v0x173de20_85, v0x173de20_86, v0x173de20_87;
v0x173de20_88 .array/port v0x173de20, 88;
v0x173de20_89 .array/port v0x173de20, 89;
v0x173de20_90 .array/port v0x173de20, 90;
v0x173de20_91 .array/port v0x173de20, 91;
E_0x16c19f0/22 .event anyedge, v0x173de20_88, v0x173de20_89, v0x173de20_90, v0x173de20_91;
v0x173de20_92 .array/port v0x173de20, 92;
v0x173de20_93 .array/port v0x173de20, 93;
v0x173de20_94 .array/port v0x173de20, 94;
v0x173de20_95 .array/port v0x173de20, 95;
E_0x16c19f0/23 .event anyedge, v0x173de20_92, v0x173de20_93, v0x173de20_94, v0x173de20_95;
v0x173de20_96 .array/port v0x173de20, 96;
v0x173de20_97 .array/port v0x173de20, 97;
v0x173de20_98 .array/port v0x173de20, 98;
v0x173de20_99 .array/port v0x173de20, 99;
E_0x16c19f0/24 .event anyedge, v0x173de20_96, v0x173de20_97, v0x173de20_98, v0x173de20_99;
v0x173de20_100 .array/port v0x173de20, 100;
v0x173de20_101 .array/port v0x173de20, 101;
v0x173de20_102 .array/port v0x173de20, 102;
v0x173de20_103 .array/port v0x173de20, 103;
E_0x16c19f0/25 .event anyedge, v0x173de20_100, v0x173de20_101, v0x173de20_102, v0x173de20_103;
v0x173de20_104 .array/port v0x173de20, 104;
v0x173de20_105 .array/port v0x173de20, 105;
v0x173de20_106 .array/port v0x173de20, 106;
v0x173de20_107 .array/port v0x173de20, 107;
E_0x16c19f0/26 .event anyedge, v0x173de20_104, v0x173de20_105, v0x173de20_106, v0x173de20_107;
v0x173de20_108 .array/port v0x173de20, 108;
v0x173de20_109 .array/port v0x173de20, 109;
v0x173de20_110 .array/port v0x173de20, 110;
v0x173de20_111 .array/port v0x173de20, 111;
E_0x16c19f0/27 .event anyedge, v0x173de20_108, v0x173de20_109, v0x173de20_110, v0x173de20_111;
v0x173de20_112 .array/port v0x173de20, 112;
v0x173de20_113 .array/port v0x173de20, 113;
v0x173de20_114 .array/port v0x173de20, 114;
v0x173de20_115 .array/port v0x173de20, 115;
E_0x16c19f0/28 .event anyedge, v0x173de20_112, v0x173de20_113, v0x173de20_114, v0x173de20_115;
v0x173de20_116 .array/port v0x173de20, 116;
v0x173de20_117 .array/port v0x173de20, 117;
v0x173de20_118 .array/port v0x173de20, 118;
v0x173de20_119 .array/port v0x173de20, 119;
E_0x16c19f0/29 .event anyedge, v0x173de20_116, v0x173de20_117, v0x173de20_118, v0x173de20_119;
v0x173de20_120 .array/port v0x173de20, 120;
v0x173de20_121 .array/port v0x173de20, 121;
v0x173de20_122 .array/port v0x173de20, 122;
v0x173de20_123 .array/port v0x173de20, 123;
E_0x16c19f0/30 .event anyedge, v0x173de20_120, v0x173de20_121, v0x173de20_122, v0x173de20_123;
v0x173de20_124 .array/port v0x173de20, 124;
v0x173de20_125 .array/port v0x173de20, 125;
v0x173de20_126 .array/port v0x173de20, 126;
v0x173de20_127 .array/port v0x173de20, 127;
E_0x16c19f0/31 .event anyedge, v0x173de20_124, v0x173de20_125, v0x173de20_126, v0x173de20_127;
v0x173de20_128 .array/port v0x173de20, 128;
v0x173de20_129 .array/port v0x173de20, 129;
v0x173de20_130 .array/port v0x173de20, 130;
v0x173de20_131 .array/port v0x173de20, 131;
E_0x16c19f0/32 .event anyedge, v0x173de20_128, v0x173de20_129, v0x173de20_130, v0x173de20_131;
v0x173de20_132 .array/port v0x173de20, 132;
v0x173de20_133 .array/port v0x173de20, 133;
v0x173de20_134 .array/port v0x173de20, 134;
v0x173de20_135 .array/port v0x173de20, 135;
E_0x16c19f0/33 .event anyedge, v0x173de20_132, v0x173de20_133, v0x173de20_134, v0x173de20_135;
v0x173de20_136 .array/port v0x173de20, 136;
v0x173de20_137 .array/port v0x173de20, 137;
v0x173de20_138 .array/port v0x173de20, 138;
v0x173de20_139 .array/port v0x173de20, 139;
E_0x16c19f0/34 .event anyedge, v0x173de20_136, v0x173de20_137, v0x173de20_138, v0x173de20_139;
v0x173de20_140 .array/port v0x173de20, 140;
v0x173de20_141 .array/port v0x173de20, 141;
v0x173de20_142 .array/port v0x173de20, 142;
v0x173de20_143 .array/port v0x173de20, 143;
E_0x16c19f0/35 .event anyedge, v0x173de20_140, v0x173de20_141, v0x173de20_142, v0x173de20_143;
v0x173de20_144 .array/port v0x173de20, 144;
v0x173de20_145 .array/port v0x173de20, 145;
v0x173de20_146 .array/port v0x173de20, 146;
v0x173de20_147 .array/port v0x173de20, 147;
E_0x16c19f0/36 .event anyedge, v0x173de20_144, v0x173de20_145, v0x173de20_146, v0x173de20_147;
v0x173de20_148 .array/port v0x173de20, 148;
v0x173de20_149 .array/port v0x173de20, 149;
v0x173de20_150 .array/port v0x173de20, 150;
v0x173de20_151 .array/port v0x173de20, 151;
E_0x16c19f0/37 .event anyedge, v0x173de20_148, v0x173de20_149, v0x173de20_150, v0x173de20_151;
v0x173de20_152 .array/port v0x173de20, 152;
v0x173de20_153 .array/port v0x173de20, 153;
v0x173de20_154 .array/port v0x173de20, 154;
v0x173de20_155 .array/port v0x173de20, 155;
E_0x16c19f0/38 .event anyedge, v0x173de20_152, v0x173de20_153, v0x173de20_154, v0x173de20_155;
v0x173de20_156 .array/port v0x173de20, 156;
v0x173de20_157 .array/port v0x173de20, 157;
v0x173de20_158 .array/port v0x173de20, 158;
v0x173de20_159 .array/port v0x173de20, 159;
E_0x16c19f0/39 .event anyedge, v0x173de20_156, v0x173de20_157, v0x173de20_158, v0x173de20_159;
v0x173de20_160 .array/port v0x173de20, 160;
v0x173de20_161 .array/port v0x173de20, 161;
v0x173de20_162 .array/port v0x173de20, 162;
v0x173de20_163 .array/port v0x173de20, 163;
E_0x16c19f0/40 .event anyedge, v0x173de20_160, v0x173de20_161, v0x173de20_162, v0x173de20_163;
v0x173de20_164 .array/port v0x173de20, 164;
v0x173de20_165 .array/port v0x173de20, 165;
v0x173de20_166 .array/port v0x173de20, 166;
v0x173de20_167 .array/port v0x173de20, 167;
E_0x16c19f0/41 .event anyedge, v0x173de20_164, v0x173de20_165, v0x173de20_166, v0x173de20_167;
v0x173de20_168 .array/port v0x173de20, 168;
v0x173de20_169 .array/port v0x173de20, 169;
v0x173de20_170 .array/port v0x173de20, 170;
v0x173de20_171 .array/port v0x173de20, 171;
E_0x16c19f0/42 .event anyedge, v0x173de20_168, v0x173de20_169, v0x173de20_170, v0x173de20_171;
v0x173de20_172 .array/port v0x173de20, 172;
v0x173de20_173 .array/port v0x173de20, 173;
v0x173de20_174 .array/port v0x173de20, 174;
v0x173de20_175 .array/port v0x173de20, 175;
E_0x16c19f0/43 .event anyedge, v0x173de20_172, v0x173de20_173, v0x173de20_174, v0x173de20_175;
v0x173de20_176 .array/port v0x173de20, 176;
v0x173de20_177 .array/port v0x173de20, 177;
v0x173de20_178 .array/port v0x173de20, 178;
v0x173de20_179 .array/port v0x173de20, 179;
E_0x16c19f0/44 .event anyedge, v0x173de20_176, v0x173de20_177, v0x173de20_178, v0x173de20_179;
v0x173de20_180 .array/port v0x173de20, 180;
v0x173de20_181 .array/port v0x173de20, 181;
v0x173de20_182 .array/port v0x173de20, 182;
v0x173de20_183 .array/port v0x173de20, 183;
E_0x16c19f0/45 .event anyedge, v0x173de20_180, v0x173de20_181, v0x173de20_182, v0x173de20_183;
v0x173de20_184 .array/port v0x173de20, 184;
v0x173de20_185 .array/port v0x173de20, 185;
v0x173de20_186 .array/port v0x173de20, 186;
v0x173de20_187 .array/port v0x173de20, 187;
E_0x16c19f0/46 .event anyedge, v0x173de20_184, v0x173de20_185, v0x173de20_186, v0x173de20_187;
v0x173de20_188 .array/port v0x173de20, 188;
v0x173de20_189 .array/port v0x173de20, 189;
v0x173de20_190 .array/port v0x173de20, 190;
v0x173de20_191 .array/port v0x173de20, 191;
E_0x16c19f0/47 .event anyedge, v0x173de20_188, v0x173de20_189, v0x173de20_190, v0x173de20_191;
v0x173de20_192 .array/port v0x173de20, 192;
v0x173de20_193 .array/port v0x173de20, 193;
v0x173de20_194 .array/port v0x173de20, 194;
v0x173de20_195 .array/port v0x173de20, 195;
E_0x16c19f0/48 .event anyedge, v0x173de20_192, v0x173de20_193, v0x173de20_194, v0x173de20_195;
v0x173de20_196 .array/port v0x173de20, 196;
v0x173de20_197 .array/port v0x173de20, 197;
v0x173de20_198 .array/port v0x173de20, 198;
v0x173de20_199 .array/port v0x173de20, 199;
E_0x16c19f0/49 .event anyedge, v0x173de20_196, v0x173de20_197, v0x173de20_198, v0x173de20_199;
v0x173de20_200 .array/port v0x173de20, 200;
v0x173de20_201 .array/port v0x173de20, 201;
v0x173de20_202 .array/port v0x173de20, 202;
v0x173de20_203 .array/port v0x173de20, 203;
E_0x16c19f0/50 .event anyedge, v0x173de20_200, v0x173de20_201, v0x173de20_202, v0x173de20_203;
v0x173de20_204 .array/port v0x173de20, 204;
v0x173de20_205 .array/port v0x173de20, 205;
v0x173de20_206 .array/port v0x173de20, 206;
v0x173de20_207 .array/port v0x173de20, 207;
E_0x16c19f0/51 .event anyedge, v0x173de20_204, v0x173de20_205, v0x173de20_206, v0x173de20_207;
v0x173de20_208 .array/port v0x173de20, 208;
v0x173de20_209 .array/port v0x173de20, 209;
v0x173de20_210 .array/port v0x173de20, 210;
v0x173de20_211 .array/port v0x173de20, 211;
E_0x16c19f0/52 .event anyedge, v0x173de20_208, v0x173de20_209, v0x173de20_210, v0x173de20_211;
v0x173de20_212 .array/port v0x173de20, 212;
v0x173de20_213 .array/port v0x173de20, 213;
v0x173de20_214 .array/port v0x173de20, 214;
v0x173de20_215 .array/port v0x173de20, 215;
E_0x16c19f0/53 .event anyedge, v0x173de20_212, v0x173de20_213, v0x173de20_214, v0x173de20_215;
v0x173de20_216 .array/port v0x173de20, 216;
v0x173de20_217 .array/port v0x173de20, 217;
v0x173de20_218 .array/port v0x173de20, 218;
v0x173de20_219 .array/port v0x173de20, 219;
E_0x16c19f0/54 .event anyedge, v0x173de20_216, v0x173de20_217, v0x173de20_218, v0x173de20_219;
v0x173de20_220 .array/port v0x173de20, 220;
v0x173de20_221 .array/port v0x173de20, 221;
v0x173de20_222 .array/port v0x173de20, 222;
v0x173de20_223 .array/port v0x173de20, 223;
E_0x16c19f0/55 .event anyedge, v0x173de20_220, v0x173de20_221, v0x173de20_222, v0x173de20_223;
v0x173de20_224 .array/port v0x173de20, 224;
v0x173de20_225 .array/port v0x173de20, 225;
v0x173de20_226 .array/port v0x173de20, 226;
v0x173de20_227 .array/port v0x173de20, 227;
E_0x16c19f0/56 .event anyedge, v0x173de20_224, v0x173de20_225, v0x173de20_226, v0x173de20_227;
v0x173de20_228 .array/port v0x173de20, 228;
v0x173de20_229 .array/port v0x173de20, 229;
v0x173de20_230 .array/port v0x173de20, 230;
v0x173de20_231 .array/port v0x173de20, 231;
E_0x16c19f0/57 .event anyedge, v0x173de20_228, v0x173de20_229, v0x173de20_230, v0x173de20_231;
v0x173de20_232 .array/port v0x173de20, 232;
v0x173de20_233 .array/port v0x173de20, 233;
v0x173de20_234 .array/port v0x173de20, 234;
v0x173de20_235 .array/port v0x173de20, 235;
E_0x16c19f0/58 .event anyedge, v0x173de20_232, v0x173de20_233, v0x173de20_234, v0x173de20_235;
v0x173de20_236 .array/port v0x173de20, 236;
v0x173de20_237 .array/port v0x173de20, 237;
v0x173de20_238 .array/port v0x173de20, 238;
v0x173de20_239 .array/port v0x173de20, 239;
E_0x16c19f0/59 .event anyedge, v0x173de20_236, v0x173de20_237, v0x173de20_238, v0x173de20_239;
v0x173de20_240 .array/port v0x173de20, 240;
v0x173de20_241 .array/port v0x173de20, 241;
v0x173de20_242 .array/port v0x173de20, 242;
v0x173de20_243 .array/port v0x173de20, 243;
E_0x16c19f0/60 .event anyedge, v0x173de20_240, v0x173de20_241, v0x173de20_242, v0x173de20_243;
v0x173de20_244 .array/port v0x173de20, 244;
v0x173de20_245 .array/port v0x173de20, 245;
v0x173de20_246 .array/port v0x173de20, 246;
v0x173de20_247 .array/port v0x173de20, 247;
E_0x16c19f0/61 .event anyedge, v0x173de20_244, v0x173de20_245, v0x173de20_246, v0x173de20_247;
v0x173de20_248 .array/port v0x173de20, 248;
v0x173de20_249 .array/port v0x173de20, 249;
v0x173de20_250 .array/port v0x173de20, 250;
v0x173de20_251 .array/port v0x173de20, 251;
E_0x16c19f0/62 .event anyedge, v0x173de20_248, v0x173de20_249, v0x173de20_250, v0x173de20_251;
v0x173de20_252 .array/port v0x173de20, 252;
v0x173de20_253 .array/port v0x173de20, 253;
v0x173de20_254 .array/port v0x173de20, 254;
v0x173de20_255 .array/port v0x173de20, 255;
E_0x16c19f0/63 .event anyedge, v0x173de20_252, v0x173de20_253, v0x173de20_254, v0x173de20_255;
E_0x16c19f0 .event/or E_0x16c19f0/0, E_0x16c19f0/1, E_0x16c19f0/2, E_0x16c19f0/3, E_0x16c19f0/4, E_0x16c19f0/5, E_0x16c19f0/6, E_0x16c19f0/7, E_0x16c19f0/8, E_0x16c19f0/9, E_0x16c19f0/10, E_0x16c19f0/11, E_0x16c19f0/12, E_0x16c19f0/13, E_0x16c19f0/14, E_0x16c19f0/15, E_0x16c19f0/16, E_0x16c19f0/17, E_0x16c19f0/18, E_0x16c19f0/19, E_0x16c19f0/20, E_0x16c19f0/21, E_0x16c19f0/22, E_0x16c19f0/23, E_0x16c19f0/24, E_0x16c19f0/25, E_0x16c19f0/26, E_0x16c19f0/27, E_0x16c19f0/28, E_0x16c19f0/29, E_0x16c19f0/30, E_0x16c19f0/31, E_0x16c19f0/32, E_0x16c19f0/33, E_0x16c19f0/34, E_0x16c19f0/35, E_0x16c19f0/36, E_0x16c19f0/37, E_0x16c19f0/38, E_0x16c19f0/39, E_0x16c19f0/40, E_0x16c19f0/41, E_0x16c19f0/42, E_0x16c19f0/43, E_0x16c19f0/44, E_0x16c19f0/45, E_0x16c19f0/46, E_0x16c19f0/47, E_0x16c19f0/48, E_0x16c19f0/49, E_0x16c19f0/50, E_0x16c19f0/51, E_0x16c19f0/52, E_0x16c19f0/53, E_0x16c19f0/54, E_0x16c19f0/55, E_0x16c19f0/56, E_0x16c19f0/57, E_0x16c19f0/58, E_0x16c19f0/59, E_0x16c19f0/60, E_0x16c19f0/61, E_0x16c19f0/62, E_0x16c19f0/63;
S_0x173d840 .scope function.vec4.s1, "get_cell" "get_cell" 4 11, 4 11 0, S_0x173cd60;
 .timescale 0 0;
v0x173da40_0 .var/i "col", 31 0;
; Variable get_cell is vec4 return value of scope S_0x173d840
v0x173dc20_0 .var/i "row", 31 0;
TD_tb.top_module1.get_cell ;
    %load/vec4 v0x1740ae0_0;
    %load/vec4 v0x173dc20_0;
    %pushi/vec4 15, 0, 32;
    %and;
    %muli 16, 0, 32;
    %load/vec4 v0x173da40_0;
    %pushi/vec4 15, 0, 32;
    %and;
    %add;
    %part/u 1;
    %ret/vec4 0, 0, 1;  Assign to get_cell (store_vec4_to_lval)
    %end;
S_0x1740e50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 191, 3 191 0, S_0x16f7390;
 .timescale -12 -12;
E_0x171f9b0 .event anyedge, v0x1741af0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1741af0_0;
    %nor/r;
    %assign/vec4 v0x1741af0_0, 0;
    %wait E_0x171f9b0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x173bee0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173c900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x173c6a0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x173bee0;
T_3 ;
    %pushi/vec4 7, 0, 256;
    %assign/vec4 v0x173c860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x173c9a0_0, 0;
    %wait E_0x16df460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x173c9a0_0, 0;
    %pushi/vec4 15, 15, 256;
    %assign/vec4 v0x173c860_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173c900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x173c6a0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16df460;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173c6a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x173c6a0_0, 0, 32;
    %load/vec4 v0x173cc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x173c900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x173c900_0, 0, 1;
    %vpi_call/w 3 66 "$display", "Hint: The first test case is a blinker (initial state = 256'h7). First mismatch occurred at cycle %0d.\012Hint:", v0x173c6a0_0 {0 0 0};
T_3.4 ;
T_3.2 ;
    %load/vec4 v0x173c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call/w 3 71 "$display", "Hint: Cycle %0d:         Your game state       Reference game state", v0x173c6a0_0 {0 0 0};
    %fork t_1, S_0x173c0e0;
    %jmp t_0;
    .scope S_0x173c0e0;
t_1 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x173c2c0_0, 0, 32;
T_3.8 ; Top of for-loop 
    %load/vec4 v0x173c2c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x173c2c0_0;
    %muli 16, 0, 32;
    %addi 15, 0, 32;
    %load/vec4 v0x173c2c0_0;
    %muli 16, 0, 32;
    %load/vec4 v0x173ca90_0;
    %load/vec4 v0x173c2c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0x173cb30_0;
    %load/vec4 v0x173c2c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %vpi_call/w 3 73 "$display", "Hint:   q[%3d:%3d]     %016b      %016b", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,u16>, S<0,vec4,u16> {4 0 0};
T_3.10 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x173c2c0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x173c2c0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ; for-loop exit label
    %end;
    .scope S_0x173bee0;
t_0 %join;
    %vpi_call/w 3 75 "$display", "Hint:\012Hint:\012" {0 0 0};
T_3.6 ;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 2147500033, 0, 254;
    %concati/vec4 3, 0, 2;
    %assign/vec4 v0x173c860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x173c9a0_0, 0;
    %wait E_0x16df460;
    %wait E_0x16df460;
    %wait E_0x16df460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x173c9a0_0, 0;
    %pushi/vec4 15, 15, 256;
    %assign/vec4 v0x173c860_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173c900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x173c6a0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
T_3.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.12, 5;
    %jmp/1 T_3.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16df460;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173c6a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x173c6a0_0, 0, 32;
    %load/vec4 v0x173cc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0x173c900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x173c900_0, 0, 1;
    %vpi_call/w 3 94 "$display", "Hint: The second test case is a glider (initial state = 256'h000200010007). First mismatch occurred at cycle %0d.\012Hint:", v0x173c6a0_0 {0 0 0};
T_3.15 ;
T_3.13 ;
    %load/vec4 v0x173c900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.19, 9;
    %load/vec4 v0x173c6a0_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %vpi_call/w 3 99 "$display", "Hint: Cycle %0d:         Your game state       Reference game state", v0x173c6a0_0 {0 0 0};
    %fork t_3, S_0x173c3c0;
    %jmp t_2;
    .scope S_0x173c3c0;
t_3 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x173c5c0_0, 0, 32;
T_3.20 ; Top of for-loop 
    %load/vec4 v0x173c5c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0x173c5c0_0;
    %muli 16, 0, 32;
    %addi 15, 0, 32;
    %load/vec4 v0x173c5c0_0;
    %muli 16, 0, 32;
    %load/vec4 v0x173ca90_0;
    %load/vec4 v0x173c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0x173cb30_0;
    %load/vec4 v0x173c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %vpi_call/w 3 101 "$display", "Hint:   q[%3d:%3d]     %016b      %016b", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,u16>, S<0,vec4,u16> {4 0 0};
T_3.22 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x173c5c0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x173c5c0_0, 0, 32;
    %jmp T_3.20;
T_3.21 ; for-loop exit label
    %end;
    .scope S_0x173bee0;
t_2 %join;
    %vpi_call/w 3 103 "$display", "Hint:\012Hint:\012" {0 0 0};
T_3.17 ;
    %jmp T_3.11;
T_3.12 ;
    %pop/vec4 1;
    %pushi/vec4 2147491841, 0, 249;
    %concati/vec4 78, 0, 7;
    %assign/vec4 v0x173c860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x173c9a0_0, 0;
    %wait E_0x16df460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x173c9a0_0, 0;
    %pushi/vec4 2000, 0, 32;
T_3.23 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.24, 5;
    %jmp/1 T_3.24, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16df460;
    %jmp T_3.23;
T_3.24 ;
    %pop/vec4 1;
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x173c860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x173c9a0_0, 0;
    %wait E_0x16df460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x173c9a0_0, 0;
    %pushi/vec4 200, 0, 32;
T_3.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.26, 5;
    %jmp/1 T_3.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16df460;
    %jmp T_3.25;
T_3.26 ;
    %pop/vec4 1;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %and;
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %and;
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %and;
    %assign/vec4 v0x173c860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x173c9a0_0, 0;
    %wait E_0x16df460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x173c9a0_0, 0;
    %pushi/vec4 200, 0, 32;
T_3.27 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.28, 5;
    %jmp/1 T_3.28, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16df460;
    %jmp T_3.27;
T_3.28 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 131 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16f7520;
T_4 ;
    %wait E_0x16df860;
    %fork t_5, S_0x16aca40;
    %jmp t_4;
    .scope S_0x16aca40;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16d1d60_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x16d1d60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x173bc50_0;
    %load/vec4 v0x16d1d60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0x16d1d60_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x173bd30_0, 4, 16;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16d1d60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16d1d60_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x16f7520;
t_4 %join;
    %load/vec4 v0x173bc50_0;
    %parti/s 16, 240, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173bd30_0, 4, 16;
    %load/vec4 v0x173bc50_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 307, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173bd30_0, 4, 16;
    %fork t_7, S_0x173b510;
    %jmp t_6;
    .scope S_0x173b510;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16d1e00_0, 0, 32;
T_4.3 ; Top of for-loop 
    %load/vec4 v0x16d1e00_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_4.4, 5;
    %load/vec4 v0x173bd30_0;
    %load/vec4 v0x16d1e00_0;
    %muli 18, 0, 32;
    %addi 16, 0, 32;
    %part/s 1;
    %load/vec4 v0x16d1e00_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x173bd30_0, 4, 1;
    %load/vec4 v0x173bd30_0;
    %load/vec4 v0x16d1e00_0;
    %muli 18, 0, 32;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x16d1e00_0;
    %muli 18, 0, 32;
    %addi 17, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x173bd30_0, 4, 1;
T_4.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16d1e00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16d1e00_0, 0, 32;
    %jmp T_4.3;
T_4.4 ; for-loop exit label
    %end;
    .scope S_0x16f7520;
t_6 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x16f7520;
T_5 ;
    %wait E_0x16df460;
    %fork t_9, S_0x173b750;
    %jmp t_8;
    .scope S_0x173b750;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17022e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17022e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %fork t_11, S_0x173b930;
    %jmp t_10;
    .scope S_0x173b930;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1700e60_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x1700e60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.4, 5;
    %load/vec4 v0x173bd30_0;
    %load/vec4 v0x17022e0_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x1700e60_0;
    %add;
    %addi 18, 0, 32;
    %part/s 1;
    %pad/u 3;
    %load/vec4 v0x173bd30_0;
    %load/vec4 v0x17022e0_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x1700e60_0;
    %add;
    %addi 19, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x173bd30_0;
    %load/vec4 v0x17022e0_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x1700e60_0;
    %add;
    %addi 20, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x173bd30_0;
    %load/vec4 v0x17022e0_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x1700e60_0;
    %add;
    %subi 0, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x173bd30_0;
    %load/vec4 v0x17022e0_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x1700e60_0;
    %add;
    %addi 2, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x173bd30_0;
    %load/vec4 v0x17022e0_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x1700e60_0;
    %add;
    %subi 18, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x173bd30_0;
    %load/vec4 v0x17022e0_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x1700e60_0;
    %add;
    %subi 17, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x173bd30_0;
    %load/vec4 v0x17022e0_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x1700e60_0;
    %add;
    %subi 16, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %pushi/vec4 7, 0, 3;
    %and;
    %load/vec4 v0x173bc50_0;
    %load/vec4 v0x17022e0_0;
    %muli 16, 0, 32;
    %load/vec4 v0x1700e60_0;
    %add;
    %part/s 1;
    %pad/u 3;
    %or;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x17022e0_0;
    %muli 16, 0, 32;
    %load/vec4 v0x1700e60_0;
    %add;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x173bc50_0, 4, 5;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1700e60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1700e60_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x173b750;
t_10 %join;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17022e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17022e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16f7520;
t_8 %join;
    %load/vec4 v0x1703e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x1703a30_0;
    %assign/vec4 v0x173bc50_0, 0;
T_5.6 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x173cd60;
T_6 ;
    %wait E_0x16c19f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17407e0_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x17407e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17408c0_0, 0, 32;
T_6.3 ; Top of for-loop 
    %load/vec4 v0x17408c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.4, 5;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x17407e0_0;
    %muli 16, 0, 32;
    %load/vec4 v0x17408c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x173de20, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1740ba0_0, 0, 32;
T_6.6 ; Top of for-loop 
    %load/vec4 v0x1740ba0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.7, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1740c60_0, 0, 32;
T_6.9 ; Top of for-loop 
    %load/vec4 v0x1740c60_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.10, 5;
    %load/vec4 v0x1740ba0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_6.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1740c60_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
T_6.14;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0x17407e0_0;
    %muli 16, 0, 32;
    %load/vec4 v0x17408c0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x173de20, 4;
    %load/vec4 v0x17407e0_0;
    %load/vec4 v0x1740ba0_0;
    %add;
    %load/vec4 v0x17408c0_0;
    %load/vec4 v0x1740c60_0;
    %add;
    %store/vec4 v0x173da40_0, 0, 32;
    %store/vec4 v0x173dc20_0, 0, 32;
    %callf/vec4 TD_tb.top_module1.get_cell, S_0x173d840;
    %pad/u 4;
    %add;
    %load/vec4 v0x17407e0_0;
    %muli 16, 0, 32;
    %load/vec4 v0x17408c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x173de20, 4, 0;
T_6.12 ;
T_6.11 ; for-loop step statement
    %load/vec4 v0x1740c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1740c60_0, 0, 32;
    %jmp T_6.9;
T_6.10 ; for-loop exit label
T_6.8 ; for-loop step statement
    %load/vec4 v0x1740ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1740ba0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ; for-loop exit label
T_6.5 ; for-loop step statement
    %load/vec4 v0x17408c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x17408c0_0, 0, 32;
    %jmp T_6.3;
T_6.4 ; for-loop exit label
T_6.2 ; for-loop step statement
    %load/vec4 v0x17407e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x17407e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x173cd60;
T_7 ;
    %wait E_0x16df460;
    %load/vec4 v0x17409f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x17406f0_0;
    %assign/vec4 v0x1740ae0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17407e0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x17407e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.3, 5;
    %ix/getv/s 4, v0x17407e0_0;
    %load/vec4a v0x173de20, 4;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_7.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x17407e0_0;
    %assign/vec4/off/d v0x1740ae0_0, 4, 5;
    %jmp T_7.6;
T_7.5 ;
    %ix/getv/s 4, v0x17407e0_0;
    %load/vec4a v0x173de20, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0x1740ae0_0;
    %load/vec4 v0x17407e0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x17407e0_0;
    %assign/vec4/off/d v0x1740ae0_0, 4, 5;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0x17407e0_0;
    %load/vec4a v0x173de20, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x17407e0_0;
    %assign/vec4/off/d v0x1740ae0_0, 4, 5;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x17407e0_0;
    %assign/vec4/off/d v0x1740ae0_0, 4, 5;
T_7.10 ;
T_7.8 ;
T_7.6 ;
T_7.4 ; for-loop step statement
    %load/vec4 v0x17407e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x17407e0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x16f7390;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17415b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1741af0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x16f7390;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x17415b0_0;
    %inv;
    %store/vec4 v0x17415b0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x16f7390;
T_10 ;
    %vpi_call/w 3 164 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 165 "$dumpvars", 32'sb00000000000000000000000000000001, v0x173c7a0_0, v0x1741c50_0, v0x17415b0_0, v0x1741710_0, v0x1741650_0, v0x1741900_0, v0x1741840_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x16f7390;
T_11 ;
    %load/vec4 v0x1741a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1741a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1741a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1741a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1741a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1741a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1741a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x16f7390;
T_12 ;
    %wait E_0x16debb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1741a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1741a10_0, 4, 32;
    %load/vec4 v0x1741bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1741a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1741a10_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1741a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1741a10_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1741900_0;
    %load/vec4 v0x1741900_0;
    %load/vec4 v0x1741840_0;
    %xor;
    %load/vec4 v0x1741900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1741a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1741a10_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1741a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1741a10_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/conwaylife/conwaylife_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/conwaylife/iter0/response21/top_module.sv";
