nch  M5 ( .D(net5), .B(net1), .G(enableIn), .S(net1));
nch  M3 ( .D(net2), .B(out), .G(enableOut), .S(out));
nch  M0 ( .D(in), .B(net5), .G(enableIn), .S(net5));
pch  M4 ( .D(net1), .B(net5), .G(net3), .S(net5));
pch  M2 ( .D(out), .B(net2), .G(net4), .S(net2));
pch  M1 ( .D(net5), .B(in), .G(net3), .S(in));
opAmp I0 ( net2, net1, net2);
cap  C0 ( .MINUS(cds_globals.gnd_), .PLUS(net1));
inverter I2 ( net3, enableIn);
inverter I3 ( net4, enableOut);

endmodule
