Analysis & Synthesis report for Senso
Mon Jan 13 15:56:53 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |senso|control:senso_control|current_state
  9. State Machine - |senso|input:senso_input|button:button4|current_state
 10. State Machine - |senso|input:senso_input|button:button3|current_state
 11. State Machine - |senso|input:senso_input|button:button2|current_state
 12. State Machine - |senso|input:senso_input|button:button1|current_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for Inferred Entity Instance: counter:senso_counter|lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: counter:senso_counter|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: timer:senso_timer|lpm_divide:Div0
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 13 15:56:53 2020       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Senso                                       ;
; Top-level Entity Name           ; senso                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 125                                         ;
; Total pins                      ; 24                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; senso              ; Senso              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; timer_behav.vhd                  ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/timer_behav.vhd                            ;         ;
; timer_entity.vhd                 ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/timer_entity.vhd                           ;         ;
; counter_entity.vhd               ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/counter_entity.vhd                         ;         ;
; counter_behav.vhd                ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/counter_behav.vhd                          ;         ;
; galois_entity.vhd                ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/galois_entity.vhd                          ;         ;
; galois_behav.vhd                 ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/galois_behav.vhd                           ;         ;
; input_entity.vhd                 ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/input_entity.vhd                           ;         ;
; input_behav.vhd                  ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/input_behav.vhd                            ;         ;
; button_behav.vhd                 ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/button_behav.vhd                           ;         ;
; button_entity.vhd                ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/button_entity.vhd                          ;         ;
; senso_entity.vhd                 ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_entity.vhd                           ;         ;
; clk_res_gen_entity.vhd           ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/clk_res_gen_entity.vhd                     ;         ;
; clk_res_gen_behav.vhd            ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/clk_res_gen_behav.vhd                      ;         ;
; tb_entity.vhd                    ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tb_entity.vhd                              ;         ;
; tb_struct.vhd                    ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tb_struct.vhd                              ;         ;
; tester_input_entity.vhd          ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tester_input_entity.vhd                    ;         ;
; tester_input_behav.vhd           ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tester_input_behav.vhd                     ;         ;
; tester_timer_entity.vhd          ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tester_timer_entity.vhd                    ;         ;
; tester_timer_behav.vhd           ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tester_timer_behav.vhd                     ;         ;
; output_entity.vhd                ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/output_entity.vhd                          ;         ;
; output_behav.vhd                 ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/output_behav.vhd                           ;         ;
; control_entity.vhd               ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/control_entity.vhd                         ;         ;
; control_behav.vhd                ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/control_behav.vhd                          ;         ;
; senso_struct.vhd                 ; yes             ; User VHDL File               ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_struct.vhd                           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/mrpeanutbutter/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/mrpeanutbutter/intelFPGA_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/mrpeanutbutter/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; /home/mrpeanutbutter/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc      ;         ;
; db/lpm_divide_4go.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_divide_4go.tdf                      ;         ;
; db/abs_divider_aag.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/abs_divider_aag.tdf                     ;         ;
; db/alt_u_div_4te.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/alt_u_div_4te.tdf                       ;         ;
; db/lpm_abs_nn9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_abs_nn9.tdf                         ;         ;
; db/lpm_divide_uno.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_divide_uno.tdf                      ;         ;
; db/abs_divider_7ag.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/abs_divider_7ag.tdf                     ;         ;
; db/alt_u_div_use.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/alt_u_div_use.tdf                       ;         ;
; db/lpm_abs_kn9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_abs_kn9.tdf                         ;         ;
; db/lpm_divide_epo.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_divide_epo.tdf                      ;         ;
; db/abs_divider_nbg.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/abs_divider_nbg.tdf                     ;         ;
; db/alt_u_div_uve.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/alt_u_div_uve.tdf                       ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_abs_4p9.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 533       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1017      ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 45        ;
;     -- 5 input functions                    ; 33        ;
;     -- 4 input functions                    ; 238       ;
;     -- <=3 input functions                  ; 700       ;
;                                             ;           ;
; Dedicated logic registers                   ; 125       ;
;                                             ;           ;
; I/O pins                                    ; 24        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 125       ;
; Total fan-out                               ; 3636      ;
; Average fan-out                             ; 3.06      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Entity Name     ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |senso                                   ; 1017 (0)            ; 125 (0)                   ; 0                 ; 0          ; 24   ; 0            ; |senso                                                                                                                    ; senso           ; work         ;
;    |control:senso_control|               ; 19 (19)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |senso|control:senso_control                                                                                              ; control         ; work         ;
;    |counter:senso_counter|               ; 216 (62)            ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter                                                                                              ; counter         ; work         ;
;       |lpm_divide:Div0|                  ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter|lpm_divide:Div0                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_uno:auto_generated| ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter|lpm_divide:Div0|lpm_divide_uno:auto_generated                                                ; lpm_divide_uno  ; work         ;
;             |abs_divider_7ag:divider|    ; 71 (4)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter|lpm_divide:Div0|lpm_divide_uno:auto_generated|abs_divider_7ag:divider                        ; abs_divider_7ag ; work         ;
;                |alt_u_div_use:divider|   ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter|lpm_divide:Div0|lpm_divide_uno:auto_generated|abs_divider_7ag:divider|alt_u_div_use:divider  ; alt_u_div_use   ; work         ;
;                |lpm_abs_nn9:my_abs_num|  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter|lpm_divide:Div0|lpm_divide_uno:auto_generated|abs_divider_7ag:divider|lpm_abs_nn9:my_abs_num ; lpm_abs_nn9     ; work         ;
;       |lpm_divide:Mod0|                  ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter|lpm_divide:Mod0                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_4go:auto_generated| ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter|lpm_divide:Mod0|lpm_divide_4go:auto_generated                                                ; lpm_divide_4go  ; work         ;
;             |abs_divider_aag:divider|    ; 83 (4)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter|lpm_divide:Mod0|lpm_divide_4go:auto_generated|abs_divider_aag:divider                        ; abs_divider_aag ; work         ;
;                |alt_u_div_4te:divider|   ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter|lpm_divide:Mod0|lpm_divide_4go:auto_generated|abs_divider_aag:divider|alt_u_div_4te:divider  ; alt_u_div_4te   ; work         ;
;                |lpm_abs_nn9:my_abs_num|  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|counter:senso_counter|lpm_divide:Mod0|lpm_divide_4go:auto_generated|abs_divider_aag:divider|lpm_abs_nn9:my_abs_num ; lpm_abs_nn9     ; work         ;
;    |galois:senso_galois|                 ; 11 (11)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |senso|galois:senso_galois                                                                                                ; galois          ; work         ;
;    |input:senso_input|                   ; 11 (3)              ; 19 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |senso|input:senso_input                                                                                                  ; input           ; work         ;
;       |button:button1|                   ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|input:senso_input|button:button1                                                                                   ; button          ; work         ;
;       |button:button2|                   ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|input:senso_input|button:button2                                                                                   ; button          ; work         ;
;       |button:button3|                   ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|input:senso_input|button:button3                                                                                   ; button          ; work         ;
;       |button:button4|                   ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|input:senso_input|button:button4                                                                                   ; button          ; work         ;
;    |output:senso_output|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|output:senso_output                                                                                                ; output          ; work         ;
;    |timer:senso_timer|                   ; 759 (147)           ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |senso|timer:senso_timer                                                                                                  ; timer           ; work         ;
;       |lpm_divide:Div0|                  ; 612 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|timer:senso_timer|lpm_divide:Div0                                                                                  ; lpm_divide      ; work         ;
;          |lpm_divide_epo:auto_generated| ; 612 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|timer:senso_timer|lpm_divide:Div0|lpm_divide_epo:auto_generated                                                    ; lpm_divide_epo  ; work         ;
;             |abs_divider_nbg:divider|    ; 612 (28)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|timer:senso_timer|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                            ; abs_divider_nbg ; work         ;
;                |alt_u_div_uve:divider|   ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|timer:senso_timer|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider      ; alt_u_div_uve   ; work         ;
;                |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |senso|timer:senso_timer|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9     ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |senso|control:senso_control|current_state                                                                                                                                                                                                                                                          ;
+---------------------------+--------------------+-----------------------+---------------------------+-----------------------+-------------------------+---------------------+-----------------------+----------------------+-------------------------+---------------------+--------------------+--------------------+
; Name                      ; current_state.OVER ; current_state.LEVELUP ; current_state.LOCKCORRECT ; current_state.CORRECT ; current_state.STARTPLAY ; current_state.LEDON ; current_state.COMPARE ; current_state.LEDOFF ; current_state.STARTSHOW ; current_state.READY ; current_state.INIT ; current_state.IDLE ;
+---------------------------+--------------------+-----------------------+---------------------------+-----------------------+-------------------------+---------------------+-----------------------+----------------------+-------------------------+---------------------+--------------------+--------------------+
; current_state.IDLE        ; 0                  ; 0                     ; 0                         ; 0                     ; 0                       ; 0                   ; 0                     ; 0                    ; 0                       ; 0                   ; 0                  ; 0                  ;
; current_state.INIT        ; 0                  ; 0                     ; 0                         ; 0                     ; 0                       ; 0                   ; 0                     ; 0                    ; 0                       ; 0                   ; 1                  ; 1                  ;
; current_state.READY       ; 0                  ; 0                     ; 0                         ; 0                     ; 0                       ; 0                   ; 0                     ; 0                    ; 0                       ; 1                   ; 0                  ; 1                  ;
; current_state.STARTSHOW   ; 0                  ; 0                     ; 0                         ; 0                     ; 0                       ; 0                   ; 0                     ; 0                    ; 1                       ; 0                   ; 0                  ; 1                  ;
; current_state.LEDOFF      ; 0                  ; 0                     ; 0                         ; 0                     ; 0                       ; 0                   ; 0                     ; 1                    ; 0                       ; 0                   ; 0                  ; 1                  ;
; current_state.COMPARE     ; 0                  ; 0                     ; 0                         ; 0                     ; 0                       ; 0                   ; 1                     ; 0                    ; 0                       ; 0                   ; 0                  ; 1                  ;
; current_state.LEDON       ; 0                  ; 0                     ; 0                         ; 0                     ; 0                       ; 1                   ; 0                     ; 0                    ; 0                       ; 0                   ; 0                  ; 1                  ;
; current_state.STARTPLAY   ; 0                  ; 0                     ; 0                         ; 0                     ; 1                       ; 0                   ; 0                     ; 0                    ; 0                       ; 0                   ; 0                  ; 1                  ;
; current_state.CORRECT     ; 0                  ; 0                     ; 0                         ; 1                     ; 0                       ; 0                   ; 0                     ; 0                    ; 0                       ; 0                   ; 0                  ; 1                  ;
; current_state.LOCKCORRECT ; 0                  ; 0                     ; 1                         ; 0                     ; 0                       ; 0                   ; 0                     ; 0                    ; 0                       ; 0                   ; 0                  ; 1                  ;
; current_state.LEVELUP     ; 0                  ; 1                     ; 0                         ; 0                     ; 0                       ; 0                   ; 0                     ; 0                    ; 0                       ; 0                   ; 0                  ; 1                  ;
; current_state.OVER        ; 1                  ; 0                     ; 0                         ; 0                     ; 0                       ; 0                   ; 0                     ; 0                    ; 0                       ; 0                   ; 0                  ; 1                  ;
+---------------------------+--------------------+-----------------------+---------------------------+-----------------------+-------------------------+---------------------+-----------------------+----------------------+-------------------------+---------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |senso|input:senso_input|button:button4|current_state                                                 ;
+---------------------------------+------------------------------+---------------------------------+--------------------+
; Name                            ; current_state.PRESSED_LONGER ; current_state.PRESSED_ONE_CYCLE ; current_state.IDLE ;
+---------------------------------+------------------------------+---------------------------------+--------------------+
; current_state.IDLE              ; 0                            ; 0                               ; 0                  ;
; current_state.PRESSED_ONE_CYCLE ; 0                            ; 1                               ; 1                  ;
; current_state.PRESSED_LONGER    ; 1                            ; 0                               ; 1                  ;
+---------------------------------+------------------------------+---------------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |senso|input:senso_input|button:button3|current_state                                                 ;
+---------------------------------+------------------------------+---------------------------------+--------------------+
; Name                            ; current_state.PRESSED_LONGER ; current_state.PRESSED_ONE_CYCLE ; current_state.IDLE ;
+---------------------------------+------------------------------+---------------------------------+--------------------+
; current_state.IDLE              ; 0                            ; 0                               ; 0                  ;
; current_state.PRESSED_ONE_CYCLE ; 0                            ; 1                               ; 1                  ;
; current_state.PRESSED_LONGER    ; 1                            ; 0                               ; 1                  ;
+---------------------------------+------------------------------+---------------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |senso|input:senso_input|button:button2|current_state                                                 ;
+---------------------------------+------------------------------+---------------------------------+--------------------+
; Name                            ; current_state.PRESSED_LONGER ; current_state.PRESSED_ONE_CYCLE ; current_state.IDLE ;
+---------------------------------+------------------------------+---------------------------------+--------------------+
; current_state.IDLE              ; 0                            ; 0                               ; 0                  ;
; current_state.PRESSED_ONE_CYCLE ; 0                            ; 1                               ; 1                  ;
; current_state.PRESSED_LONGER    ; 1                            ; 0                               ; 1                  ;
+---------------------------------+------------------------------+---------------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |senso|input:senso_input|button:button1|current_state                                                 ;
+---------------------------------+------------------------------+---------------------------------+--------------------+
; Name                            ; current_state.PRESSED_LONGER ; current_state.PRESSED_ONE_CYCLE ; current_state.IDLE ;
+---------------------------------+------------------------------+---------------------------------+--------------------+
; current_state.IDLE              ; 0                            ; 0                               ; 0                  ;
; current_state.PRESSED_ONE_CYCLE ; 0                            ; 1                               ; 1                  ;
; current_state.PRESSED_LONGER    ; 1                            ; 0                               ; 1                  ;
+---------------------------------+------------------------------+---------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+---------------------------------------------------------------+--------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                     ;
+---------------------------------------------------------------+--------------------------------------------------------+
; input:senso_input|button:button4|current_state.PRESSED_LONGER ; Lost fanout                                            ;
; input:senso_input|button:button3|current_state.PRESSED_LONGER ; Lost fanout                                            ;
; input:senso_input|button:button2|current_state.PRESSED_LONGER ; Lost fanout                                            ;
; input:senso_input|button:button1|current_state.PRESSED_LONGER ; Lost fanout                                            ;
; timer:senso_timer|\run_timer:max_ticks[28..30]                ; Merged with timer:senso_timer|\run_timer:max_ticks[27] ;
; Total Number of Removed Registers = 7                         ;                                                        ;
+---------------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 125   ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 109   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; timer:senso_timer|\run_timer:max_ticks[24] ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[16] ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[22] ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[19] ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[13] ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[6]  ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[11] ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[12] ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[21] ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[14] ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[18] ; 3       ;
; timer:senso_timer|\run_timer:max_ticks[20] ; 3       ;
; galois:senso_galois|\galois:sr[0]          ; 2       ;
; galois:senso_galois|\galois:mr[0]          ; 1       ;
; Total number of inverted registers = 14    ;         ;
+--------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |senso|timer:senso_timer|\run_timer:ticks[27]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |senso|counter:senso_counter|\counter_score:score_int[1] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |senso|counter:senso_counter|\counter_step:step_int[5]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |senso|timer:senso_timer|\run_timer:ticks[31]            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |senso|timer:senso_timer|max_ticks                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |senso|timer:senso_timer|max_ticks                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |senso|output:senso_output|leds[1]                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |senso|galois:senso_galois|sr                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |senso|counter:senso_counter|\bin2bcd:score_low_int[3]   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |senso|control:senso_control|Selector6                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |senso|control:senso_control|Selector8                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |senso|control:senso_control|Selector4                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:senso_counter|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_4go ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:senso_counter|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_uno ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timer:senso_timer|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 8              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 125                         ;
;     CLR               ; 71                          ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 30                          ;
;     ENA SCLR          ; 13                          ;
;     SLD               ; 1                           ;
; arriav_lcell_comb     ; 1019                        ;
;     arith             ; 503                         ;
;         0 data inputs ; 72                          ;
;         1 data inputs ; 120                         ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 120                         ;
;         4 data inputs ; 117                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 497                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 253                         ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 121                         ;
;         5 data inputs ; 33                          ;
;         6 data inputs ; 45                          ;
;     shared            ; 18                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 15                          ;
; boundary_port         ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 62.10                       ;
; Average LUT depth     ; 41.90                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Jan 13 15:56:43 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Senso -c Senso
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file timer_behav.vhd
    Info (12022): Found design unit 1: timer-behav File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/timer_behav.vhd Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file timer_entity.vhd
    Info (12023): Found entity 1: timer File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/timer_entity.vhd Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file counter_entity.vhd
    Info (12023): Found entity 1: counter File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/counter_entity.vhd Line: 2
Info (12021): Found 1 design units, including 0 entities, in source file counter_behav.vhd
    Info (12022): Found design unit 1: counter-behav File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/counter_behav.vhd Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file galois_entity.vhd
    Info (12023): Found entity 1: galois File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/galois_entity.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file galois_behav.vhd
    Info (12022): Found design unit 1: galois-behav File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/galois_behav.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file input_entity.vhd
    Info (12023): Found entity 1: input File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/input_entity.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file input_behav.vhd
    Info (12022): Found design unit 1: input-behav File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/input_behav.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file button_behav.vhd
    Info (12022): Found design unit 1: button-behav File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/button_behav.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file button_entity.vhd
    Info (12023): Found entity 1: button File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/button_entity.vhd Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file senso_entity.vhd
    Info (12023): Found entity 1: senso File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_entity.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clk_res_gen_entity.vhd
    Info (12023): Found entity 1: clk_res_gen File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/clk_res_gen_entity.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file clk_res_gen_behav.vhd
    Info (12022): Found design unit 1: clk_res_gen-behav File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/clk_res_gen_behav.vhd Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_entity.vhd
    Info (12023): Found entity 1: tb File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tb_entity.vhd Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file tb_struct.vhd
    Info (12022): Found design unit 1: tb-struct File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tb_struct.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tester_input_entity.vhd
    Info (12023): Found entity 1: tester_input File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tester_input_entity.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file tester_input_behav.vhd
    Info (12022): Found design unit 1: tester_input-behav File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tester_input_behav.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tester_timer_entity.vhd
    Info (12023): Found entity 1: tester_timer File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tester_timer_entity.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file tester_timer_behav.vhd
    Info (12022): Found design unit 1: tester_timer-behav File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/tester_timer_behav.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_entity.vhd
    Info (12023): Found entity 1: output File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/output_entity.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file output_behav.vhd
    Info (12022): Found design unit 1: output-behav File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/output_behav.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control_entity.vhd
    Info (12023): Found entity 1: control File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/control_entity.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file control_behav.vhd
    Info (12022): Found design unit 1: control-behav File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/control_behav.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file senso_struct.vhd
    Info (12022): Found design unit 1: senso-struct File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_struct.vhd Line: 5
Info (12127): Elaborating entity "senso" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at senso_struct.vhd(29): used implicit default value for signal "color_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_struct.vhd Line: 29
Info (12128): Elaborating entity "input" for hierarchy "input:senso_input" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_struct.vhd Line: 34
Info (12128): Elaborating entity "button" for hierarchy "input:senso_input|button:button1" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/input_behav.vhd Line: 6
Warning (10492): VHDL Process Statement warning at button_behav.vhd(39): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/button_behav.vhd Line: 39
Info (12128): Elaborating entity "timer" for hierarchy "timer:senso_timer" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_struct.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at timer_behav.vhd(5): object "timer_on" assigned a value but never read File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/timer_behav.vhd Line: 5
Warning (10036): Verilog HDL or VHDL warning at timer_behav.vhd(9): object "waitfortimertoexpire" assigned a value but never read File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/timer_behav.vhd Line: 9
Info (12128): Elaborating entity "galois" for hierarchy "galois:senso_galois" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_struct.vhd Line: 42
Warning (10542): VHDL Variable Declaration warning at galois_behav.vhd(7): used initial value expression for variable "fb" because variable was never assigned a value File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/galois_behav.vhd Line: 7
Warning (10542): VHDL Variable Declaration warning at galois_behav.vhd(8): used initial value expression for variable "seed" because variable was never assigned a value File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/galois_behav.vhd Line: 8
Info (12128): Elaborating entity "counter" for hierarchy "counter:senso_counter" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_struct.vhd Line: 44
Info (12128): Elaborating entity "output" for hierarchy "output:senso_output" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_struct.vhd Line: 46
Warning (10492): VHDL Process Statement warning at output_behav.vhd(10): signal "color" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/output_behav.vhd Line: 10
Info (12128): Elaborating entity "control" for hierarchy "control:senso_control" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/senso_struct.vhd Line: 48
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:senso_counter|Mod0" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/counter_behav.vhd Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter:senso_counter|Div0" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/counter_behav.vhd Line: 58
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timer:senso_timer|Div0" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/timer_behav.vhd Line: 33
Info (12130): Elaborated megafunction instantiation "counter:senso_counter|lpm_divide:Mod0" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/counter_behav.vhd Line: 57
Info (12133): Instantiated megafunction "counter:senso_counter|lpm_divide:Mod0" with the following parameter: File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/counter_behav.vhd Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4go.tdf
    Info (12023): Found entity 1: lpm_divide_4go File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_divide_4go.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf
    Info (12023): Found entity 1: abs_divider_aag File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/abs_divider_aag.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/alt_u_div_4te.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9 File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_abs_nn9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "counter:senso_counter|lpm_divide:Div0" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/counter_behav.vhd Line: 58
Info (12133): Instantiated megafunction "counter:senso_counter|lpm_divide:Div0" with the following parameter: File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/counter_behav.vhd Line: 58
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uno.tdf
    Info (12023): Found entity 1: lpm_divide_uno File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_divide_uno.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf
    Info (12023): Found entity 1: abs_divider_7ag File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/abs_divider_7ag.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/alt_u_div_use.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf
    Info (12023): Found entity 1: lpm_abs_kn9 File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_abs_kn9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "timer:senso_timer|lpm_divide:Div0" File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/timer_behav.vhd Line: 33
Info (12133): Instantiated megafunction "timer:senso_timer|lpm_divide:Div0" with the following parameter: File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/timer_behav.vhd Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf
    Info (12023): Found entity 1: lpm_divide_epo File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_divide_epo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/abs_divider_nbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/alt_u_div_uve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: /home/mrpeanutbutter/Documents/Uni/Sem3/EDS/Senso/db/lpm_abs_4p9.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register timer:senso_timer|\run_timer:ticks[0] will power up to Low
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[0] will power up to Low
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[6] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[11] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[12] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[13] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[14] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[16] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[18] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[19] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[20] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[21] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[22] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[24] will power up to High
    Critical Warning (18010): Register timer:senso_timer|\run_timer:ticks[31] will power up to Low
    Critical Warning (18010): Register timer:senso_timer|\run_timer:max_ticks[31] will power up to Low
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1101 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 1077 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 1107 megabytes
    Info: Processing ended: Mon Jan 13 15:56:53 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:25


