<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1739' ll='1742' type='llvm::DFAPacketizer * llvm::TargetInstrInfo::CreateTargetScheduleState(const llvm::TargetSubtargetInfo &amp; ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1738'>/// Create machine specific model for scheduling.</doc>
<use f='llvm/llvm/lib/CodeGen/DFAPacketizer.cpp' l='151' u='c' c='_ZN4llvm18VLIWPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='454' u='c' c='_ZN4llvm15ResourceManagerC1EPKNS_19TargetSubtargetInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='53' u='c' c='_ZN4llvm21ResourcePriorityQueueC1EPNS_16SelectionDAGISelE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='613' c='_ZNK4llvm13R600InstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1888' c='_ZNK4llvm16HexagonInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.h' l='53' u='c' c='_ZN4llvm17VLIWResourceModelC1ERKNS_19TargetSubtargetInfoEPKNS_16TargetSchedModelE'/>
