
SPI_FCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026e4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  0800286c  0800286c  0001286c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080028c8  080028c8  000128c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080028d0  080028d0  000128d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080028d4  080028d4  000128d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  080028d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000021c  20000004  080028dc  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000220  080028dc  00020220  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015d62  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002950  00000000  00000000  00035d96  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006118  00000000  00000000  000386e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000009b8  00000000  00000000  0003e800  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000b50  00000000  00000000  0003f1b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005980  00000000  00000000  0003fd08  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003b93  00000000  00000000  00045688  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004921b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001a00  00000000  00000000  00049298  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002854 	.word	0x08002854

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08002854 	.word	0x08002854

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d8:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80004da:	4b08      	ldr	r3, [pc, #32]	; (80004fc <HAL_InitTick+0x24>)
{
 80004dc:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80004de:	6818      	ldr	r0, [r3, #0]
 80004e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004e4:	fbb0 f0f3 	udiv	r0, r0, r3
 80004e8:	f000 f88a 	bl	8000600 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80004ec:	2200      	movs	r2, #0
 80004ee:	4621      	mov	r1, r4
 80004f0:	f04f 30ff 	mov.w	r0, #4294967295
 80004f4:	f000 f844 	bl	8000580 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80004f8:	2000      	movs	r0, #0
 80004fa:	bd10      	pop	{r4, pc}
 80004fc:	20000000 	.word	0x20000000

08000500 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000500:	4a07      	ldr	r2, [pc, #28]	; (8000520 <HAL_Init+0x20>)
{
 8000502:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000504:	6813      	ldr	r3, [r2, #0]
 8000506:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800050a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800050c:	2003      	movs	r0, #3
 800050e:	f000 f825 	bl	800055c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000512:	2000      	movs	r0, #0
 8000514:	f7ff ffe0 	bl	80004d8 <HAL_InitTick>
  HAL_MspInit();
 8000518:	f002 f884 	bl	8002624 <HAL_MspInit>
}
 800051c:	2000      	movs	r0, #0
 800051e:	bd08      	pop	{r3, pc}
 8000520:	40022000 	.word	0x40022000

08000524 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000524:	4a02      	ldr	r2, [pc, #8]	; (8000530 <HAL_IncTick+0xc>)
 8000526:	6813      	ldr	r3, [r2, #0]
 8000528:	3301      	adds	r3, #1
 800052a:	6013      	str	r3, [r2, #0]
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	20000024 	.word	0x20000024

08000534 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000534:	4b01      	ldr	r3, [pc, #4]	; (800053c <HAL_GetTick+0x8>)
 8000536:	6818      	ldr	r0, [r3, #0]
}
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	20000024 	.word	0x20000024

08000540 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000540:	b538      	push	{r3, r4, r5, lr}
 8000542:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000544:	f7ff fff6 	bl	8000534 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000548:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800054a:	4605      	mov	r5, r0
  {
    wait++;
 800054c:	bf18      	it	ne
 800054e:	3401      	addne	r4, #1
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8000550:	f7ff fff0 	bl	8000534 <HAL_GetTick>
 8000554:	1b40      	subs	r0, r0, r5
 8000556:	4284      	cmp	r4, r0
 8000558:	d8fa      	bhi.n	8000550 <HAL_Delay+0x10>
  {
  }
}
 800055a:	bd38      	pop	{r3, r4, r5, pc}

0800055c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800055c:	4a07      	ldr	r2, [pc, #28]	; (800057c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800055e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000560:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000564:	041b      	lsls	r3, r3, #16
 8000566:	0c1b      	lsrs	r3, r3, #16
 8000568:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800056c:	0200      	lsls	r0, r0, #8
 800056e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000572:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000576:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000578:	60d3      	str	r3, [r2, #12]
 800057a:	4770      	bx	lr
 800057c:	e000ed00 	.word	0xe000ed00

08000580 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000580:	4b17      	ldr	r3, [pc, #92]	; (80005e0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	68dc      	ldr	r4, [r3, #12]
 8000586:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800058a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800058e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000590:	2b04      	cmp	r3, #4
 8000592:	bf28      	it	cs
 8000594:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000596:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000598:	f04f 0501 	mov.w	r5, #1
 800059c:	fa05 f303 	lsl.w	r3, r5, r3
 80005a0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005a4:	bf8c      	ite	hi
 80005a6:	3c03      	subhi	r4, #3
 80005a8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005aa:	4019      	ands	r1, r3
 80005ac:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005ae:	fa05 f404 	lsl.w	r4, r5, r4
 80005b2:	3c01      	subs	r4, #1
 80005b4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80005b6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b8:	ea42 0201 	orr.w	r2, r2, r1
 80005bc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c0:	bfaf      	iteee	ge
 80005c2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c6:	f000 000f 	andlt.w	r0, r0, #15
 80005ca:	4b06      	ldrlt	r3, [pc, #24]	; (80005e4 <HAL_NVIC_SetPriority+0x64>)
 80005cc:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ce:	bfa5      	ittet	ge
 80005d0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80005d4:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d6:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	bf00      	nop
 80005e0:	e000ed00 	.word	0xe000ed00
 80005e4:	e000ed14 	.word	0xe000ed14

080005e8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80005e8:	0942      	lsrs	r2, r0, #5
 80005ea:	2301      	movs	r3, #1
 80005ec:	f000 001f 	and.w	r0, r0, #31
 80005f0:	fa03 f000 	lsl.w	r0, r3, r0
 80005f4:	4b01      	ldr	r3, [pc, #4]	; (80005fc <HAL_NVIC_EnableIRQ+0x14>)
 80005f6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80005fa:	4770      	bx	lr
 80005fc:	e000e100 	.word	0xe000e100

08000600 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000600:	3801      	subs	r0, #1
 8000602:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000606:	d20a      	bcs.n	800061e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000608:	4b06      	ldr	r3, [pc, #24]	; (8000624 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800060a:	4a07      	ldr	r2, [pc, #28]	; (8000628 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800060c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800060e:	21f0      	movs	r1, #240	; 0xf0
 8000610:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000614:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000616:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000618:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800061e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	e000e010 	.word	0xe000e010
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800062c:	4b04      	ldr	r3, [pc, #16]	; (8000640 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800062e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000630:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000632:	bf0c      	ite	eq
 8000634:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000638:	f022 0204 	bicne.w	r2, r2, #4
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	4770      	bx	lr
 8000640:	e000e010 	.word	0xe000e010

08000644 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000644:	4770      	bx	lr

08000646 <HAL_SYSTICK_IRQHandler>:
{
 8000646:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000648:	f7ff fffc 	bl	8000644 <HAL_SYSTICK_Callback>
 800064c:	bd08      	pop	{r3, pc}

0800064e <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800064e:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8000652:	2a02      	cmp	r2, #2
{
 8000654:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000656:	d003      	beq.n	8000660 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000658:	2204      	movs	r2, #4
 800065a:	63c2      	str	r2, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 800065c:	2001      	movs	r0, #1
 800065e:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000660:	6802      	ldr	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000662:	6c04      	ldr	r4, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000664:	6811      	ldr	r1, [r2, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000666:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000668:	f021 010e 	bic.w	r1, r1, #14
 800066c:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800066e:	6811      	ldr	r1, [r2, #0]
 8000670:	f021 0101 	bic.w	r1, r1, #1
 8000674:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000676:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8000678:	2101      	movs	r1, #1
 800067a:	fa01 f202 	lsl.w	r2, r1, r2
 800067e:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8000680:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8000682:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8000686:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 800068a:	b113      	cbz	r3, 8000692 <HAL_DMA_Abort_IT+0x44>
    {
      hdma->XferAbortCallback(hdma);
 800068c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800068e:	4620      	mov	r0, r4
 8000690:	bd10      	pop	{r4, pc}
 8000692:	4618      	mov	r0, r3
    }
  }
  return status;
}
 8000694:	bd10      	pop	{r4, pc}
	...

08000698 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800069c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800069e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a0:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800084c <HAL_GPIO_Init+0x1b4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80006a4:	4c67      	ldr	r4, [pc, #412]	; (8000844 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 80006a6:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00;
 80006a8:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 80006aa:	9a01      	ldr	r2, [sp, #4]
 80006ac:	40da      	lsrs	r2, r3
 80006ae:	d102      	bne.n	80006b6 <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  }
}
 80006b0:	b005      	add	sp, #20
 80006b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80006b6:	2601      	movs	r6, #1
    if(iocurrent)
 80006b8:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80006ba:	409e      	lsls	r6, r3
    if(iocurrent)
 80006bc:	ea12 0e06 	ands.w	lr, r2, r6
 80006c0:	f000 80b1 	beq.w	8000826 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006c4:	684a      	ldr	r2, [r1, #4]
 80006c6:	f022 0710 	bic.w	r7, r2, #16
 80006ca:	2f02      	cmp	r7, #2
 80006cc:	d116      	bne.n	80006fc <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 80006ce:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80006d2:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80006d6:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3];
 80006da:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80006de:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80006e2:	f04f 0c0f 	mov.w	ip, #15
 80006e6:	fa0c fc0a 	lsl.w	ip, ip, sl
 80006ea:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80006ee:	690d      	ldr	r5, [r1, #16]
 80006f0:	fa05 f50a 	lsl.w	r5, r5, sl
 80006f4:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 80006f8:	f8c9 5020 	str.w	r5, [r9, #32]
 80006fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8000700:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000702:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8000706:	fa05 f50c 	lsl.w	r5, r5, ip
 800070a:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800070c:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8000710:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000714:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000718:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800071a:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800071e:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000720:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000724:	d811      	bhi.n	800074a <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8000726:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8000728:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 800072c:	68cf      	ldr	r7, [r1, #12]
 800072e:	fa07 f70c 	lsl.w	r7, r7, ip
 8000732:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8000736:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000738:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800073a:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800073e:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8000742:	409f      	lsls	r7, r3
 8000744:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8000748:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800074a:	f1ba 0f03 	cmp.w	sl, #3
 800074e:	d107      	bne.n	8000760 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8000750:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000752:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000756:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 800075a:	409f      	lsls	r7, r3
 800075c:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800075e:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8000760:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8000762:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000764:	688e      	ldr	r6, [r1, #8]
 8000766:	fa06 f60c 	lsl.w	r6, r6, ip
 800076a:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 800076c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800076e:	00d5      	lsls	r5, r2, #3
 8000770:	d559      	bpl.n	8000826 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000772:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8000776:	f045 0501 	orr.w	r5, r5, #1
 800077a:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 800077e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8000782:	f023 0603 	bic.w	r6, r3, #3
 8000786:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800078a:	f005 0501 	and.w	r5, r5, #1
 800078e:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8000792:	9503      	str	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000794:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000798:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 800079a:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800079c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80007a0:	270f      	movs	r7, #15
 80007a2:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80007a6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80007aa:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80007ae:	d03c      	beq.n	800082a <HAL_GPIO_Init+0x192>
 80007b0:	4d25      	ldr	r5, [pc, #148]	; (8000848 <HAL_GPIO_Init+0x1b0>)
 80007b2:	42a8      	cmp	r0, r5
 80007b4:	d03b      	beq.n	800082e <HAL_GPIO_Init+0x196>
 80007b6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007ba:	42a8      	cmp	r0, r5
 80007bc:	d039      	beq.n	8000832 <HAL_GPIO_Init+0x19a>
 80007be:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007c2:	42a8      	cmp	r0, r5
 80007c4:	d037      	beq.n	8000836 <HAL_GPIO_Init+0x19e>
 80007c6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007ca:	42a8      	cmp	r0, r5
 80007cc:	d035      	beq.n	800083a <HAL_GPIO_Init+0x1a2>
 80007ce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007d2:	42a8      	cmp	r0, r5
 80007d4:	d033      	beq.n	800083e <HAL_GPIO_Init+0x1a6>
 80007d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007da:	42a8      	cmp	r0, r5
 80007dc:	bf14      	ite	ne
 80007de:	2507      	movne	r5, #7
 80007e0:	2506      	moveq	r5, #6
 80007e2:	fa05 f50c 	lsl.w	r5, r5, ip
 80007e6:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 80007e8:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80007ea:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80007ec:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007f0:	03d7      	lsls	r7, r2, #15
        temp &= ~((uint32_t)iocurrent);
 80007f2:	bf54      	ite	pl
 80007f4:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007f6:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80007fa:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80007fc:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007fe:	0397      	lsls	r7, r2, #14
        temp &= ~((uint32_t)iocurrent);
 8000800:	bf54      	ite	pl
 8000802:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8000804:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8000808:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 800080a:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800080c:	02d7      	lsls	r7, r2, #11
        temp &= ~((uint32_t)iocurrent);
 800080e:	bf54      	ite	pl
 8000810:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8000812:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8000816:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8000818:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800081a:	0292      	lsls	r2, r2, #10
        temp &= ~((uint32_t)iocurrent);
 800081c:	bf54      	ite	pl
 800081e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8000820:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8000824:	60e5      	str	r5, [r4, #12]
    position++;
 8000826:	3301      	adds	r3, #1
 8000828:	e73f      	b.n	80006aa <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800082a:	2500      	movs	r5, #0
 800082c:	e7d9      	b.n	80007e2 <HAL_GPIO_Init+0x14a>
 800082e:	2501      	movs	r5, #1
 8000830:	e7d7      	b.n	80007e2 <HAL_GPIO_Init+0x14a>
 8000832:	2502      	movs	r5, #2
 8000834:	e7d5      	b.n	80007e2 <HAL_GPIO_Init+0x14a>
 8000836:	2503      	movs	r5, #3
 8000838:	e7d3      	b.n	80007e2 <HAL_GPIO_Init+0x14a>
 800083a:	2504      	movs	r5, #4
 800083c:	e7d1      	b.n	80007e2 <HAL_GPIO_Init+0x14a>
 800083e:	2505      	movs	r5, #5
 8000840:	e7cf      	b.n	80007e2 <HAL_GPIO_Init+0x14a>
 8000842:	bf00      	nop
 8000844:	40010400 	.word	0x40010400
 8000848:	48000400 	.word	0x48000400
 800084c:	40021000 	.word	0x40021000

08000850 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000850:	b10a      	cbz	r2, 8000856 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000852:	6181      	str	r1, [r0, #24]
 8000854:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000856:	6281      	str	r1, [r0, #40]	; 0x28
 8000858:	4770      	bx	lr
	...

0800085c <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800085c:	4b02      	ldr	r3, [pc, #8]	; (8000868 <HAL_PWREx_GetVoltageRange+0xc>)
 800085e:	6818      	ldr	r0, [r3, #0]
#endif  
}
 8000860:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	40007000 	.word	0x40007000

0800086c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800086c:	4b16      	ldr	r3, [pc, #88]	; (80008c8 <HAL_PWREx_ControlVoltageScaling+0x5c>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800086e:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000870:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000874:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000878:	d11a      	bne.n	80008b0 <HAL_PWREx_ControlVoltageScaling+0x44>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800087a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800087e:	d013      	beq.n	80008a8 <HAL_PWREx_ControlVoltageScaling+0x3c>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000880:	681a      	ldr	r2, [r3, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8000882:	4912      	ldr	r1, [pc, #72]	; (80008cc <HAL_PWREx_ControlVoltageScaling+0x60>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000884:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800088c:	601a      	str	r2, [r3, #0]
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 800088e:	4a10      	ldr	r2, [pc, #64]	; (80008d0 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8000890:	6812      	ldr	r2, [r2, #0]
 8000892:	fbb2 f1f1 	udiv	r1, r2, r1
 8000896:	2232      	movs	r2, #50	; 0x32
 8000898:	434a      	muls	r2, r1
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 800089a:	b112      	cbz	r2, 80008a2 <HAL_PWREx_ControlVoltageScaling+0x36>
 800089c:	6959      	ldr	r1, [r3, #20]
 800089e:	0549      	lsls	r1, r1, #21
 80008a0:	d404      	bmi.n	80008ac <HAL_PWREx_ControlVoltageScaling+0x40>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80008a2:	695b      	ldr	r3, [r3, #20]
 80008a4:	055b      	lsls	r3, r3, #21
 80008a6:	d40d      	bmi.n	80008c4 <HAL_PWREx_ControlVoltageScaling+0x58>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 80008a8:	2000      	movs	r0, #0
 80008aa:	4770      	bx	lr
        wait_loop_index--;
 80008ac:	3a01      	subs	r2, #1
 80008ae:	e7f4      	b.n	800089a <HAL_PWREx_ControlVoltageScaling+0x2e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80008b0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80008b4:	bf1f      	itttt	ne
 80008b6:	681a      	ldrne	r2, [r3, #0]
 80008b8:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80008bc:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 80008c0:	601a      	strne	r2, [r3, #0]
 80008c2:	e7f1      	b.n	80008a8 <HAL_PWREx_ControlVoltageScaling+0x3c>
        return HAL_TIMEOUT;
 80008c4:	2003      	movs	r0, #3
}  
 80008c6:	4770      	bx	lr
 80008c8:	40007000 	.word	0x40007000
 80008cc:	000f4240 	.word	0x000f4240
 80008d0:	20000000 	.word	0x20000000

080008d4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80008d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80008d6:	4d1e      	ldr	r5, [pc, #120]	; (8000950 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80008d8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80008da:	00da      	lsls	r2, r3, #3
{
 80008dc:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80008de:	d518      	bpl.n	8000912 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80008e0:	f7ff ffbc 	bl	800085c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80008e4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80008e8:	d123      	bne.n	8000932 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80008ea:	2c80      	cmp	r4, #128	; 0x80
 80008ec:	d929      	bls.n	8000942 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80008ee:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80008f0:	bf8c      	ite	hi
 80008f2:	2002      	movhi	r0, #2
 80008f4:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80008f6:	4a17      	ldr	r2, [pc, #92]	; (8000954 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80008f8:	6813      	ldr	r3, [r2, #0]
 80008fa:	f023 0307 	bic.w	r3, r3, #7
 80008fe:	4303      	orrs	r3, r0
 8000900:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 8000902:	6813      	ldr	r3, [r2, #0]
 8000904:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000908:	1a18      	subs	r0, r3, r0
 800090a:	bf18      	it	ne
 800090c:	2001      	movne	r0, #1
 800090e:	b003      	add	sp, #12
 8000910:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8000912:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000918:	65ab      	str	r3, [r5, #88]	; 0x58
 800091a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800091c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000920:	9301      	str	r3, [sp, #4]
 8000922:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000924:	f7ff ff9a 	bl	800085c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000928:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800092a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800092e:	65ab      	str	r3, [r5, #88]	; 0x58
 8000930:	e7d8      	b.n	80008e4 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8000932:	2c80      	cmp	r4, #128	; 0x80
 8000934:	d807      	bhi.n	8000946 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8000936:	d008      	beq.n	800094a <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8000938:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 800093c:	4258      	negs	r0, r3
 800093e:	4158      	adcs	r0, r3
 8000940:	e7d9      	b.n	80008f6 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000942:	2000      	movs	r0, #0
 8000944:	e7d7      	b.n	80008f6 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8000946:	2003      	movs	r0, #3
 8000948:	e7d5      	b.n	80008f6 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 800094a:	2002      	movs	r0, #2
 800094c:	e7d3      	b.n	80008f6 <RCC_SetFlashLatencyFromMSIRange+0x22>
 800094e:	bf00      	nop
 8000950:	40021000 	.word	0x40021000
 8000954:	40022000 	.word	0x40022000

08000958 <HAL_RCC_GetSysClockFreq>:
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8000958:	4b2f      	ldr	r3, [pc, #188]	; (8000a18 <HAL_RCC_GetSysClockFreq+0xc0>)
 800095a:	689a      	ldr	r2, [r3, #8]
 800095c:	f012 0f0c 	tst.w	r2, #12
{
 8000960:	b510      	push	{r4, lr}
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8000962:	d009      	beq.n	8000978 <HAL_RCC_GetSysClockFreq+0x20>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8000964:	689a      	ldr	r2, [r3, #8]
 8000966:	f002 020c 	and.w	r2, r2, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800096a:	2a0c      	cmp	r2, #12
 800096c:	d12d      	bne.n	80009ca <HAL_RCC_GetSysClockFreq+0x72>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800096e:	68da      	ldr	r2, [r3, #12]
 8000970:	f002 0203 	and.w	r2, r2, #3
 8000974:	2a01      	cmp	r2, #1
 8000976:	d128      	bne.n	80009ca <HAL_RCC_GetSysClockFreq+0x72>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8000978:	681a      	ldr	r2, [r3, #0]
    msirange = MSIRangeTable[msirange];
 800097a:	4928      	ldr	r1, [pc, #160]	; (8000a1c <HAL_RCC_GetSysClockFreq+0xc4>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 800097c:	0712      	lsls	r2, r2, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800097e:	bf55      	itete	pl
 8000980:	f8d3 2094 	ldrpl.w	r2, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000984:	681a      	ldrmi	r2, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000986:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800098a:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 800098e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8000992:	6899      	ldr	r1, [r3, #8]
      sysclockfreq = msirange;
 8000994:	f011 0f0c 	tst.w	r1, #12
 8000998:	bf0c      	ite	eq
 800099a:	4610      	moveq	r0, r2
 800099c:	2000      	movne	r0, #0
  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800099e:	6899      	ldr	r1, [r3, #8]
 80009a0:	f001 010c 	and.w	r1, r1, #12
 80009a4:	290c      	cmp	r1, #12
 80009a6:	d130      	bne.n	8000a0a <HAL_RCC_GetSysClockFreq+0xb2>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80009a8:	68dc      	ldr	r4, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80009aa:	68d8      	ldr	r0, [r3, #12]
 80009ac:	f3c0 1002 	ubfx	r0, r0, #4, #3
 80009b0:	1c41      	adds	r1, r0, #1
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80009b2:	f004 0003 	and.w	r0, r4, #3
    switch (pllsource)
 80009b6:	2802      	cmp	r0, #2
 80009b8:	d019      	beq.n	80009ee <HAL_RCC_GetSysClockFreq+0x96>
 80009ba:	2803      	cmp	r0, #3
 80009bc:	d026      	beq.n	8000a0c <HAL_RCC_GetSysClockFreq+0xb4>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80009be:	fbb2 f2f1 	udiv	r2, r2, r1
 80009c2:	68d8      	ldr	r0, [r3, #12]
 80009c4:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80009c8:	e017      	b.n	80009fa <HAL_RCC_GetSysClockFreq+0xa2>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80009ca:	689a      	ldr	r2, [r3, #8]
 80009cc:	f002 020c 	and.w	r2, r2, #12
 80009d0:	2a04      	cmp	r2, #4
 80009d2:	d007      	beq.n	80009e4 <HAL_RCC_GetSysClockFreq+0x8c>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80009d4:	689a      	ldr	r2, [r3, #8]
 80009d6:	f002 020c 	and.w	r2, r2, #12
 80009da:	2a08      	cmp	r2, #8
 80009dc:	d104      	bne.n	80009e8 <HAL_RCC_GetSysClockFreq+0x90>
    sysclockfreq = HSE_VALUE;
 80009de:	4810      	ldr	r0, [pc, #64]	; (8000a20 <HAL_RCC_GetSysClockFreq+0xc8>)
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 80009e0:	2200      	movs	r2, #0
 80009e2:	e7dc      	b.n	800099e <HAL_RCC_GetSysClockFreq+0x46>
    sysclockfreq = HSI_VALUE;
 80009e4:	480f      	ldr	r0, [pc, #60]	; (8000a24 <HAL_RCC_GetSysClockFreq+0xcc>)
 80009e6:	e7fb      	b.n	80009e0 <HAL_RCC_GetSysClockFreq+0x88>
  uint32_t sysclockfreq = 0U;
 80009e8:	2000      	movs	r0, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 80009ea:	4602      	mov	r2, r0
 80009ec:	e7d7      	b.n	800099e <HAL_RCC_GetSysClockFreq+0x46>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80009ee:	68da      	ldr	r2, [r3, #12]
 80009f0:	480c      	ldr	r0, [pc, #48]	; (8000a24 <HAL_RCC_GetSysClockFreq+0xcc>)
 80009f2:	f3c2 2206 	ubfx	r2, r2, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80009f6:	fbb0 f0f1 	udiv	r0, r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8000a00:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000a02:	4350      	muls	r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000a04:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8000a06:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000a0a:	bd10      	pop	{r4, pc}
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000a0c:	68da      	ldr	r2, [r3, #12]
 8000a0e:	4804      	ldr	r0, [pc, #16]	; (8000a20 <HAL_RCC_GetSysClockFreq+0xc8>)
 8000a10:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8000a14:	e7ef      	b.n	80009f6 <HAL_RCC_GetSysClockFreq+0x9e>
 8000a16:	bf00      	nop
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	08002898 	.word	0x08002898
 8000a20:	007a1200 	.word	0x007a1200
 8000a24:	00f42400 	.word	0x00f42400

08000a28 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a28:	6803      	ldr	r3, [r0, #0]
{
 8000a2a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000a2e:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a30:	06d8      	lsls	r0, r3, #27
 8000a32:	d53b      	bpl.n	8000aac <HAL_RCC_OscConfig+0x84>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8000a34:	4ca9      	ldr	r4, [pc, #676]	; (8000cdc <HAL_RCC_OscConfig+0x2b4>)
 8000a36:	68a3      	ldr	r3, [r4, #8]
 8000a38:	f013 0f0c 	tst.w	r3, #12
 8000a3c:	d160      	bne.n	8000b00 <HAL_RCC_OscConfig+0xd8>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a3e:	6823      	ldr	r3, [r4, #0]
 8000a40:	0799      	lsls	r1, r3, #30
 8000a42:	d505      	bpl.n	8000a50 <HAL_RCC_OscConfig+0x28>
 8000a44:	69ab      	ldr	r3, [r5, #24]
 8000a46:	b91b      	cbnz	r3, 8000a50 <HAL_RCC_OscConfig+0x28>
        return HAL_ERROR;
 8000a48:	2001      	movs	r0, #1
}
 8000a4a:	b002      	add	sp, #8
 8000a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000a50:	6823      	ldr	r3, [r4, #0]
 8000a52:	6a28      	ldr	r0, [r5, #32]
 8000a54:	071a      	lsls	r2, r3, #28
 8000a56:	bf56      	itet	pl
 8000a58:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8000a5c:	6823      	ldrmi	r3, [r4, #0]
 8000a5e:	091b      	lsrpl	r3, r3, #4
 8000a60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a64:	4283      	cmp	r3, r0
 8000a66:	d236      	bcs.n	8000ad6 <HAL_RCC_OscConfig+0xae>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a68:	f7ff ff34 	bl	80008d4 <RCC_SetFlashLatencyFromMSIRange>
 8000a6c:	2800      	cmp	r0, #0
 8000a6e:	d1eb      	bne.n	8000a48 <HAL_RCC_OscConfig+0x20>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a70:	6823      	ldr	r3, [r4, #0]
 8000a72:	f043 0308 	orr.w	r3, r3, #8
 8000a76:	6023      	str	r3, [r4, #0]
 8000a78:	6823      	ldr	r3, [r4, #0]
 8000a7a:	6a2a      	ldr	r2, [r5, #32]
 8000a7c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a80:	4313      	orrs	r3, r2
 8000a82:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a84:	6863      	ldr	r3, [r4, #4]
 8000a86:	69ea      	ldr	r2, [r5, #28]
 8000a88:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000a8c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000a90:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000a92:	f7ff ff61 	bl	8000958 <HAL_RCC_GetSysClockFreq>
 8000a96:	68a3      	ldr	r3, [r4, #8]
 8000a98:	4a91      	ldr	r2, [pc, #580]	; (8000ce0 <HAL_RCC_OscConfig+0x2b8>)
 8000a9a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000a9e:	5cd3      	ldrb	r3, [r2, r3]
 8000aa0:	40d8      	lsrs	r0, r3
 8000aa2:	4b90      	ldr	r3, [pc, #576]	; (8000ce4 <HAL_RCC_OscConfig+0x2bc>)
 8000aa4:	6018      	str	r0, [r3, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000aa6:	2000      	movs	r0, #0
 8000aa8:	f7ff fd16 	bl	80004d8 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aac:	682b      	ldr	r3, [r5, #0]
 8000aae:	07de      	lsls	r6, r3, #31
 8000ab0:	d45b      	bmi.n	8000b6a <HAL_RCC_OscConfig+0x142>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ab2:	682b      	ldr	r3, [r5, #0]
 8000ab4:	079c      	lsls	r4, r3, #30
 8000ab6:	f100 80a3 	bmi.w	8000c00 <HAL_RCC_OscConfig+0x1d8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000aba:	682b      	ldr	r3, [r5, #0]
 8000abc:	0719      	lsls	r1, r3, #28
 8000abe:	f100 80e1 	bmi.w	8000c84 <HAL_RCC_OscConfig+0x25c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ac2:	682b      	ldr	r3, [r5, #0]
 8000ac4:	075a      	lsls	r2, r3, #29
 8000ac6:	f100 810f 	bmi.w	8000ce8 <HAL_RCC_OscConfig+0x2c0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000aca:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8000acc:	2a00      	cmp	r2, #0
 8000ace:	f040 8176 	bne.w	8000dbe <HAL_RCC_OscConfig+0x396>
  return HAL_OK;
 8000ad2:	2000      	movs	r0, #0
 8000ad4:	e7b9      	b.n	8000a4a <HAL_RCC_OscConfig+0x22>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ad6:	6823      	ldr	r3, [r4, #0]
 8000ad8:	f043 0308 	orr.w	r3, r3, #8
 8000adc:	6023      	str	r3, [r4, #0]
 8000ade:	6823      	ldr	r3, [r4, #0]
 8000ae0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000ae4:	4303      	orrs	r3, r0
 8000ae6:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ae8:	6863      	ldr	r3, [r4, #4]
 8000aea:	69ea      	ldr	r2, [r5, #28]
 8000aec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000af0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000af4:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000af6:	f7ff feed 	bl	80008d4 <RCC_SetFlashLatencyFromMSIRange>
 8000afa:	2800      	cmp	r0, #0
 8000afc:	d0c9      	beq.n	8000a92 <HAL_RCC_OscConfig+0x6a>
 8000afe:	e7a3      	b.n	8000a48 <HAL_RCC_OscConfig+0x20>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000b00:	69ab      	ldr	r3, [r5, #24]
 8000b02:	b313      	cbz	r3, 8000b4a <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_MSI_ENABLE();
 8000b04:	6823      	ldr	r3, [r4, #0]
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b0c:	f7ff fd12 	bl	8000534 <HAL_GetTick>
 8000b10:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8000b12:	6823      	ldr	r3, [r4, #0]
 8000b14:	079b      	lsls	r3, r3, #30
 8000b16:	d511      	bpl.n	8000b3c <HAL_RCC_OscConfig+0x114>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b18:	6823      	ldr	r3, [r4, #0]
 8000b1a:	f043 0308 	orr.w	r3, r3, #8
 8000b1e:	6023      	str	r3, [r4, #0]
 8000b20:	6823      	ldr	r3, [r4, #0]
 8000b22:	6a2a      	ldr	r2, [r5, #32]
 8000b24:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b2c:	6863      	ldr	r3, [r4, #4]
 8000b2e:	69ea      	ldr	r2, [r5, #28]
 8000b30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000b34:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000b38:	6063      	str	r3, [r4, #4]
 8000b3a:	e7b7      	b.n	8000aac <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b3c:	f7ff fcfa 	bl	8000534 <HAL_GetTick>
 8000b40:	1b80      	subs	r0, r0, r6
 8000b42:	2802      	cmp	r0, #2
 8000b44:	d9e5      	bls.n	8000b12 <HAL_RCC_OscConfig+0xea>
            return HAL_TIMEOUT;
 8000b46:	2003      	movs	r0, #3
 8000b48:	e77f      	b.n	8000a4a <HAL_RCC_OscConfig+0x22>
        __HAL_RCC_MSI_DISABLE();
 8000b4a:	6823      	ldr	r3, [r4, #0]
 8000b4c:	f023 0301 	bic.w	r3, r3, #1
 8000b50:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b52:	f7ff fcef 	bl	8000534 <HAL_GetTick>
 8000b56:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8000b58:	6823      	ldr	r3, [r4, #0]
 8000b5a:	079f      	lsls	r7, r3, #30
 8000b5c:	d5a6      	bpl.n	8000aac <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b5e:	f7ff fce9 	bl	8000534 <HAL_GetTick>
 8000b62:	1b80      	subs	r0, r0, r6
 8000b64:	2802      	cmp	r0, #2
 8000b66:	d9f7      	bls.n	8000b58 <HAL_RCC_OscConfig+0x130>
 8000b68:	e7ed      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8000b6a:	4c5c      	ldr	r4, [pc, #368]	; (8000cdc <HAL_RCC_OscConfig+0x2b4>)
 8000b6c:	68a3      	ldr	r3, [r4, #8]
 8000b6e:	f003 030c 	and.w	r3, r3, #12
 8000b72:	2b08      	cmp	r3, #8
 8000b74:	d009      	beq.n	8000b8a <HAL_RCC_OscConfig+0x162>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b76:	68a3      	ldr	r3, [r4, #8]
 8000b78:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8000b7c:	2b0c      	cmp	r3, #12
 8000b7e:	d10b      	bne.n	8000b98 <HAL_RCC_OscConfig+0x170>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b80:	68e3      	ldr	r3, [r4, #12]
 8000b82:	f003 0303 	and.w	r3, r3, #3
 8000b86:	2b03      	cmp	r3, #3
 8000b88:	d106      	bne.n	8000b98 <HAL_RCC_OscConfig+0x170>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b8a:	6823      	ldr	r3, [r4, #0]
 8000b8c:	0398      	lsls	r0, r3, #14
 8000b8e:	d590      	bpl.n	8000ab2 <HAL_RCC_OscConfig+0x8a>
 8000b90:	686b      	ldr	r3, [r5, #4]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d18d      	bne.n	8000ab2 <HAL_RCC_OscConfig+0x8a>
 8000b96:	e757      	b.n	8000a48 <HAL_RCC_OscConfig+0x20>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b98:	686b      	ldr	r3, [r5, #4]
 8000b9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b9e:	d110      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x19a>
 8000ba0:	6823      	ldr	r3, [r4, #0]
 8000ba2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ba6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000ba8:	f7ff fcc4 	bl	8000534 <HAL_GetTick>
 8000bac:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8000bae:	6823      	ldr	r3, [r4, #0]
 8000bb0:	0399      	lsls	r1, r3, #14
 8000bb2:	f53f af7e 	bmi.w	8000ab2 <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bb6:	f7ff fcbd 	bl	8000534 <HAL_GetTick>
 8000bba:	1b80      	subs	r0, r0, r6
 8000bbc:	2864      	cmp	r0, #100	; 0x64
 8000bbe:	d9f6      	bls.n	8000bae <HAL_RCC_OscConfig+0x186>
 8000bc0:	e7c1      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bc2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bc6:	d104      	bne.n	8000bd2 <HAL_RCC_OscConfig+0x1aa>
 8000bc8:	6823      	ldr	r3, [r4, #0]
 8000bca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bce:	6023      	str	r3, [r4, #0]
 8000bd0:	e7e6      	b.n	8000ba0 <HAL_RCC_OscConfig+0x178>
 8000bd2:	6822      	ldr	r2, [r4, #0]
 8000bd4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000bd8:	6022      	str	r2, [r4, #0]
 8000bda:	6822      	ldr	r2, [r4, #0]
 8000bdc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000be0:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d1e0      	bne.n	8000ba8 <HAL_RCC_OscConfig+0x180>
        tickstart = HAL_GetTick();
 8000be6:	f7ff fca5 	bl	8000534 <HAL_GetTick>
 8000bea:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8000bec:	6823      	ldr	r3, [r4, #0]
 8000bee:	039a      	lsls	r2, r3, #14
 8000bf0:	f57f af5f 	bpl.w	8000ab2 <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bf4:	f7ff fc9e 	bl	8000534 <HAL_GetTick>
 8000bf8:	1b80      	subs	r0, r0, r6
 8000bfa:	2864      	cmp	r0, #100	; 0x64
 8000bfc:	d9f6      	bls.n	8000bec <HAL_RCC_OscConfig+0x1c4>
 8000bfe:	e7a2      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8000c00:	4c36      	ldr	r4, [pc, #216]	; (8000cdc <HAL_RCC_OscConfig+0x2b4>)
 8000c02:	68a3      	ldr	r3, [r4, #8]
 8000c04:	f003 030c 	and.w	r3, r3, #12
 8000c08:	2b04      	cmp	r3, #4
 8000c0a:	d009      	beq.n	8000c20 <HAL_RCC_OscConfig+0x1f8>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000c0c:	68a3      	ldr	r3, [r4, #8]
 8000c0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8000c12:	2b0c      	cmp	r3, #12
 8000c14:	d113      	bne.n	8000c3e <HAL_RCC_OscConfig+0x216>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000c16:	68e3      	ldr	r3, [r4, #12]
 8000c18:	f003 0303 	and.w	r3, r3, #3
 8000c1c:	2b02      	cmp	r3, #2
 8000c1e:	d10e      	bne.n	8000c3e <HAL_RCC_OscConfig+0x216>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c20:	6823      	ldr	r3, [r4, #0]
 8000c22:	055b      	lsls	r3, r3, #21
 8000c24:	d503      	bpl.n	8000c2e <HAL_RCC_OscConfig+0x206>
 8000c26:	68eb      	ldr	r3, [r5, #12]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	f43f af0d 	beq.w	8000a48 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c2e:	6863      	ldr	r3, [r4, #4]
 8000c30:	692a      	ldr	r2, [r5, #16]
 8000c32:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8000c36:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000c3a:	6063      	str	r3, [r4, #4]
 8000c3c:	e73d      	b.n	8000aba <HAL_RCC_OscConfig+0x92>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c3e:	68eb      	ldr	r3, [r5, #12]
 8000c40:	b17b      	cbz	r3, 8000c62 <HAL_RCC_OscConfig+0x23a>
        __HAL_RCC_HSI_ENABLE();
 8000c42:	6823      	ldr	r3, [r4, #0]
 8000c44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c48:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c4a:	f7ff fc73 	bl	8000534 <HAL_GetTick>
 8000c4e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000c50:	6823      	ldr	r3, [r4, #0]
 8000c52:	055f      	lsls	r7, r3, #21
 8000c54:	d4eb      	bmi.n	8000c2e <HAL_RCC_OscConfig+0x206>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c56:	f7ff fc6d 	bl	8000534 <HAL_GetTick>
 8000c5a:	1b80      	subs	r0, r0, r6
 8000c5c:	2802      	cmp	r0, #2
 8000c5e:	d9f7      	bls.n	8000c50 <HAL_RCC_OscConfig+0x228>
 8000c60:	e771      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
        __HAL_RCC_HSI_DISABLE();
 8000c62:	6823      	ldr	r3, [r4, #0]
 8000c64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c68:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c6a:	f7ff fc63 	bl	8000534 <HAL_GetTick>
 8000c6e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8000c70:	6823      	ldr	r3, [r4, #0]
 8000c72:	0558      	lsls	r0, r3, #21
 8000c74:	f57f af21 	bpl.w	8000aba <HAL_RCC_OscConfig+0x92>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c78:	f7ff fc5c 	bl	8000534 <HAL_GetTick>
 8000c7c:	1b80      	subs	r0, r0, r6
 8000c7e:	2802      	cmp	r0, #2
 8000c80:	d9f6      	bls.n	8000c70 <HAL_RCC_OscConfig+0x248>
 8000c82:	e760      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c84:	696b      	ldr	r3, [r5, #20]
 8000c86:	4c15      	ldr	r4, [pc, #84]	; (8000cdc <HAL_RCC_OscConfig+0x2b4>)
 8000c88:	b19b      	cbz	r3, 8000cb2 <HAL_RCC_OscConfig+0x28a>
      __HAL_RCC_LSI_ENABLE();
 8000c8a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000c8e:	f043 0301 	orr.w	r3, r3, #1
 8000c92:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000c96:	f7ff fc4d 	bl	8000534 <HAL_GetTick>
 8000c9a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8000c9c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000ca0:	079b      	lsls	r3, r3, #30
 8000ca2:	f53f af0e 	bmi.w	8000ac2 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ca6:	f7ff fc45 	bl	8000534 <HAL_GetTick>
 8000caa:	1b80      	subs	r0, r0, r6
 8000cac:	2802      	cmp	r0, #2
 8000cae:	d9f5      	bls.n	8000c9c <HAL_RCC_OscConfig+0x274>
 8000cb0:	e749      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_LSI_DISABLE();
 8000cb2:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000cb6:	f023 0301 	bic.w	r3, r3, #1
 8000cba:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000cbe:	f7ff fc39 	bl	8000534 <HAL_GetTick>
 8000cc2:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8000cc4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000cc8:	079f      	lsls	r7, r3, #30
 8000cca:	f57f aefa 	bpl.w	8000ac2 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cce:	f7ff fc31 	bl	8000534 <HAL_GetTick>
 8000cd2:	1b80      	subs	r0, r0, r6
 8000cd4:	2802      	cmp	r0, #2
 8000cd6:	d9f5      	bls.n	8000cc4 <HAL_RCC_OscConfig+0x29c>
 8000cd8:	e735      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
 8000cda:	bf00      	nop
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	0800287d 	.word	0x0800287d
 8000ce4:	20000000 	.word	0x20000000
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000ce8:	4c66      	ldr	r4, [pc, #408]	; (8000e84 <HAL_RCC_OscConfig+0x45c>)
 8000cea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000cec:	00de      	lsls	r6, r3, #3
 8000cee:	d427      	bmi.n	8000d40 <HAL_RCC_OscConfig+0x318>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cf0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000cf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cf6:	65a3      	str	r3, [r4, #88]	; 0x58
 8000cf8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cfe:	9301      	str	r3, [sp, #4]
 8000d00:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000d02:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d04:	4e60      	ldr	r6, [pc, #384]	; (8000e88 <HAL_RCC_OscConfig+0x460>)
 8000d06:	6833      	ldr	r3, [r6, #0]
 8000d08:	05d8      	lsls	r0, r3, #23
 8000d0a:	d51b      	bpl.n	8000d44 <HAL_RCC_OscConfig+0x31c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d0c:	68ab      	ldr	r3, [r5, #8]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d129      	bne.n	8000d66 <HAL_RCC_OscConfig+0x33e>
 8000d12:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000d16:	f043 0301 	orr.w	r3, r3, #1
 8000d1a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8000d1e:	f7ff fc09 	bl	8000534 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d22:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000d26:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8000d28:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000d2c:	079a      	lsls	r2, r3, #30
 8000d2e:	d540      	bpl.n	8000db2 <HAL_RCC_OscConfig+0x38a>
    if(pwrclkchanged == SET)
 8000d30:	2f00      	cmp	r7, #0
 8000d32:	f43f aeca 	beq.w	8000aca <HAL_RCC_OscConfig+0xa2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000d38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d3c:	65a3      	str	r3, [r4, #88]	; 0x58
 8000d3e:	e6c4      	b.n	8000aca <HAL_RCC_OscConfig+0xa2>
    FlagStatus       pwrclkchanged = RESET;
 8000d40:	2700      	movs	r7, #0
 8000d42:	e7df      	b.n	8000d04 <HAL_RCC_OscConfig+0x2dc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000d44:	6833      	ldr	r3, [r6, #0]
 8000d46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d4a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000d4c:	f7ff fbf2 	bl	8000534 <HAL_GetTick>
 8000d50:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d52:	6833      	ldr	r3, [r6, #0]
 8000d54:	05d9      	lsls	r1, r3, #23
 8000d56:	d4d9      	bmi.n	8000d0c <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d58:	f7ff fbec 	bl	8000534 <HAL_GetTick>
 8000d5c:	eba0 0008 	sub.w	r0, r0, r8
 8000d60:	2802      	cmp	r0, #2
 8000d62:	d9f6      	bls.n	8000d52 <HAL_RCC_OscConfig+0x32a>
 8000d64:	e6ef      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d66:	2b05      	cmp	r3, #5
 8000d68:	d106      	bne.n	8000d78 <HAL_RCC_OscConfig+0x350>
 8000d6a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000d6e:	f043 0304 	orr.w	r3, r3, #4
 8000d72:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8000d76:	e7cc      	b.n	8000d12 <HAL_RCC_OscConfig+0x2ea>
 8000d78:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000d7c:	f022 0201 	bic.w	r2, r2, #1
 8000d80:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8000d84:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000d88:	f022 0204 	bic.w	r2, r2, #4
 8000d8c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d1c4      	bne.n	8000d1e <HAL_RCC_OscConfig+0x2f6>
      tickstart = HAL_GetTick();
 8000d94:	f7ff fbce 	bl	8000534 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d98:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000d9c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8000d9e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000da2:	079b      	lsls	r3, r3, #30
 8000da4:	d5c4      	bpl.n	8000d30 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000da6:	f7ff fbc5 	bl	8000534 <HAL_GetTick>
 8000daa:	1b80      	subs	r0, r0, r6
 8000dac:	4540      	cmp	r0, r8
 8000dae:	d9f6      	bls.n	8000d9e <HAL_RCC_OscConfig+0x376>
 8000db0:	e6c9      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000db2:	f7ff fbbf 	bl	8000534 <HAL_GetTick>
 8000db6:	1b80      	subs	r0, r0, r6
 8000db8:	4540      	cmp	r0, r8
 8000dba:	d9b5      	bls.n	8000d28 <HAL_RCC_OscConfig+0x300>
 8000dbc:	e6c3      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000dbe:	4c31      	ldr	r4, [pc, #196]	; (8000e84 <HAL_RCC_OscConfig+0x45c>)
 8000dc0:	68a3      	ldr	r3, [r4, #8]
 8000dc2:	f003 030c 	and.w	r3, r3, #12
 8000dc6:	2b0c      	cmp	r3, #12
 8000dc8:	f43f ae3e 	beq.w	8000a48 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_PLL_DISABLE();
 8000dcc:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000dce:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000dd0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000dd4:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000dd6:	d137      	bne.n	8000e48 <HAL_RCC_OscConfig+0x420>
        tickstart = HAL_GetTick();
 8000dd8:	f7ff fbac 	bl	8000534 <HAL_GetTick>
 8000ddc:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000dde:	6823      	ldr	r3, [r4, #0]
 8000de0:	019f      	lsls	r7, r3, #6
 8000de2:	d42b      	bmi.n	8000e3c <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000de4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000de6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000de8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000dec:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000dee:	3a01      	subs	r2, #1
 8000df0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000df4:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8000df6:	0912      	lsrs	r2, r2, #4
 8000df8:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8000dfc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8000dfe:	0852      	lsrs	r2, r2, #1
 8000e00:	3a01      	subs	r2, #1
 8000e02:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8000e06:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8000e08:	0852      	lsrs	r2, r2, #1
 8000e0a:	3a01      	subs	r2, #1
 8000e0c:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8000e10:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8000e12:	6823      	ldr	r3, [r4, #0]
 8000e14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e18:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000e1a:	68e3      	ldr	r3, [r4, #12]
 8000e1c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e20:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000e22:	f7ff fb87 	bl	8000534 <HAL_GetTick>
 8000e26:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000e28:	6823      	ldr	r3, [r4, #0]
 8000e2a:	0198      	lsls	r0, r3, #6
 8000e2c:	f53f ae51 	bmi.w	8000ad2 <HAL_RCC_OscConfig+0xaa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e30:	f7ff fb80 	bl	8000534 <HAL_GetTick>
 8000e34:	1b40      	subs	r0, r0, r5
 8000e36:	2802      	cmp	r0, #2
 8000e38:	d9f6      	bls.n	8000e28 <HAL_RCC_OscConfig+0x400>
 8000e3a:	e684      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e3c:	f7ff fb7a 	bl	8000534 <HAL_GetTick>
 8000e40:	1b80      	subs	r0, r0, r6
 8000e42:	2802      	cmp	r0, #2
 8000e44:	d9cb      	bls.n	8000dde <HAL_RCC_OscConfig+0x3b6>
 8000e46:	e67e      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8000e48:	6823      	ldr	r3, [r4, #0]
 8000e4a:	0119      	lsls	r1, r3, #4
 8000e4c:	d406      	bmi.n	8000e5c <HAL_RCC_OscConfig+0x434>
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8000e4e:	6823      	ldr	r3, [r4, #0]
           &&
 8000e50:	009a      	lsls	r2, r3, #2
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8000e52:	bf5e      	ittt	pl
 8000e54:	68e3      	ldrpl	r3, [r4, #12]
 8000e56:	f023 0303 	bicpl.w	r3, r3, #3
 8000e5a:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8000e5c:	68e3      	ldr	r3, [r4, #12]
 8000e5e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8000e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e66:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000e68:	f7ff fb64 	bl	8000534 <HAL_GetTick>
 8000e6c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000e6e:	6823      	ldr	r3, [r4, #0]
 8000e70:	019b      	lsls	r3, r3, #6
 8000e72:	f57f ae2e 	bpl.w	8000ad2 <HAL_RCC_OscConfig+0xaa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e76:	f7ff fb5d 	bl	8000534 <HAL_GetTick>
 8000e7a:	1b40      	subs	r0, r0, r5
 8000e7c:	2802      	cmp	r0, #2
 8000e7e:	d9f6      	bls.n	8000e6e <HAL_RCC_OscConfig+0x446>
 8000e80:	e661      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
 8000e82:	bf00      	nop
 8000e84:	40021000 	.word	0x40021000
 8000e88:	40007000 	.word	0x40007000

08000e8c <HAL_RCC_ClockConfig>:
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8000e8c:	4a56      	ldr	r2, [pc, #344]	; (8000fe8 <HAL_RCC_ClockConfig+0x15c>)
 8000e8e:	6813      	ldr	r3, [r2, #0]
 8000e90:	f003 0307 	and.w	r3, r3, #7
 8000e94:	428b      	cmp	r3, r1
{
 8000e96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e9a:	4605      	mov	r5, r0
 8000e9c:	460e      	mov	r6, r1
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8000e9e:	d32b      	bcc.n	8000ef8 <HAL_RCC_ClockConfig+0x6c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ea0:	682b      	ldr	r3, [r5, #0]
 8000ea2:	07d9      	lsls	r1, r3, #31
 8000ea4:	d435      	bmi.n	8000f12 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ea6:	6829      	ldr	r1, [r5, #0]
 8000ea8:	078a      	lsls	r2, r1, #30
 8000eaa:	f100 8083 	bmi.w	8000fb4 <HAL_RCC_ClockConfig+0x128>
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8000eae:	4a4e      	ldr	r2, [pc, #312]	; (8000fe8 <HAL_RCC_ClockConfig+0x15c>)
 8000eb0:	6813      	ldr	r3, [r2, #0]
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	429e      	cmp	r6, r3
 8000eb8:	f0c0 8084 	bcc.w	8000fc4 <HAL_RCC_ClockConfig+0x138>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ebc:	f011 0f04 	tst.w	r1, #4
 8000ec0:	4c4a      	ldr	r4, [pc, #296]	; (8000fec <HAL_RCC_ClockConfig+0x160>)
 8000ec2:	f040 808a 	bne.w	8000fda <HAL_RCC_ClockConfig+0x14e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ec6:	070b      	lsls	r3, r1, #28
 8000ec8:	d506      	bpl.n	8000ed8 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000eca:	68a3      	ldr	r3, [r4, #8]
 8000ecc:	692a      	ldr	r2, [r5, #16]
 8000ece:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000ed2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ed6:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000ed8:	f7ff fd3e 	bl	8000958 <HAL_RCC_GetSysClockFreq>
 8000edc:	68a3      	ldr	r3, [r4, #8]
 8000ede:	4a44      	ldr	r2, [pc, #272]	; (8000ff0 <HAL_RCC_ClockConfig+0x164>)
 8000ee0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000ee4:	5cd3      	ldrb	r3, [r2, r3]
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	4b42      	ldr	r3, [pc, #264]	; (8000ff4 <HAL_RCC_ClockConfig+0x168>)
 8000eea:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000eec:	2000      	movs	r0, #0
 8000eee:	f7ff faf3 	bl	80004d8 <HAL_InitTick>
  return HAL_OK;
 8000ef2:	2000      	movs	r0, #0
}
 8000ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ef8:	6813      	ldr	r3, [r2, #0]
 8000efa:	f023 0307 	bic.w	r3, r3, #7
 8000efe:	430b      	orrs	r3, r1
 8000f00:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8000f02:	6813      	ldr	r3, [r2, #0]
 8000f04:	f003 0307 	and.w	r3, r3, #7
 8000f08:	4299      	cmp	r1, r3
 8000f0a:	d0c9      	beq.n	8000ea0 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f12:	686a      	ldr	r2, [r5, #4]
 8000f14:	4c35      	ldr	r4, [pc, #212]	; (8000fec <HAL_RCC_ClockConfig+0x160>)
 8000f16:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000f18:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f1a:	d11c      	bne.n	8000f56 <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000f1c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000f20:	d0f4      	beq.n	8000f0c <HAL_RCC_ClockConfig+0x80>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000f22:	68a3      	ldr	r3, [r4, #8]
 8000f24:	f023 0303 	bic.w	r3, r3, #3
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8000f2c:	f7ff fb02 	bl	8000534 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f30:	686b      	ldr	r3, [r5, #4]
 8000f32:	2b03      	cmp	r3, #3
    tickstart = HAL_GetTick();
 8000f34:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f36:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f3a:	d118      	bne.n	8000f6e <HAL_RCC_ClockConfig+0xe2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f3c:	68a3      	ldr	r3, [r4, #8]
 8000f3e:	f003 030c 	and.w	r3, r3, #12
 8000f42:	2b0c      	cmp	r3, #12
 8000f44:	d0af      	beq.n	8000ea6 <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f46:	f7ff faf5 	bl	8000534 <HAL_GetTick>
 8000f4a:	1bc0      	subs	r0, r0, r7
 8000f4c:	4540      	cmp	r0, r8
 8000f4e:	d9f5      	bls.n	8000f3c <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 8000f50:	2003      	movs	r0, #3
 8000f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f56:	2a02      	cmp	r2, #2
 8000f58:	d102      	bne.n	8000f60 <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8000f5a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000f5e:	e7df      	b.n	8000f20 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8000f60:	b912      	cbnz	r2, 8000f68 <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8000f62:	f013 0f02 	tst.w	r3, #2
 8000f66:	e7db      	b.n	8000f20 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000f68:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000f6c:	e7d8      	b.n	8000f20 <HAL_RCC_ClockConfig+0x94>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d10a      	bne.n	8000f88 <HAL_RCC_ClockConfig+0xfc>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8000f72:	68a3      	ldr	r3, [r4, #8]
 8000f74:	f003 030c 	and.w	r3, r3, #12
 8000f78:	2b08      	cmp	r3, #8
 8000f7a:	d094      	beq.n	8000ea6 <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f7c:	f7ff fada 	bl	8000534 <HAL_GetTick>
 8000f80:	1bc0      	subs	r0, r0, r7
 8000f82:	4540      	cmp	r0, r8
 8000f84:	d9f5      	bls.n	8000f72 <HAL_RCC_ClockConfig+0xe6>
 8000f86:	e7e3      	b.n	8000f50 <HAL_RCC_ClockConfig+0xc4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8000f88:	b973      	cbnz	r3, 8000fa8 <HAL_RCC_ClockConfig+0x11c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8000f8a:	68a3      	ldr	r3, [r4, #8]
 8000f8c:	f013 0f0c 	tst.w	r3, #12
 8000f90:	d089      	beq.n	8000ea6 <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f92:	f7ff facf 	bl	8000534 <HAL_GetTick>
 8000f96:	1bc0      	subs	r0, r0, r7
 8000f98:	4540      	cmp	r0, r8
 8000f9a:	d9f6      	bls.n	8000f8a <HAL_RCC_ClockConfig+0xfe>
 8000f9c:	e7d8      	b.n	8000f50 <HAL_RCC_ClockConfig+0xc4>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f9e:	f7ff fac9 	bl	8000534 <HAL_GetTick>
 8000fa2:	1bc0      	subs	r0, r0, r7
 8000fa4:	4540      	cmp	r0, r8
 8000fa6:	d8d3      	bhi.n	8000f50 <HAL_RCC_ClockConfig+0xc4>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8000fa8:	68a3      	ldr	r3, [r4, #8]
 8000faa:	f003 030c 	and.w	r3, r3, #12
 8000fae:	2b04      	cmp	r3, #4
 8000fb0:	d1f5      	bne.n	8000f9e <HAL_RCC_ClockConfig+0x112>
 8000fb2:	e778      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fb4:	4a0d      	ldr	r2, [pc, #52]	; (8000fec <HAL_RCC_ClockConfig+0x160>)
 8000fb6:	68a8      	ldr	r0, [r5, #8]
 8000fb8:	6893      	ldr	r3, [r2, #8]
 8000fba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000fbe:	4303      	orrs	r3, r0
 8000fc0:	6093      	str	r3, [r2, #8]
 8000fc2:	e774      	b.n	8000eae <HAL_RCC_ClockConfig+0x22>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fc4:	6813      	ldr	r3, [r2, #0]
 8000fc6:	f023 0307 	bic.w	r3, r3, #7
 8000fca:	4333      	orrs	r3, r6
 8000fcc:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8000fce:	6813      	ldr	r3, [r2, #0]
 8000fd0:	f003 0307 	and.w	r3, r3, #7
 8000fd4:	429e      	cmp	r6, r3
 8000fd6:	d199      	bne.n	8000f0c <HAL_RCC_ClockConfig+0x80>
 8000fd8:	e770      	b.n	8000ebc <HAL_RCC_ClockConfig+0x30>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000fda:	68a3      	ldr	r3, [r4, #8]
 8000fdc:	68ea      	ldr	r2, [r5, #12]
 8000fde:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	60a3      	str	r3, [r4, #8]
 8000fe6:	e76e      	b.n	8000ec6 <HAL_RCC_ClockConfig+0x3a>
 8000fe8:	40022000 	.word	0x40022000
 8000fec:	40021000 	.word	0x40021000
 8000ff0:	0800287d 	.word	0x0800287d
 8000ff4:	20000000 	.word	0x20000000

08000ff8 <HAL_RCC_GetHCLKFreq>:
}
 8000ff8:	4b01      	ldr	r3, [pc, #4]	; (8001000 <HAL_RCC_GetHCLKFreq+0x8>)
 8000ffa:	6818      	ldr	r0, [r3, #0]
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	20000000 	.word	0x20000000

08001004 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001004:	4b04      	ldr	r3, [pc, #16]	; (8001018 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001006:	4a05      	ldr	r2, [pc, #20]	; (800101c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800100e:	5cd3      	ldrb	r3, [r2, r3]
 8001010:	4a03      	ldr	r2, [pc, #12]	; (8001020 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001012:	6810      	ldr	r0, [r2, #0]
}
 8001014:	40d8      	lsrs	r0, r3
 8001016:	4770      	bx	lr
 8001018:	40021000 	.word	0x40021000
 800101c:	0800288d 	.word	0x0800288d
 8001020:	20000000 	.word	0x20000000

08001024 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001024:	4b04      	ldr	r3, [pc, #16]	; (8001038 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001026:	4a05      	ldr	r2, [pc, #20]	; (800103c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800102e:	5cd3      	ldrb	r3, [r2, r3]
 8001030:	4a03      	ldr	r2, [pc, #12]	; (8001040 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001032:	6810      	ldr	r0, [r2, #0]
}
 8001034:	40d8      	lsrs	r0, r3
 8001036:	4770      	bx	lr
 8001038:	40021000 	.word	0x40021000
 800103c:	0800288d 	.word	0x0800288d
 8001040:	20000000 	.word	0x20000000

08001044 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001046:	4b45      	ldr	r3, [pc, #276]	; (800115c <RCCEx_PLLSAI1_Config+0x118>)
 8001048:	68da      	ldr	r2, [r3, #12]
 800104a:	f012 0f03 	tst.w	r2, #3
{
 800104e:	4605      	mov	r5, r0
 8001050:	460e      	mov	r6, r1
 8001052:	461c      	mov	r4, r3
 8001054:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001056:	d02a      	beq.n	80010ae <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001058:	68da      	ldr	r2, [r3, #12]
 800105a:	f002 0203 	and.w	r2, r2, #3
 800105e:	4282      	cmp	r2, r0
 8001060:	d13c      	bne.n	80010dc <RCCEx_PLLSAI1_Config+0x98>
       ||
 8001062:	2a00      	cmp	r2, #0
 8001064:	d03a      	beq.n	80010dc <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001066:	68db      	ldr	r3, [r3, #12]
       ||
 8001068:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800106a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800106e:	3301      	adds	r3, #1
       ||
 8001070:	4293      	cmp	r3, r2
 8001072:	d133      	bne.n	80010dc <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001074:	6823      	ldr	r3, [r4, #0]
 8001076:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800107a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800107c:	f7ff fa5a 	bl	8000534 <HAL_GetTick>
 8001080:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8001082:	6823      	ldr	r3, [r4, #0]
 8001084:	011a      	lsls	r2, r3, #4
 8001086:	d432      	bmi.n	80010ee <RCCEx_PLLSAI1_Config+0xaa>
 8001088:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800108a:	2e00      	cmp	r6, #0
 800108c:	d036      	beq.n	80010fc <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800108e:	2e01      	cmp	r6, #1
 8001090:	d150      	bne.n	8001134 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001092:	6922      	ldr	r2, [r4, #16]
 8001094:	6928      	ldr	r0, [r5, #16]
 8001096:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800109a:	0840      	lsrs	r0, r0, #1
 800109c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 80010a0:	3801      	subs	r0, #1
 80010a2:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 80010a6:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 80010aa:	6122      	str	r2, [r4, #16]
 80010ac:	e032      	b.n	8001114 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 80010ae:	2802      	cmp	r0, #2
 80010b0:	d010      	beq.n	80010d4 <RCCEx_PLLSAI1_Config+0x90>
 80010b2:	2803      	cmp	r0, #3
 80010b4:	d014      	beq.n	80010e0 <RCCEx_PLLSAI1_Config+0x9c>
 80010b6:	2801      	cmp	r0, #1
 80010b8:	d110      	bne.n	80010dc <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	079f      	lsls	r7, r3, #30
 80010be:	d538      	bpl.n	8001132 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80010c0:	68e3      	ldr	r3, [r4, #12]
 80010c2:	686a      	ldr	r2, [r5, #4]
 80010c4:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80010c8:	3a01      	subs	r2, #1
 80010ca:	4318      	orrs	r0, r3
 80010cc:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80010d0:	60e0      	str	r0, [r4, #12]
 80010d2:	e7cf      	b.n	8001074 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f413 6f80 	tst.w	r3, #1024	; 0x400
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80010da:	d1f1      	bne.n	80010c0 <RCCEx_PLLSAI1_Config+0x7c>
 80010dc:	2001      	movs	r0, #1
 80010de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	0391      	lsls	r1, r2, #14
 80010e4:	d4ec      	bmi.n	80010c0 <RCCEx_PLLSAI1_Config+0x7c>
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80010ec:	e7f5      	b.n	80010da <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80010ee:	f7ff fa21 	bl	8000534 <HAL_GetTick>
 80010f2:	1bc0      	subs	r0, r0, r7
 80010f4:	2802      	cmp	r0, #2
 80010f6:	d9c4      	bls.n	8001082 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 80010f8:	2003      	movs	r0, #3
 80010fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80010fc:	6921      	ldr	r1, [r4, #16]
 80010fe:	68eb      	ldr	r3, [r5, #12]
 8001100:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8001104:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8001108:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 800110c:	091b      	lsrs	r3, r3, #4
 800110e:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8001112:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001114:	6823      	ldr	r3, [r4, #0]
 8001116:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800111a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800111c:	f7ff fa0a 	bl	8000534 <HAL_GetTick>
 8001120:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8001122:	6823      	ldr	r3, [r4, #0]
 8001124:	011b      	lsls	r3, r3, #4
 8001126:	d513      	bpl.n	8001150 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001128:	6923      	ldr	r3, [r4, #16]
 800112a:	69aa      	ldr	r2, [r5, #24]
 800112c:	4313      	orrs	r3, r2
 800112e:	6123      	str	r3, [r4, #16]
 8001130:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001134:	6923      	ldr	r3, [r4, #16]
 8001136:	6968      	ldr	r0, [r5, #20]
 8001138:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800113c:	0840      	lsrs	r0, r0, #1
 800113e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001142:	3801      	subs	r0, #1
 8001144:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8001148:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800114c:	6123      	str	r3, [r4, #16]
 800114e:	e7e1      	b.n	8001114 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001150:	f7ff f9f0 	bl	8000534 <HAL_GetTick>
 8001154:	1b80      	subs	r0, r0, r6
 8001156:	2802      	cmp	r0, #2
 8001158:	d9e3      	bls.n	8001122 <RCCEx_PLLSAI1_Config+0xde>
 800115a:	e7cd      	b.n	80010f8 <RCCEx_PLLSAI1_Config+0xb4>
 800115c:	40021000 	.word	0x40021000

08001160 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8001160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001162:	4b3d      	ldr	r3, [pc, #244]	; (8001258 <RCCEx_PLLSAI2_Config+0xf8>)
 8001164:	68da      	ldr	r2, [r3, #12]
 8001166:	f012 0f03 	tst.w	r2, #3
{
 800116a:	4605      	mov	r5, r0
 800116c:	460e      	mov	r6, r1
 800116e:	461c      	mov	r4, r3
 8001170:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001172:	d028      	beq.n	80011c6 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8001174:	68da      	ldr	r2, [r3, #12]
 8001176:	f002 0203 	and.w	r2, r2, #3
 800117a:	4282      	cmp	r2, r0
 800117c:	d13a      	bne.n	80011f4 <RCCEx_PLLSAI2_Config+0x94>
       ||
 800117e:	2a00      	cmp	r2, #0
 8001180:	d038      	beq.n	80011f4 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001182:	68db      	ldr	r3, [r3, #12]
       ||
 8001184:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001186:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800118a:	3301      	adds	r3, #1
       ||
 800118c:	4293      	cmp	r3, r2
 800118e:	d131      	bne.n	80011f4 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8001190:	6823      	ldr	r3, [r4, #0]
 8001192:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001196:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001198:	f7ff f9cc 	bl	8000534 <HAL_GetTick>
 800119c:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 800119e:	6823      	ldr	r3, [r4, #0]
 80011a0:	009a      	lsls	r2, r3, #2
 80011a2:	d430      	bmi.n	8001206 <RCCEx_PLLSAI2_Config+0xa6>
 80011a4:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80011a6:	2e00      	cmp	r6, #0
 80011a8:	d034      	beq.n	8001214 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80011aa:	6963      	ldr	r3, [r4, #20]
 80011ac:	6929      	ldr	r1, [r5, #16]
 80011ae:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80011b2:	0849      	lsrs	r1, r1, #1
 80011b4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80011b8:	3901      	subs	r1, #1
 80011ba:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80011be:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80011c2:	6163      	str	r3, [r4, #20]
 80011c4:	e032      	b.n	800122c <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 80011c6:	2802      	cmp	r0, #2
 80011c8:	d010      	beq.n	80011ec <RCCEx_PLLSAI2_Config+0x8c>
 80011ca:	2803      	cmp	r0, #3
 80011cc:	d014      	beq.n	80011f8 <RCCEx_PLLSAI2_Config+0x98>
 80011ce:	2801      	cmp	r0, #1
 80011d0:	d110      	bne.n	80011f4 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	079f      	lsls	r7, r3, #30
 80011d6:	d538      	bpl.n	800124a <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80011d8:	68e3      	ldr	r3, [r4, #12]
 80011da:	686a      	ldr	r2, [r5, #4]
 80011dc:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80011e0:	3a01      	subs	r2, #1
 80011e2:	4318      	orrs	r0, r3
 80011e4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80011e8:	60e0      	str	r0, [r4, #12]
 80011ea:	e7d1      	b.n	8001190 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f413 6f80 	tst.w	r3, #1024	; 0x400
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80011f2:	d1f1      	bne.n	80011d8 <RCCEx_PLLSAI2_Config+0x78>
 80011f4:	2001      	movs	r0, #1
 80011f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	0391      	lsls	r1, r2, #14
 80011fc:	d4ec      	bmi.n	80011d8 <RCCEx_PLLSAI2_Config+0x78>
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001204:	e7f5      	b.n	80011f2 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001206:	f7ff f995 	bl	8000534 <HAL_GetTick>
 800120a:	1bc0      	subs	r0, r0, r7
 800120c:	2802      	cmp	r0, #2
 800120e:	d9c6      	bls.n	800119e <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8001210:	2003      	movs	r0, #3
 8001212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001214:	6962      	ldr	r2, [r4, #20]
 8001216:	68eb      	ldr	r3, [r5, #12]
 8001218:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 800121c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001220:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001224:	091b      	lsrs	r3, r3, #4
 8001226:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 800122a:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800122c:	6823      	ldr	r3, [r4, #0]
 800122e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001232:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001234:	f7ff f97e 	bl	8000534 <HAL_GetTick>
 8001238:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 800123a:	6823      	ldr	r3, [r4, #0]
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	d505      	bpl.n	800124c <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8001240:	6963      	ldr	r3, [r4, #20]
 8001242:	696a      	ldr	r2, [r5, #20]
 8001244:	4313      	orrs	r3, r2
 8001246:	6163      	str	r3, [r4, #20]
 8001248:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800124a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800124c:	f7ff f972 	bl	8000534 <HAL_GetTick>
 8001250:	1b80      	subs	r0, r0, r6
 8001252:	2802      	cmp	r0, #2
 8001254:	d9f1      	bls.n	800123a <RCCEx_PLLSAI2_Config+0xda>
 8001256:	e7db      	b.n	8001210 <RCCEx_PLLSAI2_Config+0xb0>
 8001258:	40021000 	.word	0x40021000

0800125c <HAL_RCCEx_PeriphCLKConfig>:
{
 800125c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001260:	6806      	ldr	r6, [r0, #0]
 8001262:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8001266:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001268:	d024      	beq.n	80012b4 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800126a:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800126c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001270:	d02c      	beq.n	80012cc <HAL_RCCEx_PeriphCLKConfig+0x70>
 8001272:	d802      	bhi.n	800127a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001274:	b1c1      	cbz	r1, 80012a8 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8001276:	2601      	movs	r6, #1
 8001278:	e01c      	b.n	80012b4 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800127a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800127e:	d00d      	beq.n	800129c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001280:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8001284:	d1f7      	bne.n	8001276 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001286:	4a53      	ldr	r2, [pc, #332]	; (80013d4 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001288:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800128a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800128e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001292:	430b      	orrs	r3, r1
 8001294:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001298:	2600      	movs	r6, #0
 800129a:	e00b      	b.n	80012b4 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800129c:	4a4d      	ldr	r2, [pc, #308]	; (80013d4 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800129e:	68d3      	ldr	r3, [r2, #12]
 80012a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012a4:	60d3      	str	r3, [r2, #12]
      break;
 80012a6:	e7ee      	b.n	8001286 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80012a8:	3004      	adds	r0, #4
 80012aa:	f7ff fecb 	bl	8001044 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80012ae:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80012b0:	2800      	cmp	r0, #0
 80012b2:	d0e8      	beq.n	8001286 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80012b4:	6823      	ldr	r3, [r4, #0]
 80012b6:	04d8      	lsls	r0, r3, #19
 80012b8:	d506      	bpl.n	80012c8 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 80012ba:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80012bc:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80012c0:	d07c      	beq.n	80013bc <HAL_RCCEx_PeriphCLKConfig+0x160>
 80012c2:	d808      	bhi.n	80012d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80012c4:	b1a9      	cbz	r1, 80012f2 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 80012c6:	2601      	movs	r6, #1
 80012c8:	4635      	mov	r5, r6
 80012ca:	e021      	b.n	8001310 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80012cc:	2100      	movs	r1, #0
 80012ce:	3020      	adds	r0, #32
 80012d0:	f7ff ff46 	bl	8001160 <RCCEx_PLLSAI2_Config>
 80012d4:	e7eb      	b.n	80012ae <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80012d6:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80012da:	d004      	beq.n	80012e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80012dc:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80012e0:	d1f1      	bne.n	80012c6 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80012e2:	4635      	mov	r5, r6
 80012e4:	e009      	b.n	80012fa <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80012e6:	4a3b      	ldr	r2, [pc, #236]	; (80013d4 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80012e8:	68d3      	ldr	r3, [r2, #12]
 80012ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012ee:	60d3      	str	r3, [r2, #12]
 80012f0:	e7f7      	b.n	80012e2 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80012f2:	1d20      	adds	r0, r4, #4
 80012f4:	f7ff fea6 	bl	8001044 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80012f8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80012fa:	2d00      	cmp	r5, #0
 80012fc:	d164      	bne.n	80013c8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80012fe:	4a35      	ldr	r2, [pc, #212]	; (80013d4 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001300:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8001302:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001306:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800130a:	430b      	orrs	r3, r1
 800130c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001310:	6823      	ldr	r3, [r4, #0]
 8001312:	0399      	lsls	r1, r3, #14
 8001314:	f140 815b 	bpl.w	80015ce <HAL_RCCEx_PeriphCLKConfig+0x372>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001318:	4f2e      	ldr	r7, [pc, #184]	; (80013d4 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800131a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800131c:	00da      	lsls	r2, r3, #3
 800131e:	d455      	bmi.n	80013cc <HAL_RCCEx_PeriphCLKConfig+0x170>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001320:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001322:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001326:	65bb      	str	r3, [r7, #88]	; 0x58
 8001328:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800132a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132e:	9301      	str	r3, [sp, #4]
 8001330:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001332:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001336:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 80013d8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800133a:	f8d9 3000 	ldr.w	r3, [r9]
 800133e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001342:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8001346:	f7ff f8f5 	bl	8000534 <HAL_GetTick>
 800134a:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 800134c:	f8d9 3000 	ldr.w	r3, [r9]
 8001350:	05db      	lsls	r3, r3, #23
 8001352:	d543      	bpl.n	80013dc <HAL_RCCEx_PeriphCLKConfig+0x180>
    if(ret == HAL_OK)
 8001354:	2d00      	cmp	r5, #0
 8001356:	d148      	bne.n	80013ea <HAL_RCCEx_PeriphCLKConfig+0x18e>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001358:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800135c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001360:	d015      	beq.n	800138e <HAL_RCCEx_PeriphCLKConfig+0x132>
 8001362:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8001366:	4293      	cmp	r3, r2
 8001368:	d011      	beq.n	800138e <HAL_RCCEx_PeriphCLKConfig+0x132>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800136a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800136e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001372:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001376:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800137a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800137e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001382:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001386:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800138a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800138e:	07d8      	lsls	r0, r3, #31
 8001390:	d509      	bpl.n	80013a6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
        tickstart = HAL_GetTick();
 8001392:	f7ff f8cf 	bl	8000534 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001396:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800139a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 800139c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80013a0:	0799      	lsls	r1, r3, #30
 80013a2:	f140 810d 	bpl.w	80015c0 <HAL_RCCEx_PeriphCLKConfig+0x364>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80013a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80013aa:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80013ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80013b2:	4313      	orrs	r3, r2
 80013b4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80013b8:	4635      	mov	r5, r6
 80013ba:	e016      	b.n	80013ea <HAL_RCCEx_PeriphCLKConfig+0x18e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80013bc:	2100      	movs	r1, #0
 80013be:	f104 0020 	add.w	r0, r4, #32
 80013c2:	f7ff fecd 	bl	8001160 <RCCEx_PLLSAI2_Config>
 80013c6:	e797      	b.n	80012f8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80013c8:	462e      	mov	r6, r5
 80013ca:	e7a1      	b.n	8001310 <HAL_RCCEx_PeriphCLKConfig+0xb4>
    FlagStatus       pwrclkchanged = RESET;
 80013cc:	f04f 0800 	mov.w	r8, #0
 80013d0:	e7b1      	b.n	8001336 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80013d2:	bf00      	nop
 80013d4:	40021000 	.word	0x40021000
 80013d8:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013dc:	f7ff f8aa 	bl	8000534 <HAL_GetTick>
 80013e0:	eba0 000a 	sub.w	r0, r0, sl
 80013e4:	2802      	cmp	r0, #2
 80013e6:	d9b1      	bls.n	800134c <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = HAL_TIMEOUT;
 80013e8:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80013ea:	f1b8 0f00 	cmp.w	r8, #0
 80013ee:	d003      	beq.n	80013f8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80013f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013f6:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80013f8:	6823      	ldr	r3, [r4, #0]
 80013fa:	07da      	lsls	r2, r3, #31
 80013fc:	d508      	bpl.n	8001410 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80013fe:	498a      	ldr	r1, [pc, #552]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001400:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001402:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001406:	f022 0203 	bic.w	r2, r2, #3
 800140a:	4302      	orrs	r2, r0
 800140c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001410:	079f      	lsls	r7, r3, #30
 8001412:	d508      	bpl.n	8001426 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001414:	4984      	ldr	r1, [pc, #528]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001416:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001418:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800141c:	f022 020c 	bic.w	r2, r2, #12
 8001420:	4302      	orrs	r2, r0
 8001422:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001426:	075e      	lsls	r6, r3, #29
 8001428:	d508      	bpl.n	800143c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800142a:	497f      	ldr	r1, [pc, #508]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800142c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800142e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001432:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001436:	4302      	orrs	r2, r0
 8001438:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800143c:	0718      	lsls	r0, r3, #28
 800143e:	d508      	bpl.n	8001452 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001440:	4979      	ldr	r1, [pc, #484]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001442:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001444:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001448:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800144c:	4302      	orrs	r2, r0
 800144e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001452:	06d9      	lsls	r1, r3, #27
 8001454:	d508      	bpl.n	8001468 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001456:	4974      	ldr	r1, [pc, #464]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001458:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800145a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800145e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001462:	4302      	orrs	r2, r0
 8001464:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001468:	069a      	lsls	r2, r3, #26
 800146a:	d508      	bpl.n	800147e <HAL_RCCEx_PeriphCLKConfig+0x222>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800146c:	496e      	ldr	r1, [pc, #440]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800146e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001470:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001474:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001478:	4302      	orrs	r2, r0
 800147a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800147e:	059f      	lsls	r7, r3, #22
 8001480:	d508      	bpl.n	8001494 <HAL_RCCEx_PeriphCLKConfig+0x238>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001482:	4969      	ldr	r1, [pc, #420]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001484:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001486:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800148a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800148e:	4302      	orrs	r2, r0
 8001490:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001494:	055e      	lsls	r6, r3, #21
 8001496:	d508      	bpl.n	80014aa <HAL_RCCEx_PeriphCLKConfig+0x24e>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001498:	4963      	ldr	r1, [pc, #396]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800149a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800149c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80014a0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80014a4:	4302      	orrs	r2, r0
 80014a6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80014aa:	0658      	lsls	r0, r3, #25
 80014ac:	d508      	bpl.n	80014c0 <HAL_RCCEx_PeriphCLKConfig+0x264>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80014ae:	495e      	ldr	r1, [pc, #376]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014b0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80014b2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80014b6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80014ba:	4302      	orrs	r2, r0
 80014bc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80014c0:	0619      	lsls	r1, r3, #24
 80014c2:	d508      	bpl.n	80014d6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80014c4:	4958      	ldr	r1, [pc, #352]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80014c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80014cc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80014d0:	4302      	orrs	r2, r0
 80014d2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80014d6:	05da      	lsls	r2, r3, #23
 80014d8:	d508      	bpl.n	80014ec <HAL_RCCEx_PeriphCLKConfig+0x290>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80014da:	4953      	ldr	r1, [pc, #332]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80014de:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80014e2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80014e6:	4302      	orrs	r2, r0
 80014e8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80014ec:	049b      	lsls	r3, r3, #18
 80014ee:	d50f      	bpl.n	8001510 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80014f0:	4a4d      	ldr	r2, [pc, #308]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014f2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80014f4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80014f8:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80014fc:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80014fe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001502:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001506:	d164      	bne.n	80015d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001508:	68d3      	ldr	r3, [r2, #12]
 800150a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800150e:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001510:	6823      	ldr	r3, [r4, #0]
 8001512:	031f      	lsls	r7, r3, #12
 8001514:	d50f      	bpl.n	8001536 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001516:	4a44      	ldr	r2, [pc, #272]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001518:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800151a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800151e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001522:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001524:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001528:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800152c:	d15c      	bne.n	80015e8 <HAL_RCCEx_PeriphCLKConfig+0x38c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800152e:	68d3      	ldr	r3, [r2, #12]
 8001530:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001534:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001536:	6823      	ldr	r3, [r4, #0]
 8001538:	035e      	lsls	r6, r3, #13
 800153a:	d50f      	bpl.n	800155c <HAL_RCCEx_PeriphCLKConfig+0x300>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800153c:	4a3a      	ldr	r2, [pc, #232]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800153e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8001540:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001544:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001548:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800154a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800154e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001552:	d154      	bne.n	80015fe <HAL_RCCEx_PeriphCLKConfig+0x3a2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001554:	68d3      	ldr	r3, [r2, #12]
 8001556:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800155a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800155c:	6823      	ldr	r3, [r4, #0]
 800155e:	0458      	lsls	r0, r3, #17
 8001560:	d512      	bpl.n	8001588 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001562:	4931      	ldr	r1, [pc, #196]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001564:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8001566:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800156a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800156e:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001570:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001574:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001578:	d14c      	bne.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800157a:	2102      	movs	r1, #2
 800157c:	1d20      	adds	r0, r4, #4
 800157e:	f7ff fd61 	bl	8001044 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001582:	2800      	cmp	r0, #0
 8001584:	bf18      	it	ne
 8001586:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001588:	6822      	ldr	r2, [r4, #0]
 800158a:	0411      	lsls	r1, r2, #16
 800158c:	d508      	bpl.n	80015a0 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800158e:	4926      	ldr	r1, [pc, #152]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001590:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001592:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001596:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800159a:	4303      	orrs	r3, r0
 800159c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80015a0:	03d3      	lsls	r3, r2, #15
 80015a2:	d509      	bpl.n	80015b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80015a4:	4a20      	ldr	r2, [pc, #128]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80015a6:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80015aa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80015ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80015b2:	430b      	orrs	r3, r1
 80015b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80015b8:	4628      	mov	r0, r5
 80015ba:	b002      	add	sp, #8
 80015bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015c0:	f7fe ffb8 	bl	8000534 <HAL_GetTick>
 80015c4:	1b40      	subs	r0, r0, r5
 80015c6:	4548      	cmp	r0, r9
 80015c8:	f67f aee8 	bls.w	800139c <HAL_RCCEx_PeriphCLKConfig+0x140>
 80015cc:	e70c      	b.n	80013e8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80015ce:	4635      	mov	r5, r6
 80015d0:	e712      	b.n	80013f8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80015d2:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80015d6:	d19b      	bne.n	8001510 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80015d8:	2101      	movs	r1, #1
 80015da:	1d20      	adds	r0, r4, #4
 80015dc:	f7ff fd32 	bl	8001044 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80015e0:	2800      	cmp	r0, #0
 80015e2:	bf18      	it	ne
 80015e4:	4605      	movne	r5, r0
 80015e6:	e793      	b.n	8001510 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80015e8:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80015ec:	d1a3      	bne.n	8001536 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80015ee:	2101      	movs	r1, #1
 80015f0:	1d20      	adds	r0, r4, #4
 80015f2:	f7ff fd27 	bl	8001044 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80015f6:	2800      	cmp	r0, #0
 80015f8:	bf18      	it	ne
 80015fa:	4605      	movne	r5, r0
 80015fc:	e79b      	b.n	8001536 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80015fe:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001602:	d1ab      	bne.n	800155c <HAL_RCCEx_PeriphCLKConfig+0x300>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001604:	2101      	movs	r1, #1
 8001606:	1d20      	adds	r0, r4, #4
 8001608:	f7ff fd1c 	bl	8001044 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800160c:	2800      	cmp	r0, #0
 800160e:	bf18      	it	ne
 8001610:	4605      	movne	r5, r0
 8001612:	e7a3      	b.n	800155c <HAL_RCCEx_PeriphCLKConfig+0x300>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8001614:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8001618:	d1b6      	bne.n	8001588 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800161a:	2102      	movs	r1, #2
 800161c:	f104 0020 	add.w	r0, r4, #32
 8001620:	f7ff fd9e 	bl	8001160 <RCCEx_PLLSAI2_Config>
 8001624:	e7ad      	b.n	8001582 <HAL_RCCEx_PeriphCLKConfig+0x326>
 8001626:	bf00      	nop
 8001628:	40021000 	.word	0x40021000

0800162c <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800162c:	6803      	ldr	r3, [r0, #0]
 800162e:	685a      	ldr	r2, [r3, #4]
 8001630:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001634:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001636:	6842      	ldr	r2, [r0, #4]
 8001638:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800163c:	d10a      	bne.n	8001654 <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
 800163e:	6882      	ldr	r2, [r0, #8]
 8001640:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001644:	d002      	beq.n	800164c <SPI_WaitFifoStateUntilTimeout.part.1+0x20>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001646:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800164a:	d103      	bne.n	8001654 <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001652:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001654:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8001656:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800165a:	d107      	bne.n	800166c <SPI_WaitFifoStateUntilTimeout.part.1+0x40>
        {
          SPI_RESET_CRC(hspi);
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800166a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800166c:	2301      	movs	r3, #1
 800166e:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001672:	2300      	movs	r3, #0
 8001674:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      }
    }
  }

  return HAL_OK;
}
 8001678:	2003      	movs	r0, #3
 800167a:	4770      	bx	lr

0800167c <SPI_WaitFlagStateUntilTimeout.constprop.10>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
 800167c:	b570      	push	{r4, r5, r6, lr}
 800167e:	4605      	mov	r5, r0
 8001680:	460c      	mov	r4, r1
 8001682:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001684:	682b      	ldr	r3, [r5, #0]
 8001686:	6898      	ldr	r0, [r3, #8]
 8001688:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800168c:	d00d      	beq.n	80016aa <SPI_WaitFlagStateUntilTimeout.constprop.10+0x2e>
    if (Timeout != HAL_MAX_DELAY)
 800168e:	1c62      	adds	r2, r4, #1
 8001690:	d0f9      	beq.n	8001686 <SPI_WaitFlagStateUntilTimeout.constprop.10+0xa>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001692:	b924      	cbnz	r4, 800169e <SPI_WaitFlagStateUntilTimeout.constprop.10+0x22>
 8001694:	4628      	mov	r0, r5
}
 8001696:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800169a:	f7ff bfc7 	b.w	800162c <SPI_WaitFifoStateUntilTimeout.part.1>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800169e:	f7fe ff49 	bl	8000534 <HAL_GetTick>
 80016a2:	1b80      	subs	r0, r0, r6
 80016a4:	4284      	cmp	r4, r0
 80016a6:	d8ed      	bhi.n	8001684 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x8>
 80016a8:	e7f4      	b.n	8001694 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x18>
}
 80016aa:	bd70      	pop	{r4, r5, r6, pc}

080016ac <SPI_WaitFifoStateUntilTimeout.constprop.11>:
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80016ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80016ae:	4606      	mov	r6, r0
 80016b0:	460c      	mov	r4, r1
 80016b2:	4615      	mov	r5, r2
 80016b4:	461f      	mov	r7, r3
  while ((hspi->Instance->SR & Fifo) != State)
 80016b6:	6831      	ldr	r1, [r6, #0]
 80016b8:	6888      	ldr	r0, [r1, #8]
 80016ba:	4020      	ands	r0, r4
 80016bc:	d00e      	beq.n	80016dc <SPI_WaitFifoStateUntilTimeout.constprop.11+0x30>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80016be:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 80016c2:	bf01      	itttt	eq
 80016c4:	7b0a      	ldrbeq	r2, [r1, #12]
 80016c6:	b2d2      	uxtbeq	r2, r2
 80016c8:	f88d 2007 	strbeq.w	r2, [sp, #7]
      UNUSED(tmpreg);
 80016cc:	f89d 3007 	ldrbeq.w	r3, [sp, #7]
    if (Timeout != HAL_MAX_DELAY)
 80016d0:	1c6b      	adds	r3, r5, #1
 80016d2:	d0f1      	beq.n	80016b8 <SPI_WaitFifoStateUntilTimeout.constprop.11+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80016d4:	b925      	cbnz	r5, 80016e0 <SPI_WaitFifoStateUntilTimeout.constprop.11+0x34>
 80016d6:	4630      	mov	r0, r6
 80016d8:	f7ff ffa8 	bl	800162c <SPI_WaitFifoStateUntilTimeout.part.1>
}
 80016dc:	b003      	add	sp, #12
 80016de:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80016e0:	f7fe ff28 	bl	8000534 <HAL_GetTick>
 80016e4:	1bc0      	subs	r0, r0, r7
 80016e6:	4285      	cmp	r5, r0
 80016e8:	d8e5      	bhi.n	80016b6 <SPI_WaitFifoStateUntilTimeout.constprop.11+0xa>
 80016ea:	e7f4      	b.n	80016d6 <SPI_WaitFifoStateUntilTimeout.constprop.11+0x2a>

080016ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80016ec:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80016ee:	4613      	mov	r3, r2
{
 80016f0:	460d      	mov	r5, r1
 80016f2:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80016f4:	460a      	mov	r2, r1
 80016f6:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
{
 80016fa:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80016fc:	f7ff ffd6 	bl	80016ac <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8001700:	b128      	cbz	r0, 800170e <SPI_EndRxTxTransaction+0x22>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001702:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001704:	f043 0320 	orr.w	r3, r3, #32
 8001708:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 800170a:	2003      	movs	r0, #3
 800170c:	e00f      	b.n	800172e <SPI_EndRxTxTransaction+0x42>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800170e:	4632      	mov	r2, r6
 8001710:	4629      	mov	r1, r5
 8001712:	4620      	mov	r0, r4
 8001714:	f7ff ffb2 	bl	800167c <SPI_WaitFlagStateUntilTimeout.constprop.10>
 8001718:	2800      	cmp	r0, #0
 800171a:	d1f2      	bne.n	8001702 <SPI_EndRxTxTransaction+0x16>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800171c:	4633      	mov	r3, r6
 800171e:	462a      	mov	r2, r5
 8001720:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001724:	4620      	mov	r0, r4
 8001726:	f7ff ffc1 	bl	80016ac <SPI_WaitFifoStateUntilTimeout.constprop.11>
 800172a:	2800      	cmp	r0, #0
 800172c:	d1e9      	bne.n	8001702 <SPI_EndRxTxTransaction+0x16>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800172e:	bd70      	pop	{r4, r5, r6, pc}

08001730 <HAL_SPI_Init>:
{
 8001730:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8001732:	4604      	mov	r4, r0
 8001734:	2800      	cmp	r0, #0
 8001736:	d04a      	beq.n	80017ce <HAL_SPI_Init+0x9e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001738:	2300      	movs	r3, #0
 800173a:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800173c:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8001740:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001744:	b91b      	cbnz	r3, 800174e <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001746:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800174a:	f000 ffb1 	bl	80026b0 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 800174e:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8001750:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001752:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8001756:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001758:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 800175a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800175e:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8001762:	600b      	str	r3, [r1, #0]
 8001764:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001768:	d92e      	bls.n	80017c8 <HAL_SPI_Init+0x98>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800176a:	4618      	mov	r0, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800176c:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001770:	bf18      	it	ne
 8001772:	62a3      	strne	r3, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001774:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001776:	b92b      	cbnz	r3, 8001784 <HAL_SPI_Init+0x54>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001778:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800177c:	bf8c      	ite	hi
 800177e:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001780:	2301      	movls	r3, #1
 8001782:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001784:	68a6      	ldr	r6, [r4, #8]
 8001786:	6863      	ldr	r3, [r4, #4]
 8001788:	69a5      	ldr	r5, [r4, #24]
 800178a:	4333      	orrs	r3, r6
 800178c:	6926      	ldr	r6, [r4, #16]
 800178e:	4333      	orrs	r3, r6
 8001790:	6966      	ldr	r6, [r4, #20]
 8001792:	4333      	orrs	r3, r6
 8001794:	69e6      	ldr	r6, [r4, #28]
 8001796:	4333      	orrs	r3, r6
 8001798:	6a26      	ldr	r6, [r4, #32]
 800179a:	4333      	orrs	r3, r6
 800179c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800179e:	4333      	orrs	r3, r6
 80017a0:	f405 7600 	and.w	r6, r5, #512	; 0x200
 80017a4:	4333      	orrs	r3, r6
 80017a6:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80017a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017aa:	431a      	orrs	r2, r3
 80017ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80017ae:	0c2d      	lsrs	r5, r5, #16
 80017b0:	431a      	orrs	r2, r3
 80017b2:	f005 0504 	and.w	r5, r5, #4
 80017b6:	432a      	orrs	r2, r5
 80017b8:	4302      	orrs	r2, r0
  hspi->State     = HAL_SPI_STATE_READY;
 80017ba:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017bc:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80017be:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017c0:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80017c2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  return HAL_OK;
 80017c6:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80017c8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80017cc:	e7d0      	b.n	8001770 <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 80017ce:	2001      	movs	r0, #1
}
 80017d0:	bd70      	pop	{r4, r5, r6, pc}

080017d2 <HAL_SPI_Transmit>:
{
 80017d2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80017d6:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80017d8:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 80017dc:	2b01      	cmp	r3, #1
{
 80017de:	4604      	mov	r4, r0
 80017e0:	460d      	mov	r5, r1
 80017e2:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 80017e4:	f000 80b1 	beq.w	800194a <HAL_SPI_Transmit+0x178>
 80017e8:	2301      	movs	r3, #1
 80017ea:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80017ee:	f7fe fea1 	bl	8000534 <HAL_GetTick>
 80017f2:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80017f4:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 80017f8:	b2c0      	uxtb	r0, r0
 80017fa:	2801      	cmp	r0, #1
 80017fc:	f040 80a3 	bne.w	8001946 <HAL_SPI_Transmit+0x174>
  if ((pData == NULL) || (Size == 0U))
 8001800:	2d00      	cmp	r5, #0
 8001802:	d057      	beq.n	80018b4 <HAL_SPI_Transmit+0xe2>
 8001804:	f1b8 0f00 	cmp.w	r8, #0
 8001808:	d054      	beq.n	80018b4 <HAL_SPI_Transmit+0xe2>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800180a:	2303      	movs	r3, #3
 800180c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001810:	2300      	movs	r3, #0
 8001812:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001814:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8001816:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 800181a:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800181e:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8001822:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8001824:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001826:	68a3      	ldr	r3, [r4, #8]
 8001828:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800182a:	63a5      	str	r5, [r4, #56]	; 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800182c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8001830:	bf08      	it	eq
 8001832:	6803      	ldreq	r3, [r0, #0]
  hspi->TxXferSize  = Size;
 8001834:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_TX(hspi);
 8001838:	bf04      	itt	eq
 800183a:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 800183e:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001840:	6803      	ldr	r3, [r0, #0]
 8001842:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8001844:	bf5e      	ittt	pl
 8001846:	6803      	ldrpl	r3, [r0, #0]
 8001848:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 800184c:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800184e:	68e3      	ldr	r3, [r4, #12]
 8001850:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001854:	6863      	ldr	r3, [r4, #4]
 8001856:	d93e      	bls.n	80018d6 <HAL_SPI_Transmit+0x104>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001858:	b11b      	cbz	r3, 8001862 <HAL_SPI_Transmit+0x90>
 800185a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800185c:	b29b      	uxth	r3, r3
 800185e:	2b01      	cmp	r3, #1
 8001860:	d106      	bne.n	8001870 <HAL_SPI_Transmit+0x9e>
      hspi->Instance->DR = *((uint16_t *)pData);
 8001862:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001866:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 8001868:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800186a:	3b01      	subs	r3, #1
 800186c:	b29b      	uxth	r3, r3
 800186e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8001870:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001872:	b29b      	uxth	r3, r3
 8001874:	b9a3      	cbnz	r3, 80018a0 <HAL_SPI_Transmit+0xce>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001876:	463a      	mov	r2, r7
 8001878:	4631      	mov	r1, r6
 800187a:	4620      	mov	r0, r4
 800187c:	f7ff ff36 	bl	80016ec <SPI_EndRxTxTransaction>
 8001880:	2800      	cmp	r0, #0
 8001882:	d15d      	bne.n	8001940 <HAL_SPI_Transmit+0x16e>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001884:	68a3      	ldr	r3, [r4, #8]
 8001886:	b933      	cbnz	r3, 8001896 <HAL_SPI_Transmit+0xc4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001888:	9301      	str	r3, [sp, #4]
 800188a:	6823      	ldr	r3, [r4, #0]
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	9201      	str	r2, [sp, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	9301      	str	r3, [sp, #4]
 8001894:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001896:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 8001898:	3000      	adds	r0, #0
 800189a:	bf18      	it	ne
 800189c:	2001      	movne	r0, #1
 800189e:	e009      	b.n	80018b4 <HAL_SPI_Transmit+0xe2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80018a0:	6823      	ldr	r3, [r4, #0]
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	0790      	lsls	r0, r2, #30
 80018a6:	d503      	bpl.n	80018b0 <HAL_SPI_Transmit+0xde>
        hspi->Instance->DR = *((uint16_t *)pData);
 80018a8:	f835 2b02 	ldrh.w	r2, [r5], #2
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	e7db      	b.n	8001868 <HAL_SPI_Transmit+0x96>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80018b0:	b94e      	cbnz	r6, 80018c6 <HAL_SPI_Transmit+0xf4>
          errorcode = HAL_TIMEOUT;
 80018b2:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80018b4:	2301      	movs	r3, #1
 80018b6:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80018ba:	2300      	movs	r3, #0
 80018bc:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80018c0:	b002      	add	sp, #8
 80018c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80018c6:	1c71      	adds	r1, r6, #1
 80018c8:	d0d2      	beq.n	8001870 <HAL_SPI_Transmit+0x9e>
 80018ca:	f7fe fe33 	bl	8000534 <HAL_GetTick>
 80018ce:	1bc0      	subs	r0, r0, r7
 80018d0:	4286      	cmp	r6, r0
 80018d2:	d8cd      	bhi.n	8001870 <HAL_SPI_Transmit+0x9e>
 80018d4:	e7ed      	b.n	80018b2 <HAL_SPI_Transmit+0xe0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80018d6:	b11b      	cbz	r3, 80018e0 <HAL_SPI_Transmit+0x10e>
 80018d8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018da:	b29b      	uxth	r3, r3
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d10a      	bne.n	80018f6 <HAL_SPI_Transmit+0x124>
      if (hspi->TxXferCount > 1U)
 80018e0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d916      	bls.n	8001916 <HAL_SPI_Transmit+0x144>
        hspi->Instance->DR = *((uint16_t *)pData);
 80018e8:	f835 3b02 	ldrh.w	r3, [r5], #2
 80018ec:	60c3      	str	r3, [r0, #12]
          hspi->TxXferCount -= 2U;
 80018ee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018f0:	3b02      	subs	r3, #2
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 80018f6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d0bb      	beq.n	8001876 <HAL_SPI_Transmit+0xa4>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80018fe:	6823      	ldr	r3, [r4, #0]
 8001900:	689a      	ldr	r2, [r3, #8]
 8001902:	0792      	lsls	r2, r2, #30
 8001904:	d512      	bpl.n	800192c <HAL_SPI_Transmit+0x15a>
        if (hspi->TxXferCount > 1U)
 8001906:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001908:	b292      	uxth	r2, r2
 800190a:	2a01      	cmp	r2, #1
 800190c:	d90b      	bls.n	8001926 <HAL_SPI_Transmit+0x154>
          hspi->Instance->DR = *((uint16_t *)pData);
 800190e:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001912:	60da      	str	r2, [r3, #12]
 8001914:	e7eb      	b.n	80018ee <HAL_SPI_Transmit+0x11c>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8001916:	782b      	ldrb	r3, [r5, #0]
 8001918:	7303      	strb	r3, [r0, #12]
          hspi->TxXferCount--;
 800191a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800191c:	3b01      	subs	r3, #1
 800191e:	b29b      	uxth	r3, r3
 8001920:	87e3      	strh	r3, [r4, #62]	; 0x3e
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8001922:	3501      	adds	r5, #1
 8001924:	e7e7      	b.n	80018f6 <HAL_SPI_Transmit+0x124>
 8001926:	782a      	ldrb	r2, [r5, #0]
 8001928:	731a      	strb	r2, [r3, #12]
 800192a:	e7f6      	b.n	800191a <HAL_SPI_Transmit+0x148>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800192c:	2e00      	cmp	r6, #0
 800192e:	d0c0      	beq.n	80018b2 <HAL_SPI_Transmit+0xe0>
 8001930:	1c73      	adds	r3, r6, #1
 8001932:	d0e0      	beq.n	80018f6 <HAL_SPI_Transmit+0x124>
 8001934:	f7fe fdfe 	bl	8000534 <HAL_GetTick>
 8001938:	1bc0      	subs	r0, r0, r7
 800193a:	4286      	cmp	r6, r0
 800193c:	d8db      	bhi.n	80018f6 <HAL_SPI_Transmit+0x124>
 800193e:	e7b8      	b.n	80018b2 <HAL_SPI_Transmit+0xe0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001940:	2320      	movs	r3, #32
 8001942:	6623      	str	r3, [r4, #96]	; 0x60
 8001944:	e79e      	b.n	8001884 <HAL_SPI_Transmit+0xb2>
    errorcode = HAL_BUSY;
 8001946:	2002      	movs	r0, #2
 8001948:	e7b4      	b.n	80018b4 <HAL_SPI_Transmit+0xe2>
  __HAL_LOCK(hspi);
 800194a:	2002      	movs	r0, #2
 800194c:	e7b8      	b.n	80018c0 <HAL_SPI_Transmit+0xee>

0800194e <UART_EndRxTransfer>:
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800194e:	6803      	ldr	r3, [r0, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001956:	601a      	str	r2, [r3, #0]
#endif
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001958:	689a      	ldr	r2, [r3, #8]
 800195a:	f022 0201 	bic.w	r2, r2, #1
 800195e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001960:	2320      	movs	r3, #32
 8001962:	f880 3072 	strb.w	r3, [r0, #114]	; 0x72
  
  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001966:	2300      	movs	r3, #0
 8001968:	6603      	str	r3, [r0, #96]	; 0x60
 800196a:	4770      	bx	lr

0800196c <HAL_UART_TxCpltCallback>:
 800196c:	4770      	bx	lr

0800196e <HAL_UART_ErrorCallback>:
 800196e:	4770      	bx	lr

08001970 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001970:	6803      	ldr	r3, [r0, #0]
 8001972:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001974:	6819      	ldr	r1, [r3, #0]
{
 8001976:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8001978:	0716      	lsls	r6, r2, #28
{
 800197a:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800197c:	689d      	ldr	r5, [r3, #8]
  if (errorflags == RESET)
 800197e:	d10a      	bne.n	8001996 <HAL_UART_IRQHandler+0x26>
    if(((isrflags & USART_ISR_RXNE) != RESET)
 8001980:	0696      	lsls	r6, r2, #26
 8001982:	d565      	bpl.n	8001a50 <HAL_UART_IRQHandler+0xe0>
       && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001984:	068e      	lsls	r6, r1, #26
 8001986:	d563      	bpl.n	8001a50 <HAL_UART_IRQHandler+0xe0>
      if (huart->RxISR != NULL) {huart->RxISR(huart);}
 8001988:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800198a:	2b00      	cmp	r3, #0
 800198c:	f000 8089 	beq.w	8001aa2 <HAL_UART_IRQHandler+0x132>
}
 8001990:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    if (huart->TxISR != NULL) {huart->TxISR(huart);}
 8001994:	4718      	bx	r3
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8001996:	f015 0001 	ands.w	r0, r5, #1
 800199a:	d102      	bne.n	80019a2 <HAL_UART_IRQHandler+0x32>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 800199c:	f411 7f90 	tst.w	r1, #288	; 0x120
 80019a0:	d056      	beq.n	8001a50 <HAL_UART_IRQHandler+0xe0>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80019a2:	07d5      	lsls	r5, r2, #31
 80019a4:	d507      	bpl.n	80019b6 <HAL_UART_IRQHandler+0x46>
 80019a6:	05ce      	lsls	r6, r1, #23
 80019a8:	d505      	bpl.n	80019b6 <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80019aa:	2501      	movs	r5, #1
 80019ac:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80019ae:	6f65      	ldr	r5, [r4, #116]	; 0x74
 80019b0:	f045 0501 	orr.w	r5, r5, #1
 80019b4:	6765      	str	r5, [r4, #116]	; 0x74
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80019b6:	0795      	lsls	r5, r2, #30
 80019b8:	d506      	bpl.n	80019c8 <HAL_UART_IRQHandler+0x58>
 80019ba:	b128      	cbz	r0, 80019c8 <HAL_UART_IRQHandler+0x58>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80019bc:	2502      	movs	r5, #2
 80019be:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80019c0:	6f65      	ldr	r5, [r4, #116]	; 0x74
 80019c2:	f045 0504 	orr.w	r5, r5, #4
 80019c6:	6765      	str	r5, [r4, #116]	; 0x74
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80019c8:	0756      	lsls	r6, r2, #29
 80019ca:	d506      	bpl.n	80019da <HAL_UART_IRQHandler+0x6a>
 80019cc:	b128      	cbz	r0, 80019da <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80019ce:	2504      	movs	r5, #4
 80019d0:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80019d2:	6f65      	ldr	r5, [r4, #116]	; 0x74
 80019d4:	f045 0502 	orr.w	r5, r5, #2
 80019d8:	6765      	str	r5, [r4, #116]	; 0x74
    if(   ((isrflags & USART_ISR_ORE) != RESET)
 80019da:	0715      	lsls	r5, r2, #28
 80019dc:	d507      	bpl.n	80019ee <HAL_UART_IRQHandler+0x7e>
       &&(  ((cr1its & USART_CR1_RXNEIE) != RESET) ||
 80019de:	068e      	lsls	r6, r1, #26
 80019e0:	d400      	bmi.n	80019e4 <HAL_UART_IRQHandler+0x74>
 80019e2:	b120      	cbz	r0, 80019ee <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80019e4:	2008      	movs	r0, #8
 80019e6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80019e8:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80019ea:	4303      	orrs	r3, r0
 80019ec:	6763      	str	r3, [r4, #116]	; 0x74
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80019ee:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d056      	beq.n	8001aa2 <HAL_UART_IRQHandler+0x132>
      if(((isrflags & USART_ISR_RXNE) != RESET)
 80019f4:	0695      	lsls	r5, r2, #26
 80019f6:	d505      	bpl.n	8001a04 <HAL_UART_IRQHandler+0x94>
         && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80019f8:	0688      	lsls	r0, r1, #26
 80019fa:	d503      	bpl.n	8001a04 <HAL_UART_IRQHandler+0x94>
        if (huart->RxISR != NULL) {huart->RxISR(huart);}
 80019fc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80019fe:	b10b      	cbz	r3, 8001a04 <HAL_UART_IRQHandler+0x94>
 8001a00:	4620      	mov	r0, r4
 8001a02:	4798      	blx	r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001a04:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001a06:	0719      	lsls	r1, r3, #28
        UART_EndRxTransfer(huart);
 8001a08:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001a0a:	d404      	bmi.n	8001a16 <HAL_UART_IRQHandler+0xa6>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8001a0c:	6823      	ldr	r3, [r4, #0]
 8001a0e:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001a10:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001a14:	d018      	beq.n	8001a48 <HAL_UART_IRQHandler+0xd8>
        UART_EndRxTransfer(huart);
 8001a16:	f7ff ff9a 	bl	800194e <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a1a:	6823      	ldr	r3, [r4, #0]
 8001a1c:	689a      	ldr	r2, [r3, #8]
 8001a1e:	0652      	lsls	r2, r2, #25
 8001a20:	d50e      	bpl.n	8001a40 <HAL_UART_IRQHandler+0xd0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a22:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001a24:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a2a:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001a2c:	b140      	cbz	r0, 8001a40 <HAL_UART_IRQHandler+0xd0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001a2e:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <HAL_UART_IRQHandler+0x134>)
 8001a30:	6383      	str	r3, [r0, #56]	; 0x38
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001a32:	f7fe fe0c 	bl	800064e <HAL_DMA_Abort_IT>
 8001a36:	2800      	cmp	r0, #0
 8001a38:	d033      	beq.n	8001aa2 <HAL_UART_IRQHandler+0x132>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001a3a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001a3c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001a3e:	e7a7      	b.n	8001990 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8001a40:	4620      	mov	r0, r4
 8001a42:	f7ff ff94 	bl	800196e <HAL_UART_ErrorCallback>
 8001a46:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001a48:	f7ff ff91 	bl	800196e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a4c:	6765      	str	r5, [r4, #116]	; 0x74
 8001a4e:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8001a50:	02d6      	lsls	r6, r2, #11
 8001a52:	d50e      	bpl.n	8001a72 <HAL_UART_IRQHandler+0x102>
 8001a54:	0268      	lsls	r0, r5, #9
 8001a56:	d50c      	bpl.n	8001a72 <HAL_UART_IRQHandler+0x102>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001a58:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001a5c:	621a      	str	r2, [r3, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8001a5e:	2320      	movs	r3, #32
 8001a60:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    HAL_UARTEx_WakeupCallback(huart);
 8001a64:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8001a66:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
}
 8001a6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8001a6e:	f000 baa6 	b.w	8001fbe <HAL_UARTEx_WakeupCallback>
  if(((isrflags & USART_ISR_TXE) != RESET)
 8001a72:	0616      	lsls	r6, r2, #24
 8001a74:	d505      	bpl.n	8001a82 <HAL_UART_IRQHandler+0x112>
     && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001a76:	060d      	lsls	r5, r1, #24
 8001a78:	d503      	bpl.n	8001a82 <HAL_UART_IRQHandler+0x112>
    if (huart->TxISR != NULL) {huart->TxISR(huart);}
 8001a7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001a7c:	b18b      	cbz	r3, 8001aa2 <HAL_UART_IRQHandler+0x132>
 8001a7e:	4620      	mov	r0, r4
 8001a80:	e786      	b.n	8001990 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001a82:	0650      	lsls	r0, r2, #25
 8001a84:	d50d      	bpl.n	8001aa2 <HAL_UART_IRQHandler+0x132>
 8001a86:	064a      	lsls	r2, r1, #25
 8001a88:	d50b      	bpl.n	8001aa2 <HAL_UART_IRQHandler+0x132>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a90:	601a      	str	r2, [r3, #0]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001a92:	2320      	movs	r3, #32
 8001a94:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  
  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	6663      	str	r3, [r4, #100]	; 0x64
  
  HAL_UART_TxCpltCallback(huart);
 8001a9c:	4620      	mov	r0, r4
 8001a9e:	f7ff ff65 	bl	800196c <HAL_UART_TxCpltCallback>
 8001aa2:	bd70      	pop	{r4, r5, r6, pc}
 8001aa4:	08001aa9 	.word	0x08001aa9

08001aa8 <UART_DMAAbortOnError>:
{
 8001aa8:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8001aaa:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8001aac:	2300      	movs	r3, #0
 8001aae:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8001ab2:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8001ab6:	f7ff ff5a 	bl	800196e <HAL_UART_ErrorCallback>
 8001aba:	bd08      	pop	{r3, pc}

08001abc <UART_SetConfig>:
  if(UART_INSTANCE_LOWPOWER(huart))
 8001abc:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001abe:	69c1      	ldr	r1, [r0, #28]
{
 8001ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ac2:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ac4:	6883      	ldr	r3, [r0, #8]
 8001ac6:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ac8:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001aca:	4303      	orrs	r3, r0
 8001acc:	6960      	ldr	r0, [r4, #20]
 8001ace:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ad0:	48ba      	ldr	r0, [pc, #744]	; (8001dbc <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ad2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ad4:	4028      	ands	r0, r5
 8001ad6:	4303      	orrs	r3, r0
 8001ad8:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ada:	6853      	ldr	r3, [r2, #4]
 8001adc:	68e0      	ldr	r0, [r4, #12]
 8001ade:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ae2:	4303      	orrs	r3, r0
 8001ae4:	6053      	str	r3, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001ae6:	4bb6      	ldr	r3, [pc, #728]	; (8001dc0 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001ae8:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001aea:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 8001aec:	bf1c      	itt	ne
 8001aee:	6a23      	ldrne	r3, [r4, #32]
 8001af0:	4318      	orrne	r0, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001af2:	6893      	ldr	r3, [r2, #8]
 8001af4:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8001af8:	4303      	orrs	r3, r0
 8001afa:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001afc:	4bb1      	ldr	r3, [pc, #708]	; (8001dc4 <UART_SetConfig+0x308>)
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d119      	bne.n	8001b36 <UART_SetConfig+0x7a>
 8001b02:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001b06:	4ab0      	ldr	r2, [pc, #704]	; (8001dc8 <UART_SetConfig+0x30c>)
 8001b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b0c:	f003 0303 	and.w	r3, r3, #3
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b10:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001b14:	5cd3      	ldrb	r3, [r2, r3]
 8001b16:	f040 8138 	bne.w	8001d8a <UART_SetConfig+0x2ce>
    switch (clocksource)
 8001b1a:	2b08      	cmp	r3, #8
 8001b1c:	f200 808f 	bhi.w	8001c3e <UART_SetConfig+0x182>
 8001b20:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001b24:	00ca011a 	.word	0x00ca011a
 8001b28:	008d00f9 	.word	0x008d00f9
 8001b2c:	008d0114 	.word	0x008d0114
 8001b30:	008d008d 	.word	0x008d008d
 8001b34:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b36:	4ba5      	ldr	r3, [pc, #660]	; (8001dcc <UART_SetConfig+0x310>)
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d107      	bne.n	8001b4c <UART_SetConfig+0x90>
 8001b3c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8001b40:	4aa3      	ldr	r2, [pc, #652]	; (8001dd0 <UART_SetConfig+0x314>)
 8001b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b46:	f003 030c 	and.w	r3, r3, #12
 8001b4a:	e7e1      	b.n	8001b10 <UART_SetConfig+0x54>
 8001b4c:	4ba1      	ldr	r3, [pc, #644]	; (8001dd4 <UART_SetConfig+0x318>)
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d123      	bne.n	8001b9a <UART_SetConfig+0xde>
 8001b52:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8001b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b5a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001b5e:	2b10      	cmp	r3, #16
 8001b60:	f000 80f1 	beq.w	8001d46 <UART_SetConfig+0x28a>
 8001b64:	d80b      	bhi.n	8001b7e <UART_SetConfig+0xc2>
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f000 80f3 	beq.w	8001d52 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b6c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
      ret = HAL_ERROR;
 8001b70:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001b74:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b78:	f000 80f8 	beq.w	8001d6c <UART_SetConfig+0x2b0>
 8001b7c:	e0a8      	b.n	8001cd0 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b7e:	2b20      	cmp	r3, #32
 8001b80:	f000 80c6 	beq.w	8001d10 <UART_SetConfig+0x254>
 8001b84:	2b30      	cmp	r3, #48	; 0x30
 8001b86:	d1f1      	bne.n	8001b6c <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b88:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001b8c:	f040 80b8 	bne.w	8001d00 <UART_SetConfig+0x244>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001b90:	6860      	ldr	r0, [r4, #4]
 8001b92:	0843      	lsrs	r3, r0, #1
 8001b94:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001b98:	e0c3      	b.n	8001d22 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b9a:	4b8f      	ldr	r3, [pc, #572]	; (8001dd8 <UART_SetConfig+0x31c>)
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d11e      	bne.n	8001bde <UART_SetConfig+0x122>
 8001ba0:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8001ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ba8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001bac:	2b40      	cmp	r3, #64	; 0x40
 8001bae:	f000 80bb 	beq.w	8001d28 <UART_SetConfig+0x26c>
 8001bb2:	d80a      	bhi.n	8001bca <UART_SetConfig+0x10e>
 8001bb4:	b97b      	cbnz	r3, 8001bd6 <UART_SetConfig+0x11a>
  if(UART_INSTANCE_LOWPOWER(huart))
 8001bb6:	4b82      	ldr	r3, [pc, #520]	; (8001dc0 <UART_SetConfig+0x304>)
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	f040 80ca 	bne.w	8001d52 <UART_SetConfig+0x296>
      lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8001bbe:	f7ff fa21 	bl	8001004 <HAL_RCC_GetPCLK1Freq>
      break;
 8001bc2:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8001bc4:	bbb0      	cbnz	r0, 8001c34 <UART_SetConfig+0x178>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	e03a      	b.n	8001c40 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001bca:	2b80      	cmp	r3, #128	; 0x80
 8001bcc:	f000 809d 	beq.w	8001d0a <UART_SetConfig+0x24e>
 8001bd0:	2bc0      	cmp	r3, #192	; 0xc0
 8001bd2:	f000 80b0 	beq.w	8001d36 <UART_SetConfig+0x27a>
  if(UART_INSTANCE_LOWPOWER(huart))
 8001bd6:	4b7a      	ldr	r3, [pc, #488]	; (8001dc0 <UART_SetConfig+0x304>)
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d1c7      	bne.n	8001b6c <UART_SetConfig+0xb0>
 8001bdc:	e02f      	b.n	8001c3e <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001bde:	4b7f      	ldr	r3, [pc, #508]	; (8001ddc <UART_SetConfig+0x320>)
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d111      	bne.n	8001c08 <UART_SetConfig+0x14c>
 8001be4:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8001be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001bf4:	f000 8098 	beq.w	8001d28 <UART_SetConfig+0x26c>
 8001bf8:	d9dc      	bls.n	8001bb4 <UART_SetConfig+0xf8>
 8001bfa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bfe:	f000 8084 	beq.w	8001d0a <UART_SetConfig+0x24e>
 8001c02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c06:	e7e4      	b.n	8001bd2 <UART_SetConfig+0x116>
 8001c08:	4b6d      	ldr	r3, [pc, #436]	; (8001dc0 <UART_SetConfig+0x304>)
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d1ae      	bne.n	8001b6c <UART_SetConfig+0xb0>
 8001c0e:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8001c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c16:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001c1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c1e:	f000 8083 	beq.w	8001d28 <UART_SetConfig+0x26c>
 8001c22:	d9c7      	bls.n	8001bb4 <UART_SetConfig+0xf8>
 8001c24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c28:	d06f      	beq.n	8001d0a <UART_SetConfig+0x24e>
 8001c2a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001c2e:	e7d0      	b.n	8001bd2 <UART_SetConfig+0x116>
      lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001c30:	486b      	ldr	r0, [pc, #428]	; (8001de0 <UART_SetConfig+0x324>)
  if(UART_INSTANCE_LOWPOWER(huart))
 8001c32:	2302      	movs	r3, #2
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8001c34:	6862      	ldr	r2, [r4, #4]
 8001c36:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8001c3a:	4281      	cmp	r1, r0
 8001c3c:	d905      	bls.n	8001c4a <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8001c3e:	2201      	movs	r2, #1
  huart->RxISR = NULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001c44:	6663      	str	r3, [r4, #100]	; 0x64
}
 8001c46:	4610      	mov	r0, r2
 8001c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8001c4a:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8001c4e:	d8f6      	bhi.n	8001c3e <UART_SetConfig+0x182>
        switch (clocksource)
 8001c50:	2b08      	cmp	r3, #8
 8001c52:	d82e      	bhi.n	8001cb2 <UART_SetConfig+0x1f6>
 8001c54:	e8df f003 	tbb	[pc, r3]
 8001c58:	2d1c2d05 	.word	0x2d1c2d05
 8001c5c:	2d2d2d24 	.word	0x2d2d2d24
 8001c60:	27          	.byte	0x27
 8001c61:	00          	.byte	0x00
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001c62:	f7ff f9cf 	bl	8001004 <HAL_RCC_GetPCLK1Freq>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001c66:	6862      	ldr	r2, [r4, #4]
 8001c68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c6c:	0856      	lsrs	r6, r2, #1
 8001c6e:	2700      	movs	r7, #0
 8001c70:	fbe1 6700 	umlal	r6, r7, r1, r0
 8001c74:	2300      	movs	r3, #0
 8001c76:	4630      	mov	r0, r6
 8001c78:	4639      	mov	r1, r7
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001c7a:	f7fe faa5 	bl	80001c8 <__aeabi_uldivmod>
          break;
 8001c7e:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001c80:	4b58      	ldr	r3, [pc, #352]	; (8001de4 <UART_SetConfig+0x328>)
 8001c82:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8001c86:	4299      	cmp	r1, r3
 8001c88:	d8d9      	bhi.n	8001c3e <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8001c8a:	6823      	ldr	r3, [r4, #0]
 8001c8c:	60d8      	str	r0, [r3, #12]
 8001c8e:	e7d7      	b.n	8001c40 <UART_SetConfig+0x184>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8001c90:	4855      	ldr	r0, [pc, #340]	; (8001de8 <UART_SetConfig+0x32c>)
 8001c92:	0855      	lsrs	r5, r2, #1
 8001c94:	2300      	movs	r3, #0
 8001c96:	2100      	movs	r1, #0
 8001c98:	1940      	adds	r0, r0, r5
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001c9a:	f141 0100 	adc.w	r1, r1, #0
 8001c9e:	e7ec      	b.n	8001c7a <UART_SetConfig+0x1be>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001ca0:	f7fe fe5a 	bl	8000958 <HAL_RCC_GetSysClockFreq>
 8001ca4:	e7df      	b.n	8001c66 <UART_SetConfig+0x1aa>
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001ca6:	0850      	lsrs	r0, r2, #1
 8001ca8:	2100      	movs	r1, #0
 8001caa:	2300      	movs	r3, #0
 8001cac:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8001cb0:	e7f3      	b.n	8001c9a <UART_SetConfig+0x1de>
          ret = HAL_ERROR;
 8001cb2:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001cb4:	2000      	movs	r0, #0
 8001cb6:	e7e3      	b.n	8001c80 <UART_SetConfig+0x1c4>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001cb8:	f7ff f9b4 	bl	8001024 <HAL_RCC_GetPCLK2Freq>
 8001cbc:	e04e      	b.n	8001d5c <UART_SetConfig+0x2a0>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001cbe:	f7ff f9a1 	bl	8001004 <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001cc2:	6862      	ldr	r2, [r4, #4]
 8001cc4:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001cc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001ccc:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001cce:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001cd0:	f1a3 0010 	sub.w	r0, r3, #16
 8001cd4:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001cd8:	4288      	cmp	r0, r1
 8001cda:	d8b0      	bhi.n	8001c3e <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8001cdc:	6821      	ldr	r1, [r4, #0]
 8001cde:	60cb      	str	r3, [r1, #12]
 8001ce0:	e7ae      	b.n	8001c40 <UART_SetConfig+0x184>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001ce2:	f7ff f99f 	bl	8001024 <HAL_RCC_GetPCLK2Freq>
 8001ce6:	e7ec      	b.n	8001cc2 <UART_SetConfig+0x206>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001ce8:	6860      	ldr	r0, [r4, #4]
 8001cea:	0843      	lsrs	r3, r0, #1
 8001cec:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001cf0:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001cf4:	fbb3 f3f0 	udiv	r3, r3, r0
 8001cf8:	e7e8      	b.n	8001ccc <UART_SetConfig+0x210>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001cfa:	f7fe fe2d 	bl	8000958 <HAL_RCC_GetSysClockFreq>
 8001cfe:	e7e0      	b.n	8001cc2 <UART_SetConfig+0x206>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001d00:	6860      	ldr	r0, [r4, #4]
 8001d02:	0843      	lsrs	r3, r0, #1
 8001d04:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001d08:	e7f4      	b.n	8001cf4 <UART_SetConfig+0x238>
  if(UART_INSTANCE_LOWPOWER(huart))
 8001d0a:	4b2d      	ldr	r3, [pc, #180]	; (8001dc0 <UART_SetConfig+0x304>)
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d08f      	beq.n	8001c30 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d10:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001d14:	d1e8      	bne.n	8001ce8 <UART_SetConfig+0x22c>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001d16:	6860      	ldr	r0, [r4, #4]
 8001d18:	0843      	lsrs	r3, r0, #1
 8001d1a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8001d1e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001d22:	fbb3 f3f0 	udiv	r3, r3, r0
 8001d26:	e01f      	b.n	8001d68 <UART_SetConfig+0x2ac>
  if(UART_INSTANCE_LOWPOWER(huart))
 8001d28:	4b25      	ldr	r3, [pc, #148]	; (8001dc0 <UART_SetConfig+0x304>)
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d10b      	bne.n	8001d46 <UART_SetConfig+0x28a>
      lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8001d2e:	f7fe fe13 	bl	8000958 <HAL_RCC_GetSysClockFreq>
      break;
 8001d32:	2304      	movs	r3, #4
 8001d34:	e746      	b.n	8001bc4 <UART_SetConfig+0x108>
  if(UART_INSTANCE_LOWPOWER(huart))
 8001d36:	4b22      	ldr	r3, [pc, #136]	; (8001dc0 <UART_SetConfig+0x304>)
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	f47f af25 	bne.w	8001b88 <UART_SetConfig+0xcc>
      lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8001d3e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if(UART_INSTANCE_LOWPOWER(huart))
 8001d42:	2308      	movs	r3, #8
 8001d44:	e776      	b.n	8001c34 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d46:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001d4a:	d1d6      	bne.n	8001cfa <UART_SetConfig+0x23e>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001d4c:	f7fe fe04 	bl	8000958 <HAL_RCC_GetSysClockFreq>
 8001d50:	e004      	b.n	8001d5c <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d52:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001d56:	d1b2      	bne.n	8001cbe <UART_SetConfig+0x202>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001d58:	f7ff f954 	bl	8001004 <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001d5c:	6861      	ldr	r1, [r4, #4]
 8001d5e:	084a      	lsrs	r2, r1, #1
 8001d60:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001d64:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d68:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d6a:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d6c:	f1a3 0010 	sub.w	r0, r3, #16
 8001d70:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001d74:	4288      	cmp	r0, r1
 8001d76:	f63f af62 	bhi.w	8001c3e <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8001d7a:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8001d7e:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001d80:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8001d84:	430b      	orrs	r3, r1
 8001d86:	60c3      	str	r3, [r0, #12]
 8001d88:	e75a      	b.n	8001c40 <UART_SetConfig+0x184>
    switch (clocksource)
 8001d8a:	2b08      	cmp	r3, #8
 8001d8c:	f63f af57 	bhi.w	8001c3e <UART_SetConfig+0x182>
 8001d90:	a201      	add	r2, pc, #4	; (adr r2, 8001d98 <UART_SetConfig+0x2dc>)
 8001d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d96:	bf00      	nop
 8001d98:	08001cbf 	.word	0x08001cbf
 8001d9c:	08001ce3 	.word	0x08001ce3
 8001da0:	08001ce9 	.word	0x08001ce9
 8001da4:	08001c3f 	.word	0x08001c3f
 8001da8:	08001cfb 	.word	0x08001cfb
 8001dac:	08001c3f 	.word	0x08001c3f
 8001db0:	08001c3f 	.word	0x08001c3f
 8001db4:	08001c3f 	.word	0x08001c3f
 8001db8:	08001d01 	.word	0x08001d01
 8001dbc:	efff69f3 	.word	0xefff69f3
 8001dc0:	40008000 	.word	0x40008000
 8001dc4:	40013800 	.word	0x40013800
 8001dc8:	0800286c 	.word	0x0800286c
 8001dcc:	40004400 	.word	0x40004400
 8001dd0:	08002870 	.word	0x08002870
 8001dd4:	40004800 	.word	0x40004800
 8001dd8:	40004c00 	.word	0x40004c00
 8001ddc:	40005000 	.word	0x40005000
 8001de0:	00f42400 	.word	0x00f42400
 8001de4:	000ffcff 	.word	0x000ffcff
 8001de8:	f4240000 	.word	0xf4240000

08001dec <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001dec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001dee:	07da      	lsls	r2, r3, #31
{
 8001df0:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001df2:	d506      	bpl.n	8001e02 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001df4:	6801      	ldr	r1, [r0, #0]
 8001df6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001df8:	684a      	ldr	r2, [r1, #4]
 8001dfa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001dfe:	4322      	orrs	r2, r4
 8001e00:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001e02:	079c      	lsls	r4, r3, #30
 8001e04:	d506      	bpl.n	8001e14 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001e06:	6801      	ldr	r1, [r0, #0]
 8001e08:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001e0a:	684a      	ldr	r2, [r1, #4]
 8001e0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e10:	4322      	orrs	r2, r4
 8001e12:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001e14:	0759      	lsls	r1, r3, #29
 8001e16:	d506      	bpl.n	8001e26 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001e18:	6801      	ldr	r1, [r0, #0]
 8001e1a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001e1c:	684a      	ldr	r2, [r1, #4]
 8001e1e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e22:	4322      	orrs	r2, r4
 8001e24:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001e26:	071a      	lsls	r2, r3, #28
 8001e28:	d506      	bpl.n	8001e38 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001e2a:	6801      	ldr	r1, [r0, #0]
 8001e2c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001e2e:	684a      	ldr	r2, [r1, #4]
 8001e30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e34:	4322      	orrs	r2, r4
 8001e36:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001e38:	06dc      	lsls	r4, r3, #27
 8001e3a:	d506      	bpl.n	8001e4a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001e3c:	6801      	ldr	r1, [r0, #0]
 8001e3e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001e40:	688a      	ldr	r2, [r1, #8]
 8001e42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e46:	4322      	orrs	r2, r4
 8001e48:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001e4a:	0699      	lsls	r1, r3, #26
 8001e4c:	d506      	bpl.n	8001e5c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001e4e:	6801      	ldr	r1, [r0, #0]
 8001e50:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001e52:	688a      	ldr	r2, [r1, #8]
 8001e54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e58:	4322      	orrs	r2, r4
 8001e5a:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001e5c:	065a      	lsls	r2, r3, #25
 8001e5e:	d50f      	bpl.n	8001e80 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001e60:	6801      	ldr	r1, [r0, #0]
 8001e62:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001e64:	684a      	ldr	r2, [r1, #4]
 8001e66:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001e6a:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001e6c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001e70:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001e72:	d105      	bne.n	8001e80 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001e74:	684a      	ldr	r2, [r1, #4]
 8001e76:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001e78:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001e7c:	4322      	orrs	r2, r4
 8001e7e:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001e80:	061b      	lsls	r3, r3, #24
 8001e82:	d506      	bpl.n	8001e92 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001e84:	6802      	ldr	r2, [r0, #0]
 8001e86:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001e88:	6853      	ldr	r3, [r2, #4]
 8001e8a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001e8e:	430b      	orrs	r3, r1
 8001e90:	6053      	str	r3, [r2, #4]
 8001e92:	bd10      	pop	{r4, pc}

08001e94 <UART_WaitOnFlagUntilTimeout>:
{
 8001e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e98:	9d06      	ldr	r5, [sp, #24]
 8001e9a:	4604      	mov	r4, r0
 8001e9c:	460f      	mov	r7, r1
 8001e9e:	4616      	mov	r6, r2
 8001ea0:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ea2:	6821      	ldr	r1, [r4, #0]
 8001ea4:	69ca      	ldr	r2, [r1, #28]
 8001ea6:	ea37 0302 	bics.w	r3, r7, r2
 8001eaa:	bf0c      	ite	eq
 8001eac:	2201      	moveq	r2, #1
 8001eae:	2200      	movne	r2, #0
 8001eb0:	42b2      	cmp	r2, r6
 8001eb2:	d002      	beq.n	8001eba <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001eb4:	2000      	movs	r0, #0
}
 8001eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001eba:	1c6b      	adds	r3, r5, #1
 8001ebc:	d0f2      	beq.n	8001ea4 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001ebe:	b99d      	cbnz	r5, 8001ee8 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001ec0:	6823      	ldr	r3, [r4, #0]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001ec8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001eca:	689a      	ldr	r2, [r3, #8]
 8001ecc:	f022 0201 	bic.w	r2, r2, #1
 8001ed0:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001ed2:	2320      	movs	r3, #32
 8001ed4:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8001ed8:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8001edc:	2300      	movs	r3, #0
 8001ede:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8001ee2:	2003      	movs	r0, #3
 8001ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001ee8:	f7fe fb24 	bl	8000534 <HAL_GetTick>
 8001eec:	eba0 0008 	sub.w	r0, r0, r8
 8001ef0:	4285      	cmp	r5, r0
 8001ef2:	d2d6      	bcs.n	8001ea2 <UART_WaitOnFlagUntilTimeout+0xe>
 8001ef4:	e7e4      	b.n	8001ec0 <UART_WaitOnFlagUntilTimeout+0x2c>

08001ef6 <UART_CheckIdleState>:
{
 8001ef6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001ef8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001efa:	2600      	movs	r6, #0
 8001efc:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8001efe:	f7fe fb19 	bl	8000534 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f02:	6823      	ldr	r3, [r4, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8001f08:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f0a:	d417      	bmi.n	8001f3c <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001f0c:	6823      	ldr	r3, [r4, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	075b      	lsls	r3, r3, #29
 8001f12:	d50a      	bpl.n	8001f2a <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	462b      	mov	r3, r5
 8001f1e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001f22:	4620      	mov	r0, r4
 8001f24:	f7ff ffb6 	bl	8001e94 <UART_WaitOnFlagUntilTimeout>
 8001f28:	b9a0      	cbnz	r0, 8001f54 <UART_CheckIdleState+0x5e>
  huart->gState= HAL_UART_STATE_READY;
 8001f2a:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001f2c:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001f2e:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8001f32:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState= HAL_UART_STATE_READY;
 8001f36:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8001f3a:	e00c      	b.n	8001f56 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	4632      	mov	r2, r6
 8001f44:	4603      	mov	r3, r0
 8001f46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001f4a:	4620      	mov	r0, r4
 8001f4c:	f7ff ffa2 	bl	8001e94 <UART_WaitOnFlagUntilTimeout>
 8001f50:	2800      	cmp	r0, #0
 8001f52:	d0db      	beq.n	8001f0c <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001f54:	2003      	movs	r0, #3
}
 8001f56:	b002      	add	sp, #8
 8001f58:	bd70      	pop	{r4, r5, r6, pc}

08001f5a <HAL_UART_Init>:
{
 8001f5a:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001f5c:	4604      	mov	r4, r0
 8001f5e:	b360      	cbz	r0, 8001fba <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001f60:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8001f64:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f68:	b91b      	cbnz	r3, 8001f72 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001f6a:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8001f6e:	f000 fbc5 	bl	80026fc <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001f72:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001f74:	2324      	movs	r3, #36	; 0x24
 8001f76:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8001f7a:	6813      	ldr	r3, [r2, #0]
 8001f7c:	f023 0301 	bic.w	r3, r3, #1
 8001f80:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001f82:	4620      	mov	r0, r4
 8001f84:	f7ff fd9a 	bl	8001abc <UART_SetConfig>
 8001f88:	2801      	cmp	r0, #1
 8001f8a:	d016      	beq.n	8001fba <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001f8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f8e:	b113      	cbz	r3, 8001f96 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8001f90:	4620      	mov	r0, r4
 8001f92:	f7ff ff2b 	bl	8001dec <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f96:	6823      	ldr	r3, [r4, #0]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fa0:	689a      	ldr	r2, [r3, #8]
 8001fa2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fa6:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8001fae:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8001fb0:	601a      	str	r2, [r3, #0]
}
 8001fb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8001fb6:	f7ff bf9e 	b.w	8001ef6 <UART_CheckIdleState>
}
 8001fba:	2001      	movs	r0, #1
 8001fbc:	bd10      	pop	{r4, pc}

08001fbe <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
 __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8001fbe:	4770      	bx	lr

08001fc0 <FCU_Transmit_G>:
 * Transmettre une donne  la partie gauche du FCU
 * Paramtres : reg = registre o envoyer la donne (Digits 1-4, leds 5, indics 6)
 * 			    data = valeur  envoyer au registre ( defines dans fcu_functions.h )
 */
void FCU_Transmit_G(uint8_t reg, uint8_t data)
{
 8001fc0:	b513      	push	{r0, r1, r4, lr}
	HAL_GPIO_WritePin(NSS_AffG_GPIO_Port, NSS_AffG_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit(&hspi3, &reg , 1, 1000);
 8001fc2:	4c12      	ldr	r4, [pc, #72]	; (800200c <FCU_Transmit_G+0x4c>)
{
 8001fc4:	f88d 0007 	strb.w	r0, [sp, #7]
 8001fc8:	f88d 1006 	strb.w	r1, [sp, #6]
	HAL_GPIO_WritePin(NSS_AffG_GPIO_Port, NSS_AffG_Pin, GPIO_PIN_RESET);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fd6:	f7fe fc3b 	bl	8000850 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &reg , 1, 1000);
 8001fda:	f10d 0107 	add.w	r1, sp, #7
 8001fde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	4620      	mov	r0, r4
 8001fe6:	f7ff fbf4 	bl	80017d2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 8001fea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fee:	f10d 0106 	add.w	r1, sp, #6
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	4620      	mov	r0, r4
 8001ff6:	f7ff fbec 	bl	80017d2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(NSS_AffG_GPIO_Port, NSS_AffG_Pin, GPIO_PIN_SET);
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002000:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002004:	f7fe fc24 	bl	8000850 <HAL_GPIO_WritePin>
}
 8002008:	b002      	add	sp, #8
 800200a:	bd10      	pop	{r4, pc}
 800200c:	20000028 	.word	0x20000028

08002010 <FCU_Transmit_D>:
 * Transmettre une donne  la partie droite du FCU
 * Paramtres : reg = registre o envoyer la donne (Digits 1-4, leds 5, indics 8)
 * 			    data = valeur  envoyer au registre ( defines dans fcu_functions.h )
 */
void FCU_Transmit_D(uint8_t reg, uint8_t data)
{
 8002010:	b537      	push	{r0, r1, r2, r4, r5, lr}
	HAL_GPIO_WritePin(NSS_AffD_GPIO_Port, NSS_AffD_Pin, GPIO_PIN_RESET);
 8002012:	4c11      	ldr	r4, [pc, #68]	; (8002058 <FCU_Transmit_D+0x48>)
	HAL_SPI_Transmit(&hspi3, &reg , 1, 1000);
 8002014:	4d11      	ldr	r5, [pc, #68]	; (800205c <FCU_Transmit_D+0x4c>)
{
 8002016:	f88d 0007 	strb.w	r0, [sp, #7]
 800201a:	f88d 1006 	strb.w	r1, [sp, #6]
	HAL_GPIO_WritePin(NSS_AffD_GPIO_Port, NSS_AffD_Pin, GPIO_PIN_RESET);
 800201e:	4620      	mov	r0, r4
 8002020:	2200      	movs	r2, #0
 8002022:	2180      	movs	r1, #128	; 0x80
 8002024:	f7fe fc14 	bl	8000850 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &reg , 1, 1000);
 8002028:	f10d 0107 	add.w	r1, sp, #7
 800202c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002030:	2201      	movs	r2, #1
 8002032:	4628      	mov	r0, r5
 8002034:	f7ff fbcd 	bl	80017d2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 8002038:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800203c:	f10d 0106 	add.w	r1, sp, #6
 8002040:	2201      	movs	r2, #1
 8002042:	4628      	mov	r0, r5
 8002044:	f7ff fbc5 	bl	80017d2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(NSS_AffD_GPIO_Port, NSS_AffD_Pin, GPIO_PIN_SET);
 8002048:	2201      	movs	r2, #1
 800204a:	2180      	movs	r1, #128	; 0x80
 800204c:	4620      	mov	r0, r4
 800204e:	f7fe fbff 	bl	8000850 <HAL_GPIO_WritePin>
}
 8002052:	b003      	add	sp, #12
 8002054:	bd30      	pop	{r4, r5, pc}
 8002056:	bf00      	nop
 8002058:	48000800 	.word	0x48000800
 800205c:	20000028 	.word	0x20000028

08002060 <FCU_Transmit_C>:
 * Paramtres : addr = addresse de la sous partie  controler de 1  3 ( 0 = toutes )
 * 				reg = registre o envoyer la donne (Digits 1-5 (6 pour addr = 1), leds & indics 6-7 (7-8 pour addr = 1))
 * 			    data = valeur  envoyer au registre ( defines dans fcu_functions.h )
 */
void FCU_Transmit_C(uint8_t addr, uint8_t reg, uint8_t data)
{
 8002060:	b513      	push	{r0, r1, r4, lr}
 8002062:	4604      	mov	r4, r0
 8002064:	f88d 1007 	strb.w	r1, [sp, #7]
 8002068:	f88d 2006 	strb.w	r2, [sp, #6]
	HAL_GPIO_WritePin(NSS_AffC_GPIO_Port, NSS_AffC_Pin, GPIO_PIN_RESET);
 800206c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002070:	2200      	movs	r2, #0
 8002072:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002076:	f7fe fbeb 	bl	8000850 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (addr == 3 || addr == 0 ? &reg : &no_op) , 1, 1000);
 800207a:	2c03      	cmp	r4, #3
 800207c:	d001      	beq.n	8002082 <FCU_Transmit_C+0x22>
 800207e:	2c00      	cmp	r4, #0
 8002080:	d13f      	bne.n	8002102 <FCU_Transmit_C+0xa2>
 8002082:	f10d 0107 	add.w	r1, sp, #7
 8002086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800208a:	2201      	movs	r2, #1
 800208c:	481f      	ldr	r0, [pc, #124]	; (800210c <FCU_Transmit_C+0xac>)
 800208e:	f7ff fba0 	bl	80017d2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 8002092:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002096:	2201      	movs	r2, #1
 8002098:	f10d 0106 	add.w	r1, sp, #6
 800209c:	481b      	ldr	r0, [pc, #108]	; (800210c <FCU_Transmit_C+0xac>)
 800209e:	f7ff fb98 	bl	80017d2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, (addr == 2 || addr == 0 ? &reg : &no_op) , 1, 1000);
 80020a2:	2c02      	cmp	r4, #2
 80020a4:	d000      	beq.n	80020a8 <FCU_Transmit_C+0x48>
 80020a6:	bb74      	cbnz	r4, 8002106 <FCU_Transmit_C+0xa6>
 80020a8:	f10d 0107 	add.w	r1, sp, #7
 80020ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020b0:	2201      	movs	r2, #1
 80020b2:	4816      	ldr	r0, [pc, #88]	; (800210c <FCU_Transmit_C+0xac>)
 80020b4:	f7ff fb8d 	bl	80017d2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 80020b8:	f10d 0106 	add.w	r1, sp, #6
 80020bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020c0:	2201      	movs	r2, #1
 80020c2:	4812      	ldr	r0, [pc, #72]	; (800210c <FCU_Transmit_C+0xac>)
 80020c4:	f7ff fb85 	bl	80017d2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, (addr == 1 || addr == 0 ? &reg : &no_op) , 1, 1000);
 80020c8:	2c01      	cmp	r4, #1
 80020ca:	bf88      	it	hi
 80020cc:	4910      	ldrhi	r1, [pc, #64]	; (8002110 <FCU_Transmit_C+0xb0>)
 80020ce:	480f      	ldr	r0, [pc, #60]	; (800210c <FCU_Transmit_C+0xac>)
 80020d0:	bf98      	it	ls
 80020d2:	f10d 0107 	addls.w	r1, sp, #7
 80020d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020da:	2201      	movs	r2, #1
 80020dc:	f7ff fb79 	bl	80017d2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data , 1, 1000);
 80020e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020e4:	f10d 0106 	add.w	r1, sp, #6
 80020e8:	2201      	movs	r2, #1
 80020ea:	4808      	ldr	r0, [pc, #32]	; (800210c <FCU_Transmit_C+0xac>)
 80020ec:	f7ff fb71 	bl	80017d2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(NSS_AffC_GPIO_Port, NSS_AffC_Pin, GPIO_PIN_SET);
 80020f0:	2201      	movs	r2, #1
 80020f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020fa:	f7fe fba9 	bl	8000850 <HAL_GPIO_WritePin>
}
 80020fe:	b002      	add	sp, #8
 8002100:	bd10      	pop	{r4, pc}
	HAL_SPI_Transmit(&hspi3, (addr == 3 || addr == 0 ? &reg : &no_op) , 1, 1000);
 8002102:	4903      	ldr	r1, [pc, #12]	; (8002110 <FCU_Transmit_C+0xb0>)
 8002104:	e7bf      	b.n	8002086 <FCU_Transmit_C+0x26>
	HAL_SPI_Transmit(&hspi3, (addr == 2 || addr == 0 ? &reg : &no_op) , 1, 1000);
 8002106:	4902      	ldr	r1, [pc, #8]	; (8002110 <FCU_Transmit_C+0xb0>)
 8002108:	e7d0      	b.n	80020ac <FCU_Transmit_C+0x4c>
 800210a:	bf00      	nop
 800210c:	20000028 	.word	0x20000028
 8002110:	20000020 	.word	0x20000020

08002114 <FCU_Affich_Clear>:

/**
 * Effacer et teindre tous les digits, leds, et voyants du FCU
 */
void FCU_Affich_Clear()
{
 8002114:	b538      	push	{r3, r4, r5, lr}
 8002116:	2400      	movs	r4, #0
 8002118:	b2e5      	uxtb	r5, r4
	for(uint8_t i = 0; i < 7; i++)
	{
		FCU_Transmit_G(i, DIGIT_BLANK);
 800211a:	210f      	movs	r1, #15
 800211c:	4628      	mov	r0, r5
 800211e:	f7ff ff4f 	bl	8001fc0 <FCU_Transmit_G>
		FCU_Transmit_D(i, DIGIT_BLANK);
 8002122:	210f      	movs	r1, #15
 8002124:	4628      	mov	r0, r5
 8002126:	f7ff ff73 	bl	8002010 <FCU_Transmit_D>
 800212a:	3401      	adds	r4, #1
		FCU_Transmit_C(0, i, DIGIT_BLANK);
 800212c:	220f      	movs	r2, #15
 800212e:	4629      	mov	r1, r5
 8002130:	2000      	movs	r0, #0
 8002132:	f7ff ff95 	bl	8002060 <FCU_Transmit_C>
	for(uint8_t i = 0; i < 7; i++)
 8002136:	2c07      	cmp	r4, #7
 8002138:	d1ee      	bne.n	8002118 <FCU_Affich_Clear+0x4>
	}
	FCU_Transmit_G(5, 0x00);
 800213a:	2100      	movs	r1, #0
 800213c:	2005      	movs	r0, #5
 800213e:	f7ff ff3f 	bl	8001fc0 <FCU_Transmit_G>
	FCU_Transmit_G(6, 0x00);
 8002142:	2100      	movs	r1, #0
 8002144:	2006      	movs	r0, #6
 8002146:	f7ff ff3b 	bl	8001fc0 <FCU_Transmit_G>
	FCU_Transmit_C(1, 7, 0x00);
 800214a:	4621      	mov	r1, r4
 800214c:	2200      	movs	r2, #0
 800214e:	2001      	movs	r0, #1
 8002150:	f7ff ff86 	bl	8002060 <FCU_Transmit_C>
	FCU_Transmit_C(1, 8, 0x00);
 8002154:	2200      	movs	r2, #0
 8002156:	2108      	movs	r1, #8
 8002158:	2001      	movs	r0, #1
 800215a:	f7ff ff81 	bl	8002060 <FCU_Transmit_C>
	FCU_Transmit_C(2, 6, 0x00);
 800215e:	2200      	movs	r2, #0
 8002160:	2106      	movs	r1, #6
 8002162:	2002      	movs	r0, #2
 8002164:	f7ff ff7c 	bl	8002060 <FCU_Transmit_C>
	FCU_Transmit_C(2, 7, 0x00);
 8002168:	4621      	mov	r1, r4
 800216a:	2200      	movs	r2, #0
 800216c:	2002      	movs	r0, #2
 800216e:	f7ff ff77 	bl	8002060 <FCU_Transmit_C>
	FCU_Transmit_C(3, 6, 0x00);
 8002172:	2200      	movs	r2, #0
 8002174:	2106      	movs	r1, #6
 8002176:	2003      	movs	r0, #3
 8002178:	f7ff ff72 	bl	8002060 <FCU_Transmit_C>
	FCU_Transmit_C(3, 7, 0x00);
 800217c:	4621      	mov	r1, r4
 800217e:	2200      	movs	r2, #0
 8002180:	2003      	movs	r0, #3
 8002182:	f7ff ff6d 	bl	8002060 <FCU_Transmit_C>
	FCU_Transmit_D(5, 0x00);
 8002186:	2100      	movs	r1, #0
 8002188:	2005      	movs	r0, #5
 800218a:	f7ff ff41 	bl	8002010 <FCU_Transmit_D>
	FCU_Transmit_D(6, 0x00);
 800218e:	2100      	movs	r1, #0
 8002190:	2006      	movs	r0, #6
}
 8002192:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	FCU_Transmit_D(6, 0x00);
 8002196:	f7ff bf3b 	b.w	8002010 <FCU_Transmit_D>

0800219a <FCU_Affich_Init>:
/**
 * Teste l'adressage et les registres de chaque partie du FCU en les allumant  tour de rle
 */

void FCU_Affich_Init()
{
 800219a:	b508      	push	{r3, lr}
	  FCU_Affich_Clear();
 800219c:	f7ff ffba 	bl	8002114 <FCU_Affich_Clear>
	  FCU_Transmit_G(SHUTDOWN_MODE, 0x01); // No shutdown
 80021a0:	2101      	movs	r1, #1
 80021a2:	200c      	movs	r0, #12
 80021a4:	f7ff ff0c 	bl	8001fc0 <FCU_Transmit_G>
	  FCU_Transmit_G(SCAN_LIMIT, 0x05); // Scan Limit 0-5
 80021a8:	2105      	movs	r1, #5
 80021aa:	200b      	movs	r0, #11
 80021ac:	f7ff ff08 	bl	8001fc0 <FCU_Transmit_G>
	  FCU_Transmit_G(DECODE_MODE, 0x0F); // Decode Mode, digits 3-0
 80021b0:	210f      	movs	r1, #15
 80021b2:	2009      	movs	r0, #9
 80021b4:	f7ff ff04 	bl	8001fc0 <FCU_Transmit_G>
	  FCU_Transmit_G(INTENSITY, 0x0E); // Intensit leve
 80021b8:	210e      	movs	r1, #14
 80021ba:	200a      	movs	r0, #10
 80021bc:	f7ff ff00 	bl	8001fc0 <FCU_Transmit_G>

	  FCU_Transmit_G(TEST_DISPLAY, 0x01);
 80021c0:	2101      	movs	r1, #1
 80021c2:	200f      	movs	r0, #15
 80021c4:	f7ff fefc 	bl	8001fc0 <FCU_Transmit_G>
	  HAL_Delay(500);
 80021c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021cc:	f7fe f9b8 	bl	8000540 <HAL_Delay>
	  FCU_Transmit_G(TEST_DISPLAY, 0x00);
 80021d0:	2100      	movs	r1, #0
 80021d2:	200f      	movs	r0, #15
 80021d4:	f7ff fef4 	bl	8001fc0 <FCU_Transmit_G>

	  FCU_Transmit_C(0, SHUTDOWN_MODE, 0x01); // No shutdown
 80021d8:	2201      	movs	r2, #1
 80021da:	210c      	movs	r1, #12
 80021dc:	2000      	movs	r0, #0
 80021de:	f7ff ff3f 	bl	8002060 <FCU_Transmit_C>
	  FCU_Transmit_C(0, SCAN_LIMIT, 0x06); // Scan Limit 0-6
 80021e2:	2206      	movs	r2, #6
 80021e4:	210b      	movs	r1, #11
 80021e6:	2000      	movs	r0, #0
 80021e8:	f7ff ff3a 	bl	8002060 <FCU_Transmit_C>
	  FCU_Transmit_C(1, SCAN_LIMIT, 0x07); // Scan Limit 0-7
 80021ec:	2207      	movs	r2, #7
 80021ee:	210b      	movs	r1, #11
 80021f0:	2001      	movs	r0, #1
 80021f2:	f7ff ff35 	bl	8002060 <FCU_Transmit_C>
	  FCU_Transmit_C(0, DECODE_MODE, 0x1F); // Decode Mode, digits 4-0
 80021f6:	221f      	movs	r2, #31
 80021f8:	2109      	movs	r1, #9
 80021fa:	2000      	movs	r0, #0
 80021fc:	f7ff ff30 	bl	8002060 <FCU_Transmit_C>
	  FCU_Transmit_C(1, DECODE_MODE, 0x3F); // Decode Mode, digits 5-0
 8002200:	223f      	movs	r2, #63	; 0x3f
 8002202:	2109      	movs	r1, #9
 8002204:	2001      	movs	r0, #1
 8002206:	f7ff ff2b 	bl	8002060 <FCU_Transmit_C>
	  FCU_Transmit_C(0, INTENSITY, 0x0E); // Intensit leve
 800220a:	220e      	movs	r2, #14
 800220c:	210a      	movs	r1, #10
 800220e:	2000      	movs	r0, #0
 8002210:	f7ff ff26 	bl	8002060 <FCU_Transmit_C>
	  FCU_Transmit_C(1, TEST_DISPLAY, 0x01);
 8002214:	2201      	movs	r2, #1
 8002216:	4610      	mov	r0, r2
 8002218:	210f      	movs	r1, #15
 800221a:	f7ff ff21 	bl	8002060 <FCU_Transmit_C>
	  HAL_Delay(500);
 800221e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002222:	f7fe f98d 	bl	8000540 <HAL_Delay>
	  FCU_Transmit_C(1, TEST_DISPLAY, 0x00);
 8002226:	2200      	movs	r2, #0
 8002228:	210f      	movs	r1, #15
 800222a:	2001      	movs	r0, #1
 800222c:	f7ff ff18 	bl	8002060 <FCU_Transmit_C>
	  FCU_Transmit_C(2, TEST_DISPLAY, 0x01);
 8002230:	2201      	movs	r2, #1
 8002232:	210f      	movs	r1, #15
 8002234:	2002      	movs	r0, #2
 8002236:	f7ff ff13 	bl	8002060 <FCU_Transmit_C>
	  HAL_Delay(500);
 800223a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800223e:	f7fe f97f 	bl	8000540 <HAL_Delay>
	  FCU_Transmit_C(2, TEST_DISPLAY, 0x00);
 8002242:	2200      	movs	r2, #0
 8002244:	210f      	movs	r1, #15
 8002246:	2002      	movs	r0, #2
 8002248:	f7ff ff0a 	bl	8002060 <FCU_Transmit_C>
	  FCU_Transmit_C(3, TEST_DISPLAY, 0x01);
 800224c:	2201      	movs	r2, #1
 800224e:	210f      	movs	r1, #15
 8002250:	2003      	movs	r0, #3
 8002252:	f7ff ff05 	bl	8002060 <FCU_Transmit_C>
	  HAL_Delay(500);
 8002256:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800225a:	f7fe f971 	bl	8000540 <HAL_Delay>
	  FCU_Transmit_C(3, TEST_DISPLAY, 0x00);
 800225e:	2200      	movs	r2, #0
 8002260:	210f      	movs	r1, #15
 8002262:	2003      	movs	r0, #3
 8002264:	f7ff fefc 	bl	8002060 <FCU_Transmit_C>
	  FCU_Transmit_C(0, TEST_DISPLAY, 0x01);
 8002268:	2201      	movs	r2, #1
 800226a:	210f      	movs	r1, #15
 800226c:	2000      	movs	r0, #0
 800226e:	f7ff fef7 	bl	8002060 <FCU_Transmit_C>
	  HAL_Delay(500);
 8002272:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002276:	f7fe f963 	bl	8000540 <HAL_Delay>
	  FCU_Transmit_C(0, TEST_DISPLAY, 0x00);
 800227a:	2200      	movs	r2, #0
 800227c:	4610      	mov	r0, r2
 800227e:	210f      	movs	r1, #15
 8002280:	f7ff feee 	bl	8002060 <FCU_Transmit_C>

	  FCU_Transmit_D(SHUTDOWN_MODE, 0x01); // No shutdown
 8002284:	2101      	movs	r1, #1
 8002286:	200c      	movs	r0, #12
 8002288:	f7ff fec2 	bl	8002010 <FCU_Transmit_D>
	  FCU_Transmit_D(SCAN_LIMIT, 0x05); // Scan Limit 0-5
 800228c:	2105      	movs	r1, #5
 800228e:	200b      	movs	r0, #11
 8002290:	f7ff febe 	bl	8002010 <FCU_Transmit_D>
	  FCU_Transmit_D(DECODE_MODE, 0x0F); // Decode Mode, digits 3-0
 8002294:	210f      	movs	r1, #15
 8002296:	2009      	movs	r0, #9
 8002298:	f7ff feba 	bl	8002010 <FCU_Transmit_D>
	  FCU_Transmit_D(INTENSITY, 0x0E); // Intensit leve
 800229c:	210e      	movs	r1, #14
 800229e:	200a      	movs	r0, #10
 80022a0:	f7ff feb6 	bl	8002010 <FCU_Transmit_D>
	  FCU_Transmit_D(TEST_DISPLAY, 0x01);
 80022a4:	2101      	movs	r1, #1
 80022a6:	200f      	movs	r0, #15
 80022a8:	f7ff feb2 	bl	8002010 <FCU_Transmit_D>
	  HAL_Delay(500);
 80022ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022b0:	f7fe f946 	bl	8000540 <HAL_Delay>
	  FCU_Transmit_D(TEST_DISPLAY, 0x00);
 80022b4:	2100      	movs	r1, #0
 80022b6:	200f      	movs	r0, #15
}
 80022b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  FCU_Transmit_D(TEST_DISPLAY, 0x00);
 80022bc:	f7ff bea8 	b.w	8002010 <FCU_Transmit_D>

080022c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022c0:	b510      	push	{r4, lr}
 80022c2:	b0b8      	sub	sp, #224	; 0xe0
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022c8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80022ca:	2310      	movs	r3, #16
 80022cc:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 80022ce:	2301      	movs	r3, #1
 80022d0:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80022d2:	230a      	movs	r3, #10
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022d4:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 10;
 80022d6:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022d8:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80022da:	2307      	movs	r3, #7
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022dc:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022de:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022e0:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80022e2:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80022e4:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80022e6:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022e8:	f7fe fb9e 	bl	8000a28 <HAL_RCC_OscConfig>
 80022ec:	b100      	cbz	r0, 80022f0 <SystemClock_Config+0x30>
 80022ee:	e7fe      	b.n	80022ee <SystemClock_Config+0x2e>

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022f0:	220f      	movs	r2, #15
 80022f2:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022f4:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022f6:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022f8:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80022fa:	2104      	movs	r1, #4
 80022fc:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022fe:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002302:	f7fe fdc3 	bl	8000e8c <HAL_RCC_ClockConfig>
 8002306:	b100      	cbz	r0, 800230a <SystemClock_Config+0x4a>
 8002308:	e7fe      	b.n	8002308 <SystemClock_Config+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800230a:	9025      	str	r0, [sp, #148]	; 0x94
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800230c:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800230e:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002310:	f7fe ffa4 	bl	800125c <HAL_RCCEx_PeriphCLKConfig>
 8002314:	b100      	cbz	r0, 8002318 <SystemClock_Config+0x58>
 8002316:	e7fe      	b.n	8002316 <SystemClock_Config+0x56>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002318:	f44f 7000 	mov.w	r0, #512	; 0x200
 800231c:	f7fe faa6 	bl	800086c <HAL_PWREx_ControlVoltageScaling>
 8002320:	4604      	mov	r4, r0
 8002322:	b100      	cbz	r0, 8002326 <SystemClock_Config+0x66>
 8002324:	e7fe      	b.n	8002324 <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002326:	f7fe fe67 	bl	8000ff8 <HAL_RCC_GetHCLKFreq>
 800232a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800232e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002332:	f7fe f965 	bl	8000600 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002336:	2004      	movs	r0, #4
 8002338:	f7fe f978 	bl	800062c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800233c:	4622      	mov	r2, r4
 800233e:	4621      	mov	r1, r4
 8002340:	f04f 30ff 	mov.w	r0, #4294967295
 8002344:	f7fe f91c 	bl	8000580 <HAL_NVIC_SetPriority>
}
 8002348:	b038      	add	sp, #224	; 0xe0
 800234a:	bd10      	pop	{r4, pc}

0800234c <main>:
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 8002350:	f7fe f8d6 	bl	8000500 <HAL_Init>
  SystemClock_Config();
 8002354:	f7ff ffb4 	bl	80022c0 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002358:	4baa      	ldr	r3, [pc, #680]	; (8002604 <main+0x2b8>)
 800235a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800235c:	f042 0204 	orr.w	r2, r2, #4
 8002360:	64da      	str	r2, [r3, #76]	; 0x4c
 8002362:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002364:	f002 0204 	and.w	r2, r2, #4
 8002368:	9201      	str	r2, [sp, #4]
 800236a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800236c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800236e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002372:	64da      	str	r2, [r3, #76]	; 0x4c
 8002374:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002376:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800237a:	9202      	str	r2, [sp, #8]
 800237c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800237e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002380:	f042 0201 	orr.w	r2, r2, #1
 8002384:	64da      	str	r2, [r3, #76]	; 0x4c
 8002386:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002388:	f002 0201 	and.w	r2, r2, #1
 800238c:	9203      	str	r2, [sp, #12]
 800238e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002390:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002392:	f042 0202 	orr.w	r2, r2, #2
 8002396:	64da      	str	r2, [r3, #76]	; 0x4c
 8002398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	9304      	str	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|NSS_Reset_Pin, GPIO_PIN_RESET);
 80023a0:	2200      	movs	r2, #0
 80023a2:	21a0      	movs	r1, #160	; 0xa0
 80023a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a8:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|NSS_Reset_Pin, GPIO_PIN_RESET);
 80023aa:	f7fe fa51 	bl	8000850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Switch_Pin|NSS_BL_Pin, GPIO_PIN_SET);
 80023ae:	2201      	movs	r2, #1
 80023b0:	f44f 6188 	mov.w	r1, #1088	; 0x440
 80023b4:	4894      	ldr	r0, [pc, #592]	; (8002608 <main+0x2bc>)
 80023b6:	f7fe fa4b 	bl	8000850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_AffD_GPIO_Port, NSS_AffD_Pin, GPIO_PIN_SET);
 80023ba:	2201      	movs	r2, #1
 80023bc:	2180      	movs	r1, #128	; 0x80
 80023be:	4893      	ldr	r0, [pc, #588]	; (800260c <main+0x2c0>)
 80023c0:	f7fe fa46 	bl	8000850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_AffG_Pin|NSS_AffC_Pin, GPIO_PIN_SET);
 80023c4:	2201      	movs	r2, #1
 80023c6:	f44f 7140 	mov.w	r1, #768	; 0x300
 80023ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ce:	f7fe fa3f 	bl	8000850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d6:	2600      	movs	r6, #0
  GPIO_InitStruct.Pin = B1_Pin;
 80023d8:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023da:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023dc:	4b8c      	ldr	r3, [pc, #560]	; (8002610 <main+0x2c4>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023de:	488b      	ldr	r0, [pc, #556]	; (800260c <main+0x2c0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023e0:	9306      	str	r3, [sp, #24]

  /*Configure GPIO pin : POT_INT_Pin */
  GPIO_InitStruct.Pin = POT_INT_Pin;
 80023e2:	2401      	movs	r4, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e4:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023e6:	2703      	movs	r7, #3
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023e8:	f7fe f956 	bl	8000698 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(POT_INT_GPIO_Port, &GPIO_InitStruct);
 80023ec:	a905      	add	r1, sp, #20
 80023ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = POT_INT_Pin;
 80023f2:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023f4:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f6:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(POT_INT_GPIO_Port, &GPIO_InitStruct);
 80023f8:	f7fe f94e 	bl	8000698 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 NSS_Reset_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|NSS_Reset_Pin;
 80023fc:	23a0      	movs	r3, #160	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fe:	a905      	add	r1, sp, #20
 8002400:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /*Configure GPIO pins : NSS_Switch_Pin NSS_BL_Pin */
  GPIO_InitStruct.Pin = NSS_Switch_Pin|NSS_BL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002404:	2502      	movs	r5, #2
  GPIO_InitStruct.Pin = GPIO_PIN_5|NSS_Reset_Pin;
 8002406:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002408:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240a:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800240c:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800240e:	f7fe f943 	bl	8000698 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = NSS_Switch_Pin|NSS_BL_Pin;
 8002412:	f44f 6388 	mov.w	r3, #1088	; 0x440
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002416:	a905      	add	r1, sp, #20
 8002418:	487b      	ldr	r0, [pc, #492]	; (8002608 <main+0x2bc>)
  GPIO_InitStruct.Pin = NSS_Switch_Pin|NSS_BL_Pin;
 800241a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800241c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002420:	9508      	str	r5, [sp, #32]

  /*Configure GPIO pin : NSS_AffD_Pin */
  GPIO_InitStruct.Pin = NSS_AffD_Pin;
 8002422:	f04f 0880 	mov.w	r8, #128	; 0x80
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002426:	f7fe f937 	bl	8000698 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(NSS_AffD_GPIO_Port, &GPIO_InitStruct);
 800242a:	a905      	add	r1, sp, #20
 800242c:	4877      	ldr	r0, [pc, #476]	; (800260c <main+0x2c0>)
  GPIO_InitStruct.Pin = NSS_AffD_Pin;
 800242e:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002432:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002436:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(NSS_AffD_GPIO_Port, &GPIO_InitStruct);
 8002438:	f7fe f92e 	bl	8000698 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_AffG_Pin NSS_AffC_Pin */
  GPIO_InitStruct.Pin = NSS_AffG_Pin|NSS_AffC_Pin;
 800243c:	f44f 7340 	mov.w	r3, #768	; 0x300
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002440:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002444:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = NSS_AffG_Pin|NSS_AffC_Pin;
 8002446:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002448:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244a:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800244c:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244e:	f7fe f923 	bl	8000698 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8002452:	4870      	ldr	r0, [pc, #448]	; (8002614 <main+0x2c8>)
  huart2.Init.BaudRate = 115200;
 8002454:	4b70      	ldr	r3, [pc, #448]	; (8002618 <main+0x2cc>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002456:	6086      	str	r6, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8002458:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800245c:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002460:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002462:	60c6      	str	r6, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002464:	6106      	str	r6, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002466:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002468:	6186      	str	r6, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800246a:	61c6      	str	r6, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800246c:	6206      	str	r6, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800246e:	6246      	str	r6, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002470:	f7ff fd73 	bl	8001f5a <HAL_UART_Init>
 8002474:	b100      	cbz	r0, 8002478 <main+0x12c>
 8002476:	e7fe      	b.n	8002476 <main+0x12a>
  hspi3.Instance = SPI3;
 8002478:	4b68      	ldr	r3, [pc, #416]	; (800261c <main+0x2d0>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800247a:	4969      	ldr	r1, [pc, #420]	; (8002620 <main+0x2d4>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800247c:	6098      	str	r0, [r3, #8]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800247e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002482:	e883 0006 	stmia.w	r3, {r1, r2}
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002486:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800248a:	60da      	str	r2, [r3, #12]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800248c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002490:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002492:	2228      	movs	r2, #40	; 0x28
 8002494:	61da      	str	r2, [r3, #28]
  hspi3.Init.CRCPolynomial = 7;
 8002496:	2207      	movs	r2, #7
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002498:	6158      	str	r0, [r3, #20]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800249a:	6218      	str	r0, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800249c:	6258      	str	r0, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800249e:	6298      	str	r0, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80024a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024a2:	6318      	str	r0, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024a4:	2208      	movs	r2, #8
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80024a6:	4618      	mov	r0, r3
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80024a8:	611d      	str	r5, [r3, #16]
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024aa:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80024ac:	f7ff f940 	bl	8001730 <HAL_SPI_Init>
 80024b0:	4606      	mov	r6, r0
 80024b2:	b100      	cbz	r0, 80024b6 <main+0x16a>
 80024b4:	e7fe      	b.n	80024b4 <main+0x168>
  HAL_GPIO_WritePin(NSS_Reset_GPIO_Port, NSS_Reset_Pin, GPIO_PIN_RESET);
 80024b6:	4602      	mov	r2, r0
 80024b8:	4641      	mov	r1, r8
 80024ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024be:	f7fe f9c7 	bl	8000850 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80024c2:	4620      	mov	r0, r4
 80024c4:	f7fe f83c 	bl	8000540 <HAL_Delay>
  HAL_GPIO_WritePin(NSS_Reset_GPIO_Port, NSS_Reset_Pin, GPIO_PIN_SET);
 80024c8:	4622      	mov	r2, r4
 80024ca:	4641      	mov	r1, r8
 80024cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024d0:	f7fe f9be 	bl	8000850 <HAL_GPIO_WritePin>
  FCU_Affich_Init();
 80024d4:	f7ff fe61 	bl	800219a <FCU_Affich_Init>
  HAL_Delay(1000);
 80024d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024dc:	f7fe f830 	bl	8000540 <HAL_Delay>
  FCU_Transmit_G(DECODE_MODE, 0x06);
 80024e0:	2106      	movs	r1, #6
 80024e2:	2009      	movs	r0, #9
 80024e4:	f7ff fd6c 	bl	8001fc0 <FCU_Transmit_G>
  FCU_Transmit_C(1, DECODE_MODE, 0x00);
 80024e8:	4632      	mov	r2, r6
 80024ea:	2109      	movs	r1, #9
 80024ec:	4620      	mov	r0, r4
 80024ee:	f7ff fdb7 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(2, DECODE_MODE, 0x00);
 80024f2:	4632      	mov	r2, r6
 80024f4:	2109      	movs	r1, #9
 80024f6:	4628      	mov	r0, r5
 80024f8:	f7ff fdb2 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(3, DECODE_MODE, 0x00);
 80024fc:	4632      	mov	r2, r6
 80024fe:	2109      	movs	r1, #9
 8002500:	4638      	mov	r0, r7
 8002502:	f7ff fdad 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_D(DECODE_MODE, 0x0E);
 8002506:	210e      	movs	r1, #14
 8002508:	2009      	movs	r0, #9
 800250a:	f7ff fd81 	bl	8002010 <FCU_Transmit_D>
  FCU_Transmit_G(1, 0x0F); //t
 800250e:	210f      	movs	r1, #15
 8002510:	4620      	mov	r0, r4
 8002512:	f7ff fd55 	bl	8001fc0 <FCU_Transmit_G>
  FCU_Transmit_G(2, 0x0B); //E
 8002516:	210b      	movs	r1, #11
 8002518:	4628      	mov	r0, r5
 800251a:	f7ff fd51 	bl	8001fc0 <FCU_Transmit_G>
  FCU_Transmit_G(3, 0x05); //S
 800251e:	2105      	movs	r1, #5
 8002520:	4638      	mov	r0, r7
 8002522:	f7ff fd4d 	bl	8001fc0 <FCU_Transmit_G>
  FCU_Transmit_G(4, 0x0F); //t
 8002526:	210f      	movs	r1, #15
 8002528:	2004      	movs	r0, #4
 800252a:	f7ff fd49 	bl	8001fc0 <FCU_Transmit_G>
  FCU_Transmit_C(1, 1, 0x00);
 800252e:	4632      	mov	r2, r6
 8002530:	4621      	mov	r1, r4
 8002532:	4620      	mov	r0, r4
 8002534:	f7ff fd94 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(1, 2, 0b01110111); // A
 8002538:	2277      	movs	r2, #119	; 0x77
 800253a:	4629      	mov	r1, r5
 800253c:	4620      	mov	r0, r4
 800253e:	f7ff fd8f 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(1, 3, 0b00111110); // U
 8002542:	223e      	movs	r2, #62	; 0x3e
 8002544:	4639      	mov	r1, r7
 8002546:	4620      	mov	r0, r4
 8002548:	f7ff fd8a 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(1, 4, 0b00001110); // L
 800254c:	220e      	movs	r2, #14
 800254e:	2104      	movs	r1, #4
 8002550:	4620      	mov	r0, r4
 8002552:	f7ff fd85 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(1, 5, 0b01110111); // A
 8002556:	2277      	movs	r2, #119	; 0x77
 8002558:	2105      	movs	r1, #5
 800255a:	4620      	mov	r0, r4
 800255c:	f7ff fd80 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(1, 6, 0b00011111); // b
 8002560:	221f      	movs	r2, #31
 8002562:	2106      	movs	r1, #6
 8002564:	4620      	mov	r0, r4
 8002566:	f7ff fd7b 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(2, 1, 0x00);
 800256a:	4632      	mov	r2, r6
 800256c:	4621      	mov	r1, r4
 800256e:	4628      	mov	r0, r5
 8002570:	f7ff fd76 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(2, 2, 0b00111101); // d
 8002574:	223d      	movs	r2, #61	; 0x3d
 8002576:	4629      	mov	r1, r5
 8002578:	4628      	mov	r0, r5
 800257a:	f7ff fd71 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(2, 3, 0b00111110); // U
 800257e:	223e      	movs	r2, #62	; 0x3e
 8002580:	4639      	mov	r1, r7
 8002582:	4628      	mov	r0, r5
 8002584:	f7ff fd6c 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(2, 4, 0x00);
 8002588:	4632      	mov	r2, r6
 800258a:	2104      	movs	r1, #4
 800258c:	4628      	mov	r0, r5
 800258e:	f7ff fd67 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(2, 5, 0x00);
 8002592:	4632      	mov	r2, r6
 8002594:	2105      	movs	r1, #5
 8002596:	4628      	mov	r0, r5
 8002598:	f7ff fd62 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(2, 6, 0x00);
 800259c:	4632      	mov	r2, r6
 800259e:	2106      	movs	r1, #6
 80025a0:	4628      	mov	r0, r5
 80025a2:	f7ff fd5d 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(3, 1, 0b01000111); // F
 80025a6:	2247      	movs	r2, #71	; 0x47
 80025a8:	4621      	mov	r1, r4
 80025aa:	4638      	mov	r0, r7
 80025ac:	f7ff fd58 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(3, 2, 0b01001110); // C
 80025b0:	224e      	movs	r2, #78	; 0x4e
 80025b2:	4629      	mov	r1, r5
 80025b4:	4638      	mov	r0, r7
 80025b6:	f7ff fd53 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(3, 3, 0b00111110); // U
 80025ba:	223e      	movs	r2, #62	; 0x3e
 80025bc:	4639      	mov	r1, r7
 80025be:	4638      	mov	r0, r7
 80025c0:	f7ff fd4e 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(3, 4, 0x00);
 80025c4:	4632      	mov	r2, r6
 80025c6:	2104      	movs	r1, #4
 80025c8:	4638      	mov	r0, r7
 80025ca:	f7ff fd49 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(3, 5, 0x00);
 80025ce:	4632      	mov	r2, r6
 80025d0:	2105      	movs	r1, #5
 80025d2:	4638      	mov	r0, r7
 80025d4:	f7ff fd44 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_C(3, 6, 0x00);
 80025d8:	4632      	mov	r2, r6
 80025da:	2106      	movs	r1, #6
 80025dc:	4638      	mov	r0, r7
 80025de:	f7ff fd3f 	bl	8002060 <FCU_Transmit_C>
  FCU_Transmit_D(1, 0b01110111); // A
 80025e2:	2177      	movs	r1, #119	; 0x77
 80025e4:	4620      	mov	r0, r4
 80025e6:	f7ff fd13 	bl	8002010 <FCU_Transmit_D>
  FCU_Transmit_D(2, 3); // 3
 80025ea:	4639      	mov	r1, r7
 80025ec:	4628      	mov	r0, r5
 80025ee:	f7ff fd0f 	bl	8002010 <FCU_Transmit_D>
  FCU_Transmit_D(3, 2); // 2
 80025f2:	4629      	mov	r1, r5
 80025f4:	4638      	mov	r0, r7
 80025f6:	f7ff fd0b 	bl	8002010 <FCU_Transmit_D>
  FCU_Transmit_D(4, 0); // 0
 80025fa:	4631      	mov	r1, r6
 80025fc:	2004      	movs	r0, #4
 80025fe:	f7ff fd07 	bl	8002010 <FCU_Transmit_D>
 8002602:	e7fe      	b.n	8002602 <main+0x2b6>
 8002604:	40021000 	.word	0x40021000
 8002608:	48000400 	.word	0x48000400
 800260c:	48000800 	.word	0x48000800
 8002610:	10210000 	.word	0x10210000
 8002614:	200001a8 	.word	0x200001a8
 8002618:	40004400 	.word	0x40004400
 800261c:	20000028 	.word	0x20000028
 8002620:	40003c00 	.word	0x40003c00

08002624 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002624:	4b21      	ldr	r3, [pc, #132]	; (80026ac <HAL_MspInit+0x88>)
{
 8002626:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002628:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800262a:	f042 0201 	orr.w	r2, r2, #1
 800262e:	661a      	str	r2, [r3, #96]	; 0x60
 8002630:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002632:	f002 0201 	and.w	r2, r2, #1
 8002636:	9200      	str	r2, [sp, #0]
 8002638:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800263a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800263c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002640:	659a      	str	r2, [r3, #88]	; 0x58
 8002642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002648:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800264a:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 800264c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800264e:	f7fd ff85 	bl	800055c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002652:	2200      	movs	r2, #0
 8002654:	4611      	mov	r1, r2
 8002656:	f06f 000b 	mvn.w	r0, #11
 800265a:	f7fd ff91 	bl	8000580 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800265e:	2200      	movs	r2, #0
 8002660:	4611      	mov	r1, r2
 8002662:	f06f 000a 	mvn.w	r0, #10
 8002666:	f7fd ff8b 	bl	8000580 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800266a:	2200      	movs	r2, #0
 800266c:	4611      	mov	r1, r2
 800266e:	f06f 0009 	mvn.w	r0, #9
 8002672:	f7fd ff85 	bl	8000580 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002676:	2200      	movs	r2, #0
 8002678:	4611      	mov	r1, r2
 800267a:	f06f 0004 	mvn.w	r0, #4
 800267e:	f7fd ff7f 	bl	8000580 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002682:	2200      	movs	r2, #0
 8002684:	4611      	mov	r1, r2
 8002686:	f06f 0003 	mvn.w	r0, #3
 800268a:	f7fd ff79 	bl	8000580 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800268e:	2200      	movs	r2, #0
 8002690:	4611      	mov	r1, r2
 8002692:	f06f 0001 	mvn.w	r0, #1
 8002696:	f7fd ff73 	bl	8000580 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800269a:	2200      	movs	r2, #0
 800269c:	4611      	mov	r1, r2
 800269e:	f04f 30ff 	mov.w	r0, #4294967295
 80026a2:	f7fd ff6d 	bl	8000580 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026a6:	b003      	add	sp, #12
 80026a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80026ac:	40021000 	.word	0x40021000

080026b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026b0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI3)
 80026b2:	6802      	ldr	r2, [r0, #0]
 80026b4:	4b0f      	ldr	r3, [pc, #60]	; (80026f4 <HAL_SPI_MspInit+0x44>)
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d118      	bne.n	80026ec <HAL_SPI_MspInit+0x3c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80026ba:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026be:	a901      	add	r1, sp, #4
    __HAL_RCC_SPI3_CLK_ENABLE();
 80026c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c2:	480d      	ldr	r0, [pc, #52]	; (80026f8 <HAL_SPI_MspInit+0x48>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80026c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026c8:	659a      	str	r2, [r3, #88]	; 0x58
 80026ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80026d4:	2338      	movs	r3, #56	; 0x38
 80026d6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d8:	2302      	movs	r3, #2
 80026da:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e0:	2303      	movs	r3, #3
 80026e2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026e4:	2306      	movs	r3, #6
 80026e6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026e8:	f7fd ffd6 	bl	8000698 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80026ec:	b007      	add	sp, #28
 80026ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80026f2:	bf00      	nop
 80026f4:	40003c00 	.word	0x40003c00
 80026f8:	48000400 	.word	0x48000400

080026fc <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026fc:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80026fe:	6802      	ldr	r2, [r0, #0]
 8002700:	4b13      	ldr	r3, [pc, #76]	; (8002750 <HAL_UART_MspInit+0x54>)
 8002702:	429a      	cmp	r2, r3
{
 8002704:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 8002706:	d121      	bne.n	800274c <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002708:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270c:	2400      	movs	r4, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 800270e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002710:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002714:	659a      	str	r2, [r3, #88]	; 0x58
 8002716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002718:	9403      	str	r4, [sp, #12]
    __HAL_RCC_USART2_CLK_ENABLE();
 800271a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002722:	230c      	movs	r3, #12
 8002724:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002726:	2302      	movs	r3, #2
 8002728:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800272a:	2303      	movs	r3, #3
 800272c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800272e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002730:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002732:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002736:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002738:	f7fd ffae 	bl	8000698 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800273c:	2026      	movs	r0, #38	; 0x26
 800273e:	4622      	mov	r2, r4
 8002740:	4621      	mov	r1, r4
 8002742:	f7fd ff1d 	bl	8000580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002746:	2026      	movs	r0, #38	; 0x26
 8002748:	f7fd ff4e 	bl	80005e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800274c:	b006      	add	sp, #24
 800274e:	bd10      	pop	{r4, pc}
 8002750:	40004400 	.word	0x40004400

08002754 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002754:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002756:	f7fd fee5 	bl	8000524 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800275a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800275e:	f7fd bf72 	b.w	8000646 <HAL_SYSTICK_IRQHandler>
	...

08002764 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002764:	4801      	ldr	r0, [pc, #4]	; (800276c <USART2_IRQHandler+0x8>)
 8002766:	f7ff b903 	b.w	8001970 <HAL_UART_IRQHandler>
 800276a:	bf00      	nop
 800276c:	200001a8 	.word	0x200001a8

08002770 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002770:	490f      	ldr	r1, [pc, #60]	; (80027b0 <SystemInit+0x40>)
 8002772:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002776:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800277a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800277e:	4b0d      	ldr	r3, [pc, #52]	; (80027b4 <SystemInit+0x44>)
 8002780:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002782:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8002784:	f042 0201 	orr.w	r2, r2, #1
 8002788:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 800278a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8002792:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8002796:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002798:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800279c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80027a4:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80027a6:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80027a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80027ac:	608b      	str	r3, [r1, #8]
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00
 80027b4:	40021000 	.word	0x40021000

080027b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80027b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027f0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80027bc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80027be:	e003      	b.n	80027c8 <LoopCopyDataInit>

080027c0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80027c0:	4b0c      	ldr	r3, [pc, #48]	; (80027f4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80027c2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80027c4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80027c6:	3104      	adds	r1, #4

080027c8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80027c8:	480b      	ldr	r0, [pc, #44]	; (80027f8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80027ca:	4b0c      	ldr	r3, [pc, #48]	; (80027fc <LoopForever+0xe>)
	adds	r2, r0, r1
 80027cc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80027ce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80027d0:	d3f6      	bcc.n	80027c0 <CopyDataInit>
	ldr	r2, =_sbss
 80027d2:	4a0b      	ldr	r2, [pc, #44]	; (8002800 <LoopForever+0x12>)
	b	LoopFillZerobss
 80027d4:	e002      	b.n	80027dc <LoopFillZerobss>

080027d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80027d6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027d8:	f842 3b04 	str.w	r3, [r2], #4

080027dc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027dc:	4b09      	ldr	r3, [pc, #36]	; (8002804 <LoopForever+0x16>)
	cmp	r2, r3
 80027de:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027e0:	d3f9      	bcc.n	80027d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027e2:	f7ff ffc5 	bl	8002770 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027e6:	f000 f811 	bl	800280c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027ea:	f7ff fdaf 	bl	800234c <main>

080027ee <LoopForever>:

LoopForever:
    b LoopForever
 80027ee:	e7fe      	b.n	80027ee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80027f0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80027f4:	080028d8 	.word	0x080028d8
	ldr	r0, =_sdata
 80027f8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027fc:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8002800:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8002804:	20000220 	.word	0x20000220

08002808 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002808:	e7fe      	b.n	8002808 <ADC1_2_IRQHandler>
	...

0800280c <__libc_init_array>:
 800280c:	b570      	push	{r4, r5, r6, lr}
 800280e:	4e0d      	ldr	r6, [pc, #52]	; (8002844 <__libc_init_array+0x38>)
 8002810:	4c0d      	ldr	r4, [pc, #52]	; (8002848 <__libc_init_array+0x3c>)
 8002812:	1ba4      	subs	r4, r4, r6
 8002814:	10a4      	asrs	r4, r4, #2
 8002816:	2500      	movs	r5, #0
 8002818:	42a5      	cmp	r5, r4
 800281a:	d109      	bne.n	8002830 <__libc_init_array+0x24>
 800281c:	4e0b      	ldr	r6, [pc, #44]	; (800284c <__libc_init_array+0x40>)
 800281e:	4c0c      	ldr	r4, [pc, #48]	; (8002850 <__libc_init_array+0x44>)
 8002820:	f000 f818 	bl	8002854 <_init>
 8002824:	1ba4      	subs	r4, r4, r6
 8002826:	10a4      	asrs	r4, r4, #2
 8002828:	2500      	movs	r5, #0
 800282a:	42a5      	cmp	r5, r4
 800282c:	d105      	bne.n	800283a <__libc_init_array+0x2e>
 800282e:	bd70      	pop	{r4, r5, r6, pc}
 8002830:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002834:	4798      	blx	r3
 8002836:	3501      	adds	r5, #1
 8002838:	e7ee      	b.n	8002818 <__libc_init_array+0xc>
 800283a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800283e:	4798      	blx	r3
 8002840:	3501      	adds	r5, #1
 8002842:	e7f2      	b.n	800282a <__libc_init_array+0x1e>
 8002844:	080028d0 	.word	0x080028d0
 8002848:	080028d0 	.word	0x080028d0
 800284c:	080028d0 	.word	0x080028d0
 8002850:	080028d4 	.word	0x080028d4

08002854 <_init>:
 8002854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002856:	bf00      	nop
 8002858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800285a:	bc08      	pop	{r3}
 800285c:	469e      	mov	lr, r3
 800285e:	4770      	bx	lr

08002860 <_fini>:
 8002860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002862:	bf00      	nop
 8002864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002866:	bc08      	pop	{r3}
 8002868:	469e      	mov	lr, r3
 800286a:	4770      	bx	lr
