#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 21 15:11:47 2016
# Process ID: 32150
# Current directory: /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.runs/synth_1
# Command line: vivado -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.runs/synth_1/top.vds
# Journal file: /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tftg256-2 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32157 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.609 ; gain = 130.137 ; free physical = 10383 ; free virtual = 29027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/top.vhd:17]
INFO: [Synth 8-3491] module 'PacmanWrapper' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21300' bound to instance 'PacmanWrapper_inst' of component 'PacmanWrapper' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'PacmanWrapper' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21300]
INFO: [Synth 8-638] synthesizing module 'AsyncFifo' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1]
INFO: [Synth 8-256] done synthesizing module 'AsyncFifo' (1#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1]
INFO: [Synth 8-638] synthesizing module 'Pacman' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21205]
INFO: [Synth 8-638] synthesizing module 'WidthConverter' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:267]
INFO: [Synth 8-638] synthesizing module 'CounterWithNonBlockingReset' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:224]
INFO: [Synth 8-256] done synthesizing module 'CounterWithNonBlockingReset' (2#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:224]
INFO: [Synth 8-256] done synthesizing module 'WidthConverter' (3#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:267]
INFO: [Synth 8-638] synthesizing module 'Interleaver' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:668]
INFO: [Synth 8-638] synthesizing module 'CircularPeekQueue_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:438]
INFO: [Synth 8-638] synthesizing module 'AsyncCounter_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:336]
INFO: [Synth 8-256] done synthesizing module 'AsyncCounter_0' (4#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:336]
INFO: [Synth 8-638] synthesizing module 'CounterWithSyncAndAsyncReset_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:376]
INFO: [Synth 8-256] done synthesizing module 'CounterWithSyncAndAsyncReset_0' (5#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:376]
INFO: [Synth 8-638] synthesizing module 'DualPortBRAM' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/DualPortBRAM.v:4]
	Parameter DATA bound to: 16 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortBRAM' (6#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/DualPortBRAM.v:4]
WARNING: [Synth 8-350] instance 'queue' of module 'DualPortBRAM' requires 9 connections, but only 7 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
INFO: [Synth 8-256] done synthesizing module 'CircularPeekQueue_0' (7#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:438]
INFO: [Synth 8-638] synthesizing module 'Counter_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:525]
INFO: [Synth 8-256] done synthesizing module 'Counter_0' (8#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:525]
INFO: [Synth 8-638] synthesizing module 'Counter_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:570]
INFO: [Synth 8-256] done synthesizing module 'Counter_1' (9#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:570]
INFO: [Synth 8-638] synthesizing module 'UpDownCounter' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:615]
INFO: [Synth 8-256] done synthesizing module 'UpDownCounter' (10#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:615]
INFO: [Synth 8-256] done synthesizing module 'Interleaver' (11#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:668]
INFO: [Synth 8-638] synthesizing module 'Net' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20895]
INFO: [Synth 8-638] synthesizing module 'Warp_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10574]
INFO: [Synth 8-638] synthesizing module 'WarpControl_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:941]
INFO: [Synth 8-638] synthesizing module 'Counter_3' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:749]
INFO: [Synth 8-256] done synthesizing module 'Counter_3' (12#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:749]
INFO: [Synth 8-638] synthesizing module 'Counter_4' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:794]
INFO: [Synth 8-256] done synthesizing module 'Counter_4' (13#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:794]
INFO: [Synth 8-638] synthesizing module 'Switch_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:839]
INFO: [Synth 8-256] done synthesizing module 'Switch_0' (14#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:839]
INFO: [Synth 8-638] synthesizing module 'Switch_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:890]
INFO: [Synth 8-256] done synthesizing module 'Switch_1' (15#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:890]
INFO: [Synth 8-256] done synthesizing module 'WarpControl_0' (16#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:941]
INFO: [Synth 8-638] synthesizing module 'Chain_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1284]
INFO: [Synth 8-638] synthesizing module 'ProcessingUnit' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1069]
INFO: [Synth 8-256] done synthesizing module 'ProcessingUnit' (17#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1069]
WARNING: [Synth 8-350] instance 'ProcessingUnit_31' of module 'ProcessingUnit' requires 9 connections, but only 7 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1953]
INFO: [Synth 8-256] done synthesizing module 'Chain_0' (18#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1284]
INFO: [Synth 8-638] synthesizing module 'Activation_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1964]
INFO: [Synth 8-256] done synthesizing module 'Activation_0' (19#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:1964]
INFO: [Synth 8-638] synthesizing module 'MemoryStreamer_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10313]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:2323]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_0' (20#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:2323]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:2793]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_1' (21#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:2793]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:3263]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_2' (22#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:3263]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_3' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:3733]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_3' (23#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:3733]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_4' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:4203]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_4' (24#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:4203]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_5' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:4673]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_5' (25#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:4673]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_6' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:5143]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_6' (26#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:5143]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_7' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:5613]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_7' (27#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:5613]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_8' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:6083]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_8' (28#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:6083]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_9' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:6553]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_9' (29#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:6553]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_10' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7023]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_10' (30#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7023]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_11' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7493]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_11' (31#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7493]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_12' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7963]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_12' (32#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:7963]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_13' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:8433]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_13' (33#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:8433]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_14' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:8903]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_14' (34#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:8903]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_15' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:9373]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_15' (35#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:9373]
WARNING: [Synth 8-350] instance 'MemoryUnit_15' of module 'MemoryUnit_15' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10562]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_16' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:9843]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_16' (36#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:9843]
WARNING: [Synth 8-350] instance 'biasMemoryUnit' of module 'MemoryUnit_16' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10567]
INFO: [Synth 8-256] done synthesizing module 'MemoryStreamer_0' (37#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10313]
INFO: [Synth 8-256] done synthesizing module 'Warp_0' (38#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:10574]
INFO: [Synth 8-638] synthesizing module 'Warp_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15106]
INFO: [Synth 8-638] synthesizing module 'WarpControl_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11286]
INFO: [Synth 8-638] synthesizing module 'Counter_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11196]
INFO: [Synth 8-256] done synthesizing module 'Counter_2' (39#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11196]
INFO: [Synth 8-638] synthesizing module 'Counter_5' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11241]
INFO: [Synth 8-256] done synthesizing module 'Counter_5' (40#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11241]
INFO: [Synth 8-256] done synthesizing module 'WarpControl_1' (41#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11286]
INFO: [Synth 8-638] synthesizing module 'Chain_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11414]
WARNING: [Synth 8-350] instance 'ProcessingUnit_15' of module 'ProcessingUnit' requires 9 connections, but only 7 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11747]
INFO: [Synth 8-256] done synthesizing module 'Chain_1' (42#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11414]
INFO: [Synth 8-638] synthesizing module 'Activation_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11758]
INFO: [Synth 8-256] done synthesizing module 'Activation_1' (43#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11758]
INFO: [Synth 8-638] synthesizing module 'MemoryStreamer_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14965]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_17' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11941]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11976]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_17' (44#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:11941]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_18' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12277]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12312]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_18' (45#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12277]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_19' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12613]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12648]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_19' (46#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12613]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_20' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12949]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12984]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_20' (47#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:12949]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_21' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13285]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13320]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_21' (48#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13285]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_22' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13621]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13656]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_22' (49#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13621]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_23' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13957]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13992]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_23' (50#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:13957]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_24' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14293]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14328]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_24' (51#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14293]
WARNING: [Synth 8-350] instance 'MemoryUnit_7' of module 'MemoryUnit_24' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15094]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_25' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14629]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14664]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_25' (52#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14629]
WARNING: [Synth 8-350] instance 'biasMemoryUnit' of module 'MemoryUnit_25' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15099]
INFO: [Synth 8-256] done synthesizing module 'MemoryStreamer_1' (53#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:14965]
INFO: [Synth 8-256] done synthesizing module 'Warp_1' (54#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15106]
INFO: [Synth 8-638] synthesizing module 'Warp_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18605]
INFO: [Synth 8-638] synthesizing module 'MemoryStreamer_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18464]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_26' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15440]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15475]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_26' (55#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15440]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_27' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15776]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15811]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_27' (56#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:15776]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_28' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16112]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16147]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_28' (57#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16112]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_29' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16448]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16483]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_29' (58#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16448]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_30' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16784]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16819]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_30' (59#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:16784]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_31' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17120]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17155]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_31' (60#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17120]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_32' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17456]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17491]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_32' (61#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17456]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_33' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17792]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17827]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_33' (62#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:17792]
WARNING: [Synth 8-350] instance 'MemoryUnit_7' of module 'MemoryUnit_33' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18593]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_34' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18128]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18163]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_34' (63#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18128]
WARNING: [Synth 8-350] instance 'biasMemoryUnit' of module 'MemoryUnit_34' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18598]
INFO: [Synth 8-256] done synthesizing module 'MemoryStreamer_2' (64#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18464]
INFO: [Synth 8-256] done synthesizing module 'Warp_2' (65#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18605]
INFO: [Synth 8-638] synthesizing module 'Warp_3' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20074]
INFO: [Synth 8-638] synthesizing module 'WarpControl_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18939]
INFO: [Synth 8-256] done synthesizing module 'WarpControl_2' (66#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:18939]
INFO: [Synth 8-638] synthesizing module 'Chain_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19067]
WARNING: [Synth 8-350] instance 'ProcessingUnit_9' of module 'ProcessingUnit' requires 9 connections, but only 7 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19274]
INFO: [Synth 8-256] done synthesizing module 'Chain_2' (67#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19067]
INFO: [Synth 8-638] synthesizing module 'Activation_2' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19285]
INFO: [Synth 8-256] done synthesizing module 'Activation_2' (68#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19285]
INFO: [Synth 8-638] synthesizing module 'MemoryStreamer_3' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19978]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_35' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19402]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19437]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_35' (69#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19402]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_36' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19498]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19533]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_36' (70#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19498]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_37' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19594]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19629]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_37' (71#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19594]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_38' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19690]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19725]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_38' (72#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19690]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_39' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19786]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19821]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_39' (73#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19786]
WARNING: [Synth 8-350] instance 'MemoryUnit_4' of module 'MemoryUnit_39' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20062]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit_40' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19882]
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19917]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit_40' (74#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19882]
WARNING: [Synth 8-350] instance 'biasMemoryUnit' of module 'MemoryUnit_40' requires 5 connections, but only 4 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20067]
INFO: [Synth 8-256] done synthesizing module 'MemoryStreamer_3' (75#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:19978]
INFO: [Synth 8-256] done synthesizing module 'Warp_3' (76#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20074]
WARNING: [Synth 8-350] instance 'Warp_3' of module 'Warp_3' requires 10 connections, but only 9 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20969]
INFO: [Synth 8-638] synthesizing module 'GearBox' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20736]
INFO: [Synth 8-638] synthesizing module 'BitToWord_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20300]
INFO: [Synth 8-256] done synthesizing module 'BitToWord_1' (77#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20300]
INFO: [Synth 8-638] synthesizing module 'AsyncUpDownCounter' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20464]
INFO: [Synth 8-256] done synthesizing module 'AsyncUpDownCounter' (78#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20464]
INFO: [Synth 8-638] synthesizing module 'CircularPeekQueue_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20639]
INFO: [Synth 8-638] synthesizing module 'AsyncCounter_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20537]
INFO: [Synth 8-256] done synthesizing module 'AsyncCounter_1' (79#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20537]
INFO: [Synth 8-638] synthesizing module 'CounterWithSyncAndAsyncReset_1' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20577]
INFO: [Synth 8-256] done synthesizing module 'CounterWithSyncAndAsyncReset_1' (80#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20577]
INFO: [Synth 8-638] synthesizing module 'DualPortBRAM__parameterized0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/DualPortBRAM.v:4]
	Parameter DATA bound to: 16 - type: integer 
	Parameter ADDR bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortBRAM__parameterized0' (80#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/DualPortBRAM.v:4]
WARNING: [Synth 8-350] instance 'queue' of module 'DualPortBRAM' requires 9 connections, but only 7 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
INFO: [Synth 8-256] done synthesizing module 'CircularPeekQueue_1' (81#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20639]
INFO: [Synth 8-638] synthesizing module 'WrappingCounter' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20726]
INFO: [Synth 8-256] done synthesizing module 'WrappingCounter' (82#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20726]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20857]
WARNING: [Synth 8-350] instance 'queueOutputSelectCounters' of module 'WrappingCounter' requires 2 connections, but only 1 given [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20857]
INFO: [Synth 8-256] done synthesizing module 'GearBox' (83#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20736]
INFO: [Synth 8-256] done synthesizing module 'Net' (84#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20895]
INFO: [Synth 8-638] synthesizing module 'Deinterleaver' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21121]
INFO: [Synth 8-638] synthesizing module 'BitToWord_0' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21011]
INFO: [Synth 8-256] done synthesizing module 'BitToWord_0' (85#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21011]
INFO: [Synth 8-256] done synthesizing module 'Deinterleaver' (86#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21121]
INFO: [Synth 8-256] done synthesizing module 'Pacman' (87#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21205]
INFO: [Synth 8-256] done synthesizing module 'PacmanWrapper' (88#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:21300]
INFO: [Synth 8-638] synthesizing module 'InputBridge' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/InputBridge.vhd:76]
	Parameter VENDORID bound to: 16'b0100101011000011 
	Parameter PRODUCTID bound to: 16'b1010001000000000 
	Parameter VERSIONBCD bound to: 16'b0000000000110001 
	Parameter VENDORSTR bound to: Pacman company - type: string 
	Parameter PRODUCTSTR bound to: The parallel awesome captcha machine associating numbers - type: string 
	Parameter SERIALSTR bound to: 17112016 - type: string 
	Parameter HSSUPPORT bound to: 1 - type: bool 
	Parameter SELFPOWERED bound to: 1 - type: bool 
	Parameter RXBUFSIZE_BITS bound to: 11 - type: integer 
	Parameter TXBUFSIZE_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'usb_serial' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:67' bound to instance 'usb_serial_inst' of component 'usb_serial' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/InputBridge.vhd:114]
INFO: [Synth 8-638] synthesizing module 'usb_serial' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:169]
	Parameter VENDORID bound to: 16'b0100101011000011 
	Parameter PRODUCTID bound to: 16'b1010001000000000 
	Parameter VERSIONBCD bound to: 16'b0000000000110001 
	Parameter VENDORSTR bound to: Pacman company - type: string 
	Parameter PRODUCTSTR bound to: The parallel awesome captcha machine associating numbers - type: string 
	Parameter SERIALSTR bound to: 17112016 - type: string 
	Parameter HSSUPPORT bound to: 1 - type: bool 
	Parameter SELFPOWERED bound to: 1 - type: bool 
	Parameter RXBUFSIZE_BITS bound to: 11 - type: integer 
	Parameter TXBUFSIZE_BITS bound to: 7 - type: integer 
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'usb_init' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_init.vhdl:24' bound to instance 'usb_init_inst' of component 'usb_init' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:584]
INFO: [Synth 8-638] synthesizing module 'usb_init' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_init.vhdl:70]
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'usb_init' (89#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_init.vhdl:70]
INFO: [Synth 8-3491] module 'usb_packet' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_packet.vhdl:56' bound to instance 'usb_packet_inst' of component 'usb_packet' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:601]
INFO: [Synth 8-638] synthesizing module 'usb_packet' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_packet.vhdl:113]
INFO: [Synth 8-256] done synthesizing module 'usb_packet' (90#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_packet.vhdl:113]
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'usb_transact' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_transact.vhdl:90' bound to instance 'usb_transact_inst' of component 'usb_transact' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:622]
INFO: [Synth 8-638] synthesizing module 'usb_transact' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_transact.vhdl:182]
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'usb_transact' (91#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_transact.vhdl:182]
	Parameter NENDPT bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'usb_control' declared at '/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_control.vhdl:99' bound to instance 'usb_control_inst' of component 'usb_control' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:655]
INFO: [Synth 8-638] synthesizing module 'usb_control' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_control.vhdl:208]
	Parameter NENDPT bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_control.vhdl:318]
INFO: [Synth 8-256] done synthesizing module 'usb_control' (92#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_control.vhdl:208]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:753]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:754]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:758]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:759]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:761]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:762]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:769]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:772]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:775]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:778]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:786]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:787]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:792]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:793]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:795]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:796]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:851]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:853]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:1137]
INFO: [Synth 8-256] done synthesizing module 'usb_serial' (93#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/usb_utmi/usb_serial.vhdl:169]
INFO: [Synth 8-256] done synthesizing module 'InputBridge' (94#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/InputBridge.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ulpi_port' [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/ulpi_port.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'ulpi_port' (95#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/ulpi_port.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'top' (96#1) [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/top.vhd:17]
WARNING: [Synth 8-3331] design ulpi_port has unconnected port utmi_reset
WARNING: [Synth 8-3331] design usb_control has unconnected port T_OUT
WARNING: [Synth 8-3331] design usb_control has unconnected port T_PING
WARNING: [Synth 8-3331] design usb_control has unconnected port T_OSYNC
WARNING: [Synth 8-3331] design WrappingCounter has unconnected port io_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.047 ; gain = 218.574 ; free physical = 10292 ; free virtual = 28938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[15] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[14] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[13] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[12] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[11] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[10] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[9] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[8] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[7] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[6] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[5] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[4] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[3] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[2] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[1] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[0] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:498]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[15] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[14] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[13] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[12] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[11] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[10] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[9] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[8] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[7] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[6] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[5] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[4] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[3] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[2] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[1] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
WARNING: [Synth 8-3295] tying undriven pin queue:b_din[0] to constant 0 [/home/ulrich/chisel/fpga/usbtest/vivado_proj/src/PacmanWrapper.v:20699]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.047 ; gain = 218.574 ; free physical = 10292 ; free virtual = 28938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'ulpi_clk60_IBUF'. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.117 ; gain = 0.000 ; free physical = 10127 ; free virtual = 28774
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.117 ; gain = 575.645 ; free physical = 10126 ; free virtual = 28772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.117 ; gain = 575.645 ; free physical = 10126 ; free virtual = 28772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for usb_rxrdy. (constraint file  /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc, line 1).
Applied set_property MARK_DEBUG = true for PacmanWrapper_inst/Pacman_inst_io_inDataStream_ready. (constraint file  /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc, line 2).
Applied set_property MARK_DEBUG = true for PacmanWrapper_inst/Pacman_inst/interleaver_io_wordIn_ready. (constraint file  /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc, line 4).
Applied set_property MARK_DEBUG = true for PacmanWrapper_inst/Pacman_inst/io_digitOut_ready. (constraint file  /home/ulrich/chisel/fpga/usbtest/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.117 ; gain = 575.645 ; free physical = 10126 ; free virtual = 28772
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "v" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'usb_init'
INFO: [Synth 8-5544] ROM "s_reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_suspend" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'usb_packet'
INFO: [Synth 8-5546] ROM "s_rxgoodpacket" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PHY_DATAOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_setup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_setup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_ping" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_ping" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T_STALL" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "C_CLRIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_confd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_ctlparam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_sendbyte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sendbyte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "usbt_nak" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "usbt_stall" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "usbt_send" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wait_over" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_init |                        000000001 |                             0000
            st_fullspeed |                        000000010 |                             0010
              st_suspend |                        000000100 |                             0011
            st_suspreset |                        000001000 |                             0100
            st_sendchirp |                        000010000 |                             0101
            st_recvchirp |                        000100000 |                             0110
              st_fsreset |                        001000000 |                             0001
            st_highspeed |                        010000000 |                             0111
             st_hsrevert |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'one-hot' in module 'usb_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_none |                      00000000001 |                             0000
               st_chirpk |                      00000000010 |                             0001
               st_tstart |                      00000000100 |                             0110
                st_tdata |                      00000001000 |                             0111
                st_tcrc1 |                      00000010000 |                             1000
                st_tcrc2 |                      00000100000 |                             1001
               st_rtoken |                      00001000000 |                             0011
                st_rdata |                      00010000000 |                             0100
               st_rshake |                      00100000000 |                             0101
                st_rwait |                      01000000000 |                             0010
                  iSTATE |                      10000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'one-hot' in module 'usb_packet'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1469.117 ; gain = 575.645 ; free physical = 10114 ; free virtual = 28761
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 37    
	   2 Input      8 Bit       Adders := 81    
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 87    
	   2 Input      4 Bit       Adders := 164   
	   2 Input      3 Bit       Adders := 298   
	   2 Input      2 Bit       Adders := 606   
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 74    
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 102   
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 37    
	               16 Bit    Registers := 83    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 76    
	                9 Bit    Registers := 37    
	                8 Bit    Registers := 26    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 306   
+---RAMs : 
	              16K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	             1024 Bit         RAMs := 4     
	              128 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 35    
+---Muxes : 
	  16 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 35    
	   2 Input      9 Bit        Muxes := 19    
	  16 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 45    
	   4 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	 359 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 9     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 37    
	   5 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  12 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	   9 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 233   
	   9 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 25    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncFifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module CounterWithNonBlockingReset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module WidthConverter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module AsyncCounter_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module CircularPeekQueue_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module Counter_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UpDownCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Interleaver 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Counter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Switch_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WarpControl_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module ProcessingUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MemoryUnit_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module MemoryUnit_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module Warp_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module Counter_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WarpControl_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module MemoryUnit_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Warp_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module MemoryUnit_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MemoryUnit_34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Warp_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module WarpControl_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module MemoryUnit_35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module MemoryUnit_36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module MemoryUnit_37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module MemoryUnit_38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module MemoryUnit_39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module MemoryUnit_40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module Warp_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module BitToWord_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module AsyncUpDownCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncCounter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module CounterWithSyncAndAsyncReset_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortBRAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CircularPeekQueue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module GearBox 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module BitToWord_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module Deinterleaver 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module usb_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 8     
Module usb_packet 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  11 Input      8 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module usb_transact 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
Module usb_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
Module usb_serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	 359 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 3     
Module InputBridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ulpi_port 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1469.117 ; gain = 575.645 ; free physical = 10114 ; free virtual = 28761
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_transact_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_transact_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_control_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_control_inst/C_CLRIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wait_over" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1469.117 ; gain = 575.645 ; free physical = 10115 ; free virtual = 28762
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1469.117 ; gain = 575.645 ; free physical = 10115 ; free virtual = 28762

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM usb_serial_inst/rxbuf_reg to conserve power
warning: Removed RAM usb_serial_inst/txbuf_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM usb_serial_inst/txbuf_reg got removed due to cross hierarchy optimization. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+-------------------------------------------------------+---------------+----------------+
|Module Name      | RTL Object                                            | Depth x Width | Implemented As | 
+-----------------+-------------------------------------------------------+---------------+----------------+
|MemoryUnit_0     | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_1     | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_2     | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_3     | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_4     | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_5     | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_6     | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_7     | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_8     | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_9     | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_10    | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_11    | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_12    | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_13    | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_14    | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_15    | weightsReg_reg                                        | 512x32        | Block RAM      | 
|MemoryUnit_16    | weightsReg_reg                                        | 512x8         | Block RAM      | 
|MemoryUnit_17    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_18    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_19    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_20    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_21    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_22    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_23    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_24    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_25    | weightsReg_reg                                        | 256x8         | Block RAM      | 
|MemoryUnit_26    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_27    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_28    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_29    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_30    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_31    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_32    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_33    | weightsReg_reg                                        | 256x32        | Block RAM      | 
|MemoryUnit_34    | weightsReg_reg                                        | 256x8         | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit/weightsReg_reg                             | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_1/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_2/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_3/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_4/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_5/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_6/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_1 | MemoryUnit_7/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_1 | biasMemoryUnit/weightsReg_reg                         | 256x8         | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit/weightsReg_reg                             | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_1/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_2/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_3/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_4/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_5/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_6/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_2 | MemoryUnit_7/weightsReg_reg                           | 256x32        | Block RAM      | 
|MemoryStreamer_2 | biasMemoryUnit/weightsReg_reg                         | 256x8         | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit/weightsReg_reg     | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_1/weightsReg_reg   | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_2/weightsReg_reg   | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_3/weightsReg_reg   | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_4/weightsReg_reg   | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_5/weightsReg_reg   | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_6/weightsReg_reg   | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_7/weightsReg_reg   | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_8/weightsReg_reg   | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_9/weightsReg_reg   | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_10/weightsReg_reg  | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_11/weightsReg_reg  | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_12/weightsReg_reg  | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_14/weightsReg_reg  | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/MemoryUnit_15/weightsReg_reg  | 512x32        | Block RAM      | 
|Pacman           | net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg | 512x8         | Block RAM      | 
+-----------------+-------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DualPortBRAM | mem_reg                   | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM | mem_reg                   | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM | mem_reg                   | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|DualPortBRAM | mem_reg                   | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|InputBridge  | usb_serial_inst/rxbuf_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|usb_serial   | txbuf_reg                 | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|AsyncFifo   | mem_reg    | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ulpi_port_inst/drv_vbus_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ulpi_port_inst/host_datapd_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ulpi_port_inst/ulpi_otg_control_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ulpi_port_inst/ulpi_otg_control_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ulpi_port_inst/ulpi_otg_control_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ulpi_port_inst/otg_control_update_reg )
WARNING: [Synth 8-3332] Sequential element (ulpi_port_inst/host_datapd_d_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ulpi_port_inst/drv_vbus_d_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ulpi_port_inst/otg_control_update_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ulpi_port_inst/ulpi_otg_control_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ulpi_port_inst/ulpi_otg_control_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ulpi_port_inst/ulpi_otg_control_reg[1]) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PacmanWrapper_inst/AsyncFifo_inst/s1_rst_enq_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PacmanWrapper_inst/AsyncFifo_inst/s1_rst_deq_reg)
WARNING: [Synth 8-3332] Sequential element (s1_rst_deq_reg) is unused and will be removed from module AsyncFifo.
WARNING: [Synth 8-3332] Sequential element (s2_rst_deq_reg) is unused and will be removed from module AsyncFifo.
WARNING: [Synth 8-3332] Sequential element (s1_rst_enq_reg) is unused and will be removed from module AsyncFifo.
WARNING: [Synth 8-3332] Sequential element (s2_rst_enq_reg) is unused and will be removed from module AsyncFifo.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PacmanWrapper_inst/Pacman_inst/\net/Warp_3 /\memoryStreamer/biasMemoryUnit/weightsReg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PacmanWrapper_inst/Pacman_inst/\net/Warp_3 /\memoryStreamer/biasMemoryUnit/weightsReg_reg[5] )
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_1/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_2/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_3/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_4/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_5/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_6/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_7/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_8/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_9/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_10/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_11/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_12/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_13/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_14/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_15/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_16/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_17/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_18/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_19/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_20/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_21/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_22/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_23/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_24/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_25/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_26/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_27/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_28/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_29/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_30/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[15]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[14]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[13]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[12]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[11]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[10]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[8]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[7]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[6]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[5]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[4]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[3]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[2]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[1]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/xReg_reg[0]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/yReg_reg[9]) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (ProcessingUnit_31/restartReg_reg) is unused and will be removed from module Chain_0.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_1/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_2/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_3/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_4/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_5/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_6/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_7/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_8/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_9/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_10/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_11/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_12/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_13/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_14/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_15/yReg_reg[9]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (memoryStreamer/MemoryUnit/counter_reg[8]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (memoryStreamer/MemoryUnit_1/counter_reg[8]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (memoryStreamer/MemoryUnit_2/counter_reg[8]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (memoryStreamer/MemoryUnit_3/counter_reg[8]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (memoryStreamer/MemoryUnit_4/counter_reg[8]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (memoryStreamer/MemoryUnit_5/counter_reg[8]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (memoryStreamer/MemoryUnit_6/counter_reg[8]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (memoryStreamer/MemoryUnit_7/counter_reg[8]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (memoryStreamer/biasMemoryUnit/counter_reg[8]) is unused and will be removed from module Warp_1.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_1/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_2/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_3/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_4/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_5/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_6/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_7/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_8/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_9/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_10/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_11/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_12/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_13/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_14/yReg_reg[9]) is unused and will be removed from module Warp_2.
WARNING: [Synth 8-3332] Sequential element (Chain/ProcessingUnit_15/yReg_reg[9]) is unused and will be removed from module Warp_2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PacmanWrapper_inst/Pacman_inst/deinterleaver/count_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/\usb_serial_inst/s_halt_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/i_4/\usb_serial_inst/txbuf_rdat_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/i_4/\usb_serial_inst/txbuf_rdat_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/i_4/\usb_serial_inst/txbuf_rdat_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/i_4/\usb_serial_inst/txbuf_rdat_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/i_4/\usb_serial_inst/txbuf_rdat_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inputBridge_inst/\usb_serial_inst/usb_transact_inst/s_sendpid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/i_4/\usb_serial_inst/txbuf_rdat_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/i_4/\usb_serial_inst/txbuf_rdat_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inputBridge_inst/i_4/\usb_serial_inst/txbuf_rdat_reg[7] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1469.117 ; gain = 575.645 ; free physical = 10011 ; free virtual = 28658
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1469.117 ; gain = 575.645 ; free physical = 10011 ; free virtual = 28658

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1540.391 ; gain = 646.918 ; free physical = 9933 ; free virtual = 28580
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal net/GearBox_2/CircularPeekQueue/queue/mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1614.930 ; gain = 721.457 ; free physical = 9856 ; free virtual = 28503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance CircularPeekQueue/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_1/memoryStreamer/biasMemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp_2/memoryStreamer/biasMemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/GearBox/CircularPeekQueue/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/GearBox_1/CircularPeekQueue/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/GearBox_2/CircularPeekQueue/queue/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_1/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_2/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_3/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_4/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_5/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_6/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_7/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_8/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_8/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_9/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_9/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_10/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_10/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_11/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_11/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_12/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_12/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_13/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_13/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_14/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_14/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_15/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/MemoryUnit_15/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance usb_serial_inst/rxbuf_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1707.328 ; gain = 813.855 ; free physical = 9764 ; free virtual = 28411
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1707.328 ; gain = 813.855 ; free physical = 9764 ; free virtual = 28411

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1707.328 ; gain = 813.855 ; free physical = 9764 ; free virtual = 28411
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1707.328 ; gain = 813.855 ; free physical = 9764 ; free virtual = 28410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1707.328 ; gain = 813.855 ; free physical = 9764 ; free virtual = 28410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1707.328 ; gain = 813.855 ; free physical = 9763 ; free virtual = 28410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1707.328 ; gain = 813.855 ; free physical = 9763 ; free virtual = 28410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1707.328 ; gain = 813.855 ; free physical = 9763 ; free virtual = 28410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1707.328 ; gain = 813.855 ; free physical = 9763 ; free virtual = 28410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |   392|
|3     |LUT1        |   277|
|4     |LUT2        |   849|
|5     |LUT3        |   944|
|6     |LUT4        |  2060|
|7     |LUT5        |  1103|
|8     |LUT6        |  1244|
|9     |MUXF7       |    38|
|10    |MUXF8       |     8|
|11    |RAM32M      |     2|
|12    |RAMB18E1    |     4|
|13    |RAMB18E1_1  |     1|
|14    |RAMB18E1_10 |     1|
|15    |RAMB18E1_11 |     1|
|16    |RAMB18E1_12 |     1|
|17    |RAMB18E1_13 |     1|
|18    |RAMB18E1_14 |     1|
|19    |RAMB18E1_15 |     1|
|20    |RAMB18E1_16 |     1|
|21    |RAMB18E1_17 |     1|
|22    |RAMB18E1_18 |     1|
|23    |RAMB18E1_19 |     1|
|24    |RAMB18E1_2  |     1|
|25    |RAMB18E1_20 |     1|
|26    |RAMB18E1_21 |     1|
|27    |RAMB18E1_22 |     1|
|28    |RAMB18E1_23 |     1|
|29    |RAMB18E1_24 |     1|
|30    |RAMB18E1_25 |     1|
|31    |RAMB18E1_26 |     1|
|32    |RAMB18E1_27 |     1|
|33    |RAMB18E1_28 |     1|
|34    |RAMB18E1_29 |     1|
|35    |RAMB18E1_3  |     1|
|36    |RAMB18E1_30 |     1|
|37    |RAMB18E1_31 |     1|
|38    |RAMB18E1_32 |     1|
|39    |RAMB18E1_33 |     1|
|40    |RAMB18E1_34 |     1|
|41    |RAMB18E1_35 |     1|
|42    |RAMB18E1_36 |     1|
|43    |RAMB18E1_4  |     1|
|44    |RAMB18E1_5  |     1|
|45    |RAMB18E1_6  |     1|
|46    |RAMB18E1_7  |     1|
|47    |RAMB18E1_8  |     1|
|48    |RAMB18E1_9  |     1|
|49    |FDRE        |  3070|
|50    |FDSE        |    44|
|51    |IBUF        |     4|
|52    |IOBUF       |     8|
|53    |OBUF        |    10|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------------+------+
|      |Instance                            |Module                             |Cells |
+------+------------------------------------+-----------------------------------+------+
|1     |top                                 |                                   | 10095|
|2     |  PacmanWrapper_inst                |PacmanWrapper                      |  8770|
|3     |    AsyncFifo_inst                  |AsyncFifo                          |    73|
|4     |    Pacman_inst                     |Pacman                             |  8697|
|5     |      widthConverter                |WidthConverter                     |    23|
|6     |        CounterWithNonBlockingReset |CounterWithNonBlockingReset        |     7|
|7     |      interleaver                   |Interleaver                        |    95|
|8     |        CircularPeekQueue           |CircularPeekQueue_0                |    70|
|9     |          currentBlockOffset        |AsyncCounter_0                     |    27|
|10    |          inBlockReadOffset         |CounterWithSyncAndAsyncReset_0     |    13|
|11    |          queue                     |DualPortBRAM                       |     1|
|12    |        readyBlocks                 |UpDownCounter_119                  |    11|
|13    |        wordCounter                 |Counter_0_120                      |    13|
|14    |      deinterleaver                 |Deinterleaver                      |    22|
|15    |        BitToWord                   |BitToWord_0                        |    10|
|16    |      net                           |Net                                |  8553|
|17    |        GearBox                     |GearBox                            |   115|
|18    |          BitToWord                 |BitToWord_1_111                    |    16|
|19    |          CircularPeekQueue         |CircularPeekQueue_1_112            |    74|
|20    |            currentBlockOffset      |AsyncCounter_1_116                 |     4|
|21    |            inBlockReadOffset       |CounterWithSyncAndAsyncReset_1_117 |    12|
|22    |            queue                   |DualPortBRAM__parameterized0_118   |    42|
|23    |          bitCounter                |Counter_2_113                      |    11|
|24    |          blocksReady               |UpDownCounter_114                  |     6|
|25    |          fillingBlock              |AsyncUpDownCounter_115             |     4|
|26    |        GearBox_1                   |GearBox_0                          |   115|
|27    |          BitToWord                 |BitToWord_1_103                    |    16|
|28    |          CircularPeekQueue         |CircularPeekQueue_1_104            |    74|
|29    |            currentBlockOffset      |AsyncCounter_1_108                 |     4|
|30    |            inBlockReadOffset       |CounterWithSyncAndAsyncReset_1_109 |    12|
|31    |            queue                   |DualPortBRAM__parameterized0_110   |    42|
|32    |          bitCounter                |Counter_2_105                      |    11|
|33    |          blocksReady               |UpDownCounter_106                  |     6|
|34    |          fillingBlock              |AsyncUpDownCounter_107             |     4|
|35    |        GearBox_2                   |GearBox_1                          |   115|
|36    |          BitToWord                 |BitToWord_1                        |    16|
|37    |          CircularPeekQueue         |CircularPeekQueue_1                |    74|
|38    |            currentBlockOffset      |AsyncCounter_1                     |     4|
|39    |            inBlockReadOffset       |CounterWithSyncAndAsyncReset_1     |    12|
|40    |            queue                   |DualPortBRAM__parameterized0       |    42|
|41    |          bitCounter                |Counter_2_102                      |    11|
|42    |          blocksReady               |UpDownCounter                      |     6|
|43    |          fillingBlock              |AsyncUpDownCounter                 |     4|
|44    |        Warp                        |Warp_0                             |  3545|
|45    |          Chain                     |Chain_0                            |  2675|
|46    |            ProcessingUnit          |ProcessingUnit_70                  |    87|
|47    |            ProcessingUnit_1        |ProcessingUnit_71                  |    85|
|48    |            ProcessingUnit_10       |ProcessingUnit_72                  |    86|
|49    |            ProcessingUnit_11       |ProcessingUnit_73                  |    85|
|50    |            ProcessingUnit_12       |ProcessingUnit_74                  |    89|
|51    |            ProcessingUnit_13       |ProcessingUnit_75                  |    85|
|52    |            ProcessingUnit_14       |ProcessingUnit_76                  |    86|
|53    |            ProcessingUnit_15       |ProcessingUnit_77                  |    85|
|54    |            ProcessingUnit_16       |ProcessingUnit_78                  |    87|
|55    |            ProcessingUnit_17       |ProcessingUnit_79                  |    85|
|56    |            ProcessingUnit_18       |ProcessingUnit_80                  |    86|
|57    |            ProcessingUnit_19       |ProcessingUnit_81                  |    85|
|58    |            ProcessingUnit_2        |ProcessingUnit_82                  |    86|
|59    |            ProcessingUnit_20       |ProcessingUnit_83                  |    87|
|60    |            ProcessingUnit_21       |ProcessingUnit_84                  |    85|
|61    |            ProcessingUnit_22       |ProcessingUnit_85                  |    86|
|62    |            ProcessingUnit_23       |ProcessingUnit_86                  |    85|
|63    |            ProcessingUnit_24       |ProcessingUnit_87                  |    87|
|64    |            ProcessingUnit_25       |ProcessingUnit_88                  |    85|
|65    |            ProcessingUnit_26       |ProcessingUnit_89                  |    86|
|66    |            ProcessingUnit_27       |ProcessingUnit_90                  |    85|
|67    |            ProcessingUnit_28       |ProcessingUnit_91                  |    88|
|68    |            ProcessingUnit_29       |ProcessingUnit_92                  |    85|
|69    |            ProcessingUnit_3        |ProcessingUnit_93                  |    85|
|70    |            ProcessingUnit_30       |ProcessingUnit_94                  |    86|
|71    |            ProcessingUnit_31       |ProcessingUnit_95                  |    13|
|72    |            ProcessingUnit_4        |ProcessingUnit_96                  |    87|
|73    |            ProcessingUnit_5        |ProcessingUnit_97                  |    85|
|74    |            ProcessingUnit_6        |ProcessingUnit_98                  |    86|
|75    |            ProcessingUnit_7        |ProcessingUnit_99                  |    85|
|76    |            ProcessingUnit_8        |ProcessingUnit_100                 |    87|
|77    |            ProcessingUnit_9        |ProcessingUnit_101                 |    85|
|78    |          control                   |WarpControl_0                      |   108|
|79    |            cycle                   |Counter_3                          |    44|
|80    |            cycleInPass             |Counter_0                          |    19|
|81    |            isActive                |Switch_0_65                        |     6|
|82    |            isOutputting            |Switch_0_66                        |     4|
|83    |            isReady                 |Switch_1_67                        |     2|
|84    |            isTailing               |Switch_0_68                        |     5|
|85    |            selectX                 |Counter_4                          |    12|
|86    |            tailCycle               |Counter_4_69                       |    14|
|87    |          memoryStreamer            |MemoryStreamer_0                   |   762|
|88    |            MemoryUnit              |MemoryUnit_0                       |    74|
|89    |            MemoryUnit_1            |MemoryUnit_1                       |    32|
|90    |            MemoryUnit_10           |MemoryUnit_10                      |    32|
|91    |            MemoryUnit_11           |MemoryUnit_11                      |    32|
|92    |            MemoryUnit_12           |MemoryUnit_12                      |    32|
|93    |            MemoryUnit_13           |MemoryUnit_13                      |    32|
|94    |            MemoryUnit_14           |MemoryUnit_14                      |    32|
|95    |            MemoryUnit_15           |MemoryUnit_15                      |    28|
|96    |            MemoryUnit_2            |MemoryUnit_2                       |    32|
|97    |            MemoryUnit_3            |MemoryUnit_3                       |    32|
|98    |            MemoryUnit_4            |MemoryUnit_4                       |    32|
|99    |            MemoryUnit_5            |MemoryUnit_5                       |    32|
|100   |            MemoryUnit_6            |MemoryUnit_6                       |    32|
|101   |            MemoryUnit_7            |MemoryUnit_7                       |    32|
|102   |            MemoryUnit_8            |MemoryUnit_8                       |    32|
|103   |            MemoryUnit_9            |MemoryUnit_9                       |    32|
|104   |            biasMemoryUnit          |MemoryUnit_16                      |   212|
|105   |        Warp_1                      |Warp_1                             |  1721|
|106   |          Chain                     |Chain_1_39                         |  1306|
|107   |            ProcessingUnit          |ProcessingUnit_49                  |    90|
|108   |            ProcessingUnit_1        |ProcessingUnit_50                  |    87|
|109   |            ProcessingUnit_10       |ProcessingUnit_51                  |    85|
|110   |            ProcessingUnit_11       |ProcessingUnit_52                  |    86|
|111   |            ProcessingUnit_12       |ProcessingUnit_53                  |    85|
|112   |            ProcessingUnit_13       |ProcessingUnit_54                  |    88|
|113   |            ProcessingUnit_14       |ProcessingUnit_55                  |    85|
|114   |            ProcessingUnit_15       |ProcessingUnit_56                  |    14|
|115   |            ProcessingUnit_2        |ProcessingUnit_57                  |    85|
|116   |            ProcessingUnit_3        |ProcessingUnit_58                  |    86|
|117   |            ProcessingUnit_4        |ProcessingUnit_59                  |    85|
|118   |            ProcessingUnit_5        |ProcessingUnit_60                  |    87|
|119   |            ProcessingUnit_6        |ProcessingUnit_61                  |    85|
|120   |            ProcessingUnit_7        |ProcessingUnit_62                  |    86|
|121   |            ProcessingUnit_8        |ProcessingUnit_63                  |    85|
|122   |            ProcessingUnit_9        |ProcessingUnit_64                  |    87|
|123   |          control                   |WarpControl_1_40                   |    98|
|124   |            cycle                   |Counter_5_41                       |    40|
|125   |            cycleInPass             |Counter_2_42                       |    23|
|126   |            isActive                |Switch_0_43                        |     3|
|127   |            isOutputting            |Switch_0_44                        |     3|
|128   |            isReady                 |Switch_1_45                        |     1|
|129   |            isTailing               |Switch_0_46                        |     3|
|130   |            selectX                 |Counter_2_47                       |    11|
|131   |            tailCycle               |Counter_2_48                       |    12|
|132   |          memoryStreamer            |MemoryStreamer_1                   |   317|
|133   |            MemoryUnit              |MemoryUnit_17                      |    21|
|134   |            MemoryUnit_1            |MemoryUnit_18                      |    29|
|135   |            MemoryUnit_2            |MemoryUnit_19                      |    29|
|136   |            MemoryUnit_3            |MemoryUnit_20                      |    29|
|137   |            MemoryUnit_4            |MemoryUnit_21                      |    29|
|138   |            MemoryUnit_5            |MemoryUnit_22                      |    29|
|139   |            MemoryUnit_6            |MemoryUnit_23                      |    29|
|140   |            MemoryUnit_7            |MemoryUnit_24                      |    25|
|141   |            biasMemoryUnit          |MemoryUnit_25                      |    97|
|142   |        Warp_2                      |Warp_2                             |  1721|
|143   |          Chain                     |Chain_1                            |  1306|
|144   |            ProcessingUnit          |ProcessingUnit_23                  |    90|
|145   |            ProcessingUnit_1        |ProcessingUnit_24                  |    87|
|146   |            ProcessingUnit_10       |ProcessingUnit_25                  |    85|
|147   |            ProcessingUnit_11       |ProcessingUnit_26                  |    86|
|148   |            ProcessingUnit_12       |ProcessingUnit_27                  |    85|
|149   |            ProcessingUnit_13       |ProcessingUnit_28                  |    88|
|150   |            ProcessingUnit_14       |ProcessingUnit_29                  |    85|
|151   |            ProcessingUnit_15       |ProcessingUnit_30                  |    14|
|152   |            ProcessingUnit_2        |ProcessingUnit_31                  |    85|
|153   |            ProcessingUnit_3        |ProcessingUnit_32                  |    86|
|154   |            ProcessingUnit_4        |ProcessingUnit_33                  |    85|
|155   |            ProcessingUnit_5        |ProcessingUnit_34                  |    87|
|156   |            ProcessingUnit_6        |ProcessingUnit_35                  |    85|
|157   |            ProcessingUnit_7        |ProcessingUnit_36                  |    86|
|158   |            ProcessingUnit_8        |ProcessingUnit_37                  |    85|
|159   |            ProcessingUnit_9        |ProcessingUnit_38                  |    87|
|160   |          control                   |WarpControl_1                      |    98|
|161   |            cycle                   |Counter_5                          |    40|
|162   |            cycleInPass             |Counter_2_16                       |    23|
|163   |            isActive                |Switch_0_17                        |     3|
|164   |            isOutputting            |Switch_0_18                        |     3|
|165   |            isReady                 |Switch_1_19                        |     1|
|166   |            isTailing               |Switch_0_20                        |     3|
|167   |            selectX                 |Counter_2_21                       |    11|
|168   |            tailCycle               |Counter_2_22                       |    12|
|169   |          memoryStreamer            |MemoryStreamer_2                   |   317|
|170   |            MemoryUnit              |MemoryUnit_26                      |    21|
|171   |            MemoryUnit_1            |MemoryUnit_27                      |    29|
|172   |            MemoryUnit_2            |MemoryUnit_28                      |    29|
|173   |            MemoryUnit_3            |MemoryUnit_29                      |    29|
|174   |            MemoryUnit_4            |MemoryUnit_30                      |    29|
|175   |            MemoryUnit_5            |MemoryUnit_31                      |    29|
|176   |            MemoryUnit_6            |MemoryUnit_32                      |    29|
|177   |            MemoryUnit_7            |MemoryUnit_33                      |    25|
|178   |            biasMemoryUnit          |MemoryUnit_34                      |    97|
|179   |        Warp_3                      |Warp_3                             |  1212|
|180   |          Chain                     |Chain_2                            |   735|
|181   |            ProcessingUnit          |ProcessingUnit                     |    83|
|182   |            ProcessingUnit_1        |ProcessingUnit_7                   |    79|
|183   |            ProcessingUnit_2        |ProcessingUnit_8                   |    81|
|184   |            ProcessingUnit_3        |ProcessingUnit_9                   |    81|
|185   |            ProcessingUnit_4        |ProcessingUnit_10                  |    79|
|186   |            ProcessingUnit_5        |ProcessingUnit_11                  |    77|
|187   |            ProcessingUnit_6        |ProcessingUnit_12                  |    81|
|188   |            ProcessingUnit_7        |ProcessingUnit_13                  |    80|
|189   |            ProcessingUnit_8        |ProcessingUnit_14                  |    79|
|190   |            ProcessingUnit_9        |ProcessingUnit_15                  |    15|
|191   |          control                   |WarpControl_2                      |    71|
|192   |            cycle                   |Counter_2                          |    15|
|193   |            cycleInPass             |Counter_2_2                        |    23|
|194   |            isActive                |Switch_0                           |     2|
|195   |            isOutputting            |Switch_0_3                         |     3|
|196   |            isReady                 |Switch_1                           |     1|
|197   |            isTailing               |Switch_0_4                         |     3|
|198   |            selectX                 |Counter_2_5                        |    10|
|199   |            tailCycle               |Counter_2_6                        |    12|
|200   |          memoryStreamer            |MemoryStreamer_3                   |   406|
|201   |            MemoryUnit              |MemoryUnit_35                      |    74|
|202   |            MemoryUnit_1            |MemoryUnit_36                      |    74|
|203   |            MemoryUnit_2            |MemoryUnit_37                      |    74|
|204   |            MemoryUnit_3            |MemoryUnit_38                      |    74|
|205   |            MemoryUnit_4            |MemoryUnit_39                      |    71|
|206   |            biasMemoryUnit          |MemoryUnit_40                      |    39|
|207   |  inputBridge_inst                  |InputBridge                        |  1177|
|208   |    usb_serial_inst                 |usb_serial                         |  1095|
|209   |      usb_control_inst              |usb_control                        |   218|
|210   |      usb_init_inst                 |usb_init                           |   165|
|211   |      usb_packet_inst               |usb_packet                         |   365|
|212   |      usb_transact_inst             |usb_transact                       |   176|
|213   |  ulpi_port_inst                    |ulpi_port                          |   107|
+------+------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1707.328 ; gain = 813.855 ; free physical = 9763 ; free virtual = 28410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1707.328 ; gain = 369.645 ; free physical = 9763 ; free virtual = 28410
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1707.336 ; gain = 813.863 ; free physical = 9763 ; free virtual = 28410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 446 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
410 Infos, 174 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1707.336 ; gain = 739.309 ; free physical = 9765 ; free virtual = 28411
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1715.332 ; gain = 0.000 ; free physical = 9762 ; free virtual = 28410
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 15:12:43 2016...
