Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Downloads/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 676a67a6474d47c9ad9d4329ccccd2fa --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mcu_sim_behav xil_defaultlib.mcu_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter_top [program_counter_top_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.Scratch_RAM [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.rat_cpu [rat_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sev_Seg [sev_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.db_1shot_FSM [db_1shot_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mcu_sim
Built simulation snapshot mcu_sim_behav
