[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 551 products, 47 sources, 7 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(/home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/System.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/IbexConfigs.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/stage/phases/AddDefaultTests.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/HarnessBinders.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/fragments/PeripheralFragments.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/example/GCD.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/SodorConfigs.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/stage/ChipyardAnnotations.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/fragments/RoCCFragments.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/example/InitZero.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/fragments/TileFragments.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/clocking/DividerOnlyClockGenerator.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/fragments/TracegenFragments.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/ChipTop.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/stage/ChipyardCli.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/DigitalTop.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/example/dsptools/DspBlocks.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/Generator.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/example/dsptools/GenericFIR.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/AbstractConfig.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/clocking/ClockDividerN.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/unittest/TestHarness.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/BoomConfigs.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/example/dsptools/StreamingPassthrough.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/clocking/TileResetSetter.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/clocking/TileClockGater.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/stage/phases/GenerateTestSuiteMakefrags.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/example/RegisterNodeExample.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/CVA6Configs.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/stage/ChipyardStage.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/fragments/SubsystemFragments.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/fragments/ClockingFragments.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/TestHarness.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/TutorialConfigs.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/HeteroConfigs.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/RocketConfigs.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/example/TutorialTile.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/IOBinders.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/CustomBusTopologies.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/example/NodeTypes.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/unittest/UnitTestSuite.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/TestSuites.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/Subsystem.scala, /home/centos/firesim/target-design/chipyard/generators/chipyard/src/main/scala/config/TracegenConfigs.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(), unmodified = ...),Set(),Set(),API Changes: Set())[0m
[0m[[0m[0mdebug[0m] [0m[0mNo changes[0m
