Running: C:\Verilog\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/SCHOOL WORK/CECS 460 Labs/.github/Rx-Engine/RX_ENGINE_TB_isim_beh.exe -prj D:/SCHOOL WORK/CECS 460 Labs/.github/Rx-Engine/RX_ENGINE_TB_beh.prj work.RX_ENGINE_TB work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/SCHOOL WORK/CECS 460 Labs/.github/Rx-Engine/RX_ENGINE.v" into library work
Analyzing Verilog file "D:/SCHOOL WORK/CECS 460 Labs/.github/Rx-Engine/RX_ENGINE_TB.v" into library work
Analyzing Verilog file "C:/Verilog/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:188 - "D:/SCHOOL WORK/CECS 460 Labs/.github/Rx-Engine/RX_ENGINE.v" Line 252: Actual bit length 7 differs from formal bit length 1
WARNING:HDLCompiler:1016 - "D:/SCHOOL WORK/CECS 460 Labs/.github/Rx-Engine/RX_ENGINE_TB.v" Line 43: Port PERR is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 180904 KB
Fuse CPU Usage: 389 ms
Compiling module RX_ENGINE
Compiling module RX_ENGINE_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/SCHOOL WORK/CECS 460 Labs/.github/Rx-Engine/RX_ENGINE_TB_isim_beh.exe
Fuse Memory Usage: 185356 KB
Fuse CPU Usage: 468 ms
