Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Nov  1 23:05:00 2022
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (274)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (8)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (274)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_1/reg1/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_1/reg2/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_1/reg3/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_1/reg4/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_1/reg5/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_1/reg6/q_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_1/reg7/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_2/reg0/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_2/reg1/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_2/reg2/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_2/reg3/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_2/reg4/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_2/reg6/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: tx_uart/pulse_gen/cnt_2/reg7/q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.834        0.000                      0                   27        0.226        0.000                      0                   27        3.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.733        0.000                      0                   19        0.226        0.000                      0                   19        3.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.834        0.000                      0                    8        0.817        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.828ns (25.219%)  route 2.455ns (74.781%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.854     5.437    tx_uart/pulse_gen/cnt_1/reg4/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.456     5.893 r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/Q
                         net (fo=5, routed)           0.851     6.744    tx_uart/pulse_gen/cnt_1/reg3/C_OUT[1]
    SLICE_X109Y81        LUT4 (Prop_lut4_I3_O)        0.124     6.868 r  tx_uart/pulse_gen/cnt_1/reg3/FSM_sequential_current_state[2]_i_6/O
                         net (fo=1, routed)           0.821     7.689    tx_uart/pulse_gen/cnt_2/reg3/q_reg_11
    SLICE_X108Y80        LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  tx_uart/pulse_gen/cnt_2/reg3/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.783     8.596    tx_uart/bit_counter/reg2/FSM_sequential_current_state_reg[2]
    SLICE_X112Y80        LUT6 (Prop_lut6_I4_O)        0.124     8.720 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.720    tx_uart/future_state[0]
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.675    12.885    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.527    13.412    
                         clock uncertainty           -0.035    13.376    
    SLICE_X112Y80        FDCE (Setup_fdce_C_D)        0.077    13.453    tx_uart/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.821ns (24.975%)  route 2.466ns (75.025%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.854     5.437    tx_uart/pulse_gen/cnt_1/reg4/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.456     5.893 r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/Q
                         net (fo=5, routed)           0.851     6.744    tx_uart/pulse_gen/cnt_1/reg3/C_OUT[1]
    SLICE_X109Y81        LUT4 (Prop_lut4_I3_O)        0.124     6.868 r  tx_uart/pulse_gen/cnt_1/reg3/FSM_sequential_current_state[2]_i_6/O
                         net (fo=1, routed)           0.821     7.689    tx_uart/pulse_gen/cnt_2/reg3/q_reg_11
    SLICE_X108Y80        LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  tx_uart/pulse_gen/cnt_2/reg3/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.794     8.607    tx_uart/bit_counter/reg2/FSM_sequential_current_state_reg[2]
    SLICE_X112Y80        LUT5 (Prop_lut5_I3_O)        0.117     8.724 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.724    tx_uart/future_state[2]
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.675    12.885    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.527    13.412    
                         clock uncertainty           -0.035    13.376    
    SLICE_X112Y80        FDCE (Setup_fdce_C_D)        0.118    13.494    tx_uart/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg3/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.807ns (33.466%)  route 1.604ns (66.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478     5.914 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.872     6.786    tx_uart/pulse_gen/cnt_2/reg7/Q[2]
    SLICE_X111Y80        LUT3 (Prop_lut3_I2_O)        0.329     7.115 r  tx_uart/pulse_gen/cnt_2/reg7/q_i_1/O
                         net (fo=16, routed)          0.732     7.847    tx_uart/pulse_gen/cnt_1/reg3/pulse_gen_en
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg3/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676    12.886    tx_uart/pulse_gen/cnt_1/reg3/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg3/q_reg/C
                         clock pessimism              0.527    13.413    
                         clock uncertainty           -0.035    13.377    
    SLICE_X110Y81        FDCE (Setup_fdce_C_CE)      -0.407    12.970    tx_uart/pulse_gen/cnt_1/reg3/q_reg
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg4/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.807ns (33.466%)  route 1.604ns (66.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478     5.914 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.872     6.786    tx_uart/pulse_gen/cnt_2/reg7/Q[2]
    SLICE_X111Y80        LUT3 (Prop_lut3_I2_O)        0.329     7.115 r  tx_uart/pulse_gen/cnt_2/reg7/q_i_1/O
                         net (fo=16, routed)          0.732     7.847    tx_uart/pulse_gen/cnt_1/reg4/pulse_gen_en
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676    12.886    tx_uart/pulse_gen/cnt_1/reg4/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
                         clock pessimism              0.527    13.413    
                         clock uncertainty           -0.035    13.377    
    SLICE_X110Y81        FDCE (Setup_fdce_C_CE)      -0.407    12.970    tx_uart/pulse_gen/cnt_1/reg4/q_reg
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg6/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.807ns (36.204%)  route 1.422ns (63.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478     5.914 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.872     6.786    tx_uart/pulse_gen/cnt_2/reg7/Q[2]
    SLICE_X111Y80        LUT3 (Prop_lut3_I2_O)        0.329     7.115 r  tx_uart/pulse_gen/cnt_2/reg7/q_i_1/O
                         net (fo=16, routed)          0.550     7.665    tx_uart/pulse_gen/cnt_1/reg6/pulse_gen_en
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg6/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.672    12.882    tx_uart/pulse_gen/cnt_1/reg6/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg6/q_reg/C
                         clock pessimism              0.487    13.369    
                         clock uncertainty           -0.035    13.333    
    SLICE_X109Y79        FDCE (Setup_fdce_C_CE)      -0.407    12.926    tx_uart/pulse_gen/cnt_1/reg6/q_reg
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg7/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.807ns (36.204%)  route 1.422ns (63.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478     5.914 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.872     6.786    tx_uart/pulse_gen/cnt_2/reg7/Q[2]
    SLICE_X111Y80        LUT3 (Prop_lut3_I2_O)        0.329     7.115 r  tx_uart/pulse_gen/cnt_2/reg7/q_i_1/O
                         net (fo=16, routed)          0.550     7.665    tx_uart/pulse_gen/cnt_1/reg7/pulse_gen_en
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg7/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.672    12.882    tx_uart/pulse_gen/cnt_1/reg7/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg7/q_reg/C
                         clock pessimism              0.487    13.369    
                         clock uncertainty           -0.035    13.333    
    SLICE_X109Y79        FDCE (Setup_fdce_C_CE)      -0.407    12.926    tx_uart/pulse_gen/cnt_1/reg7/q_reg
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg5/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.807ns (38.293%)  route 1.300ns (61.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478     5.914 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.872     6.786    tx_uart/pulse_gen/cnt_2/reg7/Q[2]
    SLICE_X111Y80        LUT3 (Prop_lut3_I2_O)        0.329     7.115 r  tx_uart/pulse_gen/cnt_2/reg7/q_i_1/O
                         net (fo=16, routed)          0.428     7.543    tx_uart/pulse_gen/cnt_1/reg5/pulse_gen_en
    SLICE_X109Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg5/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.673    12.883    tx_uart/pulse_gen/cnt_1/reg5/clk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg5/q_reg/C
                         clock pessimism              0.487    13.370    
                         clock uncertainty           -0.035    13.334    
    SLICE_X109Y81        FDCE (Setup_fdce_C_CE)      -0.407    12.927    tx_uart/pulse_gen/cnt_1/reg5/q_reg
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg0/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.807ns (38.293%)  route 1.300ns (61.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478     5.914 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.872     6.786    tx_uart/pulse_gen/cnt_2/reg7/Q[2]
    SLICE_X111Y80        LUT3 (Prop_lut3_I2_O)        0.329     7.115 r  tx_uart/pulse_gen/cnt_2/reg7/q_i_1/O
                         net (fo=16, routed)          0.428     7.543    tx_uart/pulse_gen/cnt_1/reg0/pulse_gen_en
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.673    12.883    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                         clock pessimism              0.487    13.370    
                         clock uncertainty           -0.035    13.334    
    SLICE_X108Y81        FDCE (Setup_fdce_C_CE)      -0.371    12.963    tx_uart/pulse_gen/cnt_1/reg0/q_reg
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg1/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.807ns (38.293%)  route 1.300ns (61.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478     5.914 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.872     6.786    tx_uart/pulse_gen/cnt_2/reg7/Q[2]
    SLICE_X111Y80        LUT3 (Prop_lut3_I2_O)        0.329     7.115 r  tx_uart/pulse_gen/cnt_2/reg7/q_i_1/O
                         net (fo=16, routed)          0.428     7.543    tx_uart/pulse_gen/cnt_1/reg1/pulse_gen_en
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg1/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.673    12.883    tx_uart/pulse_gen/cnt_1/reg1/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg1/q_reg/C
                         clock pessimism              0.487    13.370    
                         clock uncertainty           -0.035    13.334    
    SLICE_X108Y81        FDCE (Setup_fdce_C_CE)      -0.371    12.963    tx_uart/pulse_gen/cnt_1/reg1/q_reg
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg2/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.807ns (39.107%)  route 1.257ns (60.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478     5.914 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.872     6.786    tx_uart/pulse_gen/cnt_2/reg7/Q[2]
    SLICE_X111Y80        LUT3 (Prop_lut3_I2_O)        0.329     7.115 r  tx_uart/pulse_gen/cnt_2/reg7/q_i_1/O
                         net (fo=16, routed)          0.384     7.499    tx_uart/pulse_gen/cnt_1/reg2/pulse_gen_en
    SLICE_X110Y82        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg2/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.678    12.888    tx_uart/pulse_gen/cnt_1/reg2/clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg2/q_reg/C
                         clock pessimism              0.527    13.415    
                         clock uncertainty           -0.035    13.379    
    SLICE_X110Y82        FDCE (Setup_fdce_C_CE)      -0.407    12.972    tx_uart/pulse_gen/cnt_1/reg2/q_reg
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  5.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg4/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.542%)  route 0.132ns (41.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.629     1.685    tx_uart/pulse_gen/cnt_1/reg4/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.141     1.826 r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/Q
                         net (fo=5, routed)           0.132     1.958    tx_uart/pulse_gen/cnt_1/reg3/C_OUT[1]
    SLICE_X110Y81        LUT5 (Prop_lut5_I4_O)        0.045     2.003 r  tx_uart/pulse_gen/cnt_1/reg3/q_i_1__4/O
                         net (fo=1, routed)           0.000     2.003    tx_uart/pulse_gen/cnt_1/reg4/q_reg_1[0]
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.899     2.213    tx_uart/pulse_gen/cnt_1/reg4/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
                         clock pessimism             -0.527     1.685    
    SLICE_X110Y81        FDCE (Hold_fdce_C_D)         0.092     1.777    tx_uart/pulse_gen/cnt_1/reg4/q_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg5/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg5/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.438%)  route 0.132ns (41.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/pulse_gen/cnt_1/reg5/clk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg5/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDCE (Prop_fdce_C_Q)         0.141     1.825 r  tx_uart/pulse_gen/cnt_1/reg5/q_reg/Q
                         net (fo=4, routed)           0.132     1.957    tx_uart/pulse_gen/cnt_1/reg4/q_reg_2[2]
    SLICE_X109Y81        LUT6 (Prop_lut6_I5_O)        0.045     2.002 r  tx_uart/pulse_gen/cnt_1/reg4/q_i_1__5/O
                         net (fo=1, routed)           0.000     2.002    tx_uart/pulse_gen/cnt_1/reg5/SUM_1[0]
    SLICE_X109Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg5/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.896     2.210    tx_uart/pulse_gen/cnt_1/reg5/clk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg5/q_reg/C
                         clock pessimism             -0.525     1.684    
    SLICE_X109Y81        FDCE (Hold_fdce_C_D)         0.091     1.775    tx_uart/pulse_gen/cnt_1/reg5/q_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg7/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.626     1.682    tx_uart/pulse_gen/cnt_1/reg7/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     1.823 r  tx_uart/pulse_gen/cnt_1/reg7/q_reg/Q
                         net (fo=11, routed)          0.180     2.004    tx_uart/pulse_gen/cnt_1/reg6/q_reg_3[0]
    SLICE_X109Y79        LUT3 (Prop_lut3_I2_O)        0.045     2.049 r  tx_uart/pulse_gen/cnt_1/reg6/q_i_1__7/O
                         net (fo=1, routed)           0.000     2.049    tx_uart/pulse_gen/cnt_1/reg7/q_reg_2
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg7/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.894     2.208    tx_uart/pulse_gen/cnt_1/reg7/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg7/q_reg/C
                         clock pessimism             -0.525     1.682    
    SLICE_X109Y79        FDCE (Hold_fdce_C_D)         0.091     1.773    tx_uart/pulse_gen/cnt_1/reg7/q_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[0]/Q
                         net (fo=13, routed)          0.187     2.035    tx_uart/bit_counter/reg2/Q[0]
    SLICE_X112Y80        LUT6 (Prop_lut6_I2_O)        0.045     2.080 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.080    tx_uart/future_state[0]
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.212    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.527     1.684    
    SLICE_X112Y80        FDCE (Hold_fdce_C_D)         0.120     1.804    tx_uart/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg3/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.313%)  route 0.199ns (51.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.630     1.686    tx_uart/pulse_gen/cnt_1/reg2/clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.141     1.827 r  tx_uart/pulse_gen/cnt_1/reg2/q_reg/Q
                         net (fo=7, routed)           0.199     2.026    tx_uart/pulse_gen/cnt_1/reg2/C_OUT[0]
    SLICE_X110Y81        LUT4 (Prop_lut4_I0_O)        0.045     2.071 r  tx_uart/pulse_gen/cnt_1/reg2/q_i_1__3/O
                         net (fo=1, routed)           0.000     2.071    tx_uart/pulse_gen/cnt_1/reg3/SUM_1[0]
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.899     2.213    tx_uart/pulse_gen/cnt_1/reg3/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg3/q_reg/C
                         clock pessimism             -0.513     1.699    
    SLICE_X110Y81        FDCE (Hold_fdce_C_D)         0.091     1.790    tx_uart/pulse_gen/cnt_1/reg3/q_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg1/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.207ns (48.393%)  route 0.221ns (51.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           0.221     2.069    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X108Y81        LUT2 (Prop_lut2_I0_O)        0.043     2.112 r  tx_uart/pulse_gen/cnt_1/reg0/q_i_1__21/O
                         net (fo=1, routed)           0.000     2.112    tx_uart/pulse_gen/cnt_1/reg1/SUM_1[0]
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.896     2.210    tx_uart/pulse_gen/cnt_1/reg1/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg1/q_reg/C
                         clock pessimism             -0.525     1.684    
    SLICE_X108Y81        FDCE (Hold_fdce_C_D)         0.131     1.815    tx_uart/pulse_gen/cnt_1/reg1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg2/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.397%)  route 0.223ns (51.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           0.223     2.071    tx_uart/pulse_gen/cnt_1/reg1/q_reg_2
    SLICE_X110Y82        LUT3 (Prop_lut3_I1_O)        0.045     2.116 r  tx_uart/pulse_gen/cnt_1/reg1/q_i_1__2/O
                         net (fo=1, routed)           0.000     2.116    tx_uart/pulse_gen/cnt_1/reg2/q_reg_0[0]
    SLICE_X110Y82        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.900     2.214    tx_uart/pulse_gen/cnt_1/reg2/clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg2/q_reg/C
                         clock pessimism             -0.491     1.722    
    SLICE_X110Y82        FDCE (Hold_fdce_C_D)         0.091     1.813    tx_uart/pulse_gen/cnt_1/reg2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.633%)  route 0.221ns (51.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.164     1.848 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           0.221     2.069    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X108Y81        LUT1 (Prop_lut1_I0_O)        0.045     2.114 r  tx_uart/pulse_gen/cnt_1/reg0/q_i_2__2/O
                         net (fo=1, routed)           0.000     2.114    tx_uart/pulse_gen/cnt_1/reg0/adder_1/bit_adder_0/S42_in
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.896     2.210    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                         clock pessimism             -0.525     1.684    
    SLICE_X108Y81        FDCE (Hold_fdce_C_D)         0.120     1.804    tx_uart/pulse_gen/cnt_1/reg0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg6/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.221%)  route 0.255ns (57.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.626     1.682    tx_uart/pulse_gen/cnt_1/reg6/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     1.823 r  tx_uart/pulse_gen/cnt_1/reg6/q_reg/Q
                         net (fo=4, routed)           0.255     2.078    tx_uart/pulse_gen/cnt_1/reg4/q_reg_5
    SLICE_X109Y79        LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  tx_uart/pulse_gen/cnt_1/reg4/q_i_1__6/O
                         net (fo=1, routed)           0.000     2.123    tx_uart/pulse_gen/cnt_1/reg6/SUM_1[0]
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg6/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.894     2.208    tx_uart/pulse_gen/cnt_1/reg6/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg6/q_reg/C
                         clock pessimism             -0.525     1.682    
    SLICE_X109Y79        FDCE (Hold_fdce_C_D)         0.092     1.774    tx_uart/pulse_gen/cnt_1/reg6/q_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.208ns (42.756%)  route 0.278ns (57.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.278     2.127    tx_uart/bit_counter/reg2/Q[1]
    SLICE_X112Y80        LUT5 (Prop_lut5_I4_O)        0.044     2.171 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.171    tx_uart/future_state[2]
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.212    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.527     1.684    
    SLICE_X112Y80        FDCE (Hold_fdce_C_D)         0.131     1.815    tx_uart/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y81   tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y81   tx_uart/pulse_gen/cnt_1/reg1/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y82   tx_uart/pulse_gen/cnt_1/reg2/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y81   tx_uart/pulse_gen/cnt_1/reg3/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y81   tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y81   tx_uart/pulse_gen/cnt_1/reg5/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   tx_uart/pulse_gen/cnt_1/reg1/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   tx_uart/pulse_gen/cnt_1/reg1/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   tx_uart/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   tx_uart/pulse_gen/cnt_1/reg1/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y81   tx_uart/pulse_gen/cnt_1/reg1/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg2/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.890ns (24.277%)  route 2.776ns (75.723%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.673     9.101    tx_uart/pulse_gen/cnt_1/reg2/RESET
    SLICE_X110Y82        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.678    12.888    tx_uart/pulse_gen/cnt_1/reg2/clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg2/q_reg/C
                         clock pessimism              0.487    13.375    
                         clock uncertainty           -0.035    13.339    
    SLICE_X110Y82        FDCE (Recov_fdce_C_CLR)     -0.405    12.934    tx_uart/pulse_gen/cnt_1/reg2/q_reg
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg3/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.890ns (25.230%)  route 2.638ns (74.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.535     8.962    tx_uart/pulse_gen/cnt_1/reg3/RESET
    SLICE_X110Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676    12.886    tx_uart/pulse_gen/cnt_1/reg3/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg3/q_reg/C
                         clock pessimism              0.487    13.373    
                         clock uncertainty           -0.035    13.337    
    SLICE_X110Y81        FDCE (Recov_fdce_C_CLR)     -0.405    12.932    tx_uart/pulse_gen/cnt_1/reg3/q_reg
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg4/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.890ns (25.230%)  route 2.638ns (74.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.535     8.962    tx_uart/pulse_gen/cnt_1/reg4/RESET
    SLICE_X110Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676    12.886    tx_uart/pulse_gen/cnt_1/reg4/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
                         clock pessimism              0.487    13.373    
                         clock uncertainty           -0.035    13.337    
    SLICE_X110Y81        FDCE (Recov_fdce_C_CLR)     -0.405    12.932    tx_uart/pulse_gen/cnt_1/reg4/q_reg
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg5/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.890ns (25.001%)  route 2.670ns (74.999%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.567     8.995    tx_uart/pulse_gen/cnt_1/reg5/RESET
    SLICE_X109Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.673    12.883    tx_uart/pulse_gen/cnt_1/reg5/clk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg5/q_reg/C
                         clock pessimism              0.530    13.413    
                         clock uncertainty           -0.035    13.377    
    SLICE_X109Y81        FDCE (Recov_fdce_C_CLR)     -0.405    12.972    tx_uart/pulse_gen/cnt_1/reg5/q_reg
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg1/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.890ns (25.001%)  route 2.670ns (74.999%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.567     8.995    tx_uart/pulse_gen/cnt_1/reg1/RESET
    SLICE_X108Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.673    12.883    tx_uart/pulse_gen/cnt_1/reg1/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg1/q_reg/C
                         clock pessimism              0.552    13.435    
                         clock uncertainty           -0.035    13.399    
    SLICE_X108Y81        FDCE (Recov_fdce_C_CLR)     -0.361    13.038    tx_uart/pulse_gen/cnt_1/reg1/q_reg
  -------------------------------------------------------------------
                         required time                         13.038    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg0/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.890ns (25.001%)  route 2.670ns (74.999%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.567     8.995    tx_uart/pulse_gen/cnt_1/reg0/RESET
    SLICE_X108Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.673    12.883    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                         clock pessimism              0.552    13.435    
                         clock uncertainty           -0.035    13.399    
    SLICE_X108Y81        FDCE (Recov_fdce_C_CLR)     -0.319    13.080    tx_uart/pulse_gen/cnt_1/reg0/q_reg
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg6/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.890ns (26.231%)  route 2.503ns (73.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     8.828    tx_uart/pulse_gen/cnt_1/reg6/RESET
    SLICE_X109Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.672    12.882    tx_uart/pulse_gen/cnt_1/reg6/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg6/q_reg/C
                         clock pessimism              0.528    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X109Y79        FDCE (Recov_fdce_C_CLR)     -0.405    12.969    tx_uart/pulse_gen/cnt_1/reg6/q_reg
  -------------------------------------------------------------------
                         required time                         12.969    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg7/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.890ns (26.231%)  route 2.503ns (73.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     8.828    tx_uart/pulse_gen/cnt_1/reg7/RESET
    SLICE_X109Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     8.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.672    12.882    tx_uart/pulse_gen/cnt_1/reg7/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg7/q_reg/C
                         clock pessimism              0.528    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X109Y79        FDCE (Recov_fdce_C_CLR)     -0.405    12.969    tx_uart/pulse_gen/cnt_1/reg7/q_reg
  -------------------------------------------------------------------
                         required time                         12.969    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  4.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg6/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.254ns (33.575%)  route 0.503ns (66.425%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.040    tx_uart/pulse_gen/cnt_2/reg7/Q[1]
    SLICE_X111Y80        LUT5 (Prop_lut5_I2_O)        0.045     2.085 f  tx_uart/pulse_gen/cnt_2/reg7/q_i_7/O
                         net (fo=1, routed)           0.143     2.227    tx_uart/pulse_gen/cnt_2/reg4/q_reg_9
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045     2.272 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.168     2.441    tx_uart/pulse_gen/cnt_1/reg6/RESET
    SLICE_X109Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.894     2.208    tx_uart/pulse_gen/cnt_1/reg6/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg6/q_reg/C
                         clock pessimism             -0.491     1.716    
    SLICE_X109Y79        FDCE (Remov_fdce_C_CLR)     -0.092     1.624    tx_uart/pulse_gen/cnt_1/reg6/q_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg7/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.254ns (33.575%)  route 0.503ns (66.425%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.040    tx_uart/pulse_gen/cnt_2/reg7/Q[1]
    SLICE_X111Y80        LUT5 (Prop_lut5_I2_O)        0.045     2.085 f  tx_uart/pulse_gen/cnt_2/reg7/q_i_7/O
                         net (fo=1, routed)           0.143     2.227    tx_uart/pulse_gen/cnt_2/reg4/q_reg_9
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045     2.272 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.168     2.441    tx_uart/pulse_gen/cnt_1/reg7/RESET
    SLICE_X109Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.894     2.208    tx_uart/pulse_gen/cnt_1/reg7/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg7/q_reg/C
                         clock pessimism             -0.491     1.716    
    SLICE_X109Y79        FDCE (Remov_fdce_C_CLR)     -0.092     1.624    tx_uart/pulse_gen/cnt_1/reg7/q_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg0/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.254ns (30.994%)  route 0.566ns (69.006%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.040    tx_uart/pulse_gen/cnt_2/reg7/Q[1]
    SLICE_X111Y80        LUT5 (Prop_lut5_I2_O)        0.045     2.085 f  tx_uart/pulse_gen/cnt_2/reg7/q_i_7/O
                         net (fo=1, routed)           0.143     2.227    tx_uart/pulse_gen/cnt_2/reg4/q_reg_9
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045     2.272 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.231     2.504    tx_uart/pulse_gen/cnt_1/reg0/RESET
    SLICE_X108Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.896     2.210    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                         clock pessimism             -0.491     1.718    
    SLICE_X108Y81        FDCE (Remov_fdce_C_CLR)     -0.067     1.651    tx_uart/pulse_gen/cnt_1/reg0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg1/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.254ns (30.994%)  route 0.566ns (69.006%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.040    tx_uart/pulse_gen/cnt_2/reg7/Q[1]
    SLICE_X111Y80        LUT5 (Prop_lut5_I2_O)        0.045     2.085 f  tx_uart/pulse_gen/cnt_2/reg7/q_i_7/O
                         net (fo=1, routed)           0.143     2.227    tx_uart/pulse_gen/cnt_2/reg4/q_reg_9
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045     2.272 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.231     2.504    tx_uart/pulse_gen/cnt_1/reg1/RESET
    SLICE_X108Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.896     2.210    tx_uart/pulse_gen/cnt_1/reg1/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg1/q_reg/C
                         clock pessimism             -0.491     1.718    
    SLICE_X108Y81        FDCE (Remov_fdce_C_CLR)     -0.067     1.651    tx_uart/pulse_gen/cnt_1/reg1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg5/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.254ns (30.994%)  route 0.566ns (69.006%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.040    tx_uart/pulse_gen/cnt_2/reg7/Q[1]
    SLICE_X111Y80        LUT5 (Prop_lut5_I2_O)        0.045     2.085 f  tx_uart/pulse_gen/cnt_2/reg7/q_i_7/O
                         net (fo=1, routed)           0.143     2.227    tx_uart/pulse_gen/cnt_2/reg4/q_reg_9
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045     2.272 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.231     2.504    tx_uart/pulse_gen/cnt_1/reg5/RESET
    SLICE_X109Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.896     2.210    tx_uart/pulse_gen/cnt_1/reg5/clk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg5/q_reg/C
                         clock pessimism             -0.491     1.718    
    SLICE_X109Y81        FDCE (Remov_fdce_C_CLR)     -0.092     1.626    tx_uart/pulse_gen/cnt_1/reg5/q_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg3/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.254ns (31.237%)  route 0.559ns (68.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.040    tx_uart/pulse_gen/cnt_2/reg7/Q[1]
    SLICE_X111Y80        LUT5 (Prop_lut5_I2_O)        0.045     2.085 f  tx_uart/pulse_gen/cnt_2/reg7/q_i_7/O
                         net (fo=1, routed)           0.143     2.227    tx_uart/pulse_gen/cnt_2/reg4/q_reg_9
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045     2.272 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.225     2.497    tx_uart/pulse_gen/cnt_1/reg3/RESET
    SLICE_X110Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.899     2.213    tx_uart/pulse_gen/cnt_1/reg3/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg3/q_reg/C
                         clock pessimism             -0.513     1.699    
    SLICE_X110Y81        FDCE (Remov_fdce_C_CLR)     -0.092     1.607    tx_uart/pulse_gen/cnt_1/reg3/q_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg4/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.254ns (31.237%)  route 0.559ns (68.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.040    tx_uart/pulse_gen/cnt_2/reg7/Q[1]
    SLICE_X111Y80        LUT5 (Prop_lut5_I2_O)        0.045     2.085 f  tx_uart/pulse_gen/cnt_2/reg7/q_i_7/O
                         net (fo=1, routed)           0.143     2.227    tx_uart/pulse_gen/cnt_2/reg4/q_reg_9
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045     2.272 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.225     2.497    tx_uart/pulse_gen/cnt_1/reg4/RESET
    SLICE_X110Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.899     2.213    tx_uart/pulse_gen/cnt_1/reg4/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/C
                         clock pessimism             -0.513     1.699    
    SLICE_X110Y81        FDCE (Remov_fdce_C_CLR)     -0.092     1.607    tx_uart/pulse_gen/cnt_1/reg4/q_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_1/reg2/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.254ns (29.312%)  route 0.613ns (70.688%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.040    tx_uart/pulse_gen/cnt_2/reg7/Q[1]
    SLICE_X111Y80        LUT5 (Prop_lut5_I2_O)        0.045     2.085 f  tx_uart/pulse_gen/cnt_2/reg7/q_i_7/O
                         net (fo=1, routed)           0.143     2.227    tx_uart/pulse_gen/cnt_2/reg4/q_reg_9
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045     2.272 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.278     2.551    tx_uart/pulse_gen/cnt_1/reg2/RESET
    SLICE_X110Y82        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.900     2.214    tx_uart/pulse_gen/cnt_1/reg2/clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg2/q_reg/C
                         clock pessimism             -0.513     1.700    
    SLICE_X110Y82        FDCE (Remov_fdce_C_CLR)     -0.092     1.608    tx_uart/pulse_gen/cnt_1/reg2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.943    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 3.307ns (57.836%)  route 2.411ns (42.164%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDCE                         0.000     0.000 r  tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/C
    SLICE_X113Y79        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/Q
                         net (fo=1, routed)           0.607     1.063    tx_uart/rdc_12/generate_regs[7].reg_i/output
    SLICE_X112Y80        LUT4 (Prop_lut4_I2_O)        0.124     1.187 r  tx_uart/rdc_12/generate_regs[7].reg_i/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.804     2.991    tx_OBUF
    W15                  OBUF (Prop_obuf_I_O)         2.727     5.717 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.717    tx
    W15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg0/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.304ns  (logic 0.766ns (23.184%)  route 2.538ns (76.816%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.680     3.304    tx_uart/pulse_gen/cnt_2/reg0/q_reg_4
    SLICE_X108Y78        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[5]
                            (input port)
  Destination:            tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.165ns  (logic 1.112ns (35.137%)  route 2.053ns (64.863%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  data[5] (IN)
                         net (fo=0)                   0.000     0.000    data[5]
    V18                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  data_IBUF[5]_inst/O
                         net (fo=1, routed)           2.053     3.041    tx_uart/rdc_12/generate_regs[6].reg_i/data_IBUF[0]
    SLICE_X113Y79        LUT3 (Prop_lut3_I2_O)        0.124     3.165 r  tx_uart/rdc_12/generate_regs[6].reg_i/q_i_1__28/O
                         net (fo=1, routed)           0.000     3.165    tx_uart/rdc_12/generate_regs[7].reg_i/d_int_7
    SLICE_X113Y79        FDCE                                         r  tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg6/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.047ns  (logic 0.766ns (25.137%)  route 2.281ns (74.862%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.423     3.047    tx_uart/pulse_gen/cnt_2/reg6/q_reg_5
    SLICE_X109Y80        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg1/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.025ns  (logic 0.766ns (25.326%)  route 2.259ns (74.674%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     3.025    tx_uart/pulse_gen/cnt_2/reg1/q_reg_4
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg2/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.025ns  (logic 0.766ns (25.326%)  route 2.259ns (74.674%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     3.025    tx_uart/pulse_gen/cnt_2/reg2/q_reg_5
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg3/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.025ns  (logic 0.766ns (25.326%)  route 2.259ns (74.674%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     3.025    tx_uart/pulse_gen/cnt_2/reg3/q_reg_5
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg4/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.025ns  (logic 0.766ns (25.326%)  route 2.259ns (74.674%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     3.025    tx_uart/pulse_gen/cnt_2/reg4/q_reg_1
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg5/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.025ns  (logic 0.766ns (25.326%)  route 2.259ns (74.674%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     3.025    tx_uart/pulse_gen/cnt_2/reg5/q_reg_3
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg7/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.025ns  (logic 0.766ns (25.326%)  route 2.259ns (74.674%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     3.025    tx_uart/pulse_gen/cnt_2/reg7/q_reg_3
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg7/q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/rdc_12/generate_regs[4].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.227ns (67.805%)  route 0.108ns (32.195%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDCE                         0.000     0.000 r  tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/C
    SLICE_X113Y80        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/Q
                         net (fo=1, routed)           0.108     0.236    tx_uart/rdc_12/generate_regs[3].reg_i/q_int_3
    SLICE_X113Y79        LUT3 (Prop_lut3_I0_O)        0.099     0.335 r  tx_uart/rdc_12/generate_regs[3].reg_i/q_i_1__25/O
                         net (fo=1, routed)           0.000     0.335    tx_uart/rdc_12/generate_regs[4].reg_i/d_int_4
    SLICE_X113Y79        FDCE                                         r  tx_uart/rdc_12/generate_regs[4].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDCE                         0.000     0.000 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/C
    SLICE_X113Y80        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/Q
                         net (fo=1, routed)           0.156     0.297    tx_uart/rdc_12/generate_regs[2].reg_i/q_int_2
    SLICE_X113Y80        LUT3 (Prop_lut3_I0_O)        0.042     0.339 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_i_1__24/O
                         net (fo=1, routed)           0.000     0.339    tx_uart/rdc_12/generate_regs[3].reg_i/d_int_3
    SLICE_X113Y80        FDCE                                         r  tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg4/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg5/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (59.997%)  route 0.139ns (40.003%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg4/q_reg/C
    SLICE_X112Y82        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tx_uart/bit_counter/reg4/q_reg/Q
                         net (fo=4, routed)           0.139     0.303    tx_uart/bit_counter/reg4/C_OUT[0]
    SLICE_X112Y83        LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  tx_uart/bit_counter/reg4/q_i_1__17/O
                         net (fo=1, routed)           0.000     0.348    tx_uart/bit_counter/reg5/SUM_1[0]
    SLICE_X112Y83        FDCE                                         r  tx_uart/bit_counter/reg5/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg2/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg4/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.209ns (58.691%)  route 0.147ns (41.309%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg2/q_reg/C
    SLICE_X112Y82        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tx_uart/bit_counter/reg2/q_reg/Q
                         net (fo=6, routed)           0.147     0.311    tx_uart/bit_counter/reg3/C_OUT[2]
    SLICE_X112Y82        LUT5 (Prop_lut5_I3_O)        0.045     0.356 r  tx_uart/bit_counter/reg3/q_i_1__16/O
                         net (fo=1, routed)           0.000     0.356    tx_uart/bit_counter/reg4/q_reg_1[0]
    SLICE_X112Y82        FDCE                                         r  tx_uart/bit_counter/reg4/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg6/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg6/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg6/q_reg/C
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tx_uart/pulse_gen/cnt_2/reg6/q_reg/Q
                         net (fo=4, routed)           0.180     0.321    tx_uart/pulse_gen/cnt_2/reg2/q_reg_10
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  tx_uart/pulse_gen/cnt_2/reg2/q_i_1__12/O
                         net (fo=1, routed)           0.000     0.366    tx_uart/pulse_gen/cnt_2/reg6/SUM_1[0]
    SLICE_X109Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_2/reg6/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg4/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.246ns (65.450%)  route 0.130ns (34.550%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg1/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  tx_uart/pulse_gen/cnt_2/reg1/q_reg/Q
                         net (fo=10, routed)          0.130     0.278    tx_uart/pulse_gen/cnt_2/reg3/q_reg_6
    SLICE_X108Y79        LUT5 (Prop_lut5_I1_O)        0.098     0.376 r  tx_uart/pulse_gen/cnt_2/reg3/q_i_1__10/O
                         net (fo=1, routed)           0.000     0.376    tx_uart/pulse_gen/cnt_2/reg4/q_reg_4[0]
    SLICE_X108Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_2/reg4/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/rdc_12/generate_regs[5].reg_i/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.445%)  route 0.190ns (50.555%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDCE                         0.000     0.000 r  tx_uart/rdc_12/generate_regs[5].reg_i/q_reg/C
    SLICE_X113Y79        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tx_uart/rdc_12/generate_regs[5].reg_i/q_reg/Q
                         net (fo=1, routed)           0.190     0.331    tx_uart/rdc_12/generate_regs[5].reg_i/q_int_5
    SLICE_X113Y79        LUT3 (Prop_lut3_I0_O)        0.045     0.376 r  tx_uart/rdc_12/generate_regs[5].reg_i/q_i_1__27/O
                         net (fo=1, routed)           0.000     0.376    tx_uart/rdc_12/generate_regs[6].reg_i/d_int_6
    SLICE_X113Y79        FDCE                                         r  tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.246ns (65.103%)  route 0.132ns (34.897%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg1/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  tx_uart/pulse_gen/cnt_2/reg1/q_reg/Q
                         net (fo=10, routed)          0.132     0.280    tx_uart/pulse_gen/cnt_2/reg1/q_reg_0
    SLICE_X108Y79        LUT3 (Prop_lut3_I0_O)        0.098     0.378 r  tx_uart/pulse_gen/cnt_2/reg1/q_i_1__8/O
                         net (fo=1, routed)           0.000     0.378    tx_uart/pulse_gen/cnt_2/reg2/q_reg_3[0]
    SLICE_X108Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_2/reg2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg6/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/bit_counter/reg6/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg6/q_reg/C
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tx_uart/bit_counter/reg6/q_reg/Q
                         net (fo=3, routed)           0.175     0.339    tx_uart/bit_counter/reg4/q_reg_2[5]
    SLICE_X112Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.384 r  tx_uart/bit_counter/reg4/q_i_1__18/O
                         net (fo=1, routed)           0.000     0.384    tx_uart/bit_counter/reg6/SUM_1[0]
    SLICE_X112Y84        FDCE                                         r  tx_uart/bit_counter/reg6/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_2/reg0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg0/q_reg/C
    SLICE_X108Y78        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  tx_uart/pulse_gen/cnt_2/reg0/q_reg/Q
                         net (fo=10, routed)          0.175     0.339    tx_uart/pulse_gen/cnt_2/reg0/q_reg_0
    SLICE_X108Y78        LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  tx_uart/pulse_gen/cnt_2/reg0/q_i_1__20/O
                         net (fo=1, routed)           0.000     0.384    tx_uart/pulse_gen/cnt_2/reg0/adder_1/bit_adder_0/S42_in
    SLICE_X108Y78        FDCE                                         r  tx_uart/pulse_gen/cnt_2/reg0/q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            occupe
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.608ns  (logic 3.572ns (54.062%)  route 3.035ns (45.938%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.974     6.928    tx_uart/current_state[1]
    SLICE_X112Y80        LUT3 (Prop_lut3_I2_O)        0.153     7.081 r  tx_uart/occupe_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.061     9.142    occupe_OBUF
    V12                  OBUF (Prop_obuf_I_O)         2.901    12.043 r  occupe_OBUF_inst/O
                         net (fo=0)                   0.000    12.043    occupe
    V12                                                               r  occupe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            termine
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 3.289ns (50.065%)  route 3.280ns (49.935%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.974     6.928    tx_uart/current_state[1]
    SLICE_X112Y80        LUT3 (Prop_lut3_I2_O)        0.124     7.052 r  tx_uart/termine_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.306     9.358    termine_OBUF
    W16                  OBUF (Prop_obuf_I_O)         2.647    12.004 r  termine_OBUF_inst/O
                         net (fo=0)                   0.000    12.004    termine
    W16                                                               r  termine (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 3.369ns (54.637%)  route 2.797ns (45.363%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.853     5.436    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     5.954 f  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.993     6.947    tx_uart/rdc_12/generate_regs[7].reg_i/Q[1]
    SLICE_X112Y80        LUT4 (Prop_lut4_I3_O)        0.124     7.071 r  tx_uart/rdc_12/generate_regs[7].reg_i/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.804     8.875    tx_OBUF
    W15                  OBUF (Prop_obuf_I_O)         2.727    11.601 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.601    tx
    W15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_2/reg0/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 0.890ns (24.235%)  route 2.782ns (75.765%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.680     9.107    tx_uart/pulse_gen/cnt_2/reg0/q_reg_4
    SLICE_X108Y78        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_2/reg6/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 0.890ns (26.057%)  route 2.526ns (73.943%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.423     8.850    tx_uart/pulse_gen/cnt_2/reg6/q_reg_5
    SLICE_X109Y80        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_2/reg1/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 0.890ns (26.231%)  route 2.503ns (73.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     8.828    tx_uart/pulse_gen/cnt_2/reg1/q_reg_4
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_2/reg2/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 0.890ns (26.231%)  route 2.503ns (73.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     8.828    tx_uart/pulse_gen/cnt_2/reg2/q_reg_5
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_2/reg3/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 0.890ns (26.231%)  route 2.503ns (73.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     8.828    tx_uart/pulse_gen/cnt_2/reg3/q_reg_5
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_2/reg4/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 0.890ns (26.231%)  route 2.503ns (73.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     8.828    tx_uart/pulse_gen/cnt_2/reg4/q_reg_1
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_2/reg5/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 0.890ns (26.231%)  route 2.503ns (73.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.852     5.435    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.518     5.953 f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/Q
                         net (fo=9, routed)           1.172     7.125    tx_uart/pulse_gen/cnt_1/reg0/q_reg_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.249 f  tx_uart/pulse_gen/cnt_1/reg0/q_i_8/O
                         net (fo=1, routed)           0.590     7.839    tx_uart/pulse_gen/cnt_2/reg4/q_reg_13
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.124     7.963 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.340     8.303    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     8.427 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     8.828    tx_uart/pulse_gen/cnt_2/reg5/q_reg_3
    SLICE_X108Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.209ns (52.057%)  route 0.192ns (47.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 f  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.041    tx_uart/rdc_12/generate_regs[2].reg_i/Q[0]
    SLICE_X113Y80        LUT2 (Prop_lut2_I1_O)        0.045     2.086 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_i_2__4/O
                         net (fo=1, routed)           0.000     2.086    tx_uart/rdc_12/generate_regs[2].reg_i/d_int_2
    SLICE_X113Y80        FDCE                                         r  tx_uart/rdc_12/generate_regs[2].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.210ns (52.177%)  route 0.192ns (47.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.041    tx_uart/rdc_12/generate_regs[2].reg_i/Q[0]
    SLICE_X113Y80        LUT3 (Prop_lut3_I1_O)        0.046     2.087 r  tx_uart/rdc_12/generate_regs[2].reg_i/q_i_1__24/O
                         net (fo=1, routed)           0.000     2.087    tx_uart/rdc_12/generate_regs[3].reg_i/d_int_3
    SLICE_X113Y80        FDCE                                         r  tx_uart/rdc_12/generate_regs[3].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.209ns (44.814%)  route 0.257ns (55.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.257     2.105    tx_uart/rdc_12/generate_regs[5].reg_i/Q[0]
    SLICE_X113Y79        LUT3 (Prop_lut3_I1_O)        0.045     2.150 r  tx_uart/rdc_12/generate_regs[5].reg_i/q_i_1__27/O
                         net (fo=1, routed)           0.000     2.150    tx_uart/rdc_12/generate_regs[6].reg_i/d_int_6
    SLICE_X113Y79        FDCE                                         r  tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.209ns (44.814%)  route 0.257ns (55.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.257     2.105    tx_uart/rdc_12/generate_regs[6].reg_i/Q[0]
    SLICE_X113Y79        LUT3 (Prop_lut3_I1_O)        0.045     2.150 r  tx_uart/rdc_12/generate_regs[6].reg_i/q_i_1__28/O
                         net (fo=1, routed)           0.000     2.150    tx_uart/rdc_12/generate_regs[7].reg_i/d_int_7
    SLICE_X113Y79        FDCE                                         r  tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[4].reg_i/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.251ns (46.991%)  route 0.283ns (53.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.148     1.832 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.145     1.977    tx_uart/rdc_12/generate_regs[7].reg_i/Q[2]
    SLICE_X112Y80        LUT3 (Prop_lut3_I0_O)        0.103     2.080 f  tx_uart/rdc_12/generate_regs[7].reg_i/q_i_4__0/O
                         net (fo=6, routed)           0.138     2.218    tx_uart/rdc_12/generate_regs[4].reg_i/rdc_reset
    SLICE_X113Y79        FDCE                                         f  tx_uart/rdc_12/generate_regs[4].reg_i/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[5].reg_i/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.251ns (46.991%)  route 0.283ns (53.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.148     1.832 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.145     1.977    tx_uart/rdc_12/generate_regs[7].reg_i/Q[2]
    SLICE_X112Y80        LUT3 (Prop_lut3_I0_O)        0.103     2.080 f  tx_uart/rdc_12/generate_regs[7].reg_i/q_i_4__0/O
                         net (fo=6, routed)           0.138     2.218    tx_uart/rdc_12/generate_regs[5].reg_i/rdc_reset
    SLICE_X113Y79        FDCE                                         f  tx_uart/rdc_12/generate_regs[5].reg_i/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.251ns (46.991%)  route 0.283ns (53.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.148     1.832 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.145     1.977    tx_uart/rdc_12/generate_regs[7].reg_i/Q[2]
    SLICE_X112Y80        LUT3 (Prop_lut3_I0_O)        0.103     2.080 f  tx_uart/rdc_12/generate_regs[7].reg_i/q_i_4__0/O
                         net (fo=6, routed)           0.138     2.218    tx_uart/rdc_12/generate_regs[6].reg_i/rdc_reset
    SLICE_X113Y79        FDCE                                         f  tx_uart/rdc_12/generate_regs[6].reg_i/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.251ns (46.991%)  route 0.283ns (53.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.148     1.832 r  tx_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.145     1.977    tx_uart/rdc_12/generate_regs[7].reg_i/Q[2]
    SLICE_X112Y80        LUT3 (Prop_lut3_I0_O)        0.103     2.080 f  tx_uart/rdc_12/generate_regs[7].reg_i/q_i_4__0/O
                         net (fo=6, routed)           0.138     2.218    tx_uart/rdc_12/generate_regs[7].reg_i/rdc_reset
    SLICE_X113Y79        FDCE                                         f  tx_uart/rdc_12/generate_regs[7].reg_i/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/pulse_gen/cnt_2/reg6/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.212ns (37.192%)  route 0.358ns (62.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.192     2.040    tx_uart/pulse_gen/cnt_2/reg7/Q[1]
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.048     2.088 r  tx_uart/pulse_gen/cnt_2/reg7/q_i_1/O
                         net (fo=16, routed)          0.166     2.254    tx_uart/pulse_gen/cnt_2/reg6/q_reg_3
    SLICE_X109Y80        FDCE                                         r  tx_uart/pulse_gen/cnt_2/reg6/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_uart/rdc_12/generate_regs[4].reg_i/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.209ns (34.582%)  route 0.395ns (65.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.628     1.684    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.848 r  tx_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.395     2.243    tx_uart/rdc_12/generate_regs[3].reg_i/Q[0]
    SLICE_X113Y79        LUT3 (Prop_lut3_I1_O)        0.045     2.288 r  tx_uart/rdc_12/generate_regs[3].reg_i/q_i_1__25/O
                         net (fo=1, routed)           0.000     2.288    tx_uart/rdc_12/generate_regs[4].reg_i/d_int_4
    SLICE_X113Y79        FDCE                                         r  tx_uart/rdc_12/generate_regs[4].reg_i/q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/bit_counter/reg6/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.170ns (32.002%)  route 2.486ns (67.998%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg6/q_reg/C
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/bit_counter/reg6/q_reg/Q
                         net (fo=3, routed)           0.850     1.368    tx_uart/bit_counter/reg5/C_OUT[1]
    SLICE_X112Y83        LUT4 (Prop_lut4_I3_O)        0.124     1.492 f  tx_uart/bit_counter/reg5/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.811     2.303    tx_uart/bit_counter/reg2/FSM_sequential_current_state_reg[2]_0
    SLICE_X112Y82        LUT5 (Prop_lut5_I4_O)        0.152     2.455 f  tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.825     3.280    tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X112Y80        LUT5 (Prop_lut5_I1_O)        0.376     3.656 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.656    tx_uart/future_state[2]
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.675     4.885    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.027ns (28.200%)  route 2.615ns (71.800%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg3/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  tx_uart/pulse_gen/cnt_2/reg3/q_reg/Q
                         net (fo=7, routed)           1.000     1.478    tx_uart/pulse_gen/cnt_2/reg3/q_reg_0
    SLICE_X108Y81        LUT4 (Prop_lut4_I0_O)        0.301     1.779 r  tx_uart/pulse_gen/cnt_2/reg3/FSM_sequential_current_state[2]_i_7/O
                         net (fo=1, routed)           0.831     2.611    tx_uart/pulse_gen/cnt_2/reg3/FSM_sequential_current_state[2]_i_7_n_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I2_O)        0.124     2.735 r  tx_uart/pulse_gen/cnt_2/reg3/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.783     3.518    tx_uart/bit_counter/reg2/FSM_sequential_current_state_reg[2]
    SLICE_X112Y80        LUT6 (Prop_lut6_I4_O)        0.124     3.642 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.642    tx_uart/future_state[0]
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.675     4.885    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg6/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.628ns  (logic 1.142ns (31.477%)  route 2.486ns (68.523%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg6/q_reg/C
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  tx_uart/bit_counter/reg6/q_reg/Q
                         net (fo=3, routed)           0.850     1.368    tx_uart/bit_counter/reg5/C_OUT[1]
    SLICE_X112Y83        LUT4 (Prop_lut4_I3_O)        0.124     1.492 r  tx_uart/bit_counter/reg5/FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.811     2.303    tx_uart/bit_counter/reg2/FSM_sequential_current_state_reg[2]_0
    SLICE_X112Y82        LUT5 (Prop_lut5_I4_O)        0.152     2.455 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.825     3.280    tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X112Y80        LUT4 (Prop_lut4_I3_O)        0.348     3.628 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.628    tx_uart/future_state[1]
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.675     4.885    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg2/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.298ns  (logic 0.766ns (23.229%)  route 2.532ns (76.771%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.673     3.298    tx_uart/pulse_gen/cnt_1/reg2/RESET
    SLICE_X110Y82        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.678     4.888    tx_uart/pulse_gen/cnt_1/reg2/clk_IBUF_BUFG
    SLICE_X110Y82        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg2/q_reg/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg0/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.192ns  (logic 0.766ns (24.001%)  route 2.426ns (75.999%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.567     3.192    tx_uart/pulse_gen/cnt_1/reg0/RESET
    SLICE_X108Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.673     4.883    tx_uart/pulse_gen/cnt_1/reg0/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg0/q_reg/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg1/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.192ns  (logic 0.766ns (24.001%)  route 2.426ns (75.999%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.567     3.192    tx_uart/pulse_gen/cnt_1/reg1/RESET
    SLICE_X108Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.673     4.883    tx_uart/pulse_gen/cnt_1/reg1/clk_IBUF_BUFG
    SLICE_X108Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg1/q_reg/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg5/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.192ns  (logic 0.766ns (24.001%)  route 2.426ns (75.999%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.567     3.192    tx_uart/pulse_gen/cnt_1/reg5/RESET
    SLICE_X109Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.673     4.883    tx_uart/pulse_gen/cnt_1/reg5/clk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg5/q_reg/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg3/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.159ns  (logic 0.766ns (24.247%)  route 2.393ns (75.753%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.535     3.159    tx_uart/pulse_gen/cnt_1/reg3/RESET
    SLICE_X110Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676     4.886    tx_uart/pulse_gen/cnt_1/reg3/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg3/q_reg/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg4/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.159ns  (logic 0.766ns (24.247%)  route 2.393ns (75.753%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.535     3.159    tx_uart/pulse_gen/cnt_1/reg4/RESET
    SLICE_X110Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676     4.886    tx_uart/pulse_gen/cnt_1/reg4/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg6/q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.025ns  (logic 0.766ns (25.326%)  route 2.259ns (74.674%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg5/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  tx_uart/pulse_gen/cnt_2/reg5/q_reg/Q
                         net (fo=5, routed)           0.881     1.399    tx_uart/pulse_gen/cnt_2/reg4/q_reg_12
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  tx_uart/pulse_gen/cnt_2/reg4/q_i_4/O
                         net (fo=2, routed)           0.978     2.500    tx_uart/pulse_gen/cnt_2/reg4/q_reg_2
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     2.624 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.400     3.025    tx_uart/pulse_gen/cnt_1/reg6/RESET
    SLICE_X109Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.119    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.210 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.672     4.882    tx_uart/pulse_gen/cnt_1/reg6/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg6/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_uart/bit_counter/reg3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.307ns (42.758%)  route 0.411ns (57.242%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg3/q_reg/C
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  tx_uart/bit_counter/reg3/q_reg/Q
                         net (fo=5, routed)           0.114     0.255    tx_uart/bit_counter/reg2/q_reg_1[2]
    SLICE_X112Y82        LUT5 (Prop_lut5_I1_O)        0.048     0.303 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.297     0.600    tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X112Y80        LUT4 (Prop_lut4_I3_O)        0.118     0.718 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.718    tx_uart/future_state[1]
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.212    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.307ns (42.758%)  route 0.411ns (57.242%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg3/q_reg/C
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tx_uart/bit_counter/reg3/q_reg/Q
                         net (fo=5, routed)           0.114     0.255    tx_uart/bit_counter/reg2/q_reg_1[2]
    SLICE_X112Y82        LUT5 (Prop_lut5_I1_O)        0.048     0.303 f  tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.297     0.600    tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X112Y80        LUT5 (Prop_lut5_I1_O)        0.118     0.718 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.718    tx_uart/future_state[2]
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.212    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 tx_uart/bit_counter/reg3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.307ns (42.462%)  route 0.416ns (57.538%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE                         0.000     0.000 r  tx_uart/bit_counter/reg3/q_reg/C
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  tx_uart/bit_counter/reg3/q_reg/Q
                         net (fo=5, routed)           0.114     0.255    tx_uart/bit_counter/reg2/q_reg_1[2]
    SLICE_X112Y82        LUT5 (Prop_lut5_I1_O)        0.048     0.303 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.302     0.605    tx_uart/bit_counter/reg2/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I0_O)        0.118     0.723 r  tx_uart/bit_counter/reg2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.723    tx_uart/future_state[0]
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.212    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg4/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg6/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.254ns (35.046%)  route 0.471ns (64.954%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg4/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  tx_uart/pulse_gen/cnt_2/reg4/q_reg/Q
                         net (fo=6, routed)           0.192     0.356    tx_uart/pulse_gen/cnt_2/reg4/q_reg_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I0_O)        0.045     0.401 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.110     0.511    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.045     0.556 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.168     0.725    tx_uart/pulse_gen/cnt_1/reg6/RESET
    SLICE_X109Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.894     2.208    tx_uart/pulse_gen/cnt_1/reg6/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg6/q_reg/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg4/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg7/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.254ns (35.046%)  route 0.471ns (64.954%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg4/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  tx_uart/pulse_gen/cnt_2/reg4/q_reg/Q
                         net (fo=6, routed)           0.192     0.356    tx_uart/pulse_gen/cnt_2/reg4/q_reg_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I0_O)        0.045     0.401 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.110     0.511    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.045     0.556 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.168     0.725    tx_uart/pulse_gen/cnt_1/reg7/RESET
    SLICE_X109Y79        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.894     2.208    tx_uart/pulse_gen/cnt_1/reg7/clk_IBUF_BUFG
    SLICE_X109Y79        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg7/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_uart/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.237ns (31.181%)  route 0.523ns (68.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.760    tx_uart/AR[0]
    SLICE_X112Y80        FDCE                                         f  tx_uart/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.212    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_uart/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.237ns (31.181%)  route 0.523ns (68.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.760    tx_uart/AR[0]
    SLICE_X112Y80        FDCE                                         f  tx_uart/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.212    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_uart/FSM_sequential_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.237ns (31.181%)  route 0.523ns (68.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.760    tx_uart/AR[0]
    SLICE_X112Y80        FDCE                                         f  tx_uart/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.212    tx_uart/clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  tx_uart/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg4/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg3/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.254ns (32.507%)  route 0.527ns (67.493%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg4/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  tx_uart/pulse_gen/cnt_2/reg4/q_reg/Q
                         net (fo=6, routed)           0.192     0.356    tx_uart/pulse_gen/cnt_2/reg4/q_reg_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I0_O)        0.045     0.401 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.110     0.511    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.045     0.556 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.225     0.781    tx_uart/pulse_gen/cnt_1/reg3/RESET
    SLICE_X110Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.899     2.213    tx_uart/pulse_gen/cnt_1/reg3/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg3/q_reg/C

Slack:                    inf
  Source:                 tx_uart/pulse_gen/cnt_2/reg4/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_uart/pulse_gen/cnt_1/reg4/q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.254ns (32.507%)  route 0.527ns (67.493%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  tx_uart/pulse_gen/cnt_2/reg4/q_reg/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  tx_uart/pulse_gen/cnt_2/reg4/q_reg/Q
                         net (fo=6, routed)           0.192     0.356    tx_uart/pulse_gen/cnt_2/reg4/q_reg_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I0_O)        0.045     0.401 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_5/O
                         net (fo=1, routed)           0.110     0.511    tx_uart/pulse_gen/cnt_2/reg4/q_i_5_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.045     0.556 f  tx_uart/pulse_gen/cnt_2/reg4/q_i_3__0/O
                         net (fo=16, routed)          0.225     0.781    tx_uart/pulse_gen/cnt_1/reg4/RESET
    SLICE_X110Y81        FDCE                                         f  tx_uart/pulse_gen/cnt_1/reg4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.314 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.899     2.213    tx_uart/pulse_gen/cnt_1/reg4/clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  tx_uart/pulse_gen/cnt_1/reg4/q_reg/C





