Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 11:35:51 2022
| Host         : DESKTOP-31QEL6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    71          
TIMING-16  Warning           Large setup violation          8           
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (114)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line51/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line51/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (114)
--------------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.653      -64.951                      9                  248        0.214        0.000                      0                  248        4.500        0.000                       0                   142  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.653      -64.951                      9                  248        0.214        0.000                      0                  248        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack      -13.653ns,  Total Violation      -64.951ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.653ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.598ns  (logic 13.920ns (58.987%)  route 9.678ns (41.013%))
  Logic Levels:           38  (CARRY4=24 LUT3=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.567     5.088    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inputControl/B_reg_reg[6]/Q
                         net (fo=26, routed)          0.864     6.408    inputControl/Q[5]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  inputControl/ALU_Result0__6_carry_i_1/O
                         net (fo=2, routed)           0.640     7.173    ALU/DI[2]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.753 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.753    ALU/ALU_Result0__6_carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.981 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.495     8.476    ALU/B_reg_reg[1][11]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.313     8.789 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.789    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.339    ALU/ALU_Result0__33_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.716    10.282    ALU/B_reg_reg[1][10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.313    10.595 r  ALU/ALU_Result0__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.595    ALU/ALU_Result0__60_carry_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.996 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.996    ALU/ALU_Result0__60_carry_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.224 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.751    11.976    inputControl/ALU_Result0__33_carry[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.313    12.289 r  inputControl/ALU_Result0__87_carry_i_5/O
                         net (fo=1, routed)           0.000    12.289    ALU/ALU_Result0__114_carry_1[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.821 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    ALU/ALU_Result0__87_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.049 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.811    13.859    ALU/B_reg_reg[1][8]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.313    14.172 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    14.172    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.705 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    ALU/ALU_Result0__114_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.934 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.790    15.725    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.310    16.035 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    16.035    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.568 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    16.568    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.797 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.481    17.278    ALU/B_reg_reg[1][6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.588 r  ALU/ALU_Result0__168_carry_i_4/O
                         net (fo=1, routed)           0.000    17.588    ALU/ALU_Result0__168_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.121 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    18.121    ALU/ALU_Result0__168_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.350 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.656    19.006    ALU/B_reg_reg[1][5]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    19.316 r  ALU/ALU_Result0__195_carry_i_2/O
                         net (fo=1, routed)           0.000    19.316    ALU/ALU_Result0__195_carry_i_2_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.692 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.692    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.921 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.491    20.412    ALU/B_reg_reg[1][4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.310    20.722 r  ALU/ALU_Result0__222_carry_i_4/O
                         net (fo=1, routed)           0.000    20.722    ALU/ALU_Result0__222_carry_i_4_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.255 r  ALU/ALU_Result0__222_carry/CO[3]
                         net (fo=1, routed)           0.000    21.255    ALU/ALU_Result0__222_carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.484 r  ALU/ALU_Result0__222_carry__0/CO[2]
                         net (fo=10, routed)          0.842    22.325    ALU/B_reg_reg[1][3]
    SLICE_X53Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.635 r  ALU/ALU_Result0__249_carry__0_i_2/O
                         net (fo=1, routed)           0.000    22.635    ALU/ALU_Result0__249_carry__0_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.205 r  ALU/ALU_Result0__249_carry__0/CO[2]
                         net (fo=10, routed)          0.694    23.899    ALU/B_reg_reg[1][2]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.313    24.212 r  ALU/ALU_Result0__276_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.212    ALU/ALU_Result0__276_carry__0_i_2_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    24.782 r  ALU/ALU_Result0__276_carry__0/CO[2]
                         net (fo=10, routed)          0.661    25.443    ALU/B_reg_reg[1][1]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.313    25.756 r  ALU/ALU_Result0__303_carry_i_4/O
                         net (fo=1, routed)           0.000    25.756    ALU/ALU_Result0__303_carry_i_4_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.289 r  ALU/ALU_Result0__303_carry/CO[3]
                         net (fo=1, routed)           0.000    26.289    ALU/ALU_Result0__303_carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.518 r  ALU/ALU_Result0__303_carry__0/CO[2]
                         net (fo=10, routed)          0.491    27.009    ALU/B_reg_reg[1][0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.310    27.319 r  ALU/ALU_Result0__329_carry_i_4/O
                         net (fo=1, routed)           0.000    27.319    ALU/ALU_Result0__329_carry_i_4_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.852 r  ALU/ALU_Result0__329_carry/CO[3]
                         net (fo=1, routed)           0.000    27.852    ALU/ALU_Result0__329_carry_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.081 r  ALU/ALU_Result0__329_carry__0/CO[2]
                         net (fo=1, routed)           0.296    28.377    ALU/ALU_Result0__0[0]
    SLICE_X55Y23         LUT4 (Prop_lut4_I1_O)        0.310    28.687 r  ALU/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    28.687    ALU/ALU_Result[0]_i_1_n_0
    SLICE_X55Y23         FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.437    14.778    ALU/CLK
    SLICE_X55Y23         FDRE                                         r  ALU/ALU_Result_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)        0.031    15.034    ALU/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                -13.653    

Slack (VIOLATED) :        -12.128ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.077ns  (logic 12.848ns (58.197%)  route 9.229ns (41.803%))
  Logic Levels:           35  (CARRY4=22 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.567     5.088    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inputControl/B_reg_reg[6]/Q
                         net (fo=26, routed)          0.864     6.408    inputControl/Q[5]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  inputControl/ALU_Result0__6_carry_i_1/O
                         net (fo=2, routed)           0.640     7.173    ALU/DI[2]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.753 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.753    ALU/ALU_Result0__6_carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.981 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.495     8.476    ALU/B_reg_reg[1][11]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.313     8.789 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.789    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.339    ALU/ALU_Result0__33_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.716    10.282    ALU/B_reg_reg[1][10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.313    10.595 r  ALU/ALU_Result0__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.595    ALU/ALU_Result0__60_carry_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.996 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.996    ALU/ALU_Result0__60_carry_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.224 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.751    11.976    inputControl/ALU_Result0__33_carry[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.313    12.289 r  inputControl/ALU_Result0__87_carry_i_5/O
                         net (fo=1, routed)           0.000    12.289    ALU/ALU_Result0__114_carry_1[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.821 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    ALU/ALU_Result0__87_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.049 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.811    13.859    ALU/B_reg_reg[1][8]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.313    14.172 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    14.172    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.705 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    ALU/ALU_Result0__114_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.934 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.790    15.725    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.310    16.035 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    16.035    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.568 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    16.568    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.797 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.481    17.278    ALU/B_reg_reg[1][6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.588 r  ALU/ALU_Result0__168_carry_i_4/O
                         net (fo=1, routed)           0.000    17.588    ALU/ALU_Result0__168_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.121 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    18.121    ALU/ALU_Result0__168_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.350 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.656    19.006    ALU/B_reg_reg[1][5]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    19.316 r  ALU/ALU_Result0__195_carry_i_2/O
                         net (fo=1, routed)           0.000    19.316    ALU/ALU_Result0__195_carry_i_2_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.692 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.692    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.921 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.491    20.412    ALU/B_reg_reg[1][4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.310    20.722 r  ALU/ALU_Result0__222_carry_i_4/O
                         net (fo=1, routed)           0.000    20.722    ALU/ALU_Result0__222_carry_i_4_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.255 r  ALU/ALU_Result0__222_carry/CO[3]
                         net (fo=1, routed)           0.000    21.255    ALU/ALU_Result0__222_carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.484 r  ALU/ALU_Result0__222_carry__0/CO[2]
                         net (fo=10, routed)          0.842    22.325    ALU/B_reg_reg[1][3]
    SLICE_X53Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.635 r  ALU/ALU_Result0__249_carry__0_i_2/O
                         net (fo=1, routed)           0.000    22.635    ALU/ALU_Result0__249_carry__0_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.205 r  ALU/ALU_Result0__249_carry__0/CO[2]
                         net (fo=10, routed)          0.694    23.899    ALU/B_reg_reg[1][2]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.313    24.212 r  ALU/ALU_Result0__276_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.212    ALU/ALU_Result0__276_carry__0_i_2_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    24.782 r  ALU/ALU_Result0__276_carry__0/CO[2]
                         net (fo=10, routed)          0.661    25.443    ALU/B_reg_reg[1][1]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.313    25.756 r  ALU/ALU_Result0__303_carry_i_4/O
                         net (fo=1, routed)           0.000    25.756    ALU/ALU_Result0__303_carry_i_4_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.289 r  ALU/ALU_Result0__303_carry/CO[3]
                         net (fo=1, routed)           0.000    26.289    ALU/ALU_Result0__303_carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.518 r  ALU/ALU_Result0__303_carry__0/CO[2]
                         net (fo=10, routed)          0.337    26.855    ALU/B_reg_reg[1][0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.310    27.165 r  ALU/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    27.165    ALU/ALU_Result[1]_i_1_n_0
    SLICE_X55Y21         FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.440    14.781    ALU/CLK
    SLICE_X55Y21         FDRE                                         r  ALU/ALU_Result_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.031    15.037    ALU/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -27.165    
  -------------------------------------------------------------------
                         slack                                -12.128    

Slack (VIOLATED) :        -10.395ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.356ns  (logic 11.776ns (57.850%)  route 8.580ns (42.150%))
  Logic Levels:           32  (CARRY4=20 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.567     5.088    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inputControl/B_reg_reg[6]/Q
                         net (fo=26, routed)          0.864     6.408    inputControl/Q[5]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  inputControl/ALU_Result0__6_carry_i_1/O
                         net (fo=2, routed)           0.640     7.173    ALU/DI[2]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.753 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.753    ALU/ALU_Result0__6_carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.981 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.495     8.476    ALU/B_reg_reg[1][11]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.313     8.789 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.789    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.339    ALU/ALU_Result0__33_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.716    10.282    ALU/B_reg_reg[1][10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.313    10.595 r  ALU/ALU_Result0__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.595    ALU/ALU_Result0__60_carry_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.996 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.996    ALU/ALU_Result0__60_carry_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.224 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.751    11.976    inputControl/ALU_Result0__33_carry[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.313    12.289 r  inputControl/ALU_Result0__87_carry_i_5/O
                         net (fo=1, routed)           0.000    12.289    ALU/ALU_Result0__114_carry_1[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.821 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    ALU/ALU_Result0__87_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.049 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.811    13.859    ALU/B_reg_reg[1][8]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.313    14.172 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    14.172    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.705 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    ALU/ALU_Result0__114_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.934 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.790    15.725    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.310    16.035 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    16.035    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.568 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    16.568    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.797 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.481    17.278    ALU/B_reg_reg[1][6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.588 r  ALU/ALU_Result0__168_carry_i_4/O
                         net (fo=1, routed)           0.000    17.588    ALU/ALU_Result0__168_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.121 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    18.121    ALU/ALU_Result0__168_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.350 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.656    19.006    ALU/B_reg_reg[1][5]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    19.316 r  ALU/ALU_Result0__195_carry_i_2/O
                         net (fo=1, routed)           0.000    19.316    ALU/ALU_Result0__195_carry_i_2_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.692 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.692    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.921 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.491    20.412    ALU/B_reg_reg[1][4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.310    20.722 r  ALU/ALU_Result0__222_carry_i_4/O
                         net (fo=1, routed)           0.000    20.722    ALU/ALU_Result0__222_carry_i_4_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.255 r  ALU/ALU_Result0__222_carry/CO[3]
                         net (fo=1, routed)           0.000    21.255    ALU/ALU_Result0__222_carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.484 r  ALU/ALU_Result0__222_carry__0/CO[2]
                         net (fo=10, routed)          0.842    22.325    ALU/B_reg_reg[1][3]
    SLICE_X53Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.635 r  ALU/ALU_Result0__249_carry__0_i_2/O
                         net (fo=1, routed)           0.000    22.635    ALU/ALU_Result0__249_carry__0_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.205 r  ALU/ALU_Result0__249_carry__0/CO[2]
                         net (fo=10, routed)          0.694    23.899    ALU/B_reg_reg[1][2]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.313    24.212 r  ALU/ALU_Result0__276_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.212    ALU/ALU_Result0__276_carry__0_i_2_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    24.782 r  ALU/ALU_Result0__276_carry__0/CO[2]
                         net (fo=10, routed)          0.349    25.131    ALU/B_reg_reg[1][1]
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.313    25.444 r  ALU/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    25.444    ALU/ALU_Result[2]_i_1_n_0
    SLICE_X51Y22         FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.438    14.779    ALU/CLK
    SLICE_X51Y22         FDRE                                         r  ALU/ALU_Result_reg[2]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y22         FDRE (Setup_fdre_C_D)        0.031    15.049    ALU/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -25.444    
  -------------------------------------------------------------------
                         slack                                -10.395    

Slack (VIOLATED) :        -8.784ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.748ns  (logic 10.893ns (58.103%)  route 7.855ns (41.897%))
  Logic Levels:           30  (CARRY4=19 LUT3=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.567     5.088    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inputControl/B_reg_reg[6]/Q
                         net (fo=26, routed)          0.864     6.408    inputControl/Q[5]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  inputControl/ALU_Result0__6_carry_i_1/O
                         net (fo=2, routed)           0.640     7.173    ALU/DI[2]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.753 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.753    ALU/ALU_Result0__6_carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.981 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.495     8.476    ALU/B_reg_reg[1][11]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.313     8.789 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.789    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.339    ALU/ALU_Result0__33_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.716    10.282    ALU/B_reg_reg[1][10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.313    10.595 r  ALU/ALU_Result0__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.595    ALU/ALU_Result0__60_carry_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.996 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.996    ALU/ALU_Result0__60_carry_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.224 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.751    11.976    inputControl/ALU_Result0__33_carry[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.313    12.289 r  inputControl/ALU_Result0__87_carry_i_5/O
                         net (fo=1, routed)           0.000    12.289    ALU/ALU_Result0__114_carry_1[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.821 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    ALU/ALU_Result0__87_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.049 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.811    13.859    ALU/B_reg_reg[1][8]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.313    14.172 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    14.172    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.705 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    ALU/ALU_Result0__114_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.934 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.790    15.725    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.310    16.035 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    16.035    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.568 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    16.568    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.797 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.481    17.278    ALU/B_reg_reg[1][6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.588 r  ALU/ALU_Result0__168_carry_i_4/O
                         net (fo=1, routed)           0.000    17.588    ALU/ALU_Result0__168_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.121 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    18.121    ALU/ALU_Result0__168_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.350 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.656    19.006    ALU/B_reg_reg[1][5]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    19.316 r  ALU/ALU_Result0__195_carry_i_2/O
                         net (fo=1, routed)           0.000    19.316    ALU/ALU_Result0__195_carry_i_2_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.692 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.692    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.921 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.491    20.412    ALU/B_reg_reg[1][4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.310    20.722 r  ALU/ALU_Result0__222_carry_i_4/O
                         net (fo=1, routed)           0.000    20.722    ALU/ALU_Result0__222_carry_i_4_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.255 r  ALU/ALU_Result0__222_carry/CO[3]
                         net (fo=1, routed)           0.000    21.255    ALU/ALU_Result0__222_carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.484 r  ALU/ALU_Result0__222_carry__0/CO[2]
                         net (fo=10, routed)          0.842    22.325    ALU/B_reg_reg[1][3]
    SLICE_X53Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.635 r  ALU/ALU_Result0__249_carry__0_i_2/O
                         net (fo=1, routed)           0.000    22.635    ALU/ALU_Result0__249_carry__0_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.205 r  ALU/ALU_Result0__249_carry__0/CO[2]
                         net (fo=10, routed)          0.318    23.523    ALU/B_reg_reg[1][2]
    SLICE_X51Y20         LUT5 (Prop_lut5_I0_O)        0.313    23.836 r  ALU/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    23.836    ALU/ALU_Result[3]_i_1_n_0
    SLICE_X51Y20         FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.441    14.782    ALU/CLK
    SLICE_X51Y20         FDRE                                         r  ALU/ALU_Result_reg[3]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)        0.031    15.052    ALU/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -23.836    
  -------------------------------------------------------------------
                         slack                                 -8.784    

Slack (VIOLATED) :        -7.048ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.008ns  (logic 10.010ns (58.856%)  route 6.998ns (41.144%))
  Logic Levels:           28  (CARRY4=18 LUT3=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.567     5.088    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inputControl/B_reg_reg[6]/Q
                         net (fo=26, routed)          0.864     6.408    inputControl/Q[5]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  inputControl/ALU_Result0__6_carry_i_1/O
                         net (fo=2, routed)           0.640     7.173    ALU/DI[2]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.753 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.753    ALU/ALU_Result0__6_carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.981 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.495     8.476    ALU/B_reg_reg[1][11]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.313     8.789 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.789    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.339    ALU/ALU_Result0__33_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.716    10.282    ALU/B_reg_reg[1][10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.313    10.595 r  ALU/ALU_Result0__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.595    ALU/ALU_Result0__60_carry_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.996 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.996    ALU/ALU_Result0__60_carry_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.224 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.751    11.976    inputControl/ALU_Result0__33_carry[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.313    12.289 r  inputControl/ALU_Result0__87_carry_i_5/O
                         net (fo=1, routed)           0.000    12.289    ALU/ALU_Result0__114_carry_1[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.821 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    ALU/ALU_Result0__87_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.049 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.811    13.859    ALU/B_reg_reg[1][8]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.313    14.172 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    14.172    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.705 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    ALU/ALU_Result0__114_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.934 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.790    15.725    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.310    16.035 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    16.035    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.568 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    16.568    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.797 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.481    17.278    ALU/B_reg_reg[1][6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.588 r  ALU/ALU_Result0__168_carry_i_4/O
                         net (fo=1, routed)           0.000    17.588    ALU/ALU_Result0__168_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.121 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    18.121    ALU/ALU_Result0__168_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.350 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.656    19.006    ALU/B_reg_reg[1][5]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    19.316 r  ALU/ALU_Result0__195_carry_i_2/O
                         net (fo=1, routed)           0.000    19.316    ALU/ALU_Result0__195_carry_i_2_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.692 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.692    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.921 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.491    20.412    ALU/B_reg_reg[1][4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.310    20.722 r  ALU/ALU_Result0__222_carry_i_4/O
                         net (fo=1, routed)           0.000    20.722    ALU/ALU_Result0__222_carry_i_4_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.255 r  ALU/ALU_Result0__222_carry/CO[3]
                         net (fo=1, routed)           0.000    21.255    ALU/ALU_Result0__222_carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.484 r  ALU/ALU_Result0__222_carry__0/CO[2]
                         net (fo=10, routed)          0.302    21.786    ALU/B_reg_reg[1][3]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.310    22.096 r  ALU/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    22.096    ALU/ALU_Result[4]_i_1_n_0
    SLICE_X51Y23         FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.437    14.778    ALU/CLK
    SLICE_X51Y23         FDRE                                         r  ALU/ALU_Result_reg[4]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X51Y23         FDRE (Setup_fdre_C_D)        0.031    15.048    ALU/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -22.096    
  -------------------------------------------------------------------
                         slack                                 -7.048    

Slack (VIOLATED) :        -5.498ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.461ns  (logic 8.938ns (57.812%)  route 6.523ns (42.188%))
  Logic Levels:           25  (CARRY4=16 LUT3=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.567     5.088    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inputControl/B_reg_reg[6]/Q
                         net (fo=26, routed)          0.864     6.408    inputControl/Q[5]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  inputControl/ALU_Result0__6_carry_i_1/O
                         net (fo=2, routed)           0.640     7.173    ALU/DI[2]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.753 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.753    ALU/ALU_Result0__6_carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.981 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.495     8.476    ALU/B_reg_reg[1][11]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.313     8.789 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.789    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.339    ALU/ALU_Result0__33_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.716    10.282    ALU/B_reg_reg[1][10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.313    10.595 r  ALU/ALU_Result0__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.595    ALU/ALU_Result0__60_carry_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.996 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.996    ALU/ALU_Result0__60_carry_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.224 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.751    11.976    inputControl/ALU_Result0__33_carry[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.313    12.289 r  inputControl/ALU_Result0__87_carry_i_5/O
                         net (fo=1, routed)           0.000    12.289    ALU/ALU_Result0__114_carry_1[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.821 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    ALU/ALU_Result0__87_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.049 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.811    13.859    ALU/B_reg_reg[1][8]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.313    14.172 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    14.172    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.705 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    ALU/ALU_Result0__114_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.934 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.790    15.725    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.310    16.035 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    16.035    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.568 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    16.568    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.797 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.481    17.278    ALU/B_reg_reg[1][6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.588 r  ALU/ALU_Result0__168_carry_i_4/O
                         net (fo=1, routed)           0.000    17.588    ALU/ALU_Result0__168_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.121 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    18.121    ALU/ALU_Result0__168_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.350 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.656    19.006    ALU/B_reg_reg[1][5]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    19.316 r  ALU/ALU_Result0__195_carry_i_2/O
                         net (fo=1, routed)           0.000    19.316    ALU/ALU_Result0__195_carry_i_2_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.692 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.692    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.921 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.318    20.239    ALU/B_reg_reg[1][4]
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.310    20.549 r  ALU/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    20.549    ALU/ALU_Result[5]_i_1_n_0
    SLICE_X51Y21         FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.440    14.781    ALU/CLK
    SLICE_X51Y21         FDRE                                         r  ALU/ALU_Result_reg[5]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)        0.031    15.051    ALU/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -20.549    
  -------------------------------------------------------------------
                         slack                                 -5.498    

Slack (VIOLATED) :        -3.941ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.905ns  (logic 8.023ns (57.699%)  route 5.882ns (42.301%))
  Logic Levels:           22  (CARRY4=14 LUT3=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.567     5.088    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inputControl/B_reg_reg[6]/Q
                         net (fo=26, routed)          0.864     6.408    inputControl/Q[5]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  inputControl/ALU_Result0__6_carry_i_1/O
                         net (fo=2, routed)           0.640     7.173    ALU/DI[2]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.753 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.753    ALU/ALU_Result0__6_carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.981 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.495     8.476    ALU/B_reg_reg[1][11]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.313     8.789 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.789    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.339    ALU/ALU_Result0__33_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.716    10.282    ALU/B_reg_reg[1][10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.313    10.595 r  ALU/ALU_Result0__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.595    ALU/ALU_Result0__60_carry_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.996 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.996    ALU/ALU_Result0__60_carry_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.224 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.751    11.976    inputControl/ALU_Result0__33_carry[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.313    12.289 r  inputControl/ALU_Result0__87_carry_i_5/O
                         net (fo=1, routed)           0.000    12.289    ALU/ALU_Result0__114_carry_1[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.821 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    ALU/ALU_Result0__87_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.049 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.811    13.859    ALU/B_reg_reg[1][8]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.313    14.172 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    14.172    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.705 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    ALU/ALU_Result0__114_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.934 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.790    15.725    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.310    16.035 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    16.035    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.568 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    16.568    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.797 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.481    17.278    ALU/B_reg_reg[1][6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.588 r  ALU/ALU_Result0__168_carry_i_4/O
                         net (fo=1, routed)           0.000    17.588    ALU/ALU_Result0__168_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.121 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    18.121    ALU/ALU_Result0__168_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.350 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.333    18.683    ALU/B_reg_reg[1][5]
    SLICE_X51Y19         LUT5 (Prop_lut5_I0_O)        0.310    18.993 r  ALU/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    18.993    ALU/ALU_Result[6]_i_1_n_0
    SLICE_X51Y19         FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.441    14.782    ALU/CLK
    SLICE_X51Y19         FDRE                                         r  ALU/ALU_Result_reg[6]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.031    15.052    ALU/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -18.993    
  -------------------------------------------------------------------
                         slack                                 -3.941    

Slack (VIOLATED) :        -2.625ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.591ns  (logic 6.951ns (55.205%)  route 5.640ns (44.795%))
  Logic Levels:           19  (CARRY4=12 LUT3=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.567     5.088    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inputControl/B_reg_reg[6]/Q
                         net (fo=26, routed)          0.864     6.408    inputControl/Q[5]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  inputControl/ALU_Result0__6_carry_i_1/O
                         net (fo=2, routed)           0.640     7.173    ALU/DI[2]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.753 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.753    ALU/ALU_Result0__6_carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.981 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.495     8.476    ALU/B_reg_reg[1][11]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.313     8.789 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.789    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.339    ALU/ALU_Result0__33_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.716    10.282    ALU/B_reg_reg[1][10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.313    10.595 r  ALU/ALU_Result0__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.595    ALU/ALU_Result0__60_carry_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.996 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.996    ALU/ALU_Result0__60_carry_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.224 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.751    11.976    inputControl/ALU_Result0__33_carry[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.313    12.289 r  inputControl/ALU_Result0__87_carry_i_5/O
                         net (fo=1, routed)           0.000    12.289    ALU/ALU_Result0__114_carry_1[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.821 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    ALU/ALU_Result0__87_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.049 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.811    13.859    ALU/B_reg_reg[1][8]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.313    14.172 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    14.172    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.705 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    ALU/ALU_Result0__114_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.934 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.790    15.725    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.310    16.035 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    16.035    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.568 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    16.568    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.797 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.573    17.370    ALU/B_reg_reg[1][6]
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.310    17.680 r  ALU/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    17.680    ALU/ALU_Result[7]_i_1_n_0
    SLICE_X51Y17         FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.444    14.785    ALU/CLK
    SLICE_X51Y17         FDRE                                         r  ALU/ALU_Result_reg[7]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X51Y17         FDRE (Setup_fdre_C_D)        0.031    15.055    ALU/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -17.680    
  -------------------------------------------------------------------
                         slack                                 -2.625    

Slack (VIOLATED) :        -0.879ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.849ns  (logic 5.879ns (54.190%)  route 4.970ns (45.810%))
  Logic Levels:           16  (CARRY4=10 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.567     5.088    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inputControl/B_reg_reg[6]/Q
                         net (fo=26, routed)          0.864     6.408    inputControl/Q[5]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  inputControl/ALU_Result0__6_carry_i_1/O
                         net (fo=2, routed)           0.640     7.173    ALU/DI[2]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.753 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.753    ALU/ALU_Result0__6_carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.981 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.495     8.476    ALU/B_reg_reg[1][11]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.313     8.789 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.789    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.339    ALU/ALU_Result0__33_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.716    10.282    ALU/B_reg_reg[1][10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.313    10.595 r  ALU/ALU_Result0__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.595    ALU/ALU_Result0__60_carry_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.996 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.996    ALU/ALU_Result0__60_carry_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.224 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.751    11.976    inputControl/ALU_Result0__33_carry[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.313    12.289 r  inputControl/ALU_Result0__87_carry_i_5/O
                         net (fo=1, routed)           0.000    12.289    ALU/ALU_Result0__114_carry_1[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.821 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    ALU/ALU_Result0__87_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.049 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.811    13.859    ALU/B_reg_reg[1][8]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.313    14.172 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    14.172    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.705 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    ALU/ALU_Result0__114_carry_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.934 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.693    15.627    ALU/B_reg_reg[1][7]
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.310    15.937 r  ALU/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    15.937    ALU/ALU_Result[8]_i_1_n_0
    SLICE_X51Y15         FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.446    14.787    ALU/CLK
    SLICE_X51Y15         FDRE                                         r  ALU/ALU_Result_reg[8]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.032    15.058    ALU/ALU_Result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -15.937    
  -------------------------------------------------------------------
                         slack                                 -0.879    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 4.807ns (52.392%)  route 4.368ns (47.608%))
  Logic Levels:           13  (CARRY4=8 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.567     5.088    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inputControl/B_reg_reg[6]/Q
                         net (fo=26, routed)          0.864     6.408    inputControl/Q[5]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  inputControl/ALU_Result0__6_carry_i_1/O
                         net (fo=2, routed)           0.640     7.173    ALU/DI[2]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.753 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.753    ALU/ALU_Result0__6_carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.981 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.495     8.476    ALU/B_reg_reg[1][11]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.313     8.789 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.789    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.339    ALU/ALU_Result0__33_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.716    10.282    ALU/B_reg_reg[1][10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.313    10.595 r  ALU/ALU_Result0__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.595    ALU/ALU_Result0__60_carry_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.996 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.996    ALU/ALU_Result0__60_carry_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.224 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.751    11.976    inputControl/ALU_Result0__33_carry[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.313    12.289 r  inputControl/ALU_Result0__87_carry_i_5/O
                         net (fo=1, routed)           0.000    12.289    ALU/ALU_Result0__114_carry_1[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.821 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    ALU/ALU_Result0__87_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.049 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.902    13.950    ALU/B_reg_reg[1][8]
    SLICE_X55Y17         LUT5 (Prop_lut5_I0_O)        0.313    14.263 r  ALU/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    14.263    ALU/ALU_Result[9]_i_1_n_0
    SLICE_X55Y17         FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.444    14.785    ALU/CLK
    SLICE_X55Y17         FDRE                                         r  ALU/ALU_Result_reg[9]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.032    15.042    ALU/ALU_Result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/tens_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/tens_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.817%)  route 0.144ns (43.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X63Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/tens_reg[0]/Q
                         net (fo=7, routed)           0.144     1.754    binary2DIG/numberCounter/tens[0]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.049     1.803 r  binary2DIG/numberCounter/tens[3]_i_2/O
                         net (fo=1, routed)           0.000     1.803    binary2DIG/numberCounter/tens[3]_i_2_n_0
    SLICE_X62Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.853     1.980    binary2DIG/numberCounter/CLK
    SLICE_X62Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.107     1.588    binary2DIG/numberCounter/tens_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 binary2DIG/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.253%)  route 0.164ns (53.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.559     1.442    binary2DIG/CLK
    SLICE_X55Y18         FDRE                                         r  binary2DIG/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  binary2DIG/data_reg[6]/Q
                         net (fo=3, routed)           0.164     1.747    binary2DIG/numberCounter/Q[6]
    SLICE_X57Y19         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.827     1.954    binary2DIG/numberCounter/CLK
    SLICE_X57Y19         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[6]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.055     1.531    binary2DIG/numberCounter/prevData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/tens_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X63Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/tens_reg[0]/Q
                         net (fo=7, routed)           0.143     1.753    binary2DIG/numberCounter/tens[0]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.798 r  binary2DIG/numberCounter/tens[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    binary2DIG/numberCounter/tens[1]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.853     1.980    binary2DIG/numberCounter/CLK
    SLICE_X62Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.091     1.572    binary2DIG/numberCounter/tens_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/tens_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/tens_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X63Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/tens_reg[0]/Q
                         net (fo=7, routed)           0.144     1.754    binary2DIG/numberCounter/tens[0]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  binary2DIG/numberCounter/tens[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    binary2DIG/numberCounter/tens[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.853     1.980    binary2DIG/numberCounter/CLK
    SLICE_X62Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.092     1.573    binary2DIG/numberCounter/tens_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 binary2DIG/data_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.961%)  route 0.195ns (58.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.558     1.441    binary2DIG/CLK
    SLICE_X55Y19         FDSE                                         r  binary2DIG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDSE (Prop_fdse_C_Q)         0.141     1.582 r  binary2DIG/data_reg[4]/Q
                         net (fo=3, routed)           0.195     1.777    binary2DIG/numberCounter/Q[4]
    SLICE_X57Y20         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.826     1.953    binary2DIG/numberCounter/CLK
    SLICE_X57Y20         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[4]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.071     1.546    binary2DIG/numberCounter/prevData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 binary2DIG/data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.569%)  route 0.190ns (57.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.445    binary2DIG/CLK
    SLICE_X57Y17         FDRE                                         r  binary2DIG/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  binary2DIG/data_reg[15]/Q
                         net (fo=3, routed)           0.190     1.776    binary2DIG/numberCounter/Q[15]
    SLICE_X57Y20         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.826     1.953    binary2DIG/numberCounter/CLK
    SLICE_X57Y20         FDRE                                         r  binary2DIG/numberCounter/prevData_reg[15]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.072     1.528    binary2DIG/numberCounter/prevData_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/hundreds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/hundreds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/hundreds_reg[2]/Q
                         net (fo=5, routed)           0.185     1.794    binary2DIG/numberCounter/hundreds[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.042     1.836 r  binary2DIG/numberCounter/hundreds[3]_i_2/O
                         net (fo=1, routed)           0.000     1.836    binary2DIG/numberCounter/hundreds[3]_i_2_n_0
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.107     1.575    binary2DIG/numberCounter/hundreds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/thousands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  binary2DIG/numberCounter/thousands_reg[0]/Q
                         net (fo=5, routed)           0.185     1.817    binary2DIG/numberCounter/thousands_reg[0]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.043     1.860 r  binary2DIG/numberCounter/thousands[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    binary2DIG/numberCounter/p_0_in__1[1]
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.853     1.980    binary2DIG/numberCounter/CLK
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.131     1.599    binary2DIG/numberCounter/thousands_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/thousands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  binary2DIG/numberCounter/thousands_reg[0]/Q
                         net (fo=5, routed)           0.185     1.817    binary2DIG/numberCounter/thousands_reg[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.043     1.860 r  binary2DIG/numberCounter/thousands[3]_i_2/O
                         net (fo=1, routed)           0.000     1.860    binary2DIG/numberCounter/p_0_in__1[3]
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.853     1.980    binary2DIG/numberCounter/CLK
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.131     1.599    binary2DIG/numberCounter/thousands_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.213ns (55.688%)  route 0.169ns (44.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X64Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=7, routed)           0.169     1.802    binary2DIG/numberCounter/ones[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.049     1.851 r  binary2DIG/numberCounter/ones[3]_i_3/O
                         net (fo=1, routed)           0.000     1.851    binary2DIG/numberCounter/ones[3]_i_3_n_0
    SLICE_X63Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X63Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.107     1.589    binary2DIG/numberCounter/ones_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   ALU/ALU_Result_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y17   ALU/ALU_Result_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   ALU/ALU_Result_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   ALU/ALU_Result_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   ALU/ALU_Result_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y17   ALU/ALU_Result_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y17   ALU/ALU_Result_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y21   ALU/ALU_Result_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   ALU/ALU_Result_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   ALU/ALU_Result_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   ALU/ALU_Result_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   ALU/ALU_Result_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   ALU/ALU_Result_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   ALU/ALU_Result_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y23   ALU/ALU_Result_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   ALU/ALU_Result_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   ALU/ALU_Result_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   ALU/ALU_Result_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   ALU/ALU_Result_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   ALU/ALU_Result_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   ALU/ALU_Result_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 3.974ns (43.299%)  route 5.204ns (56.701%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.204     5.660    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.178 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.178    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.842ns  (logic 4.468ns (50.536%)  route 4.374ns (49.464%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.286     1.742    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.866 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.023     2.888    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.154     3.042 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     5.108    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     8.842 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.842    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.440ns  (logic 4.224ns (50.044%)  route 4.217ns (49.956%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.286     1.742    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.866 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.028     2.893    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.017 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.903     4.921    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.440 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.440    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.291ns  (logic 4.438ns (53.534%)  route 3.852ns (46.466%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.247     1.703    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.827 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.887     2.714    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     2.866 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.718     4.584    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     8.291 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.291    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.274ns  (logic 4.476ns (54.090%)  route 3.799ns (45.910%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.247     1.703    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.827 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.889     2.716    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     2.868 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.531    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.274 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.274    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.264ns  (logic 4.215ns (51.001%)  route 4.049ns (48.999%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.247     1.703    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.827 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.887     2.714    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.838 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     4.753    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.264 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.264    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 4.239ns (51.584%)  route 3.979ns (48.416%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.286     1.742    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.866 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.023     2.888    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     3.012 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.683    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.218 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.218    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 4.233ns (52.671%)  route 3.804ns (47.329%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.247     1.703    binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.827 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.889     2.716    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.840 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.508    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.037 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.037    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.663ns  (logic 1.606ns (20.962%)  route 6.056ns (79.038%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=11, routed)          6.056     7.513    uart/receiver/D[0]
    SLICE_X49Y13         LUT4 (Prop_lut4_I1_O)        0.150     7.663 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     7.663    uart/receiver/receiving_i_1_n_0
    SLICE_X49Y13         FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 1.580ns (20.693%)  route 6.056ns (79.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          6.056     7.513    uart/receiver/D[0]
    SLICE_X49Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.637 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     7.637    uart/receiver/received_i_1_n_0
    SLICE_X49Y13         FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    uart/data_out__0[0]
    SLICE_X49Y15         FDRE                                         r  uart/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[0]/C
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[0]/Q
                         net (fo=21, routed)          0.128     0.269    uart/transmitter/Q[0]
    SLICE_X49Y17         FDRE                                         r  uart/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=1, routed)           0.174     0.315    uart/data_out__0[5]
    SLICE_X49Y15         FDRE                                         r  uart/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=1, routed)           0.176     0.317    uart/data_out__0[6]
    SLICE_X49Y15         FDRE                                         r  uart/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.237%)  route 0.178ns (55.763%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[3]/Q
                         net (fo=18, routed)          0.178     0.319    uart/transmitter/Q[3]
    SLICE_X48Y17         FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE                         0.000     0.000 r  uart/transmitter/count_reg[0]/C
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.141     0.282    uart/transmitter/count_reg[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.327 r  uart/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.327    uart/transmitter/p_0_in__0[2]
    SLICE_X48Y18         FDRE                                         r  uart/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE                         0.000     0.000 r  uart/transmitter/count_reg[0]/C
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.142     0.283    uart/transmitter/count_reg[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.328 r  uart/transmitter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.328    uart/transmitter/p_0_in__0[3]
    SLICE_X48Y18         FDRE                                         r  uart/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.190ns (57.180%)  route 0.142ns (42.820%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE                         0.000     0.000 r  uart/transmitter/count_reg[0]/C
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.142     0.283    uart/transmitter/count_reg[0]
    SLICE_X48Y18         LUT5 (Prop_lut5_I2_O)        0.049     0.332 r  uart/transmitter/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    uart/transmitter/p_0_in__0[4]
    SLICE_X48Y18         FDRE                                         r  uart/transmitter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.157%)  route 0.202ns (58.843%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[3]/Q
                         net (fo=1, routed)           0.202     0.343    uart/data_out__0[3]
    SLICE_X49Y15         FDRE                                         r  uart/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line51/genblk1[16].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line51/genblk1[16].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE                         0.000     0.000 r  nolabel_line51/genblk1[16].fDiv/clkDiv_reg/C
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line51/genblk1[16].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line51/genblk1[16].fDiv/clkDiv_reg_0
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line51/genblk1[16].fDiv/clkDiv_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line51/genblk1[16].fDiv/clkDiv_i_1__15_n_0
    SLICE_X59Y14         FDRE                                         r  nolabel_line51/genblk1[16].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.978ns  (logic 4.296ns (43.052%)  route 5.682ns (56.948%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.568     5.089    inputControl/CLK
    SLICE_X50Y11         FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  inputControl/B_reg_reg[5]/Q
                         net (fo=19, routed)          0.712     6.320    inputControl/Q[4]
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.444 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           1.097     7.540    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.664 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.873    11.538    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    15.067 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.067    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.707ns  (logic 4.530ns (52.033%)  route 4.176ns (47.967%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.621     5.142    binary2DIG/numberCounter/CLK
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  binary2DIG/numberCounter/thousands_reg[2]/Q
                         net (fo=3, routed)           1.088     6.749    binary2DIG/numberCounter/thousands_reg[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.023     7.895    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.154     8.049 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065    10.115    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    13.849 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.849    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.305ns  (logic 4.286ns (51.605%)  route 4.019ns (48.395%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.621     5.142    binary2DIG/numberCounter/CLK
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  binary2DIG/numberCounter/thousands_reg[2]/Q
                         net (fo=3, routed)           1.088     6.749    binary2DIG/numberCounter/thousands_reg[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.028     7.900    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.024 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.903     9.928    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.447 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.447    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.301ns (53.215%)  route 3.782ns (46.785%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.621     5.142    binary2DIG/numberCounter/CLK
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  binary2DIG/numberCounter/thousands_reg[2]/Q
                         net (fo=3, routed)           1.088     6.749    binary2DIG/numberCounter/thousands_reg[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.023     7.895    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     9.690    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.225 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.225    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 4.500ns (56.782%)  route 3.425ns (43.218%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624     5.145    binary2DIG/numberCounter/CLK
    SLICE_X64Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=7, routed)           0.819     6.483    binary2DIG/numberCounter/ones[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.607 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.887     7.494    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     7.646 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.718     9.365    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.071 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.071    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.909ns  (logic 4.538ns (57.371%)  route 3.372ns (42.629%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624     5.145    binary2DIG/numberCounter/CLK
    SLICE_X64Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=7, routed)           0.819     6.483    binary2DIG/numberCounter/ones[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.607 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.889     7.496    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     7.648 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.311    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.054 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.054    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 4.277ns (54.144%)  route 3.622ns (45.856%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624     5.145    binary2DIG/numberCounter/CLK
    SLICE_X64Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=7, routed)           0.819     6.483    binary2DIG/numberCounter/ones[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.607 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.887     7.494    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.618 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     9.533    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.044 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.044    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 4.295ns (55.986%)  route 3.377ns (44.014%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624     5.145    binary2DIG/numberCounter/CLK
    SLICE_X64Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=7, routed)           0.819     6.483    binary2DIG/numberCounter/ones[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.607 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.889     7.496    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.620 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.288    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.817 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.817    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.527ns (70.006%)  route 0.654ns (29.994%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  binary2DIG/numberCounter/thousands_reg[1]/Q
                         net (fo=4, routed)           0.159     1.775    binary2DIG/numberCounter/thousands_reg[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.873 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.171     2.044    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.089 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.413    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.649 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.649    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.461ns (66.506%)  route 0.736ns (33.494%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X62Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/tens_reg[2]/Q
                         net (fo=6, routed)           0.172     1.781    binary2DIG/numberCounter/tens[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.223     2.049    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.094 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.435    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.665 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.665    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.512ns (68.010%)  route 0.711ns (31.990%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.148     1.616 f  binary2DIG/numberCounter/thousands_reg[1]/Q
                         net (fo=4, routed)           0.159     1.775    binary2DIG/numberCounter/thousands_reg[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.873 f  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.137     2.010    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.055 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.470    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.691 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.691    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.502ns (66.617%)  route 0.752ns (33.383%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X62Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/tens_reg[2]/Q
                         net (fo=6, routed)           0.172     1.781    binary2DIG/numberCounter/tens[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.222     2.048    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.048     2.096 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.455    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.722 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.722    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.538ns (67.976%)  route 0.725ns (32.024%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X62Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/tens_reg[2]/Q
                         net (fo=6, routed)           0.172     1.781    binary2DIG/numberCounter/tens[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.223     2.049    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.049     2.098 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.428    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.731 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.731    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.443ns (62.539%)  route 0.864ns (37.461%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X62Y22         FDRE                                         r  binary2DIG/numberCounter/tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/tens_reg[2]/Q
                         net (fo=6, routed)           0.172     1.781    binary2DIG/numberCounter/tens[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.222     2.048    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.093 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.563    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.775 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.775    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.585ns (65.961%)  route 0.818ns (34.039%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X64Y22         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  binary2DIG/numberCounter/thousands_reg[1]/Q
                         net (fo=4, routed)           0.159     1.775    binary2DIG/numberCounter/thousands_reg[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.873 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.171     2.044    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.042     2.086 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.574    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.297     3.872 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.872    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.267ns  (logic 1.417ns (43.366%)  route 1.850ns (56.634%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.563     1.446    inputControl/CLK
    SLICE_X57Y16         FDRE                                         r  inputControl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  inputControl/state_reg[0]/Q
                         net (fo=20, routed)          0.410     1.997    inputControl/state[0]
    SLICE_X54Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.042 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.440     3.482    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.713 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.713    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.024ns  (logic 0.766ns (15.246%)  route 4.258ns (84.754%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/data_in_reg[7]/Q
                         net (fo=5, routed)           1.640     2.158    uart/transmitter/Q[7]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.282 r  uart/transmitter/B_reg[6]_i_4/O
                         net (fo=8, routed)           1.125     3.407    uart/transmitter/B_reg[6]_i_4_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.124     3.531 r  uart/transmitter/B_reg[5]_i_1/O
                         net (fo=4, routed)           1.493     5.024    inputControl/B_reg_reg[6]_2[4]
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.448     4.789    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[5]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.807ns  (logic 0.766ns (15.935%)  route 4.041ns (84.065%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/data_in_reg[7]/Q
                         net (fo=5, routed)           1.640     2.158    uart/transmitter/Q[7]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.282 r  uart/transmitter/B_reg[6]_i_4/O
                         net (fo=8, routed)           1.125     3.407    uart/transmitter/B_reg[6]_i_4_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.124     3.531 r  uart/transmitter/B_reg[5]_i_1/O
                         net (fo=4, routed)           1.276     4.807    inputControl/B_reg_reg[6]_2[4]
    SLICE_X53Y20         FDRE                                         r  inputControl/B_reg_reg[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.441     4.782    inputControl/CLK
    SLICE_X53Y20         FDRE                                         r  inputControl/B_reg_reg[5]_replica_1/C

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 0.766ns (15.959%)  route 4.034ns (84.041%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/data_in_reg[7]/Q
                         net (fo=5, routed)           1.640     2.158    uart/transmitter/Q[7]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.282 r  uart/transmitter/B_reg[6]_i_4/O
                         net (fo=8, routed)           1.043     3.325    uart/transmitter/B_reg[6]_i_4_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I1_O)        0.124     3.449 r  uart/transmitter/B_reg[6]_i_2/O
                         net (fo=2, routed)           1.351     4.800    inputControl/B_reg_reg[6]_2[5]
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.448     4.789    inputControl/CLK
    SLICE_X53Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.694ns  (logic 0.766ns (16.318%)  route 3.928ns (83.682%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/data_in_reg[7]/Q
                         net (fo=5, routed)           1.640     2.158    uart/transmitter/Q[7]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.282 r  uart/transmitter/B_reg[6]_i_4/O
                         net (fo=8, routed)           1.125     3.407    uart/transmitter/B_reg[6]_i_4_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.124     3.531 r  uart/transmitter/B_reg[5]_i_1/O
                         net (fo=4, routed)           1.163     4.694    inputControl/B_reg_reg[6]_2[4]
    SLICE_X50Y11         FDRE                                         r  inputControl/B_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.449     4.790    inputControl/CLK
    SLICE_X50Y11         FDRE                                         r  inputControl/B_reg_reg[5]/C

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.425ns  (logic 0.996ns (22.508%)  route 3.429ns (77.492%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/data_in_reg[7]/Q
                         net (fo=5, routed)           1.311     1.829    uart/transmitter/Q[7]
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.152     1.981 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.181     3.162    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.326     3.488 r  uart/transmitter/B_reg[1]_i_1/O
                         net (fo=2, routed)           0.937     4.425    inputControl/B_reg_reg[6]_2[0]
    SLICE_X51Y11         FDRE                                         r  inputControl/B_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.449     4.790    inputControl/CLK
    SLICE_X51Y11         FDRE                                         r  inputControl/B_reg_reg[1]/C

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 0.792ns (18.386%)  route 3.516ns (81.614%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/data_in_reg[7]/Q
                         net (fo=5, routed)           1.640     2.158    uart/transmitter/Q[7]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.282 r  uart/transmitter/B_reg[6]_i_4/O
                         net (fo=8, routed)           1.043     3.325    uart/transmitter/B_reg[6]_i_4_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.150     3.475 r  uart/transmitter/A_reg[4]_i_1/O
                         net (fo=2, routed)           0.832     4.308    inputControl/A_reg_reg[13]_2[3]
    SLICE_X54Y16         FDRE                                         r  inputControl/A_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445     4.786    inputControl/CLK
    SLICE_X54Y16         FDRE                                         r  inputControl/A_reg_reg[4]/C

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 0.996ns (23.412%)  route 3.258ns (76.588%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/data_in_reg[7]/Q
                         net (fo=5, routed)           1.311     1.829    uart/transmitter/Q[7]
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.152     1.981 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.185     3.166    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.492 r  uart/transmitter/A_reg[13]_i_1/O
                         net (fo=2, routed)           0.762     4.254    ALU/ALU_Result0_0[12]
    DSP48_X1Y6           DSP48E1                                      r  ALU/ALU_Result0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.535     4.876    ALU/CLK
    DSP48_X1Y6           DSP48E1                                      r  ALU/ALU_Result0/CLK

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.253ns  (logic 0.996ns (23.418%)  route 3.257ns (76.582%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/data_in_reg[7]/Q
                         net (fo=5, routed)           1.311     1.829    uart/transmitter/Q[7]
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.152     1.981 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.116     3.097    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.326     3.423 r  uart/transmitter/A_reg[5]_i_1/O
                         net (fo=2, routed)           0.830     4.253    inputControl/A_reg_reg[13]_2[4]
    SLICE_X54Y16         FDRE                                         r  inputControl/A_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445     4.786    inputControl/CLK
    SLICE_X54Y16         FDRE                                         r  inputControl/A_reg_reg[5]/C

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/executed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 1.120ns (26.689%)  route 3.077ns (73.311%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/data_in_reg[7]/Q
                         net (fo=5, routed)           1.311     1.829    uart/transmitter/Q[7]
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.152     1.981 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.333     3.314    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.326     3.640 r  uart/transmitter/executed_i_2/O
                         net (fo=1, routed)           0.433     4.073    uart/transmitter/executed_i_2_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.197 r  uart/transmitter/executed_i_1/O
                         net (fo=1, routed)           0.000     4.197    inputControl/executed_reg_1
    SLICE_X57Y15         FDRE                                         r  inputControl/executed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.447     4.788    inputControl/CLK
    SLICE_X57Y15         FDRE                                         r  inputControl/executed_reg/C

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 0.792ns (18.893%)  route 3.400ns (81.107%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/data_in_reg[7]/Q
                         net (fo=5, routed)           1.640     2.158    uart/transmitter/Q[7]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.282 r  uart/transmitter/B_reg[6]_i_4/O
                         net (fo=8, routed)           1.125     3.407    uart/transmitter/B_reg[6]_i_4_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.150     3.557 r  uart/transmitter/A_reg[7]_i_1/O
                         net (fo=2, routed)           0.635     4.192    inputControl/A_reg_reg[13]_2[6]
    SLICE_X53Y18         FDRE                                         r  inputControl/A_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.442     4.783    inputControl/CLK
    SLICE_X53Y18         FDRE                                         r  inputControl/A_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/opcode_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.546%)  route 0.262ns (58.454%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[2]/Q
                         net (fo=24, routed)          0.262     0.403    inputControl/opcode_reg_reg[1]_0[2]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.448 r  inputControl/opcode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.448    inputControl/opcode_reg[0]_i_1_n_0
    SLICE_X51Y15         FDRE                                         r  inputControl/opcode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.831     1.958    inputControl/CLK
    SLICE_X51Y15         FDRE                                         r  inputControl/opcode_reg_reg[0]/C

Slack:                    inf
  Source:                 uart/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/opcode_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.324%)  route 0.264ns (58.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  uart/data_in_reg[1]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[1]/Q
                         net (fo=25, routed)          0.264     0.405    inputControl/opcode_reg_reg[1]_0[1]
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.045     0.450 r  inputControl/opcode_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.450    inputControl/opcode_reg[1]_i_1_n_0
    SLICE_X51Y16         FDRE                                         r  inputControl/opcode_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.957    inputControl/CLK
    SLICE_X51Y16         FDRE                                         r  inputControl/opcode_reg_reg[1]/C

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.536%)  route 0.323ns (63.464%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[4]/Q
                         net (fo=18, routed)          0.255     0.396    uart/transmitter/Q[4]
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.441 r  uart/transmitter/A_reg[3]_i_1/O
                         net (fo=2, routed)           0.068     0.509    inputControl/A_reg_reg[13]_2[2]
    SLICE_X54Y15         FDRE                                         r  inputControl/A_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.831     1.958    inputControl/CLK
    SLICE_X54Y15         FDRE                                         r  inputControl/A_reg_reg[3]/C

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/executed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.836%)  route 0.364ns (66.164%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/data_in_reg[4]/Q
                         net (fo=18, routed)          0.364     0.505    uart/transmitter/Q[4]
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.550 r  uart/transmitter/executed_i_1/O
                         net (fo=1, routed)           0.000     0.550    inputControl/executed_reg_1
    SLICE_X57Y15         FDRE                                         r  inputControl/executed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.831     1.958    inputControl/CLK
    SLICE_X57Y15         FDRE                                         r  inputControl/executed_reg/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.824%)  route 0.374ns (64.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  singlePulser/d_reg/Q
                         net (fo=5, routed)           0.215     0.379    uart/transmitter/reset
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.424 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          0.159     0.583    inputControl/E[0]
    SLICE_X54Y15         FDRE                                         r  inputControl/A_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.831     1.958    inputControl/CLK
    SLICE_X54Y15         FDRE                                         r  inputControl/A_reg_reg[1]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.824%)  route 0.374ns (64.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  singlePulser/d_reg/Q
                         net (fo=5, routed)           0.215     0.379    uart/transmitter/reset
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.424 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          0.159     0.583    inputControl/E[0]
    SLICE_X54Y15         FDRE                                         r  inputControl/A_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.831     1.958    inputControl/CLK
    SLICE_X54Y15         FDRE                                         r  inputControl/A_reg_reg[2]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.824%)  route 0.374ns (64.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  singlePulser/d_reg/Q
                         net (fo=5, routed)           0.215     0.379    uart/transmitter/reset
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.424 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          0.159     0.583    inputControl/E[0]
    SLICE_X54Y15         FDRE                                         r  inputControl/A_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.831     1.958    inputControl/CLK
    SLICE_X54Y15         FDRE                                         r  inputControl/A_reg_reg[3]/C

Slack:                    inf
  Source:                 uart/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.610%)  route 0.402ns (68.390%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  uart/data_in_reg[1]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[1]/Q
                         net (fo=25, routed)          0.218     0.359    uart/transmitter/Q[1]
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.404 r  uart/transmitter/A_reg[12]_i_1/O
                         net (fo=2, routed)           0.184     0.588    inputControl/A_reg_reg[13]_2[11]
    SLICE_X51Y12         FDRE                                         r  inputControl/A_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.833     1.960    inputControl/CLK
    SLICE_X51Y12         FDRE                                         r  inputControl/A_reg_reg[12]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.129%)  route 0.422ns (66.871%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  singlePulser/d_reg/Q
                         net (fo=5, routed)           0.215     0.379    uart/transmitter/reset
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.424 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          0.207     0.631    inputControl/E[0]
    SLICE_X52Y14         FDRE                                         r  inputControl/A_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.959    inputControl/CLK
    SLICE_X52Y14         FDRE                                         r  inputControl/A_reg_reg[11]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.744%)  route 0.429ns (67.256%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  singlePulser/d_reg/Q
                         net (fo=5, routed)           0.215     0.379    uart/transmitter/reset
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.424 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          0.214     0.638    inputControl/E[0]
    SLICE_X54Y16         FDRE                                         r  inputControl/A_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.957    inputControl/CLK
    SLICE_X54Y16         FDRE                                         r  inputControl/A_reg_reg[4]/C





