-- VHDL for IBM SMS ALD page 16.14.02.1
-- Title: ADD OUTPUT TRANSLATOR-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/29/2020 1:24:39 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_14_02_1_ADD_OUTPUT_TRANSLATOR_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PB_AB0_DOT_BB0_DOT_NC:	 in STD_LOGIC;
		PB_AB0_DOT_BB1_DOT_C:	 in STD_LOGIC;
		PB_AB1_DOT_BB0_DOT_C:	 in STD_LOGIC;
		PB_AB1_DOT_BB1_DOT_NC:	 in STD_LOGIC;
		PB_AB1_DOT_BB1_DOT_C:	 in STD_LOGIC;
		PB_AB0_DOT_BB0_DOT_C:	 in STD_LOGIC;
		PB_AB0_DOT_BB1_DOT_NC:	 in STD_LOGIC;
		PB_AB1_DOT_BB0_DOT_NC:	 in STD_LOGIC;
		PB_ADDER_OUT_NOT_1_BIT:	 out STD_LOGIC;
		MB_ADDER_OUT_NOT_1_BIT:	 out STD_LOGIC;
		MB_B2_OR_B3_SHIFT:	 out STD_LOGIC;
		PB_ADDER_OUT_1_BIT:	 out STD_LOGIC;
		MB_ADDER_OUT_1_BIT:	 out STD_LOGIC;
		MB_B0_OR_B1_SHIFT:	 out STD_LOGIC);
end ALD_16_14_02_1_ADD_OUTPUT_TRANSLATOR_ACC;

architecture behavioral of ALD_16_14_02_1_ADD_OUTPUT_TRANSLATOR_ACC is 

	signal OUT_2A_B: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_4D_A: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_4H_A: STD_LOGIC;

begin

	OUT_2A_B <= NOT OUT_4B_G;
	OUT_4B_G <= NOT(PB_AB1_DOT_BB1_DOT_NC OR PB_AB1_DOT_BB0_DOT_C OR PB_AB0_DOT_BB1_DOT_C OR PB_AB0_DOT_BB0_DOT_NC );
	OUT_4D_A <= NOT(PB_AB0_DOT_BB1_DOT_C OR PB_AB1_DOT_BB0_DOT_C OR PB_AB1_DOT_BB1_DOT_NC OR PB_AB1_DOT_BB1_DOT_C );
	OUT_2E_C <= NOT OUT_4F_G;
	OUT_4F_G <= NOT(PB_AB1_DOT_BB1_DOT_C OR PB_AB1_DOT_BB0_DOT_NC OR PB_AB0_DOT_BB1_DOT_NC OR PB_AB0_DOT_BB0_DOT_C );
	OUT_4H_A <= NOT(PB_AB0_DOT_BB0_DOT_C OR PB_AB0_DOT_BB1_DOT_NC OR PB_AB1_DOT_BB0_DOT_NC OR PB_AB0_DOT_BB0_DOT_NC );

	PB_ADDER_OUT_NOT_1_BIT <= OUT_2A_B;
	MB_ADDER_OUT_NOT_1_BIT <= OUT_4B_G;
	MB_B2_OR_B3_SHIFT <= OUT_4D_A;
	PB_ADDER_OUT_1_BIT <= OUT_2E_C;
	MB_ADDER_OUT_1_BIT <= OUT_4F_G;
	MB_B0_OR_B1_SHIFT <= OUT_4H_A;


end;
