--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml reflex.twx reflex.ncd -o reflex.twr reflex.pcf

Design file:              reflex.ncd
Physical constraint file: reflex.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1696 paths analyzed, 383 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.561ns.
--------------------------------------------------------------------------------

Paths for end point msCounted_11 (SLICE_X8Y44.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3_1 (FF)
  Destination:          msCounted_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.631 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3_1 to msCounted_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.CQ      Tcko                  0.391   state_FSM_FFd3_2
                                                       state_FSM_FFd3_1
    SLICE_X18Y17.B1      net (fanout=1)        0.803   state_FSM_FFd3_1
    SLICE_X18Y17.B       Tilo                  0.205   outleds_1
                                                       state[2]_GND_1_o_equal_36_o1
    SLICE_X8Y44.CE       net (fanout=9)        2.801   state[2]_GND_1_o_equal_36_o
    SLICE_X8Y44.CLK      Tceck                 0.331   msCounted<11>
                                                       msCounted_11
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (0.927ns logic, 3.604ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd2_1 (FF)
  Destination:          msCounted_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.631 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd2_1 to msCounted_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   state_FSM_FFd3_2
                                                       state_FSM_FFd2_1
    SLICE_X18Y17.B4      net (fanout=1)        0.629   state_FSM_FFd2_1
    SLICE_X18Y17.B       Tilo                  0.205   outleds_1
                                                       state[2]_GND_1_o_equal_36_o1
    SLICE_X8Y44.CE       net (fanout=9)        2.801   state[2]_GND_1_o_equal_36_o
    SLICE_X8Y44.CLK      Tceck                 0.331   msCounted<11>
                                                       msCounted_11
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (0.927ns logic, 3.430ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point msCounted_7 (SLICE_X8Y43.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3_1 (FF)
  Destination:          msCounted_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.629 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3_1 to msCounted_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.CQ      Tcko                  0.391   state_FSM_FFd3_2
                                                       state_FSM_FFd3_1
    SLICE_X18Y17.B1      net (fanout=1)        0.803   state_FSM_FFd3_1
    SLICE_X18Y17.B       Tilo                  0.205   outleds_1
                                                       state[2]_GND_1_o_equal_36_o1
    SLICE_X8Y43.CE       net (fanout=9)        2.788   state[2]_GND_1_o_equal_36_o
    SLICE_X8Y43.CLK      Tceck                 0.331   msCounted<10>
                                                       msCounted_7
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (0.927ns logic, 3.591ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd2_1 (FF)
  Destination:          msCounted_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.629 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd2_1 to msCounted_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   state_FSM_FFd3_2
                                                       state_FSM_FFd2_1
    SLICE_X18Y17.B4      net (fanout=1)        0.629   state_FSM_FFd2_1
    SLICE_X18Y17.B       Tilo                  0.205   outleds_1
                                                       state[2]_GND_1_o_equal_36_o1
    SLICE_X8Y43.CE       net (fanout=9)        2.788   state[2]_GND_1_o_equal_36_o
    SLICE_X8Y43.CLK      Tceck                 0.331   msCounted<10>
                                                       msCounted_7
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (0.927ns logic, 3.417ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point msCounted_5 (SLICE_X9Y41.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3_1 (FF)
  Destination:          msCounted_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.511ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.624 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3_1 to msCounted_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.CQ      Tcko                  0.391   state_FSM_FFd3_2
                                                       state_FSM_FFd3_1
    SLICE_X18Y17.B1      net (fanout=1)        0.803   state_FSM_FFd3_1
    SLICE_X18Y17.B       Tilo                  0.205   outleds_1
                                                       state[2]_GND_1_o_equal_36_o1
    SLICE_X9Y41.CE       net (fanout=9)        2.772   state[2]_GND_1_o_equal_36_o
    SLICE_X9Y41.CLK      Tceck                 0.340   msCounted<6>
                                                       msCounted_5
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (0.936ns logic, 3.575ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd2_1 (FF)
  Destination:          msCounted_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.624 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd2_1 to msCounted_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   state_FSM_FFd3_2
                                                       state_FSM_FFd2_1
    SLICE_X18Y17.B4      net (fanout=1)        0.629   state_FSM_FFd2_1
    SLICE_X18Y17.B       Tilo                  0.205   outleds_1
                                                       state[2]_GND_1_o_equal_36_o1
    SLICE_X9Y41.CE       net (fanout=9)        2.772   state[2]_GND_1_o_equal_36_o
    SLICE_X9Y41.CLK      Tceck                 0.340   msCounted<6>
                                                       msCounted_5
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (0.936ns logic, 3.401ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point msCounted_3 (SLICE_X9Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msCounted_3 (FF)
  Destination:          msCounted_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msCounted_3 to msCounted_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.AQ       Tcko                  0.198   msCounted<6>
                                                       msCounted_3
    SLICE_X9Y41.A6       net (fanout=3)        0.031   msCounted<3>
    SLICE_X9Y41.CLK      Tah         (-Th)    -0.215   msCounted<6>
                                                       msCounted_3_dpot
                                                       msCounted_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point msCounted_2 (SLICE_X8Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msCounted_2 (FF)
  Destination:          msCounted_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msCounted_2 to msCounted_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.DQ       Tcko                  0.234   msCounted<2>
                                                       msCounted_2
    SLICE_X8Y39.D6       net (fanout=3)        0.022   msCounted<2>
    SLICE_X8Y39.CLK      Tah         (-Th)    -0.197   msCounted<2>
                                                       msCounted_2_dpot
                                                       msCounted_2
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.431ns logic, 0.022ns route)
                                                       (95.1% logic, 4.9% route)

--------------------------------------------------------------------------------

Paths for end point msCounted_0 (SLICE_X8Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msCounted_0 (FF)
  Destination:          msCounted_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msCounted_0 to msCounted_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.AQ       Tcko                  0.234   msCounted<2>
                                                       msCounted_0
    SLICE_X8Y39.A6       net (fanout=3)        0.031   msCounted<0>
    SLICE_X8Y39.CLK      Tah         (-Th)    -0.197   msCounted<2>
                                                       msCounted_0_dpot
                                                       msCounted_0
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.431ns logic, 0.031ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: nsTimer<3>/CLK
  Logical resource: nsTimer_0/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: nsTimer<3>/CLK
  Logical resource: nsTimer_1/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.561|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1696 paths, 0 nets, and 370 connections

Design statistics:
   Minimum period:   4.561ns{1}   (Maximum frequency: 219.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct  8 15:28:04 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



