// Seed: 161316282
macromodule module_0 (
    output wire id_0,
    input  wire id_1,
    input  wor  id_2,
    output tri1 id_3
);
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9,
    input wor id_10,
    input wor id_11,
    input supply1 id_12,
    output wor id_13,
    input supply1 id_14,
    input tri id_15,
    input tri id_16,
    output supply0 id_17,
    input tri id_18,
    input wire id_19,
    output uwire id_20,
    input tri0 id_21,
    input supply1 id_22,
    output wire id_23,
    output wire id_24,
    input wand id_25,
    input wor id_26,
    input tri1 id_27,
    input tri1 id_28,
    output wor id_29
);
  logic id_31;
  ;
  module_0 modCall_1 (
      id_17,
      id_26,
      id_5,
      id_2
  );
endmodule
