
Day3_task3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000361c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  080037ec  080037ec  000137ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038d4  080038d4  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080038d4  080038d4  000138d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038dc  080038dc  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038dc  080038dc  000138dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038e0  080038e0  000138e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080038e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  2000007c  08003960  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  08003960  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009100  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017ee  00000000  00000000  000291ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000778  00000000  00000000  0002a9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e0  00000000  00000000  0002b118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021b81  00000000  00000000  0002b7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009768  00000000  00000000  0004d379  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9a79  00000000  00000000  00056ae1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012055a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002520  00000000  00000000  001205ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080037d4 	.word	0x080037d4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	080037d4 	.word	0x080037d4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005c0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005c4:	f003 0301 	and.w	r3, r3, #1
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d013      	beq.n	80005f4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005d4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d00b      	beq.n	80005f4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005dc:	e000      	b.n	80005e0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005de:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d0f9      	beq.n	80005de <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005ea:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	b2d2      	uxtb	r2, r2
 80005f2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005f4:	687b      	ldr	r3, [r7, #4]
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000602:	b580      	push	{r7, lr}
 8000604:	b086      	sub	sp, #24
 8000606:	af00      	add	r7, sp, #0
 8000608:	60f8      	str	r0, [r7, #12]
 800060a:	60b9      	str	r1, [r7, #8]
 800060c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800060e:	2300      	movs	r3, #0
 8000610:	617b      	str	r3, [r7, #20]
 8000612:	e009      	b.n	8000628 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	1c5a      	adds	r2, r3, #1
 8000618:	60ba      	str	r2, [r7, #8]
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	4618      	mov	r0, r3
 800061e:	f7ff ffc9 	bl	80005b4 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000622:	697b      	ldr	r3, [r7, #20]
 8000624:	3301      	adds	r3, #1
 8000626:	617b      	str	r3, [r7, #20]
 8000628:	697a      	ldr	r2, [r7, #20]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	429a      	cmp	r2, r3
 800062e:	dbf1      	blt.n	8000614 <_write+0x12>
  }
  return len;
 8000630:	687b      	ldr	r3, [r7, #4]
}
 8000632:	4618      	mov	r0, r3
 8000634:	3718      	adds	r7, #24
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}

0800063a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800063a:	b580      	push	{r7, lr}
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063e:	f000 fcfd 	bl	800103c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000642:	f000 f805 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000646:	f000 f89b 	bl	8000780 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800064a:	f000 f86f 	bl	800072c <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800064e:	e7fe      	b.n	800064e <main+0x14>

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b094      	sub	sp, #80	; 0x50
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 031c 	add.w	r3, r7, #28
 800065a:	2234      	movs	r2, #52	; 0x34
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f002 f922 	bl	80028a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	f107 0308 	add.w	r3, r7, #8
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000674:	2300      	movs	r3, #0
 8000676:	607b      	str	r3, [r7, #4]
 8000678:	4b2a      	ldr	r3, [pc, #168]	; (8000724 <SystemClock_Config+0xd4>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	4a29      	ldr	r2, [pc, #164]	; (8000724 <SystemClock_Config+0xd4>)
 800067e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000682:	6413      	str	r3, [r2, #64]	; 0x40
 8000684:	4b27      	ldr	r3, [pc, #156]	; (8000724 <SystemClock_Config+0xd4>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800068c:	607b      	str	r3, [r7, #4]
 800068e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000690:	2300      	movs	r3, #0
 8000692:	603b      	str	r3, [r7, #0]
 8000694:	4b24      	ldr	r3, [pc, #144]	; (8000728 <SystemClock_Config+0xd8>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800069c:	4a22      	ldr	r2, [pc, #136]	; (8000728 <SystemClock_Config+0xd8>)
 800069e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a2:	6013      	str	r3, [r2, #0]
 80006a4:	4b20      	ldr	r3, [pc, #128]	; (8000728 <SystemClock_Config+0xd8>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006ac:	603b      	str	r3, [r7, #0]
 80006ae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b0:	2302      	movs	r3, #2
 80006b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b4:	2301      	movs	r3, #1
 80006b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b8:	2310      	movs	r3, #16
 80006ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006bc:	2302      	movs	r3, #2
 80006be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c0:	2300      	movs	r3, #0
 80006c2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006c4:	2310      	movs	r3, #16
 80006c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006c8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006ce:	2304      	movs	r3, #4
 80006d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006d2:	2302      	movs	r3, #2
 80006d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006da:	f107 031c 	add.w	r3, r7, #28
 80006de:	4618      	mov	r0, r3
 80006e0:	f001 fb58 	bl	8001d94 <HAL_RCC_OscConfig>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006ea:	f000 fb36 	bl	8000d5a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ee:	230f      	movs	r3, #15
 80006f0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f2:	2302      	movs	r3, #2
 80006f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000704:	f107 0308 	add.w	r3, r7, #8
 8000708:	2102      	movs	r1, #2
 800070a:	4618      	mov	r0, r3
 800070c:	f000 fff8 	bl	8001700 <HAL_RCC_ClockConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000716:	f000 fb20 	bl	8000d5a <Error_Handler>
  }
}
 800071a:	bf00      	nop
 800071c:	3750      	adds	r7, #80	; 0x50
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800
 8000728:	40007000 	.word	0x40007000

0800072c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000730:	4b11      	ldr	r3, [pc, #68]	; (8000778 <MX_USART2_UART_Init+0x4c>)
 8000732:	4a12      	ldr	r2, [pc, #72]	; (800077c <MX_USART2_UART_Init+0x50>)
 8000734:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000736:	4b10      	ldr	r3, [pc, #64]	; (8000778 <MX_USART2_UART_Init+0x4c>)
 8000738:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800073c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800073e:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <MX_USART2_UART_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000744:	4b0c      	ldr	r3, [pc, #48]	; (8000778 <MX_USART2_UART_Init+0x4c>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800074a:	4b0b      	ldr	r3, [pc, #44]	; (8000778 <MX_USART2_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000750:	4b09      	ldr	r3, [pc, #36]	; (8000778 <MX_USART2_UART_Init+0x4c>)
 8000752:	220c      	movs	r2, #12
 8000754:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000756:	4b08      	ldr	r3, [pc, #32]	; (8000778 <MX_USART2_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800075c:	4b06      	ldr	r3, [pc, #24]	; (8000778 <MX_USART2_UART_Init+0x4c>)
 800075e:	2200      	movs	r2, #0
 8000760:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000762:	4805      	ldr	r0, [pc, #20]	; (8000778 <MX_USART2_UART_Init+0x4c>)
 8000764:	f001 fdb4 	bl	80022d0 <HAL_UART_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800076e:	f000 faf4 	bl	8000d5a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000098 	.word	0x20000098
 800077c:	40004400 	.word	0x40004400

08000780 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	; 0x28
 8000784:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000786:	f107 0314 	add.w	r3, r7, #20
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]
 8000790:	609a      	str	r2, [r3, #8]
 8000792:	60da      	str	r2, [r3, #12]
 8000794:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	613b      	str	r3, [r7, #16]
 800079a:	4b4c      	ldr	r3, [pc, #304]	; (80008cc <MX_GPIO_Init+0x14c>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	4a4b      	ldr	r2, [pc, #300]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007a0:	f043 0304 	orr.w	r3, r3, #4
 80007a4:	6313      	str	r3, [r2, #48]	; 0x30
 80007a6:	4b49      	ldr	r3, [pc, #292]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	f003 0304 	and.w	r3, r3, #4
 80007ae:	613b      	str	r3, [r7, #16]
 80007b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	60fb      	str	r3, [r7, #12]
 80007b6:	4b45      	ldr	r3, [pc, #276]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	4a44      	ldr	r2, [pc, #272]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007c0:	6313      	str	r3, [r2, #48]	; 0x30
 80007c2:	4b42      	ldr	r3, [pc, #264]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	4b3e      	ldr	r3, [pc, #248]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a3d      	ldr	r2, [pc, #244]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007d8:	f043 0301 	orr.w	r3, r3, #1
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b3b      	ldr	r3, [pc, #236]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	60bb      	str	r3, [r7, #8]
 80007e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	4b37      	ldr	r3, [pc, #220]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	4a36      	ldr	r2, [pc, #216]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007f4:	f043 0302 	orr.w	r3, r3, #2
 80007f8:	6313      	str	r3, [r2, #48]	; 0x30
 80007fa:	4b34      	ldr	r3, [pc, #208]	; (80008cc <MX_GPIO_Init+0x14c>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	f003 0302 	and.w	r3, r3, #2
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, R1_Pin|R2_Pin|R3_Pin|R4_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	210f      	movs	r1, #15
 800080a:	4831      	ldr	r0, [pc, #196]	; (80008d0 <MX_GPIO_Init+0x150>)
 800080c:	f000 ff46 	bl	800169c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000810:	2200      	movs	r2, #0
 8000812:	2120      	movs	r1, #32
 8000814:	482f      	ldr	r0, [pc, #188]	; (80008d4 <MX_GPIO_Init+0x154>)
 8000816:	f000 ff41 	bl	800169c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A_Pin|B_Pin|C_Pin|G_Pin
 800081a:	2200      	movs	r2, #0
 800081c:	f24f 0107 	movw	r1, #61447	; 0xf007
 8000820:	482d      	ldr	r0, [pc, #180]	; (80008d8 <MX_GPIO_Init+0x158>)
 8000822:	f000 ff3b 	bl	800169c <HAL_GPIO_WritePin>
                          |F_Pin|E_Pin|D_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000826:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800082a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800082c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	4824      	ldr	r0, [pc, #144]	; (80008d0 <MX_GPIO_Init+0x150>)
 800083e:	f000 fd81 	bl	8001344 <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R3_Pin R4_Pin */
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|R3_Pin|R4_Pin;
 8000842:	230f      	movs	r3, #15
 8000844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000846:	2301      	movs	r3, #1
 8000848:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084e:	2300      	movs	r3, #0
 8000850:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000852:	f107 0314 	add.w	r3, r7, #20
 8000856:	4619      	mov	r1, r3
 8000858:	481d      	ldr	r0, [pc, #116]	; (80008d0 <MX_GPIO_Init+0x150>)
 800085a:	f000 fd73 	bl	8001344 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800085e:	2320      	movs	r3, #32
 8000860:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000862:	2301      	movs	r3, #1
 8000864:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086a:	2300      	movs	r3, #0
 800086c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800086e:	f107 0314 	add.w	r3, r7, #20
 8000872:	4619      	mov	r1, r3
 8000874:	4817      	ldr	r0, [pc, #92]	; (80008d4 <MX_GPIO_Init+0x154>)
 8000876:	f000 fd65 	bl	8001344 <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_Pin C2_Pin C3_Pin */
  GPIO_InitStruct.Pin = C1_Pin|C2_Pin|C3_Pin;
 800087a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800087e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000880:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000886:	2301      	movs	r3, #1
 8000888:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088a:	f107 0314 	add.w	r3, r7, #20
 800088e:	4619      	mov	r1, r3
 8000890:	4810      	ldr	r0, [pc, #64]	; (80008d4 <MX_GPIO_Init+0x154>)
 8000892:	f000 fd57 	bl	8001344 <HAL_GPIO_Init>

  /*Configure GPIO pins : A_Pin B_Pin C_Pin G_Pin
                           F_Pin E_Pin D_Pin */
  GPIO_InitStruct.Pin = A_Pin|B_Pin|C_Pin|G_Pin
 8000896:	f24f 0307 	movw	r3, #61447	; 0xf007
 800089a:	617b      	str	r3, [r7, #20]
                          |F_Pin|E_Pin|D_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	2301      	movs	r3, #1
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	4619      	mov	r1, r3
 80008ae:	480a      	ldr	r0, [pc, #40]	; (80008d8 <MX_GPIO_Init+0x158>)
 80008b0:	f000 fd48 	bl	8001344 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2100      	movs	r1, #0
 80008b8:	2017      	movs	r0, #23
 80008ba:	f000 fd0c 	bl	80012d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80008be:	2017      	movs	r0, #23
 80008c0:	f000 fd25 	bl	800130e <HAL_NVIC_EnableIRQ>

}
 80008c4:	bf00      	nop
 80008c6:	3728      	adds	r7, #40	; 0x28
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40023800 	.word	0x40023800
 80008d0:	40020800 	.word	0x40020800
 80008d4:	40020000 	.word	0x40020000
 80008d8:	40020400 	.word	0x40020400

080008dc <scan_keypad>:

/* USER CODE BEGIN 4 */
void scan_keypad(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
    // Set all row pins high initially
    HAL_GPIO_WritePin(GPIOC, R1_Pin | R2_Pin | R3_Pin | R4_Pin, GPIO_PIN_SET);
 80008e2:	2201      	movs	r2, #1
 80008e4:	210f      	movs	r1, #15
 80008e6:	482b      	ldr	r0, [pc, #172]	; (8000994 <scan_keypad+0xb8>)
 80008e8:	f000 fed8 	bl	800169c <HAL_GPIO_WritePin>

    // Scan each row
    for (int row = 0; row < 4; row++)
 80008ec:	2300      	movs	r3, #0
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	e049      	b.n	8000986 <scan_keypad+0xaa>
    {
        // Set the current row pin to low
        HAL_GPIO_WritePin(GPIOC, (R1_Pin << row), GPIO_PIN_RESET);
 80008f2:	2201      	movs	r2, #1
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	2200      	movs	r2, #0
 80008fe:	4619      	mov	r1, r3
 8000900:	4824      	ldr	r0, [pc, #144]	; (8000994 <scan_keypad+0xb8>)
 8000902:	f000 fecb 	bl	800169c <HAL_GPIO_WritePin>

        //printf("Scanning Row: %d\n", row);  // Debug print to indicate current row being scanned

        // Check each column
        for (int col = 0; col < 3; col++)
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	e02c      	b.n	8000966 <scan_keypad+0x8a>
        {
            int pinState = HAL_GPIO_ReadPin(GPIOA, (C1_Pin << col));  // Read pin state for debugging
 800090c:	2240      	movs	r2, #64	; 0x40
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	b29b      	uxth	r3, r3
 8000916:	4619      	mov	r1, r3
 8000918:	481f      	ldr	r0, [pc, #124]	; (8000998 <scan_keypad+0xbc>)
 800091a:	f000 fea7 	bl	800166c <HAL_GPIO_ReadPin>
 800091e:	4603      	mov	r3, r0
 8000920:	607b      	str	r3, [r7, #4]

            // Debug print to show the pin state of each column
           // printf("Checking Column: %d, Pin State: %d\n", col, pinState);

            if (pinState == GPIO_PIN_RESET)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d11b      	bne.n	8000960 <scan_keypad+0x84>
            {
                // Key is pressed in this row and column
                pressed_key = keypad[row][col];
 8000928:	491c      	ldr	r1, [pc, #112]	; (800099c <scan_keypad+0xc0>)
 800092a:	68fa      	ldr	r2, [r7, #12]
 800092c:	4613      	mov	r3, r2
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	4413      	add	r3, r2
 8000932:	18ca      	adds	r2, r1, r3
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	4413      	add	r3, r2
 8000938:	781a      	ldrb	r2, [r3, #0]
 800093a:	4b19      	ldr	r3, [pc, #100]	; (80009a0 <scan_keypad+0xc4>)
 800093c:	701a      	strb	r2, [r3, #0]
                display_number(pressed_key); // Display the key number
 800093e:	4b18      	ldr	r3, [pc, #96]	; (80009a0 <scan_keypad+0xc4>)
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	4618      	mov	r0, r3
 8000944:	f000 f832 	bl	80009ac <display_number>
                printf("Pressed Key: %c\n", pressed_key);
 8000948:	4b15      	ldr	r3, [pc, #84]	; (80009a0 <scan_keypad+0xc4>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	4619      	mov	r1, r3
 800094e:	4815      	ldr	r0, [pc, #84]	; (80009a4 <scan_keypad+0xc8>)
 8000950:	f001 ffb2 	bl	80028b8 <iprintf>
                printf("Detected at Row: %d, Column: %d\n", row, col);
 8000954:	68ba      	ldr	r2, [r7, #8]
 8000956:	68f9      	ldr	r1, [r7, #12]
 8000958:	4813      	ldr	r0, [pc, #76]	; (80009a8 <scan_keypad+0xcc>)
 800095a:	f001 ffad 	bl	80028b8 <iprintf>

                // Restore the row pin to high
                //HAL_GPIO_WritePin(GPIOC, (R1_Pin << row), GPIO_PIN_SET);

                return; // Exit as soon as a pressed key is found
 800095e:	e015      	b.n	800098c <scan_keypad+0xb0>
        for (int col = 0; col < 3; col++)
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	3301      	adds	r3, #1
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	68bb      	ldr	r3, [r7, #8]
 8000968:	2b02      	cmp	r3, #2
 800096a:	ddcf      	ble.n	800090c <scan_keypad+0x30>
            }
        }

        // Restore the row pin to high
        HAL_GPIO_WritePin(GPIOC, (R1_Pin << row), GPIO_PIN_SET);
 800096c:	2201      	movs	r2, #1
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	fa02 f303 	lsl.w	r3, r2, r3
 8000974:	b29b      	uxth	r3, r3
 8000976:	2201      	movs	r2, #1
 8000978:	4619      	mov	r1, r3
 800097a:	4806      	ldr	r0, [pc, #24]	; (8000994 <scan_keypad+0xb8>)
 800097c:	f000 fe8e 	bl	800169c <HAL_GPIO_WritePin>
    for (int row = 0; row < 4; row++)
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	3301      	adds	r3, #1
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	2b03      	cmp	r3, #3
 800098a:	ddb2      	ble.n	80008f2 <scan_keypad+0x16>

    }
}
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40020800 	.word	0x40020800
 8000998:	40020000 	.word	0x40020000
 800099c:	20000000 	.word	0x20000000
 80009a0:	200000dc 	.word	0x200000dc
 80009a4:	080037ec 	.word	0x080037ec
 80009a8:	08003800 	.word	0x08003800

080009ac <display_number>:

void display_number(char key) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	4603      	mov	r3, r0
 80009b4:	71fb      	strb	r3, [r7, #7]
    uint8_t number = key - '0'; // Convert char to integer
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	3b30      	subs	r3, #48	; 0x30
 80009ba:	73fb      	strb	r3, [r7, #15]
    switch (number) {
 80009bc:	7bfb      	ldrb	r3, [r7, #15]
 80009be:	2b09      	cmp	r3, #9
 80009c0:	f200 81a8 	bhi.w	8000d14 <display_number+0x368>
 80009c4:	a201      	add	r2, pc, #4	; (adr r2, 80009cc <display_number+0x20>)
 80009c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ca:	bf00      	nop
 80009cc:	080009f5 	.word	0x080009f5
 80009d0:	08000a45 	.word	0x08000a45
 80009d4:	08000a95 	.word	0x08000a95
 80009d8:	08000ae5 	.word	0x08000ae5
 80009dc:	08000b35 	.word	0x08000b35
 80009e0:	08000b85 	.word	0x08000b85
 80009e4:	08000bd5 	.word	0x08000bd5
 80009e8:	08000c25 	.word	0x08000c25
 80009ec:	08000c75 	.word	0x08000c75
 80009f0:	08000cc5 	.word	0x08000cc5
        case 0:
            HAL_GPIO_WritePin(GPIOB, A_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2101      	movs	r1, #1
 80009f8:	48cc      	ldr	r0, [pc, #816]	; (8000d2c <display_number+0x380>)
 80009fa:	f000 fe4f 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2102      	movs	r1, #2
 8000a02:	48ca      	ldr	r0, [pc, #808]	; (8000d2c <display_number+0x380>)
 8000a04:	f000 fe4a 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, C_Pin, GPIO_PIN_RESET);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	2104      	movs	r1, #4
 8000a0c:	48c7      	ldr	r0, [pc, #796]	; (8000d2c <display_number+0x380>)
 8000a0e:	f000 fe45 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, D_Pin, GPIO_PIN_RESET);
 8000a12:	2200      	movs	r2, #0
 8000a14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a18:	48c4      	ldr	r0, [pc, #784]	; (8000d2c <display_number+0x380>)
 8000a1a:	f000 fe3f 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, E_Pin, GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a24:	48c1      	ldr	r0, [pc, #772]	; (8000d2c <display_number+0x380>)
 8000a26:	f000 fe39 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, F_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a30:	48be      	ldr	r0, [pc, #760]	; (8000d2c <display_number+0x380>)
 8000a32:	f000 fe33 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_SET);
 8000a36:	2201      	movs	r2, #1
 8000a38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a3c:	48bb      	ldr	r0, [pc, #748]	; (8000d2c <display_number+0x380>)
 8000a3e:	f000 fe2d 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000a42:	e16e      	b.n	8000d22 <display_number+0x376>
        case 1:
            HAL_GPIO_WritePin(GPIOB, A_Pin, GPIO_PIN_SET);
 8000a44:	2201      	movs	r2, #1
 8000a46:	2101      	movs	r1, #1
 8000a48:	48b8      	ldr	r0, [pc, #736]	; (8000d2c <display_number+0x380>)
 8000a4a:	f000 fe27 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2102      	movs	r1, #2
 8000a52:	48b6      	ldr	r0, [pc, #728]	; (8000d2c <display_number+0x380>)
 8000a54:	f000 fe22 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, C_Pin, GPIO_PIN_RESET);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2104      	movs	r1, #4
 8000a5c:	48b3      	ldr	r0, [pc, #716]	; (8000d2c <display_number+0x380>)
 8000a5e:	f000 fe1d 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, D_Pin, GPIO_PIN_SET);
 8000a62:	2201      	movs	r2, #1
 8000a64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a68:	48b0      	ldr	r0, [pc, #704]	; (8000d2c <display_number+0x380>)
 8000a6a:	f000 fe17 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, E_Pin, GPIO_PIN_SET);
 8000a6e:	2201      	movs	r2, #1
 8000a70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a74:	48ad      	ldr	r0, [pc, #692]	; (8000d2c <display_number+0x380>)
 8000a76:	f000 fe11 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, F_Pin, GPIO_PIN_SET);
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a80:	48aa      	ldr	r0, [pc, #680]	; (8000d2c <display_number+0x380>)
 8000a82:	f000 fe0b 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_SET);
 8000a86:	2201      	movs	r2, #1
 8000a88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a8c:	48a7      	ldr	r0, [pc, #668]	; (8000d2c <display_number+0x380>)
 8000a8e:	f000 fe05 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000a92:	e146      	b.n	8000d22 <display_number+0x376>
        case 2:
            HAL_GPIO_WritePin(GPIOB, A_Pin, GPIO_PIN_RESET);
 8000a94:	2200      	movs	r2, #0
 8000a96:	2101      	movs	r1, #1
 8000a98:	48a4      	ldr	r0, [pc, #656]	; (8000d2c <display_number+0x380>)
 8000a9a:	f000 fdff 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2102      	movs	r1, #2
 8000aa2:	48a2      	ldr	r0, [pc, #648]	; (8000d2c <display_number+0x380>)
 8000aa4:	f000 fdfa 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, C_Pin, GPIO_PIN_SET);
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	2104      	movs	r1, #4
 8000aac:	489f      	ldr	r0, [pc, #636]	; (8000d2c <display_number+0x380>)
 8000aae:	f000 fdf5 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, D_Pin, GPIO_PIN_RESET);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ab8:	489c      	ldr	r0, [pc, #624]	; (8000d2c <display_number+0x380>)
 8000aba:	f000 fdef 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, E_Pin, GPIO_PIN_RESET);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ac4:	4899      	ldr	r0, [pc, #612]	; (8000d2c <display_number+0x380>)
 8000ac6:	f000 fde9 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, F_Pin, GPIO_PIN_SET);
 8000aca:	2201      	movs	r2, #1
 8000acc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ad0:	4896      	ldr	r0, [pc, #600]	; (8000d2c <display_number+0x380>)
 8000ad2:	f000 fde3 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_RESET);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000adc:	4893      	ldr	r0, [pc, #588]	; (8000d2c <display_number+0x380>)
 8000ade:	f000 fddd 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000ae2:	e11e      	b.n	8000d22 <display_number+0x376>
        case 3:
            HAL_GPIO_WritePin(GPIOB, A_Pin, GPIO_PIN_RESET);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	4890      	ldr	r0, [pc, #576]	; (8000d2c <display_number+0x380>)
 8000aea:	f000 fdd7 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_RESET);
 8000aee:	2200      	movs	r2, #0
 8000af0:	2102      	movs	r1, #2
 8000af2:	488e      	ldr	r0, [pc, #568]	; (8000d2c <display_number+0x380>)
 8000af4:	f000 fdd2 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, C_Pin, GPIO_PIN_RESET);
 8000af8:	2200      	movs	r2, #0
 8000afa:	2104      	movs	r1, #4
 8000afc:	488b      	ldr	r0, [pc, #556]	; (8000d2c <display_number+0x380>)
 8000afe:	f000 fdcd 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, D_Pin, GPIO_PIN_RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b08:	4888      	ldr	r0, [pc, #544]	; (8000d2c <display_number+0x380>)
 8000b0a:	f000 fdc7 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, E_Pin, GPIO_PIN_SET);
 8000b0e:	2201      	movs	r2, #1
 8000b10:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b14:	4885      	ldr	r0, [pc, #532]	; (8000d2c <display_number+0x380>)
 8000b16:	f000 fdc1 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, F_Pin, GPIO_PIN_SET);
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b20:	4882      	ldr	r0, [pc, #520]	; (8000d2c <display_number+0x380>)
 8000b22:	f000 fdbb 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b2c:	487f      	ldr	r0, [pc, #508]	; (8000d2c <display_number+0x380>)
 8000b2e:	f000 fdb5 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000b32:	e0f6      	b.n	8000d22 <display_number+0x376>
        case 4:
            HAL_GPIO_WritePin(GPIOB, A_Pin, GPIO_PIN_SET);
 8000b34:	2201      	movs	r2, #1
 8000b36:	2101      	movs	r1, #1
 8000b38:	487c      	ldr	r0, [pc, #496]	; (8000d2c <display_number+0x380>)
 8000b3a:	f000 fdaf 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_RESET);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2102      	movs	r1, #2
 8000b42:	487a      	ldr	r0, [pc, #488]	; (8000d2c <display_number+0x380>)
 8000b44:	f000 fdaa 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, C_Pin, GPIO_PIN_RESET);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2104      	movs	r1, #4
 8000b4c:	4877      	ldr	r0, [pc, #476]	; (8000d2c <display_number+0x380>)
 8000b4e:	f000 fda5 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, D_Pin, GPIO_PIN_SET);
 8000b52:	2201      	movs	r2, #1
 8000b54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b58:	4874      	ldr	r0, [pc, #464]	; (8000d2c <display_number+0x380>)
 8000b5a:	f000 fd9f 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, E_Pin, GPIO_PIN_SET);
 8000b5e:	2201      	movs	r2, #1
 8000b60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b64:	4871      	ldr	r0, [pc, #452]	; (8000d2c <display_number+0x380>)
 8000b66:	f000 fd99 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, F_Pin, GPIO_PIN_RESET);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b70:	486e      	ldr	r0, [pc, #440]	; (8000d2c <display_number+0x380>)
 8000b72:	f000 fd93 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b7c:	486b      	ldr	r0, [pc, #428]	; (8000d2c <display_number+0x380>)
 8000b7e:	f000 fd8d 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000b82:	e0ce      	b.n	8000d22 <display_number+0x376>
        case 5:
            HAL_GPIO_WritePin(GPIOB, A_Pin, GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	2101      	movs	r1, #1
 8000b88:	4868      	ldr	r0, [pc, #416]	; (8000d2c <display_number+0x380>)
 8000b8a:	f000 fd87 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_SET);
 8000b8e:	2201      	movs	r2, #1
 8000b90:	2102      	movs	r1, #2
 8000b92:	4866      	ldr	r0, [pc, #408]	; (8000d2c <display_number+0x380>)
 8000b94:	f000 fd82 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, C_Pin, GPIO_PIN_RESET);
 8000b98:	2200      	movs	r2, #0
 8000b9a:	2104      	movs	r1, #4
 8000b9c:	4863      	ldr	r0, [pc, #396]	; (8000d2c <display_number+0x380>)
 8000b9e:	f000 fd7d 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, D_Pin, GPIO_PIN_RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ba8:	4860      	ldr	r0, [pc, #384]	; (8000d2c <display_number+0x380>)
 8000baa:	f000 fd77 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, E_Pin, GPIO_PIN_SET);
 8000bae:	2201      	movs	r2, #1
 8000bb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bb4:	485d      	ldr	r0, [pc, #372]	; (8000d2c <display_number+0x380>)
 8000bb6:	f000 fd71 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, F_Pin, GPIO_PIN_RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bc0:	485a      	ldr	r0, [pc, #360]	; (8000d2c <display_number+0x380>)
 8000bc2:	f000 fd6b 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_RESET);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bcc:	4857      	ldr	r0, [pc, #348]	; (8000d2c <display_number+0x380>)
 8000bce:	f000 fd65 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000bd2:	e0a6      	b.n	8000d22 <display_number+0x376>
        case 6:
            HAL_GPIO_WritePin(GPIOB, A_Pin, GPIO_PIN_RESET);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	4854      	ldr	r0, [pc, #336]	; (8000d2c <display_number+0x380>)
 8000bda:	f000 fd5f 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_SET);
 8000bde:	2201      	movs	r2, #1
 8000be0:	2102      	movs	r1, #2
 8000be2:	4852      	ldr	r0, [pc, #328]	; (8000d2c <display_number+0x380>)
 8000be4:	f000 fd5a 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, C_Pin, GPIO_PIN_RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2104      	movs	r1, #4
 8000bec:	484f      	ldr	r0, [pc, #316]	; (8000d2c <display_number+0x380>)
 8000bee:	f000 fd55 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, D_Pin, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bf8:	484c      	ldr	r0, [pc, #304]	; (8000d2c <display_number+0x380>)
 8000bfa:	f000 fd4f 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, E_Pin, GPIO_PIN_RESET);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c04:	4849      	ldr	r0, [pc, #292]	; (8000d2c <display_number+0x380>)
 8000c06:	f000 fd49 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, F_Pin, GPIO_PIN_RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c10:	4846      	ldr	r0, [pc, #280]	; (8000d2c <display_number+0x380>)
 8000c12:	f000 fd43 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_RESET);
 8000c16:	2200      	movs	r2, #0
 8000c18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c1c:	4843      	ldr	r0, [pc, #268]	; (8000d2c <display_number+0x380>)
 8000c1e:	f000 fd3d 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000c22:	e07e      	b.n	8000d22 <display_number+0x376>
        case 7:
            HAL_GPIO_WritePin(GPIOB, A_Pin, GPIO_PIN_RESET);
 8000c24:	2200      	movs	r2, #0
 8000c26:	2101      	movs	r1, #1
 8000c28:	4840      	ldr	r0, [pc, #256]	; (8000d2c <display_number+0x380>)
 8000c2a:	f000 fd37 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_RESET);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2102      	movs	r1, #2
 8000c32:	483e      	ldr	r0, [pc, #248]	; (8000d2c <display_number+0x380>)
 8000c34:	f000 fd32 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, C_Pin, GPIO_PIN_RESET);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2104      	movs	r1, #4
 8000c3c:	483b      	ldr	r0, [pc, #236]	; (8000d2c <display_number+0x380>)
 8000c3e:	f000 fd2d 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, D_Pin, GPIO_PIN_SET);
 8000c42:	2201      	movs	r2, #1
 8000c44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c48:	4838      	ldr	r0, [pc, #224]	; (8000d2c <display_number+0x380>)
 8000c4a:	f000 fd27 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, E_Pin, GPIO_PIN_SET);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c54:	4835      	ldr	r0, [pc, #212]	; (8000d2c <display_number+0x380>)
 8000c56:	f000 fd21 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, F_Pin, GPIO_PIN_SET);
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c60:	4832      	ldr	r0, [pc, #200]	; (8000d2c <display_number+0x380>)
 8000c62:	f000 fd1b 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_SET);
 8000c66:	2201      	movs	r2, #1
 8000c68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c6c:	482f      	ldr	r0, [pc, #188]	; (8000d2c <display_number+0x380>)
 8000c6e:	f000 fd15 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000c72:	e056      	b.n	8000d22 <display_number+0x376>
        case 8:
            HAL_GPIO_WritePin(GPIOB, A_Pin, GPIO_PIN_RESET);
 8000c74:	2200      	movs	r2, #0
 8000c76:	2101      	movs	r1, #1
 8000c78:	482c      	ldr	r0, [pc, #176]	; (8000d2c <display_number+0x380>)
 8000c7a:	f000 fd0f 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2102      	movs	r1, #2
 8000c82:	482a      	ldr	r0, [pc, #168]	; (8000d2c <display_number+0x380>)
 8000c84:	f000 fd0a 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, C_Pin, GPIO_PIN_RESET);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2104      	movs	r1, #4
 8000c8c:	4827      	ldr	r0, [pc, #156]	; (8000d2c <display_number+0x380>)
 8000c8e:	f000 fd05 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, D_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c98:	4824      	ldr	r0, [pc, #144]	; (8000d2c <display_number+0x380>)
 8000c9a:	f000 fcff 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, E_Pin, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ca4:	4821      	ldr	r0, [pc, #132]	; (8000d2c <display_number+0x380>)
 8000ca6:	f000 fcf9 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, F_Pin, GPIO_PIN_RESET);
 8000caa:	2200      	movs	r2, #0
 8000cac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cb0:	481e      	ldr	r0, [pc, #120]	; (8000d2c <display_number+0x380>)
 8000cb2:	f000 fcf3 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cbc:	481b      	ldr	r0, [pc, #108]	; (8000d2c <display_number+0x380>)
 8000cbe:	f000 fced 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000cc2:	e02e      	b.n	8000d22 <display_number+0x376>
        case 9:
            HAL_GPIO_WritePin(GPIOB, A_Pin, GPIO_PIN_RESET);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	2101      	movs	r1, #1
 8000cc8:	4818      	ldr	r0, [pc, #96]	; (8000d2c <display_number+0x380>)
 8000cca:	f000 fce7 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_RESET);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2102      	movs	r1, #2
 8000cd2:	4816      	ldr	r0, [pc, #88]	; (8000d2c <display_number+0x380>)
 8000cd4:	f000 fce2 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, C_Pin, GPIO_PIN_RESET);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2104      	movs	r1, #4
 8000cdc:	4813      	ldr	r0, [pc, #76]	; (8000d2c <display_number+0x380>)
 8000cde:	f000 fcdd 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, D_Pin, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ce8:	4810      	ldr	r0, [pc, #64]	; (8000d2c <display_number+0x380>)
 8000cea:	f000 fcd7 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, E_Pin, GPIO_PIN_SET);
 8000cee:	2201      	movs	r2, #1
 8000cf0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cf4:	480d      	ldr	r0, [pc, #52]	; (8000d2c <display_number+0x380>)
 8000cf6:	f000 fcd1 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, F_Pin, GPIO_PIN_RESET);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d00:	480a      	ldr	r0, [pc, #40]	; (8000d2c <display_number+0x380>)
 8000d02:	f000 fccb 	bl	800169c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_RESET);
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d0c:	4807      	ldr	r0, [pc, #28]	; (8000d2c <display_number+0x380>)
 8000d0e:	f000 fcc5 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000d12:	e006      	b.n	8000d22 <display_number+0x376>
        default:
            // If key is not a valid digit, turn off all segments
            HAL_GPIO_WritePin(GPIOB, A_Pin | B_Pin | C_Pin | D_Pin | E_Pin | F_Pin | G_Pin, GPIO_PIN_SET);
 8000d14:	2201      	movs	r2, #1
 8000d16:	f24f 0107 	movw	r1, #61447	; 0xf007
 8000d1a:	4804      	ldr	r0, [pc, #16]	; (8000d2c <display_number+0x380>)
 8000d1c:	f000 fcbe 	bl	800169c <HAL_GPIO_WritePin>
            break;
 8000d20:	bf00      	nop
    }
}
 8000d22:	bf00      	nop
 8000d24:	3710      	adds	r7, #16
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40020400 	.word	0x40020400

08000d30 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == C1_Pin || GPIO_Pin == C2_Pin || GPIO_Pin == C3_Pin)
 8000d3a:	88fb      	ldrh	r3, [r7, #6]
 8000d3c:	2b40      	cmp	r3, #64	; 0x40
 8000d3e:	d006      	beq.n	8000d4e <HAL_GPIO_EXTI_Callback+0x1e>
 8000d40:	88fb      	ldrh	r3, [r7, #6]
 8000d42:	2b80      	cmp	r3, #128	; 0x80
 8000d44:	d003      	beq.n	8000d4e <HAL_GPIO_EXTI_Callback+0x1e>
 8000d46:	88fb      	ldrh	r3, [r7, #6]
 8000d48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d4c:	d101      	bne.n	8000d52 <HAL_GPIO_EXTI_Callback+0x22>
    {
        scan_keypad();
 8000d4e:	f7ff fdc5 	bl	80008dc <scan_keypad>
    }
}
 8000d52:	bf00      	nop
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d5e:	b672      	cpsid	i
}
 8000d60:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d62:	e7fe      	b.n	8000d62 <Error_Handler+0x8>

08000d64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	607b      	str	r3, [r7, #4]
 8000d6e:	4b10      	ldr	r3, [pc, #64]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d72:	4a0f      	ldr	r2, [pc, #60]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d78:	6453      	str	r3, [r2, #68]	; 0x44
 8000d7a:	4b0d      	ldr	r3, [pc, #52]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d82:	607b      	str	r3, [r7, #4]
 8000d84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	603b      	str	r3, [r7, #0]
 8000d8a:	4b09      	ldr	r3, [pc, #36]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8e:	4a08      	ldr	r2, [pc, #32]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d94:	6413      	str	r3, [r2, #64]	; 0x40
 8000d96:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9e:	603b      	str	r3, [r7, #0]
 8000da0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000da2:	2007      	movs	r0, #7
 8000da4:	f000 fa8c 	bl	80012c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	40023800 	.word	0x40023800

08000db4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08a      	sub	sp, #40	; 0x28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a19      	ldr	r2, [pc, #100]	; (8000e38 <HAL_UART_MspInit+0x84>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d12b      	bne.n	8000e2e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	613b      	str	r3, [r7, #16]
 8000dda:	4b18      	ldr	r3, [pc, #96]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dde:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000de0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000de4:	6413      	str	r3, [r2, #64]	; 0x40
 8000de6:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	4b11      	ldr	r3, [pc, #68]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	4a10      	ldr	r2, [pc, #64]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	6313      	str	r3, [r2, #48]	; 0x30
 8000e02:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e0e:	230c      	movs	r3, #12
 8000e10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	2302      	movs	r3, #2
 8000e14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e1e:	2307      	movs	r3, #7
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e22:	f107 0314 	add.w	r3, r7, #20
 8000e26:	4619      	mov	r1, r3
 8000e28:	4805      	ldr	r0, [pc, #20]	; (8000e40 <HAL_UART_MspInit+0x8c>)
 8000e2a:	f000 fa8b 	bl	8001344 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e2e:	bf00      	nop
 8000e30:	3728      	adds	r7, #40	; 0x28
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40004400 	.word	0x40004400
 8000e3c:	40023800 	.word	0x40023800
 8000e40:	40020000 	.word	0x40020000

08000e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e48:	e7fe      	b.n	8000e48 <NMI_Handler+0x4>

08000e4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e4e:	e7fe      	b.n	8000e4e <HardFault_Handler+0x4>

08000e50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <MemManage_Handler+0x4>

08000e56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e56:	b480      	push	{r7}
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e5a:	e7fe      	b.n	8000e5a <BusFault_Handler+0x4>

08000e5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e60:	e7fe      	b.n	8000e60 <UsageFault_Handler+0x4>

08000e62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e62:	b480      	push	{r7}
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e90:	f000 f926 	bl	80010e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e94:	bf00      	nop
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C1_Pin);
 8000e9c:	2040      	movs	r0, #64	; 0x40
 8000e9e:	f000 fc17 	bl	80016d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(C2_Pin);
 8000ea2:	2080      	movs	r0, #128	; 0x80
 8000ea4:	f000 fc14 	bl	80016d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(C3_Pin);
 8000ea8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000eac:	f000 fc10 	bl	80016d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]
 8000ec4:	e00a      	b.n	8000edc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ec6:	f3af 8000 	nop.w
 8000eca:	4601      	mov	r1, r0
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	1c5a      	adds	r2, r3, #1
 8000ed0:	60ba      	str	r2, [r7, #8]
 8000ed2:	b2ca      	uxtb	r2, r1
 8000ed4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	697a      	ldr	r2, [r7, #20]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	dbf0      	blt.n	8000ec6 <_read+0x12>
  }

  return len;
 8000ee4:	687b      	ldr	r3, [r7, #4]
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <_close>:
  }
  return len;
}

int _close(int file)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	b083      	sub	sp, #12
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ef6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b083      	sub	sp, #12
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
 8000f0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f16:	605a      	str	r2, [r3, #4]
  return 0;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <_isatty>:

int _isatty(int file)
{
 8000f26:	b480      	push	{r7}
 8000f28:	b083      	sub	sp, #12
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f2e:	2301      	movs	r3, #1
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b085      	sub	sp, #20
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f48:	2300      	movs	r3, #0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
	...

08000f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f60:	4a14      	ldr	r2, [pc, #80]	; (8000fb4 <_sbrk+0x5c>)
 8000f62:	4b15      	ldr	r3, [pc, #84]	; (8000fb8 <_sbrk+0x60>)
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f6c:	4b13      	ldr	r3, [pc, #76]	; (8000fbc <_sbrk+0x64>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d102      	bne.n	8000f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f74:	4b11      	ldr	r3, [pc, #68]	; (8000fbc <_sbrk+0x64>)
 8000f76:	4a12      	ldr	r2, [pc, #72]	; (8000fc0 <_sbrk+0x68>)
 8000f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f7a:	4b10      	ldr	r3, [pc, #64]	; (8000fbc <_sbrk+0x64>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4413      	add	r3, r2
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d207      	bcs.n	8000f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f88:	f001 fc64 	bl	8002854 <__errno>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	220c      	movs	r2, #12
 8000f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f96:	e009      	b.n	8000fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f98:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <_sbrk+0x64>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f9e:	4b07      	ldr	r3, [pc, #28]	; (8000fbc <_sbrk+0x64>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	4a05      	ldr	r2, [pc, #20]	; (8000fbc <_sbrk+0x64>)
 8000fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000faa:	68fb      	ldr	r3, [r7, #12]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3718      	adds	r7, #24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20020000 	.word	0x20020000
 8000fb8:	00000400 	.word	0x00000400
 8000fbc:	200000e0 	.word	0x200000e0
 8000fc0:	200000f8 	.word	0x200000f8

08000fc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <SystemInit+0x20>)
 8000fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fce:	4a05      	ldr	r2, [pc, #20]	; (8000fe4 <SystemInit+0x20>)
 8000fd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000fe8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001020 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fec:	480d      	ldr	r0, [pc, #52]	; (8001024 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000fee:	490e      	ldr	r1, [pc, #56]	; (8001028 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ff0:	4a0e      	ldr	r2, [pc, #56]	; (800102c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ff2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ff4:	e002      	b.n	8000ffc <LoopCopyDataInit>

08000ff6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ff6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ffa:	3304      	adds	r3, #4

08000ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ffc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ffe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001000:	d3f9      	bcc.n	8000ff6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001002:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001004:	4c0b      	ldr	r4, [pc, #44]	; (8001034 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001006:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001008:	e001      	b.n	800100e <LoopFillZerobss>

0800100a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800100a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800100c:	3204      	adds	r2, #4

0800100e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800100e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001010:	d3fb      	bcc.n	800100a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001012:	f7ff ffd7 	bl	8000fc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001016:	f001 fc23 	bl	8002860 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800101a:	f7ff fb0e 	bl	800063a <main>
  bx  lr    
 800101e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001020:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001024:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001028:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800102c:	080038e4 	.word	0x080038e4
  ldr r2, =_sbss
 8001030:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001034:	200000f8 	.word	0x200000f8

08001038 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001038:	e7fe      	b.n	8001038 <ADC_IRQHandler>
	...

0800103c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001040:	4b0e      	ldr	r3, [pc, #56]	; (800107c <HAL_Init+0x40>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a0d      	ldr	r2, [pc, #52]	; (800107c <HAL_Init+0x40>)
 8001046:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800104a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800104c:	4b0b      	ldr	r3, [pc, #44]	; (800107c <HAL_Init+0x40>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a0a      	ldr	r2, [pc, #40]	; (800107c <HAL_Init+0x40>)
 8001052:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001056:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001058:	4b08      	ldr	r3, [pc, #32]	; (800107c <HAL_Init+0x40>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a07      	ldr	r2, [pc, #28]	; (800107c <HAL_Init+0x40>)
 800105e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001062:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001064:	2003      	movs	r0, #3
 8001066:	f000 f92b 	bl	80012c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800106a:	2000      	movs	r0, #0
 800106c:	f000 f808 	bl	8001080 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001070:	f7ff fe78 	bl	8000d64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40023c00 	.word	0x40023c00

08001080 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <HAL_InitTick+0x54>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_InitTick+0x58>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	4619      	mov	r1, r3
 8001092:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001096:	fbb3 f3f1 	udiv	r3, r3, r1
 800109a:	fbb2 f3f3 	udiv	r3, r2, r3
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 f943 	bl	800132a <HAL_SYSTICK_Config>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e00e      	b.n	80010cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b0f      	cmp	r3, #15
 80010b2:	d80a      	bhi.n	80010ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010b4:	2200      	movs	r2, #0
 80010b6:	6879      	ldr	r1, [r7, #4]
 80010b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010bc:	f000 f90b 	bl	80012d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010c0:	4a06      	ldr	r2, [pc, #24]	; (80010dc <HAL_InitTick+0x5c>)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010c6:	2300      	movs	r3, #0
 80010c8:	e000      	b.n	80010cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	2000000c 	.word	0x2000000c
 80010d8:	20000014 	.word	0x20000014
 80010dc:	20000010 	.word	0x20000010

080010e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <HAL_IncTick+0x20>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	461a      	mov	r2, r3
 80010ea:	4b06      	ldr	r3, [pc, #24]	; (8001104 <HAL_IncTick+0x24>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4413      	add	r3, r2
 80010f0:	4a04      	ldr	r2, [pc, #16]	; (8001104 <HAL_IncTick+0x24>)
 80010f2:	6013      	str	r3, [r2, #0]
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	20000014 	.word	0x20000014
 8001104:	200000e4 	.word	0x200000e4

08001108 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  return uwTick;
 800110c:	4b03      	ldr	r3, [pc, #12]	; (800111c <HAL_GetTick+0x14>)
 800110e:	681b      	ldr	r3, [r3, #0]
}
 8001110:	4618      	mov	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	200000e4 	.word	0x200000e4

08001120 <__NVIC_SetPriorityGrouping>:
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001130:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <__NVIC_SetPriorityGrouping+0x44>)
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001136:	68ba      	ldr	r2, [r7, #8]
 8001138:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800113c:	4013      	ands	r3, r2
 800113e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001148:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800114c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001150:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001152:	4a04      	ldr	r2, [pc, #16]	; (8001164 <__NVIC_SetPriorityGrouping+0x44>)
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	60d3      	str	r3, [r2, #12]
}
 8001158:	bf00      	nop
 800115a:	3714      	adds	r7, #20
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <__NVIC_GetPriorityGrouping>:
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800116c:	4b04      	ldr	r3, [pc, #16]	; (8001180 <__NVIC_GetPriorityGrouping+0x18>)
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	0a1b      	lsrs	r3, r3, #8
 8001172:	f003 0307 	and.w	r3, r3, #7
}
 8001176:	4618      	mov	r0, r3
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <__NVIC_EnableIRQ>:
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800118e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001192:	2b00      	cmp	r3, #0
 8001194:	db0b      	blt.n	80011ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	f003 021f 	and.w	r2, r3, #31
 800119c:	4907      	ldr	r1, [pc, #28]	; (80011bc <__NVIC_EnableIRQ+0x38>)
 800119e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a2:	095b      	lsrs	r3, r3, #5
 80011a4:	2001      	movs	r0, #1
 80011a6:	fa00 f202 	lsl.w	r2, r0, r2
 80011aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011ae:	bf00      	nop
 80011b0:	370c      	adds	r7, #12
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	e000e100 	.word	0xe000e100

080011c0 <__NVIC_SetPriority>:
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	db0a      	blt.n	80011ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	490c      	ldr	r1, [pc, #48]	; (800120c <__NVIC_SetPriority+0x4c>)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	0112      	lsls	r2, r2, #4
 80011e0:	b2d2      	uxtb	r2, r2
 80011e2:	440b      	add	r3, r1
 80011e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80011e8:	e00a      	b.n	8001200 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4908      	ldr	r1, [pc, #32]	; (8001210 <__NVIC_SetPriority+0x50>)
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	f003 030f 	and.w	r3, r3, #15
 80011f6:	3b04      	subs	r3, #4
 80011f8:	0112      	lsls	r2, r2, #4
 80011fa:	b2d2      	uxtb	r2, r2
 80011fc:	440b      	add	r3, r1
 80011fe:	761a      	strb	r2, [r3, #24]
}
 8001200:	bf00      	nop
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	e000e100 	.word	0xe000e100
 8001210:	e000ed00 	.word	0xe000ed00

08001214 <NVIC_EncodePriority>:
{
 8001214:	b480      	push	{r7}
 8001216:	b089      	sub	sp, #36	; 0x24
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	f1c3 0307 	rsb	r3, r3, #7
 800122e:	2b04      	cmp	r3, #4
 8001230:	bf28      	it	cs
 8001232:	2304      	movcs	r3, #4
 8001234:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	3304      	adds	r3, #4
 800123a:	2b06      	cmp	r3, #6
 800123c:	d902      	bls.n	8001244 <NVIC_EncodePriority+0x30>
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	3b03      	subs	r3, #3
 8001242:	e000      	b.n	8001246 <NVIC_EncodePriority+0x32>
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001248:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	43da      	mvns	r2, r3
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	401a      	ands	r2, r3
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800125c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	fa01 f303 	lsl.w	r3, r1, r3
 8001266:	43d9      	mvns	r1, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800126c:	4313      	orrs	r3, r2
}
 800126e:	4618      	mov	r0, r3
 8001270:	3724      	adds	r7, #36	; 0x24
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
	...

0800127c <SysTick_Config>:
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3b01      	subs	r3, #1
 8001288:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800128c:	d301      	bcc.n	8001292 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800128e:	2301      	movs	r3, #1
 8001290:	e00f      	b.n	80012b2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001292:	4a0a      	ldr	r2, [pc, #40]	; (80012bc <SysTick_Config+0x40>)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3b01      	subs	r3, #1
 8001298:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800129a:	210f      	movs	r1, #15
 800129c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012a0:	f7ff ff8e 	bl	80011c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <SysTick_Config+0x40>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012aa:	4b04      	ldr	r3, [pc, #16]	; (80012bc <SysTick_Config+0x40>)
 80012ac:	2207      	movs	r2, #7
 80012ae:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	e000e010 	.word	0xe000e010

080012c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff ff29 	bl	8001120 <__NVIC_SetPriorityGrouping>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b086      	sub	sp, #24
 80012da:	af00      	add	r7, sp, #0
 80012dc:	4603      	mov	r3, r0
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
 80012e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012e8:	f7ff ff3e 	bl	8001168 <__NVIC_GetPriorityGrouping>
 80012ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	68b9      	ldr	r1, [r7, #8]
 80012f2:	6978      	ldr	r0, [r7, #20]
 80012f4:	f7ff ff8e 	bl	8001214 <NVIC_EncodePriority>
 80012f8:	4602      	mov	r2, r0
 80012fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012fe:	4611      	mov	r1, r2
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff ff5d 	bl	80011c0 <__NVIC_SetPriority>
}
 8001306:	bf00      	nop
 8001308:	3718      	adds	r7, #24
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	4603      	mov	r3, r0
 8001316:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff ff31 	bl	8001184 <__NVIC_EnableIRQ>
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b082      	sub	sp, #8
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f7ff ffa2 	bl	800127c <SysTick_Config>
 8001338:	4603      	mov	r3, r0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001344:	b480      	push	{r7}
 8001346:	b089      	sub	sp, #36	; 0x24
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800134e:	2300      	movs	r3, #0
 8001350:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001352:	2300      	movs	r3, #0
 8001354:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001356:	2300      	movs	r3, #0
 8001358:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
 800135e:	e165      	b.n	800162c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001360:	2201      	movs	r2, #1
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	697a      	ldr	r2, [r7, #20]
 8001370:	4013      	ands	r3, r2
 8001372:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001374:	693a      	ldr	r2, [r7, #16]
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	429a      	cmp	r2, r3
 800137a:	f040 8154 	bne.w	8001626 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f003 0303 	and.w	r3, r3, #3
 8001386:	2b01      	cmp	r3, #1
 8001388:	d005      	beq.n	8001396 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001392:	2b02      	cmp	r3, #2
 8001394:	d130      	bne.n	80013f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	2203      	movs	r2, #3
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	43db      	mvns	r3, r3
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	4013      	ands	r3, r2
 80013ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	68da      	ldr	r2, [r3, #12]
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013cc:	2201      	movs	r2, #1
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	43db      	mvns	r3, r3
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4013      	ands	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	091b      	lsrs	r3, r3, #4
 80013e2:	f003 0201 	and.w	r2, r3, #1
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f003 0303 	and.w	r3, r3, #3
 8001400:	2b03      	cmp	r3, #3
 8001402:	d017      	beq.n	8001434 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	2203      	movs	r2, #3
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	43db      	mvns	r3, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4013      	ands	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	4313      	orrs	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f003 0303 	and.w	r3, r3, #3
 800143c:	2b02      	cmp	r3, #2
 800143e:	d123      	bne.n	8001488 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	08da      	lsrs	r2, r3, #3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	3208      	adds	r2, #8
 8001448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800144c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	f003 0307 	and.w	r3, r3, #7
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	220f      	movs	r2, #15
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	43db      	mvns	r3, r3
 800145e:	69ba      	ldr	r2, [r7, #24]
 8001460:	4013      	ands	r3, r2
 8001462:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	691a      	ldr	r2, [r3, #16]
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	fa02 f303 	lsl.w	r3, r2, r3
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	4313      	orrs	r3, r2
 8001478:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	08da      	lsrs	r2, r3, #3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	3208      	adds	r2, #8
 8001482:	69b9      	ldr	r1, [r7, #24]
 8001484:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	2203      	movs	r2, #3
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	43db      	mvns	r3, r3
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	4013      	ands	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f003 0203 	and.w	r2, r3, #3
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	f000 80ae 	beq.w	8001626 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	4b5d      	ldr	r3, [pc, #372]	; (8001644 <HAL_GPIO_Init+0x300>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d2:	4a5c      	ldr	r2, [pc, #368]	; (8001644 <HAL_GPIO_Init+0x300>)
 80014d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014d8:	6453      	str	r3, [r2, #68]	; 0x44
 80014da:	4b5a      	ldr	r3, [pc, #360]	; (8001644 <HAL_GPIO_Init+0x300>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014e6:	4a58      	ldr	r2, [pc, #352]	; (8001648 <HAL_GPIO_Init+0x304>)
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	089b      	lsrs	r3, r3, #2
 80014ec:	3302      	adds	r3, #2
 80014ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	f003 0303 	and.w	r3, r3, #3
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	220f      	movs	r2, #15
 80014fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001502:	43db      	mvns	r3, r3
 8001504:	69ba      	ldr	r2, [r7, #24]
 8001506:	4013      	ands	r3, r2
 8001508:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a4f      	ldr	r2, [pc, #316]	; (800164c <HAL_GPIO_Init+0x308>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d025      	beq.n	800155e <HAL_GPIO_Init+0x21a>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a4e      	ldr	r2, [pc, #312]	; (8001650 <HAL_GPIO_Init+0x30c>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d01f      	beq.n	800155a <HAL_GPIO_Init+0x216>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a4d      	ldr	r2, [pc, #308]	; (8001654 <HAL_GPIO_Init+0x310>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d019      	beq.n	8001556 <HAL_GPIO_Init+0x212>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a4c      	ldr	r2, [pc, #304]	; (8001658 <HAL_GPIO_Init+0x314>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d013      	beq.n	8001552 <HAL_GPIO_Init+0x20e>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a4b      	ldr	r2, [pc, #300]	; (800165c <HAL_GPIO_Init+0x318>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d00d      	beq.n	800154e <HAL_GPIO_Init+0x20a>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a4a      	ldr	r2, [pc, #296]	; (8001660 <HAL_GPIO_Init+0x31c>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d007      	beq.n	800154a <HAL_GPIO_Init+0x206>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	4a49      	ldr	r2, [pc, #292]	; (8001664 <HAL_GPIO_Init+0x320>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d101      	bne.n	8001546 <HAL_GPIO_Init+0x202>
 8001542:	2306      	movs	r3, #6
 8001544:	e00c      	b.n	8001560 <HAL_GPIO_Init+0x21c>
 8001546:	2307      	movs	r3, #7
 8001548:	e00a      	b.n	8001560 <HAL_GPIO_Init+0x21c>
 800154a:	2305      	movs	r3, #5
 800154c:	e008      	b.n	8001560 <HAL_GPIO_Init+0x21c>
 800154e:	2304      	movs	r3, #4
 8001550:	e006      	b.n	8001560 <HAL_GPIO_Init+0x21c>
 8001552:	2303      	movs	r3, #3
 8001554:	e004      	b.n	8001560 <HAL_GPIO_Init+0x21c>
 8001556:	2302      	movs	r3, #2
 8001558:	e002      	b.n	8001560 <HAL_GPIO_Init+0x21c>
 800155a:	2301      	movs	r3, #1
 800155c:	e000      	b.n	8001560 <HAL_GPIO_Init+0x21c>
 800155e:	2300      	movs	r3, #0
 8001560:	69fa      	ldr	r2, [r7, #28]
 8001562:	f002 0203 	and.w	r2, r2, #3
 8001566:	0092      	lsls	r2, r2, #2
 8001568:	4093      	lsls	r3, r2
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	4313      	orrs	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001570:	4935      	ldr	r1, [pc, #212]	; (8001648 <HAL_GPIO_Init+0x304>)
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	089b      	lsrs	r3, r3, #2
 8001576:	3302      	adds	r3, #2
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800157e:	4b3a      	ldr	r3, [pc, #232]	; (8001668 <HAL_GPIO_Init+0x324>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	43db      	mvns	r3, r3
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	4013      	ands	r3, r2
 800158c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d003      	beq.n	80015a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	4313      	orrs	r3, r2
 80015a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015a2:	4a31      	ldr	r2, [pc, #196]	; (8001668 <HAL_GPIO_Init+0x324>)
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015a8:	4b2f      	ldr	r3, [pc, #188]	; (8001668 <HAL_GPIO_Init+0x324>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	43db      	mvns	r3, r3
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	4013      	ands	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d003      	beq.n	80015cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015cc:	4a26      	ldr	r2, [pc, #152]	; (8001668 <HAL_GPIO_Init+0x324>)
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80015d2:	4b25      	ldr	r3, [pc, #148]	; (8001668 <HAL_GPIO_Init+0x324>)
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	43db      	mvns	r3, r3
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	4013      	ands	r3, r2
 80015e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015f6:	4a1c      	ldr	r2, [pc, #112]	; (8001668 <HAL_GPIO_Init+0x324>)
 80015f8:	69bb      	ldr	r3, [r7, #24]
 80015fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015fc:	4b1a      	ldr	r3, [pc, #104]	; (8001668 <HAL_GPIO_Init+0x324>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	43db      	mvns	r3, r3
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4013      	ands	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d003      	beq.n	8001620 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	4313      	orrs	r3, r2
 800161e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001620:	4a11      	ldr	r2, [pc, #68]	; (8001668 <HAL_GPIO_Init+0x324>)
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	3301      	adds	r3, #1
 800162a:	61fb      	str	r3, [r7, #28]
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	2b0f      	cmp	r3, #15
 8001630:	f67f ae96 	bls.w	8001360 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001634:	bf00      	nop
 8001636:	bf00      	nop
 8001638:	3724      	adds	r7, #36	; 0x24
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800
 8001648:	40013800 	.word	0x40013800
 800164c:	40020000 	.word	0x40020000
 8001650:	40020400 	.word	0x40020400
 8001654:	40020800 	.word	0x40020800
 8001658:	40020c00 	.word	0x40020c00
 800165c:	40021000 	.word	0x40021000
 8001660:	40021400 	.word	0x40021400
 8001664:	40021800 	.word	0x40021800
 8001668:	40013c00 	.word	0x40013c00

0800166c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	691a      	ldr	r2, [r3, #16]
 800167c:	887b      	ldrh	r3, [r7, #2]
 800167e:	4013      	ands	r3, r2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d002      	beq.n	800168a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001684:	2301      	movs	r3, #1
 8001686:	73fb      	strb	r3, [r7, #15]
 8001688:	e001      	b.n	800168e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800168a:	2300      	movs	r3, #0
 800168c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800168e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001690:	4618      	mov	r0, r3
 8001692:	3714      	adds	r7, #20
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	460b      	mov	r3, r1
 80016a6:	807b      	strh	r3, [r7, #2]
 80016a8:	4613      	mov	r3, r2
 80016aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016ac:	787b      	ldrb	r3, [r7, #1]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d003      	beq.n	80016ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016b2:	887a      	ldrh	r2, [r7, #2]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80016b8:	e003      	b.n	80016c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016ba:	887b      	ldrh	r3, [r7, #2]
 80016bc:	041a      	lsls	r2, r3, #16
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	619a      	str	r2, [r3, #24]
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
	...

080016d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80016da:	4b08      	ldr	r3, [pc, #32]	; (80016fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016dc:	695a      	ldr	r2, [r3, #20]
 80016de:	88fb      	ldrh	r3, [r7, #6]
 80016e0:	4013      	ands	r3, r2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d006      	beq.n	80016f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016e6:	4a05      	ldr	r2, [pc, #20]	; (80016fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016e8:	88fb      	ldrh	r3, [r7, #6]
 80016ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016ec:	88fb      	ldrh	r3, [r7, #6]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff fb1e 	bl	8000d30 <HAL_GPIO_EXTI_Callback>
  }
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40013c00 	.word	0x40013c00

08001700 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d101      	bne.n	8001714 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e0cc      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001714:	4b68      	ldr	r3, [pc, #416]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 030f 	and.w	r3, r3, #15
 800171c:	683a      	ldr	r2, [r7, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d90c      	bls.n	800173c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001722:	4b65      	ldr	r3, [pc, #404]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800172a:	4b63      	ldr	r3, [pc, #396]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 030f 	and.w	r3, r3, #15
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e0b8      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d020      	beq.n	800178a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001754:	4b59      	ldr	r3, [pc, #356]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	4a58      	ldr	r2, [pc, #352]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800175a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800175e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	2b00      	cmp	r3, #0
 800176a:	d005      	beq.n	8001778 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800176c:	4b53      	ldr	r3, [pc, #332]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	4a52      	ldr	r2, [pc, #328]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001772:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001776:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001778:	4b50      	ldr	r3, [pc, #320]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	494d      	ldr	r1, [pc, #308]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001786:	4313      	orrs	r3, r2
 8001788:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b00      	cmp	r3, #0
 8001794:	d044      	beq.n	8001820 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d107      	bne.n	80017ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800179e:	4b47      	ldr	r3, [pc, #284]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d119      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e07f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d003      	beq.n	80017be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ba:	2b03      	cmp	r3, #3
 80017bc:	d107      	bne.n	80017ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017be:	4b3f      	ldr	r3, [pc, #252]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d109      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e06f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ce:	4b3b      	ldr	r3, [pc, #236]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e067      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017de:	4b37      	ldr	r3, [pc, #220]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f023 0203 	bic.w	r2, r3, #3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	4934      	ldr	r1, [pc, #208]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017ec:	4313      	orrs	r3, r2
 80017ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017f0:	f7ff fc8a 	bl	8001108 <HAL_GetTick>
 80017f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f6:	e00a      	b.n	800180e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f8:	f7ff fc86 	bl	8001108 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	f241 3288 	movw	r2, #5000	; 0x1388
 8001806:	4293      	cmp	r3, r2
 8001808:	d901      	bls.n	800180e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e04f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180e:	4b2b      	ldr	r3, [pc, #172]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 020c 	and.w	r2, r3, #12
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	429a      	cmp	r2, r3
 800181e:	d1eb      	bne.n	80017f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001820:	4b25      	ldr	r3, [pc, #148]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 030f 	and.w	r3, r3, #15
 8001828:	683a      	ldr	r2, [r7, #0]
 800182a:	429a      	cmp	r2, r3
 800182c:	d20c      	bcs.n	8001848 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800182e:	4b22      	ldr	r3, [pc, #136]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001830:	683a      	ldr	r2, [r7, #0]
 8001832:	b2d2      	uxtb	r2, r2
 8001834:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001836:	4b20      	ldr	r3, [pc, #128]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 030f 	and.w	r3, r3, #15
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d001      	beq.n	8001848 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e032      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	2b00      	cmp	r3, #0
 8001852:	d008      	beq.n	8001866 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001854:	4b19      	ldr	r3, [pc, #100]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	4916      	ldr	r1, [pc, #88]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	4313      	orrs	r3, r2
 8001864:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	2b00      	cmp	r3, #0
 8001870:	d009      	beq.n	8001886 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001872:	4b12      	ldr	r3, [pc, #72]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	490e      	ldr	r1, [pc, #56]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	4313      	orrs	r3, r2
 8001884:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001886:	f000 f855 	bl	8001934 <HAL_RCC_GetSysClockFreq>
 800188a:	4602      	mov	r2, r0
 800188c:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	490a      	ldr	r1, [pc, #40]	; (80018c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001898:	5ccb      	ldrb	r3, [r1, r3]
 800189a:	fa22 f303 	lsr.w	r3, r2, r3
 800189e:	4a09      	ldr	r2, [pc, #36]	; (80018c4 <HAL_RCC_ClockConfig+0x1c4>)
 80018a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018a2:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <HAL_RCC_ClockConfig+0x1c8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff fbea 	bl	8001080 <HAL_InitTick>

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40023c00 	.word	0x40023c00
 80018bc:	40023800 	.word	0x40023800
 80018c0:	08003824 	.word	0x08003824
 80018c4:	2000000c 	.word	0x2000000c
 80018c8:	20000010 	.word	0x20000010

080018cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018d0:	4b03      	ldr	r3, [pc, #12]	; (80018e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80018d2:	681b      	ldr	r3, [r3, #0]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	2000000c 	.word	0x2000000c

080018e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80018e8:	f7ff fff0 	bl	80018cc <HAL_RCC_GetHCLKFreq>
 80018ec:	4602      	mov	r2, r0
 80018ee:	4b05      	ldr	r3, [pc, #20]	; (8001904 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	0a9b      	lsrs	r3, r3, #10
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	4903      	ldr	r1, [pc, #12]	; (8001908 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018fa:	5ccb      	ldrb	r3, [r1, r3]
 80018fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001900:	4618      	mov	r0, r3
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40023800 	.word	0x40023800
 8001908:	08003834 	.word	0x08003834

0800190c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001910:	f7ff ffdc 	bl	80018cc <HAL_RCC_GetHCLKFreq>
 8001914:	4602      	mov	r2, r0
 8001916:	4b05      	ldr	r3, [pc, #20]	; (800192c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	0b5b      	lsrs	r3, r3, #13
 800191c:	f003 0307 	and.w	r3, r3, #7
 8001920:	4903      	ldr	r1, [pc, #12]	; (8001930 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001922:	5ccb      	ldrb	r3, [r1, r3]
 8001924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001928:	4618      	mov	r0, r3
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40023800 	.word	0x40023800
 8001930:	08003834 	.word	0x08003834

08001934 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001934:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001938:	b0ae      	sub	sp, #184	; 0xb8
 800193a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800193c:	2300      	movs	r3, #0
 800193e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001942:	2300      	movs	r3, #0
 8001944:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001948:	2300      	movs	r3, #0
 800194a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800194e:	2300      	movs	r3, #0
 8001950:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800195a:	4bcb      	ldr	r3, [pc, #812]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x354>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f003 030c 	and.w	r3, r3, #12
 8001962:	2b0c      	cmp	r3, #12
 8001964:	f200 8206 	bhi.w	8001d74 <HAL_RCC_GetSysClockFreq+0x440>
 8001968:	a201      	add	r2, pc, #4	; (adr r2, 8001970 <HAL_RCC_GetSysClockFreq+0x3c>)
 800196a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800196e:	bf00      	nop
 8001970:	080019a5 	.word	0x080019a5
 8001974:	08001d75 	.word	0x08001d75
 8001978:	08001d75 	.word	0x08001d75
 800197c:	08001d75 	.word	0x08001d75
 8001980:	080019ad 	.word	0x080019ad
 8001984:	08001d75 	.word	0x08001d75
 8001988:	08001d75 	.word	0x08001d75
 800198c:	08001d75 	.word	0x08001d75
 8001990:	080019b5 	.word	0x080019b5
 8001994:	08001d75 	.word	0x08001d75
 8001998:	08001d75 	.word	0x08001d75
 800199c:	08001d75 	.word	0x08001d75
 80019a0:	08001ba5 	.word	0x08001ba5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019a4:	4bb9      	ldr	r3, [pc, #740]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x358>)
 80019a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80019aa:	e1e7      	b.n	8001d7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019ac:	4bb8      	ldr	r3, [pc, #736]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x35c>)
 80019ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80019b2:	e1e3      	b.n	8001d7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019b4:	4bb4      	ldr	r3, [pc, #720]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x354>)
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019c0:	4bb1      	ldr	r3, [pc, #708]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x354>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d071      	beq.n	8001ab0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019cc:	4bae      	ldr	r3, [pc, #696]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x354>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	099b      	lsrs	r3, r3, #6
 80019d2:	2200      	movs	r2, #0
 80019d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80019d8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80019dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80019e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80019e8:	2300      	movs	r3, #0
 80019ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80019ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80019f2:	4622      	mov	r2, r4
 80019f4:	462b      	mov	r3, r5
 80019f6:	f04f 0000 	mov.w	r0, #0
 80019fa:	f04f 0100 	mov.w	r1, #0
 80019fe:	0159      	lsls	r1, r3, #5
 8001a00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a04:	0150      	lsls	r0, r2, #5
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	4621      	mov	r1, r4
 8001a0c:	1a51      	subs	r1, r2, r1
 8001a0e:	6439      	str	r1, [r7, #64]	; 0x40
 8001a10:	4629      	mov	r1, r5
 8001a12:	eb63 0301 	sbc.w	r3, r3, r1
 8001a16:	647b      	str	r3, [r7, #68]	; 0x44
 8001a18:	f04f 0200 	mov.w	r2, #0
 8001a1c:	f04f 0300 	mov.w	r3, #0
 8001a20:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001a24:	4649      	mov	r1, r9
 8001a26:	018b      	lsls	r3, r1, #6
 8001a28:	4641      	mov	r1, r8
 8001a2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a2e:	4641      	mov	r1, r8
 8001a30:	018a      	lsls	r2, r1, #6
 8001a32:	4641      	mov	r1, r8
 8001a34:	1a51      	subs	r1, r2, r1
 8001a36:	63b9      	str	r1, [r7, #56]	; 0x38
 8001a38:	4649      	mov	r1, r9
 8001a3a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001a4c:	4649      	mov	r1, r9
 8001a4e:	00cb      	lsls	r3, r1, #3
 8001a50:	4641      	mov	r1, r8
 8001a52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001a56:	4641      	mov	r1, r8
 8001a58:	00ca      	lsls	r2, r1, #3
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4603      	mov	r3, r0
 8001a60:	4622      	mov	r2, r4
 8001a62:	189b      	adds	r3, r3, r2
 8001a64:	633b      	str	r3, [r7, #48]	; 0x30
 8001a66:	462b      	mov	r3, r5
 8001a68:	460a      	mov	r2, r1
 8001a6a:	eb42 0303 	adc.w	r3, r2, r3
 8001a6e:	637b      	str	r3, [r7, #52]	; 0x34
 8001a70:	f04f 0200 	mov.w	r2, #0
 8001a74:	f04f 0300 	mov.w	r3, #0
 8001a78:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001a7c:	4629      	mov	r1, r5
 8001a7e:	024b      	lsls	r3, r1, #9
 8001a80:	4621      	mov	r1, r4
 8001a82:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a86:	4621      	mov	r1, r4
 8001a88:	024a      	lsls	r2, r1, #9
 8001a8a:	4610      	mov	r0, r2
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001a92:	2200      	movs	r2, #0
 8001a94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001a98:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001a9c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001aa0:	f7fe fc06 	bl	80002b0 <__aeabi_uldivmod>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001aae:	e067      	b.n	8001b80 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ab0:	4b75      	ldr	r3, [pc, #468]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x354>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	099b      	lsrs	r3, r3, #6
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001abc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001ac0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ac8:	67bb      	str	r3, [r7, #120]	; 0x78
 8001aca:	2300      	movs	r3, #0
 8001acc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001ace:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001ad2:	4622      	mov	r2, r4
 8001ad4:	462b      	mov	r3, r5
 8001ad6:	f04f 0000 	mov.w	r0, #0
 8001ada:	f04f 0100 	mov.w	r1, #0
 8001ade:	0159      	lsls	r1, r3, #5
 8001ae0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ae4:	0150      	lsls	r0, r2, #5
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4621      	mov	r1, r4
 8001aec:	1a51      	subs	r1, r2, r1
 8001aee:	62b9      	str	r1, [r7, #40]	; 0x28
 8001af0:	4629      	mov	r1, r5
 8001af2:	eb63 0301 	sbc.w	r3, r3, r1
 8001af6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	f04f 0300 	mov.w	r3, #0
 8001b00:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001b04:	4649      	mov	r1, r9
 8001b06:	018b      	lsls	r3, r1, #6
 8001b08:	4641      	mov	r1, r8
 8001b0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b0e:	4641      	mov	r1, r8
 8001b10:	018a      	lsls	r2, r1, #6
 8001b12:	4641      	mov	r1, r8
 8001b14:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b18:	4649      	mov	r1, r9
 8001b1a:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	f04f 0300 	mov.w	r3, #0
 8001b26:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001b2a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001b2e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001b32:	4692      	mov	sl, r2
 8001b34:	469b      	mov	fp, r3
 8001b36:	4623      	mov	r3, r4
 8001b38:	eb1a 0303 	adds.w	r3, sl, r3
 8001b3c:	623b      	str	r3, [r7, #32]
 8001b3e:	462b      	mov	r3, r5
 8001b40:	eb4b 0303 	adc.w	r3, fp, r3
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
 8001b46:	f04f 0200 	mov.w	r2, #0
 8001b4a:	f04f 0300 	mov.w	r3, #0
 8001b4e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001b52:	4629      	mov	r1, r5
 8001b54:	028b      	lsls	r3, r1, #10
 8001b56:	4621      	mov	r1, r4
 8001b58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b5c:	4621      	mov	r1, r4
 8001b5e:	028a      	lsls	r2, r1, #10
 8001b60:	4610      	mov	r0, r2
 8001b62:	4619      	mov	r1, r3
 8001b64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001b68:	2200      	movs	r2, #0
 8001b6a:	673b      	str	r3, [r7, #112]	; 0x70
 8001b6c:	677a      	str	r2, [r7, #116]	; 0x74
 8001b6e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001b72:	f7fe fb9d 	bl	80002b0 <__aeabi_uldivmod>
 8001b76:	4602      	mov	r2, r0
 8001b78:	460b      	mov	r3, r1
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b80:	4b41      	ldr	r3, [pc, #260]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	0c1b      	lsrs	r3, r3, #16
 8001b86:	f003 0303 	and.w	r3, r3, #3
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001b92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001b96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b9e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001ba2:	e0eb      	b.n	8001d7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ba4:	4b38      	ldr	r3, [pc, #224]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x354>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bb0:	4b35      	ldr	r3, [pc, #212]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d06b      	beq.n	8001c94 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bbc:	4b32      	ldr	r3, [pc, #200]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	099b      	lsrs	r3, r3, #6
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	66bb      	str	r3, [r7, #104]	; 0x68
 8001bc6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001bc8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bce:	663b      	str	r3, [r7, #96]	; 0x60
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	667b      	str	r3, [r7, #100]	; 0x64
 8001bd4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001bd8:	4622      	mov	r2, r4
 8001bda:	462b      	mov	r3, r5
 8001bdc:	f04f 0000 	mov.w	r0, #0
 8001be0:	f04f 0100 	mov.w	r1, #0
 8001be4:	0159      	lsls	r1, r3, #5
 8001be6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bea:	0150      	lsls	r0, r2, #5
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4621      	mov	r1, r4
 8001bf2:	1a51      	subs	r1, r2, r1
 8001bf4:	61b9      	str	r1, [r7, #24]
 8001bf6:	4629      	mov	r1, r5
 8001bf8:	eb63 0301 	sbc.w	r3, r3, r1
 8001bfc:	61fb      	str	r3, [r7, #28]
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001c0a:	4659      	mov	r1, fp
 8001c0c:	018b      	lsls	r3, r1, #6
 8001c0e:	4651      	mov	r1, sl
 8001c10:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c14:	4651      	mov	r1, sl
 8001c16:	018a      	lsls	r2, r1, #6
 8001c18:	4651      	mov	r1, sl
 8001c1a:	ebb2 0801 	subs.w	r8, r2, r1
 8001c1e:	4659      	mov	r1, fp
 8001c20:	eb63 0901 	sbc.w	r9, r3, r1
 8001c24:	f04f 0200 	mov.w	r2, #0
 8001c28:	f04f 0300 	mov.w	r3, #0
 8001c2c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c30:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c34:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c38:	4690      	mov	r8, r2
 8001c3a:	4699      	mov	r9, r3
 8001c3c:	4623      	mov	r3, r4
 8001c3e:	eb18 0303 	adds.w	r3, r8, r3
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	462b      	mov	r3, r5
 8001c46:	eb49 0303 	adc.w	r3, r9, r3
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	f04f 0300 	mov.w	r3, #0
 8001c54:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001c58:	4629      	mov	r1, r5
 8001c5a:	024b      	lsls	r3, r1, #9
 8001c5c:	4621      	mov	r1, r4
 8001c5e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c62:	4621      	mov	r1, r4
 8001c64:	024a      	lsls	r2, r1, #9
 8001c66:	4610      	mov	r0, r2
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001c6e:	2200      	movs	r2, #0
 8001c70:	65bb      	str	r3, [r7, #88]	; 0x58
 8001c72:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001c74:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001c78:	f7fe fb1a 	bl	80002b0 <__aeabi_uldivmod>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	460b      	mov	r3, r1
 8001c80:	4613      	mov	r3, r2
 8001c82:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001c86:	e065      	b.n	8001d54 <HAL_RCC_GetSysClockFreq+0x420>
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	00f42400 	.word	0x00f42400
 8001c90:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c94:	4b3d      	ldr	r3, [pc, #244]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x458>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	099b      	lsrs	r3, r3, #6
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	4611      	mov	r1, r2
 8001ca0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ca4:	653b      	str	r3, [r7, #80]	; 0x50
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	657b      	str	r3, [r7, #84]	; 0x54
 8001caa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001cae:	4642      	mov	r2, r8
 8001cb0:	464b      	mov	r3, r9
 8001cb2:	f04f 0000 	mov.w	r0, #0
 8001cb6:	f04f 0100 	mov.w	r1, #0
 8001cba:	0159      	lsls	r1, r3, #5
 8001cbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cc0:	0150      	lsls	r0, r2, #5
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4641      	mov	r1, r8
 8001cc8:	1a51      	subs	r1, r2, r1
 8001cca:	60b9      	str	r1, [r7, #8]
 8001ccc:	4649      	mov	r1, r9
 8001cce:	eb63 0301 	sbc.w	r3, r3, r1
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	f04f 0200 	mov.w	r2, #0
 8001cd8:	f04f 0300 	mov.w	r3, #0
 8001cdc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001ce0:	4659      	mov	r1, fp
 8001ce2:	018b      	lsls	r3, r1, #6
 8001ce4:	4651      	mov	r1, sl
 8001ce6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cea:	4651      	mov	r1, sl
 8001cec:	018a      	lsls	r2, r1, #6
 8001cee:	4651      	mov	r1, sl
 8001cf0:	1a54      	subs	r4, r2, r1
 8001cf2:	4659      	mov	r1, fp
 8001cf4:	eb63 0501 	sbc.w	r5, r3, r1
 8001cf8:	f04f 0200 	mov.w	r2, #0
 8001cfc:	f04f 0300 	mov.w	r3, #0
 8001d00:	00eb      	lsls	r3, r5, #3
 8001d02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d06:	00e2      	lsls	r2, r4, #3
 8001d08:	4614      	mov	r4, r2
 8001d0a:	461d      	mov	r5, r3
 8001d0c:	4643      	mov	r3, r8
 8001d0e:	18e3      	adds	r3, r4, r3
 8001d10:	603b      	str	r3, [r7, #0]
 8001d12:	464b      	mov	r3, r9
 8001d14:	eb45 0303 	adc.w	r3, r5, r3
 8001d18:	607b      	str	r3, [r7, #4]
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	f04f 0300 	mov.w	r3, #0
 8001d22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d26:	4629      	mov	r1, r5
 8001d28:	028b      	lsls	r3, r1, #10
 8001d2a:	4621      	mov	r1, r4
 8001d2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d30:	4621      	mov	r1, r4
 8001d32:	028a      	lsls	r2, r1, #10
 8001d34:	4610      	mov	r0, r2
 8001d36:	4619      	mov	r1, r3
 8001d38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001d40:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001d42:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001d46:	f7fe fab3 	bl	80002b0 <__aeabi_uldivmod>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	4613      	mov	r3, r2
 8001d50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001d54:	4b0d      	ldr	r3, [pc, #52]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x458>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	0f1b      	lsrs	r3, r3, #28
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001d62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001d66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001d72:	e003      	b.n	8001d7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d74:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001d76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001d7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d7c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	37b8      	adds	r7, #184	; 0xb8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	00f42400 	.word	0x00f42400

08001d94 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e28d      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f000 8083 	beq.w	8001eba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001db4:	4b94      	ldr	r3, [pc, #592]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f003 030c 	and.w	r3, r3, #12
 8001dbc:	2b04      	cmp	r3, #4
 8001dbe:	d019      	beq.n	8001df4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001dc0:	4b91      	ldr	r3, [pc, #580]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001dc8:	2b08      	cmp	r3, #8
 8001dca:	d106      	bne.n	8001dda <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001dcc:	4b8e      	ldr	r3, [pc, #568]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001dd8:	d00c      	beq.n	8001df4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dda:	4b8b      	ldr	r3, [pc, #556]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001de2:	2b0c      	cmp	r3, #12
 8001de4:	d112      	bne.n	8001e0c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001de6:	4b88      	ldr	r3, [pc, #544]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001df2:	d10b      	bne.n	8001e0c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df4:	4b84      	ldr	r3, [pc, #528]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d05b      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x124>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d157      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e25a      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e14:	d106      	bne.n	8001e24 <HAL_RCC_OscConfig+0x90>
 8001e16:	4b7c      	ldr	r3, [pc, #496]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a7b      	ldr	r2, [pc, #492]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e20:	6013      	str	r3, [r2, #0]
 8001e22:	e01d      	b.n	8001e60 <HAL_RCC_OscConfig+0xcc>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e2c:	d10c      	bne.n	8001e48 <HAL_RCC_OscConfig+0xb4>
 8001e2e:	4b76      	ldr	r3, [pc, #472]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a75      	ldr	r2, [pc, #468]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e38:	6013      	str	r3, [r2, #0]
 8001e3a:	4b73      	ldr	r3, [pc, #460]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a72      	ldr	r2, [pc, #456]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	e00b      	b.n	8001e60 <HAL_RCC_OscConfig+0xcc>
 8001e48:	4b6f      	ldr	r3, [pc, #444]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a6e      	ldr	r2, [pc, #440]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	4b6c      	ldr	r3, [pc, #432]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a6b      	ldr	r2, [pc, #428]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d013      	beq.n	8001e90 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e68:	f7ff f94e 	bl	8001108 <HAL_GetTick>
 8001e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6e:	e008      	b.n	8001e82 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e70:	f7ff f94a 	bl	8001108 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	2b64      	cmp	r3, #100	; 0x64
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e21f      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e82:	4b61      	ldr	r3, [pc, #388]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d0f0      	beq.n	8001e70 <HAL_RCC_OscConfig+0xdc>
 8001e8e:	e014      	b.n	8001eba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e90:	f7ff f93a 	bl	8001108 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e98:	f7ff f936 	bl	8001108 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b64      	cmp	r3, #100	; 0x64
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e20b      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eaa:	4b57      	ldr	r3, [pc, #348]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1f0      	bne.n	8001e98 <HAL_RCC_OscConfig+0x104>
 8001eb6:	e000      	b.n	8001eba <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d06f      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001ec6:	4b50      	ldr	r3, [pc, #320]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 030c 	and.w	r3, r3, #12
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d017      	beq.n	8001f02 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ed2:	4b4d      	ldr	r3, [pc, #308]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001eda:	2b08      	cmp	r3, #8
 8001edc:	d105      	bne.n	8001eea <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ede:	4b4a      	ldr	r3, [pc, #296]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d00b      	beq.n	8001f02 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001eea:	4b47      	ldr	r3, [pc, #284]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ef2:	2b0c      	cmp	r3, #12
 8001ef4:	d11c      	bne.n	8001f30 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ef6:	4b44      	ldr	r3, [pc, #272]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d116      	bne.n	8001f30 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f02:	4b41      	ldr	r3, [pc, #260]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d005      	beq.n	8001f1a <HAL_RCC_OscConfig+0x186>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d001      	beq.n	8001f1a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e1d3      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f1a:	4b3b      	ldr	r3, [pc, #236]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	4937      	ldr	r1, [pc, #220]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f2e:	e03a      	b.n	8001fa6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d020      	beq.n	8001f7a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f38:	4b34      	ldr	r3, [pc, #208]	; (800200c <HAL_RCC_OscConfig+0x278>)
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3e:	f7ff f8e3 	bl	8001108 <HAL_GetTick>
 8001f42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f44:	e008      	b.n	8001f58 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f46:	f7ff f8df 	bl	8001108 <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d901      	bls.n	8001f58 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e1b4      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f58:	4b2b      	ldr	r3, [pc, #172]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d0f0      	beq.n	8001f46 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f64:	4b28      	ldr	r3, [pc, #160]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	691b      	ldr	r3, [r3, #16]
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	4925      	ldr	r1, [pc, #148]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001f74:	4313      	orrs	r3, r2
 8001f76:	600b      	str	r3, [r1, #0]
 8001f78:	e015      	b.n	8001fa6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f7a:	4b24      	ldr	r3, [pc, #144]	; (800200c <HAL_RCC_OscConfig+0x278>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f80:	f7ff f8c2 	bl	8001108 <HAL_GetTick>
 8001f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f86:	e008      	b.n	8001f9a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f88:	f7ff f8be 	bl	8001108 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d901      	bls.n	8001f9a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e193      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f9a:	4b1b      	ldr	r3, [pc, #108]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1f0      	bne.n	8001f88 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0308 	and.w	r3, r3, #8
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d036      	beq.n	8002020 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d016      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fba:	4b15      	ldr	r3, [pc, #84]	; (8002010 <HAL_RCC_OscConfig+0x27c>)
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc0:	f7ff f8a2 	bl	8001108 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fc8:	f7ff f89e 	bl	8001108 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e173      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fda:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001fdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d0f0      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x234>
 8001fe6:	e01b      	b.n	8002020 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fe8:	4b09      	ldr	r3, [pc, #36]	; (8002010 <HAL_RCC_OscConfig+0x27c>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fee:	f7ff f88b 	bl	8001108 <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff4:	e00e      	b.n	8002014 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ff6:	f7ff f887 	bl	8001108 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d907      	bls.n	8002014 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e15c      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
 8002008:	40023800 	.word	0x40023800
 800200c:	42470000 	.word	0x42470000
 8002010:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002014:	4b8a      	ldr	r3, [pc, #552]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002016:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002018:	f003 0302 	and.w	r3, r3, #2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d1ea      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b00      	cmp	r3, #0
 800202a:	f000 8097 	beq.w	800215c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800202e:	2300      	movs	r3, #0
 8002030:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002032:	4b83      	ldr	r3, [pc, #524]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d10f      	bne.n	800205e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	60bb      	str	r3, [r7, #8]
 8002042:	4b7f      	ldr	r3, [pc, #508]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	4a7e      	ldr	r2, [pc, #504]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800204c:	6413      	str	r3, [r2, #64]	; 0x40
 800204e:	4b7c      	ldr	r3, [pc, #496]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002056:	60bb      	str	r3, [r7, #8]
 8002058:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800205a:	2301      	movs	r3, #1
 800205c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800205e:	4b79      	ldr	r3, [pc, #484]	; (8002244 <HAL_RCC_OscConfig+0x4b0>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002066:	2b00      	cmp	r3, #0
 8002068:	d118      	bne.n	800209c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800206a:	4b76      	ldr	r3, [pc, #472]	; (8002244 <HAL_RCC_OscConfig+0x4b0>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a75      	ldr	r2, [pc, #468]	; (8002244 <HAL_RCC_OscConfig+0x4b0>)
 8002070:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002074:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002076:	f7ff f847 	bl	8001108 <HAL_GetTick>
 800207a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800207c:	e008      	b.n	8002090 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800207e:	f7ff f843 	bl	8001108 <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b02      	cmp	r3, #2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e118      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002090:	4b6c      	ldr	r3, [pc, #432]	; (8002244 <HAL_RCC_OscConfig+0x4b0>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002098:	2b00      	cmp	r3, #0
 800209a:	d0f0      	beq.n	800207e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d106      	bne.n	80020b2 <HAL_RCC_OscConfig+0x31e>
 80020a4:	4b66      	ldr	r3, [pc, #408]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80020a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020a8:	4a65      	ldr	r2, [pc, #404]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	6713      	str	r3, [r2, #112]	; 0x70
 80020b0:	e01c      	b.n	80020ec <HAL_RCC_OscConfig+0x358>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	2b05      	cmp	r3, #5
 80020b8:	d10c      	bne.n	80020d4 <HAL_RCC_OscConfig+0x340>
 80020ba:	4b61      	ldr	r3, [pc, #388]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80020bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020be:	4a60      	ldr	r2, [pc, #384]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80020c0:	f043 0304 	orr.w	r3, r3, #4
 80020c4:	6713      	str	r3, [r2, #112]	; 0x70
 80020c6:	4b5e      	ldr	r3, [pc, #376]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80020c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020ca:	4a5d      	ldr	r2, [pc, #372]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	6713      	str	r3, [r2, #112]	; 0x70
 80020d2:	e00b      	b.n	80020ec <HAL_RCC_OscConfig+0x358>
 80020d4:	4b5a      	ldr	r3, [pc, #360]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80020d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d8:	4a59      	ldr	r2, [pc, #356]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80020da:	f023 0301 	bic.w	r3, r3, #1
 80020de:	6713      	str	r3, [r2, #112]	; 0x70
 80020e0:	4b57      	ldr	r3, [pc, #348]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80020e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020e4:	4a56      	ldr	r2, [pc, #344]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80020e6:	f023 0304 	bic.w	r3, r3, #4
 80020ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d015      	beq.n	8002120 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f4:	f7ff f808 	bl	8001108 <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020fa:	e00a      	b.n	8002112 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020fc:	f7ff f804 	bl	8001108 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	f241 3288 	movw	r2, #5000	; 0x1388
 800210a:	4293      	cmp	r3, r2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e0d7      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002112:	4b4b      	ldr	r3, [pc, #300]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0ee      	beq.n	80020fc <HAL_RCC_OscConfig+0x368>
 800211e:	e014      	b.n	800214a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002120:	f7fe fff2 	bl	8001108 <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002126:	e00a      	b.n	800213e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002128:	f7fe ffee 	bl	8001108 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	f241 3288 	movw	r2, #5000	; 0x1388
 8002136:	4293      	cmp	r3, r2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e0c1      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800213e:	4b40      	ldr	r3, [pc, #256]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1ee      	bne.n	8002128 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800214a:	7dfb      	ldrb	r3, [r7, #23]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d105      	bne.n	800215c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002150:	4b3b      	ldr	r3, [pc, #236]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002154:	4a3a      	ldr	r2, [pc, #232]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002156:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800215a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	2b00      	cmp	r3, #0
 8002162:	f000 80ad 	beq.w	80022c0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002166:	4b36      	ldr	r3, [pc, #216]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b08      	cmp	r3, #8
 8002170:	d060      	beq.n	8002234 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	699b      	ldr	r3, [r3, #24]
 8002176:	2b02      	cmp	r3, #2
 8002178:	d145      	bne.n	8002206 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800217a:	4b33      	ldr	r3, [pc, #204]	; (8002248 <HAL_RCC_OscConfig+0x4b4>)
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002180:	f7fe ffc2 	bl	8001108 <HAL_GetTick>
 8002184:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002186:	e008      	b.n	800219a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002188:	f7fe ffbe 	bl	8001108 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b02      	cmp	r3, #2
 8002194:	d901      	bls.n	800219a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e093      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800219a:	4b29      	ldr	r3, [pc, #164]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f0      	bne.n	8002188 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69da      	ldr	r2, [r3, #28]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	431a      	orrs	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b4:	019b      	lsls	r3, r3, #6
 80021b6:	431a      	orrs	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021bc:	085b      	lsrs	r3, r3, #1
 80021be:	3b01      	subs	r3, #1
 80021c0:	041b      	lsls	r3, r3, #16
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c8:	061b      	lsls	r3, r3, #24
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d0:	071b      	lsls	r3, r3, #28
 80021d2:	491b      	ldr	r1, [pc, #108]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021d8:	4b1b      	ldr	r3, [pc, #108]	; (8002248 <HAL_RCC_OscConfig+0x4b4>)
 80021da:	2201      	movs	r2, #1
 80021dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021de:	f7fe ff93 	bl	8001108 <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021e4:	e008      	b.n	80021f8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e6:	f7fe ff8f 	bl	8001108 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e064      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f8:	4b11      	ldr	r3, [pc, #68]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d0f0      	beq.n	80021e6 <HAL_RCC_OscConfig+0x452>
 8002204:	e05c      	b.n	80022c0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002206:	4b10      	ldr	r3, [pc, #64]	; (8002248 <HAL_RCC_OscConfig+0x4b4>)
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220c:	f7fe ff7c 	bl	8001108 <HAL_GetTick>
 8002210:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002212:	e008      	b.n	8002226 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002214:	f7fe ff78 	bl	8001108 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b02      	cmp	r3, #2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e04d      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002226:	4b06      	ldr	r3, [pc, #24]	; (8002240 <HAL_RCC_OscConfig+0x4ac>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1f0      	bne.n	8002214 <HAL_RCC_OscConfig+0x480>
 8002232:	e045      	b.n	80022c0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d107      	bne.n	800224c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e040      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
 8002240:	40023800 	.word	0x40023800
 8002244:	40007000 	.word	0x40007000
 8002248:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800224c:	4b1f      	ldr	r3, [pc, #124]	; (80022cc <HAL_RCC_OscConfig+0x538>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d030      	beq.n	80022bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002264:	429a      	cmp	r2, r3
 8002266:	d129      	bne.n	80022bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002272:	429a      	cmp	r2, r3
 8002274:	d122      	bne.n	80022bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800227c:	4013      	ands	r3, r2
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002282:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002284:	4293      	cmp	r3, r2
 8002286:	d119      	bne.n	80022bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002292:	085b      	lsrs	r3, r3, #1
 8002294:	3b01      	subs	r3, #1
 8002296:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002298:	429a      	cmp	r2, r3
 800229a:	d10f      	bne.n	80022bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d107      	bne.n	80022bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d001      	beq.n	80022c0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e000      	b.n	80022c2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40023800 	.word	0x40023800

080022d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e03f      	b.n	8002362 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d106      	bne.n	80022fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7fe fd5c 	bl	8000db4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2224      	movs	r2, #36	; 0x24
 8002300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68da      	ldr	r2, [r3, #12]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002312:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 f829 	bl	800236c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	691a      	ldr	r2, [r3, #16]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002328:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	695a      	ldr	r2, [r3, #20]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002338:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68da      	ldr	r2, [r3, #12]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002348:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2220      	movs	r2, #32
 8002354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2220      	movs	r2, #32
 800235c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800236c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002370:	b0c0      	sub	sp, #256	; 0x100
 8002372:	af00      	add	r7, sp, #0
 8002374:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002388:	68d9      	ldr	r1, [r3, #12]
 800238a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	ea40 0301 	orr.w	r3, r0, r1
 8002394:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	431a      	orrs	r2, r3
 80023a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	431a      	orrs	r2, r3
 80023ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80023b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80023c4:	f021 010c 	bic.w	r1, r1, #12
 80023c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80023d2:	430b      	orrs	r3, r1
 80023d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80023e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023e6:	6999      	ldr	r1, [r3, #24]
 80023e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	ea40 0301 	orr.w	r3, r0, r1
 80023f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	4b8f      	ldr	r3, [pc, #572]	; (8002638 <UART_SetConfig+0x2cc>)
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d005      	beq.n	800240c <UART_SetConfig+0xa0>
 8002400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	4b8d      	ldr	r3, [pc, #564]	; (800263c <UART_SetConfig+0x2d0>)
 8002408:	429a      	cmp	r2, r3
 800240a:	d104      	bne.n	8002416 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800240c:	f7ff fa7e 	bl	800190c <HAL_RCC_GetPCLK2Freq>
 8002410:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002414:	e003      	b.n	800241e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002416:	f7ff fa65 	bl	80018e4 <HAL_RCC_GetPCLK1Freq>
 800241a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800241e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002422:	69db      	ldr	r3, [r3, #28]
 8002424:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002428:	f040 810c 	bne.w	8002644 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800242c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002430:	2200      	movs	r2, #0
 8002432:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002436:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800243a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800243e:	4622      	mov	r2, r4
 8002440:	462b      	mov	r3, r5
 8002442:	1891      	adds	r1, r2, r2
 8002444:	65b9      	str	r1, [r7, #88]	; 0x58
 8002446:	415b      	adcs	r3, r3
 8002448:	65fb      	str	r3, [r7, #92]	; 0x5c
 800244a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800244e:	4621      	mov	r1, r4
 8002450:	eb12 0801 	adds.w	r8, r2, r1
 8002454:	4629      	mov	r1, r5
 8002456:	eb43 0901 	adc.w	r9, r3, r1
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	f04f 0300 	mov.w	r3, #0
 8002462:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002466:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800246a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800246e:	4690      	mov	r8, r2
 8002470:	4699      	mov	r9, r3
 8002472:	4623      	mov	r3, r4
 8002474:	eb18 0303 	adds.w	r3, r8, r3
 8002478:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800247c:	462b      	mov	r3, r5
 800247e:	eb49 0303 	adc.w	r3, r9, r3
 8002482:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002492:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002496:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800249a:	460b      	mov	r3, r1
 800249c:	18db      	adds	r3, r3, r3
 800249e:	653b      	str	r3, [r7, #80]	; 0x50
 80024a0:	4613      	mov	r3, r2
 80024a2:	eb42 0303 	adc.w	r3, r2, r3
 80024a6:	657b      	str	r3, [r7, #84]	; 0x54
 80024a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80024ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80024b0:	f7fd fefe 	bl	80002b0 <__aeabi_uldivmod>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4b61      	ldr	r3, [pc, #388]	; (8002640 <UART_SetConfig+0x2d4>)
 80024ba:	fba3 2302 	umull	r2, r3, r3, r2
 80024be:	095b      	lsrs	r3, r3, #5
 80024c0:	011c      	lsls	r4, r3, #4
 80024c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80024c6:	2200      	movs	r2, #0
 80024c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80024cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80024d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80024d4:	4642      	mov	r2, r8
 80024d6:	464b      	mov	r3, r9
 80024d8:	1891      	adds	r1, r2, r2
 80024da:	64b9      	str	r1, [r7, #72]	; 0x48
 80024dc:	415b      	adcs	r3, r3
 80024de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80024e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80024e4:	4641      	mov	r1, r8
 80024e6:	eb12 0a01 	adds.w	sl, r2, r1
 80024ea:	4649      	mov	r1, r9
 80024ec:	eb43 0b01 	adc.w	fp, r3, r1
 80024f0:	f04f 0200 	mov.w	r2, #0
 80024f4:	f04f 0300 	mov.w	r3, #0
 80024f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80024fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002500:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002504:	4692      	mov	sl, r2
 8002506:	469b      	mov	fp, r3
 8002508:	4643      	mov	r3, r8
 800250a:	eb1a 0303 	adds.w	r3, sl, r3
 800250e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002512:	464b      	mov	r3, r9
 8002514:	eb4b 0303 	adc.w	r3, fp, r3
 8002518:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800251c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002528:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800252c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002530:	460b      	mov	r3, r1
 8002532:	18db      	adds	r3, r3, r3
 8002534:	643b      	str	r3, [r7, #64]	; 0x40
 8002536:	4613      	mov	r3, r2
 8002538:	eb42 0303 	adc.w	r3, r2, r3
 800253c:	647b      	str	r3, [r7, #68]	; 0x44
 800253e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002542:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002546:	f7fd feb3 	bl	80002b0 <__aeabi_uldivmod>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4611      	mov	r1, r2
 8002550:	4b3b      	ldr	r3, [pc, #236]	; (8002640 <UART_SetConfig+0x2d4>)
 8002552:	fba3 2301 	umull	r2, r3, r3, r1
 8002556:	095b      	lsrs	r3, r3, #5
 8002558:	2264      	movs	r2, #100	; 0x64
 800255a:	fb02 f303 	mul.w	r3, r2, r3
 800255e:	1acb      	subs	r3, r1, r3
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002566:	4b36      	ldr	r3, [pc, #216]	; (8002640 <UART_SetConfig+0x2d4>)
 8002568:	fba3 2302 	umull	r2, r3, r3, r2
 800256c:	095b      	lsrs	r3, r3, #5
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002574:	441c      	add	r4, r3
 8002576:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800257a:	2200      	movs	r2, #0
 800257c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002580:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002584:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002588:	4642      	mov	r2, r8
 800258a:	464b      	mov	r3, r9
 800258c:	1891      	adds	r1, r2, r2
 800258e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002590:	415b      	adcs	r3, r3
 8002592:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002594:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002598:	4641      	mov	r1, r8
 800259a:	1851      	adds	r1, r2, r1
 800259c:	6339      	str	r1, [r7, #48]	; 0x30
 800259e:	4649      	mov	r1, r9
 80025a0:	414b      	adcs	r3, r1
 80025a2:	637b      	str	r3, [r7, #52]	; 0x34
 80025a4:	f04f 0200 	mov.w	r2, #0
 80025a8:	f04f 0300 	mov.w	r3, #0
 80025ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80025b0:	4659      	mov	r1, fp
 80025b2:	00cb      	lsls	r3, r1, #3
 80025b4:	4651      	mov	r1, sl
 80025b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025ba:	4651      	mov	r1, sl
 80025bc:	00ca      	lsls	r2, r1, #3
 80025be:	4610      	mov	r0, r2
 80025c0:	4619      	mov	r1, r3
 80025c2:	4603      	mov	r3, r0
 80025c4:	4642      	mov	r2, r8
 80025c6:	189b      	adds	r3, r3, r2
 80025c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80025cc:	464b      	mov	r3, r9
 80025ce:	460a      	mov	r2, r1
 80025d0:	eb42 0303 	adc.w	r3, r2, r3
 80025d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80025d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80025e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80025e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80025ec:	460b      	mov	r3, r1
 80025ee:	18db      	adds	r3, r3, r3
 80025f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80025f2:	4613      	mov	r3, r2
 80025f4:	eb42 0303 	adc.w	r3, r2, r3
 80025f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002602:	f7fd fe55 	bl	80002b0 <__aeabi_uldivmod>
 8002606:	4602      	mov	r2, r0
 8002608:	460b      	mov	r3, r1
 800260a:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <UART_SetConfig+0x2d4>)
 800260c:	fba3 1302 	umull	r1, r3, r3, r2
 8002610:	095b      	lsrs	r3, r3, #5
 8002612:	2164      	movs	r1, #100	; 0x64
 8002614:	fb01 f303 	mul.w	r3, r1, r3
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	00db      	lsls	r3, r3, #3
 800261c:	3332      	adds	r3, #50	; 0x32
 800261e:	4a08      	ldr	r2, [pc, #32]	; (8002640 <UART_SetConfig+0x2d4>)
 8002620:	fba2 2303 	umull	r2, r3, r2, r3
 8002624:	095b      	lsrs	r3, r3, #5
 8002626:	f003 0207 	and.w	r2, r3, #7
 800262a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4422      	add	r2, r4
 8002632:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002634:	e105      	b.n	8002842 <UART_SetConfig+0x4d6>
 8002636:	bf00      	nop
 8002638:	40011000 	.word	0x40011000
 800263c:	40011400 	.word	0x40011400
 8002640:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002644:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002648:	2200      	movs	r2, #0
 800264a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800264e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002652:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002656:	4642      	mov	r2, r8
 8002658:	464b      	mov	r3, r9
 800265a:	1891      	adds	r1, r2, r2
 800265c:	6239      	str	r1, [r7, #32]
 800265e:	415b      	adcs	r3, r3
 8002660:	627b      	str	r3, [r7, #36]	; 0x24
 8002662:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002666:	4641      	mov	r1, r8
 8002668:	1854      	adds	r4, r2, r1
 800266a:	4649      	mov	r1, r9
 800266c:	eb43 0501 	adc.w	r5, r3, r1
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	f04f 0300 	mov.w	r3, #0
 8002678:	00eb      	lsls	r3, r5, #3
 800267a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800267e:	00e2      	lsls	r2, r4, #3
 8002680:	4614      	mov	r4, r2
 8002682:	461d      	mov	r5, r3
 8002684:	4643      	mov	r3, r8
 8002686:	18e3      	adds	r3, r4, r3
 8002688:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800268c:	464b      	mov	r3, r9
 800268e:	eb45 0303 	adc.w	r3, r5, r3
 8002692:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80026a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80026a6:	f04f 0200 	mov.w	r2, #0
 80026aa:	f04f 0300 	mov.w	r3, #0
 80026ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80026b2:	4629      	mov	r1, r5
 80026b4:	008b      	lsls	r3, r1, #2
 80026b6:	4621      	mov	r1, r4
 80026b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026bc:	4621      	mov	r1, r4
 80026be:	008a      	lsls	r2, r1, #2
 80026c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80026c4:	f7fd fdf4 	bl	80002b0 <__aeabi_uldivmod>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	4b60      	ldr	r3, [pc, #384]	; (8002850 <UART_SetConfig+0x4e4>)
 80026ce:	fba3 2302 	umull	r2, r3, r3, r2
 80026d2:	095b      	lsrs	r3, r3, #5
 80026d4:	011c      	lsls	r4, r3, #4
 80026d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026da:	2200      	movs	r2, #0
 80026dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80026e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80026e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80026e8:	4642      	mov	r2, r8
 80026ea:	464b      	mov	r3, r9
 80026ec:	1891      	adds	r1, r2, r2
 80026ee:	61b9      	str	r1, [r7, #24]
 80026f0:	415b      	adcs	r3, r3
 80026f2:	61fb      	str	r3, [r7, #28]
 80026f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026f8:	4641      	mov	r1, r8
 80026fa:	1851      	adds	r1, r2, r1
 80026fc:	6139      	str	r1, [r7, #16]
 80026fe:	4649      	mov	r1, r9
 8002700:	414b      	adcs	r3, r1
 8002702:	617b      	str	r3, [r7, #20]
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	f04f 0300 	mov.w	r3, #0
 800270c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002710:	4659      	mov	r1, fp
 8002712:	00cb      	lsls	r3, r1, #3
 8002714:	4651      	mov	r1, sl
 8002716:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800271a:	4651      	mov	r1, sl
 800271c:	00ca      	lsls	r2, r1, #3
 800271e:	4610      	mov	r0, r2
 8002720:	4619      	mov	r1, r3
 8002722:	4603      	mov	r3, r0
 8002724:	4642      	mov	r2, r8
 8002726:	189b      	adds	r3, r3, r2
 8002728:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800272c:	464b      	mov	r3, r9
 800272e:	460a      	mov	r2, r1
 8002730:	eb42 0303 	adc.w	r3, r2, r3
 8002734:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	67bb      	str	r3, [r7, #120]	; 0x78
 8002742:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002744:	f04f 0200 	mov.w	r2, #0
 8002748:	f04f 0300 	mov.w	r3, #0
 800274c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002750:	4649      	mov	r1, r9
 8002752:	008b      	lsls	r3, r1, #2
 8002754:	4641      	mov	r1, r8
 8002756:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800275a:	4641      	mov	r1, r8
 800275c:	008a      	lsls	r2, r1, #2
 800275e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002762:	f7fd fda5 	bl	80002b0 <__aeabi_uldivmod>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	4b39      	ldr	r3, [pc, #228]	; (8002850 <UART_SetConfig+0x4e4>)
 800276c:	fba3 1302 	umull	r1, r3, r3, r2
 8002770:	095b      	lsrs	r3, r3, #5
 8002772:	2164      	movs	r1, #100	; 0x64
 8002774:	fb01 f303 	mul.w	r3, r1, r3
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	011b      	lsls	r3, r3, #4
 800277c:	3332      	adds	r3, #50	; 0x32
 800277e:	4a34      	ldr	r2, [pc, #208]	; (8002850 <UART_SetConfig+0x4e4>)
 8002780:	fba2 2303 	umull	r2, r3, r2, r3
 8002784:	095b      	lsrs	r3, r3, #5
 8002786:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800278a:	441c      	add	r4, r3
 800278c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002790:	2200      	movs	r2, #0
 8002792:	673b      	str	r3, [r7, #112]	; 0x70
 8002794:	677a      	str	r2, [r7, #116]	; 0x74
 8002796:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800279a:	4642      	mov	r2, r8
 800279c:	464b      	mov	r3, r9
 800279e:	1891      	adds	r1, r2, r2
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	415b      	adcs	r3, r3
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027aa:	4641      	mov	r1, r8
 80027ac:	1851      	adds	r1, r2, r1
 80027ae:	6039      	str	r1, [r7, #0]
 80027b0:	4649      	mov	r1, r9
 80027b2:	414b      	adcs	r3, r1
 80027b4:	607b      	str	r3, [r7, #4]
 80027b6:	f04f 0200 	mov.w	r2, #0
 80027ba:	f04f 0300 	mov.w	r3, #0
 80027be:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80027c2:	4659      	mov	r1, fp
 80027c4:	00cb      	lsls	r3, r1, #3
 80027c6:	4651      	mov	r1, sl
 80027c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027cc:	4651      	mov	r1, sl
 80027ce:	00ca      	lsls	r2, r1, #3
 80027d0:	4610      	mov	r0, r2
 80027d2:	4619      	mov	r1, r3
 80027d4:	4603      	mov	r3, r0
 80027d6:	4642      	mov	r2, r8
 80027d8:	189b      	adds	r3, r3, r2
 80027da:	66bb      	str	r3, [r7, #104]	; 0x68
 80027dc:	464b      	mov	r3, r9
 80027de:	460a      	mov	r2, r1
 80027e0:	eb42 0303 	adc.w	r3, r2, r3
 80027e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80027e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	663b      	str	r3, [r7, #96]	; 0x60
 80027f0:	667a      	str	r2, [r7, #100]	; 0x64
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80027fe:	4649      	mov	r1, r9
 8002800:	008b      	lsls	r3, r1, #2
 8002802:	4641      	mov	r1, r8
 8002804:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002808:	4641      	mov	r1, r8
 800280a:	008a      	lsls	r2, r1, #2
 800280c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002810:	f7fd fd4e 	bl	80002b0 <__aeabi_uldivmod>
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	4b0d      	ldr	r3, [pc, #52]	; (8002850 <UART_SetConfig+0x4e4>)
 800281a:	fba3 1302 	umull	r1, r3, r3, r2
 800281e:	095b      	lsrs	r3, r3, #5
 8002820:	2164      	movs	r1, #100	; 0x64
 8002822:	fb01 f303 	mul.w	r3, r1, r3
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	011b      	lsls	r3, r3, #4
 800282a:	3332      	adds	r3, #50	; 0x32
 800282c:	4a08      	ldr	r2, [pc, #32]	; (8002850 <UART_SetConfig+0x4e4>)
 800282e:	fba2 2303 	umull	r2, r3, r2, r3
 8002832:	095b      	lsrs	r3, r3, #5
 8002834:	f003 020f 	and.w	r2, r3, #15
 8002838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4422      	add	r2, r4
 8002840:	609a      	str	r2, [r3, #8]
}
 8002842:	bf00      	nop
 8002844:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002848:	46bd      	mov	sp, r7
 800284a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800284e:	bf00      	nop
 8002850:	51eb851f 	.word	0x51eb851f

08002854 <__errno>:
 8002854:	4b01      	ldr	r3, [pc, #4]	; (800285c <__errno+0x8>)
 8002856:	6818      	ldr	r0, [r3, #0]
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	20000018 	.word	0x20000018

08002860 <__libc_init_array>:
 8002860:	b570      	push	{r4, r5, r6, lr}
 8002862:	4d0d      	ldr	r5, [pc, #52]	; (8002898 <__libc_init_array+0x38>)
 8002864:	4c0d      	ldr	r4, [pc, #52]	; (800289c <__libc_init_array+0x3c>)
 8002866:	1b64      	subs	r4, r4, r5
 8002868:	10a4      	asrs	r4, r4, #2
 800286a:	2600      	movs	r6, #0
 800286c:	42a6      	cmp	r6, r4
 800286e:	d109      	bne.n	8002884 <__libc_init_array+0x24>
 8002870:	4d0b      	ldr	r5, [pc, #44]	; (80028a0 <__libc_init_array+0x40>)
 8002872:	4c0c      	ldr	r4, [pc, #48]	; (80028a4 <__libc_init_array+0x44>)
 8002874:	f000 ffae 	bl	80037d4 <_init>
 8002878:	1b64      	subs	r4, r4, r5
 800287a:	10a4      	asrs	r4, r4, #2
 800287c:	2600      	movs	r6, #0
 800287e:	42a6      	cmp	r6, r4
 8002880:	d105      	bne.n	800288e <__libc_init_array+0x2e>
 8002882:	bd70      	pop	{r4, r5, r6, pc}
 8002884:	f855 3b04 	ldr.w	r3, [r5], #4
 8002888:	4798      	blx	r3
 800288a:	3601      	adds	r6, #1
 800288c:	e7ee      	b.n	800286c <__libc_init_array+0xc>
 800288e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002892:	4798      	blx	r3
 8002894:	3601      	adds	r6, #1
 8002896:	e7f2      	b.n	800287e <__libc_init_array+0x1e>
 8002898:	080038dc 	.word	0x080038dc
 800289c:	080038dc 	.word	0x080038dc
 80028a0:	080038dc 	.word	0x080038dc
 80028a4:	080038e0 	.word	0x080038e0

080028a8 <memset>:
 80028a8:	4402      	add	r2, r0
 80028aa:	4603      	mov	r3, r0
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d100      	bne.n	80028b2 <memset+0xa>
 80028b0:	4770      	bx	lr
 80028b2:	f803 1b01 	strb.w	r1, [r3], #1
 80028b6:	e7f9      	b.n	80028ac <memset+0x4>

080028b8 <iprintf>:
 80028b8:	b40f      	push	{r0, r1, r2, r3}
 80028ba:	4b0a      	ldr	r3, [pc, #40]	; (80028e4 <iprintf+0x2c>)
 80028bc:	b513      	push	{r0, r1, r4, lr}
 80028be:	681c      	ldr	r4, [r3, #0]
 80028c0:	b124      	cbz	r4, 80028cc <iprintf+0x14>
 80028c2:	69a3      	ldr	r3, [r4, #24]
 80028c4:	b913      	cbnz	r3, 80028cc <iprintf+0x14>
 80028c6:	4620      	mov	r0, r4
 80028c8:	f000 f866 	bl	8002998 <__sinit>
 80028cc:	ab05      	add	r3, sp, #20
 80028ce:	9a04      	ldr	r2, [sp, #16]
 80028d0:	68a1      	ldr	r1, [r4, #8]
 80028d2:	9301      	str	r3, [sp, #4]
 80028d4:	4620      	mov	r0, r4
 80028d6:	f000 f9bd 	bl	8002c54 <_vfiprintf_r>
 80028da:	b002      	add	sp, #8
 80028dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028e0:	b004      	add	sp, #16
 80028e2:	4770      	bx	lr
 80028e4:	20000018 	.word	0x20000018

080028e8 <std>:
 80028e8:	2300      	movs	r3, #0
 80028ea:	b510      	push	{r4, lr}
 80028ec:	4604      	mov	r4, r0
 80028ee:	e9c0 3300 	strd	r3, r3, [r0]
 80028f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80028f6:	6083      	str	r3, [r0, #8]
 80028f8:	8181      	strh	r1, [r0, #12]
 80028fa:	6643      	str	r3, [r0, #100]	; 0x64
 80028fc:	81c2      	strh	r2, [r0, #14]
 80028fe:	6183      	str	r3, [r0, #24]
 8002900:	4619      	mov	r1, r3
 8002902:	2208      	movs	r2, #8
 8002904:	305c      	adds	r0, #92	; 0x5c
 8002906:	f7ff ffcf 	bl	80028a8 <memset>
 800290a:	4b05      	ldr	r3, [pc, #20]	; (8002920 <std+0x38>)
 800290c:	6263      	str	r3, [r4, #36]	; 0x24
 800290e:	4b05      	ldr	r3, [pc, #20]	; (8002924 <std+0x3c>)
 8002910:	62a3      	str	r3, [r4, #40]	; 0x28
 8002912:	4b05      	ldr	r3, [pc, #20]	; (8002928 <std+0x40>)
 8002914:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002916:	4b05      	ldr	r3, [pc, #20]	; (800292c <std+0x44>)
 8002918:	6224      	str	r4, [r4, #32]
 800291a:	6323      	str	r3, [r4, #48]	; 0x30
 800291c:	bd10      	pop	{r4, pc}
 800291e:	bf00      	nop
 8002920:	080031fd 	.word	0x080031fd
 8002924:	0800321f 	.word	0x0800321f
 8002928:	08003257 	.word	0x08003257
 800292c:	0800327b 	.word	0x0800327b

08002930 <_cleanup_r>:
 8002930:	4901      	ldr	r1, [pc, #4]	; (8002938 <_cleanup_r+0x8>)
 8002932:	f000 b8af 	b.w	8002a94 <_fwalk_reent>
 8002936:	bf00      	nop
 8002938:	08003555 	.word	0x08003555

0800293c <__sfmoreglue>:
 800293c:	b570      	push	{r4, r5, r6, lr}
 800293e:	2268      	movs	r2, #104	; 0x68
 8002940:	1e4d      	subs	r5, r1, #1
 8002942:	4355      	muls	r5, r2
 8002944:	460e      	mov	r6, r1
 8002946:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800294a:	f000 f8e5 	bl	8002b18 <_malloc_r>
 800294e:	4604      	mov	r4, r0
 8002950:	b140      	cbz	r0, 8002964 <__sfmoreglue+0x28>
 8002952:	2100      	movs	r1, #0
 8002954:	e9c0 1600 	strd	r1, r6, [r0]
 8002958:	300c      	adds	r0, #12
 800295a:	60a0      	str	r0, [r4, #8]
 800295c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002960:	f7ff ffa2 	bl	80028a8 <memset>
 8002964:	4620      	mov	r0, r4
 8002966:	bd70      	pop	{r4, r5, r6, pc}

08002968 <__sfp_lock_acquire>:
 8002968:	4801      	ldr	r0, [pc, #4]	; (8002970 <__sfp_lock_acquire+0x8>)
 800296a:	f000 b8b3 	b.w	8002ad4 <__retarget_lock_acquire_recursive>
 800296e:	bf00      	nop
 8002970:	200000e9 	.word	0x200000e9

08002974 <__sfp_lock_release>:
 8002974:	4801      	ldr	r0, [pc, #4]	; (800297c <__sfp_lock_release+0x8>)
 8002976:	f000 b8ae 	b.w	8002ad6 <__retarget_lock_release_recursive>
 800297a:	bf00      	nop
 800297c:	200000e9 	.word	0x200000e9

08002980 <__sinit_lock_acquire>:
 8002980:	4801      	ldr	r0, [pc, #4]	; (8002988 <__sinit_lock_acquire+0x8>)
 8002982:	f000 b8a7 	b.w	8002ad4 <__retarget_lock_acquire_recursive>
 8002986:	bf00      	nop
 8002988:	200000ea 	.word	0x200000ea

0800298c <__sinit_lock_release>:
 800298c:	4801      	ldr	r0, [pc, #4]	; (8002994 <__sinit_lock_release+0x8>)
 800298e:	f000 b8a2 	b.w	8002ad6 <__retarget_lock_release_recursive>
 8002992:	bf00      	nop
 8002994:	200000ea 	.word	0x200000ea

08002998 <__sinit>:
 8002998:	b510      	push	{r4, lr}
 800299a:	4604      	mov	r4, r0
 800299c:	f7ff fff0 	bl	8002980 <__sinit_lock_acquire>
 80029a0:	69a3      	ldr	r3, [r4, #24]
 80029a2:	b11b      	cbz	r3, 80029ac <__sinit+0x14>
 80029a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029a8:	f7ff bff0 	b.w	800298c <__sinit_lock_release>
 80029ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80029b0:	6523      	str	r3, [r4, #80]	; 0x50
 80029b2:	4b13      	ldr	r3, [pc, #76]	; (8002a00 <__sinit+0x68>)
 80029b4:	4a13      	ldr	r2, [pc, #76]	; (8002a04 <__sinit+0x6c>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80029ba:	42a3      	cmp	r3, r4
 80029bc:	bf04      	itt	eq
 80029be:	2301      	moveq	r3, #1
 80029c0:	61a3      	streq	r3, [r4, #24]
 80029c2:	4620      	mov	r0, r4
 80029c4:	f000 f820 	bl	8002a08 <__sfp>
 80029c8:	6060      	str	r0, [r4, #4]
 80029ca:	4620      	mov	r0, r4
 80029cc:	f000 f81c 	bl	8002a08 <__sfp>
 80029d0:	60a0      	str	r0, [r4, #8]
 80029d2:	4620      	mov	r0, r4
 80029d4:	f000 f818 	bl	8002a08 <__sfp>
 80029d8:	2200      	movs	r2, #0
 80029da:	60e0      	str	r0, [r4, #12]
 80029dc:	2104      	movs	r1, #4
 80029de:	6860      	ldr	r0, [r4, #4]
 80029e0:	f7ff ff82 	bl	80028e8 <std>
 80029e4:	68a0      	ldr	r0, [r4, #8]
 80029e6:	2201      	movs	r2, #1
 80029e8:	2109      	movs	r1, #9
 80029ea:	f7ff ff7d 	bl	80028e8 <std>
 80029ee:	68e0      	ldr	r0, [r4, #12]
 80029f0:	2202      	movs	r2, #2
 80029f2:	2112      	movs	r1, #18
 80029f4:	f7ff ff78 	bl	80028e8 <std>
 80029f8:	2301      	movs	r3, #1
 80029fa:	61a3      	str	r3, [r4, #24]
 80029fc:	e7d2      	b.n	80029a4 <__sinit+0xc>
 80029fe:	bf00      	nop
 8002a00:	0800383c 	.word	0x0800383c
 8002a04:	08002931 	.word	0x08002931

08002a08 <__sfp>:
 8002a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0a:	4607      	mov	r7, r0
 8002a0c:	f7ff ffac 	bl	8002968 <__sfp_lock_acquire>
 8002a10:	4b1e      	ldr	r3, [pc, #120]	; (8002a8c <__sfp+0x84>)
 8002a12:	681e      	ldr	r6, [r3, #0]
 8002a14:	69b3      	ldr	r3, [r6, #24]
 8002a16:	b913      	cbnz	r3, 8002a1e <__sfp+0x16>
 8002a18:	4630      	mov	r0, r6
 8002a1a:	f7ff ffbd 	bl	8002998 <__sinit>
 8002a1e:	3648      	adds	r6, #72	; 0x48
 8002a20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002a24:	3b01      	subs	r3, #1
 8002a26:	d503      	bpl.n	8002a30 <__sfp+0x28>
 8002a28:	6833      	ldr	r3, [r6, #0]
 8002a2a:	b30b      	cbz	r3, 8002a70 <__sfp+0x68>
 8002a2c:	6836      	ldr	r6, [r6, #0]
 8002a2e:	e7f7      	b.n	8002a20 <__sfp+0x18>
 8002a30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002a34:	b9d5      	cbnz	r5, 8002a6c <__sfp+0x64>
 8002a36:	4b16      	ldr	r3, [pc, #88]	; (8002a90 <__sfp+0x88>)
 8002a38:	60e3      	str	r3, [r4, #12]
 8002a3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002a3e:	6665      	str	r5, [r4, #100]	; 0x64
 8002a40:	f000 f847 	bl	8002ad2 <__retarget_lock_init_recursive>
 8002a44:	f7ff ff96 	bl	8002974 <__sfp_lock_release>
 8002a48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002a4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002a50:	6025      	str	r5, [r4, #0]
 8002a52:	61a5      	str	r5, [r4, #24]
 8002a54:	2208      	movs	r2, #8
 8002a56:	4629      	mov	r1, r5
 8002a58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002a5c:	f7ff ff24 	bl	80028a8 <memset>
 8002a60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002a64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002a68:	4620      	mov	r0, r4
 8002a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a6c:	3468      	adds	r4, #104	; 0x68
 8002a6e:	e7d9      	b.n	8002a24 <__sfp+0x1c>
 8002a70:	2104      	movs	r1, #4
 8002a72:	4638      	mov	r0, r7
 8002a74:	f7ff ff62 	bl	800293c <__sfmoreglue>
 8002a78:	4604      	mov	r4, r0
 8002a7a:	6030      	str	r0, [r6, #0]
 8002a7c:	2800      	cmp	r0, #0
 8002a7e:	d1d5      	bne.n	8002a2c <__sfp+0x24>
 8002a80:	f7ff ff78 	bl	8002974 <__sfp_lock_release>
 8002a84:	230c      	movs	r3, #12
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	e7ee      	b.n	8002a68 <__sfp+0x60>
 8002a8a:	bf00      	nop
 8002a8c:	0800383c 	.word	0x0800383c
 8002a90:	ffff0001 	.word	0xffff0001

08002a94 <_fwalk_reent>:
 8002a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a98:	4606      	mov	r6, r0
 8002a9a:	4688      	mov	r8, r1
 8002a9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002aa0:	2700      	movs	r7, #0
 8002aa2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002aa6:	f1b9 0901 	subs.w	r9, r9, #1
 8002aaa:	d505      	bpl.n	8002ab8 <_fwalk_reent+0x24>
 8002aac:	6824      	ldr	r4, [r4, #0]
 8002aae:	2c00      	cmp	r4, #0
 8002ab0:	d1f7      	bne.n	8002aa2 <_fwalk_reent+0xe>
 8002ab2:	4638      	mov	r0, r7
 8002ab4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ab8:	89ab      	ldrh	r3, [r5, #12]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d907      	bls.n	8002ace <_fwalk_reent+0x3a>
 8002abe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	d003      	beq.n	8002ace <_fwalk_reent+0x3a>
 8002ac6:	4629      	mov	r1, r5
 8002ac8:	4630      	mov	r0, r6
 8002aca:	47c0      	blx	r8
 8002acc:	4307      	orrs	r7, r0
 8002ace:	3568      	adds	r5, #104	; 0x68
 8002ad0:	e7e9      	b.n	8002aa6 <_fwalk_reent+0x12>

08002ad2 <__retarget_lock_init_recursive>:
 8002ad2:	4770      	bx	lr

08002ad4 <__retarget_lock_acquire_recursive>:
 8002ad4:	4770      	bx	lr

08002ad6 <__retarget_lock_release_recursive>:
 8002ad6:	4770      	bx	lr

08002ad8 <sbrk_aligned>:
 8002ad8:	b570      	push	{r4, r5, r6, lr}
 8002ada:	4e0e      	ldr	r6, [pc, #56]	; (8002b14 <sbrk_aligned+0x3c>)
 8002adc:	460c      	mov	r4, r1
 8002ade:	6831      	ldr	r1, [r6, #0]
 8002ae0:	4605      	mov	r5, r0
 8002ae2:	b911      	cbnz	r1, 8002aea <sbrk_aligned+0x12>
 8002ae4:	f000 fb7a 	bl	80031dc <_sbrk_r>
 8002ae8:	6030      	str	r0, [r6, #0]
 8002aea:	4621      	mov	r1, r4
 8002aec:	4628      	mov	r0, r5
 8002aee:	f000 fb75 	bl	80031dc <_sbrk_r>
 8002af2:	1c43      	adds	r3, r0, #1
 8002af4:	d00a      	beq.n	8002b0c <sbrk_aligned+0x34>
 8002af6:	1cc4      	adds	r4, r0, #3
 8002af8:	f024 0403 	bic.w	r4, r4, #3
 8002afc:	42a0      	cmp	r0, r4
 8002afe:	d007      	beq.n	8002b10 <sbrk_aligned+0x38>
 8002b00:	1a21      	subs	r1, r4, r0
 8002b02:	4628      	mov	r0, r5
 8002b04:	f000 fb6a 	bl	80031dc <_sbrk_r>
 8002b08:	3001      	adds	r0, #1
 8002b0a:	d101      	bne.n	8002b10 <sbrk_aligned+0x38>
 8002b0c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002b10:	4620      	mov	r0, r4
 8002b12:	bd70      	pop	{r4, r5, r6, pc}
 8002b14:	200000f0 	.word	0x200000f0

08002b18 <_malloc_r>:
 8002b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b1c:	1ccd      	adds	r5, r1, #3
 8002b1e:	f025 0503 	bic.w	r5, r5, #3
 8002b22:	3508      	adds	r5, #8
 8002b24:	2d0c      	cmp	r5, #12
 8002b26:	bf38      	it	cc
 8002b28:	250c      	movcc	r5, #12
 8002b2a:	2d00      	cmp	r5, #0
 8002b2c:	4607      	mov	r7, r0
 8002b2e:	db01      	blt.n	8002b34 <_malloc_r+0x1c>
 8002b30:	42a9      	cmp	r1, r5
 8002b32:	d905      	bls.n	8002b40 <_malloc_r+0x28>
 8002b34:	230c      	movs	r3, #12
 8002b36:	603b      	str	r3, [r7, #0]
 8002b38:	2600      	movs	r6, #0
 8002b3a:	4630      	mov	r0, r6
 8002b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b40:	4e2e      	ldr	r6, [pc, #184]	; (8002bfc <_malloc_r+0xe4>)
 8002b42:	f000 fdbb 	bl	80036bc <__malloc_lock>
 8002b46:	6833      	ldr	r3, [r6, #0]
 8002b48:	461c      	mov	r4, r3
 8002b4a:	bb34      	cbnz	r4, 8002b9a <_malloc_r+0x82>
 8002b4c:	4629      	mov	r1, r5
 8002b4e:	4638      	mov	r0, r7
 8002b50:	f7ff ffc2 	bl	8002ad8 <sbrk_aligned>
 8002b54:	1c43      	adds	r3, r0, #1
 8002b56:	4604      	mov	r4, r0
 8002b58:	d14d      	bne.n	8002bf6 <_malloc_r+0xde>
 8002b5a:	6834      	ldr	r4, [r6, #0]
 8002b5c:	4626      	mov	r6, r4
 8002b5e:	2e00      	cmp	r6, #0
 8002b60:	d140      	bne.n	8002be4 <_malloc_r+0xcc>
 8002b62:	6823      	ldr	r3, [r4, #0]
 8002b64:	4631      	mov	r1, r6
 8002b66:	4638      	mov	r0, r7
 8002b68:	eb04 0803 	add.w	r8, r4, r3
 8002b6c:	f000 fb36 	bl	80031dc <_sbrk_r>
 8002b70:	4580      	cmp	r8, r0
 8002b72:	d13a      	bne.n	8002bea <_malloc_r+0xd2>
 8002b74:	6821      	ldr	r1, [r4, #0]
 8002b76:	3503      	adds	r5, #3
 8002b78:	1a6d      	subs	r5, r5, r1
 8002b7a:	f025 0503 	bic.w	r5, r5, #3
 8002b7e:	3508      	adds	r5, #8
 8002b80:	2d0c      	cmp	r5, #12
 8002b82:	bf38      	it	cc
 8002b84:	250c      	movcc	r5, #12
 8002b86:	4629      	mov	r1, r5
 8002b88:	4638      	mov	r0, r7
 8002b8a:	f7ff ffa5 	bl	8002ad8 <sbrk_aligned>
 8002b8e:	3001      	adds	r0, #1
 8002b90:	d02b      	beq.n	8002bea <_malloc_r+0xd2>
 8002b92:	6823      	ldr	r3, [r4, #0]
 8002b94:	442b      	add	r3, r5
 8002b96:	6023      	str	r3, [r4, #0]
 8002b98:	e00e      	b.n	8002bb8 <_malloc_r+0xa0>
 8002b9a:	6822      	ldr	r2, [r4, #0]
 8002b9c:	1b52      	subs	r2, r2, r5
 8002b9e:	d41e      	bmi.n	8002bde <_malloc_r+0xc6>
 8002ba0:	2a0b      	cmp	r2, #11
 8002ba2:	d916      	bls.n	8002bd2 <_malloc_r+0xba>
 8002ba4:	1961      	adds	r1, r4, r5
 8002ba6:	42a3      	cmp	r3, r4
 8002ba8:	6025      	str	r5, [r4, #0]
 8002baa:	bf18      	it	ne
 8002bac:	6059      	strne	r1, [r3, #4]
 8002bae:	6863      	ldr	r3, [r4, #4]
 8002bb0:	bf08      	it	eq
 8002bb2:	6031      	streq	r1, [r6, #0]
 8002bb4:	5162      	str	r2, [r4, r5]
 8002bb6:	604b      	str	r3, [r1, #4]
 8002bb8:	4638      	mov	r0, r7
 8002bba:	f104 060b 	add.w	r6, r4, #11
 8002bbe:	f000 fd83 	bl	80036c8 <__malloc_unlock>
 8002bc2:	f026 0607 	bic.w	r6, r6, #7
 8002bc6:	1d23      	adds	r3, r4, #4
 8002bc8:	1af2      	subs	r2, r6, r3
 8002bca:	d0b6      	beq.n	8002b3a <_malloc_r+0x22>
 8002bcc:	1b9b      	subs	r3, r3, r6
 8002bce:	50a3      	str	r3, [r4, r2]
 8002bd0:	e7b3      	b.n	8002b3a <_malloc_r+0x22>
 8002bd2:	6862      	ldr	r2, [r4, #4]
 8002bd4:	42a3      	cmp	r3, r4
 8002bd6:	bf0c      	ite	eq
 8002bd8:	6032      	streq	r2, [r6, #0]
 8002bda:	605a      	strne	r2, [r3, #4]
 8002bdc:	e7ec      	b.n	8002bb8 <_malloc_r+0xa0>
 8002bde:	4623      	mov	r3, r4
 8002be0:	6864      	ldr	r4, [r4, #4]
 8002be2:	e7b2      	b.n	8002b4a <_malloc_r+0x32>
 8002be4:	4634      	mov	r4, r6
 8002be6:	6876      	ldr	r6, [r6, #4]
 8002be8:	e7b9      	b.n	8002b5e <_malloc_r+0x46>
 8002bea:	230c      	movs	r3, #12
 8002bec:	603b      	str	r3, [r7, #0]
 8002bee:	4638      	mov	r0, r7
 8002bf0:	f000 fd6a 	bl	80036c8 <__malloc_unlock>
 8002bf4:	e7a1      	b.n	8002b3a <_malloc_r+0x22>
 8002bf6:	6025      	str	r5, [r4, #0]
 8002bf8:	e7de      	b.n	8002bb8 <_malloc_r+0xa0>
 8002bfa:	bf00      	nop
 8002bfc:	200000ec 	.word	0x200000ec

08002c00 <__sfputc_r>:
 8002c00:	6893      	ldr	r3, [r2, #8]
 8002c02:	3b01      	subs	r3, #1
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	b410      	push	{r4}
 8002c08:	6093      	str	r3, [r2, #8]
 8002c0a:	da08      	bge.n	8002c1e <__sfputc_r+0x1e>
 8002c0c:	6994      	ldr	r4, [r2, #24]
 8002c0e:	42a3      	cmp	r3, r4
 8002c10:	db01      	blt.n	8002c16 <__sfputc_r+0x16>
 8002c12:	290a      	cmp	r1, #10
 8002c14:	d103      	bne.n	8002c1e <__sfputc_r+0x1e>
 8002c16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c1a:	f000 bb33 	b.w	8003284 <__swbuf_r>
 8002c1e:	6813      	ldr	r3, [r2, #0]
 8002c20:	1c58      	adds	r0, r3, #1
 8002c22:	6010      	str	r0, [r2, #0]
 8002c24:	7019      	strb	r1, [r3, #0]
 8002c26:	4608      	mov	r0, r1
 8002c28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <__sfputs_r>:
 8002c2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c30:	4606      	mov	r6, r0
 8002c32:	460f      	mov	r7, r1
 8002c34:	4614      	mov	r4, r2
 8002c36:	18d5      	adds	r5, r2, r3
 8002c38:	42ac      	cmp	r4, r5
 8002c3a:	d101      	bne.n	8002c40 <__sfputs_r+0x12>
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	e007      	b.n	8002c50 <__sfputs_r+0x22>
 8002c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c44:	463a      	mov	r2, r7
 8002c46:	4630      	mov	r0, r6
 8002c48:	f7ff ffda 	bl	8002c00 <__sfputc_r>
 8002c4c:	1c43      	adds	r3, r0, #1
 8002c4e:	d1f3      	bne.n	8002c38 <__sfputs_r+0xa>
 8002c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c54 <_vfiprintf_r>:
 8002c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c58:	460d      	mov	r5, r1
 8002c5a:	b09d      	sub	sp, #116	; 0x74
 8002c5c:	4614      	mov	r4, r2
 8002c5e:	4698      	mov	r8, r3
 8002c60:	4606      	mov	r6, r0
 8002c62:	b118      	cbz	r0, 8002c6c <_vfiprintf_r+0x18>
 8002c64:	6983      	ldr	r3, [r0, #24]
 8002c66:	b90b      	cbnz	r3, 8002c6c <_vfiprintf_r+0x18>
 8002c68:	f7ff fe96 	bl	8002998 <__sinit>
 8002c6c:	4b89      	ldr	r3, [pc, #548]	; (8002e94 <_vfiprintf_r+0x240>)
 8002c6e:	429d      	cmp	r5, r3
 8002c70:	d11b      	bne.n	8002caa <_vfiprintf_r+0x56>
 8002c72:	6875      	ldr	r5, [r6, #4]
 8002c74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c76:	07d9      	lsls	r1, r3, #31
 8002c78:	d405      	bmi.n	8002c86 <_vfiprintf_r+0x32>
 8002c7a:	89ab      	ldrh	r3, [r5, #12]
 8002c7c:	059a      	lsls	r2, r3, #22
 8002c7e:	d402      	bmi.n	8002c86 <_vfiprintf_r+0x32>
 8002c80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c82:	f7ff ff27 	bl	8002ad4 <__retarget_lock_acquire_recursive>
 8002c86:	89ab      	ldrh	r3, [r5, #12]
 8002c88:	071b      	lsls	r3, r3, #28
 8002c8a:	d501      	bpl.n	8002c90 <_vfiprintf_r+0x3c>
 8002c8c:	692b      	ldr	r3, [r5, #16]
 8002c8e:	b9eb      	cbnz	r3, 8002ccc <_vfiprintf_r+0x78>
 8002c90:	4629      	mov	r1, r5
 8002c92:	4630      	mov	r0, r6
 8002c94:	f000 fb5a 	bl	800334c <__swsetup_r>
 8002c98:	b1c0      	cbz	r0, 8002ccc <_vfiprintf_r+0x78>
 8002c9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c9c:	07dc      	lsls	r4, r3, #31
 8002c9e:	d50e      	bpl.n	8002cbe <_vfiprintf_r+0x6a>
 8002ca0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ca4:	b01d      	add	sp, #116	; 0x74
 8002ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002caa:	4b7b      	ldr	r3, [pc, #492]	; (8002e98 <_vfiprintf_r+0x244>)
 8002cac:	429d      	cmp	r5, r3
 8002cae:	d101      	bne.n	8002cb4 <_vfiprintf_r+0x60>
 8002cb0:	68b5      	ldr	r5, [r6, #8]
 8002cb2:	e7df      	b.n	8002c74 <_vfiprintf_r+0x20>
 8002cb4:	4b79      	ldr	r3, [pc, #484]	; (8002e9c <_vfiprintf_r+0x248>)
 8002cb6:	429d      	cmp	r5, r3
 8002cb8:	bf08      	it	eq
 8002cba:	68f5      	ldreq	r5, [r6, #12]
 8002cbc:	e7da      	b.n	8002c74 <_vfiprintf_r+0x20>
 8002cbe:	89ab      	ldrh	r3, [r5, #12]
 8002cc0:	0598      	lsls	r0, r3, #22
 8002cc2:	d4ed      	bmi.n	8002ca0 <_vfiprintf_r+0x4c>
 8002cc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002cc6:	f7ff ff06 	bl	8002ad6 <__retarget_lock_release_recursive>
 8002cca:	e7e9      	b.n	8002ca0 <_vfiprintf_r+0x4c>
 8002ccc:	2300      	movs	r3, #0
 8002cce:	9309      	str	r3, [sp, #36]	; 0x24
 8002cd0:	2320      	movs	r3, #32
 8002cd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002cd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8002cda:	2330      	movs	r3, #48	; 0x30
 8002cdc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002ea0 <_vfiprintf_r+0x24c>
 8002ce0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ce4:	f04f 0901 	mov.w	r9, #1
 8002ce8:	4623      	mov	r3, r4
 8002cea:	469a      	mov	sl, r3
 8002cec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002cf0:	b10a      	cbz	r2, 8002cf6 <_vfiprintf_r+0xa2>
 8002cf2:	2a25      	cmp	r2, #37	; 0x25
 8002cf4:	d1f9      	bne.n	8002cea <_vfiprintf_r+0x96>
 8002cf6:	ebba 0b04 	subs.w	fp, sl, r4
 8002cfa:	d00b      	beq.n	8002d14 <_vfiprintf_r+0xc0>
 8002cfc:	465b      	mov	r3, fp
 8002cfe:	4622      	mov	r2, r4
 8002d00:	4629      	mov	r1, r5
 8002d02:	4630      	mov	r0, r6
 8002d04:	f7ff ff93 	bl	8002c2e <__sfputs_r>
 8002d08:	3001      	adds	r0, #1
 8002d0a:	f000 80aa 	beq.w	8002e62 <_vfiprintf_r+0x20e>
 8002d0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002d10:	445a      	add	r2, fp
 8002d12:	9209      	str	r2, [sp, #36]	; 0x24
 8002d14:	f89a 3000 	ldrb.w	r3, [sl]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 80a2 	beq.w	8002e62 <_vfiprintf_r+0x20e>
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d28:	f10a 0a01 	add.w	sl, sl, #1
 8002d2c:	9304      	str	r3, [sp, #16]
 8002d2e:	9307      	str	r3, [sp, #28]
 8002d30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002d34:	931a      	str	r3, [sp, #104]	; 0x68
 8002d36:	4654      	mov	r4, sl
 8002d38:	2205      	movs	r2, #5
 8002d3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d3e:	4858      	ldr	r0, [pc, #352]	; (8002ea0 <_vfiprintf_r+0x24c>)
 8002d40:	f7fd fa66 	bl	8000210 <memchr>
 8002d44:	9a04      	ldr	r2, [sp, #16]
 8002d46:	b9d8      	cbnz	r0, 8002d80 <_vfiprintf_r+0x12c>
 8002d48:	06d1      	lsls	r1, r2, #27
 8002d4a:	bf44      	itt	mi
 8002d4c:	2320      	movmi	r3, #32
 8002d4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d52:	0713      	lsls	r3, r2, #28
 8002d54:	bf44      	itt	mi
 8002d56:	232b      	movmi	r3, #43	; 0x2b
 8002d58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d5c:	f89a 3000 	ldrb.w	r3, [sl]
 8002d60:	2b2a      	cmp	r3, #42	; 0x2a
 8002d62:	d015      	beq.n	8002d90 <_vfiprintf_r+0x13c>
 8002d64:	9a07      	ldr	r2, [sp, #28]
 8002d66:	4654      	mov	r4, sl
 8002d68:	2000      	movs	r0, #0
 8002d6a:	f04f 0c0a 	mov.w	ip, #10
 8002d6e:	4621      	mov	r1, r4
 8002d70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d74:	3b30      	subs	r3, #48	; 0x30
 8002d76:	2b09      	cmp	r3, #9
 8002d78:	d94e      	bls.n	8002e18 <_vfiprintf_r+0x1c4>
 8002d7a:	b1b0      	cbz	r0, 8002daa <_vfiprintf_r+0x156>
 8002d7c:	9207      	str	r2, [sp, #28]
 8002d7e:	e014      	b.n	8002daa <_vfiprintf_r+0x156>
 8002d80:	eba0 0308 	sub.w	r3, r0, r8
 8002d84:	fa09 f303 	lsl.w	r3, r9, r3
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	9304      	str	r3, [sp, #16]
 8002d8c:	46a2      	mov	sl, r4
 8002d8e:	e7d2      	b.n	8002d36 <_vfiprintf_r+0xe2>
 8002d90:	9b03      	ldr	r3, [sp, #12]
 8002d92:	1d19      	adds	r1, r3, #4
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	9103      	str	r1, [sp, #12]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	bfbb      	ittet	lt
 8002d9c:	425b      	neglt	r3, r3
 8002d9e:	f042 0202 	orrlt.w	r2, r2, #2
 8002da2:	9307      	strge	r3, [sp, #28]
 8002da4:	9307      	strlt	r3, [sp, #28]
 8002da6:	bfb8      	it	lt
 8002da8:	9204      	strlt	r2, [sp, #16]
 8002daa:	7823      	ldrb	r3, [r4, #0]
 8002dac:	2b2e      	cmp	r3, #46	; 0x2e
 8002dae:	d10c      	bne.n	8002dca <_vfiprintf_r+0x176>
 8002db0:	7863      	ldrb	r3, [r4, #1]
 8002db2:	2b2a      	cmp	r3, #42	; 0x2a
 8002db4:	d135      	bne.n	8002e22 <_vfiprintf_r+0x1ce>
 8002db6:	9b03      	ldr	r3, [sp, #12]
 8002db8:	1d1a      	adds	r2, r3, #4
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	9203      	str	r2, [sp, #12]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	bfb8      	it	lt
 8002dc2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002dc6:	3402      	adds	r4, #2
 8002dc8:	9305      	str	r3, [sp, #20]
 8002dca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002eb0 <_vfiprintf_r+0x25c>
 8002dce:	7821      	ldrb	r1, [r4, #0]
 8002dd0:	2203      	movs	r2, #3
 8002dd2:	4650      	mov	r0, sl
 8002dd4:	f7fd fa1c 	bl	8000210 <memchr>
 8002dd8:	b140      	cbz	r0, 8002dec <_vfiprintf_r+0x198>
 8002dda:	2340      	movs	r3, #64	; 0x40
 8002ddc:	eba0 000a 	sub.w	r0, r0, sl
 8002de0:	fa03 f000 	lsl.w	r0, r3, r0
 8002de4:	9b04      	ldr	r3, [sp, #16]
 8002de6:	4303      	orrs	r3, r0
 8002de8:	3401      	adds	r4, #1
 8002dea:	9304      	str	r3, [sp, #16]
 8002dec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002df0:	482c      	ldr	r0, [pc, #176]	; (8002ea4 <_vfiprintf_r+0x250>)
 8002df2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002df6:	2206      	movs	r2, #6
 8002df8:	f7fd fa0a 	bl	8000210 <memchr>
 8002dfc:	2800      	cmp	r0, #0
 8002dfe:	d03f      	beq.n	8002e80 <_vfiprintf_r+0x22c>
 8002e00:	4b29      	ldr	r3, [pc, #164]	; (8002ea8 <_vfiprintf_r+0x254>)
 8002e02:	bb1b      	cbnz	r3, 8002e4c <_vfiprintf_r+0x1f8>
 8002e04:	9b03      	ldr	r3, [sp, #12]
 8002e06:	3307      	adds	r3, #7
 8002e08:	f023 0307 	bic.w	r3, r3, #7
 8002e0c:	3308      	adds	r3, #8
 8002e0e:	9303      	str	r3, [sp, #12]
 8002e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e12:	443b      	add	r3, r7
 8002e14:	9309      	str	r3, [sp, #36]	; 0x24
 8002e16:	e767      	b.n	8002ce8 <_vfiprintf_r+0x94>
 8002e18:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e1c:	460c      	mov	r4, r1
 8002e1e:	2001      	movs	r0, #1
 8002e20:	e7a5      	b.n	8002d6e <_vfiprintf_r+0x11a>
 8002e22:	2300      	movs	r3, #0
 8002e24:	3401      	adds	r4, #1
 8002e26:	9305      	str	r3, [sp, #20]
 8002e28:	4619      	mov	r1, r3
 8002e2a:	f04f 0c0a 	mov.w	ip, #10
 8002e2e:	4620      	mov	r0, r4
 8002e30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e34:	3a30      	subs	r2, #48	; 0x30
 8002e36:	2a09      	cmp	r2, #9
 8002e38:	d903      	bls.n	8002e42 <_vfiprintf_r+0x1ee>
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d0c5      	beq.n	8002dca <_vfiprintf_r+0x176>
 8002e3e:	9105      	str	r1, [sp, #20]
 8002e40:	e7c3      	b.n	8002dca <_vfiprintf_r+0x176>
 8002e42:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e46:	4604      	mov	r4, r0
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e7f0      	b.n	8002e2e <_vfiprintf_r+0x1da>
 8002e4c:	ab03      	add	r3, sp, #12
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	462a      	mov	r2, r5
 8002e52:	4b16      	ldr	r3, [pc, #88]	; (8002eac <_vfiprintf_r+0x258>)
 8002e54:	a904      	add	r1, sp, #16
 8002e56:	4630      	mov	r0, r6
 8002e58:	f3af 8000 	nop.w
 8002e5c:	4607      	mov	r7, r0
 8002e5e:	1c78      	adds	r0, r7, #1
 8002e60:	d1d6      	bne.n	8002e10 <_vfiprintf_r+0x1bc>
 8002e62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e64:	07d9      	lsls	r1, r3, #31
 8002e66:	d405      	bmi.n	8002e74 <_vfiprintf_r+0x220>
 8002e68:	89ab      	ldrh	r3, [r5, #12]
 8002e6a:	059a      	lsls	r2, r3, #22
 8002e6c:	d402      	bmi.n	8002e74 <_vfiprintf_r+0x220>
 8002e6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e70:	f7ff fe31 	bl	8002ad6 <__retarget_lock_release_recursive>
 8002e74:	89ab      	ldrh	r3, [r5, #12]
 8002e76:	065b      	lsls	r3, r3, #25
 8002e78:	f53f af12 	bmi.w	8002ca0 <_vfiprintf_r+0x4c>
 8002e7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e7e:	e711      	b.n	8002ca4 <_vfiprintf_r+0x50>
 8002e80:	ab03      	add	r3, sp, #12
 8002e82:	9300      	str	r3, [sp, #0]
 8002e84:	462a      	mov	r2, r5
 8002e86:	4b09      	ldr	r3, [pc, #36]	; (8002eac <_vfiprintf_r+0x258>)
 8002e88:	a904      	add	r1, sp, #16
 8002e8a:	4630      	mov	r0, r6
 8002e8c:	f000 f880 	bl	8002f90 <_printf_i>
 8002e90:	e7e4      	b.n	8002e5c <_vfiprintf_r+0x208>
 8002e92:	bf00      	nop
 8002e94:	08003860 	.word	0x08003860
 8002e98:	08003880 	.word	0x08003880
 8002e9c:	08003840 	.word	0x08003840
 8002ea0:	080038a0 	.word	0x080038a0
 8002ea4:	080038aa 	.word	0x080038aa
 8002ea8:	00000000 	.word	0x00000000
 8002eac:	08002c2f 	.word	0x08002c2f
 8002eb0:	080038a6 	.word	0x080038a6

08002eb4 <_printf_common>:
 8002eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002eb8:	4616      	mov	r6, r2
 8002eba:	4699      	mov	r9, r3
 8002ebc:	688a      	ldr	r2, [r1, #8]
 8002ebe:	690b      	ldr	r3, [r1, #16]
 8002ec0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	bfb8      	it	lt
 8002ec8:	4613      	movlt	r3, r2
 8002eca:	6033      	str	r3, [r6, #0]
 8002ecc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002ed0:	4607      	mov	r7, r0
 8002ed2:	460c      	mov	r4, r1
 8002ed4:	b10a      	cbz	r2, 8002eda <_printf_common+0x26>
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	6033      	str	r3, [r6, #0]
 8002eda:	6823      	ldr	r3, [r4, #0]
 8002edc:	0699      	lsls	r1, r3, #26
 8002ede:	bf42      	ittt	mi
 8002ee0:	6833      	ldrmi	r3, [r6, #0]
 8002ee2:	3302      	addmi	r3, #2
 8002ee4:	6033      	strmi	r3, [r6, #0]
 8002ee6:	6825      	ldr	r5, [r4, #0]
 8002ee8:	f015 0506 	ands.w	r5, r5, #6
 8002eec:	d106      	bne.n	8002efc <_printf_common+0x48>
 8002eee:	f104 0a19 	add.w	sl, r4, #25
 8002ef2:	68e3      	ldr	r3, [r4, #12]
 8002ef4:	6832      	ldr	r2, [r6, #0]
 8002ef6:	1a9b      	subs	r3, r3, r2
 8002ef8:	42ab      	cmp	r3, r5
 8002efa:	dc26      	bgt.n	8002f4a <_printf_common+0x96>
 8002efc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002f00:	1e13      	subs	r3, r2, #0
 8002f02:	6822      	ldr	r2, [r4, #0]
 8002f04:	bf18      	it	ne
 8002f06:	2301      	movne	r3, #1
 8002f08:	0692      	lsls	r2, r2, #26
 8002f0a:	d42b      	bmi.n	8002f64 <_printf_common+0xb0>
 8002f0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002f10:	4649      	mov	r1, r9
 8002f12:	4638      	mov	r0, r7
 8002f14:	47c0      	blx	r8
 8002f16:	3001      	adds	r0, #1
 8002f18:	d01e      	beq.n	8002f58 <_printf_common+0xa4>
 8002f1a:	6823      	ldr	r3, [r4, #0]
 8002f1c:	68e5      	ldr	r5, [r4, #12]
 8002f1e:	6832      	ldr	r2, [r6, #0]
 8002f20:	f003 0306 	and.w	r3, r3, #6
 8002f24:	2b04      	cmp	r3, #4
 8002f26:	bf08      	it	eq
 8002f28:	1aad      	subeq	r5, r5, r2
 8002f2a:	68a3      	ldr	r3, [r4, #8]
 8002f2c:	6922      	ldr	r2, [r4, #16]
 8002f2e:	bf0c      	ite	eq
 8002f30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f34:	2500      	movne	r5, #0
 8002f36:	4293      	cmp	r3, r2
 8002f38:	bfc4      	itt	gt
 8002f3a:	1a9b      	subgt	r3, r3, r2
 8002f3c:	18ed      	addgt	r5, r5, r3
 8002f3e:	2600      	movs	r6, #0
 8002f40:	341a      	adds	r4, #26
 8002f42:	42b5      	cmp	r5, r6
 8002f44:	d11a      	bne.n	8002f7c <_printf_common+0xc8>
 8002f46:	2000      	movs	r0, #0
 8002f48:	e008      	b.n	8002f5c <_printf_common+0xa8>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	4652      	mov	r2, sl
 8002f4e:	4649      	mov	r1, r9
 8002f50:	4638      	mov	r0, r7
 8002f52:	47c0      	blx	r8
 8002f54:	3001      	adds	r0, #1
 8002f56:	d103      	bne.n	8002f60 <_printf_common+0xac>
 8002f58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f60:	3501      	adds	r5, #1
 8002f62:	e7c6      	b.n	8002ef2 <_printf_common+0x3e>
 8002f64:	18e1      	adds	r1, r4, r3
 8002f66:	1c5a      	adds	r2, r3, #1
 8002f68:	2030      	movs	r0, #48	; 0x30
 8002f6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f6e:	4422      	add	r2, r4
 8002f70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f78:	3302      	adds	r3, #2
 8002f7a:	e7c7      	b.n	8002f0c <_printf_common+0x58>
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	4622      	mov	r2, r4
 8002f80:	4649      	mov	r1, r9
 8002f82:	4638      	mov	r0, r7
 8002f84:	47c0      	blx	r8
 8002f86:	3001      	adds	r0, #1
 8002f88:	d0e6      	beq.n	8002f58 <_printf_common+0xa4>
 8002f8a:	3601      	adds	r6, #1
 8002f8c:	e7d9      	b.n	8002f42 <_printf_common+0x8e>
	...

08002f90 <_printf_i>:
 8002f90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f94:	7e0f      	ldrb	r7, [r1, #24]
 8002f96:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002f98:	2f78      	cmp	r7, #120	; 0x78
 8002f9a:	4691      	mov	r9, r2
 8002f9c:	4680      	mov	r8, r0
 8002f9e:	460c      	mov	r4, r1
 8002fa0:	469a      	mov	sl, r3
 8002fa2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002fa6:	d807      	bhi.n	8002fb8 <_printf_i+0x28>
 8002fa8:	2f62      	cmp	r7, #98	; 0x62
 8002faa:	d80a      	bhi.n	8002fc2 <_printf_i+0x32>
 8002fac:	2f00      	cmp	r7, #0
 8002fae:	f000 80d8 	beq.w	8003162 <_printf_i+0x1d2>
 8002fb2:	2f58      	cmp	r7, #88	; 0x58
 8002fb4:	f000 80a3 	beq.w	80030fe <_printf_i+0x16e>
 8002fb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002fc0:	e03a      	b.n	8003038 <_printf_i+0xa8>
 8002fc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002fc6:	2b15      	cmp	r3, #21
 8002fc8:	d8f6      	bhi.n	8002fb8 <_printf_i+0x28>
 8002fca:	a101      	add	r1, pc, #4	; (adr r1, 8002fd0 <_printf_i+0x40>)
 8002fcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002fd0:	08003029 	.word	0x08003029
 8002fd4:	0800303d 	.word	0x0800303d
 8002fd8:	08002fb9 	.word	0x08002fb9
 8002fdc:	08002fb9 	.word	0x08002fb9
 8002fe0:	08002fb9 	.word	0x08002fb9
 8002fe4:	08002fb9 	.word	0x08002fb9
 8002fe8:	0800303d 	.word	0x0800303d
 8002fec:	08002fb9 	.word	0x08002fb9
 8002ff0:	08002fb9 	.word	0x08002fb9
 8002ff4:	08002fb9 	.word	0x08002fb9
 8002ff8:	08002fb9 	.word	0x08002fb9
 8002ffc:	08003149 	.word	0x08003149
 8003000:	0800306d 	.word	0x0800306d
 8003004:	0800312b 	.word	0x0800312b
 8003008:	08002fb9 	.word	0x08002fb9
 800300c:	08002fb9 	.word	0x08002fb9
 8003010:	0800316b 	.word	0x0800316b
 8003014:	08002fb9 	.word	0x08002fb9
 8003018:	0800306d 	.word	0x0800306d
 800301c:	08002fb9 	.word	0x08002fb9
 8003020:	08002fb9 	.word	0x08002fb9
 8003024:	08003133 	.word	0x08003133
 8003028:	682b      	ldr	r3, [r5, #0]
 800302a:	1d1a      	adds	r2, r3, #4
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	602a      	str	r2, [r5, #0]
 8003030:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003034:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003038:	2301      	movs	r3, #1
 800303a:	e0a3      	b.n	8003184 <_printf_i+0x1f4>
 800303c:	6820      	ldr	r0, [r4, #0]
 800303e:	6829      	ldr	r1, [r5, #0]
 8003040:	0606      	lsls	r6, r0, #24
 8003042:	f101 0304 	add.w	r3, r1, #4
 8003046:	d50a      	bpl.n	800305e <_printf_i+0xce>
 8003048:	680e      	ldr	r6, [r1, #0]
 800304a:	602b      	str	r3, [r5, #0]
 800304c:	2e00      	cmp	r6, #0
 800304e:	da03      	bge.n	8003058 <_printf_i+0xc8>
 8003050:	232d      	movs	r3, #45	; 0x2d
 8003052:	4276      	negs	r6, r6
 8003054:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003058:	485e      	ldr	r0, [pc, #376]	; (80031d4 <_printf_i+0x244>)
 800305a:	230a      	movs	r3, #10
 800305c:	e019      	b.n	8003092 <_printf_i+0x102>
 800305e:	680e      	ldr	r6, [r1, #0]
 8003060:	602b      	str	r3, [r5, #0]
 8003062:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003066:	bf18      	it	ne
 8003068:	b236      	sxthne	r6, r6
 800306a:	e7ef      	b.n	800304c <_printf_i+0xbc>
 800306c:	682b      	ldr	r3, [r5, #0]
 800306e:	6820      	ldr	r0, [r4, #0]
 8003070:	1d19      	adds	r1, r3, #4
 8003072:	6029      	str	r1, [r5, #0]
 8003074:	0601      	lsls	r1, r0, #24
 8003076:	d501      	bpl.n	800307c <_printf_i+0xec>
 8003078:	681e      	ldr	r6, [r3, #0]
 800307a:	e002      	b.n	8003082 <_printf_i+0xf2>
 800307c:	0646      	lsls	r6, r0, #25
 800307e:	d5fb      	bpl.n	8003078 <_printf_i+0xe8>
 8003080:	881e      	ldrh	r6, [r3, #0]
 8003082:	4854      	ldr	r0, [pc, #336]	; (80031d4 <_printf_i+0x244>)
 8003084:	2f6f      	cmp	r7, #111	; 0x6f
 8003086:	bf0c      	ite	eq
 8003088:	2308      	moveq	r3, #8
 800308a:	230a      	movne	r3, #10
 800308c:	2100      	movs	r1, #0
 800308e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003092:	6865      	ldr	r5, [r4, #4]
 8003094:	60a5      	str	r5, [r4, #8]
 8003096:	2d00      	cmp	r5, #0
 8003098:	bfa2      	ittt	ge
 800309a:	6821      	ldrge	r1, [r4, #0]
 800309c:	f021 0104 	bicge.w	r1, r1, #4
 80030a0:	6021      	strge	r1, [r4, #0]
 80030a2:	b90e      	cbnz	r6, 80030a8 <_printf_i+0x118>
 80030a4:	2d00      	cmp	r5, #0
 80030a6:	d04d      	beq.n	8003144 <_printf_i+0x1b4>
 80030a8:	4615      	mov	r5, r2
 80030aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80030ae:	fb03 6711 	mls	r7, r3, r1, r6
 80030b2:	5dc7      	ldrb	r7, [r0, r7]
 80030b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80030b8:	4637      	mov	r7, r6
 80030ba:	42bb      	cmp	r3, r7
 80030bc:	460e      	mov	r6, r1
 80030be:	d9f4      	bls.n	80030aa <_printf_i+0x11a>
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d10b      	bne.n	80030dc <_printf_i+0x14c>
 80030c4:	6823      	ldr	r3, [r4, #0]
 80030c6:	07de      	lsls	r6, r3, #31
 80030c8:	d508      	bpl.n	80030dc <_printf_i+0x14c>
 80030ca:	6923      	ldr	r3, [r4, #16]
 80030cc:	6861      	ldr	r1, [r4, #4]
 80030ce:	4299      	cmp	r1, r3
 80030d0:	bfde      	ittt	le
 80030d2:	2330      	movle	r3, #48	; 0x30
 80030d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80030d8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80030dc:	1b52      	subs	r2, r2, r5
 80030de:	6122      	str	r2, [r4, #16]
 80030e0:	f8cd a000 	str.w	sl, [sp]
 80030e4:	464b      	mov	r3, r9
 80030e6:	aa03      	add	r2, sp, #12
 80030e8:	4621      	mov	r1, r4
 80030ea:	4640      	mov	r0, r8
 80030ec:	f7ff fee2 	bl	8002eb4 <_printf_common>
 80030f0:	3001      	adds	r0, #1
 80030f2:	d14c      	bne.n	800318e <_printf_i+0x1fe>
 80030f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030f8:	b004      	add	sp, #16
 80030fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030fe:	4835      	ldr	r0, [pc, #212]	; (80031d4 <_printf_i+0x244>)
 8003100:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003104:	6829      	ldr	r1, [r5, #0]
 8003106:	6823      	ldr	r3, [r4, #0]
 8003108:	f851 6b04 	ldr.w	r6, [r1], #4
 800310c:	6029      	str	r1, [r5, #0]
 800310e:	061d      	lsls	r5, r3, #24
 8003110:	d514      	bpl.n	800313c <_printf_i+0x1ac>
 8003112:	07df      	lsls	r7, r3, #31
 8003114:	bf44      	itt	mi
 8003116:	f043 0320 	orrmi.w	r3, r3, #32
 800311a:	6023      	strmi	r3, [r4, #0]
 800311c:	b91e      	cbnz	r6, 8003126 <_printf_i+0x196>
 800311e:	6823      	ldr	r3, [r4, #0]
 8003120:	f023 0320 	bic.w	r3, r3, #32
 8003124:	6023      	str	r3, [r4, #0]
 8003126:	2310      	movs	r3, #16
 8003128:	e7b0      	b.n	800308c <_printf_i+0xfc>
 800312a:	6823      	ldr	r3, [r4, #0]
 800312c:	f043 0320 	orr.w	r3, r3, #32
 8003130:	6023      	str	r3, [r4, #0]
 8003132:	2378      	movs	r3, #120	; 0x78
 8003134:	4828      	ldr	r0, [pc, #160]	; (80031d8 <_printf_i+0x248>)
 8003136:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800313a:	e7e3      	b.n	8003104 <_printf_i+0x174>
 800313c:	0659      	lsls	r1, r3, #25
 800313e:	bf48      	it	mi
 8003140:	b2b6      	uxthmi	r6, r6
 8003142:	e7e6      	b.n	8003112 <_printf_i+0x182>
 8003144:	4615      	mov	r5, r2
 8003146:	e7bb      	b.n	80030c0 <_printf_i+0x130>
 8003148:	682b      	ldr	r3, [r5, #0]
 800314a:	6826      	ldr	r6, [r4, #0]
 800314c:	6961      	ldr	r1, [r4, #20]
 800314e:	1d18      	adds	r0, r3, #4
 8003150:	6028      	str	r0, [r5, #0]
 8003152:	0635      	lsls	r5, r6, #24
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	d501      	bpl.n	800315c <_printf_i+0x1cc>
 8003158:	6019      	str	r1, [r3, #0]
 800315a:	e002      	b.n	8003162 <_printf_i+0x1d2>
 800315c:	0670      	lsls	r0, r6, #25
 800315e:	d5fb      	bpl.n	8003158 <_printf_i+0x1c8>
 8003160:	8019      	strh	r1, [r3, #0]
 8003162:	2300      	movs	r3, #0
 8003164:	6123      	str	r3, [r4, #16]
 8003166:	4615      	mov	r5, r2
 8003168:	e7ba      	b.n	80030e0 <_printf_i+0x150>
 800316a:	682b      	ldr	r3, [r5, #0]
 800316c:	1d1a      	adds	r2, r3, #4
 800316e:	602a      	str	r2, [r5, #0]
 8003170:	681d      	ldr	r5, [r3, #0]
 8003172:	6862      	ldr	r2, [r4, #4]
 8003174:	2100      	movs	r1, #0
 8003176:	4628      	mov	r0, r5
 8003178:	f7fd f84a 	bl	8000210 <memchr>
 800317c:	b108      	cbz	r0, 8003182 <_printf_i+0x1f2>
 800317e:	1b40      	subs	r0, r0, r5
 8003180:	6060      	str	r0, [r4, #4]
 8003182:	6863      	ldr	r3, [r4, #4]
 8003184:	6123      	str	r3, [r4, #16]
 8003186:	2300      	movs	r3, #0
 8003188:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800318c:	e7a8      	b.n	80030e0 <_printf_i+0x150>
 800318e:	6923      	ldr	r3, [r4, #16]
 8003190:	462a      	mov	r2, r5
 8003192:	4649      	mov	r1, r9
 8003194:	4640      	mov	r0, r8
 8003196:	47d0      	blx	sl
 8003198:	3001      	adds	r0, #1
 800319a:	d0ab      	beq.n	80030f4 <_printf_i+0x164>
 800319c:	6823      	ldr	r3, [r4, #0]
 800319e:	079b      	lsls	r3, r3, #30
 80031a0:	d413      	bmi.n	80031ca <_printf_i+0x23a>
 80031a2:	68e0      	ldr	r0, [r4, #12]
 80031a4:	9b03      	ldr	r3, [sp, #12]
 80031a6:	4298      	cmp	r0, r3
 80031a8:	bfb8      	it	lt
 80031aa:	4618      	movlt	r0, r3
 80031ac:	e7a4      	b.n	80030f8 <_printf_i+0x168>
 80031ae:	2301      	movs	r3, #1
 80031b0:	4632      	mov	r2, r6
 80031b2:	4649      	mov	r1, r9
 80031b4:	4640      	mov	r0, r8
 80031b6:	47d0      	blx	sl
 80031b8:	3001      	adds	r0, #1
 80031ba:	d09b      	beq.n	80030f4 <_printf_i+0x164>
 80031bc:	3501      	adds	r5, #1
 80031be:	68e3      	ldr	r3, [r4, #12]
 80031c0:	9903      	ldr	r1, [sp, #12]
 80031c2:	1a5b      	subs	r3, r3, r1
 80031c4:	42ab      	cmp	r3, r5
 80031c6:	dcf2      	bgt.n	80031ae <_printf_i+0x21e>
 80031c8:	e7eb      	b.n	80031a2 <_printf_i+0x212>
 80031ca:	2500      	movs	r5, #0
 80031cc:	f104 0619 	add.w	r6, r4, #25
 80031d0:	e7f5      	b.n	80031be <_printf_i+0x22e>
 80031d2:	bf00      	nop
 80031d4:	080038b1 	.word	0x080038b1
 80031d8:	080038c2 	.word	0x080038c2

080031dc <_sbrk_r>:
 80031dc:	b538      	push	{r3, r4, r5, lr}
 80031de:	4d06      	ldr	r5, [pc, #24]	; (80031f8 <_sbrk_r+0x1c>)
 80031e0:	2300      	movs	r3, #0
 80031e2:	4604      	mov	r4, r0
 80031e4:	4608      	mov	r0, r1
 80031e6:	602b      	str	r3, [r5, #0]
 80031e8:	f7fd feb6 	bl	8000f58 <_sbrk>
 80031ec:	1c43      	adds	r3, r0, #1
 80031ee:	d102      	bne.n	80031f6 <_sbrk_r+0x1a>
 80031f0:	682b      	ldr	r3, [r5, #0]
 80031f2:	b103      	cbz	r3, 80031f6 <_sbrk_r+0x1a>
 80031f4:	6023      	str	r3, [r4, #0]
 80031f6:	bd38      	pop	{r3, r4, r5, pc}
 80031f8:	200000f4 	.word	0x200000f4

080031fc <__sread>:
 80031fc:	b510      	push	{r4, lr}
 80031fe:	460c      	mov	r4, r1
 8003200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003204:	f000 fab2 	bl	800376c <_read_r>
 8003208:	2800      	cmp	r0, #0
 800320a:	bfab      	itete	ge
 800320c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800320e:	89a3      	ldrhlt	r3, [r4, #12]
 8003210:	181b      	addge	r3, r3, r0
 8003212:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003216:	bfac      	ite	ge
 8003218:	6563      	strge	r3, [r4, #84]	; 0x54
 800321a:	81a3      	strhlt	r3, [r4, #12]
 800321c:	bd10      	pop	{r4, pc}

0800321e <__swrite>:
 800321e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003222:	461f      	mov	r7, r3
 8003224:	898b      	ldrh	r3, [r1, #12]
 8003226:	05db      	lsls	r3, r3, #23
 8003228:	4605      	mov	r5, r0
 800322a:	460c      	mov	r4, r1
 800322c:	4616      	mov	r6, r2
 800322e:	d505      	bpl.n	800323c <__swrite+0x1e>
 8003230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003234:	2302      	movs	r3, #2
 8003236:	2200      	movs	r2, #0
 8003238:	f000 f9c8 	bl	80035cc <_lseek_r>
 800323c:	89a3      	ldrh	r3, [r4, #12]
 800323e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003242:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003246:	81a3      	strh	r3, [r4, #12]
 8003248:	4632      	mov	r2, r6
 800324a:	463b      	mov	r3, r7
 800324c:	4628      	mov	r0, r5
 800324e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003252:	f000 b869 	b.w	8003328 <_write_r>

08003256 <__sseek>:
 8003256:	b510      	push	{r4, lr}
 8003258:	460c      	mov	r4, r1
 800325a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800325e:	f000 f9b5 	bl	80035cc <_lseek_r>
 8003262:	1c43      	adds	r3, r0, #1
 8003264:	89a3      	ldrh	r3, [r4, #12]
 8003266:	bf15      	itete	ne
 8003268:	6560      	strne	r0, [r4, #84]	; 0x54
 800326a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800326e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003272:	81a3      	strheq	r3, [r4, #12]
 8003274:	bf18      	it	ne
 8003276:	81a3      	strhne	r3, [r4, #12]
 8003278:	bd10      	pop	{r4, pc}

0800327a <__sclose>:
 800327a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800327e:	f000 b8d3 	b.w	8003428 <_close_r>
	...

08003284 <__swbuf_r>:
 8003284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003286:	460e      	mov	r6, r1
 8003288:	4614      	mov	r4, r2
 800328a:	4605      	mov	r5, r0
 800328c:	b118      	cbz	r0, 8003296 <__swbuf_r+0x12>
 800328e:	6983      	ldr	r3, [r0, #24]
 8003290:	b90b      	cbnz	r3, 8003296 <__swbuf_r+0x12>
 8003292:	f7ff fb81 	bl	8002998 <__sinit>
 8003296:	4b21      	ldr	r3, [pc, #132]	; (800331c <__swbuf_r+0x98>)
 8003298:	429c      	cmp	r4, r3
 800329a:	d12b      	bne.n	80032f4 <__swbuf_r+0x70>
 800329c:	686c      	ldr	r4, [r5, #4]
 800329e:	69a3      	ldr	r3, [r4, #24]
 80032a0:	60a3      	str	r3, [r4, #8]
 80032a2:	89a3      	ldrh	r3, [r4, #12]
 80032a4:	071a      	lsls	r2, r3, #28
 80032a6:	d52f      	bpl.n	8003308 <__swbuf_r+0x84>
 80032a8:	6923      	ldr	r3, [r4, #16]
 80032aa:	b36b      	cbz	r3, 8003308 <__swbuf_r+0x84>
 80032ac:	6923      	ldr	r3, [r4, #16]
 80032ae:	6820      	ldr	r0, [r4, #0]
 80032b0:	1ac0      	subs	r0, r0, r3
 80032b2:	6963      	ldr	r3, [r4, #20]
 80032b4:	b2f6      	uxtb	r6, r6
 80032b6:	4283      	cmp	r3, r0
 80032b8:	4637      	mov	r7, r6
 80032ba:	dc04      	bgt.n	80032c6 <__swbuf_r+0x42>
 80032bc:	4621      	mov	r1, r4
 80032be:	4628      	mov	r0, r5
 80032c0:	f000 f948 	bl	8003554 <_fflush_r>
 80032c4:	bb30      	cbnz	r0, 8003314 <__swbuf_r+0x90>
 80032c6:	68a3      	ldr	r3, [r4, #8]
 80032c8:	3b01      	subs	r3, #1
 80032ca:	60a3      	str	r3, [r4, #8]
 80032cc:	6823      	ldr	r3, [r4, #0]
 80032ce:	1c5a      	adds	r2, r3, #1
 80032d0:	6022      	str	r2, [r4, #0]
 80032d2:	701e      	strb	r6, [r3, #0]
 80032d4:	6963      	ldr	r3, [r4, #20]
 80032d6:	3001      	adds	r0, #1
 80032d8:	4283      	cmp	r3, r0
 80032da:	d004      	beq.n	80032e6 <__swbuf_r+0x62>
 80032dc:	89a3      	ldrh	r3, [r4, #12]
 80032de:	07db      	lsls	r3, r3, #31
 80032e0:	d506      	bpl.n	80032f0 <__swbuf_r+0x6c>
 80032e2:	2e0a      	cmp	r6, #10
 80032e4:	d104      	bne.n	80032f0 <__swbuf_r+0x6c>
 80032e6:	4621      	mov	r1, r4
 80032e8:	4628      	mov	r0, r5
 80032ea:	f000 f933 	bl	8003554 <_fflush_r>
 80032ee:	b988      	cbnz	r0, 8003314 <__swbuf_r+0x90>
 80032f0:	4638      	mov	r0, r7
 80032f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032f4:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <__swbuf_r+0x9c>)
 80032f6:	429c      	cmp	r4, r3
 80032f8:	d101      	bne.n	80032fe <__swbuf_r+0x7a>
 80032fa:	68ac      	ldr	r4, [r5, #8]
 80032fc:	e7cf      	b.n	800329e <__swbuf_r+0x1a>
 80032fe:	4b09      	ldr	r3, [pc, #36]	; (8003324 <__swbuf_r+0xa0>)
 8003300:	429c      	cmp	r4, r3
 8003302:	bf08      	it	eq
 8003304:	68ec      	ldreq	r4, [r5, #12]
 8003306:	e7ca      	b.n	800329e <__swbuf_r+0x1a>
 8003308:	4621      	mov	r1, r4
 800330a:	4628      	mov	r0, r5
 800330c:	f000 f81e 	bl	800334c <__swsetup_r>
 8003310:	2800      	cmp	r0, #0
 8003312:	d0cb      	beq.n	80032ac <__swbuf_r+0x28>
 8003314:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003318:	e7ea      	b.n	80032f0 <__swbuf_r+0x6c>
 800331a:	bf00      	nop
 800331c:	08003860 	.word	0x08003860
 8003320:	08003880 	.word	0x08003880
 8003324:	08003840 	.word	0x08003840

08003328 <_write_r>:
 8003328:	b538      	push	{r3, r4, r5, lr}
 800332a:	4d07      	ldr	r5, [pc, #28]	; (8003348 <_write_r+0x20>)
 800332c:	4604      	mov	r4, r0
 800332e:	4608      	mov	r0, r1
 8003330:	4611      	mov	r1, r2
 8003332:	2200      	movs	r2, #0
 8003334:	602a      	str	r2, [r5, #0]
 8003336:	461a      	mov	r2, r3
 8003338:	f7fd f963 	bl	8000602 <_write>
 800333c:	1c43      	adds	r3, r0, #1
 800333e:	d102      	bne.n	8003346 <_write_r+0x1e>
 8003340:	682b      	ldr	r3, [r5, #0]
 8003342:	b103      	cbz	r3, 8003346 <_write_r+0x1e>
 8003344:	6023      	str	r3, [r4, #0]
 8003346:	bd38      	pop	{r3, r4, r5, pc}
 8003348:	200000f4 	.word	0x200000f4

0800334c <__swsetup_r>:
 800334c:	4b32      	ldr	r3, [pc, #200]	; (8003418 <__swsetup_r+0xcc>)
 800334e:	b570      	push	{r4, r5, r6, lr}
 8003350:	681d      	ldr	r5, [r3, #0]
 8003352:	4606      	mov	r6, r0
 8003354:	460c      	mov	r4, r1
 8003356:	b125      	cbz	r5, 8003362 <__swsetup_r+0x16>
 8003358:	69ab      	ldr	r3, [r5, #24]
 800335a:	b913      	cbnz	r3, 8003362 <__swsetup_r+0x16>
 800335c:	4628      	mov	r0, r5
 800335e:	f7ff fb1b 	bl	8002998 <__sinit>
 8003362:	4b2e      	ldr	r3, [pc, #184]	; (800341c <__swsetup_r+0xd0>)
 8003364:	429c      	cmp	r4, r3
 8003366:	d10f      	bne.n	8003388 <__swsetup_r+0x3c>
 8003368:	686c      	ldr	r4, [r5, #4]
 800336a:	89a3      	ldrh	r3, [r4, #12]
 800336c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003370:	0719      	lsls	r1, r3, #28
 8003372:	d42c      	bmi.n	80033ce <__swsetup_r+0x82>
 8003374:	06dd      	lsls	r5, r3, #27
 8003376:	d411      	bmi.n	800339c <__swsetup_r+0x50>
 8003378:	2309      	movs	r3, #9
 800337a:	6033      	str	r3, [r6, #0]
 800337c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003380:	81a3      	strh	r3, [r4, #12]
 8003382:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003386:	e03e      	b.n	8003406 <__swsetup_r+0xba>
 8003388:	4b25      	ldr	r3, [pc, #148]	; (8003420 <__swsetup_r+0xd4>)
 800338a:	429c      	cmp	r4, r3
 800338c:	d101      	bne.n	8003392 <__swsetup_r+0x46>
 800338e:	68ac      	ldr	r4, [r5, #8]
 8003390:	e7eb      	b.n	800336a <__swsetup_r+0x1e>
 8003392:	4b24      	ldr	r3, [pc, #144]	; (8003424 <__swsetup_r+0xd8>)
 8003394:	429c      	cmp	r4, r3
 8003396:	bf08      	it	eq
 8003398:	68ec      	ldreq	r4, [r5, #12]
 800339a:	e7e6      	b.n	800336a <__swsetup_r+0x1e>
 800339c:	0758      	lsls	r0, r3, #29
 800339e:	d512      	bpl.n	80033c6 <__swsetup_r+0x7a>
 80033a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80033a2:	b141      	cbz	r1, 80033b6 <__swsetup_r+0x6a>
 80033a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80033a8:	4299      	cmp	r1, r3
 80033aa:	d002      	beq.n	80033b2 <__swsetup_r+0x66>
 80033ac:	4630      	mov	r0, r6
 80033ae:	f000 f991 	bl	80036d4 <_free_r>
 80033b2:	2300      	movs	r3, #0
 80033b4:	6363      	str	r3, [r4, #52]	; 0x34
 80033b6:	89a3      	ldrh	r3, [r4, #12]
 80033b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80033bc:	81a3      	strh	r3, [r4, #12]
 80033be:	2300      	movs	r3, #0
 80033c0:	6063      	str	r3, [r4, #4]
 80033c2:	6923      	ldr	r3, [r4, #16]
 80033c4:	6023      	str	r3, [r4, #0]
 80033c6:	89a3      	ldrh	r3, [r4, #12]
 80033c8:	f043 0308 	orr.w	r3, r3, #8
 80033cc:	81a3      	strh	r3, [r4, #12]
 80033ce:	6923      	ldr	r3, [r4, #16]
 80033d0:	b94b      	cbnz	r3, 80033e6 <__swsetup_r+0x9a>
 80033d2:	89a3      	ldrh	r3, [r4, #12]
 80033d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80033d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033dc:	d003      	beq.n	80033e6 <__swsetup_r+0x9a>
 80033de:	4621      	mov	r1, r4
 80033e0:	4630      	mov	r0, r6
 80033e2:	f000 f92b 	bl	800363c <__smakebuf_r>
 80033e6:	89a0      	ldrh	r0, [r4, #12]
 80033e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80033ec:	f010 0301 	ands.w	r3, r0, #1
 80033f0:	d00a      	beq.n	8003408 <__swsetup_r+0xbc>
 80033f2:	2300      	movs	r3, #0
 80033f4:	60a3      	str	r3, [r4, #8]
 80033f6:	6963      	ldr	r3, [r4, #20]
 80033f8:	425b      	negs	r3, r3
 80033fa:	61a3      	str	r3, [r4, #24]
 80033fc:	6923      	ldr	r3, [r4, #16]
 80033fe:	b943      	cbnz	r3, 8003412 <__swsetup_r+0xc6>
 8003400:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003404:	d1ba      	bne.n	800337c <__swsetup_r+0x30>
 8003406:	bd70      	pop	{r4, r5, r6, pc}
 8003408:	0781      	lsls	r1, r0, #30
 800340a:	bf58      	it	pl
 800340c:	6963      	ldrpl	r3, [r4, #20]
 800340e:	60a3      	str	r3, [r4, #8]
 8003410:	e7f4      	b.n	80033fc <__swsetup_r+0xb0>
 8003412:	2000      	movs	r0, #0
 8003414:	e7f7      	b.n	8003406 <__swsetup_r+0xba>
 8003416:	bf00      	nop
 8003418:	20000018 	.word	0x20000018
 800341c:	08003860 	.word	0x08003860
 8003420:	08003880 	.word	0x08003880
 8003424:	08003840 	.word	0x08003840

08003428 <_close_r>:
 8003428:	b538      	push	{r3, r4, r5, lr}
 800342a:	4d06      	ldr	r5, [pc, #24]	; (8003444 <_close_r+0x1c>)
 800342c:	2300      	movs	r3, #0
 800342e:	4604      	mov	r4, r0
 8003430:	4608      	mov	r0, r1
 8003432:	602b      	str	r3, [r5, #0]
 8003434:	f7fd fd5b 	bl	8000eee <_close>
 8003438:	1c43      	adds	r3, r0, #1
 800343a:	d102      	bne.n	8003442 <_close_r+0x1a>
 800343c:	682b      	ldr	r3, [r5, #0]
 800343e:	b103      	cbz	r3, 8003442 <_close_r+0x1a>
 8003440:	6023      	str	r3, [r4, #0]
 8003442:	bd38      	pop	{r3, r4, r5, pc}
 8003444:	200000f4 	.word	0x200000f4

08003448 <__sflush_r>:
 8003448:	898a      	ldrh	r2, [r1, #12]
 800344a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800344e:	4605      	mov	r5, r0
 8003450:	0710      	lsls	r0, r2, #28
 8003452:	460c      	mov	r4, r1
 8003454:	d458      	bmi.n	8003508 <__sflush_r+0xc0>
 8003456:	684b      	ldr	r3, [r1, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	dc05      	bgt.n	8003468 <__sflush_r+0x20>
 800345c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800345e:	2b00      	cmp	r3, #0
 8003460:	dc02      	bgt.n	8003468 <__sflush_r+0x20>
 8003462:	2000      	movs	r0, #0
 8003464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003468:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800346a:	2e00      	cmp	r6, #0
 800346c:	d0f9      	beq.n	8003462 <__sflush_r+0x1a>
 800346e:	2300      	movs	r3, #0
 8003470:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003474:	682f      	ldr	r7, [r5, #0]
 8003476:	602b      	str	r3, [r5, #0]
 8003478:	d032      	beq.n	80034e0 <__sflush_r+0x98>
 800347a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800347c:	89a3      	ldrh	r3, [r4, #12]
 800347e:	075a      	lsls	r2, r3, #29
 8003480:	d505      	bpl.n	800348e <__sflush_r+0x46>
 8003482:	6863      	ldr	r3, [r4, #4]
 8003484:	1ac0      	subs	r0, r0, r3
 8003486:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003488:	b10b      	cbz	r3, 800348e <__sflush_r+0x46>
 800348a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800348c:	1ac0      	subs	r0, r0, r3
 800348e:	2300      	movs	r3, #0
 8003490:	4602      	mov	r2, r0
 8003492:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003494:	6a21      	ldr	r1, [r4, #32]
 8003496:	4628      	mov	r0, r5
 8003498:	47b0      	blx	r6
 800349a:	1c43      	adds	r3, r0, #1
 800349c:	89a3      	ldrh	r3, [r4, #12]
 800349e:	d106      	bne.n	80034ae <__sflush_r+0x66>
 80034a0:	6829      	ldr	r1, [r5, #0]
 80034a2:	291d      	cmp	r1, #29
 80034a4:	d82c      	bhi.n	8003500 <__sflush_r+0xb8>
 80034a6:	4a2a      	ldr	r2, [pc, #168]	; (8003550 <__sflush_r+0x108>)
 80034a8:	40ca      	lsrs	r2, r1
 80034aa:	07d6      	lsls	r6, r2, #31
 80034ac:	d528      	bpl.n	8003500 <__sflush_r+0xb8>
 80034ae:	2200      	movs	r2, #0
 80034b0:	6062      	str	r2, [r4, #4]
 80034b2:	04d9      	lsls	r1, r3, #19
 80034b4:	6922      	ldr	r2, [r4, #16]
 80034b6:	6022      	str	r2, [r4, #0]
 80034b8:	d504      	bpl.n	80034c4 <__sflush_r+0x7c>
 80034ba:	1c42      	adds	r2, r0, #1
 80034bc:	d101      	bne.n	80034c2 <__sflush_r+0x7a>
 80034be:	682b      	ldr	r3, [r5, #0]
 80034c0:	b903      	cbnz	r3, 80034c4 <__sflush_r+0x7c>
 80034c2:	6560      	str	r0, [r4, #84]	; 0x54
 80034c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034c6:	602f      	str	r7, [r5, #0]
 80034c8:	2900      	cmp	r1, #0
 80034ca:	d0ca      	beq.n	8003462 <__sflush_r+0x1a>
 80034cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034d0:	4299      	cmp	r1, r3
 80034d2:	d002      	beq.n	80034da <__sflush_r+0x92>
 80034d4:	4628      	mov	r0, r5
 80034d6:	f000 f8fd 	bl	80036d4 <_free_r>
 80034da:	2000      	movs	r0, #0
 80034dc:	6360      	str	r0, [r4, #52]	; 0x34
 80034de:	e7c1      	b.n	8003464 <__sflush_r+0x1c>
 80034e0:	6a21      	ldr	r1, [r4, #32]
 80034e2:	2301      	movs	r3, #1
 80034e4:	4628      	mov	r0, r5
 80034e6:	47b0      	blx	r6
 80034e8:	1c41      	adds	r1, r0, #1
 80034ea:	d1c7      	bne.n	800347c <__sflush_r+0x34>
 80034ec:	682b      	ldr	r3, [r5, #0]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0c4      	beq.n	800347c <__sflush_r+0x34>
 80034f2:	2b1d      	cmp	r3, #29
 80034f4:	d001      	beq.n	80034fa <__sflush_r+0xb2>
 80034f6:	2b16      	cmp	r3, #22
 80034f8:	d101      	bne.n	80034fe <__sflush_r+0xb6>
 80034fa:	602f      	str	r7, [r5, #0]
 80034fc:	e7b1      	b.n	8003462 <__sflush_r+0x1a>
 80034fe:	89a3      	ldrh	r3, [r4, #12]
 8003500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003504:	81a3      	strh	r3, [r4, #12]
 8003506:	e7ad      	b.n	8003464 <__sflush_r+0x1c>
 8003508:	690f      	ldr	r7, [r1, #16]
 800350a:	2f00      	cmp	r7, #0
 800350c:	d0a9      	beq.n	8003462 <__sflush_r+0x1a>
 800350e:	0793      	lsls	r3, r2, #30
 8003510:	680e      	ldr	r6, [r1, #0]
 8003512:	bf08      	it	eq
 8003514:	694b      	ldreq	r3, [r1, #20]
 8003516:	600f      	str	r7, [r1, #0]
 8003518:	bf18      	it	ne
 800351a:	2300      	movne	r3, #0
 800351c:	eba6 0807 	sub.w	r8, r6, r7
 8003520:	608b      	str	r3, [r1, #8]
 8003522:	f1b8 0f00 	cmp.w	r8, #0
 8003526:	dd9c      	ble.n	8003462 <__sflush_r+0x1a>
 8003528:	6a21      	ldr	r1, [r4, #32]
 800352a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800352c:	4643      	mov	r3, r8
 800352e:	463a      	mov	r2, r7
 8003530:	4628      	mov	r0, r5
 8003532:	47b0      	blx	r6
 8003534:	2800      	cmp	r0, #0
 8003536:	dc06      	bgt.n	8003546 <__sflush_r+0xfe>
 8003538:	89a3      	ldrh	r3, [r4, #12]
 800353a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800353e:	81a3      	strh	r3, [r4, #12]
 8003540:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003544:	e78e      	b.n	8003464 <__sflush_r+0x1c>
 8003546:	4407      	add	r7, r0
 8003548:	eba8 0800 	sub.w	r8, r8, r0
 800354c:	e7e9      	b.n	8003522 <__sflush_r+0xda>
 800354e:	bf00      	nop
 8003550:	20400001 	.word	0x20400001

08003554 <_fflush_r>:
 8003554:	b538      	push	{r3, r4, r5, lr}
 8003556:	690b      	ldr	r3, [r1, #16]
 8003558:	4605      	mov	r5, r0
 800355a:	460c      	mov	r4, r1
 800355c:	b913      	cbnz	r3, 8003564 <_fflush_r+0x10>
 800355e:	2500      	movs	r5, #0
 8003560:	4628      	mov	r0, r5
 8003562:	bd38      	pop	{r3, r4, r5, pc}
 8003564:	b118      	cbz	r0, 800356e <_fflush_r+0x1a>
 8003566:	6983      	ldr	r3, [r0, #24]
 8003568:	b90b      	cbnz	r3, 800356e <_fflush_r+0x1a>
 800356a:	f7ff fa15 	bl	8002998 <__sinit>
 800356e:	4b14      	ldr	r3, [pc, #80]	; (80035c0 <_fflush_r+0x6c>)
 8003570:	429c      	cmp	r4, r3
 8003572:	d11b      	bne.n	80035ac <_fflush_r+0x58>
 8003574:	686c      	ldr	r4, [r5, #4]
 8003576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0ef      	beq.n	800355e <_fflush_r+0xa>
 800357e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003580:	07d0      	lsls	r0, r2, #31
 8003582:	d404      	bmi.n	800358e <_fflush_r+0x3a>
 8003584:	0599      	lsls	r1, r3, #22
 8003586:	d402      	bmi.n	800358e <_fflush_r+0x3a>
 8003588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800358a:	f7ff faa3 	bl	8002ad4 <__retarget_lock_acquire_recursive>
 800358e:	4628      	mov	r0, r5
 8003590:	4621      	mov	r1, r4
 8003592:	f7ff ff59 	bl	8003448 <__sflush_r>
 8003596:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003598:	07da      	lsls	r2, r3, #31
 800359a:	4605      	mov	r5, r0
 800359c:	d4e0      	bmi.n	8003560 <_fflush_r+0xc>
 800359e:	89a3      	ldrh	r3, [r4, #12]
 80035a0:	059b      	lsls	r3, r3, #22
 80035a2:	d4dd      	bmi.n	8003560 <_fflush_r+0xc>
 80035a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035a6:	f7ff fa96 	bl	8002ad6 <__retarget_lock_release_recursive>
 80035aa:	e7d9      	b.n	8003560 <_fflush_r+0xc>
 80035ac:	4b05      	ldr	r3, [pc, #20]	; (80035c4 <_fflush_r+0x70>)
 80035ae:	429c      	cmp	r4, r3
 80035b0:	d101      	bne.n	80035b6 <_fflush_r+0x62>
 80035b2:	68ac      	ldr	r4, [r5, #8]
 80035b4:	e7df      	b.n	8003576 <_fflush_r+0x22>
 80035b6:	4b04      	ldr	r3, [pc, #16]	; (80035c8 <_fflush_r+0x74>)
 80035b8:	429c      	cmp	r4, r3
 80035ba:	bf08      	it	eq
 80035bc:	68ec      	ldreq	r4, [r5, #12]
 80035be:	e7da      	b.n	8003576 <_fflush_r+0x22>
 80035c0:	08003860 	.word	0x08003860
 80035c4:	08003880 	.word	0x08003880
 80035c8:	08003840 	.word	0x08003840

080035cc <_lseek_r>:
 80035cc:	b538      	push	{r3, r4, r5, lr}
 80035ce:	4d07      	ldr	r5, [pc, #28]	; (80035ec <_lseek_r+0x20>)
 80035d0:	4604      	mov	r4, r0
 80035d2:	4608      	mov	r0, r1
 80035d4:	4611      	mov	r1, r2
 80035d6:	2200      	movs	r2, #0
 80035d8:	602a      	str	r2, [r5, #0]
 80035da:	461a      	mov	r2, r3
 80035dc:	f7fd fcae 	bl	8000f3c <_lseek>
 80035e0:	1c43      	adds	r3, r0, #1
 80035e2:	d102      	bne.n	80035ea <_lseek_r+0x1e>
 80035e4:	682b      	ldr	r3, [r5, #0]
 80035e6:	b103      	cbz	r3, 80035ea <_lseek_r+0x1e>
 80035e8:	6023      	str	r3, [r4, #0]
 80035ea:	bd38      	pop	{r3, r4, r5, pc}
 80035ec:	200000f4 	.word	0x200000f4

080035f0 <__swhatbuf_r>:
 80035f0:	b570      	push	{r4, r5, r6, lr}
 80035f2:	460e      	mov	r6, r1
 80035f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035f8:	2900      	cmp	r1, #0
 80035fa:	b096      	sub	sp, #88	; 0x58
 80035fc:	4614      	mov	r4, r2
 80035fe:	461d      	mov	r5, r3
 8003600:	da08      	bge.n	8003614 <__swhatbuf_r+0x24>
 8003602:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	602a      	str	r2, [r5, #0]
 800360a:	061a      	lsls	r2, r3, #24
 800360c:	d410      	bmi.n	8003630 <__swhatbuf_r+0x40>
 800360e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003612:	e00e      	b.n	8003632 <__swhatbuf_r+0x42>
 8003614:	466a      	mov	r2, sp
 8003616:	f000 f8bb 	bl	8003790 <_fstat_r>
 800361a:	2800      	cmp	r0, #0
 800361c:	dbf1      	blt.n	8003602 <__swhatbuf_r+0x12>
 800361e:	9a01      	ldr	r2, [sp, #4]
 8003620:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003624:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003628:	425a      	negs	r2, r3
 800362a:	415a      	adcs	r2, r3
 800362c:	602a      	str	r2, [r5, #0]
 800362e:	e7ee      	b.n	800360e <__swhatbuf_r+0x1e>
 8003630:	2340      	movs	r3, #64	; 0x40
 8003632:	2000      	movs	r0, #0
 8003634:	6023      	str	r3, [r4, #0]
 8003636:	b016      	add	sp, #88	; 0x58
 8003638:	bd70      	pop	{r4, r5, r6, pc}
	...

0800363c <__smakebuf_r>:
 800363c:	898b      	ldrh	r3, [r1, #12]
 800363e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003640:	079d      	lsls	r5, r3, #30
 8003642:	4606      	mov	r6, r0
 8003644:	460c      	mov	r4, r1
 8003646:	d507      	bpl.n	8003658 <__smakebuf_r+0x1c>
 8003648:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800364c:	6023      	str	r3, [r4, #0]
 800364e:	6123      	str	r3, [r4, #16]
 8003650:	2301      	movs	r3, #1
 8003652:	6163      	str	r3, [r4, #20]
 8003654:	b002      	add	sp, #8
 8003656:	bd70      	pop	{r4, r5, r6, pc}
 8003658:	ab01      	add	r3, sp, #4
 800365a:	466a      	mov	r2, sp
 800365c:	f7ff ffc8 	bl	80035f0 <__swhatbuf_r>
 8003660:	9900      	ldr	r1, [sp, #0]
 8003662:	4605      	mov	r5, r0
 8003664:	4630      	mov	r0, r6
 8003666:	f7ff fa57 	bl	8002b18 <_malloc_r>
 800366a:	b948      	cbnz	r0, 8003680 <__smakebuf_r+0x44>
 800366c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003670:	059a      	lsls	r2, r3, #22
 8003672:	d4ef      	bmi.n	8003654 <__smakebuf_r+0x18>
 8003674:	f023 0303 	bic.w	r3, r3, #3
 8003678:	f043 0302 	orr.w	r3, r3, #2
 800367c:	81a3      	strh	r3, [r4, #12]
 800367e:	e7e3      	b.n	8003648 <__smakebuf_r+0xc>
 8003680:	4b0d      	ldr	r3, [pc, #52]	; (80036b8 <__smakebuf_r+0x7c>)
 8003682:	62b3      	str	r3, [r6, #40]	; 0x28
 8003684:	89a3      	ldrh	r3, [r4, #12]
 8003686:	6020      	str	r0, [r4, #0]
 8003688:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800368c:	81a3      	strh	r3, [r4, #12]
 800368e:	9b00      	ldr	r3, [sp, #0]
 8003690:	6163      	str	r3, [r4, #20]
 8003692:	9b01      	ldr	r3, [sp, #4]
 8003694:	6120      	str	r0, [r4, #16]
 8003696:	b15b      	cbz	r3, 80036b0 <__smakebuf_r+0x74>
 8003698:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800369c:	4630      	mov	r0, r6
 800369e:	f000 f889 	bl	80037b4 <_isatty_r>
 80036a2:	b128      	cbz	r0, 80036b0 <__smakebuf_r+0x74>
 80036a4:	89a3      	ldrh	r3, [r4, #12]
 80036a6:	f023 0303 	bic.w	r3, r3, #3
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	81a3      	strh	r3, [r4, #12]
 80036b0:	89a0      	ldrh	r0, [r4, #12]
 80036b2:	4305      	orrs	r5, r0
 80036b4:	81a5      	strh	r5, [r4, #12]
 80036b6:	e7cd      	b.n	8003654 <__smakebuf_r+0x18>
 80036b8:	08002931 	.word	0x08002931

080036bc <__malloc_lock>:
 80036bc:	4801      	ldr	r0, [pc, #4]	; (80036c4 <__malloc_lock+0x8>)
 80036be:	f7ff ba09 	b.w	8002ad4 <__retarget_lock_acquire_recursive>
 80036c2:	bf00      	nop
 80036c4:	200000e8 	.word	0x200000e8

080036c8 <__malloc_unlock>:
 80036c8:	4801      	ldr	r0, [pc, #4]	; (80036d0 <__malloc_unlock+0x8>)
 80036ca:	f7ff ba04 	b.w	8002ad6 <__retarget_lock_release_recursive>
 80036ce:	bf00      	nop
 80036d0:	200000e8 	.word	0x200000e8

080036d4 <_free_r>:
 80036d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80036d6:	2900      	cmp	r1, #0
 80036d8:	d044      	beq.n	8003764 <_free_r+0x90>
 80036da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036de:	9001      	str	r0, [sp, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	f1a1 0404 	sub.w	r4, r1, #4
 80036e6:	bfb8      	it	lt
 80036e8:	18e4      	addlt	r4, r4, r3
 80036ea:	f7ff ffe7 	bl	80036bc <__malloc_lock>
 80036ee:	4a1e      	ldr	r2, [pc, #120]	; (8003768 <_free_r+0x94>)
 80036f0:	9801      	ldr	r0, [sp, #4]
 80036f2:	6813      	ldr	r3, [r2, #0]
 80036f4:	b933      	cbnz	r3, 8003704 <_free_r+0x30>
 80036f6:	6063      	str	r3, [r4, #4]
 80036f8:	6014      	str	r4, [r2, #0]
 80036fa:	b003      	add	sp, #12
 80036fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003700:	f7ff bfe2 	b.w	80036c8 <__malloc_unlock>
 8003704:	42a3      	cmp	r3, r4
 8003706:	d908      	bls.n	800371a <_free_r+0x46>
 8003708:	6825      	ldr	r5, [r4, #0]
 800370a:	1961      	adds	r1, r4, r5
 800370c:	428b      	cmp	r3, r1
 800370e:	bf01      	itttt	eq
 8003710:	6819      	ldreq	r1, [r3, #0]
 8003712:	685b      	ldreq	r3, [r3, #4]
 8003714:	1949      	addeq	r1, r1, r5
 8003716:	6021      	streq	r1, [r4, #0]
 8003718:	e7ed      	b.n	80036f6 <_free_r+0x22>
 800371a:	461a      	mov	r2, r3
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	b10b      	cbz	r3, 8003724 <_free_r+0x50>
 8003720:	42a3      	cmp	r3, r4
 8003722:	d9fa      	bls.n	800371a <_free_r+0x46>
 8003724:	6811      	ldr	r1, [r2, #0]
 8003726:	1855      	adds	r5, r2, r1
 8003728:	42a5      	cmp	r5, r4
 800372a:	d10b      	bne.n	8003744 <_free_r+0x70>
 800372c:	6824      	ldr	r4, [r4, #0]
 800372e:	4421      	add	r1, r4
 8003730:	1854      	adds	r4, r2, r1
 8003732:	42a3      	cmp	r3, r4
 8003734:	6011      	str	r1, [r2, #0]
 8003736:	d1e0      	bne.n	80036fa <_free_r+0x26>
 8003738:	681c      	ldr	r4, [r3, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	6053      	str	r3, [r2, #4]
 800373e:	4421      	add	r1, r4
 8003740:	6011      	str	r1, [r2, #0]
 8003742:	e7da      	b.n	80036fa <_free_r+0x26>
 8003744:	d902      	bls.n	800374c <_free_r+0x78>
 8003746:	230c      	movs	r3, #12
 8003748:	6003      	str	r3, [r0, #0]
 800374a:	e7d6      	b.n	80036fa <_free_r+0x26>
 800374c:	6825      	ldr	r5, [r4, #0]
 800374e:	1961      	adds	r1, r4, r5
 8003750:	428b      	cmp	r3, r1
 8003752:	bf04      	itt	eq
 8003754:	6819      	ldreq	r1, [r3, #0]
 8003756:	685b      	ldreq	r3, [r3, #4]
 8003758:	6063      	str	r3, [r4, #4]
 800375a:	bf04      	itt	eq
 800375c:	1949      	addeq	r1, r1, r5
 800375e:	6021      	streq	r1, [r4, #0]
 8003760:	6054      	str	r4, [r2, #4]
 8003762:	e7ca      	b.n	80036fa <_free_r+0x26>
 8003764:	b003      	add	sp, #12
 8003766:	bd30      	pop	{r4, r5, pc}
 8003768:	200000ec 	.word	0x200000ec

0800376c <_read_r>:
 800376c:	b538      	push	{r3, r4, r5, lr}
 800376e:	4d07      	ldr	r5, [pc, #28]	; (800378c <_read_r+0x20>)
 8003770:	4604      	mov	r4, r0
 8003772:	4608      	mov	r0, r1
 8003774:	4611      	mov	r1, r2
 8003776:	2200      	movs	r2, #0
 8003778:	602a      	str	r2, [r5, #0]
 800377a:	461a      	mov	r2, r3
 800377c:	f7fd fb9a 	bl	8000eb4 <_read>
 8003780:	1c43      	adds	r3, r0, #1
 8003782:	d102      	bne.n	800378a <_read_r+0x1e>
 8003784:	682b      	ldr	r3, [r5, #0]
 8003786:	b103      	cbz	r3, 800378a <_read_r+0x1e>
 8003788:	6023      	str	r3, [r4, #0]
 800378a:	bd38      	pop	{r3, r4, r5, pc}
 800378c:	200000f4 	.word	0x200000f4

08003790 <_fstat_r>:
 8003790:	b538      	push	{r3, r4, r5, lr}
 8003792:	4d07      	ldr	r5, [pc, #28]	; (80037b0 <_fstat_r+0x20>)
 8003794:	2300      	movs	r3, #0
 8003796:	4604      	mov	r4, r0
 8003798:	4608      	mov	r0, r1
 800379a:	4611      	mov	r1, r2
 800379c:	602b      	str	r3, [r5, #0]
 800379e:	f7fd fbb2 	bl	8000f06 <_fstat>
 80037a2:	1c43      	adds	r3, r0, #1
 80037a4:	d102      	bne.n	80037ac <_fstat_r+0x1c>
 80037a6:	682b      	ldr	r3, [r5, #0]
 80037a8:	b103      	cbz	r3, 80037ac <_fstat_r+0x1c>
 80037aa:	6023      	str	r3, [r4, #0]
 80037ac:	bd38      	pop	{r3, r4, r5, pc}
 80037ae:	bf00      	nop
 80037b0:	200000f4 	.word	0x200000f4

080037b4 <_isatty_r>:
 80037b4:	b538      	push	{r3, r4, r5, lr}
 80037b6:	4d06      	ldr	r5, [pc, #24]	; (80037d0 <_isatty_r+0x1c>)
 80037b8:	2300      	movs	r3, #0
 80037ba:	4604      	mov	r4, r0
 80037bc:	4608      	mov	r0, r1
 80037be:	602b      	str	r3, [r5, #0]
 80037c0:	f7fd fbb1 	bl	8000f26 <_isatty>
 80037c4:	1c43      	adds	r3, r0, #1
 80037c6:	d102      	bne.n	80037ce <_isatty_r+0x1a>
 80037c8:	682b      	ldr	r3, [r5, #0]
 80037ca:	b103      	cbz	r3, 80037ce <_isatty_r+0x1a>
 80037cc:	6023      	str	r3, [r4, #0]
 80037ce:	bd38      	pop	{r3, r4, r5, pc}
 80037d0:	200000f4 	.word	0x200000f4

080037d4 <_init>:
 80037d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037d6:	bf00      	nop
 80037d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037da:	bc08      	pop	{r3}
 80037dc:	469e      	mov	lr, r3
 80037de:	4770      	bx	lr

080037e0 <_fini>:
 80037e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037e2:	bf00      	nop
 80037e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037e6:	bc08      	pop	{r3}
 80037e8:	469e      	mov	lr, r3
 80037ea:	4770      	bx	lr
